
Heliograph_L432.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c0fc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c34  0800c290  0800c290  0001c290  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cec4  0800cec4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800cec4  0800cec4  0001cec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cecc  0800cecc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cecc  0800cecc  0001cecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ced0  0800ced0  0001ced0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ced4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bbc  200001e0  0800d0b4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000d9c  0800d0b4  00020d9c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000179d2  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a3e  00000000  00000000  00037be2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001608  00000000  00000000  0003b620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014a0  00000000  00000000  0003cc28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026a25  00000000  00000000  0003e0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016def  00000000  00000000  00064aed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e33c2  00000000  00000000  0007b8dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015ec9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c20  00000000  00000000  0015ecf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c274 	.word	0x0800c274

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800c274 	.word	0x0800c274

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f50:	4b04      	ldr	r3, [pc, #16]	; (8000f64 <__NVIC_GetPriorityGrouping+0x18>)
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	0a1b      	lsrs	r3, r3, #8
 8000f56:	f003 0307 	and.w	r3, r3, #7
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	e000ed00 	.word	0xe000ed00

08000f68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	db0b      	blt.n	8000f92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	f003 021f 	and.w	r2, r3, #31
 8000f80:	4907      	ldr	r1, [pc, #28]	; (8000fa0 <__NVIC_EnableIRQ+0x38>)
 8000f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f86:	095b      	lsrs	r3, r3, #5
 8000f88:	2001      	movs	r0, #1
 8000f8a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	e000e100 	.word	0xe000e100

08000fa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	6039      	str	r1, [r7, #0]
 8000fae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	db0a      	blt.n	8000fce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	b2da      	uxtb	r2, r3
 8000fbc:	490c      	ldr	r1, [pc, #48]	; (8000ff0 <__NVIC_SetPriority+0x4c>)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	0112      	lsls	r2, r2, #4
 8000fc4:	b2d2      	uxtb	r2, r2
 8000fc6:	440b      	add	r3, r1
 8000fc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fcc:	e00a      	b.n	8000fe4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	b2da      	uxtb	r2, r3
 8000fd2:	4908      	ldr	r1, [pc, #32]	; (8000ff4 <__NVIC_SetPriority+0x50>)
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	f003 030f 	and.w	r3, r3, #15
 8000fda:	3b04      	subs	r3, #4
 8000fdc:	0112      	lsls	r2, r2, #4
 8000fde:	b2d2      	uxtb	r2, r2
 8000fe0:	440b      	add	r3, r1
 8000fe2:	761a      	strb	r2, [r3, #24]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	e000e100 	.word	0xe000e100
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b089      	sub	sp, #36	; 0x24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f003 0307 	and.w	r3, r3, #7
 800100a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	f1c3 0307 	rsb	r3, r3, #7
 8001012:	2b04      	cmp	r3, #4
 8001014:	bf28      	it	cs
 8001016:	2304      	movcs	r3, #4
 8001018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	3304      	adds	r3, #4
 800101e:	2b06      	cmp	r3, #6
 8001020:	d902      	bls.n	8001028 <NVIC_EncodePriority+0x30>
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	3b03      	subs	r3, #3
 8001026:	e000      	b.n	800102a <NVIC_EncodePriority+0x32>
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800102c:	f04f 32ff 	mov.w	r2, #4294967295
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	fa02 f303 	lsl.w	r3, r2, r3
 8001036:	43da      	mvns	r2, r3
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	401a      	ands	r2, r3
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001040:	f04f 31ff 	mov.w	r1, #4294967295
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	fa01 f303 	lsl.w	r3, r1, r3
 800104a:	43d9      	mvns	r1, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001050:	4313      	orrs	r3, r2
         );
}
 8001052:	4618      	mov	r0, r3
 8001054:	3724      	adds	r7, #36	; 0x24
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr

0800105e <LL_LPUART_Enable>:
  * @rmtoll CR1          UE            LL_LPUART_Enable
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_Enable(USART_TypeDef *LPUARTx)
{
 800105e:	b480      	push	{r7}
 8001060:	b083      	sub	sp, #12
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
  SET_BIT(LPUARTx->CR1, USART_CR1_UE);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f043 0201 	orr.w	r2, r3, #1
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	601a      	str	r2, [r3, #0]
}
 8001072:	bf00      	nop
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr

0800107e <LL_LPUART_EnableClockInStopMode>:
  * @rmtoll CR3          UCESM         LL_LPUART_EnableClockInStopMode
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableClockInStopMode(USART_TypeDef *LPUARTx)
{
 800107e:	b480      	push	{r7}
 8001080:	b089      	sub	sp, #36	; 0x24
 8001082:	af00      	add	r7, sp, #0
 8001084:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_UCESM);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	3308      	adds	r3, #8
 800108a:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	e853 3f00 	ldrex	r3, [r3]
 8001092:	60bb      	str	r3, [r7, #8]
   return(result);
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800109a:	61fb      	str	r3, [r7, #28]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	3308      	adds	r3, #8
 80010a0:	69fa      	ldr	r2, [r7, #28]
 80010a2:	61ba      	str	r2, [r7, #24]
 80010a4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80010a6:	6979      	ldr	r1, [r7, #20]
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	e841 2300 	strex	r3, r2, [r1]
 80010ae:	613b      	str	r3, [r7, #16]
   return(result);
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d1e7      	bne.n	8001086 <LL_LPUART_EnableClockInStopMode+0x8>
}
 80010b6:	bf00      	nop
 80010b8:	bf00      	nop
 80010ba:	3724      	adds	r7, #36	; 0x24
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <LL_LPUART_DisableOverrunDetect>:
  * @rmtoll CR3          OVRDIS        LL_LPUART_DisableOverrunDetect
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_DisableOverrunDetect(USART_TypeDef *LPUARTx)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  SET_BIT(LPUARTx->CR3, USART_CR3_OVRDIS);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	609a      	str	r2, [r3, #8]
}
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <LL_LPUART_SetWKUPType>:
  *         @arg @ref LL_LPUART_WAKEUP_ON_STARTBIT
  *         @arg @ref LL_LPUART_WAKEUP_ON_RXNE
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_SetWKUPType(USART_TypeDef *LPUARTx, uint32_t Type)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->CR3, USART_CR3_WUS, Type);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	431a      	orrs	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	609a      	str	r2, [r3, #8]
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
	...

0800110c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001114:	4b08      	ldr	r3, [pc, #32]	; (8001138 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001116:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001118:	4907      	ldr	r1, [pc, #28]	; (8001138 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4313      	orrs	r3, r2
 800111e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001120:	4b05      	ldr	r3, [pc, #20]	; (8001138 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001122:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4013      	ands	r3, r2
 8001128:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800112a:	68fb      	ldr	r3, [r7, #12]
}
 800112c:	bf00      	nop
 800112e:	3714      	adds	r7, #20
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	40021000 	.word	0x40021000

0800113c <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8001144:	4b08      	ldr	r3, [pc, #32]	; (8001168 <LL_APB1_GRP2_EnableClock+0x2c>)
 8001146:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001148:	4907      	ldr	r1, [pc, #28]	; (8001168 <LL_APB1_GRP2_EnableClock+0x2c>)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4313      	orrs	r3, r2
 800114e:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8001150:	4b05      	ldr	r3, [pc, #20]	; (8001168 <LL_APB1_GRP2_EnableClock+0x2c>)
 8001152:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	4013      	ands	r3, r2
 8001158:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800115a:	68fb      	ldr	r3, [r7, #12]
}
 800115c:	bf00      	nop
 800115e:	3714      	adds	r7, #20
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	40021000 	.word	0x40021000

0800116c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001170:	f002 fde8 	bl	8003d44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001174:	f000 f812 	bl	800119c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001178:	f000 fa34 	bl	80015e4 <MX_GPIO_Init>
  MX_DMA_Init();
 800117c:	f000 fa0c 	bl	8001598 <MX_DMA_Init>
  MX_SPI1_Init();
 8001180:	f000 f9cc 	bl	800151c <MX_SPI1_Init>
  MX_ADC1_Init();
 8001184:	f000 f862 	bl	800124c <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 8001188:	f000 f8e4 	bl	8001354 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 800118c:	f000 f95e 	bl	800144c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  myApp_init();
 8001190:	f001 fc3a 	bl	8002a08 <myApp_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  myApp_loop();
 8001194:	f001 fc62 	bl	8002a5c <myApp_loop>
 8001198:	e7fc      	b.n	8001194 <main+0x28>
	...

0800119c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b096      	sub	sp, #88	; 0x58
 80011a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011a2:	f107 0314 	add.w	r3, r7, #20
 80011a6:	2244      	movs	r2, #68	; 0x44
 80011a8:	2100      	movs	r1, #0
 80011aa:	4618      	mov	r0, r3
 80011ac:	f008 fb50 	bl	8009850 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011b0:	463b      	mov	r3, r7
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
 80011ba:	60da      	str	r2, [r3, #12]
 80011bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 80011be:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80011c2:	f004 fea9 	bl	8005f18 <HAL_PWREx_ControlVoltageScaling>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011cc:	f000 faa4 	bl	8001718 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80011d0:	f004 fe50 	bl	8005e74 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 80011d4:	4b1c      	ldr	r3, [pc, #112]	; (8001248 <SystemClock_Config+0xac>)
 80011d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011da:	f023 0318 	bic.w	r3, r3, #24
 80011de:	4a1a      	ldr	r2, [pc, #104]	; (8001248 <SystemClock_Config+0xac>)
 80011e0:	f043 0310 	orr.w	r3, r3, #16
 80011e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80011e8:	2314      	movs	r3, #20
 80011ea:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80011ec:	2301      	movs	r3, #1
 80011ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011f0:	2301      	movs	r3, #1
 80011f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011f8:	2360      	movs	r3, #96	; 0x60
 80011fa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011fc:	2300      	movs	r3, #0
 80011fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	4618      	mov	r0, r3
 8001206:	f004 ff51 	bl	80060ac <HAL_RCC_OscConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001210:	f000 fa82 	bl	8001718 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001214:	230f      	movs	r3, #15
 8001216:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001218:	2300      	movs	r3, #0
 800121a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800121c:	2300      	movs	r3, #0
 800121e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001220:	2300      	movs	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001224:	2300      	movs	r3, #0
 8001226:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001228:	463b      	mov	r3, r7
 800122a:	2100      	movs	r1, #0
 800122c:	4618      	mov	r0, r3
 800122e:	f005 fb51 	bl	80068d4 <HAL_RCC_ClockConfig>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001238:	f000 fa6e 	bl	8001718 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800123c:	f005 ff2c 	bl	8007098 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001240:	bf00      	nop
 8001242:	3758      	adds	r7, #88	; 0x58
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40021000 	.word	0x40021000

0800124c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001252:	463b      	mov	r3, r7
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	609a      	str	r2, [r3, #8]
 800125c:	60da      	str	r2, [r3, #12]
 800125e:	611a      	str	r2, [r3, #16]
 8001260:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001262:	4b37      	ldr	r3, [pc, #220]	; (8001340 <MX_ADC1_Init+0xf4>)
 8001264:	4a37      	ldr	r2, [pc, #220]	; (8001344 <MX_ADC1_Init+0xf8>)
 8001266:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001268:	4b35      	ldr	r3, [pc, #212]	; (8001340 <MX_ADC1_Init+0xf4>)
 800126a:	2200      	movs	r2, #0
 800126c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800126e:	4b34      	ldr	r3, [pc, #208]	; (8001340 <MX_ADC1_Init+0xf4>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001274:	4b32      	ldr	r3, [pc, #200]	; (8001340 <MX_ADC1_Init+0xf4>)
 8001276:	2200      	movs	r2, #0
 8001278:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800127a:	4b31      	ldr	r3, [pc, #196]	; (8001340 <MX_ADC1_Init+0xf4>)
 800127c:	2201      	movs	r2, #1
 800127e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001280:	4b2f      	ldr	r3, [pc, #188]	; (8001340 <MX_ADC1_Init+0xf4>)
 8001282:	2208      	movs	r2, #8
 8001284:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001286:	4b2e      	ldr	r3, [pc, #184]	; (8001340 <MX_ADC1_Init+0xf4>)
 8001288:	2200      	movs	r2, #0
 800128a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800128c:	4b2c      	ldr	r3, [pc, #176]	; (8001340 <MX_ADC1_Init+0xf4>)
 800128e:	2200      	movs	r2, #0
 8001290:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8001292:	4b2b      	ldr	r3, [pc, #172]	; (8001340 <MX_ADC1_Init+0xf4>)
 8001294:	2203      	movs	r2, #3
 8001296:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001298:	4b29      	ldr	r3, [pc, #164]	; (8001340 <MX_ADC1_Init+0xf4>)
 800129a:	2200      	movs	r2, #0
 800129c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012a0:	4b27      	ldr	r3, [pc, #156]	; (8001340 <MX_ADC1_Init+0xf4>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012a6:	4b26      	ldr	r3, [pc, #152]	; (8001340 <MX_ADC1_Init+0xf4>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012ac:	4b24      	ldr	r3, [pc, #144]	; (8001340 <MX_ADC1_Init+0xf4>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80012b4:	4b22      	ldr	r3, [pc, #136]	; (8001340 <MX_ADC1_Init+0xf4>)
 80012b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012ba:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80012bc:	4b20      	ldr	r3, [pc, #128]	; (8001340 <MX_ADC1_Init+0xf4>)
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012c4:	481e      	ldr	r0, [pc, #120]	; (8001340 <MX_ADC1_Init+0xf4>)
 80012c6:	f002 ffe7 	bl	8004298 <HAL_ADC_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80012d0:	f000 fa22 	bl	8001718 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80012d4:	4b1c      	ldr	r3, [pc, #112]	; (8001348 <MX_ADC1_Init+0xfc>)
 80012d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012d8:	2306      	movs	r3, #6
 80012da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80012dc:	2304      	movs	r3, #4
 80012de:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012e0:	237f      	movs	r3, #127	; 0x7f
 80012e2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012e4:	2304      	movs	r3, #4
 80012e6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ec:	463b      	mov	r3, r7
 80012ee:	4619      	mov	r1, r3
 80012f0:	4813      	ldr	r0, [pc, #76]	; (8001340 <MX_ADC1_Init+0xf4>)
 80012f2:	f003 fa13 	bl	800471c <HAL_ADC_ConfigChannel>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80012fc:	f000 fa0c 	bl	8001718 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <MX_ADC1_Init+0x100>)
 8001302:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001304:	230c      	movs	r3, #12
 8001306:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001308:	463b      	mov	r3, r7
 800130a:	4619      	mov	r1, r3
 800130c:	480c      	ldr	r0, [pc, #48]	; (8001340 <MX_ADC1_Init+0xf4>)
 800130e:	f003 fa05 	bl	800471c <HAL_ADC_ConfigChannel>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8001318:	f000 f9fe 	bl	8001718 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800131c:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <MX_ADC1_Init+0x104>)
 800131e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001320:	2312      	movs	r3, #18
 8001322:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001324:	463b      	mov	r3, r7
 8001326:	4619      	mov	r1, r3
 8001328:	4805      	ldr	r0, [pc, #20]	; (8001340 <MX_ADC1_Init+0xf4>)
 800132a:	f003 f9f7 	bl	800471c <HAL_ADC_ConfigChannel>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8001334:	f000 f9f0 	bl	8001718 <Error_Handler>
  /* USER CODE BEGIN ADC1_Init 2 */


  /* USER CODE END ADC1_Init 2 */

}
 8001338:	bf00      	nop
 800133a:	3718      	adds	r7, #24
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	200001fc 	.word	0x200001fc
 8001344:	50040000 	.word	0x50040000
 8001348:	19200040 	.word	0x19200040
 800134c:	c7520000 	.word	0xc7520000
 8001350:	80000001 	.word	0x80000001

08001354 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b0a2      	sub	sp, #136	; 0x88
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPUART1_Init 0 */

  /* USER CODE END LPUART1_Init 0 */

  LL_LPUART_InitTypeDef LPUART_InitStruct = {0};
 800135a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
 8001368:	611a      	str	r2, [r3, #16]
 800136a:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
 800137c:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	2254      	movs	r2, #84	; 0x54
 8001382:	2100      	movs	r1, #0
 8001384:	4618      	mov	r0, r3
 8001386:	f008 fa63 	bl	8009850 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800138a:	2320      	movs	r3, #32
 800138c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_LSE;
 800138e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001392:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	4618      	mov	r0, r3
 8001398:	f005 fc88 	bl	8006cac <HAL_RCCEx_PeriphCLKConfig>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80013a2:	f000 f9b9 	bl	8001718 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPUART1);
 80013a6:	2001      	movs	r0, #1
 80013a8:	f7ff fec8 	bl	800113c <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80013ac:	2001      	movs	r0, #1
 80013ae:	f7ff fead 	bl	800110c <LL_AHB2_GRP1_EnableClock>
  /**LPUART1 GPIO Configuration
  PA2   ------> LPUART1_TX
  PA3   ------> LPUART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80013b2:	230c      	movs	r3, #12
 80013b4:	65bb      	str	r3, [r7, #88]	; 0x58
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80013b6:	2302      	movs	r3, #2
 80013b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80013ba:	2303      	movs	r3, #3
 80013bc:	663b      	str	r3, [r7, #96]	; 0x60
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	667b      	str	r3, [r7, #100]	; 0x64
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013c2:	2300      	movs	r3, #0
 80013c4:	66bb      	str	r3, [r7, #104]	; 0x68
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80013c6:	2308      	movs	r3, #8
 80013c8:	66fb      	str	r3, [r7, #108]	; 0x6c
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ca:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013ce:	4619      	mov	r1, r3
 80013d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013d4:	f007 fad5 	bl	8008982 <LL_GPIO_Init>

  /* LPUART1 interrupt Init */
  NVIC_SetPriority(LPUART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80013d8:	f7ff fdb8 	bl	8000f4c <__NVIC_GetPriorityGrouping>
 80013dc:	4603      	mov	r3, r0
 80013de:	2200      	movs	r2, #0
 80013e0:	2100      	movs	r1, #0
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff fe08 	bl	8000ff8 <NVIC_EncodePriority>
 80013e8:	4603      	mov	r3, r0
 80013ea:	4619      	mov	r1, r3
 80013ec:	2046      	movs	r0, #70	; 0x46
 80013ee:	f7ff fdd9 	bl	8000fa4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(LPUART1_IRQn);
 80013f2:	2046      	movs	r0, #70	; 0x46
 80013f4:	f7ff fdb8 	bl	8000f68 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN LPUART1_Init 1 */
  LL_LPUART_DisableOverrunDetect(LPUART1);
 80013f8:	4813      	ldr	r0, [pc, #76]	; (8001448 <MX_LPUART1_UART_Init+0xf4>)
 80013fa:	f7ff fe63 	bl	80010c4 <LL_LPUART_DisableOverrunDetect>
  LL_LPUART_EnableClockInStopMode(LPUART1);
 80013fe:	4812      	ldr	r0, [pc, #72]	; (8001448 <MX_LPUART1_UART_Init+0xf4>)
 8001400:	f7ff fe3d 	bl	800107e <LL_LPUART_EnableClockInStopMode>
  LL_LPUART_SetWKUPType(LPUART1, LL_LPUART_WAKEUP_ON_RXNE); //Set the wake-up event type : specify wake-up on RXNE flag
 8001404:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
 8001408:	480f      	ldr	r0, [pc, #60]	; (8001448 <MX_LPUART1_UART_Init+0xf4>)
 800140a:	f7ff fe6b 	bl	80010e4 <LL_LPUART_SetWKUPType>

  /* USER CODE END LPUART1_Init 1 */
  LPUART_InitStruct.BaudRate = 9600;
 800140e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001412:	673b      	str	r3, [r7, #112]	; 0x70
  LPUART_InitStruct.DataWidth = LL_LPUART_DATAWIDTH_8B;
 8001414:	2300      	movs	r3, #0
 8001416:	677b      	str	r3, [r7, #116]	; 0x74
  LPUART_InitStruct.StopBits = LL_LPUART_STOPBITS_1;
 8001418:	2300      	movs	r3, #0
 800141a:	67bb      	str	r3, [r7, #120]	; 0x78
  LPUART_InitStruct.Parity = LL_LPUART_PARITY_NONE;
 800141c:	2300      	movs	r3, #0
 800141e:	67fb      	str	r3, [r7, #124]	; 0x7c
  LPUART_InitStruct.TransferDirection = LL_LPUART_DIRECTION_TX_RX;
 8001420:	230c      	movs	r3, #12
 8001422:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  LPUART_InitStruct.HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;
 8001426:	2300      	movs	r3, #0
 8001428:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  LL_LPUART_Init(LPUART1, &LPUART_InitStruct);
 800142c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001430:	4619      	mov	r1, r3
 8001432:	4805      	ldr	r0, [pc, #20]	; (8001448 <MX_LPUART1_UART_Init+0xf4>)
 8001434:	f007 fb82 	bl	8008b3c <LL_LPUART_Init>
  LL_LPUART_Enable(LPUART1);
 8001438:	4803      	ldr	r0, [pc, #12]	; (8001448 <MX_LPUART1_UART_Init+0xf4>)
 800143a:	f7ff fe10 	bl	800105e <LL_LPUART_Enable>
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800143e:	bf00      	nop
 8001440:	3788      	adds	r7, #136	; 0x88
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40008000 	.word	0x40008000

0800144c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001452:	1d3b      	adds	r3, r7, #4
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
 800145e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001460:	2300      	movs	r3, #0
 8001462:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001464:	4b2b      	ldr	r3, [pc, #172]	; (8001514 <MX_RTC_Init+0xc8>)
 8001466:	4a2c      	ldr	r2, [pc, #176]	; (8001518 <MX_RTC_Init+0xcc>)
 8001468:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800146a:	4b2a      	ldr	r3, [pc, #168]	; (8001514 <MX_RTC_Init+0xc8>)
 800146c:	2200      	movs	r2, #0
 800146e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001470:	4b28      	ldr	r3, [pc, #160]	; (8001514 <MX_RTC_Init+0xc8>)
 8001472:	227f      	movs	r2, #127	; 0x7f
 8001474:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001476:	4b27      	ldr	r3, [pc, #156]	; (8001514 <MX_RTC_Init+0xc8>)
 8001478:	22ff      	movs	r2, #255	; 0xff
 800147a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800147c:	4b25      	ldr	r3, [pc, #148]	; (8001514 <MX_RTC_Init+0xc8>)
 800147e:	2200      	movs	r2, #0
 8001480:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001482:	4b24      	ldr	r3, [pc, #144]	; (8001514 <MX_RTC_Init+0xc8>)
 8001484:	2200      	movs	r2, #0
 8001486:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001488:	4b22      	ldr	r3, [pc, #136]	; (8001514 <MX_RTC_Init+0xc8>)
 800148a:	2200      	movs	r2, #0
 800148c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800148e:	4b21      	ldr	r3, [pc, #132]	; (8001514 <MX_RTC_Init+0xc8>)
 8001490:	2200      	movs	r2, #0
 8001492:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001494:	481f      	ldr	r0, [pc, #124]	; (8001514 <MX_RTC_Init+0xc8>)
 8001496:	f005 ff01 	bl	800729c <HAL_RTC_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80014a0:	f000 f93a 	bl	8001718 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80014b0:	2300      	movs	r3, #0
 80014b2:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80014b8:	1d3b      	adds	r3, r7, #4
 80014ba:	2201      	movs	r2, #1
 80014bc:	4619      	mov	r1, r3
 80014be:	4815      	ldr	r0, [pc, #84]	; (8001514 <MX_RTC_Init+0xc8>)
 80014c0:	f005 ff67 	bl	8007392 <HAL_RTC_SetTime>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80014ca:	f000 f925 	bl	8001718 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80014ce:	2301      	movs	r3, #1
 80014d0:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80014d2:	2301      	movs	r3, #1
 80014d4:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x10;
 80014d6:	2310      	movs	r3, #16
 80014d8:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80014da:	2300      	movs	r3, #0
 80014dc:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80014de:	463b      	mov	r3, r7
 80014e0:	2201      	movs	r2, #1
 80014e2:	4619      	mov	r1, r3
 80014e4:	480b      	ldr	r0, [pc, #44]	; (8001514 <MX_RTC_Init+0xc8>)
 80014e6:	f006 f84d 	bl	8007584 <HAL_RTC_SetDate>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80014f0:	f000 f912 	bl	8001718 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 2047, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80014f4:	2200      	movs	r2, #0
 80014f6:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80014fa:	4806      	ldr	r0, [pc, #24]	; (8001514 <MX_RTC_Init+0xc8>)
 80014fc:	f006 f9e8 	bl	80078d0 <HAL_RTCEx_SetWakeUpTimer_IT>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_RTC_Init+0xbe>
  {
    Error_Handler();
 8001506:	f000 f907 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800150a:	bf00      	nop
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	200002a8 	.word	0x200002a8
 8001518:	40002800 	.word	0x40002800

0800151c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001520:	4b1b      	ldr	r3, [pc, #108]	; (8001590 <MX_SPI1_Init+0x74>)
 8001522:	4a1c      	ldr	r2, [pc, #112]	; (8001594 <MX_SPI1_Init+0x78>)
 8001524:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001526:	4b1a      	ldr	r3, [pc, #104]	; (8001590 <MX_SPI1_Init+0x74>)
 8001528:	f44f 7282 	mov.w	r2, #260	; 0x104
 800152c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800152e:	4b18      	ldr	r3, [pc, #96]	; (8001590 <MX_SPI1_Init+0x74>)
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001534:	4b16      	ldr	r3, [pc, #88]	; (8001590 <MX_SPI1_Init+0x74>)
 8001536:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800153a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800153c:	4b14      	ldr	r3, [pc, #80]	; (8001590 <MX_SPI1_Init+0x74>)
 800153e:	2200      	movs	r2, #0
 8001540:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001542:	4b13      	ldr	r3, [pc, #76]	; (8001590 <MX_SPI1_Init+0x74>)
 8001544:	2200      	movs	r2, #0
 8001546:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001548:	4b11      	ldr	r3, [pc, #68]	; (8001590 <MX_SPI1_Init+0x74>)
 800154a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800154e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001550:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <MX_SPI1_Init+0x74>)
 8001552:	2208      	movs	r2, #8
 8001554:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8001556:	4b0e      	ldr	r3, [pc, #56]	; (8001590 <MX_SPI1_Init+0x74>)
 8001558:	2280      	movs	r2, #128	; 0x80
 800155a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800155c:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <MX_SPI1_Init+0x74>)
 800155e:	2200      	movs	r2, #0
 8001560:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001562:	4b0b      	ldr	r3, [pc, #44]	; (8001590 <MX_SPI1_Init+0x74>)
 8001564:	2200      	movs	r2, #0
 8001566:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001568:	4b09      	ldr	r3, [pc, #36]	; (8001590 <MX_SPI1_Init+0x74>)
 800156a:	2207      	movs	r2, #7
 800156c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800156e:	4b08      	ldr	r3, [pc, #32]	; (8001590 <MX_SPI1_Init+0x74>)
 8001570:	2200      	movs	r2, #0
 8001572:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001574:	4b06      	ldr	r3, [pc, #24]	; (8001590 <MX_SPI1_Init+0x74>)
 8001576:	2200      	movs	r2, #0
 8001578:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800157a:	4805      	ldr	r0, [pc, #20]	; (8001590 <MX_SPI1_Init+0x74>)
 800157c:	f006 fa62 	bl	8007a44 <HAL_SPI_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001586:	f000 f8c7 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200002cc 	.word	0x200002cc
 8001594:	40013000 	.word	0x40013000

08001598 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800159e:	4b10      	ldr	r3, [pc, #64]	; (80015e0 <MX_DMA_Init+0x48>)
 80015a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015a2:	4a0f      	ldr	r2, [pc, #60]	; (80015e0 <MX_DMA_Init+0x48>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6493      	str	r3, [r2, #72]	; 0x48
 80015aa:	4b0d      	ldr	r3, [pc, #52]	; (80015e0 <MX_DMA_Init+0x48>)
 80015ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015b6:	2200      	movs	r2, #0
 80015b8:	2100      	movs	r1, #0
 80015ba:	200b      	movs	r0, #11
 80015bc:	f004 f82b 	bl	8005616 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80015c0:	200b      	movs	r0, #11
 80015c2:	f004 f844 	bl	800564e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2100      	movs	r1, #0
 80015ca:	200d      	movs	r0, #13
 80015cc:	f004 f823 	bl	8005616 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80015d0:	200d      	movs	r0, #13
 80015d2:	f004 f83c 	bl	800564e <HAL_NVIC_EnableIRQ>

}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40021000 	.word	0x40021000

080015e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b08a      	sub	sp, #40	; 0x28
 80015e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ea:	f107 0314 	add.w	r3, r7, #20
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	609a      	str	r2, [r3, #8]
 80015f6:	60da      	str	r2, [r3, #12]
 80015f8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015fa:	4b44      	ldr	r3, [pc, #272]	; (800170c <MX_GPIO_Init+0x128>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015fe:	4a43      	ldr	r2, [pc, #268]	; (800170c <MX_GPIO_Init+0x128>)
 8001600:	f043 0304 	orr.w	r3, r3, #4
 8001604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001606:	4b41      	ldr	r3, [pc, #260]	; (800170c <MX_GPIO_Init+0x128>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800160a:	f003 0304 	and.w	r3, r3, #4
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	4b3e      	ldr	r3, [pc, #248]	; (800170c <MX_GPIO_Init+0x128>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001616:	4a3d      	ldr	r2, [pc, #244]	; (800170c <MX_GPIO_Init+0x128>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800161e:	4b3b      	ldr	r3, [pc, #236]	; (800170c <MX_GPIO_Init+0x128>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800162a:	4b38      	ldr	r3, [pc, #224]	; (800170c <MX_GPIO_Init+0x128>)
 800162c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800162e:	4a37      	ldr	r2, [pc, #220]	; (800170c <MX_GPIO_Init+0x128>)
 8001630:	f043 0302 	orr.w	r3, r3, #2
 8001634:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001636:	4b35      	ldr	r3, [pc, #212]	; (800170c <MX_GPIO_Init+0x128>)
 8001638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	60bb      	str	r3, [r7, #8]
 8001640:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001642:	4b32      	ldr	r3, [pc, #200]	; (800170c <MX_GPIO_Init+0x128>)
 8001644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001646:	4a31      	ldr	r2, [pc, #196]	; (800170c <MX_GPIO_Init+0x128>)
 8001648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800164c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800164e:	4b2f      	ldr	r3, [pc, #188]	; (800170c <MX_GPIO_Init+0x128>)
 8001650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GNSS_EXT_Pin|DISP_CS_Pin|DISP_EN_Pin, GPIO_PIN_RESET);
 800165a:	2200      	movs	r2, #0
 800165c:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 8001660:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001664:	f004 fbee 	bl	8005e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SolarEN_GPIO_Port, SolarEN_Pin, GPIO_PIN_SET);
 8001668:	2201      	movs	r2, #1
 800166a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800166e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001672:	f004 fbe7 	bl	8005e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8001676:	f649 0301 	movw	r3, #38913	; 0x9801
 800167a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167c:	2303      	movs	r3, #3
 800167e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	4619      	mov	r1, r3
 800168a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800168e:	f004 fa6f 	bl	8005b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : GNSS_EXT_Pin DISP_CS_Pin DISP_EN_Pin */
  GPIO_InitStruct.Pin = GNSS_EXT_Pin|DISP_CS_Pin|DISP_EN_Pin;
 8001692:	f44f 63c2 	mov.w	r3, #1552	; 0x610
 8001696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001698:	2301      	movs	r3, #1
 800169a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2300      	movs	r3, #0
 800169e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a0:	2300      	movs	r3, #0
 80016a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	4619      	mov	r1, r3
 80016aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ae:	f004 fa5f 	bl	8005b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB4 PB5
                           PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 80016b2:	23f3      	movs	r3, #243	; 0xf3
 80016b4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016b6:	2303      	movs	r3, #3
 80016b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016be:	f107 0314 	add.w	r3, r7, #20
 80016c2:	4619      	mov	r1, r3
 80016c4:	4812      	ldr	r0, [pc, #72]	; (8001710 <MX_GPIO_Init+0x12c>)
 80016c6:	f004 fa53 	bl	8005b70 <HAL_GPIO_Init>

  /*Configure GPIO pin : SolarEN_Pin */
  GPIO_InitStruct.Pin = SolarEN_Pin;
 80016ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80016d0:	2311      	movs	r3, #17
 80016d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d8:	2300      	movs	r3, #0
 80016da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SolarEN_GPIO_Port, &GPIO_InitStruct);
 80016dc:	f107 0314 	add.w	r3, r7, #20
 80016e0:	4619      	mov	r1, r3
 80016e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016e6:	f004 fa43 	bl	8005b70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016ea:	2308      	movs	r3, #8
 80016ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ee:	2303      	movs	r3, #3
 80016f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80016f6:	f107 0314 	add.w	r3, r7, #20
 80016fa:	4619      	mov	r1, r3
 80016fc:	4805      	ldr	r0, [pc, #20]	; (8001714 <MX_GPIO_Init+0x130>)
 80016fe:	f004 fa37 	bl	8005b70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001702:	bf00      	nop
 8001704:	3728      	adds	r7, #40	; 0x28
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40021000 	.word	0x40021000
 8001710:	48000400 	.word	0x48000400
 8001714:	48001c00 	.word	0x48001c00

08001718 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800171c:	b672      	cpsid	i
}
 800171e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001720:	e7fe      	b.n	8001720 <Error_Handler+0x8>

08001722 <LL_LPUART_DisableIT_WKUP>:
  * @rmtoll CR3          WUFIE         LL_LPUART_DisableIT_WKUP
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_DisableIT_WKUP(USART_TypeDef *LPUARTx)
{
 8001722:	b480      	push	{r7}
 8001724:	b089      	sub	sp, #36	; 0x24
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(LPUARTx->CR3, USART_CR3_WUFIE);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	3308      	adds	r3, #8
 800172e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	e853 3f00 	ldrex	r3, [r3]
 8001736:	60bb      	str	r3, [r7, #8]
   return(result);
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800173e:	61fb      	str	r3, [r7, #28]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	3308      	adds	r3, #8
 8001744:	69fa      	ldr	r2, [r7, #28]
 8001746:	61ba      	str	r2, [r7, #24]
 8001748:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800174a:	6979      	ldr	r1, [r7, #20]
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	e841 2300 	strex	r3, r2, [r1]
 8001752:	613b      	str	r3, [r7, #16]
   return(result);
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d1e7      	bne.n	800172a <LL_LPUART_DisableIT_WKUP+0x8>
}
 800175a:	bf00      	nop
 800175c:	bf00      	nop
 800175e:	3724      	adds	r7, #36	; 0x24
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <npf_min>:

#ifdef _MSC_VER
  #include <intrin.h>
#endif

static int npf_min(int x, int y) { return (x < y) ? x : y; }
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4293      	cmp	r3, r2
 8001778:	bfa8      	it	ge
 800177a:	4613      	movge	r3, r2
 800177c:	4618      	mov	r0, r3
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <npf_max>:
static int npf_max(int x, int y) { return (x > y) ? x : y; }
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4293      	cmp	r3, r2
 8001798:	bfb8      	it	lt
 800179a:	4613      	movlt	r3, r2
 800179c:	4618      	mov	r0, r3
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <npf_parse_format_spec>:

int npf_parse_format_spec(char const *format, npf_format_spec_t *out_spec) {
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  char const *cur = format;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	60fb      	str	r3, [r7, #12]

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
  out_spec->left_justified = 0;
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	2200      	movs	r2, #0
 80017ba:	721a      	strb	r2, [r3, #8]
  out_spec->leading_zero_pad = 0;
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	2200      	movs	r2, #0
 80017c0:	725a      	strb	r2, [r3, #9]
#endif
  out_spec->case_adjust = 'a'-'A'; // lowercase
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	2220      	movs	r2, #32
 80017c6:	749a      	strb	r2, [r3, #18]
  out_spec->prepend = 0;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	2200      	movs	r2, #0
 80017cc:	701a      	strb	r2, [r3, #0]
  out_spec->alt_form = 0;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	2200      	movs	r2, #0
 80017d2:	705a      	strb	r2, [r3, #1]

  while (*++cur) { // cur points at the leading '%' character
 80017d4:	e04c      	b.n	8001870 <npf_parse_format_spec+0xc8>
    switch (*cur) { // Optional flags
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	3b20      	subs	r3, #32
 80017dc:	2b10      	cmp	r3, #16
 80017de:	d84f      	bhi.n	8001880 <npf_parse_format_spec+0xd8>
 80017e0:	a201      	add	r2, pc, #4	; (adr r2, 80017e8 <npf_parse_format_spec+0x40>)
 80017e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017e6:	bf00      	nop
 80017e8:	08001859 	.word	0x08001859
 80017ec:	08001881 	.word	0x08001881
 80017f0:	08001881 	.word	0x08001881
 80017f4:	08001869 	.word	0x08001869
 80017f8:	08001881 	.word	0x08001881
 80017fc:	08001881 	.word	0x08001881
 8001800:	08001881 	.word	0x08001881
 8001804:	08001881 	.word	0x08001881
 8001808:	08001881 	.word	0x08001881
 800180c:	08001881 	.word	0x08001881
 8001810:	08001881 	.word	0x08001881
 8001814:	08001851 	.word	0x08001851
 8001818:	08001881 	.word	0x08001881
 800181c:	0800182d 	.word	0x0800182d
 8001820:	08001881 	.word	0x08001881
 8001824:	08001881 	.word	0x08001881
 8001828:	0800183b 	.word	0x0800183b
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
      case '-':
        out_spec->left_justified = '-';
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	222d      	movs	r2, #45	; 0x2d
 8001830:	721a      	strb	r2, [r3, #8]
        out_spec->leading_zero_pad = 0;
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	2200      	movs	r2, #0
 8001836:	725a      	strb	r2, [r3, #9]
        continue;
 8001838:	e01a      	b.n	8001870 <npf_parse_format_spec+0xc8>
      case '0':
        out_spec->leading_zero_pad = !out_spec->left_justified;
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	7a1b      	ldrb	r3, [r3, #8]
 800183e:	2b00      	cmp	r3, #0
 8001840:	bf0c      	ite	eq
 8001842:	2301      	moveq	r3, #1
 8001844:	2300      	movne	r3, #0
 8001846:	b2db      	uxtb	r3, r3
 8001848:	461a      	mov	r2, r3
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	725a      	strb	r2, [r3, #9]
        continue;
 800184e:	e00f      	b.n	8001870 <npf_parse_format_spec+0xc8>
#endif
      case '+':
        out_spec->prepend = '+';
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	222b      	movs	r2, #43	; 0x2b
 8001854:	701a      	strb	r2, [r3, #0]
        continue;
 8001856:	e00b      	b.n	8001870 <npf_parse_format_spec+0xc8>
      case ' ':
        if (out_spec->prepend == 0) { out_spec->prepend = ' '; }
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d107      	bne.n	8001870 <npf_parse_format_spec+0xc8>
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	2220      	movs	r2, #32
 8001864:	701a      	strb	r2, [r3, #0]
        continue;
 8001866:	e003      	b.n	8001870 <npf_parse_format_spec+0xc8>
      case '#':
        out_spec->alt_form = '#';
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	2223      	movs	r2, #35	; 0x23
 800186c:	705a      	strb	r2, [r3, #1]
        continue;
 800186e:	bf00      	nop
  while (*++cur) { // cur points at the leading '%' character
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	3301      	adds	r3, #1
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1ab      	bne.n	80017d6 <npf_parse_format_spec+0x2e>
 800187e:	e000      	b.n	8001882 <npf_parse_format_spec+0xda>
      default: break;
    }
    break;
 8001880:	bf00      	nop
  }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
  out_spec->field_width_opt = NPF_FMT_SPEC_OPT_NONE;
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	2200      	movs	r2, #0
 8001886:	709a      	strb	r2, [r3, #2]
  if (*cur == '*') {
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b2a      	cmp	r3, #42	; 0x2a
 800188e:	d106      	bne.n	800189e <npf_parse_format_spec+0xf6>
    out_spec->field_width_opt = NPF_FMT_SPEC_OPT_STAR;
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	2202      	movs	r2, #2
 8001894:	709a      	strb	r2, [r3, #2]
    ++cur;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	3301      	adds	r3, #1
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	e01d      	b.n	80018da <npf_parse_format_spec+0x132>
  } else {
    out_spec->field_width = 0;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	2200      	movs	r2, #0
 80018a2:	605a      	str	r2, [r3, #4]
    while ((*cur >= '0') && (*cur <= '9')) {
 80018a4:	e011      	b.n	80018ca <npf_parse_format_spec+0x122>
      out_spec->field_width_opt = NPF_FMT_SPEC_OPT_LITERAL;
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	2201      	movs	r2, #1
 80018aa:	709a      	strb	r2, [r3, #2]
      out_spec->field_width = (out_spec->field_width * 10) + (*cur++ - '0');
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685a      	ldr	r2, [r3, #4]
 80018b0:	4613      	mov	r3, r2
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	4413      	add	r3, r2
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	4619      	mov	r1, r3
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	1c5a      	adds	r2, r3, #1
 80018be:	60fa      	str	r2, [r7, #12]
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	3b30      	subs	r3, #48	; 0x30
 80018c4:	18ca      	adds	r2, r1, r3
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	605a      	str	r2, [r3, #4]
    while ((*cur >= '0') && (*cur <= '9')) {
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b2f      	cmp	r3, #47	; 0x2f
 80018d0:	d903      	bls.n	80018da <npf_parse_format_spec+0x132>
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b39      	cmp	r3, #57	; 0x39
 80018d8:	d9e5      	bls.n	80018a6 <npf_parse_format_spec+0xfe>
    }
  }
#endif

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
  out_spec->prec = 0;
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	2200      	movs	r2, #0
 80018de:	60da      	str	r2, [r3, #12]
  out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	2200      	movs	r2, #0
 80018e4:	729a      	strb	r2, [r3, #10]
  if (*cur == '.') {
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b2e      	cmp	r3, #46	; 0x2e
 80018ec:	d133      	bne.n	8001956 <npf_parse_format_spec+0x1ae>
    ++cur;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	3301      	adds	r3, #1
 80018f2:	60fb      	str	r3, [r7, #12]
    if (*cur == '*') {
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	2b2a      	cmp	r3, #42	; 0x2a
 80018fa:	d106      	bne.n	800190a <npf_parse_format_spec+0x162>
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_STAR;
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	2202      	movs	r2, #2
 8001900:	729a      	strb	r2, [r3, #10]
      ++cur;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	3301      	adds	r3, #1
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	e025      	b.n	8001956 <npf_parse_format_spec+0x1ae>
    } else {
      if (*cur == '-') {
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b2d      	cmp	r3, #45	; 0x2d
 8001910:	d106      	bne.n	8001920 <npf_parse_format_spec+0x178>
        ++cur;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	3301      	adds	r3, #1
 8001916:	60fb      	str	r3, [r7, #12]
        out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	2200      	movs	r2, #0
 800191c:	729a      	strb	r2, [r3, #10]
 800191e:	e012      	b.n	8001946 <npf_parse_format_spec+0x19e>
      } else {
        out_spec->prec_opt = NPF_FMT_SPEC_OPT_LITERAL;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	2201      	movs	r2, #1
 8001924:	729a      	strb	r2, [r3, #10]
      }
      while ((*cur >= '0') && (*cur <= '9')) {
 8001926:	e00e      	b.n	8001946 <npf_parse_format_spec+0x19e>
        out_spec->prec = (out_spec->prec * 10) + (*cur++ - '0');
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	68da      	ldr	r2, [r3, #12]
 800192c:	4613      	mov	r3, r2
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	4413      	add	r3, r2
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	4619      	mov	r1, r3
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	1c5a      	adds	r2, r3, #1
 800193a:	60fa      	str	r2, [r7, #12]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	3b30      	subs	r3, #48	; 0x30
 8001940:	18ca      	adds	r2, r1, r3
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	60da      	str	r2, [r3, #12]
      while ((*cur >= '0') && (*cur <= '9')) {
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b2f      	cmp	r3, #47	; 0x2f
 800194c:	d903      	bls.n	8001956 <npf_parse_format_spec+0x1ae>
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	2b39      	cmp	r3, #57	; 0x39
 8001954:	d9e8      	bls.n	8001928 <npf_parse_format_spec+0x180>
      }
    }
  }
#endif

  out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_NONE;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	2200      	movs	r2, #0
 800195a:	741a      	strb	r2, [r3, #16]
  switch (*cur++) { // Length modifier
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	1c5a      	adds	r2, r3, #1
 8001960:	60fa      	str	r2, [r7, #12]
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b6c      	cmp	r3, #108	; 0x6c
 8001966:	d013      	beq.n	8001990 <npf_parse_format_spec+0x1e8>
 8001968:	2b6c      	cmp	r3, #108	; 0x6c
 800196a:	dc19      	bgt.n	80019a0 <npf_parse_format_spec+0x1f8>
 800196c:	2b4c      	cmp	r3, #76	; 0x4c
 800196e:	d013      	beq.n	8001998 <npf_parse_format_spec+0x1f0>
 8001970:	2b68      	cmp	r3, #104	; 0x68
 8001972:	d115      	bne.n	80019a0 <npf_parse_format_spec+0x1f8>
    case 'h':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_SHORT;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	2201      	movs	r2, #1
 8001978:	741a      	strb	r2, [r3, #16]
      if (*cur == 'h') {
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b68      	cmp	r3, #104	; 0x68
 8001980:	d112      	bne.n	80019a8 <npf_parse_format_spec+0x200>
        out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_CHAR;
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	2203      	movs	r2, #3
 8001986:	741a      	strb	r2, [r3, #16]
        ++cur;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	3301      	adds	r3, #1
 800198c:	60fb      	str	r3, [r7, #12]
      }
      break;
 800198e:	e00b      	b.n	80019a8 <npf_parse_format_spec+0x200>
    case 'l':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LONG;
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	2204      	movs	r2, #4
 8001994:	741a      	strb	r2, [r3, #16]
      if (*cur == 'l') {
        out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_LONG_LONG;
        ++cur;
      }
#endif
      break;
 8001996:	e008      	b.n	80019aa <npf_parse_format_spec+0x202>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    case 'L':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LONG_DOUBLE;
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	2202      	movs	r2, #2
 800199c:	741a      	strb	r2, [r3, #16]
      break;
 800199e:	e004      	b.n	80019aa <npf_parse_format_spec+0x202>
      break;
    case 't':
      out_spec->length_modifier = NPF_FMT_SPEC_LEN_MOD_LARGE_PTRDIFFT;
      break;
#endif
    default: --cur; break;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	3b01      	subs	r3, #1
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	e000      	b.n	80019aa <npf_parse_format_spec+0x202>
      break;
 80019a8:	bf00      	nop
  }

  switch (*cur++) { // Conversion specifier
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	1c5a      	adds	r2, r3, #1
 80019ae:	60fa      	str	r2, [r7, #12]
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	3b25      	subs	r3, #37	; 0x25
 80019b4:	2b53      	cmp	r3, #83	; 0x53
 80019b6:	f200 80e8 	bhi.w	8001b8a <npf_parse_format_spec+0x3e2>
 80019ba:	a201      	add	r2, pc, #4	; (adr r2, 80019c0 <npf_parse_format_spec+0x218>)
 80019bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c0:	08001b11 	.word	0x08001b11
 80019c4:	08001b8b 	.word	0x08001b8b
 80019c8:	08001b8b 	.word	0x08001b8b
 80019cc:	08001b8b 	.word	0x08001b8b
 80019d0:	08001b8b 	.word	0x08001b8b
 80019d4:	08001b8b 	.word	0x08001b8b
 80019d8:	08001b8b 	.word	0x08001b8b
 80019dc:	08001b8b 	.word	0x08001b8b
 80019e0:	08001b8b 	.word	0x08001b8b
 80019e4:	08001b8b 	.word	0x08001b8b
 80019e8:	08001b8b 	.word	0x08001b8b
 80019ec:	08001b8b 	.word	0x08001b8b
 80019f0:	08001b8b 	.word	0x08001b8b
 80019f4:	08001b8b 	.word	0x08001b8b
 80019f8:	08001b8b 	.word	0x08001b8b
 80019fc:	08001b8b 	.word	0x08001b8b
 8001a00:	08001b8b 	.word	0x08001b8b
 8001a04:	08001b8b 	.word	0x08001b8b
 8001a08:	08001b8b 	.word	0x08001b8b
 8001a0c:	08001b8b 	.word	0x08001b8b
 8001a10:	08001b8b 	.word	0x08001b8b
 8001a14:	08001b8b 	.word	0x08001b8b
 8001a18:	08001b8b 	.word	0x08001b8b
 8001a1c:	08001b8b 	.word	0x08001b8b
 8001a20:	08001b8b 	.word	0x08001b8b
 8001a24:	08001b8b 	.word	0x08001b8b
 8001a28:	08001b8b 	.word	0x08001b8b
 8001a2c:	08001b8b 	.word	0x08001b8b
 8001a30:	08001b8b 	.word	0x08001b8b
 8001a34:	08001b8b 	.word	0x08001b8b
 8001a38:	08001b8b 	.word	0x08001b8b
 8001a3c:	08001b8b 	.word	0x08001b8b
 8001a40:	08001b8b 	.word	0x08001b8b
 8001a44:	08001b61 	.word	0x08001b61
 8001a48:	08001b8b 	.word	0x08001b8b
 8001a4c:	08001b8b 	.word	0x08001b8b
 8001a50:	08001b8b 	.word	0x08001b8b
 8001a54:	08001b8b 	.word	0x08001b8b
 8001a58:	08001b8b 	.word	0x08001b8b
 8001a5c:	08001b8b 	.word	0x08001b8b
 8001a60:	08001b8b 	.word	0x08001b8b
 8001a64:	08001b8b 	.word	0x08001b8b
 8001a68:	08001b8b 	.word	0x08001b8b
 8001a6c:	08001b8b 	.word	0x08001b8b
 8001a70:	08001b8b 	.word	0x08001b8b
 8001a74:	08001b8b 	.word	0x08001b8b
 8001a78:	08001b8b 	.word	0x08001b8b
 8001a7c:	08001b8b 	.word	0x08001b8b
 8001a80:	08001b8b 	.word	0x08001b8b
 8001a84:	08001b8b 	.word	0x08001b8b
 8001a88:	08001b8b 	.word	0x08001b8b
 8001a8c:	08001b53 	.word	0x08001b53
 8001a90:	08001b8b 	.word	0x08001b8b
 8001a94:	08001b8b 	.word	0x08001b8b
 8001a98:	08001b8b 	.word	0x08001b8b
 8001a9c:	08001b8b 	.word	0x08001b8b
 8001aa0:	08001b8b 	.word	0x08001b8b
 8001aa4:	08001b8b 	.word	0x08001b8b
 8001aa8:	08001b8b 	.word	0x08001b8b
 8001aac:	08001b8b 	.word	0x08001b8b
 8001ab0:	08001b8b 	.word	0x08001b8b
 8001ab4:	08001b8b 	.word	0x08001b8b
 8001ab8:	08001b1f 	.word	0x08001b1f
 8001abc:	08001b3b 	.word	0x08001b3b
 8001ac0:	08001b8b 	.word	0x08001b8b
 8001ac4:	08001b67 	.word	0x08001b67
 8001ac8:	08001b8b 	.word	0x08001b8b
 8001acc:	08001b8b 	.word	0x08001b8b
 8001ad0:	08001b3b 	.word	0x08001b3b
 8001ad4:	08001b8b 	.word	0x08001b8b
 8001ad8:	08001b8b 	.word	0x08001b8b
 8001adc:	08001b8b 	.word	0x08001b8b
 8001ae0:	08001b8b 	.word	0x08001b8b
 8001ae4:	08001b8b 	.word	0x08001b8b
 8001ae8:	08001b43 	.word	0x08001b43
 8001aec:	08001b7d 	.word	0x08001b7d
 8001af0:	08001b8b 	.word	0x08001b8b
 8001af4:	08001b8b 	.word	0x08001b8b
 8001af8:	08001b2d 	.word	0x08001b2d
 8001afc:	08001b8b 	.word	0x08001b8b
 8001b00:	08001b4b 	.word	0x08001b4b
 8001b04:	08001b8b 	.word	0x08001b8b
 8001b08:	08001b8b 	.word	0x08001b8b
 8001b0c:	08001b59 	.word	0x08001b59
    case '%':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_PERCENT;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	2200      	movs	r2, #0
 8001b14:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	729a      	strb	r2, [r3, #10]
#endif
      break;
 8001b1c:	e038      	b.n	8001b90 <npf_parse_format_spec+0x3e8>
    case 'c':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_CHAR;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	2201      	movs	r2, #1
 8001b22:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	2200      	movs	r2, #0
 8001b28:	729a      	strb	r2, [r3, #10]
#endif
      break;
 8001b2a:	e031      	b.n	8001b90 <npf_parse_format_spec+0x3e8>
    case 's':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_STRING;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	2202      	movs	r2, #2
 8001b30:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
      out_spec->leading_zero_pad = 0;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	2200      	movs	r2, #0
 8001b36:	725a      	strb	r2, [r3, #9]
#endif
      break;
 8001b38:	e02a      	b.n	8001b90 <npf_parse_format_spec+0x3e8>

    case 'i':
    case 'd':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_SIGNED_INT;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	745a      	strb	r2, [r3, #17]
      break;
 8001b40:	e026      	b.n	8001b90 <npf_parse_format_spec+0x3e8>

    case 'o':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_OCTAL;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	2204      	movs	r2, #4
 8001b46:	745a      	strb	r2, [r3, #17]
      break;
 8001b48:	e022      	b.n	8001b90 <npf_parse_format_spec+0x3e8>
    case 'u':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_UNSIGNED_INT;
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	2206      	movs	r2, #6
 8001b4e:	745a      	strb	r2, [r3, #17]
      break;
 8001b50:	e01e      	b.n	8001b90 <npf_parse_format_spec+0x3e8>

    case 'X':
      out_spec->case_adjust = 0;
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	2200      	movs	r2, #0
 8001b56:	749a      	strb	r2, [r3, #18]
    case 'x':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_HEX_INT;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	2205      	movs	r2, #5
 8001b5c:	745a      	strb	r2, [r3, #17]
      break;
 8001b5e:	e017      	b.n	8001b90 <npf_parse_format_spec+0x3e8>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    case 'F':
      out_spec->case_adjust = 0;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	2200      	movs	r2, #0
 8001b64:	749a      	strb	r2, [r3, #18]
    case 'f':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_FLOAT_DECIMAL;
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	2208      	movs	r2, #8
 8001b6a:	745a      	strb	r2, [r3, #17]
      if (out_spec->prec_opt == NPF_FMT_SPEC_OPT_NONE) { out_spec->prec = 6; }
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	7a9b      	ldrb	r3, [r3, #10]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d10c      	bne.n	8001b8e <npf_parse_format_spec+0x3e6>
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	2206      	movs	r2, #6
 8001b78:	60da      	str	r2, [r3, #12]
      break;
 8001b7a:	e008      	b.n	8001b8e <npf_parse_format_spec+0x3e6>
#endif
      break;
#endif

    case 'p':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_POINTER;
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	2207      	movs	r2, #7
 8001b80:	745a      	strb	r2, [r3, #17]
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
      out_spec->prec_opt = NPF_FMT_SPEC_OPT_NONE;
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	2200      	movs	r2, #0
 8001b86:	729a      	strb	r2, [r3, #10]
#endif
      break;
 8001b88:	e002      	b.n	8001b90 <npf_parse_format_spec+0x3e8>
    case 'b':
      out_spec->conv_spec = NPF_FMT_SPEC_CONV_BINARY;
      break;
#endif

    default: return 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	e003      	b.n	8001b96 <npf_parse_format_spec+0x3ee>
      break;
 8001b8e:	bf00      	nop
  }

  return (int)(cur - format);
 8001b90:	68fa      	ldr	r2, [r7, #12]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	1ad3      	subs	r3, r2, r3
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop

08001ba4 <npf_itoa_rev>:

int npf_itoa_rev(char *buf, npf_int_t i) {
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  int n = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]
  int const sign = (i >= 0) ? 1 : -1;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	db01      	blt.n	8001bbc <npf_itoa_rev+0x18>
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e001      	b.n	8001bc0 <npf_itoa_rev+0x1c>
 8001bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc0:	60bb      	str	r3, [r7, #8]
  do { *buf++ = (char)('0' + (sign * (i % 10))); i /= 10; ++n; } while (i);
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	b2d8      	uxtb	r0, r3
 8001bc6:	683a      	ldr	r2, [r7, #0]
 8001bc8:	4b14      	ldr	r3, [pc, #80]	; (8001c1c <npf_itoa_rev+0x78>)
 8001bca:	fb83 1302 	smull	r1, r3, r3, r2
 8001bce:	1099      	asrs	r1, r3, #2
 8001bd0:	17d3      	asrs	r3, r2, #31
 8001bd2:	1ac9      	subs	r1, r1, r3
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	1ad1      	subs	r1, r2, r3
 8001bde:	b2cb      	uxtb	r3, r1
 8001be0:	fb10 f303 	smulbb	r3, r0, r3
 8001be4:	b2da      	uxtb	r2, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	1c59      	adds	r1, r3, #1
 8001bea:	6079      	str	r1, [r7, #4]
 8001bec:	3230      	adds	r2, #48	; 0x30
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	701a      	strb	r2, [r3, #0]
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	4a09      	ldr	r2, [pc, #36]	; (8001c1c <npf_itoa_rev+0x78>)
 8001bf6:	fb82 1203 	smull	r1, r2, r2, r3
 8001bfa:	1092      	asrs	r2, r2, #2
 8001bfc:	17db      	asrs	r3, r3, #31
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	603b      	str	r3, [r7, #0]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	3301      	adds	r3, #1
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d1d9      	bne.n	8001bc2 <npf_itoa_rev+0x1e>
  return n;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3714      	adds	r7, #20
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	66666667 	.word	0x66666667

08001c20 <npf_utoa_rev>:

int npf_utoa_rev(char *buf, npf_uint_t i, unsigned base, unsigned case_adj) {
 8001c20:	b480      	push	{r7}
 8001c22:	b087      	sub	sp, #28
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	60f8      	str	r0, [r7, #12]
 8001c28:	60b9      	str	r1, [r7, #8]
 8001c2a:	607a      	str	r2, [r7, #4]
 8001c2c:	603b      	str	r3, [r7, #0]
  int n = 0;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	617b      	str	r3, [r7, #20]
  do {
    unsigned const d = (unsigned)(i % base);
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	fbb3 f2f2 	udiv	r2, r3, r2
 8001c3a:	6879      	ldr	r1, [r7, #4]
 8001c3c:	fb01 f202 	mul.w	r2, r1, r2
 8001c40:	1a9b      	subs	r3, r3, r2
 8001c42:	613b      	str	r3, [r7, #16]
    *buf++ = (char)((d < 10) ? ('0' + d) : ('A' + case_adj + (d - 10)));
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	2b09      	cmp	r3, #9
 8001c48:	d804      	bhi.n	8001c54 <npf_utoa_rev+0x34>
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	3330      	adds	r3, #48	; 0x30
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	e007      	b.n	8001c64 <npf_utoa_rev+0x44>
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	4413      	add	r3, r2
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	3337      	adds	r3, #55	; 0x37
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	1c59      	adds	r1, r3, #1
 8001c68:	60f9      	str	r1, [r7, #12]
 8001c6a:	701a      	strb	r2, [r3, #0]
    i /= base;
 8001c6c:	68ba      	ldr	r2, [r7, #8]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c74:	60bb      	str	r3, [r7, #8]
    ++n;
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	3301      	adds	r3, #1
 8001c7a:	617b      	str	r3, [r7, #20]
  } while (i);
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1d7      	bne.n	8001c32 <npf_utoa_rev+0x12>
  return n;
 8001c82:	697b      	ldr	r3, [r7, #20]
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	371c      	adds	r7, #28
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <npf_fsplit_abs>:
  NPF_FRACTION_BIN_DIGITS = 64,
  NPF_MAX_FRACTION_DEC_DIGITS = 8
};

int npf_fsplit_abs(float f, uint64_t *out_int_part, uint64_t *out_frac_part,
                   int *out_frac_base10_neg_exp) {
 8001c90:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001c94:	b0af      	sub	sp, #188	; 0xbc
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	ed87 0a1d 	vstr	s0, [r7, #116]	; 0x74
 8001c9c:	6738      	str	r0, [r7, #112]	; 0x70
 8001c9e:	66f9      	str	r1, [r7, #108]	; 0x6c
 8001ca0:	66ba      	str	r2, [r7, #104]	; 0x68
     http://0x80.pl/notesen/2015-12-29-float-to-string.html
     grisu2 (https://bit.ly/2JgMggX) and ryu (https://bit.ly/2RLXSg0)
     are fast + precise + round, but require large lookup tables. */

  uint32_t f_bits; { // union-cast is UB, let compiler optimize byte-copy loop.
    char const *src = (char const *)&f;
 8001ca2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001ca6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    char *dst = (char *)&f_bits;
 8001caa:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001cae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    for (unsigned i = 0; i < sizeof(f_bits); ++i) { dst[i] = src[i]; }
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001cb8:	e010      	b.n	8001cdc <npf_fsplit_abs+0x4c>
 8001cba:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001cbe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001cc2:	18d1      	adds	r1, r2, r3
 8001cc4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001cc8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001ccc:	441a      	add	r2, r3
 8001cce:	780b      	ldrb	r3, [r1, #0]
 8001cd0:	7013      	strb	r3, [r2, #0]
 8001cd2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001cdc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001ce0:	2b03      	cmp	r3, #3
 8001ce2:	d9ea      	bls.n	8001cba <npf_fsplit_abs+0x2a>
  }

  int const exponent =
    ((int)((f_bits >> NPF_MANTISSA_BITS) & ((1u << NPF_EXPONENT_BITS) - 1u)) -
 8001ce4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ce6:	0ddb      	lsrs	r3, r3, #23
 8001ce8:	b2db      	uxtb	r3, r3
  int const exponent =
 8001cea:	3b96      	subs	r3, #150	; 0x96
 8001cec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      NPF_EXPONENT_BIAS) - NPF_MANTISSA_BITS;

  if (exponent >= (64 - NPF_MANTISSA_BITS)) { return 0; } // value is out of range
 8001cf0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001cf4:	2b28      	cmp	r3, #40	; 0x28
 8001cf6:	dd01      	ble.n	8001cfc <npf_fsplit_abs+0x6c>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	e15b      	b.n	8001fb4 <npf_fsplit_abs+0x324>

  uint32_t const implicit_one = 1u << NPF_MANTISSA_BITS;
 8001cfc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001d00:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t const mantissa = f_bits & (implicit_one - 1);
 8001d04:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001d08:	1e5a      	subs	r2, r3, #1
 8001d0a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t const mantissa_norm = mantissa | implicit_one;
 8001d12:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001d16:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  if (exponent > 0) {
 8001d20:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	dd18      	ble.n	8001d5a <npf_fsplit_abs+0xca>
    *out_int_part = (uint64_t)mantissa_norm << exponent;
 8001d28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	469a      	mov	sl, r3
 8001d30:	4693      	mov	fp, r2
 8001d32:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8001d36:	f1a1 0320 	sub.w	r3, r1, #32
 8001d3a:	f1c1 0220 	rsb	r2, r1, #32
 8001d3e:	fa0b f501 	lsl.w	r5, fp, r1
 8001d42:	fa0a f303 	lsl.w	r3, sl, r3
 8001d46:	431d      	orrs	r5, r3
 8001d48:	fa2a f202 	lsr.w	r2, sl, r2
 8001d4c:	4315      	orrs	r5, r2
 8001d4e:	fa0a f401 	lsl.w	r4, sl, r1
 8001d52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d54:	e9c3 4500 	strd	r4, r5, [r3]
 8001d58:	e029      	b.n	8001dae <npf_fsplit_abs+0x11e>
  } else if (exponent < 0) {
 8001d5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	da1b      	bge.n	8001d9a <npf_fsplit_abs+0x10a>
    if (-exponent > NPF_MANTISSA_BITS) {
 8001d62:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d66:	f113 0f17 	cmn.w	r3, #23
 8001d6a:	da07      	bge.n	8001d7c <npf_fsplit_abs+0xec>
      *out_int_part = 0;
 8001d6c:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8001d6e:	f04f 0200 	mov.w	r2, #0
 8001d72:	f04f 0300 	mov.w	r3, #0
 8001d76:	e9c1 2300 	strd	r2, r3, [r1]
 8001d7a:	e018      	b.n	8001dae <npf_fsplit_abs+0x11e>
    } else {
      *out_int_part = mantissa_norm >> -exponent;
 8001d7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001d80:	425a      	negs	r2, r3
 8001d82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001d86:	40d3      	lsrs	r3, r2
 8001d88:	2200      	movs	r2, #0
 8001d8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8001d8c:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001d8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d90:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8001d94:	e9c3 1200 	strd	r1, r2, [r3]
 8001d98:	e009      	b.n	8001dae <npf_fsplit_abs+0x11e>
    }
  } else {
    *out_int_part = mantissa_norm;
 8001d9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001d9e:	2200      	movs	r2, #0
 8001da0:	643b      	str	r3, [r7, #64]	; 0x40
 8001da2:	647a      	str	r2, [r7, #68]	; 0x44
 8001da4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001da6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8001daa:	e9c3 1200 	strd	r1, r2, [r3]
  }

  uint64_t frac; {
    int const shift = NPF_FRACTION_BIN_DIGITS + exponent - 4;
 8001dae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001db2:	333c      	adds	r3, #60	; 0x3c
 8001db4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if ((shift >= (NPF_FRACTION_BIN_DIGITS - 4)) || (shift < 0)) {
 8001db8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001dbc:	2b3b      	cmp	r3, #59	; 0x3b
 8001dbe:	dc03      	bgt.n	8001dc8 <npf_fsplit_abs+0x138>
 8001dc0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	da06      	bge.n	8001dd6 <npf_fsplit_abs+0x146>
      frac = 0;
 8001dc8:	f04f 0200 	mov.w	r2, #0
 8001dcc:	f04f 0300 	mov.w	r3, #0
 8001dd0:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
 8001dd4:	e022      	b.n	8001e1c <npf_fsplit_abs+0x18c>
    } else {
      frac = ((uint64_t)mantissa_norm) << shift;
 8001dd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001dda:	2200      	movs	r2, #0
 8001ddc:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dde:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001de0:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8001de4:	f1a1 0320 	sub.w	r3, r1, #32
 8001de8:	f1c1 0220 	rsb	r2, r1, #32
 8001dec:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8001df0:	4628      	mov	r0, r5
 8001df2:	4088      	lsls	r0, r1
 8001df4:	6678      	str	r0, [r7, #100]	; 0x64
 8001df6:	4620      	mov	r0, r4
 8001df8:	fa00 f303 	lsl.w	r3, r0, r3
 8001dfc:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001dfe:	4318      	orrs	r0, r3
 8001e00:	6678      	str	r0, [r7, #100]	; 0x64
 8001e02:	4623      	mov	r3, r4
 8001e04:	fa23 f202 	lsr.w	r2, r3, r2
 8001e08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	667b      	str	r3, [r7, #100]	; 0x64
 8001e0e:	4623      	mov	r3, r4
 8001e10:	408b      	lsls	r3, r1
 8001e12:	663b      	str	r3, [r7, #96]	; 0x60
 8001e14:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8001e18:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
    }
    // multiply off the leading one's digit
    frac &= 0x0fffffffffffffffllu;
 8001e1c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8001e20:	62ba      	str	r2, [r7, #40]	; 0x28
 8001e22:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001e26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e28:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001e2c:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
    frac *= 10;
 8001e30:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	; 0xa8
 8001e34:	4622      	mov	r2, r4
 8001e36:	462b      	mov	r3, r5
 8001e38:	f04f 0000 	mov.w	r0, #0
 8001e3c:	f04f 0100 	mov.w	r1, #0
 8001e40:	0099      	lsls	r1, r3, #2
 8001e42:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001e46:	0090      	lsls	r0, r2, #2
 8001e48:	4602      	mov	r2, r0
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	eb12 0804 	adds.w	r8, r2, r4
 8001e50:	eb43 0905 	adc.w	r9, r3, r5
 8001e54:	eb18 0308 	adds.w	r3, r8, r8
 8001e58:	623b      	str	r3, [r7, #32]
 8001e5a:	eb49 0309 	adc.w	r3, r9, r9
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24
 8001e60:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001e64:	e9c7 892a 	strd	r8, r9, [r7, #168]	; 0xa8
  }

  { // Count the number of 0s at the beginning of the fractional part.
    int frac_base10_neg_exp = 0;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    while (frac && ((frac >> (NPF_FRACTION_BIN_DIGITS - 4))) == 0) {
 8001e6e:	e02f      	b.n	8001ed0 <npf_fsplit_abs+0x240>
      ++frac_base10_neg_exp;
 8001e70:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001e74:	3301      	adds	r3, #1
 8001e76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
      frac &= 0x0fffffffffffffffllu;
 8001e7a:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8001e7e:	61ba      	str	r2, [r7, #24]
 8001e80:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001e84:	61fb      	str	r3, [r7, #28]
 8001e86:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001e8a:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
      frac *= 10;
 8001e8e:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	; 0xa8
 8001e92:	4622      	mov	r2, r4
 8001e94:	462b      	mov	r3, r5
 8001e96:	f04f 0000 	mov.w	r0, #0
 8001e9a:	f04f 0100 	mov.w	r1, #0
 8001e9e:	0099      	lsls	r1, r3, #2
 8001ea0:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001ea4:	0090      	lsls	r0, r2, #2
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	1911      	adds	r1, r2, r4
 8001eac:	65b9      	str	r1, [r7, #88]	; 0x58
 8001eae:	416b      	adcs	r3, r5
 8001eb0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001eb2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	18db      	adds	r3, r3, r3
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	eb42 0303 	adc.w	r3, r2, r3
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001ec8:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
 8001ecc:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
    while (frac && ((frac >> (NPF_FRACTION_BIN_DIGITS - 4))) == 0) {
 8001ed0:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	d00a      	beq.n	8001eee <npf_fsplit_abs+0x25e>
 8001ed8:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8001edc:	f04f 0000 	mov.w	r0, #0
 8001ee0:	f04f 0100 	mov.w	r1, #0
 8001ee4:	0f18      	lsrs	r0, r3, #28
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	ea50 0301 	orrs.w	r3, r0, r1
 8001eec:	d0c0      	beq.n	8001e70 <npf_fsplit_abs+0x1e0>
    }
    *out_frac_base10_neg_exp = frac_base10_neg_exp;
 8001eee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ef0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8001ef4:	601a      	str	r2, [r3, #0]
  }

  { // Convert the fractional part to base 10.
    unsigned frac_part = 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    for (int i = 0; frac && (i < NPF_MAX_FRACTION_DEC_DIGITS); ++i) {
 8001efc:	2300      	movs	r3, #0
 8001efe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001f02:	e044      	b.n	8001f8e <npf_fsplit_abs+0x2fe>
      frac_part *= 10;
 8001f04:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8001f08:	4613      	mov	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	4413      	add	r3, r2
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      frac_part += (unsigned)(frac >> (NPF_FRACTION_BIN_DIGITS - 4));
 8001f14:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	f04f 0300 	mov.w	r3, #0
 8001f20:	0f0a      	lsrs	r2, r1, #28
 8001f22:	2300      	movs	r3, #0
 8001f24:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001f28:	4413      	add	r3, r2
 8001f2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      frac &= 0x0fffffffffffffffllu;
 8001f2e:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8001f32:	60ba      	str	r2, [r7, #8]
 8001f34:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001f3e:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
      frac *= 10;
 8001f42:	e9d7 452a 	ldrd	r4, r5, [r7, #168]	; 0xa8
 8001f46:	4622      	mov	r2, r4
 8001f48:	462b      	mov	r3, r5
 8001f4a:	f04f 0000 	mov.w	r0, #0
 8001f4e:	f04f 0100 	mov.w	r1, #0
 8001f52:	0099      	lsls	r1, r3, #2
 8001f54:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001f58:	0090      	lsls	r0, r2, #2
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	1911      	adds	r1, r2, r4
 8001f60:	6539      	str	r1, [r7, #80]	; 0x50
 8001f62:	416b      	adcs	r3, r5
 8001f64:	657b      	str	r3, [r7, #84]	; 0x54
 8001f66:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	18db      	adds	r3, r3, r3
 8001f6e:	603b      	str	r3, [r7, #0]
 8001f70:	4613      	mov	r3, r2
 8001f72:	eb42 0303 	adc.w	r3, r2, r3
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001f7c:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 8001f80:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
    for (int i = 0; frac && (i < NPF_MAX_FRACTION_DEC_DIGITS); ++i) {
 8001f84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001f88:	3301      	adds	r3, #1
 8001f8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001f8e:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8001f92:	4313      	orrs	r3, r2
 8001f94:	d003      	beq.n	8001f9e <npf_fsplit_abs+0x30e>
 8001f96:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001f9a:	2b07      	cmp	r3, #7
 8001f9c:	ddb2      	ble.n	8001f04 <npf_fsplit_abs+0x274>
    }
    *out_frac_part = frac_part;
 8001f9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	633b      	str	r3, [r7, #48]	; 0x30
 8001fa6:	637a      	str	r2, [r7, #52]	; 0x34
 8001fa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001faa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8001fae:	e9c3 1200 	strd	r1, r2, [r3]
  }
  return 1;
 8001fb2:	2301      	movs	r3, #1
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	37bc      	adds	r7, #188	; 0xbc
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001fbe:	4770      	bx	lr

08001fc0 <npf_ftoa_rev>:

int npf_ftoa_rev(char *buf, float f, char case_adj, int *out_frac_chars) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b092      	sub	sp, #72	; 0x48
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	ed87 0a02 	vstr	s0, [r7, #8]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	603a      	str	r2, [r7, #0]
 8001fd0:	71fb      	strb	r3, [r7, #7]
  uint32_t f_bits; { // union-cast is UB, let compiler optimize byte-copy loop.
    char const *src = (char const *)&f;
 8001fd2:	f107 0308 	add.w	r3, r7, #8
 8001fd6:	633b      	str	r3, [r7, #48]	; 0x30
    char *dst = (char *)&f_bits;
 8001fd8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (unsigned i = 0; i < sizeof(f_bits); ++i) { dst[i] = src[i]; }
 8001fde:	2300      	movs	r3, #0
 8001fe0:	647b      	str	r3, [r7, #68]	; 0x44
 8001fe2:	e00a      	b.n	8001ffa <npf_ftoa_rev+0x3a>
 8001fe4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001fe6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fe8:	441a      	add	r2, r3
 8001fea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001fec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fee:	440b      	add	r3, r1
 8001ff0:	7812      	ldrb	r2, [r2, #0]
 8001ff2:	701a      	strb	r2, [r3, #0]
 8001ff4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	647b      	str	r3, [r7, #68]	; 0x44
 8001ffa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ffc:	2b03      	cmp	r3, #3
 8001ffe:	d9f1      	bls.n	8001fe4 <npf_ftoa_rev+0x24>
  }

  if ((uint8_t)(f_bits >> 23) == 0xFF) {
 8002000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002002:	0ddb      	lsrs	r3, r3, #23
 8002004:	b2db      	uxtb	r3, r3
 8002006:	2bff      	cmp	r3, #255	; 0xff
 8002008:	d130      	bne.n	800206c <npf_ftoa_rev+0xac>
    if (f_bits & 0x7fffff) {
 800200a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800200c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8002010:	2b00      	cmp	r3, #0
 8002012:	d014      	beq.n	800203e <npf_ftoa_rev+0x7e>
      for (int i = 0; i < 3; ++i) { *buf++ = (char)("NAN"[i] + case_adj); }
 8002014:	2300      	movs	r3, #0
 8002016:	643b      	str	r3, [r7, #64]	; 0x40
 8002018:	e00d      	b.n	8002036 <npf_ftoa_rev+0x76>
 800201a:	4a56      	ldr	r2, [pc, #344]	; (8002174 <npf_ftoa_rev+0x1b4>)
 800201c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800201e:	4413      	add	r3, r2
 8002020:	7819      	ldrb	r1, [r3, #0]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	1c5a      	adds	r2, r3, #1
 8002026:	60fa      	str	r2, [r7, #12]
 8002028:	79fa      	ldrb	r2, [r7, #7]
 800202a:	440a      	add	r2, r1
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	701a      	strb	r2, [r3, #0]
 8002030:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002032:	3301      	adds	r3, #1
 8002034:	643b      	str	r3, [r7, #64]	; 0x40
 8002036:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002038:	2b02      	cmp	r3, #2
 800203a:	ddee      	ble.n	800201a <npf_ftoa_rev+0x5a>
 800203c:	e013      	b.n	8002066 <npf_ftoa_rev+0xa6>
    } else {
      for (int i = 0; i < 3; ++i) { *buf++ = (char)("FNI"[i] + case_adj); }
 800203e:	2300      	movs	r3, #0
 8002040:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002042:	e00d      	b.n	8002060 <npf_ftoa_rev+0xa0>
 8002044:	4a4c      	ldr	r2, [pc, #304]	; (8002178 <npf_ftoa_rev+0x1b8>)
 8002046:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002048:	4413      	add	r3, r2
 800204a:	7819      	ldrb	r1, [r3, #0]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	1c5a      	adds	r2, r3, #1
 8002050:	60fa      	str	r2, [r7, #12]
 8002052:	79fa      	ldrb	r2, [r7, #7]
 8002054:	440a      	add	r2, r1
 8002056:	b2d2      	uxtb	r2, r2
 8002058:	701a      	strb	r2, [r3, #0]
 800205a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800205c:	3301      	adds	r3, #1
 800205e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002060:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002062:	2b02      	cmp	r3, #2
 8002064:	ddee      	ble.n	8002044 <npf_ftoa_rev+0x84>
    }
    return -3;
 8002066:	f06f 0302 	mvn.w	r3, #2
 800206a:	e07f      	b.n	800216c <npf_ftoa_rev+0x1ac>
  }

  uint64_t int_part, frac_part;
  int frac_base10_neg_exp;
  if (npf_fsplit_abs(f, &int_part, &frac_part, &frac_base10_neg_exp) == 0) {
 800206c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002070:	f107 0214 	add.w	r2, r7, #20
 8002074:	f107 0118 	add.w	r1, r7, #24
 8002078:	f107 0320 	add.w	r3, r7, #32
 800207c:	4618      	mov	r0, r3
 800207e:	eeb0 0a67 	vmov.f32	s0, s15
 8002082:	f7ff fe05 	bl	8001c90 <npf_fsplit_abs>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d116      	bne.n	80020ba <npf_ftoa_rev+0xfa>
    for (int i = 0; i < 3; ++i) { *buf++ = (char)("ROO"[i] + case_adj); }
 800208c:	2300      	movs	r3, #0
 800208e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002090:	e00d      	b.n	80020ae <npf_ftoa_rev+0xee>
 8002092:	4a3a      	ldr	r2, [pc, #232]	; (800217c <npf_ftoa_rev+0x1bc>)
 8002094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002096:	4413      	add	r3, r2
 8002098:	7819      	ldrb	r1, [r3, #0]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	1c5a      	adds	r2, r3, #1
 800209e:	60fa      	str	r2, [r7, #12]
 80020a0:	79fa      	ldrb	r2, [r7, #7]
 80020a2:	440a      	add	r2, r1
 80020a4:	b2d2      	uxtb	r2, r2
 80020a6:	701a      	strb	r2, [r3, #0]
 80020a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020aa:	3301      	adds	r3, #1
 80020ac:	63bb      	str	r3, [r7, #56]	; 0x38
 80020ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	ddee      	ble.n	8002092 <npf_ftoa_rev+0xd2>
    return -3;
 80020b4:	f06f 0302 	mvn.w	r3, #2
 80020b8:	e058      	b.n	800216c <npf_ftoa_rev+0x1ac>
  }

  char *dst = buf;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	637b      	str	r3, [r7, #52]	; 0x34

  while (frac_part) { // write the fractional digits
 80020be:	e01a      	b.n	80020f6 <npf_ftoa_rev+0x136>
    *dst++ = (char)('0' + (frac_part % 10));
 80020c0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80020c4:	f04f 020a 	mov.w	r2, #10
 80020c8:	f04f 0300 	mov.w	r3, #0
 80020cc:	f7fe fdbc 	bl	8000c48 <__aeabi_uldivmod>
 80020d0:	b2d2      	uxtb	r2, r2
 80020d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020d4:	1c59      	adds	r1, r3, #1
 80020d6:	6379      	str	r1, [r7, #52]	; 0x34
 80020d8:	3230      	adds	r2, #48	; 0x30
 80020da:	b2d2      	uxtb	r2, r2
 80020dc:	701a      	strb	r2, [r3, #0]
    frac_part /= 10;
 80020de:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80020e2:	f04f 020a 	mov.w	r2, #10
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	f7fe fdad 	bl	8000c48 <__aeabi_uldivmod>
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	e9c7 2306 	strd	r2, r3, [r7, #24]
  while (frac_part) { // write the fractional digits
 80020f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	d1e0      	bne.n	80020c0 <npf_ftoa_rev+0x100>
  }

  // write the 0 digits between the . and the first fractional digit
  while (frac_base10_neg_exp-- > 0) { *dst++ = '0'; }
 80020fe:	e004      	b.n	800210a <npf_ftoa_rev+0x14a>
 8002100:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002102:	1c5a      	adds	r2, r3, #1
 8002104:	637a      	str	r2, [r7, #52]	; 0x34
 8002106:	2230      	movs	r2, #48	; 0x30
 8002108:	701a      	strb	r2, [r3, #0]
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	1e5a      	subs	r2, r3, #1
 800210e:	617a      	str	r2, [r7, #20]
 8002110:	2b00      	cmp	r3, #0
 8002112:	dcf5      	bgt.n	8002100 <npf_ftoa_rev+0x140>
  *out_frac_chars = (int)(dst - buf);
 8002114:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	1ad2      	subs	r2, r2, r3
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	601a      	str	r2, [r3, #0]
  *dst++ = '.';
 800211e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002120:	1c5a      	adds	r2, r3, #1
 8002122:	637a      	str	r2, [r7, #52]	; 0x34
 8002124:	222e      	movs	r2, #46	; 0x2e
 8002126:	701a      	strb	r2, [r3, #0]

  // write the integer digits
  do { *dst++ = (char)('0' + (int_part % 10)); int_part /= 10; } while (int_part);
 8002128:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800212c:	f04f 020a 	mov.w	r2, #10
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	f7fe fd88 	bl	8000c48 <__aeabi_uldivmod>
 8002138:	b2d2      	uxtb	r2, r2
 800213a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800213c:	1c59      	adds	r1, r3, #1
 800213e:	6379      	str	r1, [r7, #52]	; 0x34
 8002140:	3230      	adds	r2, #48	; 0x30
 8002142:	b2d2      	uxtb	r2, r2
 8002144:	701a      	strb	r2, [r3, #0]
 8002146:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800214a:	f04f 020a 	mov.w	r2, #10
 800214e:	f04f 0300 	mov.w	r3, #0
 8002152:	f7fe fd79 	bl	8000c48 <__aeabi_uldivmod>
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800215e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002162:	4313      	orrs	r3, r2
 8002164:	d1e0      	bne.n	8002128 <npf_ftoa_rev+0x168>
  return (int)(dst - buf);
 8002166:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	1ad3      	subs	r3, r2, r3
}
 800216c:	4618      	mov	r0, r3
 800216e:	3748      	adds	r7, #72	; 0x48
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	0800c290 	.word	0x0800c290
 8002178:	0800c294 	.word	0x0800c294
 800217c:	0800c298 	.word	0x0800c298

08002180 <npf_bufputc>:
  #undef NPF_CLZ
#endif
}
#endif

void npf_bufputc(int c, void *ctx) {
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  npf_bufputc_ctx_t *bpc = (npf_bufputc_ctx_t *)ctx;
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	60fb      	str	r3, [r7, #12]
  if (bpc->cur < bpc->len) { bpc->dst[bpc->cur++] = (char)c; }
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	689a      	ldr	r2, [r3, #8]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	429a      	cmp	r2, r3
 8002198:	d20a      	bcs.n	80021b0 <npf_bufputc+0x30>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	1c58      	adds	r0, r3, #1
 80021a4:	68f9      	ldr	r1, [r7, #12]
 80021a6:	6088      	str	r0, [r1, #8]
 80021a8:	4413      	add	r3, r2
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	b2d2      	uxtb	r2, r2
 80021ae:	701a      	strb	r2, [r3, #0]
}
 80021b0:	bf00      	nop
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <npf_bufputc_nop>:

void npf_bufputc_nop(int c, void *ctx) { (void)c; (void)ctx; }
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
 80021c6:	bf00      	nop
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <npf_putc_cnt>:
  npf_putc pc;
  void *ctx;
  int n;
} npf_cnt_putc_ctx_t;

static void npf_putc_cnt(int c, void *ctx) {
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b084      	sub	sp, #16
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
 80021da:	6039      	str	r1, [r7, #0]
  npf_cnt_putc_ctx_t *pc_cnt = (npf_cnt_putc_ctx_t *)ctx;
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	60fb      	str	r3, [r7, #12]
  ++pc_cnt->n;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	609a      	str	r2, [r3, #8]
  pc_cnt->pc(c, pc_cnt->ctx); // sibling-call optimization
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	6852      	ldr	r2, [r2, #4]
 80021f2:	4611      	mov	r1, r2
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	4798      	blx	r3
}
 80021f8:	bf00      	nop
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <npf_vpprintf>:
  case NPF_FMT_SPEC_LEN_MOD_##MOD: val = (CAST_TO)va_arg(args, EXTRACT_AS); break

#define NPF_WRITEBACK(MOD, TYPE) \
  case NPF_FMT_SPEC_LEN_MOD_##MOD: *(va_arg(args, TYPE *)) = (TYPE)pc_cnt.n; break

int npf_vpprintf(npf_putc pc, void *pc_ctx, char const *format, va_list args) {
 8002200:	b580      	push	{r7, lr}
 8002202:	b0a8      	sub	sp, #160	; 0xa0
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
 800220c:	603b      	str	r3, [r7, #0]
  npf_format_spec_t fs;
  char const *cur = format;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  npf_cnt_putc_ctx_t pc_cnt;
  pc_cnt.pc = pc;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	637b      	str	r3, [r7, #52]	; 0x34
  pc_cnt.ctx = pc_ctx;
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	63bb      	str	r3, [r7, #56]	; 0x38
  pc_cnt.n = 0;
 800221c:	2300      	movs	r3, #0
 800221e:	63fb      	str	r3, [r7, #60]	; 0x3c

  while (*cur) {
 8002220:	e3a2      	b.n	8002968 <npf_vpprintf+0x768>
    int const fs_len = (*cur != '%') ? 0 : npf_parse_format_spec(cur, &fs);
 8002222:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	2b25      	cmp	r3, #37	; 0x25
 800222a:	d108      	bne.n	800223e <npf_vpprintf+0x3e>
 800222c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002230:	4619      	mov	r1, r3
 8002232:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8002236:	f7ff fab7 	bl	80017a8 <npf_parse_format_spec>
 800223a:	4603      	mov	r3, r0
 800223c:	e000      	b.n	8002240 <npf_vpprintf+0x40>
 800223e:	2300      	movs	r3, #0
 8002240:	663b      	str	r3, [r7, #96]	; 0x60
    if (!fs_len) { NPF_PUTC(*cur++); continue; }
 8002242:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002244:	2b00      	cmp	r3, #0
 8002246:	d10d      	bne.n	8002264 <npf_vpprintf+0x64>
 8002248:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800224c:	1c5a      	adds	r2, r3, #1
 800224e:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	461a      	mov	r2, r3
 8002256:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800225a:	4619      	mov	r1, r3
 800225c:	4610      	mov	r0, r2
 800225e:	f7ff ffb8 	bl	80021d2 <npf_putc_cnt>
 8002262:	e381      	b.n	8002968 <npf_vpprintf+0x768>
    cur += fs_len;
 8002264:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002266:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800226a:	4413      	add	r3, r2
 800226c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    // Extract star-args immediately
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    if (fs.field_width_opt == NPF_FMT_SPEC_OPT_STAR) {
 8002270:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8002274:	2b02      	cmp	r3, #2
 8002276:	d110      	bne.n	800229a <npf_vpprintf+0x9a>
      fs.field_width_opt = NPF_FMT_SPEC_OPT_LITERAL;
 8002278:	2301      	movs	r3, #1
 800227a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      fs.field_width = va_arg(args, int);
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	1d1a      	adds	r2, r3, #4
 8002282:	603a      	str	r2, [r7, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	647b      	str	r3, [r7, #68]	; 0x44
      if (fs.field_width < 0) {
 8002288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800228a:	2b00      	cmp	r3, #0
 800228c:	da05      	bge.n	800229a <npf_vpprintf+0x9a>
        fs.field_width = -fs.field_width;
 800228e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002290:	425b      	negs	r3, r3
 8002292:	647b      	str	r3, [r7, #68]	; 0x44
        fs.left_justified = 1;
 8002294:	2301      	movs	r3, #1
 8002296:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
      }
    }
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    if (fs.prec_opt == NPF_FMT_SPEC_OPT_STAR) {
 800229a:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d10d      	bne.n	80022be <npf_vpprintf+0xbe>
      fs.prec_opt = NPF_FMT_SPEC_OPT_NONE;
 80022a2:	2300      	movs	r3, #0
 80022a4:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
      fs.prec = va_arg(args, int);
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	1d1a      	adds	r2, r3, #4
 80022ac:	603a      	str	r2, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	64fb      	str	r3, [r7, #76]	; 0x4c
      if (fs.prec >= 0) { fs.prec_opt = NPF_FMT_SPEC_OPT_LITERAL; }
 80022b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	db02      	blt.n	80022be <npf_vpprintf+0xbe>
 80022b8:	2301      	movs	r3, #1
 80022ba:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
    }
#endif

    union { char cbuf_mem[32]; npf_uint_t binval; } u;
    char *cbuf = u.cbuf_mem, sign_c = 0;
 80022be:	f107 0310 	add.w	r3, r7, #16
 80022c2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80022c6:	2300      	movs	r3, #0
 80022c8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    int cbuf_len = 0, need_0x = 0;
 80022cc:	2300      	movs	r3, #0
 80022ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80022d2:	2300      	movs	r3, #0
 80022d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    int field_pad = 0;
 80022d8:	2300      	movs	r3, #0
 80022da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    char pad_c = 0;
 80022de:	2300      	movs	r3, #0
 80022e0:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    int prec_pad = 0;
 80022e4:	2300      	movs	r3, #0
 80022e6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    int zero = 0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
#endif
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    int frac_chars = 0, inf_or_nan = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	633b      	str	r3, [r7, #48]	; 0x30
 80022f2:	2300      	movs	r3, #0
 80022f4:	67bb      	str	r3, [r7, #120]	; 0x78
#endif

    // Extract and convert the argument to string, point cbuf at the text.
    switch (fs.conv_spec) {
 80022f6:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80022fa:	2b08      	cmp	r3, #8
 80022fc:	f200 81c5 	bhi.w	800268a <npf_vpprintf+0x48a>
 8002300:	a201      	add	r2, pc, #4	; (adr r2, 8002308 <npf_vpprintf+0x108>)
 8002302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002306:	bf00      	nop
 8002308:	0800232d 	.word	0x0800232d
 800230c:	08002341 	.word	0x08002341
 8002310:	0800235d 	.word	0x0800235d
 8002314:	080023a5 	.word	0x080023a5
 8002318:	0800245b 	.word	0x0800245b
 800231c:	0800245b 	.word	0x0800245b
 8002320:	0800245b 	.word	0x0800245b
 8002324:	08002597 	.word	0x08002597
 8002328:	080025b9 	.word	0x080025b9
      case NPF_FMT_SPEC_CONV_PERCENT:
        *cbuf = '%';
 800232c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002330:	2225      	movs	r2, #37	; 0x25
 8002332:	701a      	strb	r2, [r3, #0]
        ++cbuf_len;
 8002334:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002338:	3301      	adds	r3, #1
 800233a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        break;
 800233e:	e1a9      	b.n	8002694 <npf_vpprintf+0x494>

      case NPF_FMT_SPEC_CONV_CHAR:
        *cbuf = (char)va_arg(args, int);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	1d1a      	adds	r2, r3, #4
 8002344:	603a      	str	r2, [r7, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	b2da      	uxtb	r2, r3
 800234a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800234e:	701a      	strb	r2, [r3, #0]
        ++cbuf_len;
 8002350:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002354:	3301      	adds	r3, #1
 8002356:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        break;
 800235a:	e19b      	b.n	8002694 <npf_vpprintf+0x494>

      case NPF_FMT_SPEC_CONV_STRING: {
        cbuf = va_arg(args, char *);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	1d1a      	adds	r2, r3, #4
 8002360:	603a      	str	r2, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        for (char const *s = cbuf; *s; ++s, ++cbuf_len); // strlen
 8002368:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800236c:	677b      	str	r3, [r7, #116]	; 0x74
 800236e:	e007      	b.n	8002380 <npf_vpprintf+0x180>
 8002370:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002372:	3301      	adds	r3, #1
 8002374:	677b      	str	r3, [r7, #116]	; 0x74
 8002376:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800237a:	3301      	adds	r3, #1
 800237c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002380:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d1f3      	bne.n	8002370 <npf_vpprintf+0x170>
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
        if (fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) {
 8002388:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800238c:	2b01      	cmp	r3, #1
 800238e:	f040 817e 	bne.w	800268e <npf_vpprintf+0x48e>
          cbuf_len = npf_min(fs.prec, cbuf_len); // prec truncates strings
 8002392:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002394:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002398:	4618      	mov	r0, r3
 800239a:	f7ff f9e5 	bl	8001768 <npf_min>
 800239e:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
        }
#endif
      } break;
 80023a2:	e174      	b.n	800268e <npf_vpprintf+0x48e>

      case NPF_FMT_SPEC_CONV_SIGNED_INT: {
        npf_int_t val = 0;
 80023a4:	2300      	movs	r3, #0
 80023a6:	673b      	str	r3, [r7, #112]	; 0x70
        switch (fs.length_modifier) {
 80023a8:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d82d      	bhi.n	800240c <npf_vpprintf+0x20c>
 80023b0:	a201      	add	r2, pc, #4	; (adr r2, 80023b8 <npf_vpprintf+0x1b8>)
 80023b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b6:	bf00      	nop
 80023b8:	080023cd 	.word	0x080023cd
 80023bc:	080023d9 	.word	0x080023d9
 80023c0:	080023e7 	.word	0x080023e7
 80023c4:	080023f3 	.word	0x080023f3
 80023c8:	08002401 	.word	0x08002401
          NPF_EXTRACT(NONE, int, int);
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	1d1a      	adds	r2, r3, #4
 80023d0:	603a      	str	r2, [r7, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	673b      	str	r3, [r7, #112]	; 0x70
 80023d6:	e01a      	b.n	800240e <npf_vpprintf+0x20e>
          NPF_EXTRACT(SHORT, short, int);
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	1d1a      	adds	r2, r3, #4
 80023dc:	603a      	str	r2, [r7, #0]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	b21b      	sxth	r3, r3
 80023e2:	673b      	str	r3, [r7, #112]	; 0x70
 80023e4:	e013      	b.n	800240e <npf_vpprintf+0x20e>
          NPF_EXTRACT(LONG_DOUBLE, int, int);
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	1d1a      	adds	r2, r3, #4
 80023ea:	603a      	str	r2, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	673b      	str	r3, [r7, #112]	; 0x70
 80023f0:	e00d      	b.n	800240e <npf_vpprintf+0x20e>
          NPF_EXTRACT(CHAR, char, int);
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	1d1a      	adds	r2, r3, #4
 80023f6:	603a      	str	r2, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	673b      	str	r3, [r7, #112]	; 0x70
 80023fe:	e006      	b.n	800240e <npf_vpprintf+0x20e>
          NPF_EXTRACT(LONG, long, long);
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	1d1a      	adds	r2, r3, #4
 8002404:	603a      	str	r2, [r7, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	673b      	str	r3, [r7, #112]	; 0x70
 800240a:	e000      	b.n	800240e <npf_vpprintf+0x20e>
          NPF_EXTRACT(LARGE_LONG_LONG, long long, long long);
          NPF_EXTRACT(LARGE_INTMAX, intmax_t, intmax_t);
          NPF_EXTRACT(LARGE_SIZET, ssize_t, ssize_t);
          NPF_EXTRACT(LARGE_PTRDIFFT, ptrdiff_t, ptrdiff_t);
#endif
          default: break;
 800240c:	bf00      	nop
        }

        sign_c = (val < 0) ? '-' : fs.prepend;
 800240e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002410:	2b00      	cmp	r3, #0
 8002412:	db02      	blt.n	800241a <npf_vpprintf+0x21a>
 8002414:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8002418:	e000      	b.n	800241c <npf_vpprintf+0x21c>
 800241a:	232d      	movs	r3, #45	; 0x2d
 800241c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = !val;
 8002420:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002422:	2b00      	cmp	r3, #0
 8002424:	bf0c      	ite	eq
 8002426:	2301      	moveq	r3, #1
 8002428:	2300      	movne	r3, #0
 800242a:	b2db      	uxtb	r3, r3
 800242c:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
        // special case, if prec and value are 0, skip
        if (!val && (fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec) {
 800242e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002430:	2b00      	cmp	r3, #0
 8002432:	d10a      	bne.n	800244a <npf_vpprintf+0x24a>
 8002434:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8002438:	2b01      	cmp	r3, #1
 800243a:	d106      	bne.n	800244a <npf_vpprintf+0x24a>
 800243c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800243e:	2b00      	cmp	r3, #0
 8002440:	d103      	bne.n	800244a <npf_vpprintf+0x24a>
          cbuf_len = 0;
 8002442:	2300      	movs	r3, #0
 8002444:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        } else
#endif
        { cbuf_len = npf_itoa_rev(cbuf, val); }
      } break;
 8002448:	e124      	b.n	8002694 <npf_vpprintf+0x494>
        { cbuf_len = npf_itoa_rev(cbuf, val); }
 800244a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800244c:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8002450:	f7ff fba8 	bl	8001ba4 <npf_itoa_rev>
 8002454:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
      } break;
 8002458:	e11c      	b.n	8002694 <npf_vpprintf+0x494>
      case NPF_FMT_SPEC_CONV_BINARY:
#endif
      case NPF_FMT_SPEC_CONV_OCTAL:
      case NPF_FMT_SPEC_CONV_HEX_INT:
      case NPF_FMT_SPEC_CONV_UNSIGNED_INT: {
        npf_uint_t val = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	66fb      	str	r3, [r7, #108]	; 0x6c

        switch (fs.length_modifier) {
 800245e:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002462:	2b04      	cmp	r3, #4
 8002464:	d82c      	bhi.n	80024c0 <npf_vpprintf+0x2c0>
 8002466:	a201      	add	r2, pc, #4	; (adr r2, 800246c <npf_vpprintf+0x26c>)
 8002468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800246c:	08002481 	.word	0x08002481
 8002470:	0800248d 	.word	0x0800248d
 8002474:	0800249b 	.word	0x0800249b
 8002478:	080024a7 	.word	0x080024a7
 800247c:	080024b5 	.word	0x080024b5
          NPF_EXTRACT(NONE, unsigned, unsigned);
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	1d1a      	adds	r2, r3, #4
 8002484:	603a      	str	r2, [r7, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	66fb      	str	r3, [r7, #108]	; 0x6c
 800248a:	e01a      	b.n	80024c2 <npf_vpprintf+0x2c2>
          NPF_EXTRACT(SHORT, unsigned short, unsigned);
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	1d1a      	adds	r2, r3, #4
 8002490:	603a      	str	r2, [r7, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	b29b      	uxth	r3, r3
 8002496:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002498:	e013      	b.n	80024c2 <npf_vpprintf+0x2c2>
          NPF_EXTRACT(LONG_DOUBLE, unsigned, unsigned);
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	1d1a      	adds	r2, r3, #4
 800249e:	603a      	str	r2, [r7, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80024a4:	e00d      	b.n	80024c2 <npf_vpprintf+0x2c2>
          NPF_EXTRACT(CHAR, unsigned char, unsigned);
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	1d1a      	adds	r2, r3, #4
 80024aa:	603a      	str	r2, [r7, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80024b2:	e006      	b.n	80024c2 <npf_vpprintf+0x2c2>
          NPF_EXTRACT(LONG, unsigned long, unsigned long);
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	1d1a      	adds	r2, r3, #4
 80024b8:	603a      	str	r2, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80024be:	e000      	b.n	80024c2 <npf_vpprintf+0x2c2>
          NPF_EXTRACT(LARGE_LONG_LONG, unsigned long long, unsigned long long);
          NPF_EXTRACT(LARGE_INTMAX, uintmax_t, uintmax_t);
          NPF_EXTRACT(LARGE_SIZET, size_t, size_t);
          NPF_EXTRACT(LARGE_PTRDIFFT, size_t, size_t);
#endif
          default: break;
 80024c0:	bf00      	nop
        }

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = !val;
 80024c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	bf0c      	ite	eq
 80024c8:	2301      	moveq	r3, #1
 80024ca:	2300      	movne	r3, #0
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
        if (!val && (fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec) {
 80024d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d111      	bne.n	80024fa <npf_vpprintf+0x2fa>
 80024d6:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d10d      	bne.n	80024fa <npf_vpprintf+0x2fa>
 80024de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10a      	bne.n	80024fa <npf_vpprintf+0x2fa>
          // Zero value and explicitly-requested zero precision means "print nothing".
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 80024e4:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80024e8:	2b04      	cmp	r3, #4
 80024ea:	d11f      	bne.n	800252c <npf_vpprintf+0x32c>
 80024ec:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d01b      	beq.n	800252c <npf_vpprintf+0x32c>
            fs.prec = 1; // octal special case, print a single '0'
 80024f4:	2301      	movs	r3, #1
 80024f6:	64fb      	str	r3, [r7, #76]	; 0x4c
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 80024f8:	e018      	b.n	800252c <npf_vpprintf+0x32c>
        if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) {
          cbuf_len = npf_bin_len(val); u.binval = val;
        } else
#endif
        {
          unsigned const base = (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) ?
 80024fa:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
            8u : ((fs.conv_spec == NPF_FMT_SPEC_CONV_HEX_INT) ? 16u : 10u);
 80024fe:	2b04      	cmp	r3, #4
 8002500:	d007      	beq.n	8002512 <npf_vpprintf+0x312>
 8002502:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8002506:	2b05      	cmp	r3, #5
 8002508:	d101      	bne.n	800250e <npf_vpprintf+0x30e>
 800250a:	2310      	movs	r3, #16
 800250c:	e002      	b.n	8002514 <npf_vpprintf+0x314>
 800250e:	230a      	movs	r3, #10
 8002510:	e000      	b.n	8002514 <npf_vpprintf+0x314>
 8002512:	2308      	movs	r3, #8
          unsigned const base = (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) ?
 8002514:	65bb      	str	r3, [r7, #88]	; 0x58
          cbuf_len = npf_utoa_rev(cbuf, val, base, (unsigned)fs.case_adjust);
 8002516:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 800251a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800251c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800251e:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8002522:	f7ff fb7d 	bl	8001c20 <npf_utoa_rev>
 8002526:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
 800252a:	e000      	b.n	800252e <npf_vpprintf+0x32e>
          if ((fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL) && fs.alt_form) {
 800252c:	bf00      	nop
        }

        if (val && fs.alt_form && (fs.conv_spec == NPF_FMT_SPEC_CONV_OCTAL)) {
 800252e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002530:	2b00      	cmp	r3, #0
 8002532:	d012      	beq.n	800255a <npf_vpprintf+0x35a>
 8002534:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00e      	beq.n	800255a <npf_vpprintf+0x35a>
 800253c:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8002540:	2b04      	cmp	r3, #4
 8002542:	d10a      	bne.n	800255a <npf_vpprintf+0x35a>
          cbuf[cbuf_len++] = '0'; // OK to add leading octal '0' immediately.
 8002544:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002548:	1c5a      	adds	r2, r3, #1
 800254a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800254e:	461a      	mov	r2, r3
 8002550:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002554:	4413      	add	r3, r2
 8002556:	2230      	movs	r2, #48	; 0x30
 8002558:	701a      	strb	r2, [r3, #0]
        }

        if (val && fs.alt_form) { // 0x or 0b but can't write it yet.
 800255a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 8098 	beq.w	8002692 <npf_vpprintf+0x492>
 8002562:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8002566:	2b00      	cmp	r3, #0
 8002568:	f000 8093 	beq.w	8002692 <npf_vpprintf+0x492>
          if (fs.conv_spec == NPF_FMT_SPEC_CONV_HEX_INT) { need_0x = 'X'; }
 800256c:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8002570:	2b05      	cmp	r3, #5
 8002572:	d102      	bne.n	800257a <npf_vpprintf+0x37a>
 8002574:	2358      	movs	r3, #88	; 0x58
 8002576:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
#if NANOPRINTF_USE_BINARY_FORMAT_SPECIFIERS == 1
          else if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) { need_0x = 'B'; }
#endif
          if (need_0x) { need_0x += fs.case_adjust; }
 800257a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800257e:	2b00      	cmp	r3, #0
 8002580:	f000 8087 	beq.w	8002692 <npf_vpprintf+0x492>
 8002584:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8002588:	461a      	mov	r2, r3
 800258a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800258e:	4413      	add	r3, r2
 8002590:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        }
      } break;
 8002594:	e07d      	b.n	8002692 <npf_vpprintf+0x492>

      case NPF_FMT_SPEC_CONV_POINTER: {
        cbuf_len =
          npf_utoa_rev(cbuf, (npf_uint_t)(uintptr_t)va_arg(args, void *), 16, 'a'-'A');
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	1d1a      	adds	r2, r3, #4
 800259a:	603a      	str	r2, [r7, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4619      	mov	r1, r3
 80025a0:	2320      	movs	r3, #32
 80025a2:	2210      	movs	r2, #16
 80025a4:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80025a8:	f7ff fb3a 	bl	8001c20 <npf_utoa_rev>
 80025ac:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
        need_0x = 'x';
 80025b0:	2378      	movs	r3, #120	; 0x78
 80025b2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      } break;
 80025b6:	e06d      	b.n	8002694 <npf_vpprintf+0x494>
#endif

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      case NPF_FMT_SPEC_CONV_FLOAT_DECIMAL: {
        float val;
        if (fs.length_modifier == NPF_FMT_SPEC_LEN_MOD_LONG_DOUBLE) {
 80025b8:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d10f      	bne.n	80025e0 <npf_vpprintf+0x3e0>
          val = (float)va_arg(args, long double);
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	3307      	adds	r3, #7
 80025c4:	f023 0307 	bic.w	r3, r3, #7
 80025c8:	f103 0208 	add.w	r2, r3, #8
 80025cc:	603a      	str	r2, [r7, #0]
 80025ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d2:	4610      	mov	r0, r2
 80025d4:	4619      	mov	r1, r3
 80025d6:	f7fe fae7 	bl	8000ba8 <__aeabi_d2f>
 80025da:	4603      	mov	r3, r0
 80025dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80025de:	e00e      	b.n	80025fe <npf_vpprintf+0x3fe>
        } else {
          val = (float)va_arg(args, double);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	3307      	adds	r3, #7
 80025e4:	f023 0307 	bic.w	r3, r3, #7
 80025e8:	f103 0208 	add.w	r2, r3, #8
 80025ec:	603a      	str	r2, [r7, #0]
 80025ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f2:	4610      	mov	r0, r2
 80025f4:	4619      	mov	r1, r3
 80025f6:	f7fe fad7 	bl	8000ba8 <__aeabi_d2f>
 80025fa:	4603      	mov	r3, r0
 80025fc:	66bb      	str	r3, [r7, #104]	; 0x68
        }

        sign_c = (val < 0.f) ? '-' : fs.prepend;
 80025fe:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002602:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800260a:	d501      	bpl.n	8002610 <npf_vpprintf+0x410>
 800260c:	232d      	movs	r3, #45	; 0x2d
 800260e:	e001      	b.n	8002614 <npf_vpprintf+0x414>
 8002610:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8002614:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
        zero = (val == 0.f);
 8002618:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800261c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002624:	bf0c      	ite	eq
 8002626:	2301      	moveq	r3, #1
 8002628:	2300      	movne	r3, #0
 800262a:	b2db      	uxtb	r3, r3
 800262c:	67fb      	str	r3, [r7, #124]	; 0x7c
#endif
        cbuf_len = npf_ftoa_rev(cbuf, val, fs.case_adjust, &frac_chars);
 800262e:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8002632:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002636:	4619      	mov	r1, r3
 8002638:	ed97 0a1a 	vldr	s0, [r7, #104]	; 0x68
 800263c:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8002640:	f7ff fcbe 	bl	8001fc0 <npf_ftoa_rev>
 8002644:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

        if (cbuf_len < 0) {
 8002648:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800264c:	2b00      	cmp	r3, #0
 800264e:	da07      	bge.n	8002660 <npf_vpprintf+0x460>
          cbuf_len = -cbuf_len;
 8002650:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002654:	425b      	negs	r3, r3
 8002656:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
          inf_or_nan = 1;
 800265a:	2301      	movs	r3, #1
 800265c:	67bb      	str	r3, [r7, #120]	; 0x78
        } else {
          int const prec_adj = npf_max(0, frac_chars - fs.prec);
          cbuf += prec_adj;
          cbuf_len -= prec_adj;
        }
      } break;
 800265e:	e019      	b.n	8002694 <npf_vpprintf+0x494>
          int const prec_adj = npf_max(0, frac_chars - fs.prec);
 8002660:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002662:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	4619      	mov	r1, r3
 8002668:	2000      	movs	r0, #0
 800266a:	f7ff f88d 	bl	8001788 <npf_max>
 800266e:	65f8      	str	r0, [r7, #92]	; 0x5c
          cbuf += prec_adj;
 8002670:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002672:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8002676:	4413      	add	r3, r2
 8002678:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
          cbuf_len -= prec_adj;
 800267c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002680:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      } break;
 8002688:	e004      	b.n	8002694 <npf_vpprintf+0x494>
#endif
      default: break;
 800268a:	bf00      	nop
 800268c:	e002      	b.n	8002694 <npf_vpprintf+0x494>
      } break;
 800268e:	bf00      	nop
 8002690:	e000      	b.n	8002694 <npf_vpprintf+0x494>
      } break;
 8002692:	bf00      	nop
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Compute the field width pad character
    if (fs.field_width_opt == NPF_FMT_SPEC_OPT_LITERAL) {
 8002694:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8002698:	2b01      	cmp	r3, #1
 800269a:	d124      	bne.n	80026e6 <npf_vpprintf+0x4e6>
      if (fs.leading_zero_pad) { // '0' flag is only legal with numeric types
 800269c:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d01d      	beq.n	80026e0 <npf_vpprintf+0x4e0>
        if ((fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) &&
 80026a4:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d01c      	beq.n	80026e6 <npf_vpprintf+0x4e6>
            (fs.conv_spec != NPF_FMT_SPEC_CONV_CHAR) &&
 80026ac:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
        if ((fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) &&
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d018      	beq.n	80026e6 <npf_vpprintf+0x4e6>
            (fs.conv_spec != NPF_FMT_SPEC_CONV_PERCENT)) {
 80026b4:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
            (fs.conv_spec != NPF_FMT_SPEC_CONV_CHAR) &&
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d014      	beq.n	80026e6 <npf_vpprintf+0x4e6>
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
          if ((fs.prec_opt == NPF_FMT_SPEC_OPT_LITERAL) && !fs.prec && zero) {
 80026bc:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d109      	bne.n	80026d8 <npf_vpprintf+0x4d8>
 80026c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d106      	bne.n	80026d8 <npf_vpprintf+0x4d8>
 80026ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d003      	beq.n	80026d8 <npf_vpprintf+0x4d8>
            pad_c = ' ';
 80026d0:	2320      	movs	r3, #32
 80026d2:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 80026d6:	e006      	b.n	80026e6 <npf_vpprintf+0x4e6>
          } else
#endif
          { pad_c = '0'; }
 80026d8:	2330      	movs	r3, #48	; 0x30
 80026da:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 80026de:	e002      	b.n	80026e6 <npf_vpprintf+0x4e6>
        }
      } else { pad_c = ' '; }
 80026e0:	2320      	movs	r3, #32
 80026e2:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    }
#endif

    // Compute the number of bytes to truncate or '0'-pad.
    if (fs.conv_spec != NPF_FMT_SPEC_CONV_STRING) {
 80026e6:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d014      	beq.n	8002718 <npf_vpprintf+0x518>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      if (!inf_or_nan) { // float precision is after the decimal point
 80026ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d111      	bne.n	8002718 <npf_vpprintf+0x518>
        int const prec_start =
          (fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DECIMAL) ? frac_chars : cbuf_len;
 80026f4:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80026f8:	2b08      	cmp	r3, #8
 80026fa:	d101      	bne.n	8002700 <npf_vpprintf+0x500>
 80026fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026fe:	e001      	b.n	8002704 <npf_vpprintf+0x504>
 8002700:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        int const prec_start =
 8002704:	657b      	str	r3, [r7, #84]	; 0x54
        prec_pad = npf_max(0, fs.prec - prec_start);
 8002706:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002708:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	4619      	mov	r1, r3
 800270e:	2000      	movs	r0, #0
 8002710:	f7ff f83a 	bl	8001788 <npf_max>
 8002714:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
#endif
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Given the full converted length, how many pad bytes?
    field_pad = fs.field_width - cbuf_len - !!sign_c;
 8002718:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800271a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	f897 2097 	ldrb.w	r2, [r7, #151]	; 0x97
 8002724:	2a00      	cmp	r2, #0
 8002726:	bf14      	ite	ne
 8002728:	2201      	movne	r2, #1
 800272a:	2200      	moveq	r2, #0
 800272c:	b2d2      	uxtb	r2, r2
 800272e:	1a9b      	subs	r3, r3, r2
 8002730:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (need_0x) { field_pad -= 2; }
 8002734:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002738:	2b00      	cmp	r3, #0
 800273a:	d004      	beq.n	8002746 <npf_vpprintf+0x546>
 800273c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002740:	3b02      	subs	r3, #2
 8002742:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
    if ((fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DECIMAL) && !fs.prec && !fs.alt_form) {
 8002746:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 800274a:	2b08      	cmp	r3, #8
 800274c:	d10b      	bne.n	8002766 <npf_vpprintf+0x566>
 800274e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002750:	2b00      	cmp	r3, #0
 8002752:	d108      	bne.n	8002766 <npf_vpprintf+0x566>
 8002754:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8002758:	2b00      	cmp	r3, #0
 800275a:	d104      	bne.n	8002766 <npf_vpprintf+0x566>
      ++field_pad; // 0-pad, no decimal point.
 800275c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002760:	3301      	adds	r3, #1
 8002762:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    }
#endif
#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
    field_pad -= prec_pad;
 8002766:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800276a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
#endif
    field_pad = npf_max(0, field_pad);
 8002774:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8002778:	2000      	movs	r0, #0
 800277a:	f7ff f805 	bl	8001788 <npf_max>
 800277e:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
#endif // NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    // Apply right-justified field width if requested
    if (!fs.left_justified && pad_c) { // If leading zeros pad, sign goes first.
 8002782:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002786:	2b00      	cmp	r3, #0
 8002788:	d14d      	bne.n	8002826 <npf_vpprintf+0x626>
 800278a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800278e:	2b00      	cmp	r3, #0
 8002790:	d049      	beq.n	8002826 <npf_vpprintf+0x626>
      if (pad_c == '0') {
 8002792:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8002796:	2b30      	cmp	r3, #48	; 0x30
 8002798:	d128      	bne.n	80027ec <npf_vpprintf+0x5ec>
        if (sign_c) { NPF_PUTC(sign_c); sign_c = 0; }
 800279a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00a      	beq.n	80027b8 <npf_vpprintf+0x5b8>
 80027a2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80027a6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80027aa:	4611      	mov	r1, r2
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff fd10 	bl	80021d2 <npf_putc_cnt>
 80027b2:	2300      	movs	r3, #0
 80027b4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
        // Pad byte is '0', write '0x' before '0' pad chars.
        if (need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 80027b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d015      	beq.n	80027ec <npf_vpprintf+0x5ec>
 80027c0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027c4:	4619      	mov	r1, r3
 80027c6:	2030      	movs	r0, #48	; 0x30
 80027c8:	f7ff fd03 	bl	80021d2 <npf_putc_cnt>
 80027cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027d0:	4619      	mov	r1, r3
 80027d2:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80027d6:	f7ff fcfc 	bl	80021d2 <npf_putc_cnt>
      }
      while (field_pad-- > 0) { NPF_PUTC(pad_c); }
 80027da:	e007      	b.n	80027ec <npf_vpprintf+0x5ec>
 80027dc:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80027e0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80027e4:	4611      	mov	r1, r2
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff fcf3 	bl	80021d2 <npf_putc_cnt>
 80027ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80027f0:	1e5a      	subs	r2, r3, #1
 80027f2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	dcf0      	bgt.n	80027dc <npf_vpprintf+0x5dc>
      // Pad byte is ' ', write '0x' after ' ' pad chars but before number.
      if ((pad_c != '0') && need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 80027fa:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80027fe:	2b30      	cmp	r3, #48	; 0x30
 8002800:	d023      	beq.n	800284a <npf_vpprintf+0x64a>
 8002802:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002806:	2b00      	cmp	r3, #0
 8002808:	d01f      	beq.n	800284a <npf_vpprintf+0x64a>
 800280a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800280e:	4619      	mov	r1, r3
 8002810:	2030      	movs	r0, #48	; 0x30
 8002812:	f7ff fcde 	bl	80021d2 <npf_putc_cnt>
 8002816:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800281a:	4619      	mov	r1, r3
 800281c:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8002820:	f7ff fcd7 	bl	80021d2 <npf_putc_cnt>
 8002824:	e011      	b.n	800284a <npf_vpprintf+0x64a>
    } else
#endif
    { if (need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); } } // no pad, '0x' requested.
 8002826:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00e      	beq.n	800284c <npf_vpprintf+0x64c>
 800282e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002832:	4619      	mov	r1, r3
 8002834:	2030      	movs	r0, #48	; 0x30
 8002836:	f7ff fccc 	bl	80021d2 <npf_putc_cnt>
 800283a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800283e:	4619      	mov	r1, r3
 8002840:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8002844:	f7ff fcc5 	bl	80021d2 <npf_putc_cnt>
 8002848:	e000      	b.n	800284c <npf_vpprintf+0x64c>
      if ((pad_c != '0') && need_0x) { NPF_PUTC('0'); NPF_PUTC(need_0x); }
 800284a:	bf00      	nop

    // Write the converted payload
    if (fs.conv_spec == NPF_FMT_SPEC_CONV_STRING) {
 800284c:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8002850:	2b02      	cmp	r3, #2
 8002852:	d117      	bne.n	8002884 <npf_vpprintf+0x684>
      for (int i = 0; i < cbuf_len; ++i) { NPF_PUTC(cbuf[i]); }
 8002854:	2300      	movs	r3, #0
 8002856:	667b      	str	r3, [r7, #100]	; 0x64
 8002858:	e00e      	b.n	8002878 <npf_vpprintf+0x678>
 800285a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800285c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8002860:	4413      	add	r3, r2
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	461a      	mov	r2, r3
 8002866:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800286a:	4619      	mov	r1, r3
 800286c:	4610      	mov	r0, r2
 800286e:	f7ff fcb0 	bl	80021d2 <npf_putc_cnt>
 8002872:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002874:	3301      	adds	r3, #1
 8002876:	667b      	str	r3, [r7, #100]	; 0x64
 8002878:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800287a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800287e:	429a      	cmp	r2, r3
 8002880:	dbeb      	blt.n	800285a <npf_vpprintf+0x65a>
 8002882:	e059      	b.n	8002938 <npf_vpprintf+0x738>
    } else {
      if (sign_c) { NPF_PUTC(sign_c); }
 8002884:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8002888:	2b00      	cmp	r3, #0
 800288a:	d007      	beq.n	800289c <npf_vpprintf+0x69c>
 800288c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8002890:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002894:	4611      	mov	r1, r2
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff fc9b 	bl	80021d2 <npf_putc_cnt>
#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      if (fs.conv_spec != NPF_FMT_SPEC_CONV_FLOAT_DECIMAL) {
 800289c:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d00e      	beq.n	80028c2 <npf_vpprintf+0x6c2>
#endif

#if NANOPRINTF_USE_PRECISION_FORMAT_SPECIFIERS == 1
        while (prec_pad-- > 0) { NPF_PUTC('0'); } // int precision leads.
 80028a4:	e005      	b.n	80028b2 <npf_vpprintf+0x6b2>
 80028a6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80028aa:	4619      	mov	r1, r3
 80028ac:	2030      	movs	r0, #48	; 0x30
 80028ae:	f7ff fc90 	bl	80021d2 <npf_putc_cnt>
 80028b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80028b6:	1e5a      	subs	r2, r3, #1
 80028b8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80028bc:	2b00      	cmp	r3, #0
 80028be:	dcf2      	bgt.n	80028a6 <npf_vpprintf+0x6a6>
 80028c0:	e01e      	b.n	8002900 <npf_vpprintf+0x700>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      } else {
        // if 0 precision, skip the fractional part and '.'
        // if 0 prec + alternative form, keep the '.'
        if (!fs.prec && !fs.alt_form) { ++cbuf; --cbuf_len; }
 80028c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d11b      	bne.n	8002900 <npf_vpprintf+0x700>
 80028c8:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d117      	bne.n	8002900 <npf_vpprintf+0x700>
 80028d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028d4:	3301      	adds	r3, #1
 80028d6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80028da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80028de:	3b01      	subs	r3, #1
 80028e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
#if NANOPRINTF_USE_BINARY_FORMAT_SPECIFIERS == 1
      if (fs.conv_spec == NPF_FMT_SPEC_CONV_BINARY) {
        while (cbuf_len) { NPF_PUTC('0' + ((u.binval >> --cbuf_len) & 1)); }
      } else
#endif
      { while (cbuf_len-- > 0) { NPF_PUTC(cbuf[cbuf_len]); } } // payload is reversed
 80028e4:	e00c      	b.n	8002900 <npf_vpprintf+0x700>
 80028e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80028ea:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80028ee:	4413      	add	r3, r2
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	461a      	mov	r2, r3
 80028f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80028f8:	4619      	mov	r1, r3
 80028fa:	4610      	mov	r0, r2
 80028fc:	f7ff fc69 	bl	80021d2 <npf_putc_cnt>
 8002900:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002904:	1e5a      	subs	r2, r3, #1
 8002906:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800290a:	2b00      	cmp	r3, #0
 800290c:	dceb      	bgt.n	80028e6 <npf_vpprintf+0x6e6>

#if NANOPRINTF_USE_FLOAT_FORMAT_SPECIFIERS == 1
      // real precision comes after the number.
      if ((fs.conv_spec == NPF_FMT_SPEC_CONV_FLOAT_DECIMAL) && !inf_or_nan) {
 800290e:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8002912:	2b08      	cmp	r3, #8
 8002914:	d110      	bne.n	8002938 <npf_vpprintf+0x738>
 8002916:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002918:	2b00      	cmp	r3, #0
 800291a:	d10d      	bne.n	8002938 <npf_vpprintf+0x738>
        while (prec_pad-- > 0) { NPF_PUTC('0'); }
 800291c:	e005      	b.n	800292a <npf_vpprintf+0x72a>
 800291e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002922:	4619      	mov	r1, r3
 8002924:	2030      	movs	r0, #48	; 0x30
 8002926:	f7ff fc54 	bl	80021d2 <npf_putc_cnt>
 800292a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800292e:	1e5a      	subs	r2, r3, #1
 8002930:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002934:	2b00      	cmp	r3, #0
 8002936:	dcf2      	bgt.n	800291e <npf_vpprintf+0x71e>
      }
#endif
    }

#if NANOPRINTF_USE_FIELD_WIDTH_FORMAT_SPECIFIERS == 1
    if (fs.left_justified && pad_c) { // Apply left-justified field width
 8002938:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800293c:	2b00      	cmp	r3, #0
 800293e:	d013      	beq.n	8002968 <npf_vpprintf+0x768>
 8002940:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00f      	beq.n	8002968 <npf_vpprintf+0x768>
      while (field_pad-- > 0) { NPF_PUTC(pad_c); }
 8002948:	e007      	b.n	800295a <npf_vpprintf+0x75a>
 800294a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800294e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002952:	4611      	mov	r1, r2
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff fc3c 	bl	80021d2 <npf_putc_cnt>
 800295a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800295e:	1e5a      	subs	r2, r3, #1
 8002960:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8002964:	2b00      	cmp	r3, #0
 8002966:	dcf0      	bgt.n	800294a <npf_vpprintf+0x74a>
  while (*cur) {
 8002968:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	2b00      	cmp	r3, #0
 8002970:	f47f ac57 	bne.w	8002222 <npf_vpprintf+0x22>
    }
#endif
  }

  return pc_cnt.n;
 8002974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002976:	4618      	mov	r0, r3
 8002978:	37a0      	adds	r7, #160	; 0xa0
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop

08002980 <npf_snprintf>:
  int const rv = npf_vpprintf(pc, pc_ctx, format, val);
  va_end(val);
  return rv;
}

int npf_snprintf(char *buffer, size_t bufsz, const char *format, ...) {
 8002980:	b40c      	push	{r2, r3}
 8002982:	b580      	push	{r7, lr}
 8002984:	b084      	sub	sp, #16
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
 800298a:	6039      	str	r1, [r7, #0]
  va_list val;
  va_start(val, format);
 800298c:	f107 031c 	add.w	r3, r7, #28
 8002990:	60bb      	str	r3, [r7, #8]
  int const rv = npf_vsnprintf(buffer, bufsz, format, val);
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	6839      	ldr	r1, [r7, #0]
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 f809 	bl	80029b0 <npf_vsnprintf>
 800299e:	60f8      	str	r0, [r7, #12]
  va_end(val);
  return rv;
 80029a0:	68fb      	ldr	r3, [r7, #12]
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80029ac:	b002      	add	sp, #8
 80029ae:	4770      	bx	lr

080029b0 <npf_vsnprintf>:

int npf_vsnprintf(char *buffer, size_t bufsz, char const *format, va_list vlist) {
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b08a      	sub	sp, #40	; 0x28
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
 80029bc:	603b      	str	r3, [r7, #0]
  npf_bufputc_ctx_t bufputc_ctx;
  bufputc_ctx.dst = buffer;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	617b      	str	r3, [r7, #20]
  bufputc_ctx.len = bufsz;
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	61bb      	str	r3, [r7, #24]
  bufputc_ctx.cur = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	61fb      	str	r3, [r7, #28]

  npf_putc const pc = buffer ? npf_bufputc : npf_bufputc_nop;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <npf_vsnprintf+0x24>
 80029d0:	4b0b      	ldr	r3, [pc, #44]	; (8002a00 <npf_vsnprintf+0x50>)
 80029d2:	e000      	b.n	80029d6 <npf_vsnprintf+0x26>
 80029d4:	4b0b      	ldr	r3, [pc, #44]	; (8002a04 <npf_vsnprintf+0x54>)
 80029d6:	627b      	str	r3, [r7, #36]	; 0x24
  int const n = npf_vpprintf(pc, &bufputc_ctx, format, vlist);
 80029d8:	f107 0114 	add.w	r1, r7, #20
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029e2:	f7ff fc0d 	bl	8002200 <npf_vpprintf>
 80029e6:	6238      	str	r0, [r7, #32]
  pc('\0', &bufputc_ctx);
 80029e8:	f107 0214 	add.w	r2, r7, #20
 80029ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ee:	4611      	mov	r1, r2
 80029f0:	2000      	movs	r0, #0
 80029f2:	4798      	blx	r3
  if (bufsz && (n >= (int)bufsz)) { buffer[0] = '\0'; }
#elif defined(NANOPRINTF_SNPRINTF_SAFE_TRIM_STRING_ON_OVERFLOW)
  if (bufsz && (n >= (int)bufsz)) { buffer[bufsz - 1] = '\0'; }
#endif

  return n;
 80029f4:	6a3b      	ldr	r3, [r7, #32]
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3728      	adds	r7, #40	; 0x28
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	08002181 	.word	0x08002181
 8002a04:	080021bd 	.word	0x080021bd

08002a08 <myApp_init>:
volatile static uint16_t ADC_raw[adc_Channels];
volatile uint32_t guiTimer;
wakeUpSource lastWakeUpSource;

//functions
void myApp_init() {
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
	startADC();
 8002a0e:	f000 fa7b 	bl	8002f08 <startADC>
	//SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); //Enable debug in stop
	//HAL_PWREx_EnableUltraLowPower();
	//HAL_PWREx_EnableFastWakeUp();

	/* Enable Power Clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002a12:	4b0f      	ldr	r3, [pc, #60]	; (8002a50 <myApp_init+0x48>)
 8002a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a16:	4a0e      	ldr	r2, [pc, #56]	; (8002a50 <myApp_init+0x48>)
 8002a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a1c:	6593      	str	r3, [r2, #88]	; 0x58
 8002a1e:	4b0c      	ldr	r3, [pc, #48]	; (8002a50 <myApp_init+0x48>)
 8002a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a26:	607b      	str	r3, [r7, #4]
 8002a28:	687b      	ldr	r3, [r7, #4]
	/* Ensure that MSI is wake-up system clock */
	__HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8002a2a:	4b09      	ldr	r3, [pc, #36]	; (8002a50 <myApp_init+0x48>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	4a08      	ldr	r2, [pc, #32]	; (8002a50 <myApp_init+0x48>)
 8002a30:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002a34:	6093      	str	r3, [r2, #8]

	while (ADCrunning) {
 8002a36:	bf00      	nop
 8002a38:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <myApp_init+0x4c>)
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1fa      	bne.n	8002a38 <myApp_init+0x30>
		//wait for ADC
	}

	//LCD
	lcd_SetFont((GFXfont*) &FreeSans9pt7bMod);
 8002a42:	4805      	ldr	r0, [pc, #20]	; (8002a58 <myApp_init+0x50>)
 8002a44:	f006 fbb6 	bl	80091b4 <lcd_SetFont>
}
 8002a48:	bf00      	nop
 8002a4a:	3708      	adds	r7, #8
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40021000 	.word	0x40021000
 8002a54:	20000378 	.word	0x20000378
 8002a58:	0800ca90 	.word	0x0800ca90

08002a5c <myApp_loop>:

void myApp_loop() {
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
	startADC();
 8002a60:	f000 fa52 	bl	8002f08 <startADC>
	//GNSS_Power();
	if (LCD_Power() == LCD_READY) {
 8002a64:	f006 fb06 	bl	8009074 <LCD_Power>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d10e      	bne.n	8002a8c <myApp_loop+0x30>
		drawHeader();
 8002a6e:	f000 f849 	bl	8002b04 <drawHeader>
		drawGNSS();
 8002a72:	f000 f8f9 	bl	8002c68 <drawGNSS>
		while ((lcd_draw() == LCD_SENDING_DATA)) {
 8002a76:	e001      	b.n	8002a7c <myApp_loop+0x20>
			goToIdle(); //wait for DMA services to finish
 8002a78:	f000 f814 	bl	8002aa4 <goToIdle>
		while ((lcd_draw() == LCD_SENDING_DATA)) {
 8002a7c:	f006 fdd6 	bl	800962c <lcd_draw>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b03      	cmp	r3, #3
 8002a84:	d0f8      	beq.n	8002a78 <myApp_loop+0x1c>
		}
	}
	while (ADCrunning) {
 8002a86:	e001      	b.n	8002a8c <myApp_loop+0x30>
		goToIdle(); //wait for ADC services to finish
 8002a88:	f000 f80c 	bl	8002aa4 <goToIdle>
	while (ADCrunning) {
 8002a8c:	4b04      	ldr	r3, [pc, #16]	; (8002aa0 <myApp_loop+0x44>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1f8      	bne.n	8002a88 <myApp_loop+0x2c>
	}
	goToSleep();
 8002a96:	f000 f80d 	bl	8002ab4 <goToSleep>
}
 8002a9a:	bf00      	nop
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20000378 	.word	0x20000378

08002aa4 <goToIdle>:

static void goToIdle() {
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	2000      	movs	r0, #0
 8002aac:	f003 f9f2 	bl	8005e94 <HAL_PWR_EnterSLEEPMode>
}
 8002ab0:	bf00      	nop
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <goToSleep>:

static void goToSleep() {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
	if (superCapmV < mV_OV) {
 8002ab8:	4b0e      	ldr	r3, [pc, #56]	; (8002af4 <goToSleep+0x40>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8002ac0:	d215      	bcs.n	8002aee <goToSleep+0x3a>
		//HAL_GPIO_WritePin(SolarEN_GPIO_Port, SolarEN_Pin, GPIO_PIN_SET); //Allow charging
		GNSS_Prep_Stop();
 8002ac2:	f000 ff8d 	bl	80039e0 <GNSS_Prep_Stop>
		HAL_SuspendTick();
 8002ac6:	f001 f9b1 	bl	8003e2c <HAL_SuspendTick>
		do {
			lastWakeUpSource = WKUP_CLEAR;
 8002aca:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <goToSleep+0x44>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	701a      	strb	r2, [r3, #0]
			HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8002ad0:	2001      	movs	r0, #1
 8002ad2:	f003 fabf 	bl	8006054 <HAL_PWREx_EnterSTOP2Mode>
			__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002ad6:	4b09      	ldr	r3, [pc, #36]	; (8002afc <goToSleep+0x48>)
 8002ad8:	221f      	movs	r2, #31
 8002ada:	619a      	str	r2, [r3, #24]
		} while (lastWakeUpSource == WKUP_LPUART);
 8002adc:	4b06      	ldr	r3, [pc, #24]	; (8002af8 <goToSleep+0x44>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d0f2      	beq.n	8002aca <goToSleep+0x16>
		LL_LPUART_DisableIT_WKUP(LPUART1);
 8002ae4:	4806      	ldr	r0, [pc, #24]	; (8002b00 <goToSleep+0x4c>)
 8002ae6:	f7fe fe1c 	bl	8001722 <LL_LPUART_DisableIT_WKUP>
		HAL_ResumeTick();
 8002aea:	f001 f9af 	bl	8003e4c <HAL_ResumeTick>
	} else {
		//HAL_GPIO_WritePin(SolarEN_GPIO_Port, SolarEN_Pin, GPIO_PIN_RESET); //disable charging
	}
}
 8002aee:	bf00      	nop
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	2000037c 	.word	0x2000037c
 8002af8:	20000390 	.word	0x20000390
 8002afc:	40007000 	.word	0x40007000
 8002b00:	40008000 	.word	0x40008000

08002b04 <drawHeader>:

static void drawHeader() {
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af02      	add	r7, sp, #8
	lcd_clearLines(0, LCD_row_Height * 2);
 8002b0a:	2122      	movs	r1, #34	; 0x22
 8002b0c:	2000      	movs	r0, #0
 8002b0e:	f006 fcf3 	bl	80094f8 <lcd_clearLines>
//Date Time
	printDateTime();
 8002b12:	f000 f863 	bl	8002bdc <printDateTime>
//Battery
	lcd_SetCursor(80, LCD_row_Height - 2);
 8002b16:	210f      	movs	r1, #15
 8002b18:	2050      	movs	r0, #80	; 0x50
 8002b1a:	f006 fb31 	bl	8009180 <lcd_SetCursor>
	lcd_print(npf_snprintf(strbuffer, strbufferSize, "%3.2fV", (float) superCapmV / 1000.0f));
 8002b1e:	4b27      	ldr	r3, [pc, #156]	; (8002bbc <drawHeader+0xb8>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	ee07 3a90 	vmov	s15, r3
 8002b26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b2a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002bc0 <drawHeader+0xbc>
 8002b2e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002b32:	ee16 0a90 	vmov	r0, s13
 8002b36:	f7fd fd07 	bl	8000548 <__aeabi_f2d>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	e9cd 2300 	strd	r2, r3, [sp]
 8002b42:	4a20      	ldr	r2, [pc, #128]	; (8002bc4 <drawHeader+0xc0>)
 8002b44:	2114      	movs	r1, #20
 8002b46:	4820      	ldr	r0, [pc, #128]	; (8002bc8 <drawHeader+0xc4>)
 8002b48:	f7ff ff1a 	bl	8002980 <npf_snprintf>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f006 fbcc 	bl	80092ec <lcd_print>
//Temp
	lcd_SetCursor(94, (LCD_row_Height * 2) - 2);
 8002b54:	2120      	movs	r1, #32
 8002b56:	205e      	movs	r0, #94	; 0x5e
 8002b58:	f006 fb12 	bl	8009180 <lcd_SetCursor>
	lcd_print(npf_snprintf(strbuffer, strbufferSize, "%.2dC", (int) tempC));
 8002b5c:	4b1b      	ldr	r3, [pc, #108]	; (8002bcc <drawHeader+0xc8>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a1b      	ldr	r2, [pc, #108]	; (8002bd0 <drawHeader+0xcc>)
 8002b62:	2114      	movs	r1, #20
 8002b64:	4818      	ldr	r0, [pc, #96]	; (8002bc8 <drawHeader+0xc4>)
 8002b66:	f7ff ff0b 	bl	8002980 <npf_snprintf>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f006 fbbd 	bl	80092ec <lcd_print>
	//GNSS Status
	if (GNSSlastRate == GNSS_ON) {
 8002b72:	4b18      	ldr	r3, [pc, #96]	; (8002bd4 <drawHeader+0xd0>)
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d107      	bne.n	8002b8c <drawHeader+0x88>
		lcd_drawLine(0, 0, 0, 15, LCD_BLACK);
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	230f      	movs	r3, #15
 8002b82:	2200      	movs	r2, #0
 8002b84:	2100      	movs	r1, #0
 8002b86:	2000      	movs	r0, #0
 8002b88:	f006 fc74 	bl	8009474 <lcd_drawLine>
	}
	if (GNSSAlive) {
 8002b8c:	4b12      	ldr	r3, [pc, #72]	; (8002bd8 <drawHeader+0xd4>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d007      	beq.n	8002ba6 <drawHeader+0xa2>
		lcd_drawLine(0, 16, 0, 32, LCD_BLACK);
 8002b96:	2300      	movs	r3, #0
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	2320      	movs	r3, #32
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	2110      	movs	r1, #16
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	f006 fc67 	bl	8009474 <lcd_drawLine>
	}
//Div line
	lcd_drawLine(0, LCD_row_Height * 2, 127, LCD_row_Height * 2, LCD_BLACK);
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	9300      	str	r3, [sp, #0]
 8002baa:	2322      	movs	r3, #34	; 0x22
 8002bac:	227f      	movs	r2, #127	; 0x7f
 8002bae:	2122      	movs	r1, #34	; 0x22
 8002bb0:	2000      	movs	r0, #0
 8002bb2:	f006 fc5f 	bl	8009474 <lcd_drawLine>
}
 8002bb6:	bf00      	nop
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	2000037c 	.word	0x2000037c
 8002bc0:	447a0000 	.word	0x447a0000
 8002bc4:	0800c29c 	.word	0x0800c29c
 8002bc8:	20000d6c 	.word	0x20000d6c
 8002bcc:	20000380 	.word	0x20000380
 8002bd0:	0800c2a4 	.word	0x0800c2a4
 8002bd4:	20000398 	.word	0x20000398
 8002bd8:	200003a0 	.word	0x200003a0

08002bdc <printDateTime>:

static void printDateTime() {
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b088      	sub	sp, #32
 8002be0:	af02      	add	r7, sp, #8
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002be2:	1d3b      	adds	r3, r7, #4
 8002be4:	2200      	movs	r2, #0
 8002be6:	4619      	mov	r1, r3
 8002be8:	481a      	ldr	r0, [pc, #104]	; (8002c54 <printDateTime+0x78>)
 8002bea:	f004 fc6f 	bl	80074cc <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002bee:	463b      	mov	r3, r7
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	4817      	ldr	r0, [pc, #92]	; (8002c54 <printDateTime+0x78>)
 8002bf6:	f004 fd4c 	bl	8007692 <HAL_RTC_GetDate>
	lcd_SetCursor(1, LCD_row_Height - 2);
 8002bfa:	210f      	movs	r1, #15
 8002bfc:	2001      	movs	r0, #1
 8002bfe:	f006 fabf 	bl	8009180 <lcd_SetCursor>
	lcd_print(npf_snprintf(strbuffer, strbufferSize, "%02d:%02d:%02d ", sTime.Hours, sTime.Minutes, sTime.Seconds));
 8002c02:	793b      	ldrb	r3, [r7, #4]
 8002c04:	4619      	mov	r1, r3
 8002c06:	797b      	ldrb	r3, [r7, #5]
 8002c08:	79ba      	ldrb	r2, [r7, #6]
 8002c0a:	9201      	str	r2, [sp, #4]
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	460b      	mov	r3, r1
 8002c10:	4a11      	ldr	r2, [pc, #68]	; (8002c58 <printDateTime+0x7c>)
 8002c12:	2114      	movs	r1, #20
 8002c14:	4811      	ldr	r0, [pc, #68]	; (8002c5c <printDateTime+0x80>)
 8002c16:	f7ff feb3 	bl	8002980 <npf_snprintf>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f006 fb65 	bl	80092ec <lcd_print>
	lcd_SetCursor(1, (LCD_row_Height * 2) - 2);
 8002c22:	2120      	movs	r1, #32
 8002c24:	2001      	movs	r0, #1
 8002c26:	f006 faab 	bl	8009180 <lcd_SetCursor>
	lcd_print(npf_snprintf(strbuffer, strbufferSize, "%02d/%02d/%02d", sDate.Date, sDate.Month, sDate.Year));
 8002c2a:	78bb      	ldrb	r3, [r7, #2]
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	787b      	ldrb	r3, [r7, #1]
 8002c30:	78fa      	ldrb	r2, [r7, #3]
 8002c32:	9201      	str	r2, [sp, #4]
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	460b      	mov	r3, r1
 8002c38:	4a09      	ldr	r2, [pc, #36]	; (8002c60 <printDateTime+0x84>)
 8002c3a:	2114      	movs	r1, #20
 8002c3c:	4807      	ldr	r0, [pc, #28]	; (8002c5c <printDateTime+0x80>)
 8002c3e:	f7ff fe9f 	bl	8002980 <npf_snprintf>
 8002c42:	4603      	mov	r3, r0
 8002c44:	4618      	mov	r0, r3
 8002c46:	f006 fb51 	bl	80092ec <lcd_print>
}
 8002c4a:	bf00      	nop
 8002c4c:	3718      	adds	r7, #24
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	200002a8 	.word	0x200002a8
 8002c58:	0800c2ac 	.word	0x0800c2ac
 8002c5c:	20000d6c 	.word	0x20000d6c
 8002c60:	0800c2bc 	.word	0x0800c2bc
 8002c64:	00000000 	.word	0x00000000

08002c68 <drawGNSS>:

static void drawGNSS() {
 8002c68:	b590      	push	{r4, r7, lr}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af02      	add	r7, sp, #8
	if (GNSSNewData) {
 8002c6e:	4b82      	ldr	r3, [pc, #520]	; (8002e78 <drawGNSS+0x210>)
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f000 80a3 	beq.w	8002dc0 <drawGNSS+0x158>
		lcd_clearLines((LCD_row_Height * 2) + 2, LCD_row_Height * 6);
 8002c7a:	2166      	movs	r1, #102	; 0x66
 8002c7c:	2024      	movs	r0, #36	; 0x24
 8002c7e:	f006 fc3b 	bl	80094f8 <lcd_clearLines>
		lcd_SetCursor(1, LCD_row_Height * 3);
 8002c82:	2133      	movs	r1, #51	; 0x33
 8002c84:	2001      	movs	r0, #1
 8002c86:	f006 fa7b 	bl	8009180 <lcd_SetCursor>
		lcd_print(npf_snprintf(strbuffer, strbufferSize, "%8.4f ", fabsf(getLat())));
 8002c8a:	f000 fdd9 	bl	8003840 <getLat>
 8002c8e:	eef0 7a40 	vmov.f32	s15, s0
 8002c92:	eef0 7ae7 	vabs.f32	s15, s15
 8002c96:	ee17 0a90 	vmov	r0, s15
 8002c9a:	f7fd fc55 	bl	8000548 <__aeabi_f2d>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	e9cd 2300 	strd	r2, r3, [sp]
 8002ca6:	4a75      	ldr	r2, [pc, #468]	; (8002e7c <drawGNSS+0x214>)
 8002ca8:	2114      	movs	r1, #20
 8002caa:	4875      	ldr	r0, [pc, #468]	; (8002e80 <drawGNSS+0x218>)
 8002cac:	f7ff fe68 	bl	8002980 <npf_snprintf>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f006 fb1a 	bl	80092ec <lcd_print>
		if (getLat() < 0) {
 8002cb8:	f000 fdc2 	bl	8003840 <getLat>
 8002cbc:	eef0 7a40 	vmov.f32	s15, s0
 8002cc0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc8:	d503      	bpl.n	8002cd2 <drawGNSS+0x6a>
			lcd_print_char('S');
 8002cca:	2053      	movs	r0, #83	; 0x53
 8002ccc:	f006 fb3c 	bl	8009348 <lcd_print_char>
 8002cd0:	e002      	b.n	8002cd8 <drawGNSS+0x70>
		} else {
			lcd_print_char('N');
 8002cd2:	204e      	movs	r0, #78	; 0x4e
 8002cd4:	f006 fb38 	bl	8009348 <lcd_print_char>
		}
		lcd_SetCursor(1, LCD_row_Height * 4);
 8002cd8:	2144      	movs	r1, #68	; 0x44
 8002cda:	2001      	movs	r0, #1
 8002cdc:	f006 fa50 	bl	8009180 <lcd_SetCursor>
		lcd_print(npf_snprintf(strbuffer, strbufferSize, "%8.4f ", fabsf(getLong())));
 8002ce0:	f000 fdd6 	bl	8003890 <getLong>
 8002ce4:	eef0 7a40 	vmov.f32	s15, s0
 8002ce8:	eef0 7ae7 	vabs.f32	s15, s15
 8002cec:	ee17 0a90 	vmov	r0, s15
 8002cf0:	f7fd fc2a 	bl	8000548 <__aeabi_f2d>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	e9cd 2300 	strd	r2, r3, [sp]
 8002cfc:	4a5f      	ldr	r2, [pc, #380]	; (8002e7c <drawGNSS+0x214>)
 8002cfe:	2114      	movs	r1, #20
 8002d00:	485f      	ldr	r0, [pc, #380]	; (8002e80 <drawGNSS+0x218>)
 8002d02:	f7ff fe3d 	bl	8002980 <npf_snprintf>
 8002d06:	4603      	mov	r3, r0
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f006 faef 	bl	80092ec <lcd_print>
		if (getLong() < 0) {
 8002d0e:	f000 fdbf 	bl	8003890 <getLong>
 8002d12:	eef0 7a40 	vmov.f32	s15, s0
 8002d16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d1e:	d503      	bpl.n	8002d28 <drawGNSS+0xc0>
			lcd_print_char('W');
 8002d20:	2057      	movs	r0, #87	; 0x57
 8002d22:	f006 fb11 	bl	8009348 <lcd_print_char>
 8002d26:	e002      	b.n	8002d2e <drawGNSS+0xc6>
		} else {
			lcd_print_char('E');
 8002d28:	2045      	movs	r0, #69	; 0x45
 8002d2a:	f006 fb0d 	bl	8009348 <lcd_print_char>
		}

		lcd_SetCursor(1, LCD_row_Height * 5);
 8002d2e:	2155      	movs	r1, #85	; 0x55
 8002d30:	2001      	movs	r0, #1
 8002d32:	f006 fa25 	bl	8009180 <lcd_SetCursor>
		lcd_print(npf_snprintf(strbuffer, strbufferSize, "Sat:%d Acc:%2.0fm", getNumSatellites(), getHAcc() > 99.9 ? 99.9 : getHAcc()));
 8002d36:	f000 fe35 	bl	80039a4 <getNumSatellites>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	461c      	mov	r4, r3
 8002d3e:	f000 fdcf 	bl	80038e0 <getHAcc>
 8002d42:	ee10 3a10 	vmov	r3, s0
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fd fbfe 	bl	8000548 <__aeabi_f2d>
 8002d4c:	a348      	add	r3, pc, #288	; (adr r3, 8002e70 <drawGNSS+0x208>)
 8002d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d52:	f7fd fee1 	bl	8000b18 <__aeabi_dcmpgt>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d003      	beq.n	8002d64 <drawGNSS+0xfc>
 8002d5c:	a344      	add	r3, pc, #272	; (adr r3, 8002e70 <drawGNSS+0x208>)
 8002d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d62:	e008      	b.n	8002d76 <drawGNSS+0x10e>
 8002d64:	f000 fdbc 	bl	80038e0 <getHAcc>
 8002d68:	ee10 3a10 	vmov	r3, s0
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f7fd fbeb 	bl	8000548 <__aeabi_f2d>
 8002d72:	4602      	mov	r2, r0
 8002d74:	460b      	mov	r3, r1
 8002d76:	e9cd 2300 	strd	r2, r3, [sp]
 8002d7a:	4623      	mov	r3, r4
 8002d7c:	4a41      	ldr	r2, [pc, #260]	; (8002e84 <drawGNSS+0x21c>)
 8002d7e:	2114      	movs	r1, #20
 8002d80:	483f      	ldr	r0, [pc, #252]	; (8002e80 <drawGNSS+0x218>)
 8002d82:	f7ff fdfd 	bl	8002980 <npf_snprintf>
 8002d86:	4603      	mov	r3, r0
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f006 faaf 	bl	80092ec <lcd_print>

		lcd_SetCursor(1, LCD_row_Height * 6);
 8002d8e:	2166      	movs	r1, #102	; 0x66
 8002d90:	2001      	movs	r0, #1
 8002d92:	f006 f9f5 	bl	8009180 <lcd_SetCursor>
		lcd_print(npf_snprintf(strbuffer, strbufferSize, "%dkph HD:%d", getGroundSpeed_kph(), getMotionHeading_deg()));
 8002d96:	f000 fdc9 	bl	800392c <getGroundSpeed_kph>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	461c      	mov	r4, r3
 8002d9e:	f000 fded 	bl	800397c <getMotionHeading_deg>
 8002da2:	4603      	mov	r3, r0
 8002da4:	9300      	str	r3, [sp, #0]
 8002da6:	4623      	mov	r3, r4
 8002da8:	4a37      	ldr	r2, [pc, #220]	; (8002e88 <drawGNSS+0x220>)
 8002daa:	2114      	movs	r1, #20
 8002dac:	4834      	ldr	r0, [pc, #208]	; (8002e80 <drawGNSS+0x218>)
 8002dae:	f7ff fde7 	bl	8002980 <npf_snprintf>
 8002db2:	4603      	mov	r3, r0
 8002db4:	4618      	mov	r0, r3
 8002db6:	f006 fa99 	bl	80092ec <lcd_print>
		GNSSNewData = false;
 8002dba:	4b2f      	ldr	r3, [pc, #188]	; (8002e78 <drawGNSS+0x210>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	701a      	strb	r2, [r3, #0]
	}

	//GNSS Age
	lcd_clearLines((LCD_row_Height * 6) + 2, LCD_row_Height * 7);
 8002dc0:	2177      	movs	r1, #119	; 0x77
 8002dc2:	2068      	movs	r0, #104	; 0x68
 8002dc4:	f006 fb98 	bl	80094f8 <lcd_clearLines>
	lcd_SetCursor(2, LCD_row_Height * 7);
 8002dc8:	2177      	movs	r1, #119	; 0x77
 8002dca:	2002      	movs	r0, #2
 8002dcc:	f006 f9d8 	bl	8009180 <lcd_SetCursor>
	if (GNSSlastPacketAge < 90) {
 8002dd0:	4b2e      	ldr	r3, [pc, #184]	; (8002e8c <drawGNSS+0x224>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2b59      	cmp	r3, #89	; 0x59
 8002dd6:	d80b      	bhi.n	8002df0 <drawGNSS+0x188>
		lcd_print(npf_snprintf(strbuffer, strbufferSize, "Age:%lus", GNSSlastPacketAge));
 8002dd8:	4b2c      	ldr	r3, [pc, #176]	; (8002e8c <drawGNSS+0x224>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a2c      	ldr	r2, [pc, #176]	; (8002e90 <drawGNSS+0x228>)
 8002dde:	2114      	movs	r1, #20
 8002de0:	4827      	ldr	r0, [pc, #156]	; (8002e80 <drawGNSS+0x218>)
 8002de2:	f7ff fdcd 	bl	8002980 <npf_snprintf>
 8002de6:	4603      	mov	r3, r0
 8002de8:	4618      	mov	r0, r3
 8002dea:	f006 fa7f 	bl	80092ec <lcd_print>
	} else if (GNSSlastPacketAge < 3600) {
		lcd_print(npf_snprintf(strbuffer, strbufferSize, "Age:%.1fm", (float) GNSSlastPacketAge / 60.0f));
	} else {
		lcd_print(npf_snprintf(strbuffer, strbufferSize, "Age:%.1fh", (float) GNSSlastPacketAge / 3600.0f));
	}
}
 8002dee:	e03b      	b.n	8002e68 <drawGNSS+0x200>
	} else if (GNSSlastPacketAge < 3600) {
 8002df0:	4b26      	ldr	r3, [pc, #152]	; (8002e8c <drawGNSS+0x224>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8002df8:	d21b      	bcs.n	8002e32 <drawGNSS+0x1ca>
		lcd_print(npf_snprintf(strbuffer, strbufferSize, "Age:%.1fm", (float) GNSSlastPacketAge / 60.0f));
 8002dfa:	4b24      	ldr	r3, [pc, #144]	; (8002e8c <drawGNSS+0x224>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	ee07 3a90 	vmov	s15, r3
 8002e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e06:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002e94 <drawGNSS+0x22c>
 8002e0a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002e0e:	ee16 0a90 	vmov	r0, s13
 8002e12:	f7fd fb99 	bl	8000548 <__aeabi_f2d>
 8002e16:	4602      	mov	r2, r0
 8002e18:	460b      	mov	r3, r1
 8002e1a:	e9cd 2300 	strd	r2, r3, [sp]
 8002e1e:	4a1e      	ldr	r2, [pc, #120]	; (8002e98 <drawGNSS+0x230>)
 8002e20:	2114      	movs	r1, #20
 8002e22:	4817      	ldr	r0, [pc, #92]	; (8002e80 <drawGNSS+0x218>)
 8002e24:	f7ff fdac 	bl	8002980 <npf_snprintf>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f006 fa5e 	bl	80092ec <lcd_print>
}
 8002e30:	e01a      	b.n	8002e68 <drawGNSS+0x200>
		lcd_print(npf_snprintf(strbuffer, strbufferSize, "Age:%.1fh", (float) GNSSlastPacketAge / 3600.0f));
 8002e32:	4b16      	ldr	r3, [pc, #88]	; (8002e8c <drawGNSS+0x224>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	ee07 3a90 	vmov	s15, r3
 8002e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e3e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8002e9c <drawGNSS+0x234>
 8002e42:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002e46:	ee16 0a90 	vmov	r0, s13
 8002e4a:	f7fd fb7d 	bl	8000548 <__aeabi_f2d>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	460b      	mov	r3, r1
 8002e52:	e9cd 2300 	strd	r2, r3, [sp]
 8002e56:	4a12      	ldr	r2, [pc, #72]	; (8002ea0 <drawGNSS+0x238>)
 8002e58:	2114      	movs	r1, #20
 8002e5a:	4809      	ldr	r0, [pc, #36]	; (8002e80 <drawGNSS+0x218>)
 8002e5c:	f7ff fd90 	bl	8002980 <npf_snprintf>
 8002e60:	4603      	mov	r3, r0
 8002e62:	4618      	mov	r0, r3
 8002e64:	f006 fa42 	bl	80092ec <lcd_print>
}
 8002e68:	bf00      	nop
 8002e6a:	3704      	adds	r7, #4
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd90      	pop	{r4, r7, pc}
 8002e70:	9999999a 	.word	0x9999999a
 8002e74:	4058f999 	.word	0x4058f999
 8002e78:	20000004 	.word	0x20000004
 8002e7c:	0800c2cc 	.word	0x0800c2cc
 8002e80:	20000d6c 	.word	0x20000d6c
 8002e84:	0800c2d4 	.word	0x0800c2d4
 8002e88:	0800c2e8 	.word	0x0800c2e8
 8002e8c:	2000039c 	.word	0x2000039c
 8002e90:	0800c2f4 	.word	0x0800c2f4
 8002e94:	42700000 	.word	0x42700000
 8002e98:	0800c300 	.word	0x0800c300
 8002e9c:	45610000 	.word	0x45610000
 8002ea0:	0800c30c 	.word	0x0800c30c

08002ea4 <setTimeGNSS>:

void setTimeGNSS() {
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	sTime.Hours = GNSS_getHour();
 8002eaa:	f000 fca3 	bl	80037f4 <GNSS_getHour>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = GNSS_getMin();
 8002eb2:	f000 fcab 	bl	800380c <GNSS_getMin>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = GNSS_getSec();
 8002eba:	f000 fcb3 	bl	8003824 <GNSS_getSec>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	71bb      	strb	r3, [r7, #6]
	sDate.Year = (uint8_t) (GNSS_getYear() - (uint16_t) 2000);
 8002ec2:	f000 fc73 	bl	80037ac <GNSS_getYear>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	3330      	adds	r3, #48	; 0x30
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	70fb      	strb	r3, [r7, #3]
	sDate.Month = GNSS_getMonth();
 8002ed0:	f000 fc78 	bl	80037c4 <GNSS_getMonth>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	707b      	strb	r3, [r7, #1]
	sDate.Date = GNSS_getDay();
 8002ed8:	f000 fc80 	bl	80037dc <GNSS_getDay>
 8002edc:	4603      	mov	r3, r0
 8002ede:	70bb      	strb	r3, [r7, #2]
	sDate.WeekDay = 0;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	703b      	strb	r3, [r7, #0]

	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002ee4:	1d3b      	adds	r3, r7, #4
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4806      	ldr	r0, [pc, #24]	; (8002f04 <setTimeGNSS+0x60>)
 8002eec:	f004 fa51 	bl	8007392 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002ef0:	463b      	mov	r3, r7
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	4803      	ldr	r0, [pc, #12]	; (8002f04 <setTimeGNSS+0x60>)
 8002ef8:	f004 fb44 	bl	8007584 <HAL_RTC_SetDate>
}
 8002efc:	bf00      	nop
 8002efe:	3718      	adds	r7, #24
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	200002a8 	.word	0x200002a8

08002f08 <startADC>:

static void startADC() {
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
	if (ADCrunning) {
 8002f0c:	4b09      	ldr	r3, [pc, #36]	; (8002f34 <startADC+0x2c>)
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10c      	bne.n	8002f30 <startADC+0x28>
		//ADC already running
		return;
	}

	ADCrunning = true;
 8002f16:	4b07      	ldr	r3, [pc, #28]	; (8002f34 <startADC+0x2c>)
 8002f18:	2201      	movs	r2, #1
 8002f1a:	701a      	strb	r2, [r3, #0]
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8002f1c:	217f      	movs	r1, #127	; 0x7f
 8002f1e:	4806      	ldr	r0, [pc, #24]	; (8002f38 <startADC+0x30>)
 8002f20:	f002 fa3e 	bl	80053a0 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_raw, adc_Channels);
 8002f24:	2203      	movs	r2, #3
 8002f26:	4905      	ldr	r1, [pc, #20]	; (8002f3c <startADC+0x34>)
 8002f28:	4803      	ldr	r0, [pc, #12]	; (8002f38 <startADC+0x30>)
 8002f2a:	f001 fafd 	bl	8004528 <HAL_ADC_Start_DMA>
 8002f2e:	e000      	b.n	8002f32 <startADC+0x2a>
		return;
 8002f30:	bf00      	nop
}
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	20000378 	.word	0x20000378
 8002f38:	200001fc 	.word	0x200001fc
 8002f3c:	20000384 	.word	0x20000384

08002f40 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop_DMA(&hadc1);
 8002f48:	4822      	ldr	r0, [pc, #136]	; (8002fd4 <HAL_ADC_ConvCpltCallback+0x94>)
 8002f4a:	f001 fb71 	bl	8004630 <HAL_ADC_Stop_DMA>

	uint32_t vref = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(ADC_raw[2], ADC_RESOLUTION_12B);
 8002f4e:	4b22      	ldr	r3, [pc, #136]	; (8002fd8 <HAL_ADC_ConvCpltCallback+0x98>)
 8002f50:	881b      	ldrh	r3, [r3, #0]
 8002f52:	461a      	mov	r2, r3
 8002f54:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8002f58:	fb02 f303 	mul.w	r3, r2, r3
 8002f5c:	4a1f      	ldr	r2, [pc, #124]	; (8002fdc <HAL_ADC_ConvCpltCallback+0x9c>)
 8002f5e:	8892      	ldrh	r2, [r2, #4]
 8002f60:	b292      	uxth	r2, r2
 8002f62:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f66:	60fb      	str	r3, [r7, #12]

	//solarmV = ADC_raw[0];
	superCapmV = ((uint32_t) ADC_raw[0] * vref * 2) / 4095UL;
 8002f68:	4b1c      	ldr	r3, [pc, #112]	; (8002fdc <HAL_ADC_ConvCpltCallback+0x9c>)
 8002f6a:	881b      	ldrh	r3, [r3, #0]
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	461a      	mov	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	fb02 f303 	mul.w	r3, r2, r3
 8002f76:	005a      	lsls	r2, r3, #1
 8002f78:	4b19      	ldr	r3, [pc, #100]	; (8002fe0 <HAL_ADC_ConvCpltCallback+0xa0>)
 8002f7a:	fba3 1302 	umull	r1, r3, r3, r2
 8002f7e:	1ad2      	subs	r2, r2, r3
 8002f80:	0852      	lsrs	r2, r2, #1
 8002f82:	4413      	add	r3, r2
 8002f84:	0adb      	lsrs	r3, r3, #11
 8002f86:	4a17      	ldr	r2, [pc, #92]	; (8002fe4 <HAL_ADC_ConvCpltCallback+0xa4>)
 8002f88:	6013      	str	r3, [r2, #0]

	//Temperature
	tempC = __HAL_ADC_CALC_TEMPERATURE(vref, ADC_raw[1], ADC_RESOLUTION_12B);
 8002f8a:	4b14      	ldr	r3, [pc, #80]	; (8002fdc <HAL_ADC_ConvCpltCallback+0x9c>)
 8002f8c:	885b      	ldrh	r3, [r3, #2]
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	461a      	mov	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	fb02 f303 	mul.w	r3, r2, r3
 8002f98:	4a13      	ldr	r2, [pc, #76]	; (8002fe8 <HAL_ADC_ConvCpltCallback+0xa8>)
 8002f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9e:	099b      	lsrs	r3, r3, #6
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	4b12      	ldr	r3, [pc, #72]	; (8002fec <HAL_ADC_ConvCpltCallback+0xac>)
 8002fa4:	881b      	ldrh	r3, [r3, #0]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	2264      	movs	r2, #100	; 0x64
 8002faa:	fb03 f202 	mul.w	r2, r3, r2
 8002fae:	4b10      	ldr	r3, [pc, #64]	; (8002ff0 <HAL_ADC_ConvCpltCallback+0xb0>)
 8002fb0:	881b      	ldrh	r3, [r3, #0]
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4b0d      	ldr	r3, [pc, #52]	; (8002fec <HAL_ADC_ConvCpltCallback+0xac>)
 8002fb6:	881b      	ldrh	r3, [r3, #0]
 8002fb8:	1acb      	subs	r3, r1, r3
 8002fba:	fb92 f3f3 	sdiv	r3, r2, r3
 8002fbe:	331e      	adds	r3, #30
 8002fc0:	4a0c      	ldr	r2, [pc, #48]	; (8002ff4 <HAL_ADC_ConvCpltCallback+0xb4>)
 8002fc2:	6013      	str	r3, [r2, #0]

	ADCrunning = false;
 8002fc4:	4b0c      	ldr	r3, [pc, #48]	; (8002ff8 <HAL_ADC_ConvCpltCallback+0xb8>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	701a      	strb	r2, [r3, #0]
}
 8002fca:	bf00      	nop
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	200001fc 	.word	0x200001fc
 8002fd8:	1fff75aa 	.word	0x1fff75aa
 8002fdc:	20000384 	.word	0x20000384
 8002fe0:	00100101 	.word	0x00100101
 8002fe4:	2000037c 	.word	0x2000037c
 8002fe8:	057619f1 	.word	0x057619f1
 8002fec:	1fff75a8 	.word	0x1fff75a8
 8002ff0:	1fff75ca 	.word	0x1fff75ca
 8002ff4:	20000380 	.word	0x20000380
 8002ff8:	20000378 	.word	0x20000378

08002ffc <HAL_RTCEx_WakeUpTimerEventCallback>:

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc) {
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
	guiTimer++;
 8003004:	4b07      	ldr	r3, [pc, #28]	; (8003024 <HAL_RTCEx_WakeUpTimerEventCallback+0x28>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	3301      	adds	r3, #1
 800300a:	4a06      	ldr	r2, [pc, #24]	; (8003024 <HAL_RTCEx_WakeUpTimerEventCallback+0x28>)
 800300c:	6013      	str	r3, [r2, #0]
	GNSSlastPacketAge++;
 800300e:	4b06      	ldr	r3, [pc, #24]	; (8003028 <HAL_RTCEx_WakeUpTimerEventCallback+0x2c>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	3301      	adds	r3, #1
 8003014:	4a04      	ldr	r2, [pc, #16]	; (8003028 <HAL_RTCEx_WakeUpTimerEventCallback+0x2c>)
 8003016:	6013      	str	r3, [r2, #0]
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr
 8003024:	2000038c 	.word	0x2000038c
 8003028:	2000039c 	.word	0x2000039c

0800302c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003032:	4b0f      	ldr	r3, [pc, #60]	; (8003070 <HAL_MspInit+0x44>)
 8003034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003036:	4a0e      	ldr	r2, [pc, #56]	; (8003070 <HAL_MspInit+0x44>)
 8003038:	f043 0301 	orr.w	r3, r3, #1
 800303c:	6613      	str	r3, [r2, #96]	; 0x60
 800303e:	4b0c      	ldr	r3, [pc, #48]	; (8003070 <HAL_MspInit+0x44>)
 8003040:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	607b      	str	r3, [r7, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800304a:	4b09      	ldr	r3, [pc, #36]	; (8003070 <HAL_MspInit+0x44>)
 800304c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800304e:	4a08      	ldr	r2, [pc, #32]	; (8003070 <HAL_MspInit+0x44>)
 8003050:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003054:	6593      	str	r3, [r2, #88]	; 0x58
 8003056:	4b06      	ldr	r3, [pc, #24]	; (8003070 <HAL_MspInit+0x44>)
 8003058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800305a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800305e:	603b      	str	r3, [r7, #0]
 8003060:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003062:	bf00      	nop
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	40021000 	.word	0x40021000

08003074 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b09e      	sub	sp, #120	; 0x78
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800307c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003080:	2200      	movs	r2, #0
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	605a      	str	r2, [r3, #4]
 8003086:	609a      	str	r2, [r3, #8]
 8003088:	60da      	str	r2, [r3, #12]
 800308a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800308c:	f107 0310 	add.w	r3, r7, #16
 8003090:	2254      	movs	r2, #84	; 0x54
 8003092:	2100      	movs	r1, #0
 8003094:	4618      	mov	r0, r3
 8003096:	f006 fbdb 	bl	8009850 <memset>
  if(hadc->Instance==ADC1)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a33      	ldr	r2, [pc, #204]	; (800316c <HAL_ADC_MspInit+0xf8>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d15f      	bne.n	8003164 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80030a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80030a8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80030aa:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80030ae:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030b0:	f107 0310 	add.w	r3, r7, #16
 80030b4:	4618      	mov	r0, r3
 80030b6:	f003 fdf9 	bl	8006cac <HAL_RCCEx_PeriphCLKConfig>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d001      	beq.n	80030c4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80030c0:	f7fe fb2a 	bl	8001718 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80030c4:	4b2a      	ldr	r3, [pc, #168]	; (8003170 <HAL_ADC_MspInit+0xfc>)
 80030c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030c8:	4a29      	ldr	r2, [pc, #164]	; (8003170 <HAL_ADC_MspInit+0xfc>)
 80030ca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80030ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030d0:	4b27      	ldr	r3, [pc, #156]	; (8003170 <HAL_ADC_MspInit+0xfc>)
 80030d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030dc:	4b24      	ldr	r3, [pc, #144]	; (8003170 <HAL_ADC_MspInit+0xfc>)
 80030de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030e0:	4a23      	ldr	r2, [pc, #140]	; (8003170 <HAL_ADC_MspInit+0xfc>)
 80030e2:	f043 0301 	orr.w	r3, r3, #1
 80030e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030e8:	4b21      	ldr	r3, [pc, #132]	; (8003170 <HAL_ADC_MspInit+0xfc>)
 80030ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	60bb      	str	r3, [r7, #8]
 80030f2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80030f4:	2302      	movs	r3, #2
 80030f6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80030f8:	230b      	movs	r3, #11
 80030fa:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fc:	2300      	movs	r3, #0
 80030fe:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003100:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003104:	4619      	mov	r1, r3
 8003106:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800310a:	f002 fd31 	bl	8005b70 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800310e:	4b19      	ldr	r3, [pc, #100]	; (8003174 <HAL_ADC_MspInit+0x100>)
 8003110:	4a19      	ldr	r2, [pc, #100]	; (8003178 <HAL_ADC_MspInit+0x104>)
 8003112:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8003114:	4b17      	ldr	r3, [pc, #92]	; (8003174 <HAL_ADC_MspInit+0x100>)
 8003116:	2200      	movs	r2, #0
 8003118:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800311a:	4b16      	ldr	r3, [pc, #88]	; (8003174 <HAL_ADC_MspInit+0x100>)
 800311c:	2200      	movs	r2, #0
 800311e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003120:	4b14      	ldr	r3, [pc, #80]	; (8003174 <HAL_ADC_MspInit+0x100>)
 8003122:	2200      	movs	r2, #0
 8003124:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003126:	4b13      	ldr	r3, [pc, #76]	; (8003174 <HAL_ADC_MspInit+0x100>)
 8003128:	2280      	movs	r2, #128	; 0x80
 800312a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800312c:	4b11      	ldr	r3, [pc, #68]	; (8003174 <HAL_ADC_MspInit+0x100>)
 800312e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003132:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003134:	4b0f      	ldr	r3, [pc, #60]	; (8003174 <HAL_ADC_MspInit+0x100>)
 8003136:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800313a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800313c:	4b0d      	ldr	r3, [pc, #52]	; (8003174 <HAL_ADC_MspInit+0x100>)
 800313e:	2200      	movs	r2, #0
 8003140:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003142:	4b0c      	ldr	r3, [pc, #48]	; (8003174 <HAL_ADC_MspInit+0x100>)
 8003144:	2200      	movs	r2, #0
 8003146:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003148:	480a      	ldr	r0, [pc, #40]	; (8003174 <HAL_ADC_MspInit+0x100>)
 800314a:	f002 fa9b 	bl	8005684 <HAL_DMA_Init>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8003154:	f7fe fae0 	bl	8001718 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a06      	ldr	r2, [pc, #24]	; (8003174 <HAL_ADC_MspInit+0x100>)
 800315c:	64da      	str	r2, [r3, #76]	; 0x4c
 800315e:	4a05      	ldr	r2, [pc, #20]	; (8003174 <HAL_ADC_MspInit+0x100>)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003164:	bf00      	nop
 8003166:	3778      	adds	r7, #120	; 0x78
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	50040000 	.word	0x50040000
 8003170:	40021000 	.word	0x40021000
 8003174:	20000260 	.word	0x20000260
 8003178:	40020008 	.word	0x40020008

0800317c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b098      	sub	sp, #96	; 0x60
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003184:	f107 030c 	add.w	r3, r7, #12
 8003188:	2254      	movs	r2, #84	; 0x54
 800318a:	2100      	movs	r1, #0
 800318c:	4618      	mov	r0, r3
 800318e:	f006 fb5f 	bl	8009850 <memset>
  if(hrtc->Instance==RTC)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a13      	ldr	r2, [pc, #76]	; (80031e4 <HAL_RTC_MspInit+0x68>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d11f      	bne.n	80031dc <HAL_RTC_MspInit+0x60>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800319c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031a0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80031a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031a6:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031a8:	f107 030c 	add.w	r3, r7, #12
 80031ac:	4618      	mov	r0, r3
 80031ae:	f003 fd7d 	bl	8006cac <HAL_RCCEx_PeriphCLKConfig>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80031b8:	f7fe faae 	bl	8001718 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80031bc:	4b0a      	ldr	r3, [pc, #40]	; (80031e8 <HAL_RTC_MspInit+0x6c>)
 80031be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c2:	4a09      	ldr	r2, [pc, #36]	; (80031e8 <HAL_RTC_MspInit+0x6c>)
 80031c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 80031cc:	2200      	movs	r2, #0
 80031ce:	2100      	movs	r1, #0
 80031d0:	2003      	movs	r0, #3
 80031d2:	f002 fa20 	bl	8005616 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80031d6:	2003      	movs	r0, #3
 80031d8:	f002 fa39 	bl	800564e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80031dc:	bf00      	nop
 80031de:	3760      	adds	r7, #96	; 0x60
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	40002800 	.word	0x40002800
 80031e8:	40021000 	.word	0x40021000

080031ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b08a      	sub	sp, #40	; 0x28
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031f4:	f107 0314 	add.w	r3, r7, #20
 80031f8:	2200      	movs	r2, #0
 80031fa:	601a      	str	r2, [r3, #0]
 80031fc:	605a      	str	r2, [r3, #4]
 80031fe:	609a      	str	r2, [r3, #8]
 8003200:	60da      	str	r2, [r3, #12]
 8003202:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a30      	ldr	r2, [pc, #192]	; (80032cc <HAL_SPI_MspInit+0xe0>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d159      	bne.n	80032c2 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800320e:	4b30      	ldr	r3, [pc, #192]	; (80032d0 <HAL_SPI_MspInit+0xe4>)
 8003210:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003212:	4a2f      	ldr	r2, [pc, #188]	; (80032d0 <HAL_SPI_MspInit+0xe4>)
 8003214:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003218:	6613      	str	r3, [r2, #96]	; 0x60
 800321a:	4b2d      	ldr	r3, [pc, #180]	; (80032d0 <HAL_SPI_MspInit+0xe4>)
 800321c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800321e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003222:	613b      	str	r3, [r7, #16]
 8003224:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003226:	4b2a      	ldr	r3, [pc, #168]	; (80032d0 <HAL_SPI_MspInit+0xe4>)
 8003228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800322a:	4a29      	ldr	r2, [pc, #164]	; (80032d0 <HAL_SPI_MspInit+0xe4>)
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003232:	4b27      	ldr	r3, [pc, #156]	; (80032d0 <HAL_SPI_MspInit+0xe4>)
 8003234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	60fb      	str	r3, [r7, #12]
 800323c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800323e:	23e0      	movs	r3, #224	; 0xe0
 8003240:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003242:	2302      	movs	r3, #2
 8003244:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003246:	2300      	movs	r3, #0
 8003248:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800324a:	2303      	movs	r3, #3
 800324c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800324e:	2305      	movs	r3, #5
 8003250:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003252:	f107 0314 	add.w	r3, r7, #20
 8003256:	4619      	mov	r1, r3
 8003258:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800325c:	f002 fc88 	bl	8005b70 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8003260:	4b1c      	ldr	r3, [pc, #112]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 8003262:	4a1d      	ldr	r2, [pc, #116]	; (80032d8 <HAL_SPI_MspInit+0xec>)
 8003264:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8003266:	4b1b      	ldr	r3, [pc, #108]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 8003268:	2201      	movs	r2, #1
 800326a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800326c:	4b19      	ldr	r3, [pc, #100]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 800326e:	2210      	movs	r2, #16
 8003270:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003272:	4b18      	ldr	r3, [pc, #96]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 8003274:	2200      	movs	r2, #0
 8003276:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003278:	4b16      	ldr	r3, [pc, #88]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 800327a:	2280      	movs	r2, #128	; 0x80
 800327c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800327e:	4b15      	ldr	r3, [pc, #84]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 8003280:	2200      	movs	r2, #0
 8003282:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003284:	4b13      	ldr	r3, [pc, #76]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 8003286:	2200      	movs	r2, #0
 8003288:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800328a:	4b12      	ldr	r3, [pc, #72]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 800328c:	2200      	movs	r2, #0
 800328e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003290:	4b10      	ldr	r3, [pc, #64]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 8003292:	2200      	movs	r2, #0
 8003294:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003296:	480f      	ldr	r0, [pc, #60]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 8003298:	f002 f9f4 	bl	8005684 <HAL_DMA_Init>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 80032a2:	f7fe fa39 	bl	8001718 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a0a      	ldr	r2, [pc, #40]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 80032aa:	655a      	str	r2, [r3, #84]	; 0x54
 80032ac:	4a09      	ldr	r2, [pc, #36]	; (80032d4 <HAL_SPI_MspInit+0xe8>)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80032b2:	2200      	movs	r2, #0
 80032b4:	2100      	movs	r1, #0
 80032b6:	2023      	movs	r0, #35	; 0x23
 80032b8:	f002 f9ad 	bl	8005616 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80032bc:	2023      	movs	r0, #35	; 0x23
 80032be:	f002 f9c6 	bl	800564e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80032c2:	bf00      	nop
 80032c4:	3728      	adds	r7, #40	; 0x28
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40013000 	.word	0x40013000
 80032d0:	40021000 	.word	0x40021000
 80032d4:	20000330 	.word	0x20000330
 80032d8:	40020030 	.word	0x40020030

080032dc <LL_LPUART_IsActiveFlag_ORE>:
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	69db      	ldr	r3, [r3, #28]
 80032e8:	f003 0308 	and.w	r3, r3, #8
 80032ec:	2b08      	cmp	r3, #8
 80032ee:	d101      	bne.n	80032f4 <LL_LPUART_IsActiveFlag_ORE+0x18>
 80032f0:	2301      	movs	r3, #1
 80032f2:	e000      	b.n	80032f6 <LL_LPUART_IsActiveFlag_ORE+0x1a>
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr

08003302 <LL_LPUART_IsActiveFlag_WKUP>:
{
 8003302:	b480      	push	{r7}
 8003304:	b083      	sub	sp, #12
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_WUF) == (USART_ISR_WUF)) ? 1UL : 0UL);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	69db      	ldr	r3, [r3, #28]
 800330e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003312:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003316:	d101      	bne.n	800331c <LL_LPUART_IsActiveFlag_WKUP+0x1a>
 8003318:	2301      	movs	r3, #1
 800331a:	e000      	b.n	800331e <LL_LPUART_IsActiveFlag_WKUP+0x1c>
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <LL_LPUART_ClearFlag_ORE>:
{
 800332a:	b480      	push	{r7}
 800332c:	b083      	sub	sp, #12
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_ORECF);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2208      	movs	r2, #8
 8003336:	621a      	str	r2, [r3, #32]
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <LL_LPUART_ClearFlag_WKUP>:
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_WUCF);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003352:	621a      	str	r2, [r3, #32]
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <LL_LPUART_IsEnabledIT_WKUP>:
  * @rmtoll CR3          WUFIE         LL_LPUART_IsEnabledIT_WKUP
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_WKUP(const USART_TypeDef *LPUARTx)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR3, USART_CR3_WUFIE) == (USART_CR3_WUFIE)) ? 1UL : 0UL);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003370:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003374:	d101      	bne.n	800337a <LL_LPUART_IsEnabledIT_WKUP+0x1a>
 8003376:	2301      	movs	r3, #1
 8003378:	e000      	b.n	800337c <LL_LPUART_IsEnabledIT_WKUP+0x1c>
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800338c:	e7fe      	b.n	800338c <NMI_Handler+0x4>

0800338e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800338e:	b480      	push	{r7}
 8003390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003392:	e7fe      	b.n	8003392 <HardFault_Handler+0x4>

08003394 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003398:	e7fe      	b.n	8003398 <MemManage_Handler+0x4>

0800339a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800339a:	b480      	push	{r7}
 800339c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800339e:	e7fe      	b.n	800339e <BusFault_Handler+0x4>

080033a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033a4:	e7fe      	b.n	80033a4 <UsageFault_Handler+0x4>

080033a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033a6:	b480      	push	{r7}
 80033a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033aa:	bf00      	nop
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033b4:	b480      	push	{r7}
 80033b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033b8:	bf00      	nop
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033c2:	b480      	push	{r7}
 80033c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033c6:	bf00      	nop
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033d4:	f000 fd0a 	bl	8003dec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033d8:	bf00      	nop
 80033da:	bd80      	pop	{r7, pc}

080033dc <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80033e0:	4802      	ldr	r0, [pc, #8]	; (80033ec <RTC_WKUP_IRQHandler+0x10>)
 80033e2:	f004 fb09 	bl	80079f8 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80033e6:	bf00      	nop
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	200002a8 	.word	0x200002a8

080033f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80033f4:	4803      	ldr	r0, [pc, #12]	; (8003404 <DMA1_Channel1_IRQHandler+0x14>)
 80033f6:	f002 fadc 	bl	80059b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  lastWakeUpSource = WKUP_RTC;
 80033fa:	4b03      	ldr	r3, [pc, #12]	; (8003408 <DMA1_Channel1_IRQHandler+0x18>)
 80033fc:	2202      	movs	r2, #2
 80033fe:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003400:	bf00      	nop
 8003402:	bd80      	pop	{r7, pc}
 8003404:	20000260 	.word	0x20000260
 8003408:	20000390 	.word	0x20000390

0800340c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003410:	4802      	ldr	r0, [pc, #8]	; (800341c <DMA1_Channel3_IRQHandler+0x10>)
 8003412:	f002 face 	bl	80059b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003416:	bf00      	nop
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	20000330 	.word	0x20000330

08003420 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003424:	4802      	ldr	r0, [pc, #8]	; (8003430 <SPI1_IRQHandler+0x10>)
 8003426:	f004 fe53 	bl	80080d0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800342a:	bf00      	nop
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	200002cc 	.word	0x200002cc

08003434 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  /* USER CODE BEGIN LPUART1_IRQn 1 */
	if (LL_LPUART_IsActiveFlag_WKUP(LPUART1) && LL_LPUART_IsEnabledIT_WKUP(LPUART1)) {
 8003438:	480f      	ldr	r0, [pc, #60]	; (8003478 <LPUART1_IRQHandler+0x44>)
 800343a:	f7ff ff62 	bl	8003302 <LL_LPUART_IsActiveFlag_WKUP>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00b      	beq.n	800345c <LPUART1_IRQHandler+0x28>
 8003444:	480c      	ldr	r0, [pc, #48]	; (8003478 <LPUART1_IRQHandler+0x44>)
 8003446:	f7ff ff8b 	bl	8003360 <LL_LPUART_IsEnabledIT_WKUP>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d005      	beq.n	800345c <LPUART1_IRQHandler+0x28>
		LL_LPUART_ClearFlag_WKUP(LPUART1);
 8003450:	4809      	ldr	r0, [pc, #36]	; (8003478 <LPUART1_IRQHandler+0x44>)
 8003452:	f7ff ff77 	bl	8003344 <LL_LPUART_ClearFlag_WKUP>
		lastWakeUpSource = WKUP_LPUART;
 8003456:	4b09      	ldr	r3, [pc, #36]	; (800347c <LPUART1_IRQHandler+0x48>)
 8003458:	2201      	movs	r2, #1
 800345a:	701a      	strb	r2, [r3, #0]
	}
	if (LL_LPUART_IsActiveFlag_ORE(LPUART1)) { //If overrun has occured
 800345c:	4806      	ldr	r0, [pc, #24]	; (8003478 <LPUART1_IRQHandler+0x44>)
 800345e:	f7ff ff3d 	bl	80032dc <LL_LPUART_IsActiveFlag_ORE>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d002      	beq.n	800346e <LPUART1_IRQHandler+0x3a>
		LL_LPUART_ClearFlag_ORE(LPUART1);
 8003468:	4803      	ldr	r0, [pc, #12]	; (8003478 <LPUART1_IRQHandler+0x44>)
 800346a:	f7ff ff5e 	bl	800332a <LL_LPUART_ClearFlag_ORE>
	}

	LPUART_CharReception_Callback();
 800346e:	f000 fc53 	bl	8003d18 <LPUART_CharReception_Callback>
  /* USER CODE END LPUART1_IRQn 1 */
}
 8003472:	bf00      	nop
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	40008000 	.word	0x40008000
 800347c:	20000390 	.word	0x20000390

08003480 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
  return 1;
 8003484:	2301      	movs	r3, #1
}
 8003486:	4618      	mov	r0, r3
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <_kill>:

int _kill(int pid, int sig)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800349a:	f006 f9a1 	bl	80097e0 <__errno>
 800349e:	4603      	mov	r3, r0
 80034a0:	2216      	movs	r2, #22
 80034a2:	601a      	str	r2, [r3, #0]
  return -1;
 80034a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <_exit>:

void _exit (int status)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80034b8:	f04f 31ff 	mov.w	r1, #4294967295
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f7ff ffe7 	bl	8003490 <_kill>
  while (1) {}    /* Make sure we hang here */
 80034c2:	e7fe      	b.n	80034c2 <_exit+0x12>

080034c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]
 80034d4:	e00a      	b.n	80034ec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80034d6:	f3af 8000 	nop.w
 80034da:	4601      	mov	r1, r0
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	1c5a      	adds	r2, r3, #1
 80034e0:	60ba      	str	r2, [r7, #8]
 80034e2:	b2ca      	uxtb	r2, r1
 80034e4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	3301      	adds	r3, #1
 80034ea:	617b      	str	r3, [r7, #20]
 80034ec:	697a      	ldr	r2, [r7, #20]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	dbf0      	blt.n	80034d6 <_read+0x12>
  }

  return len;
 80034f4:	687b      	ldr	r3, [r7, #4]
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3718      	adds	r7, #24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b086      	sub	sp, #24
 8003502:	af00      	add	r7, sp, #0
 8003504:	60f8      	str	r0, [r7, #12]
 8003506:	60b9      	str	r1, [r7, #8]
 8003508:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800350a:	2300      	movs	r3, #0
 800350c:	617b      	str	r3, [r7, #20]
 800350e:	e009      	b.n	8003524 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	1c5a      	adds	r2, r3, #1
 8003514:	60ba      	str	r2, [r7, #8]
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	4618      	mov	r0, r3
 800351a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	3301      	adds	r3, #1
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	429a      	cmp	r2, r3
 800352a:	dbf1      	blt.n	8003510 <_write+0x12>
  }
  return len;
 800352c:	687b      	ldr	r3, [r7, #4]
}
 800352e:	4618      	mov	r0, r3
 8003530:	3718      	adds	r7, #24
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <_close>:

int _close(int file)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800353e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003542:	4618      	mov	r0, r3
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr

0800354e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800354e:	b480      	push	{r7}
 8003550:	b083      	sub	sp, #12
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
 8003556:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800355e:	605a      	str	r2, [r3, #4]
  return 0;
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	370c      	adds	r7, #12
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr

0800356e <_isatty>:

int _isatty(int file)
{
 800356e:	b480      	push	{r7}
 8003570:	b083      	sub	sp, #12
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003576:	2301      	movs	r3, #1
}
 8003578:	4618      	mov	r0, r3
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3714      	adds	r7, #20
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
	...

080035a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035a8:	4a14      	ldr	r2, [pc, #80]	; (80035fc <_sbrk+0x5c>)
 80035aa:	4b15      	ldr	r3, [pc, #84]	; (8003600 <_sbrk+0x60>)
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035b4:	4b13      	ldr	r3, [pc, #76]	; (8003604 <_sbrk+0x64>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d102      	bne.n	80035c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035bc:	4b11      	ldr	r3, [pc, #68]	; (8003604 <_sbrk+0x64>)
 80035be:	4a12      	ldr	r2, [pc, #72]	; (8003608 <_sbrk+0x68>)
 80035c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035c2:	4b10      	ldr	r3, [pc, #64]	; (8003604 <_sbrk+0x64>)
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4413      	add	r3, r2
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d207      	bcs.n	80035e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035d0:	f006 f906 	bl	80097e0 <__errno>
 80035d4:	4603      	mov	r3, r0
 80035d6:	220c      	movs	r2, #12
 80035d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035da:	f04f 33ff 	mov.w	r3, #4294967295
 80035de:	e009      	b.n	80035f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035e0:	4b08      	ldr	r3, [pc, #32]	; (8003604 <_sbrk+0x64>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035e6:	4b07      	ldr	r3, [pc, #28]	; (8003604 <_sbrk+0x64>)
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4413      	add	r3, r2
 80035ee:	4a05      	ldr	r2, [pc, #20]	; (8003604 <_sbrk+0x64>)
 80035f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035f2:	68fb      	ldr	r3, [r7, #12]
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3718      	adds	r7, #24
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	20010000 	.word	0x20010000
 8003600:	00000400 	.word	0x00000400
 8003604:	20000394 	.word	0x20000394
 8003608:	20000da0 	.word	0x20000da0

0800360c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003610:	4b06      	ldr	r3, [pc, #24]	; (800362c <SystemInit+0x20>)
 8003612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003616:	4a05      	ldr	r2, [pc, #20]	; (800362c <SystemInit+0x20>)
 8003618:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800361c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003620:	bf00      	nop
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	e000ed00 	.word	0xe000ed00

08003630 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003630:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003668 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003634:	f7ff ffea 	bl	800360c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */

  ldr r0, =_sdata
 8003638:	480c      	ldr	r0, [pc, #48]	; (800366c <LoopForever+0x6>)
  ldr r1, =_edata
 800363a:	490d      	ldr	r1, [pc, #52]	; (8003670 <LoopForever+0xa>)
  ldr r2, =_sidata
 800363c:	4a0d      	ldr	r2, [pc, #52]	; (8003674 <LoopForever+0xe>)
  movs r3, #0
 800363e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003640:	e002      	b.n	8003648 <LoopCopyDataInit>

08003642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003646:	3304      	adds	r3, #4

08003648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800364a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800364c:	d3f9      	bcc.n	8003642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800364e:	4a0a      	ldr	r2, [pc, #40]	; (8003678 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003650:	4c0a      	ldr	r4, [pc, #40]	; (800367c <LoopForever+0x16>)
  movs r3, #0
 8003652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003654:	e001      	b.n	800365a <LoopFillZerobss>

08003656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003658:	3204      	adds	r2, #4

0800365a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800365a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800365c:	d3fb      	bcc.n	8003656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800365e:	f006 f8c5 	bl	80097ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003662:	f7fd fd83 	bl	800116c <main>

08003666 <LoopForever>:

LoopForever:
    b LoopForever
 8003666:	e7fe      	b.n	8003666 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003668:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800366c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003670:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003674:	0800ced4 	.word	0x0800ced4
  ldr r2, =_sbss
 8003678:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800367c:	20000d9c 	.word	0x20000d9c

08003680 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003680:	e7fe      	b.n	8003680 <ADC1_IRQHandler>

08003682 <LL_LPUART_EnableInStopMode>:
{
 8003682:	b480      	push	{r7}
 8003684:	b089      	sub	sp, #36	; 0x24
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(LPUARTx->CR1, USART_CR1_UESM);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	e853 3f00 	ldrex	r3, [r3]
 8003694:	60bb      	str	r3, [r7, #8]
   return(result);
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	f043 0302 	orr.w	r3, r3, #2
 800369c:	61fb      	str	r3, [r7, #28]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	69fa      	ldr	r2, [r7, #28]
 80036a2:	61ba      	str	r2, [r7, #24]
 80036a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a6:	6979      	ldr	r1, [r7, #20]
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	e841 2300 	strex	r3, r2, [r1]
 80036ae:	613b      	str	r3, [r7, #16]
   return(result);
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1e9      	bne.n	800368a <LL_LPUART_EnableInStopMode+0x8>
}
 80036b6:	bf00      	nop
 80036b8:	bf00      	nop
 80036ba:	3724      	adds	r7, #36	; 0x24
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <LL_LPUART_IsActiveFlag_RXNE>:
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	69db      	ldr	r3, [r3, #28]
 80036d0:	f003 0320 	and.w	r3, r3, #32
 80036d4:	2b20      	cmp	r3, #32
 80036d6:	d101      	bne.n	80036dc <LL_LPUART_IsActiveFlag_RXNE+0x18>
 80036d8:	2301      	movs	r3, #1
 80036da:	e000      	b.n	80036de <LL_LPUART_IsActiveFlag_RXNE+0x1a>
 80036dc:	2300      	movs	r3, #0
}
 80036de:	4618      	mov	r0, r3
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr

080036ea <LL_LPUART_IsActiveFlag_REACK>:
{
 80036ea:	b480      	push	{r7}
 80036ec:	b083      	sub	sp, #12
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	69db      	ldr	r3, [r3, #28]
 80036f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036fe:	d101      	bne.n	8003704 <LL_LPUART_IsActiveFlag_REACK+0x1a>
 8003700:	2301      	movs	r3, #1
 8003702:	e000      	b.n	8003706 <LL_LPUART_IsActiveFlag_REACK+0x1c>
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	370c      	adds	r7, #12
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr

08003712 <LL_LPUART_ClearFlag_ORE>:
{
 8003712:	b480      	push	{r7}
 8003714:	b083      	sub	sp, #12
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_ORECF);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2208      	movs	r2, #8
 800371e:	621a      	str	r2, [r3, #32]
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <LL_LPUART_ClearFlag_WKUP>:
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_WUCF);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800373a:	621a      	str	r2, [r3, #32]
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <LL_LPUART_EnableIT_WKUP>:
{
 8003748:	b480      	push	{r7}
 800374a:	b089      	sub	sp, #36	; 0x24
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(LPUARTx->CR3, USART_CR3_WUFIE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	3308      	adds	r3, #8
 8003754:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	e853 3f00 	ldrex	r3, [r3]
 800375c:	60bb      	str	r3, [r7, #8]
   return(result);
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003764:	61fb      	str	r3, [r7, #28]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	3308      	adds	r3, #8
 800376a:	69fa      	ldr	r2, [r7, #28]
 800376c:	61ba      	str	r2, [r7, #24]
 800376e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003770:	6979      	ldr	r1, [r7, #20]
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	e841 2300 	strex	r3, r2, [r1]
 8003778:	613b      	str	r3, [r7, #16]
   return(result);
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1e7      	bne.n	8003750 <LL_LPUART_EnableIT_WKUP+0x8>
}
 8003780:	bf00      	nop
 8003782:	bf00      	nop
 8003784:	3724      	adds	r7, #36	; 0x24
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr

0800378e <LL_LPUART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_LPUART_ReceiveData8
  * @param  LPUARTx LPUART Instance
  * @retval Time Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_LPUART_ReceiveData8(const USART_TypeDef *LPUARTx)
{
 800378e:	b480      	push	{r7}
 8003790:	b083      	sub	sp, #12
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(LPUARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800379a:	b29b      	uxth	r3, r3
 800379c:	b2db      	uxtb	r3, r3
}
 800379e:	4618      	mov	r0, r3
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
	...

080037ac <GNSS_getYear>:
static void GNSS_Set_Power(enum GNSS_rate);
static void LPUART_Transmit(uint8_t *pData, uint16_t Size, uint32_t Timeout);

//Functions
//Time
uint16_t GNSS_getYear() {
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
	return ubx_nav_pvt.year;
 80037b0:	4b03      	ldr	r3, [pc, #12]	; (80037c0 <GNSS_getYear+0x14>)
 80037b2:	889b      	ldrh	r3, [r3, #4]
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	2000040c 	.word	0x2000040c

080037c4 <GNSS_getMonth>:
uint8_t GNSS_getMonth() {
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
	return ubx_nav_pvt.month;
 80037c8:	4b03      	ldr	r3, [pc, #12]	; (80037d8 <GNSS_getMonth+0x14>)
 80037ca:	799b      	ldrb	r3, [r3, #6]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop
 80037d8:	2000040c 	.word	0x2000040c

080037dc <GNSS_getDay>:
uint8_t GNSS_getDay() {
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
	return ubx_nav_pvt.day;
 80037e0:	4b03      	ldr	r3, [pc, #12]	; (80037f0 <GNSS_getDay+0x14>)
 80037e2:	79db      	ldrb	r3, [r3, #7]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	2000040c 	.word	0x2000040c

080037f4 <GNSS_getHour>:
uint8_t GNSS_getHour() {
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0
	return ubx_nav_pvt.hour;
 80037f8:	4b03      	ldr	r3, [pc, #12]	; (8003808 <GNSS_getHour+0x14>)
 80037fa:	7a1b      	ldrb	r3, [r3, #8]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	2000040c 	.word	0x2000040c

0800380c <GNSS_getMin>:
uint8_t GNSS_getMin() {
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
	return ubx_nav_pvt.min;
 8003810:	4b03      	ldr	r3, [pc, #12]	; (8003820 <GNSS_getMin+0x14>)
 8003812:	7a5b      	ldrb	r3, [r3, #9]
}
 8003814:	4618      	mov	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	2000040c 	.word	0x2000040c

08003824 <GNSS_getSec>:
uint8_t GNSS_getSec() {
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
	return ubx_nav_pvt.sec;
 8003828:	4b03      	ldr	r3, [pc, #12]	; (8003838 <GNSS_getSec+0x14>)
 800382a:	7a9b      	ldrb	r3, [r3, #10]
}
 800382c:	4618      	mov	r0, r3
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	2000040c 	.word	0x2000040c
 800383c:	00000000 	.word	0x00000000

08003840 <getLat>:

//Location
float getLat() {
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
	return ((float) ubx_nav_pvt.lat_deg) * 1e-7;
 8003844:	4b10      	ldr	r3, [pc, #64]	; (8003888 <getLat+0x48>)
 8003846:	69db      	ldr	r3, [r3, #28]
 8003848:	ee07 3a90 	vmov	s15, r3
 800384c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003850:	ee17 0a90 	vmov	r0, s15
 8003854:	f7fc fe78 	bl	8000548 <__aeabi_f2d>
 8003858:	a309      	add	r3, pc, #36	; (adr r3, 8003880 <getLat+0x40>)
 800385a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385e:	f7fc fecb 	bl	80005f8 <__aeabi_dmul>
 8003862:	4602      	mov	r2, r0
 8003864:	460b      	mov	r3, r1
 8003866:	4610      	mov	r0, r2
 8003868:	4619      	mov	r1, r3
 800386a:	f7fd f99d 	bl	8000ba8 <__aeabi_d2f>
 800386e:	4603      	mov	r3, r0
 8003870:	ee07 3a90 	vmov	s15, r3
}
 8003874:	eeb0 0a67 	vmov.f32	s0, s15
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	f3af 8000 	nop.w
 8003880:	9abcaf48 	.word	0x9abcaf48
 8003884:	3e7ad7f2 	.word	0x3e7ad7f2
 8003888:	2000040c 	.word	0x2000040c
 800388c:	00000000 	.word	0x00000000

08003890 <getLong>:

float getLong() {
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
	return ((float) ubx_nav_pvt.lon_deg) * 1e-7;
 8003894:	4b10      	ldr	r3, [pc, #64]	; (80038d8 <getLong+0x48>)
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	ee07 3a90 	vmov	s15, r3
 800389c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038a0:	ee17 0a90 	vmov	r0, s15
 80038a4:	f7fc fe50 	bl	8000548 <__aeabi_f2d>
 80038a8:	a309      	add	r3, pc, #36	; (adr r3, 80038d0 <getLong+0x40>)
 80038aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ae:	f7fc fea3 	bl	80005f8 <__aeabi_dmul>
 80038b2:	4602      	mov	r2, r0
 80038b4:	460b      	mov	r3, r1
 80038b6:	4610      	mov	r0, r2
 80038b8:	4619      	mov	r1, r3
 80038ba:	f7fd f975 	bl	8000ba8 <__aeabi_d2f>
 80038be:	4603      	mov	r3, r0
 80038c0:	ee07 3a90 	vmov	s15, r3
}
 80038c4:	eeb0 0a67 	vmov.f32	s0, s15
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	f3af 8000 	nop.w
 80038d0:	9abcaf48 	.word	0x9abcaf48
 80038d4:	3e7ad7f2 	.word	0x3e7ad7f2
 80038d8:	2000040c 	.word	0x2000040c
 80038dc:	00000000 	.word	0x00000000

080038e0 <getHAcc>:

float getHAcc() {
 80038e0:	b580      	push	{r7, lr}
 80038e2:	af00      	add	r7, sp, #0
	return (float)ubx_nav_pvt.hacc * 1e-3;
 80038e4:	4b10      	ldr	r3, [pc, #64]	; (8003928 <getHAcc+0x48>)
 80038e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e8:	ee07 3a90 	vmov	s15, r3
 80038ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038f0:	ee17 0a90 	vmov	r0, s15
 80038f4:	f7fc fe28 	bl	8000548 <__aeabi_f2d>
 80038f8:	a309      	add	r3, pc, #36	; (adr r3, 8003920 <getHAcc+0x40>)
 80038fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fe:	f7fc fe7b 	bl	80005f8 <__aeabi_dmul>
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	4610      	mov	r0, r2
 8003908:	4619      	mov	r1, r3
 800390a:	f7fd f94d 	bl	8000ba8 <__aeabi_d2f>
 800390e:	4603      	mov	r3, r0
 8003910:	ee07 3a90 	vmov	s15, r3
}
 8003914:	eeb0 0a67 	vmov.f32	s0, s15
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	f3af 8000 	nop.w
 8003920:	d2f1a9fc 	.word	0xd2f1a9fc
 8003924:	3f50624d 	.word	0x3f50624d
 8003928:	2000040c 	.word	0x2000040c

0800392c <getGroundSpeed_kph>:

uint8_t getGroundSpeed_kph() {
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
	uint32_t returnSpeed = ((ubx_nav_pvt.gspeed / 1000) * 3600) / 1000; // km/h
 8003932:	4b10      	ldr	r3, [pc, #64]	; (8003974 <getGroundSpeed_kph+0x48>)
 8003934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003936:	4a10      	ldr	r2, [pc, #64]	; (8003978 <getGroundSpeed_kph+0x4c>)
 8003938:	fb82 1203 	smull	r1, r2, r2, r3
 800393c:	1192      	asrs	r2, r2, #6
 800393e:	17db      	asrs	r3, r3, #31
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8003946:	fb02 f303 	mul.w	r3, r2, r3
 800394a:	4a0b      	ldr	r2, [pc, #44]	; (8003978 <getGroundSpeed_kph+0x4c>)
 800394c:	fb82 1203 	smull	r1, r2, r2, r3
 8003950:	1192      	asrs	r2, r2, #6
 8003952:	17db      	asrs	r3, r3, #31
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	607b      	str	r3, [r7, #4]
	if (returnSpeed > 255) {
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2bff      	cmp	r3, #255	; 0xff
 800395c:	d901      	bls.n	8003962 <getGroundSpeed_kph+0x36>
		return (uint8_t) 255;
 800395e:	23ff      	movs	r3, #255	; 0xff
 8003960:	e001      	b.n	8003966 <getGroundSpeed_kph+0x3a>
	}
	return (uint8_t) (returnSpeed);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	b2db      	uxtb	r3, r3
}
 8003966:	4618      	mov	r0, r3
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	2000040c 	.word	0x2000040c
 8003978:	10624dd3 	.word	0x10624dd3

0800397c <getMotionHeading_deg>:
uint8_t getMotionHeading_deg() {
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
	return (uint8_t) (ubx_nav_pvt.headmot / 10000UL);
 8003980:	4b06      	ldr	r3, [pc, #24]	; (800399c <getMotionHeading_deg+0x20>)
 8003982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003984:	461a      	mov	r2, r3
 8003986:	4b06      	ldr	r3, [pc, #24]	; (80039a0 <getMotionHeading_deg+0x24>)
 8003988:	fba3 2302 	umull	r2, r3, r3, r2
 800398c:	0b5b      	lsrs	r3, r3, #13
 800398e:	b2db      	uxtb	r3, r3
}
 8003990:	4618      	mov	r0, r3
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	2000040c 	.word	0x2000040c
 80039a0:	d1b71759 	.word	0xd1b71759

080039a4 <getNumSatellites>:

//Status
uint8_t getNumSatellites() {
 80039a4:	b480      	push	{r7}
 80039a6:	af00      	add	r7, sp, #0
	return ubx_nav_pvt.numsv;
 80039a8:	4b03      	ldr	r3, [pc, #12]	; (80039b8 <getNumSatellites+0x14>)
 80039aa:	7ddb      	ldrb	r3, [r3, #23]
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	2000040c 	.word	0x2000040c

080039bc <isTimeFullyResolved>:

bool isGnssFixOk() {
	return ubx_nav_pvt.flags & gnssFixOKmask;
}

bool isTimeFullyResolved() {
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
	return ubx_nav_pvt.valid & timeFullyResolved;
 80039c0:	4b06      	ldr	r3, [pc, #24]	; (80039dc <isTimeFullyResolved+0x20>)
 80039c2:	7adb      	ldrb	r3, [r3, #11]
 80039c4:	f003 0304 	and.w	r3, r3, #4
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	bf14      	ite	ne
 80039cc:	2301      	movne	r3, #1
 80039ce:	2300      	moveq	r3, #0
 80039d0:	b2db      	uxtb	r3, r3
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	2000040c 	.word	0x2000040c

080039e0 <GNSS_Prep_Stop>:

void GNSS_Prep_Stop() {
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
	while (LL_LPUART_IsActiveFlag_RXNE(LPUART1)) { //Empty RX buffer
 80039e4:	e006      	b.n	80039f4 <GNSS_Prep_Stop+0x14>
		parse(LL_LPUART_ReceiveData8(LPUART1));
 80039e6:	4811      	ldr	r0, [pc, #68]	; (8003a2c <GNSS_Prep_Stop+0x4c>)
 80039e8:	f7ff fed1 	bl	800378e <LL_LPUART_ReceiveData8>
 80039ec:	4603      	mov	r3, r0
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 f856 	bl	8003aa0 <parse>
	while (LL_LPUART_IsActiveFlag_RXNE(LPUART1)) { //Empty RX buffer
 80039f4:	480d      	ldr	r0, [pc, #52]	; (8003a2c <GNSS_Prep_Stop+0x4c>)
 80039f6:	f7ff fe65 	bl	80036c4 <LL_LPUART_IsActiveFlag_RXNE>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1f2      	bne.n	80039e6 <GNSS_Prep_Stop+0x6>
	}
	LL_LPUART_ClearFlag_ORE(LPUART1);
 8003a00:	480a      	ldr	r0, [pc, #40]	; (8003a2c <GNSS_Prep_Stop+0x4c>)
 8003a02:	f7ff fe86 	bl	8003712 <LL_LPUART_ClearFlag_ORE>
	/* Make sure that LPUART is ready to receive */
	while (LL_LPUART_IsActiveFlag_REACK(LPUART1) == 0) {
 8003a06:	bf00      	nop
 8003a08:	4808      	ldr	r0, [pc, #32]	; (8003a2c <GNSS_Prep_Stop+0x4c>)
 8003a0a:	f7ff fe6e 	bl	80036ea <LL_LPUART_IsActiveFlag_REACK>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d0f9      	beq.n	8003a08 <GNSS_Prep_Stop+0x28>
	}
	LL_LPUART_ClearFlag_WKUP(LPUART1);
 8003a14:	4805      	ldr	r0, [pc, #20]	; (8003a2c <GNSS_Prep_Stop+0x4c>)
 8003a16:	f7ff fe89 	bl	800372c <LL_LPUART_ClearFlag_WKUP>
	LL_LPUART_EnableIT_WKUP(LPUART1);
 8003a1a:	4804      	ldr	r0, [pc, #16]	; (8003a2c <GNSS_Prep_Stop+0x4c>)
 8003a1c:	f7ff fe94 	bl	8003748 <LL_LPUART_EnableIT_WKUP>
	LL_LPUART_EnableInStopMode(LPUART1);
 8003a20:	4802      	ldr	r0, [pc, #8]	; (8003a2c <GNSS_Prep_Stop+0x4c>)
 8003a22:	f7ff fe2e 	bl	8003682 <LL_LPUART_EnableInStopMode>
}
 8003a26:	bf00      	nop
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40008000 	.word	0x40008000

08003a30 <Checksum>:
	LPUART_Transmit((uint8_t*) &UBX_CFG_PWR_STNBY, sizeof(UBX_CFG_PWR_STNBY), HAL_MAX_DELAY);
	HAL_GPIO_WritePin(GNSS_EXT_GPIO_Port, GNSS_EXT_Pin, GPIO_PIN_RESET);
}

//Parsing
uint16_t Checksum(uint8_t *data, uint16_t len) {
 8003a30:	b480      	push	{r7}
 8003a32:	b085      	sub	sp, #20
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	460b      	mov	r3, r1
 8003a3a:	807b      	strh	r3, [r7, #2]
	if (!data) {
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <Checksum+0x16>
		return 0;
 8003a42:	2300      	movs	r3, #0
 8003a44:	e024      	b.n	8003a90 <Checksum+0x60>
	}
	uint8_t checksum_buffer[2] = { 0, 0 };
 8003a46:	2300      	movs	r3, #0
 8003a48:	813b      	strh	r3, [r7, #8]
	for (unsigned int i = 0; i < len; i++) {
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	60fb      	str	r3, [r7, #12]
 8003a4e:	e00f      	b.n	8003a70 <Checksum+0x40>
		checksum_buffer[0] += data[i];
 8003a50:	7a3a      	ldrb	r2, [r7, #8]
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	440b      	add	r3, r1
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	4413      	add	r3, r2
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	723b      	strb	r3, [r7, #8]
		checksum_buffer[1] += checksum_buffer[0];
 8003a60:	7a7a      	ldrb	r2, [r7, #9]
 8003a62:	7a3b      	ldrb	r3, [r7, #8]
 8003a64:	4413      	add	r3, r2
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	727b      	strb	r3, [r7, #9]
	for (unsigned int i = 0; i < len; i++) {
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	60fb      	str	r3, [r7, #12]
 8003a70:	887b      	ldrh	r3, [r7, #2]
 8003a72:	68fa      	ldr	r2, [r7, #12]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d3eb      	bcc.n	8003a50 <Checksum+0x20>
	}
	return ((uint16_t) checksum_buffer_[1]) << 8 | checksum_buffer_[0];
 8003a78:	4b08      	ldr	r3, [pc, #32]	; (8003a9c <Checksum+0x6c>)
 8003a7a:	785b      	ldrb	r3, [r3, #1]
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	021b      	lsls	r3, r3, #8
 8003a80:	b21a      	sxth	r2, r3
 8003a82:	4b06      	ldr	r3, [pc, #24]	; (8003a9c <Checksum+0x6c>)
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	b21b      	sxth	r3, r3
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	b21b      	sxth	r3, r3
 8003a8e:	b29b      	uxth	r3, r3
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3714      	adds	r7, #20
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr
 8003a9c:	200003a8 	.word	0x200003a8

08003aa0 <parse>:

void parse(uint8_t byte_read) {
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	71fb      	strb	r3, [r7, #7]
	/* Identify the packet header */
	if (parser_pos_ < 2) {
 8003aaa:	4b91      	ldr	r3, [pc, #580]	; (8003cf0 <parse+0x250>)
 8003aac:	881b      	ldrh	r3, [r3, #0]
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d814      	bhi.n	8003ade <parse+0x3e>
		if (byte_read == UBX_HEADER_[parser_pos_]) {
 8003ab4:	4b8e      	ldr	r3, [pc, #568]	; (8003cf0 <parse+0x250>)
 8003ab6:	881b      	ldrh	r3, [r3, #0]
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	461a      	mov	r2, r3
 8003abc:	4b8d      	ldr	r3, [pc, #564]	; (8003cf4 <parse+0x254>)
 8003abe:	5c9b      	ldrb	r3, [r3, r2]
 8003ac0:	79fa      	ldrb	r2, [r7, #7]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d107      	bne.n	8003ad6 <parse+0x36>
			parser_pos_++;
 8003ac6:	4b8a      	ldr	r3, [pc, #552]	; (8003cf0 <parse+0x250>)
 8003ac8:	881b      	ldrh	r3, [r3, #0]
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	3301      	adds	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	4b87      	ldr	r3, [pc, #540]	; (8003cf0 <parse+0x250>)
 8003ad2:	801a      	strh	r2, [r3, #0]
 8003ad4:	e108      	b.n	8003ce8 <parse+0x248>
		} else {
			parser_pos_ = 0;
 8003ad6:	4b86      	ldr	r3, [pc, #536]	; (8003cf0 <parse+0x250>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	801a      	strh	r2, [r3, #0]
 8003adc:	e104      	b.n	8003ce8 <parse+0x248>
		}
		/* Message class */
	} else if (parser_pos_ == 2) {
 8003ade:	4b84      	ldr	r3, [pc, #528]	; (8003cf0 <parse+0x250>)
 8003ae0:	881b      	ldrh	r3, [r3, #0]
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d116      	bne.n	8003b16 <parse+0x76>
		if (byte_read == UBX_NAV_CLASS_) {
 8003ae8:	2201      	movs	r2, #1
 8003aea:	79fb      	ldrb	r3, [r7, #7]
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d10e      	bne.n	8003b0e <parse+0x6e>
			pvt_buffer_[parser_pos_ - sizeof(UBX_HEADER_)] = byte_read;
 8003af0:	4b7f      	ldr	r3, [pc, #508]	; (8003cf0 <parse+0x250>)
 8003af2:	881b      	ldrh	r3, [r3, #0]
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	3b02      	subs	r3, #2
 8003af8:	497f      	ldr	r1, [pc, #508]	; (8003cf8 <parse+0x258>)
 8003afa:	79fa      	ldrb	r2, [r7, #7]
 8003afc:	54ca      	strb	r2, [r1, r3]
			parser_pos_++;
 8003afe:	4b7c      	ldr	r3, [pc, #496]	; (8003cf0 <parse+0x250>)
 8003b00:	881b      	ldrh	r3, [r3, #0]
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	3301      	adds	r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	4b79      	ldr	r3, [pc, #484]	; (8003cf0 <parse+0x250>)
 8003b0a:	801a      	strh	r2, [r3, #0]
 8003b0c:	e0ec      	b.n	8003ce8 <parse+0x248>
		} else {
			parser_pos_ = 0;
 8003b0e:	4b78      	ldr	r3, [pc, #480]	; (8003cf0 <parse+0x250>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	801a      	strh	r2, [r3, #0]
 8003b14:	e0e8      	b.n	8003ce8 <parse+0x248>
		}
		/* Message ID */
	} else if (parser_pos_ == 3) {
 8003b16:	4b76      	ldr	r3, [pc, #472]	; (8003cf0 <parse+0x250>)
 8003b18:	881b      	ldrh	r3, [r3, #0]
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d116      	bne.n	8003b4e <parse+0xae>
		if (byte_read == UBX_NAV_PVT) {
 8003b20:	2207      	movs	r2, #7
 8003b22:	79fb      	ldrb	r3, [r7, #7]
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d10e      	bne.n	8003b46 <parse+0xa6>
			pvt_buffer_[parser_pos_ - sizeof(UBX_HEADER_)] = byte_read;
 8003b28:	4b71      	ldr	r3, [pc, #452]	; (8003cf0 <parse+0x250>)
 8003b2a:	881b      	ldrh	r3, [r3, #0]
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	3b02      	subs	r3, #2
 8003b30:	4971      	ldr	r1, [pc, #452]	; (8003cf8 <parse+0x258>)
 8003b32:	79fa      	ldrb	r2, [r7, #7]
 8003b34:	54ca      	strb	r2, [r1, r3]
			parser_pos_++;
 8003b36:	4b6e      	ldr	r3, [pc, #440]	; (8003cf0 <parse+0x250>)
 8003b38:	881b      	ldrh	r3, [r3, #0]
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	4b6b      	ldr	r3, [pc, #428]	; (8003cf0 <parse+0x250>)
 8003b42:	801a      	strh	r2, [r3, #0]
 8003b44:	e0d0      	b.n	8003ce8 <parse+0x248>
		} else {
			parser_pos_ = 0;
 8003b46:	4b6a      	ldr	r3, [pc, #424]	; (8003cf0 <parse+0x250>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	801a      	strh	r2, [r3, #0]
 8003b4c:	e0cc      	b.n	8003ce8 <parse+0x248>
		}
		/* Messgae length */
	} else if (parser_pos_ == 4) {
 8003b4e:	4b68      	ldr	r3, [pc, #416]	; (8003cf0 <parse+0x250>)
 8003b50:	881b      	ldrh	r3, [r3, #0]
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	2b04      	cmp	r3, #4
 8003b56:	d111      	bne.n	8003b7c <parse+0xdc>
		msg_len_buffer_[0] = byte_read;
 8003b58:	4a68      	ldr	r2, [pc, #416]	; (8003cfc <parse+0x25c>)
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	7013      	strb	r3, [r2, #0]
		pvt_buffer_[parser_pos_ - sizeof(UBX_HEADER_)] = byte_read;
 8003b5e:	4b64      	ldr	r3, [pc, #400]	; (8003cf0 <parse+0x250>)
 8003b60:	881b      	ldrh	r3, [r3, #0]
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	3b02      	subs	r3, #2
 8003b66:	4964      	ldr	r1, [pc, #400]	; (8003cf8 <parse+0x258>)
 8003b68:	79fa      	ldrb	r2, [r7, #7]
 8003b6a:	54ca      	strb	r2, [r1, r3]
		parser_pos_++;
 8003b6c:	4b60      	ldr	r3, [pc, #384]	; (8003cf0 <parse+0x250>)
 8003b6e:	881b      	ldrh	r3, [r3, #0]
 8003b70:	b29b      	uxth	r3, r3
 8003b72:	3301      	adds	r3, #1
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	4b5e      	ldr	r3, [pc, #376]	; (8003cf0 <parse+0x250>)
 8003b78:	801a      	strh	r2, [r3, #0]
 8003b7a:	e0b5      	b.n	8003ce8 <parse+0x248>
		/* Message length */
	} else if (parser_pos_ == 5) {
 8003b7c:	4b5c      	ldr	r3, [pc, #368]	; (8003cf0 <parse+0x250>)
 8003b7e:	881b      	ldrh	r3, [r3, #0]
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	2b05      	cmp	r3, #5
 8003b84:	d12a      	bne.n	8003bdc <parse+0x13c>
		msg_len_buffer_[1] = byte_read;
 8003b86:	4a5d      	ldr	r2, [pc, #372]	; (8003cfc <parse+0x25c>)
 8003b88:	79fb      	ldrb	r3, [r7, #7]
 8003b8a:	7053      	strb	r3, [r2, #1]
		msg_len_ = ((uint16_t) msg_len_buffer_[1]) << 8 | msg_len_buffer_[0];
 8003b8c:	4b5b      	ldr	r3, [pc, #364]	; (8003cfc <parse+0x25c>)
 8003b8e:	785b      	ldrb	r3, [r3, #1]
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	021b      	lsls	r3, r3, #8
 8003b94:	b21a      	sxth	r2, r3
 8003b96:	4b59      	ldr	r3, [pc, #356]	; (8003cfc <parse+0x25c>)
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	b21b      	sxth	r3, r3
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	b21b      	sxth	r3, r3
 8003ba2:	b29a      	uxth	r2, r3
 8003ba4:	4b56      	ldr	r3, [pc, #344]	; (8003d00 <parse+0x260>)
 8003ba6:	801a      	strh	r2, [r3, #0]
		pvt_buffer_[parser_pos_ - sizeof(UBX_HEADER_)] = byte_read;
 8003ba8:	4b51      	ldr	r3, [pc, #324]	; (8003cf0 <parse+0x250>)
 8003baa:	881b      	ldrh	r3, [r3, #0]
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	3b02      	subs	r3, #2
 8003bb0:	4951      	ldr	r1, [pc, #324]	; (8003cf8 <parse+0x258>)
 8003bb2:	79fa      	ldrb	r2, [r7, #7]
 8003bb4:	54ca      	strb	r2, [r1, r3]
		if (msg_len_ == UBX_PVT_LEN_) {
 8003bb6:	235c      	movs	r3, #92	; 0x5c
 8003bb8:	b29a      	uxth	r2, r3
 8003bba:	4b51      	ldr	r3, [pc, #324]	; (8003d00 <parse+0x260>)
 8003bbc:	881b      	ldrh	r3, [r3, #0]
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d107      	bne.n	8003bd4 <parse+0x134>
			parser_pos_++;
 8003bc4:	4b4a      	ldr	r3, [pc, #296]	; (8003cf0 <parse+0x250>)
 8003bc6:	881b      	ldrh	r3, [r3, #0]
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	3301      	adds	r3, #1
 8003bcc:	b29a      	uxth	r2, r3
 8003bce:	4b48      	ldr	r3, [pc, #288]	; (8003cf0 <parse+0x250>)
 8003bd0:	801a      	strh	r2, [r3, #0]
		} else {
			parser_pos_ = 0;
		}
		return;
 8003bd2:	e089      	b.n	8003ce8 <parse+0x248>
			parser_pos_ = 0;
 8003bd4:	4b46      	ldr	r3, [pc, #280]	; (8003cf0 <parse+0x250>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	801a      	strh	r2, [r3, #0]
		return;
 8003bda:	e085      	b.n	8003ce8 <parse+0x248>
		/* Message payload */
	} else if (parser_pos_ < (msg_len_ + UBX_HEADER_LEN_)) {
 8003bdc:	4b44      	ldr	r3, [pc, #272]	; (8003cf0 <parse+0x250>)
 8003bde:	881b      	ldrh	r3, [r3, #0]
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	461a      	mov	r2, r3
 8003be4:	4b46      	ldr	r3, [pc, #280]	; (8003d00 <parse+0x260>)
 8003be6:	881b      	ldrh	r3, [r3, #0]
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	4619      	mov	r1, r3
 8003bec:	2306      	movs	r3, #6
 8003bee:	440b      	add	r3, r1
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	da0e      	bge.n	8003c12 <parse+0x172>
		pvt_buffer_[parser_pos_ - sizeof(UBX_HEADER_)] = byte_read;
 8003bf4:	4b3e      	ldr	r3, [pc, #248]	; (8003cf0 <parse+0x250>)
 8003bf6:	881b      	ldrh	r3, [r3, #0]
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	3b02      	subs	r3, #2
 8003bfc:	493e      	ldr	r1, [pc, #248]	; (8003cf8 <parse+0x258>)
 8003bfe:	79fa      	ldrb	r2, [r7, #7]
 8003c00:	54ca      	strb	r2, [r1, r3]
		parser_pos_++;
 8003c02:	4b3b      	ldr	r3, [pc, #236]	; (8003cf0 <parse+0x250>)
 8003c04:	881b      	ldrh	r3, [r3, #0]
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	3301      	adds	r3, #1
 8003c0a:	b29a      	uxth	r2, r3
 8003c0c:	4b38      	ldr	r3, [pc, #224]	; (8003cf0 <parse+0x250>)
 8003c0e:	801a      	strh	r2, [r3, #0]
 8003c10:	e06a      	b.n	8003ce8 <parse+0x248>
		/* Checksum */
	} else if (parser_pos_ == (msg_len_ + UBX_HEADER_LEN_)) {
 8003c12:	4b37      	ldr	r3, [pc, #220]	; (8003cf0 <parse+0x250>)
 8003c14:	881b      	ldrh	r3, [r3, #0]
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	461a      	mov	r2, r3
 8003c1a:	4b39      	ldr	r3, [pc, #228]	; (8003d00 <parse+0x260>)
 8003c1c:	881b      	ldrh	r3, [r3, #0]
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	4619      	mov	r1, r3
 8003c22:	2306      	movs	r3, #6
 8003c24:	440b      	add	r3, r1
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d10a      	bne.n	8003c40 <parse+0x1a0>
		checksum_buffer_[0] = byte_read;
 8003c2a:	4a36      	ldr	r2, [pc, #216]	; (8003d04 <parse+0x264>)
 8003c2c:	79fb      	ldrb	r3, [r7, #7]
 8003c2e:	7013      	strb	r3, [r2, #0]
		parser_pos_++;
 8003c30:	4b2f      	ldr	r3, [pc, #188]	; (8003cf0 <parse+0x250>)
 8003c32:	881b      	ldrh	r3, [r3, #0]
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	3301      	adds	r3, #1
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	4b2d      	ldr	r3, [pc, #180]	; (8003cf0 <parse+0x250>)
 8003c3c:	801a      	strh	r2, [r3, #0]
 8003c3e:	e053      	b.n	8003ce8 <parse+0x248>
	} else {
		checksum_buffer_[1] = byte_read;
 8003c40:	4a30      	ldr	r2, [pc, #192]	; (8003d04 <parse+0x264>)
 8003c42:	79fb      	ldrb	r3, [r7, #7]
 8003c44:	7053      	strb	r3, [r2, #1]
		uint16_t received_checksum = ((uint16_t) checksum_buffer_[1]) << 8 | checksum_buffer_[0];
 8003c46:	4b2f      	ldr	r3, [pc, #188]	; (8003d04 <parse+0x264>)
 8003c48:	785b      	ldrb	r3, [r3, #1]
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	021b      	lsls	r3, r3, #8
 8003c4e:	b21a      	sxth	r2, r3
 8003c50:	4b2c      	ldr	r3, [pc, #176]	; (8003d04 <parse+0x264>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	b21b      	sxth	r3, r3
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	b21b      	sxth	r3, r3
 8003c5c:	81fb      	strh	r3, [r7, #14]
		uint16_t computed_checksum = Checksum(pvt_buffer_, msg_len_ + UBX_HEADER_LEN_);
 8003c5e:	2306      	movs	r3, #6
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	4b27      	ldr	r3, [pc, #156]	; (8003d00 <parse+0x260>)
 8003c64:	881b      	ldrh	r3, [r3, #0]
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	4413      	add	r3, r2
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	4822      	ldr	r0, [pc, #136]	; (8003cf8 <parse+0x258>)
 8003c70:	f7ff fede 	bl	8003a30 <Checksum>
 8003c74:	4603      	mov	r3, r0
 8003c76:	81bb      	strh	r3, [r7, #12]
		if (computed_checksum == received_checksum) {
 8003c78:	89ba      	ldrh	r2, [r7, #12]
 8003c7a:	89fb      	ldrh	r3, [r7, #14]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d130      	bne.n	8003ce2 <parse+0x242>
			if (pvt_buffer_[20 + UBX_PAYLOAD_OFFSET_] >= FIX_2D) {
 8003c80:	2304      	movs	r3, #4
 8003c82:	3314      	adds	r3, #20
 8003c84:	4a1c      	ldr	r2, [pc, #112]	; (8003cf8 <parse+0x258>)
 8003c86:	5cd3      	ldrb	r3, [r2, r3]
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d915      	bls.n	8003cba <parse+0x21a>
				memcpy(&ubx_nav_pvt, pvt_buffer_ + UBX_PAYLOAD_OFFSET_, UBX_PVT_LEN_);
 8003c8e:	2304      	movs	r3, #4
 8003c90:	461a      	mov	r2, r3
 8003c92:	4b19      	ldr	r3, [pc, #100]	; (8003cf8 <parse+0x258>)
 8003c94:	4413      	add	r3, r2
 8003c96:	225c      	movs	r2, #92	; 0x5c
 8003c98:	4619      	mov	r1, r3
 8003c9a:	481b      	ldr	r0, [pc, #108]	; (8003d08 <parse+0x268>)
 8003c9c:	f005 fdca 	bl	8009834 <memcpy>
				GNSSlastPacketAge = 0;
 8003ca0:	4b1a      	ldr	r3, [pc, #104]	; (8003d0c <parse+0x26c>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	601a      	str	r2, [r3, #0]
				if (isTimeFullyResolved()) {
 8003ca6:	f7ff fe89 	bl	80039bc <isTimeFullyResolved>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <parse+0x214>
					setTimeGNSS();
 8003cb0:	f7ff f8f8 	bl	8002ea4 <setTimeGNSS>
				}
				GNSSNewData = true;
 8003cb4:	4b16      	ldr	r3, [pc, #88]	; (8003d10 <parse+0x270>)
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	701a      	strb	r2, [r3, #0]
			}
			GNSSAlive = !GNSSAlive;
 8003cba:	4b16      	ldr	r3, [pc, #88]	; (8003d14 <parse+0x274>)
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	bf14      	ite	ne
 8003cc4:	2301      	movne	r3, #1
 8003cc6:	2300      	moveq	r3, #0
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	f083 0301 	eor.w	r3, r3, #1
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	f003 0301 	and.w	r3, r3, #1
 8003cd4:	b2da      	uxtb	r2, r3
 8003cd6:	4b0f      	ldr	r3, [pc, #60]	; (8003d14 <parse+0x274>)
 8003cd8:	701a      	strb	r2, [r3, #0]
			parser_pos_ = 0;
 8003cda:	4b05      	ldr	r3, [pc, #20]	; (8003cf0 <parse+0x250>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	801a      	strh	r2, [r3, #0]
 8003ce0:	e002      	b.n	8003ce8 <parse+0x248>
		} else {
			parser_pos_ = 0;
 8003ce2:	4b03      	ldr	r3, [pc, #12]	; (8003cf0 <parse+0x250>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	801a      	strh	r2, [r3, #0]
		}
	}
}
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	200003a2 	.word	0x200003a2
 8003cf4:	0800cae8 	.word	0x0800cae8
 8003cf8:	200003ac 	.word	0x200003ac
 8003cfc:	200003a4 	.word	0x200003a4
 8003d00:	200003a6 	.word	0x200003a6
 8003d04:	200003a8 	.word	0x200003a8
 8003d08:	2000040c 	.word	0x2000040c
 8003d0c:	2000039c 	.word	0x2000039c
 8003d10:	20000004 	.word	0x20000004
 8003d14:	200003a0 	.word	0x200003a0

08003d18 <LPUART_CharReception_Callback>:

void LPUART_CharReception_Callback(void) {
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0
	while (LL_LPUART_IsActiveFlag_RXNE(LPUART1)) {
 8003d1c:	e006      	b.n	8003d2c <LPUART_CharReception_Callback+0x14>
		parse(LL_LPUART_ReceiveData8(LPUART1));
 8003d1e:	4808      	ldr	r0, [pc, #32]	; (8003d40 <LPUART_CharReception_Callback+0x28>)
 8003d20:	f7ff fd35 	bl	800378e <LL_LPUART_ReceiveData8>
 8003d24:	4603      	mov	r3, r0
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7ff feba 	bl	8003aa0 <parse>
	while (LL_LPUART_IsActiveFlag_RXNE(LPUART1)) {
 8003d2c:	4804      	ldr	r0, [pc, #16]	; (8003d40 <LPUART_CharReception_Callback+0x28>)
 8003d2e:	f7ff fcc9 	bl	80036c4 <LL_LPUART_IsActiveFlag_RXNE>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1f2      	bne.n	8003d1e <LPUART_CharReception_Callback+0x6>
	}
}
 8003d38:	bf00      	nop
 8003d3a:	bf00      	nop
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	40008000 	.word	0x40008000

08003d44 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d4e:	2003      	movs	r0, #3
 8003d50:	f001 fc56 	bl	8005600 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d54:	200f      	movs	r0, #15
 8003d56:	f000 f80d 	bl	8003d74 <HAL_InitTick>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d002      	beq.n	8003d66 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	71fb      	strb	r3, [r7, #7]
 8003d64:	e001      	b.n	8003d6a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003d66:	f7ff f961 	bl	800302c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d6a:	79fb      	ldrb	r3, [r7, #7]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3708      	adds	r7, #8
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003d80:	4b17      	ldr	r3, [pc, #92]	; (8003de0 <HAL_InitTick+0x6c>)
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d023      	beq.n	8003dd0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003d88:	4b16      	ldr	r3, [pc, #88]	; (8003de4 <HAL_InitTick+0x70>)
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	4b14      	ldr	r3, [pc, #80]	; (8003de0 <HAL_InitTick+0x6c>)
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	4619      	mov	r1, r3
 8003d92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d96:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f001 fc63 	bl	800566a <HAL_SYSTICK_Config>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10f      	bne.n	8003dca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b0f      	cmp	r3, #15
 8003dae:	d809      	bhi.n	8003dc4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003db0:	2200      	movs	r2, #0
 8003db2:	6879      	ldr	r1, [r7, #4]
 8003db4:	f04f 30ff 	mov.w	r0, #4294967295
 8003db8:	f001 fc2d 	bl	8005616 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003dbc:	4a0a      	ldr	r2, [pc, #40]	; (8003de8 <HAL_InitTick+0x74>)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6013      	str	r3, [r2, #0]
 8003dc2:	e007      	b.n	8003dd4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
 8003dc8:	e004      	b.n	8003dd4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	73fb      	strb	r3, [r7, #15]
 8003dce:	e001      	b.n	8003dd4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3710      	adds	r7, #16
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	2000000c 	.word	0x2000000c
 8003de4:	20000000 	.word	0x20000000
 8003de8:	20000008 	.word	0x20000008

08003dec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003df0:	4b06      	ldr	r3, [pc, #24]	; (8003e0c <HAL_IncTick+0x20>)
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	461a      	mov	r2, r3
 8003df6:	4b06      	ldr	r3, [pc, #24]	; (8003e10 <HAL_IncTick+0x24>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	4a04      	ldr	r2, [pc, #16]	; (8003e10 <HAL_IncTick+0x24>)
 8003dfe:	6013      	str	r3, [r2, #0]
}
 8003e00:	bf00      	nop
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	2000000c 	.word	0x2000000c
 8003e10:	20000468 	.word	0x20000468

08003e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
  return uwTick;
 8003e18:	4b03      	ldr	r3, [pc, #12]	; (8003e28 <HAL_GetTick+0x14>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop
 8003e28:	20000468 	.word	0x20000468

08003e2c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8003e30:	4b05      	ldr	r3, [pc, #20]	; (8003e48 <HAL_SuspendTick+0x1c>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a04      	ldr	r2, [pc, #16]	; (8003e48 <HAL_SuspendTick+0x1c>)
 8003e36:	f023 0302 	bic.w	r3, r3, #2
 8003e3a:	6013      	str	r3, [r2, #0]
}
 8003e3c:	bf00      	nop
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	e000e010 	.word	0xe000e010

08003e4c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8003e50:	4b05      	ldr	r3, [pc, #20]	; (8003e68 <HAL_ResumeTick+0x1c>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a04      	ldr	r2, [pc, #16]	; (8003e68 <HAL_ResumeTick+0x1c>)
 8003e56:	f043 0302 	orr.w	r3, r3, #2
 8003e5a:	6013      	str	r3, [r2, #0]
}
 8003e5c:	bf00      	nop
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	e000e010 	.word	0xe000e010

08003e6c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	431a      	orrs	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	609a      	str	r2, [r3, #8]
}
 8003e86:	bf00      	nop
 8003e88:	370c      	adds	r7, #12
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr

08003e92 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
 8003e9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	609a      	str	r2, [r3, #8]
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b087      	sub	sp, #28
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
 8003ee0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	3360      	adds	r3, #96	; 0x60
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4413      	add	r3, r2
 8003eee:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	4b08      	ldr	r3, [pc, #32]	; (8003f18 <LL_ADC_SetOffset+0x44>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	430a      	orrs	r2, r1
 8003f02:	4313      	orrs	r3, r2
 8003f04:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003f0c:	bf00      	nop
 8003f0e:	371c      	adds	r7, #28
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr
 8003f18:	03fff000 	.word	0x03fff000

08003f1c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	3360      	adds	r3, #96	; 0x60
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4413      	add	r3, r2
 8003f32:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3714      	adds	r7, #20
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	3360      	adds	r3, #96	; 0x60
 8003f58:	461a      	mov	r2, r3
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4413      	add	r3, r2
 8003f60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	431a      	orrs	r2, r3
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003f72:	bf00      	nop
 8003f74:	371c      	adds	r7, #28
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d101      	bne.n	8003f96 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003f92:	2301      	movs	r3, #1
 8003f94:	e000      	b.n	8003f98 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b087      	sub	sp, #28
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	60b9      	str	r1, [r7, #8]
 8003fae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	3330      	adds	r3, #48	; 0x30
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	0a1b      	lsrs	r3, r3, #8
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	f003 030c 	and.w	r3, r3, #12
 8003fc0:	4413      	add	r3, r2
 8003fc2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	f003 031f 	and.w	r3, r3, #31
 8003fce:	211f      	movs	r1, #31
 8003fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fd4:	43db      	mvns	r3, r3
 8003fd6:	401a      	ands	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	0e9b      	lsrs	r3, r3, #26
 8003fdc:	f003 011f 	and.w	r1, r3, #31
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	f003 031f 	and.w	r3, r3, #31
 8003fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8003fea:	431a      	orrs	r2, r3
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003ff0:	bf00      	nop
 8003ff2:	371c      	adds	r7, #28
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b087      	sub	sp, #28
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	3314      	adds	r3, #20
 800400c:	461a      	mov	r2, r3
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	0e5b      	lsrs	r3, r3, #25
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	f003 0304 	and.w	r3, r3, #4
 8004018:	4413      	add	r3, r2
 800401a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	0d1b      	lsrs	r3, r3, #20
 8004024:	f003 031f 	and.w	r3, r3, #31
 8004028:	2107      	movs	r1, #7
 800402a:	fa01 f303 	lsl.w	r3, r1, r3
 800402e:	43db      	mvns	r3, r3
 8004030:	401a      	ands	r2, r3
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	0d1b      	lsrs	r3, r3, #20
 8004036:	f003 031f 	and.w	r3, r3, #31
 800403a:	6879      	ldr	r1, [r7, #4]
 800403c:	fa01 f303 	lsl.w	r3, r1, r3
 8004040:	431a      	orrs	r2, r3
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004046:	bf00      	nop
 8004048:	371c      	adds	r7, #28
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
	...

08004054 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004054:	b480      	push	{r7}
 8004056:	b085      	sub	sp, #20
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800406c:	43db      	mvns	r3, r3
 800406e:	401a      	ands	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f003 0318 	and.w	r3, r3, #24
 8004076:	4908      	ldr	r1, [pc, #32]	; (8004098 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004078:	40d9      	lsrs	r1, r3
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	400b      	ands	r3, r1
 800407e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004082:	431a      	orrs	r2, r3
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800408a:	bf00      	nop
 800408c:	3714      	adds	r7, #20
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	0007ffff 	.word	0x0007ffff

0800409c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80040ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	6093      	str	r3, [r2, #8]
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80040d4:	d101      	bne.n	80040da <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80040d6:	2301      	movs	r3, #1
 80040d8:	e000      	b.n	80040dc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80040f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80040fc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004120:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004124:	d101      	bne.n	800412a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004126:	2301      	movs	r3, #1
 8004128:	e000      	b.n	800412c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004148:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800414c:	f043 0201 	orr.w	r2, r3, #1
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004170:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004174:	f043 0202 	orr.w	r2, r3, #2
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b01      	cmp	r3, #1
 800419a:	d101      	bne.n	80041a0 <LL_ADC_IsEnabled+0x18>
 800419c:	2301      	movs	r3, #1
 800419e:	e000      	b.n	80041a2 <LL_ADC_IsEnabled+0x1a>
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr

080041ae <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80041ae:	b480      	push	{r7}
 80041b0:	b083      	sub	sp, #12
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d101      	bne.n	80041c6 <LL_ADC_IsDisableOngoing+0x18>
 80041c2:	2301      	movs	r3, #1
 80041c4:	e000      	b.n	80041c8 <LL_ADC_IsDisableOngoing+0x1a>
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80041e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80041e8:	f043 0204 	orr.w	r2, r3, #4
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80041f0:	bf00      	nop
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800420c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004210:	f043 0210 	orr.w	r2, r3, #16
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004218:	bf00      	nop
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f003 0304 	and.w	r3, r3, #4
 8004234:	2b04      	cmp	r3, #4
 8004236:	d101      	bne.n	800423c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004238:	2301      	movs	r3, #1
 800423a:	e000      	b.n	800423e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	370c      	adds	r7, #12
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr

0800424a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800424a:	b480      	push	{r7}
 800424c:	b083      	sub	sp, #12
 800424e:	af00      	add	r7, sp, #0
 8004250:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800425a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800425e:	f043 0220 	orr.w	r2, r3, #32
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004266:	bf00      	nop
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004272:	b480      	push	{r7}
 8004274:	b083      	sub	sp, #12
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f003 0308 	and.w	r3, r3, #8
 8004282:	2b08      	cmp	r3, #8
 8004284:	d101      	bne.n	800428a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004286:	2301      	movs	r3, #1
 8004288:	e000      	b.n	800428c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b088      	sub	sp, #32
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042a0:	2300      	movs	r3, #0
 80042a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80042a4:	2300      	movs	r3, #0
 80042a6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d101      	bne.n	80042b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e12c      	b.n	800450c <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d109      	bne.n	80042d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f7fe fed7 	bl	8003074 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4618      	mov	r0, r3
 80042da:	f7ff fef1 	bl	80040c0 <LL_ADC_IsDeepPowerDownEnabled>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d004      	beq.n	80042ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7ff fed7 	bl	800409c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7ff ff0c 	bl	8004110 <LL_ADC_IsInternalRegulatorEnabled>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d115      	bne.n	800432a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4618      	mov	r0, r3
 8004304:	f7ff fef0 	bl	80040e8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004308:	4b82      	ldr	r3, [pc, #520]	; (8004514 <HAL_ADC_Init+0x27c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	099b      	lsrs	r3, r3, #6
 800430e:	4a82      	ldr	r2, [pc, #520]	; (8004518 <HAL_ADC_Init+0x280>)
 8004310:	fba2 2303 	umull	r2, r3, r2, r3
 8004314:	099b      	lsrs	r3, r3, #6
 8004316:	3301      	adds	r3, #1
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800431c:	e002      	b.n	8004324 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	3b01      	subs	r3, #1
 8004322:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1f9      	bne.n	800431e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4618      	mov	r0, r3
 8004330:	f7ff feee 	bl	8004110 <LL_ADC_IsInternalRegulatorEnabled>
 8004334:	4603      	mov	r3, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d10d      	bne.n	8004356 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800433e:	f043 0210 	orr.w	r2, r3, #16
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800434a:	f043 0201 	orr.w	r2, r3, #1
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4618      	mov	r0, r3
 800435c:	f7ff ff62 	bl	8004224 <LL_ADC_REG_IsConversionOngoing>
 8004360:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004366:	f003 0310 	and.w	r3, r3, #16
 800436a:	2b00      	cmp	r3, #0
 800436c:	f040 80c5 	bne.w	80044fa <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	2b00      	cmp	r3, #0
 8004374:	f040 80c1 	bne.w	80044fa <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800437c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004380:	f043 0202 	orr.w	r2, r3, #2
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4618      	mov	r0, r3
 800438e:	f7ff fefb 	bl	8004188 <LL_ADC_IsEnabled>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d10b      	bne.n	80043b0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004398:	4860      	ldr	r0, [pc, #384]	; (800451c <HAL_ADC_Init+0x284>)
 800439a:	f7ff fef5 	bl	8004188 <LL_ADC_IsEnabled>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d105      	bne.n	80043b0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	4619      	mov	r1, r3
 80043aa:	485d      	ldr	r0, [pc, #372]	; (8004520 <HAL_ADC_Init+0x288>)
 80043ac:	f7ff fd5e 	bl	8003e6c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	7e5b      	ldrb	r3, [r3, #25]
 80043b4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80043ba:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80043c0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80043c6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043ce:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80043d0:	4313      	orrs	r3, r2
 80043d2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d106      	bne.n	80043ec <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e2:	3b01      	subs	r3, #1
 80043e4:	045b      	lsls	r3, r3, #17
 80043e6:	69ba      	ldr	r2, [r7, #24]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d009      	beq.n	8004408 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004400:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	4313      	orrs	r3, r2
 8004406:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	4b45      	ldr	r3, [pc, #276]	; (8004524 <HAL_ADC_Init+0x28c>)
 8004410:	4013      	ands	r3, r2
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	6812      	ldr	r2, [r2, #0]
 8004416:	69b9      	ldr	r1, [r7, #24]
 8004418:	430b      	orrs	r3, r1
 800441a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4618      	mov	r0, r3
 8004422:	f7ff feff 	bl	8004224 <LL_ADC_REG_IsConversionOngoing>
 8004426:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4618      	mov	r0, r3
 800442e:	f7ff ff20 	bl	8004272 <LL_ADC_INJ_IsConversionOngoing>
 8004432:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d13d      	bne.n	80044b6 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d13a      	bne.n	80044b6 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004444:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800444c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800444e:	4313      	orrs	r3, r2
 8004450:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800445c:	f023 0302 	bic.w	r3, r3, #2
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	6812      	ldr	r2, [r2, #0]
 8004464:	69b9      	ldr	r1, [r7, #24]
 8004466:	430b      	orrs	r3, r1
 8004468:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004470:	2b01      	cmp	r3, #1
 8004472:	d118      	bne.n	80044a6 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	691b      	ldr	r3, [r3, #16]
 800447a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800447e:	f023 0304 	bic.w	r3, r3, #4
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800448a:	4311      	orrs	r1, r2
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004490:	4311      	orrs	r1, r2
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004496:	430a      	orrs	r2, r1
 8004498:	431a      	orrs	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f042 0201 	orr.w	r2, r2, #1
 80044a2:	611a      	str	r2, [r3, #16]
 80044a4:	e007      	b.n	80044b6 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	691a      	ldr	r2, [r3, #16]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 0201 	bic.w	r2, r2, #1
 80044b4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d10c      	bne.n	80044d8 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c4:	f023 010f 	bic.w	r1, r3, #15
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	1e5a      	subs	r2, r3, #1
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	430a      	orrs	r2, r1
 80044d4:	631a      	str	r2, [r3, #48]	; 0x30
 80044d6:	e007      	b.n	80044e8 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 020f 	bic.w	r2, r2, #15
 80044e6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ec:	f023 0303 	bic.w	r3, r3, #3
 80044f0:	f043 0201 	orr.w	r2, r3, #1
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	655a      	str	r2, [r3, #84]	; 0x54
 80044f8:	e007      	b.n	800450a <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044fe:	f043 0210 	orr.w	r2, r3, #16
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800450a:	7ffb      	ldrb	r3, [r7, #31]
}
 800450c:	4618      	mov	r0, r3
 800450e:	3720      	adds	r7, #32
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	20000000 	.word	0x20000000
 8004518:	053e2d63 	.word	0x053e2d63
 800451c:	50040000 	.word	0x50040000
 8004520:	50040300 	.word	0x50040300
 8004524:	fff0c007 	.word	0xfff0c007

08004528 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4618      	mov	r0, r3
 800453a:	f7ff fe73 	bl	8004224 <LL_ADC_REG_IsConversionOngoing>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d167      	bne.n	8004614 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800454a:	2b01      	cmp	r3, #1
 800454c:	d101      	bne.n	8004552 <HAL_ADC_Start_DMA+0x2a>
 800454e:	2302      	movs	r3, #2
 8004550:	e063      	b.n	800461a <HAL_ADC_Start_DMA+0xf2>
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 fd7a 	bl	8005054 <ADC_Enable>
 8004560:	4603      	mov	r3, r0
 8004562:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004564:	7dfb      	ldrb	r3, [r7, #23]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d14f      	bne.n	800460a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800456e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004572:	f023 0301 	bic.w	r3, r3, #1
 8004576:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004582:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d006      	beq.n	8004598 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800458e:	f023 0206 	bic.w	r2, r3, #6
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	659a      	str	r2, [r3, #88]	; 0x58
 8004596:	e002      	b.n	800459e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2200      	movs	r2, #0
 800459c:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045a2:	4a20      	ldr	r2, [pc, #128]	; (8004624 <HAL_ADC_Start_DMA+0xfc>)
 80045a4:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045aa:	4a1f      	ldr	r2, [pc, #124]	; (8004628 <HAL_ADC_Start_DMA+0x100>)
 80045ac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045b2:	4a1e      	ldr	r2, [pc, #120]	; (800462c <HAL_ADC_Start_DMA+0x104>)
 80045b4:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	221c      	movs	r2, #28
 80045bc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f042 0210 	orr.w	r2, r2, #16
 80045d4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68da      	ldr	r2, [r3, #12]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f042 0201 	orr.w	r2, r2, #1
 80045e4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	3340      	adds	r3, #64	; 0x40
 80045f0:	4619      	mov	r1, r3
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f001 f8fd 	bl	80057f4 <HAL_DMA_Start_IT>
 80045fa:	4603      	mov	r3, r0
 80045fc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4618      	mov	r0, r3
 8004604:	f7ff fde6 	bl	80041d4 <LL_ADC_REG_StartConversion>
 8004608:	e006      	b.n	8004618 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004612:	e001      	b.n	8004618 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004614:	2302      	movs	r3, #2
 8004616:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004618:	7dfb      	ldrb	r3, [r7, #23]
}
 800461a:	4618      	mov	r0, r3
 800461c:	3718      	adds	r7, #24
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	0800521f 	.word	0x0800521f
 8004628:	080052f7 	.word	0x080052f7
 800462c:	08005313 	.word	0x08005313

08004630 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800463e:	2b01      	cmp	r3, #1
 8004640:	d101      	bne.n	8004646 <HAL_ADC_Stop_DMA+0x16>
 8004642:	2302      	movs	r3, #2
 8004644:	e051      	b.n	80046ea <HAL_ADC_Stop_DMA+0xba>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2201      	movs	r2, #1
 800464a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800464e:	2103      	movs	r1, #3
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f000 fc43 	bl	8004edc <ADC_ConversionStop>
 8004656:	4603      	mov	r3, r0
 8004658:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800465a:	7bfb      	ldrb	r3, [r7, #15]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d13f      	bne.n	80046e0 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68da      	ldr	r2, [r3, #12]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f022 0201 	bic.w	r2, r2, #1
 800466e:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004674:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b02      	cmp	r3, #2
 800467c:	d10f      	bne.n	800469e <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004682:	4618      	mov	r0, r3
 8004684:	f001 f916 	bl	80058b4 <HAL_DMA_Abort>
 8004688:	4603      	mov	r3, r0
 800468a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800468c:	7bfb      	ldrb	r3, [r7, #15]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d005      	beq.n	800469e <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004696:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685a      	ldr	r2, [r3, #4]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f022 0210 	bic.w	r2, r2, #16
 80046ac:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80046ae:	7bfb      	ldrb	r3, [r7, #15]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d105      	bne.n	80046c0 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f000 fd53 	bl	8005160 <ADC_Disable>
 80046ba:	4603      	mov	r3, r0
 80046bc:	73fb      	strb	r3, [r7, #15]
 80046be:	e002      	b.n	80046c6 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 fd4d 	bl	8005160 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80046c6:	7bfb      	ldrb	r3, [r7, #15]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d109      	bne.n	80046e0 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046d0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80046d4:	f023 0301 	bic.w	r3, r3, #1
 80046d8:	f043 0201 	orr.w	r2, r3, #1
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80046e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3710      	adds	r7, #16
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80046f2:	b480      	push	{r7}
 80046f4:	b083      	sub	sp, #12
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80046fa:	bf00      	nop
 80046fc:	370c      	adds	r7, #12
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr

08004706 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004706:	b480      	push	{r7}
 8004708:	b083      	sub	sp, #12
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800470e:	bf00      	nop
 8004710:	370c      	adds	r7, #12
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
	...

0800471c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b0b6      	sub	sp, #216	; 0xd8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004726:	2300      	movs	r3, #0
 8004728:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800472c:	2300      	movs	r3, #0
 800472e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004736:	2b01      	cmp	r3, #1
 8004738:	d101      	bne.n	800473e <HAL_ADC_ConfigChannel+0x22>
 800473a:	2302      	movs	r3, #2
 800473c:	e3b9      	b.n	8004eb2 <HAL_ADC_ConfigChannel+0x796>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4618      	mov	r0, r3
 800474c:	f7ff fd6a 	bl	8004224 <LL_ADC_REG_IsConversionOngoing>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	f040 839e 	bne.w	8004e94 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	2b05      	cmp	r3, #5
 800475e:	d824      	bhi.n	80047aa <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	3b02      	subs	r3, #2
 8004766:	2b03      	cmp	r3, #3
 8004768:	d81b      	bhi.n	80047a2 <HAL_ADC_ConfigChannel+0x86>
 800476a:	a201      	add	r2, pc, #4	; (adr r2, 8004770 <HAL_ADC_ConfigChannel+0x54>)
 800476c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004770:	08004781 	.word	0x08004781
 8004774:	08004789 	.word	0x08004789
 8004778:	08004791 	.word	0x08004791
 800477c:	08004799 	.word	0x08004799
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	220c      	movs	r2, #12
 8004784:	605a      	str	r2, [r3, #4]
          break;
 8004786:	e011      	b.n	80047ac <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	2212      	movs	r2, #18
 800478c:	605a      	str	r2, [r3, #4]
          break;
 800478e:	e00d      	b.n	80047ac <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	2218      	movs	r2, #24
 8004794:	605a      	str	r2, [r3, #4]
          break;
 8004796:	e009      	b.n	80047ac <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800479e:	605a      	str	r2, [r3, #4]
          break;
 80047a0:	e004      	b.n	80047ac <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	2206      	movs	r2, #6
 80047a6:	605a      	str	r2, [r3, #4]
          break;
 80047a8:	e000      	b.n	80047ac <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80047aa:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6818      	ldr	r0, [r3, #0]
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	6859      	ldr	r1, [r3, #4]
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	461a      	mov	r2, r3
 80047ba:	f7ff fbf3 	bl	8003fa4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff fd2e 	bl	8004224 <LL_ADC_REG_IsConversionOngoing>
 80047c8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7ff fd4e 	bl	8004272 <LL_ADC_INJ_IsConversionOngoing>
 80047d6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80047da:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	f040 81a6 	bne.w	8004b30 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80047e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f040 81a1 	bne.w	8004b30 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6818      	ldr	r0, [r3, #0]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	6819      	ldr	r1, [r3, #0]
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	461a      	mov	r2, r3
 80047fc:	f7ff fbfe 	bl	8003ffc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	695a      	ldr	r2, [r3, #20]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	08db      	lsrs	r3, r3, #3
 800480c:	f003 0303 	and.w	r3, r3, #3
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	fa02 f303 	lsl.w	r3, r2, r3
 8004816:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	2b04      	cmp	r3, #4
 8004820:	d00a      	beq.n	8004838 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6818      	ldr	r0, [r3, #0]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	6919      	ldr	r1, [r3, #16]
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004832:	f7ff fb4f 	bl	8003ed4 <LL_ADC_SetOffset>
 8004836:	e17b      	b.n	8004b30 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2100      	movs	r1, #0
 800483e:	4618      	mov	r0, r3
 8004840:	f7ff fb6c 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004844:	4603      	mov	r3, r0
 8004846:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10a      	bne.n	8004864 <HAL_ADC_ConfigChannel+0x148>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2100      	movs	r1, #0
 8004854:	4618      	mov	r0, r3
 8004856:	f7ff fb61 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 800485a:	4603      	mov	r3, r0
 800485c:	0e9b      	lsrs	r3, r3, #26
 800485e:	f003 021f 	and.w	r2, r3, #31
 8004862:	e01e      	b.n	80048a2 <HAL_ADC_ConfigChannel+0x186>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2100      	movs	r1, #0
 800486a:	4618      	mov	r0, r3
 800486c:	f7ff fb56 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004870:	4603      	mov	r3, r0
 8004872:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004876:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800487a:	fa93 f3a3 	rbit	r3, r3
 800487e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  return result;
 8004882:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004886:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  if (value == 0U)
 800488a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_ADC_ConfigChannel+0x17a>
    return 32U;
 8004892:	2320      	movs	r3, #32
 8004894:	e004      	b.n	80048a0 <HAL_ADC_ConfigChannel+0x184>
  return __builtin_clz(value);
 8004896:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800489a:	fab3 f383 	clz	r3, r3
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d105      	bne.n	80048ba <HAL_ADC_ConfigChannel+0x19e>
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	0e9b      	lsrs	r3, r3, #26
 80048b4:	f003 031f 	and.w	r3, r3, #31
 80048b8:	e018      	b.n	80048ec <HAL_ADC_ConfigChannel+0x1d0>
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80048c6:	fa93 f3a3 	rbit	r3, r3
 80048ca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80048ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80048d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80048d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d101      	bne.n	80048e2 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80048de:	2320      	movs	r3, #32
 80048e0:	e004      	b.n	80048ec <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80048e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80048e6:	fab3 f383 	clz	r3, r3
 80048ea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d106      	bne.n	80048fe <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2200      	movs	r2, #0
 80048f6:	2100      	movs	r1, #0
 80048f8:	4618      	mov	r0, r3
 80048fa:	f7ff fb25 	bl	8003f48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2101      	movs	r1, #1
 8004904:	4618      	mov	r0, r3
 8004906:	f7ff fb09 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 800490a:	4603      	mov	r3, r0
 800490c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004910:	2b00      	cmp	r3, #0
 8004912:	d10a      	bne.n	800492a <HAL_ADC_ConfigChannel+0x20e>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2101      	movs	r1, #1
 800491a:	4618      	mov	r0, r3
 800491c:	f7ff fafe 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004920:	4603      	mov	r3, r0
 8004922:	0e9b      	lsrs	r3, r3, #26
 8004924:	f003 021f 	and.w	r2, r3, #31
 8004928:	e01e      	b.n	8004968 <HAL_ADC_ConfigChannel+0x24c>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2101      	movs	r1, #1
 8004930:	4618      	mov	r0, r3
 8004932:	f7ff faf3 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004936:	4603      	mov	r3, r0
 8004938:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800493c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004940:	fa93 f3a3 	rbit	r3, r3
 8004944:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004948:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800494c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004950:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8004958:	2320      	movs	r3, #32
 800495a:	e004      	b.n	8004966 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 800495c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004960:	fab3 f383 	clz	r3, r3
 8004964:	b2db      	uxtb	r3, r3
 8004966:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004970:	2b00      	cmp	r3, #0
 8004972:	d105      	bne.n	8004980 <HAL_ADC_ConfigChannel+0x264>
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	0e9b      	lsrs	r3, r3, #26
 800497a:	f003 031f 	and.w	r3, r3, #31
 800497e:	e018      	b.n	80049b2 <HAL_ADC_ConfigChannel+0x296>
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004988:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800498c:	fa93 f3a3 	rbit	r3, r3
 8004990:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004994:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004998:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800499c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d101      	bne.n	80049a8 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80049a4:	2320      	movs	r3, #32
 80049a6:	e004      	b.n	80049b2 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80049a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80049ac:	fab3 f383 	clz	r3, r3
 80049b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d106      	bne.n	80049c4 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2200      	movs	r2, #0
 80049bc:	2101      	movs	r1, #1
 80049be:	4618      	mov	r0, r3
 80049c0:	f7ff fac2 	bl	8003f48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2102      	movs	r1, #2
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7ff faa6 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 80049d0:	4603      	mov	r3, r0
 80049d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10a      	bne.n	80049f0 <HAL_ADC_ConfigChannel+0x2d4>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2102      	movs	r1, #2
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7ff fa9b 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 80049e6:	4603      	mov	r3, r0
 80049e8:	0e9b      	lsrs	r3, r3, #26
 80049ea:	f003 021f 	and.w	r2, r3, #31
 80049ee:	e01e      	b.n	8004a2e <HAL_ADC_ConfigChannel+0x312>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2102      	movs	r1, #2
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7ff fa90 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 80049fc:	4603      	mov	r3, r0
 80049fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a06:	fa93 f3a3 	rbit	r3, r3
 8004a0a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004a0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004a16:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8004a1e:	2320      	movs	r3, #32
 8004a20:	e004      	b.n	8004a2c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004a22:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a26:	fab3 f383 	clz	r3, r3
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d105      	bne.n	8004a46 <HAL_ADC_ConfigChannel+0x32a>
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	0e9b      	lsrs	r3, r3, #26
 8004a40:	f003 031f 	and.w	r3, r3, #31
 8004a44:	e016      	b.n	8004a74 <HAL_ADC_ConfigChannel+0x358>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004a52:	fa93 f3a3 	rbit	r3, r3
 8004a56:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004a58:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004a5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004a5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8004a66:	2320      	movs	r3, #32
 8004a68:	e004      	b.n	8004a74 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8004a6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a6e:	fab3 f383 	clz	r3, r3
 8004a72:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d106      	bne.n	8004a86 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	2102      	movs	r1, #2
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7ff fa61 	bl	8003f48 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2103      	movs	r1, #3
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7ff fa45 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004a92:	4603      	mov	r3, r0
 8004a94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d10a      	bne.n	8004ab2 <HAL_ADC_ConfigChannel+0x396>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2103      	movs	r1, #3
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7ff fa3a 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	0e9b      	lsrs	r3, r3, #26
 8004aac:	f003 021f 	and.w	r2, r3, #31
 8004ab0:	e017      	b.n	8004ae2 <HAL_ADC_ConfigChannel+0x3c6>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2103      	movs	r1, #3
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7ff fa2f 	bl	8003f1c <LL_ADC_GetOffsetChannel>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ac4:	fa93 f3a3 	rbit	r3, r3
 8004ac8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004aca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004acc:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004ace:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8004ad4:	2320      	movs	r3, #32
 8004ad6:	e003      	b.n	8004ae0 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8004ad8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ada:	fab3 f383 	clz	r3, r3
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d105      	bne.n	8004afa <HAL_ADC_ConfigChannel+0x3de>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	0e9b      	lsrs	r3, r3, #26
 8004af4:	f003 031f 	and.w	r3, r3, #31
 8004af8:	e011      	b.n	8004b1e <HAL_ADC_ConfigChannel+0x402>
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b02:	fa93 f3a3 	rbit	r3, r3
 8004b06:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004b08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b0a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004b0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8004b12:	2320      	movs	r3, #32
 8004b14:	e003      	b.n	8004b1e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8004b16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b18:	fab3 f383 	clz	r3, r3
 8004b1c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d106      	bne.n	8004b30 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	2200      	movs	r2, #0
 8004b28:	2103      	movs	r1, #3
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7ff fa0c 	bl	8003f48 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7ff fb27 	bl	8004188 <LL_ADC_IsEnabled>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	f040 813f 	bne.w	8004dc0 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6818      	ldr	r0, [r3, #0]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	6819      	ldr	r1, [r3, #0]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	461a      	mov	r2, r3
 8004b50:	f7ff fa80 	bl	8004054 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	4a8e      	ldr	r2, [pc, #568]	; (8004d94 <HAL_ADC_ConfigChannel+0x678>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	f040 8130 	bne.w	8004dc0 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10b      	bne.n	8004b88 <HAL_ADC_ConfigChannel+0x46c>
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	0e9b      	lsrs	r3, r3, #26
 8004b76:	3301      	adds	r3, #1
 8004b78:	f003 031f 	and.w	r3, r3, #31
 8004b7c:	2b09      	cmp	r3, #9
 8004b7e:	bf94      	ite	ls
 8004b80:	2301      	movls	r3, #1
 8004b82:	2300      	movhi	r3, #0
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	e019      	b.n	8004bbc <HAL_ADC_ConfigChannel+0x4a0>
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b90:	fa93 f3a3 	rbit	r3, r3
 8004b94:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004b96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b98:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004b9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d101      	bne.n	8004ba4 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004ba0:	2320      	movs	r3, #32
 8004ba2:	e003      	b.n	8004bac <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8004ba4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ba6:	fab3 f383 	clz	r3, r3
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	3301      	adds	r3, #1
 8004bae:	f003 031f 	and.w	r3, r3, #31
 8004bb2:	2b09      	cmp	r3, #9
 8004bb4:	bf94      	ite	ls
 8004bb6:	2301      	movls	r3, #1
 8004bb8:	2300      	movhi	r3, #0
 8004bba:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d079      	beq.n	8004cb4 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d107      	bne.n	8004bdc <HAL_ADC_ConfigChannel+0x4c0>
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	0e9b      	lsrs	r3, r3, #26
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	069b      	lsls	r3, r3, #26
 8004bd6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004bda:	e015      	b.n	8004c08 <HAL_ADC_ConfigChannel+0x4ec>
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004be4:	fa93 f3a3 	rbit	r3, r3
 8004be8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004bea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bec:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004bee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d101      	bne.n	8004bf8 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8004bf4:	2320      	movs	r3, #32
 8004bf6:	e003      	b.n	8004c00 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8004bf8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bfa:	fab3 f383 	clz	r3, r3
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	3301      	adds	r3, #1
 8004c02:	069b      	lsls	r3, r3, #26
 8004c04:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d109      	bne.n	8004c28 <HAL_ADC_ConfigChannel+0x50c>
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	0e9b      	lsrs	r3, r3, #26
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	f003 031f 	and.w	r3, r3, #31
 8004c20:	2101      	movs	r1, #1
 8004c22:	fa01 f303 	lsl.w	r3, r1, r3
 8004c26:	e017      	b.n	8004c58 <HAL_ADC_ConfigChannel+0x53c>
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c30:	fa93 f3a3 	rbit	r3, r3
 8004c34:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004c36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c38:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004c3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d101      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8004c40:	2320      	movs	r3, #32
 8004c42:	e003      	b.n	8004c4c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8004c44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c46:	fab3 f383 	clz	r3, r3
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	f003 031f 	and.w	r3, r3, #31
 8004c52:	2101      	movs	r1, #1
 8004c54:	fa01 f303 	lsl.w	r3, r1, r3
 8004c58:	ea42 0103 	orr.w	r1, r2, r3
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d10a      	bne.n	8004c7e <HAL_ADC_ConfigChannel+0x562>
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	0e9b      	lsrs	r3, r3, #26
 8004c6e:	3301      	adds	r3, #1
 8004c70:	f003 021f 	and.w	r2, r3, #31
 8004c74:	4613      	mov	r3, r2
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	4413      	add	r3, r2
 8004c7a:	051b      	lsls	r3, r3, #20
 8004c7c:	e018      	b.n	8004cb0 <HAL_ADC_ConfigChannel+0x594>
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c86:	fa93 f3a3 	rbit	r3, r3
 8004c8a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004c90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8004c96:	2320      	movs	r3, #32
 8004c98:	e003      	b.n	8004ca2 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8004c9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c9c:	fab3 f383 	clz	r3, r3
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	f003 021f 	and.w	r2, r3, #31
 8004ca8:	4613      	mov	r3, r2
 8004caa:	005b      	lsls	r3, r3, #1
 8004cac:	4413      	add	r3, r2
 8004cae:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cb0:	430b      	orrs	r3, r1
 8004cb2:	e080      	b.n	8004db6 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d107      	bne.n	8004cd0 <HAL_ADC_ConfigChannel+0x5b4>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	0e9b      	lsrs	r3, r3, #26
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	069b      	lsls	r3, r3, #26
 8004cca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004cce:	e015      	b.n	8004cfc <HAL_ADC_ConfigChannel+0x5e0>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd8:	fa93 f3a3 	rbit	r3, r3
 8004cdc:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8004ce8:	2320      	movs	r3, #32
 8004cea:	e003      	b.n	8004cf4 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8004cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cee:	fab3 f383 	clz	r3, r3
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	069b      	lsls	r3, r3, #26
 8004cf8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d109      	bne.n	8004d1c <HAL_ADC_ConfigChannel+0x600>
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	0e9b      	lsrs	r3, r3, #26
 8004d0e:	3301      	adds	r3, #1
 8004d10:	f003 031f 	and.w	r3, r3, #31
 8004d14:	2101      	movs	r1, #1
 8004d16:	fa01 f303 	lsl.w	r3, r1, r3
 8004d1a:	e017      	b.n	8004d4c <HAL_ADC_ConfigChannel+0x630>
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d22:	6a3b      	ldr	r3, [r7, #32]
 8004d24:	fa93 f3a3 	rbit	r3, r3
 8004d28:	61fb      	str	r3, [r7, #28]
  return result;
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d101      	bne.n	8004d38 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8004d34:	2320      	movs	r3, #32
 8004d36:	e003      	b.n	8004d40 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8004d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3a:	fab3 f383 	clz	r3, r3
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	3301      	adds	r3, #1
 8004d42:	f003 031f 	and.w	r3, r3, #31
 8004d46:	2101      	movs	r1, #1
 8004d48:	fa01 f303 	lsl.w	r3, r1, r3
 8004d4c:	ea42 0103 	orr.w	r1, r2, r3
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d10d      	bne.n	8004d78 <HAL_ADC_ConfigChannel+0x65c>
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	0e9b      	lsrs	r3, r3, #26
 8004d62:	3301      	adds	r3, #1
 8004d64:	f003 021f 	and.w	r2, r3, #31
 8004d68:	4613      	mov	r3, r2
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	4413      	add	r3, r2
 8004d6e:	3b1e      	subs	r3, #30
 8004d70:	051b      	lsls	r3, r3, #20
 8004d72:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004d76:	e01d      	b.n	8004db4 <HAL_ADC_ConfigChannel+0x698>
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	fa93 f3a3 	rbit	r3, r3
 8004d84:	613b      	str	r3, [r7, #16]
  return result;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d103      	bne.n	8004d98 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8004d90:	2320      	movs	r3, #32
 8004d92:	e005      	b.n	8004da0 <HAL_ADC_ConfigChannel+0x684>
 8004d94:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	fab3 f383 	clz	r3, r3
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	3301      	adds	r3, #1
 8004da2:	f003 021f 	and.w	r2, r3, #31
 8004da6:	4613      	mov	r3, r2
 8004da8:	005b      	lsls	r3, r3, #1
 8004daa:	4413      	add	r3, r2
 8004dac:	3b1e      	subs	r3, #30
 8004dae:	051b      	lsls	r3, r3, #20
 8004db0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004db4:	430b      	orrs	r3, r1
 8004db6:	683a      	ldr	r2, [r7, #0]
 8004db8:	6892      	ldr	r2, [r2, #8]
 8004dba:	4619      	mov	r1, r3
 8004dbc:	f7ff f91e 	bl	8003ffc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	4b3d      	ldr	r3, [pc, #244]	; (8004ebc <HAL_ADC_ConfigChannel+0x7a0>)
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d06c      	beq.n	8004ea6 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004dcc:	483c      	ldr	r0, [pc, #240]	; (8004ec0 <HAL_ADC_ConfigChannel+0x7a4>)
 8004dce:	f7ff f873 	bl	8003eb8 <LL_ADC_GetCommonPathInternalCh>
 8004dd2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a3a      	ldr	r2, [pc, #232]	; (8004ec4 <HAL_ADC_ConfigChannel+0x7a8>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d127      	bne.n	8004e30 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004de0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004de4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d121      	bne.n	8004e30 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a35      	ldr	r2, [pc, #212]	; (8004ec8 <HAL_ADC_ConfigChannel+0x7ac>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d157      	bne.n	8004ea6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004df6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004dfa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004dfe:	4619      	mov	r1, r3
 8004e00:	482f      	ldr	r0, [pc, #188]	; (8004ec0 <HAL_ADC_ConfigChannel+0x7a4>)
 8004e02:	f7ff f846 	bl	8003e92 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e06:	4b31      	ldr	r3, [pc, #196]	; (8004ecc <HAL_ADC_ConfigChannel+0x7b0>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	099b      	lsrs	r3, r3, #6
 8004e0c:	4a30      	ldr	r2, [pc, #192]	; (8004ed0 <HAL_ADC_ConfigChannel+0x7b4>)
 8004e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e12:	099b      	lsrs	r3, r3, #6
 8004e14:	1c5a      	adds	r2, r3, #1
 8004e16:	4613      	mov	r3, r2
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	4413      	add	r3, r2
 8004e1c:	009b      	lsls	r3, r3, #2
 8004e1e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004e20:	e002      	b.n	8004e28 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	3b01      	subs	r3, #1
 8004e26:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1f9      	bne.n	8004e22 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004e2e:	e03a      	b.n	8004ea6 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a27      	ldr	r2, [pc, #156]	; (8004ed4 <HAL_ADC_ConfigChannel+0x7b8>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d113      	bne.n	8004e62 <HAL_ADC_ConfigChannel+0x746>
 8004e3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10d      	bne.n	8004e62 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a1f      	ldr	r2, [pc, #124]	; (8004ec8 <HAL_ADC_ConfigChannel+0x7ac>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d12a      	bne.n	8004ea6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e54:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e58:	4619      	mov	r1, r3
 8004e5a:	4819      	ldr	r0, [pc, #100]	; (8004ec0 <HAL_ADC_ConfigChannel+0x7a4>)
 8004e5c:	f7ff f819 	bl	8003e92 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004e60:	e021      	b.n	8004ea6 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a1c      	ldr	r2, [pc, #112]	; (8004ed8 <HAL_ADC_ConfigChannel+0x7bc>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d11c      	bne.n	8004ea6 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004e6c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d116      	bne.n	8004ea6 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a12      	ldr	r2, [pc, #72]	; (8004ec8 <HAL_ADC_ConfigChannel+0x7ac>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d111      	bne.n	8004ea6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e82:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004e86:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e8a:	4619      	mov	r1, r3
 8004e8c:	480c      	ldr	r0, [pc, #48]	; (8004ec0 <HAL_ADC_ConfigChannel+0x7a4>)
 8004e8e:	f7ff f800 	bl	8003e92 <LL_ADC_SetCommonPathInternalCh>
 8004e92:	e008      	b.n	8004ea6 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e98:	f043 0220 	orr.w	r2, r3, #32
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004eae:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	37d8      	adds	r7, #216	; 0xd8
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	80080000 	.word	0x80080000
 8004ec0:	50040300 	.word	0x50040300
 8004ec4:	c7520000 	.word	0xc7520000
 8004ec8:	50040000 	.word	0x50040000
 8004ecc:	20000000 	.word	0x20000000
 8004ed0:	053e2d63 	.word	0x053e2d63
 8004ed4:	cb840000 	.word	0xcb840000
 8004ed8:	80000001 	.word	0x80000001

08004edc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b088      	sub	sp, #32
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7ff f996 	bl	8004224 <LL_ADC_REG_IsConversionOngoing>
 8004ef8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7ff f9b7 	bl	8004272 <LL_ADC_INJ_IsConversionOngoing>
 8004f04:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d103      	bne.n	8004f14 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	f000 8098 	beq.w	8005044 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d02a      	beq.n	8004f78 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	7e5b      	ldrb	r3, [r3, #25]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d126      	bne.n	8004f78 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	7e1b      	ldrb	r3, [r3, #24]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d122      	bne.n	8004f78 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004f32:	2301      	movs	r3, #1
 8004f34:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004f36:	e014      	b.n	8004f62 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	4a45      	ldr	r2, [pc, #276]	; (8005050 <ADC_ConversionStop+0x174>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d90d      	bls.n	8004f5c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f44:	f043 0210 	orr.w	r2, r3, #16
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f50:	f043 0201 	orr.w	r2, r3, #1
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e074      	b.n	8005046 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	3301      	adds	r3, #1
 8004f60:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f6c:	2b40      	cmp	r3, #64	; 0x40
 8004f6e:	d1e3      	bne.n	8004f38 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2240      	movs	r2, #64	; 0x40
 8004f76:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004f78:	69bb      	ldr	r3, [r7, #24]
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d014      	beq.n	8004fa8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4618      	mov	r0, r3
 8004f84:	f7ff f94e 	bl	8004224 <LL_ADC_REG_IsConversionOngoing>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00c      	beq.n	8004fa8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7ff f90b 	bl	80041ae <LL_ADC_IsDisableOngoing>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d104      	bne.n	8004fa8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f7ff f92a 	bl	80041fc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d014      	beq.n	8004fd8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7ff f95d 	bl	8004272 <LL_ADC_INJ_IsConversionOngoing>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00c      	beq.n	8004fd8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7ff f8f3 	bl	80041ae <LL_ADC_IsDisableOngoing>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d104      	bne.n	8004fd8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7ff f939 	bl	800424a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d005      	beq.n	8004fea <ADC_ConversionStop+0x10e>
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	2b03      	cmp	r3, #3
 8004fe2:	d105      	bne.n	8004ff0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004fe4:	230c      	movs	r3, #12
 8004fe6:	617b      	str	r3, [r7, #20]
        break;
 8004fe8:	e005      	b.n	8004ff6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004fea:	2308      	movs	r3, #8
 8004fec:	617b      	str	r3, [r7, #20]
        break;
 8004fee:	e002      	b.n	8004ff6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004ff0:	2304      	movs	r3, #4
 8004ff2:	617b      	str	r3, [r7, #20]
        break;
 8004ff4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004ff6:	f7fe ff0d 	bl	8003e14 <HAL_GetTick>
 8004ffa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004ffc:	e01b      	b.n	8005036 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004ffe:	f7fe ff09 	bl	8003e14 <HAL_GetTick>
 8005002:	4602      	mov	r2, r0
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	2b05      	cmp	r3, #5
 800500a:	d914      	bls.n	8005036 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	689a      	ldr	r2, [r3, #8]
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	4013      	ands	r3, r2
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00d      	beq.n	8005036 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800501e:	f043 0210 	orr.w	r2, r3, #16
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800502a:	f043 0201 	orr.w	r2, r3, #1
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e007      	b.n	8005046 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689a      	ldr	r2, [r3, #8]
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	4013      	ands	r3, r2
 8005040:	2b00      	cmp	r3, #0
 8005042:	d1dc      	bne.n	8004ffe <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3720      	adds	r7, #32
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	a33fffff 	.word	0xa33fffff

08005054 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b084      	sub	sp, #16
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800505c:	2300      	movs	r3, #0
 800505e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4618      	mov	r0, r3
 8005066:	f7ff f88f 	bl	8004188 <LL_ADC_IsEnabled>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d169      	bne.n	8005144 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	689a      	ldr	r2, [r3, #8]
 8005076:	4b36      	ldr	r3, [pc, #216]	; (8005150 <ADC_Enable+0xfc>)
 8005078:	4013      	ands	r3, r2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00d      	beq.n	800509a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005082:	f043 0210 	orr.w	r2, r3, #16
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800508e:	f043 0201 	orr.w	r2, r3, #1
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e055      	b.n	8005146 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4618      	mov	r0, r3
 80050a0:	f7ff f84a 	bl	8004138 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80050a4:	482b      	ldr	r0, [pc, #172]	; (8005154 <ADC_Enable+0x100>)
 80050a6:	f7fe ff07 	bl	8003eb8 <LL_ADC_GetCommonPathInternalCh>
 80050aa:	4603      	mov	r3, r0
 80050ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d013      	beq.n	80050dc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80050b4:	4b28      	ldr	r3, [pc, #160]	; (8005158 <ADC_Enable+0x104>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	099b      	lsrs	r3, r3, #6
 80050ba:	4a28      	ldr	r2, [pc, #160]	; (800515c <ADC_Enable+0x108>)
 80050bc:	fba2 2303 	umull	r2, r3, r2, r3
 80050c0:	099b      	lsrs	r3, r3, #6
 80050c2:	1c5a      	adds	r2, r3, #1
 80050c4:	4613      	mov	r3, r2
 80050c6:	005b      	lsls	r3, r3, #1
 80050c8:	4413      	add	r3, r2
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80050ce:	e002      	b.n	80050d6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	3b01      	subs	r3, #1
 80050d4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1f9      	bne.n	80050d0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80050dc:	f7fe fe9a 	bl	8003e14 <HAL_GetTick>
 80050e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80050e2:	e028      	b.n	8005136 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7ff f84d 	bl	8004188 <LL_ADC_IsEnabled>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d104      	bne.n	80050fe <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4618      	mov	r0, r3
 80050fa:	f7ff f81d 	bl	8004138 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80050fe:	f7fe fe89 	bl	8003e14 <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b02      	cmp	r3, #2
 800510a:	d914      	bls.n	8005136 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b01      	cmp	r3, #1
 8005118:	d00d      	beq.n	8005136 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800511e:	f043 0210 	orr.w	r2, r3, #16
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800512a:	f043 0201 	orr.w	r2, r3, #1
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e007      	b.n	8005146 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0301 	and.w	r3, r3, #1
 8005140:	2b01      	cmp	r3, #1
 8005142:	d1cf      	bne.n	80050e4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	8000003f 	.word	0x8000003f
 8005154:	50040300 	.word	0x50040300
 8005158:	20000000 	.word	0x20000000
 800515c:	053e2d63 	.word	0x053e2d63

08005160 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4618      	mov	r0, r3
 800516e:	f7ff f81e 	bl	80041ae <LL_ADC_IsDisableOngoing>
 8005172:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4618      	mov	r0, r3
 800517a:	f7ff f805 	bl	8004188 <LL_ADC_IsEnabled>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d047      	beq.n	8005214 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d144      	bne.n	8005214 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f003 030d 	and.w	r3, r3, #13
 8005194:	2b01      	cmp	r3, #1
 8005196:	d10c      	bne.n	80051b2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4618      	mov	r0, r3
 800519e:	f7fe ffdf 	bl	8004160 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2203      	movs	r2, #3
 80051a8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80051aa:	f7fe fe33 	bl	8003e14 <HAL_GetTick>
 80051ae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80051b0:	e029      	b.n	8005206 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051b6:	f043 0210 	orr.w	r2, r3, #16
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051c2:	f043 0201 	orr.w	r2, r3, #1
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e023      	b.n	8005216 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80051ce:	f7fe fe21 	bl	8003e14 <HAL_GetTick>
 80051d2:	4602      	mov	r2, r0
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d914      	bls.n	8005206 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f003 0301 	and.w	r3, r3, #1
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00d      	beq.n	8005206 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ee:	f043 0210 	orr.w	r2, r3, #16
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051fa:	f043 0201 	orr.w	r2, r3, #1
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e007      	b.n	8005216 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1dc      	bne.n	80051ce <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005214:	2300      	movs	r3, #0
}
 8005216:	4618      	mov	r0, r3
 8005218:	3710      	adds	r7, #16
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}

0800521e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800521e:	b580      	push	{r7, lr}
 8005220:	b084      	sub	sp, #16
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800522a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005230:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005234:	2b00      	cmp	r3, #0
 8005236:	d14b      	bne.n	80052d0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800523c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0308 	and.w	r3, r3, #8
 800524e:	2b00      	cmp	r3, #0
 8005250:	d021      	beq.n	8005296 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4618      	mov	r0, r3
 8005258:	f7fe fe91 	bl	8003f7e <LL_ADC_REG_IsTriggerSourceSWStart>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d032      	beq.n	80052c8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d12b      	bne.n	80052c8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005274:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005280:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d11f      	bne.n	80052c8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800528c:	f043 0201 	orr.w	r2, r3, #1
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	655a      	str	r2, [r3, #84]	; 0x54
 8005294:	e018      	b.n	80052c8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d111      	bne.n	80052c8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d105      	bne.n	80052c8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052c0:	f043 0201 	orr.w	r2, r3, #1
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80052c8:	68f8      	ldr	r0, [r7, #12]
 80052ca:	f7fd fe39 	bl	8002f40 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80052ce:	e00e      	b.n	80052ee <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052d4:	f003 0310 	and.w	r3, r3, #16
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d003      	beq.n	80052e4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80052dc:	68f8      	ldr	r0, [r7, #12]
 80052de:	f7ff fa12 	bl	8004706 <HAL_ADC_ErrorCallback>
}
 80052e2:	e004      	b.n	80052ee <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	4798      	blx	r3
}
 80052ee:	bf00      	nop
 80052f0:	3710      	adds	r7, #16
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}

080052f6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80052f6:	b580      	push	{r7, lr}
 80052f8:	b084      	sub	sp, #16
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005302:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005304:	68f8      	ldr	r0, [r7, #12]
 8005306:	f7ff f9f4 	bl	80046f2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800530a:	bf00      	nop
 800530c:	3710      	adds	r7, #16
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}

08005312 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005312:	b580      	push	{r7, lr}
 8005314:	b084      	sub	sp, #16
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800531e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005324:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005330:	f043 0204 	orr.w	r2, r3, #4
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005338:	68f8      	ldr	r0, [r7, #12]
 800533a:	f7ff f9e4 	bl	8004706 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800533e:	bf00      	nop
 8005340:	3710      	adds	r7, #16
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}

08005346 <LL_ADC_StartCalibration>:
{
 8005346:	b480      	push	{r7}
 8005348:	b083      	sub	sp, #12
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
 800534e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005358:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800535c:	683a      	ldr	r2, [r7, #0]
 800535e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005362:	4313      	orrs	r3, r2
 8005364:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	609a      	str	r2, [r3, #8]
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <LL_ADC_IsCalibrationOnGoing>:
{
 8005378:	b480      	push	{r7}
 800537a:	b083      	sub	sp, #12
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005388:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800538c:	d101      	bne.n	8005392 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800538e:	2301      	movs	r3, #1
 8005390:	e000      	b.n	8005394 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80053aa:	2300      	movs	r3, #0
 80053ac:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d101      	bne.n	80053bc <HAL_ADCEx_Calibration_Start+0x1c>
 80053b8:	2302      	movs	r3, #2
 80053ba:	e04d      	b.n	8005458 <HAL_ADCEx_Calibration_Start+0xb8>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f7ff fecb 	bl	8005160 <ADC_Disable>
 80053ca:	4603      	mov	r3, r0
 80053cc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80053ce:	7bfb      	ldrb	r3, [r7, #15]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d136      	bne.n	8005442 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80053dc:	f023 0302 	bic.w	r3, r3, #2
 80053e0:	f043 0202 	orr.w	r2, r3, #2
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6839      	ldr	r1, [r7, #0]
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7ff ffa9 	bl	8005346 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80053f4:	e014      	b.n	8005420 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	3301      	adds	r3, #1
 80053fa:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8005402:	d30d      	bcc.n	8005420 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005408:	f023 0312 	bic.w	r3, r3, #18
 800540c:	f043 0210 	orr.w	r2, r3, #16
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e01b      	b.n	8005458 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4618      	mov	r0, r3
 8005426:	f7ff ffa7 	bl	8005378 <LL_ADC_IsCalibrationOnGoing>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1e2      	bne.n	80053f6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005434:	f023 0303 	bic.w	r3, r3, #3
 8005438:	f043 0201 	orr.w	r2, r3, #1
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	655a      	str	r2, [r3, #84]	; 0x54
 8005440:	e005      	b.n	800544e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005446:	f043 0210 	orr.w	r2, r3, #16
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005456:	7bfb      	ldrb	r3, [r7, #15]
}
 8005458:	4618      	mov	r0, r3
 800545a:	3710      	adds	r7, #16
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <__NVIC_SetPriorityGrouping>:
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f003 0307 	and.w	r3, r3, #7
 800546e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005470:	4b0c      	ldr	r3, [pc, #48]	; (80054a4 <__NVIC_SetPriorityGrouping+0x44>)
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005476:	68ba      	ldr	r2, [r7, #8]
 8005478:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800547c:	4013      	ands	r3, r2
 800547e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005488:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800548c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005492:	4a04      	ldr	r2, [pc, #16]	; (80054a4 <__NVIC_SetPriorityGrouping+0x44>)
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	60d3      	str	r3, [r2, #12]
}
 8005498:	bf00      	nop
 800549a:	3714      	adds	r7, #20
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr
 80054a4:	e000ed00 	.word	0xe000ed00

080054a8 <__NVIC_GetPriorityGrouping>:
{
 80054a8:	b480      	push	{r7}
 80054aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054ac:	4b04      	ldr	r3, [pc, #16]	; (80054c0 <__NVIC_GetPriorityGrouping+0x18>)
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	0a1b      	lsrs	r3, r3, #8
 80054b2:	f003 0307 	and.w	r3, r3, #7
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr
 80054c0:	e000ed00 	.word	0xe000ed00

080054c4 <__NVIC_EnableIRQ>:
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	4603      	mov	r3, r0
 80054cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	db0b      	blt.n	80054ee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054d6:	79fb      	ldrb	r3, [r7, #7]
 80054d8:	f003 021f 	and.w	r2, r3, #31
 80054dc:	4907      	ldr	r1, [pc, #28]	; (80054fc <__NVIC_EnableIRQ+0x38>)
 80054de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054e2:	095b      	lsrs	r3, r3, #5
 80054e4:	2001      	movs	r0, #1
 80054e6:	fa00 f202 	lsl.w	r2, r0, r2
 80054ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80054ee:	bf00      	nop
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	e000e100 	.word	0xe000e100

08005500 <__NVIC_SetPriority>:
{
 8005500:	b480      	push	{r7}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
 8005506:	4603      	mov	r3, r0
 8005508:	6039      	str	r1, [r7, #0]
 800550a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800550c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005510:	2b00      	cmp	r3, #0
 8005512:	db0a      	blt.n	800552a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	b2da      	uxtb	r2, r3
 8005518:	490c      	ldr	r1, [pc, #48]	; (800554c <__NVIC_SetPriority+0x4c>)
 800551a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800551e:	0112      	lsls	r2, r2, #4
 8005520:	b2d2      	uxtb	r2, r2
 8005522:	440b      	add	r3, r1
 8005524:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005528:	e00a      	b.n	8005540 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	b2da      	uxtb	r2, r3
 800552e:	4908      	ldr	r1, [pc, #32]	; (8005550 <__NVIC_SetPriority+0x50>)
 8005530:	79fb      	ldrb	r3, [r7, #7]
 8005532:	f003 030f 	and.w	r3, r3, #15
 8005536:	3b04      	subs	r3, #4
 8005538:	0112      	lsls	r2, r2, #4
 800553a:	b2d2      	uxtb	r2, r2
 800553c:	440b      	add	r3, r1
 800553e:	761a      	strb	r2, [r3, #24]
}
 8005540:	bf00      	nop
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr
 800554c:	e000e100 	.word	0xe000e100
 8005550:	e000ed00 	.word	0xe000ed00

08005554 <NVIC_EncodePriority>:
{
 8005554:	b480      	push	{r7}
 8005556:	b089      	sub	sp, #36	; 0x24
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f003 0307 	and.w	r3, r3, #7
 8005566:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005568:	69fb      	ldr	r3, [r7, #28]
 800556a:	f1c3 0307 	rsb	r3, r3, #7
 800556e:	2b04      	cmp	r3, #4
 8005570:	bf28      	it	cs
 8005572:	2304      	movcs	r3, #4
 8005574:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	3304      	adds	r3, #4
 800557a:	2b06      	cmp	r3, #6
 800557c:	d902      	bls.n	8005584 <NVIC_EncodePriority+0x30>
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	3b03      	subs	r3, #3
 8005582:	e000      	b.n	8005586 <NVIC_EncodePriority+0x32>
 8005584:	2300      	movs	r3, #0
 8005586:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005588:	f04f 32ff 	mov.w	r2, #4294967295
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	fa02 f303 	lsl.w	r3, r2, r3
 8005592:	43da      	mvns	r2, r3
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	401a      	ands	r2, r3
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800559c:	f04f 31ff 	mov.w	r1, #4294967295
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	fa01 f303 	lsl.w	r3, r1, r3
 80055a6:	43d9      	mvns	r1, r3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055ac:	4313      	orrs	r3, r2
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3724      	adds	r7, #36	; 0x24
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr
	...

080055bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b082      	sub	sp, #8
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	3b01      	subs	r3, #1
 80055c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80055cc:	d301      	bcc.n	80055d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80055ce:	2301      	movs	r3, #1
 80055d0:	e00f      	b.n	80055f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055d2:	4a0a      	ldr	r2, [pc, #40]	; (80055fc <SysTick_Config+0x40>)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	3b01      	subs	r3, #1
 80055d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80055da:	210f      	movs	r1, #15
 80055dc:	f04f 30ff 	mov.w	r0, #4294967295
 80055e0:	f7ff ff8e 	bl	8005500 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055e4:	4b05      	ldr	r3, [pc, #20]	; (80055fc <SysTick_Config+0x40>)
 80055e6:	2200      	movs	r2, #0
 80055e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055ea:	4b04      	ldr	r3, [pc, #16]	; (80055fc <SysTick_Config+0x40>)
 80055ec:	2207      	movs	r2, #7
 80055ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80055f0:	2300      	movs	r3, #0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3708      	adds	r7, #8
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop
 80055fc:	e000e010 	.word	0xe000e010

08005600 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f7ff ff29 	bl	8005460 <__NVIC_SetPriorityGrouping>
}
 800560e:	bf00      	nop
 8005610:	3708      	adds	r7, #8
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}

08005616 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005616:	b580      	push	{r7, lr}
 8005618:	b086      	sub	sp, #24
 800561a:	af00      	add	r7, sp, #0
 800561c:	4603      	mov	r3, r0
 800561e:	60b9      	str	r1, [r7, #8]
 8005620:	607a      	str	r2, [r7, #4]
 8005622:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005624:	2300      	movs	r3, #0
 8005626:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005628:	f7ff ff3e 	bl	80054a8 <__NVIC_GetPriorityGrouping>
 800562c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	68b9      	ldr	r1, [r7, #8]
 8005632:	6978      	ldr	r0, [r7, #20]
 8005634:	f7ff ff8e 	bl	8005554 <NVIC_EncodePriority>
 8005638:	4602      	mov	r2, r0
 800563a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800563e:	4611      	mov	r1, r2
 8005640:	4618      	mov	r0, r3
 8005642:	f7ff ff5d 	bl	8005500 <__NVIC_SetPriority>
}
 8005646:	bf00      	nop
 8005648:	3718      	adds	r7, #24
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}

0800564e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b082      	sub	sp, #8
 8005652:	af00      	add	r7, sp, #0
 8005654:	4603      	mov	r3, r0
 8005656:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800565c:	4618      	mov	r0, r3
 800565e:	f7ff ff31 	bl	80054c4 <__NVIC_EnableIRQ>
}
 8005662:	bf00      	nop
 8005664:	3708      	adds	r7, #8
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}

0800566a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800566a:	b580      	push	{r7, lr}
 800566c:	b082      	sub	sp, #8
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7ff ffa2 	bl	80055bc <SysTick_Config>
 8005678:	4603      	mov	r3, r0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3708      	adds	r7, #8
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
	...

08005684 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005684:	b480      	push	{r7}
 8005686:	b085      	sub	sp, #20
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e098      	b.n	80057c8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	461a      	mov	r2, r3
 800569c:	4b4d      	ldr	r3, [pc, #308]	; (80057d4 <HAL_DMA_Init+0x150>)
 800569e:	429a      	cmp	r2, r3
 80056a0:	d80f      	bhi.n	80056c2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	461a      	mov	r2, r3
 80056a8:	4b4b      	ldr	r3, [pc, #300]	; (80057d8 <HAL_DMA_Init+0x154>)
 80056aa:	4413      	add	r3, r2
 80056ac:	4a4b      	ldr	r2, [pc, #300]	; (80057dc <HAL_DMA_Init+0x158>)
 80056ae:	fba2 2303 	umull	r2, r3, r2, r3
 80056b2:	091b      	lsrs	r3, r3, #4
 80056b4:	009a      	lsls	r2, r3, #2
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a48      	ldr	r2, [pc, #288]	; (80057e0 <HAL_DMA_Init+0x15c>)
 80056be:	641a      	str	r2, [r3, #64]	; 0x40
 80056c0:	e00e      	b.n	80056e0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	461a      	mov	r2, r3
 80056c8:	4b46      	ldr	r3, [pc, #280]	; (80057e4 <HAL_DMA_Init+0x160>)
 80056ca:	4413      	add	r3, r2
 80056cc:	4a43      	ldr	r2, [pc, #268]	; (80057dc <HAL_DMA_Init+0x158>)
 80056ce:	fba2 2303 	umull	r2, r3, r2, r3
 80056d2:	091b      	lsrs	r3, r3, #4
 80056d4:	009a      	lsls	r2, r3, #2
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a42      	ldr	r2, [pc, #264]	; (80057e8 <HAL_DMA_Init+0x164>)
 80056de:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2202      	movs	r2, #2
 80056e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80056f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005704:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005710:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800571c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a1b      	ldr	r3, [r3, #32]
 8005722:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	4313      	orrs	r3, r2
 8005728:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800573a:	d039      	beq.n	80057b0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005740:	4a27      	ldr	r2, [pc, #156]	; (80057e0 <HAL_DMA_Init+0x15c>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d11a      	bne.n	800577c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005746:	4b29      	ldr	r3, [pc, #164]	; (80057ec <HAL_DMA_Init+0x168>)
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800574e:	f003 031c 	and.w	r3, r3, #28
 8005752:	210f      	movs	r1, #15
 8005754:	fa01 f303 	lsl.w	r3, r1, r3
 8005758:	43db      	mvns	r3, r3
 800575a:	4924      	ldr	r1, [pc, #144]	; (80057ec <HAL_DMA_Init+0x168>)
 800575c:	4013      	ands	r3, r2
 800575e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005760:	4b22      	ldr	r3, [pc, #136]	; (80057ec <HAL_DMA_Init+0x168>)
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6859      	ldr	r1, [r3, #4]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800576c:	f003 031c 	and.w	r3, r3, #28
 8005770:	fa01 f303 	lsl.w	r3, r1, r3
 8005774:	491d      	ldr	r1, [pc, #116]	; (80057ec <HAL_DMA_Init+0x168>)
 8005776:	4313      	orrs	r3, r2
 8005778:	600b      	str	r3, [r1, #0]
 800577a:	e019      	b.n	80057b0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800577c:	4b1c      	ldr	r3, [pc, #112]	; (80057f0 <HAL_DMA_Init+0x16c>)
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005784:	f003 031c 	and.w	r3, r3, #28
 8005788:	210f      	movs	r1, #15
 800578a:	fa01 f303 	lsl.w	r3, r1, r3
 800578e:	43db      	mvns	r3, r3
 8005790:	4917      	ldr	r1, [pc, #92]	; (80057f0 <HAL_DMA_Init+0x16c>)
 8005792:	4013      	ands	r3, r2
 8005794:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005796:	4b16      	ldr	r3, [pc, #88]	; (80057f0 <HAL_DMA_Init+0x16c>)
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6859      	ldr	r1, [r3, #4]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057a2:	f003 031c 	and.w	r3, r3, #28
 80057a6:	fa01 f303 	lsl.w	r3, r1, r3
 80057aa:	4911      	ldr	r1, [pc, #68]	; (80057f0 <HAL_DMA_Init+0x16c>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3714      	adds	r7, #20
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr
 80057d4:	40020407 	.word	0x40020407
 80057d8:	bffdfff8 	.word	0xbffdfff8
 80057dc:	cccccccd 	.word	0xcccccccd
 80057e0:	40020000 	.word	0x40020000
 80057e4:	bffdfbf8 	.word	0xbffdfbf8
 80057e8:	40020400 	.word	0x40020400
 80057ec:	400200a8 	.word	0x400200a8
 80057f0:	400204a8 	.word	0x400204a8

080057f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b086      	sub	sp, #24
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	607a      	str	r2, [r7, #4]
 8005800:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005802:	2300      	movs	r3, #0
 8005804:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800580c:	2b01      	cmp	r3, #1
 800580e:	d101      	bne.n	8005814 <HAL_DMA_Start_IT+0x20>
 8005810:	2302      	movs	r3, #2
 8005812:	e04b      	b.n	80058ac <HAL_DMA_Start_IT+0xb8>
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005822:	b2db      	uxtb	r3, r3
 8005824:	2b01      	cmp	r3, #1
 8005826:	d13a      	bne.n	800589e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2202      	movs	r2, #2
 800582c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f022 0201 	bic.w	r2, r2, #1
 8005844:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	68b9      	ldr	r1, [r7, #8]
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f000 f95f 	bl	8005b10 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005856:	2b00      	cmp	r3, #0
 8005858:	d008      	beq.n	800586c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f042 020e 	orr.w	r2, r2, #14
 8005868:	601a      	str	r2, [r3, #0]
 800586a:	e00f      	b.n	800588c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 0204 	bic.w	r2, r2, #4
 800587a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 020a 	orr.w	r2, r2, #10
 800588a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f042 0201 	orr.w	r2, r2, #1
 800589a:	601a      	str	r2, [r3, #0]
 800589c:	e005      	b.n	80058aa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80058a6:	2302      	movs	r3, #2
 80058a8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80058aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3718      	adds	r7, #24
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b085      	sub	sp, #20
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058bc:	2300      	movs	r3, #0
 80058be:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	d008      	beq.n	80058de <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2204      	movs	r2, #4
 80058d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e022      	b.n	8005924 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f022 020e 	bic.w	r2, r2, #14
 80058ec:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f022 0201 	bic.w	r2, r2, #1
 80058fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005902:	f003 021c 	and.w	r2, r3, #28
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800590a:	2101      	movs	r1, #1
 800590c:	fa01 f202 	lsl.w	r2, r1, r2
 8005910:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2201      	movs	r2, #1
 8005916:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8005922:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005924:	4618      	mov	r0, r3
 8005926:	3714      	adds	r7, #20
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005938:	2300      	movs	r3, #0
 800593a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b02      	cmp	r3, #2
 8005946:	d005      	beq.n	8005954 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2204      	movs	r2, #4
 800594c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	73fb      	strb	r3, [r7, #15]
 8005952:	e029      	b.n	80059a8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f022 020e 	bic.w	r2, r2, #14
 8005962:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 0201 	bic.w	r2, r2, #1
 8005972:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005978:	f003 021c 	and.w	r2, r3, #28
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005980:	2101      	movs	r1, #1
 8005982:	fa01 f202 	lsl.w	r2, r1, r2
 8005986:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599c:	2b00      	cmp	r3, #0
 800599e:	d003      	beq.n	80059a8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	4798      	blx	r3
    }
  }
  return status;
 80059a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b084      	sub	sp, #16
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ce:	f003 031c 	and.w	r3, r3, #28
 80059d2:	2204      	movs	r2, #4
 80059d4:	409a      	lsls	r2, r3
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	4013      	ands	r3, r2
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d026      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x7a>
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	f003 0304 	and.w	r3, r3, #4
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d021      	beq.n	8005a2c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0320 	and.w	r3, r3, #32
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d107      	bne.n	8005a06 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f022 0204 	bic.w	r2, r2, #4
 8005a04:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a0a:	f003 021c 	and.w	r2, r3, #28
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a12:	2104      	movs	r1, #4
 8005a14:	fa01 f202 	lsl.w	r2, r1, r2
 8005a18:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d071      	beq.n	8005b06 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8005a2a:	e06c      	b.n	8005b06 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a30:	f003 031c 	and.w	r3, r3, #28
 8005a34:	2202      	movs	r2, #2
 8005a36:	409a      	lsls	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d02e      	beq.n	8005a9e <HAL_DMA_IRQHandler+0xec>
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	f003 0302 	and.w	r3, r3, #2
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d029      	beq.n	8005a9e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0320 	and.w	r3, r3, #32
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10b      	bne.n	8005a70 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f022 020a 	bic.w	r2, r2, #10
 8005a66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a74:	f003 021c 	and.w	r2, r3, #28
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7c:	2102      	movs	r1, #2
 8005a7e:	fa01 f202 	lsl.w	r2, r1, r2
 8005a82:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d038      	beq.n	8005b06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005a9c:	e033      	b.n	8005b06 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa2:	f003 031c 	and.w	r3, r3, #28
 8005aa6:	2208      	movs	r2, #8
 8005aa8:	409a      	lsls	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	4013      	ands	r3, r2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d02a      	beq.n	8005b08 <HAL_DMA_IRQHandler+0x156>
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	f003 0308 	and.w	r3, r3, #8
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d025      	beq.n	8005b08 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f022 020e 	bic.w	r2, r2, #14
 8005aca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ad0:	f003 021c 	and.w	r2, r3, #28
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad8:	2101      	movs	r1, #1
 8005ada:	fa01 f202 	lsl.w	r2, r1, r2
 8005ade:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d004      	beq.n	8005b08 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005b06:	bf00      	nop
 8005b08:	bf00      	nop
}
 8005b0a:	3710      	adds	r7, #16
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
 8005b1c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b22:	f003 021c 	and.w	r2, r3, #28
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2a:	2101      	movs	r1, #1
 8005b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8005b30:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	683a      	ldr	r2, [r7, #0]
 8005b38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	2b10      	cmp	r3, #16
 8005b40:	d108      	bne.n	8005b54 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68ba      	ldr	r2, [r7, #8]
 8005b50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005b52:	e007      	b.n	8005b64 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68ba      	ldr	r2, [r7, #8]
 8005b5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	60da      	str	r2, [r3, #12]
}
 8005b64:	bf00      	nop
 8005b66:	3714      	adds	r7, #20
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b7e:	e148      	b.n	8005e12 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	2101      	movs	r1, #1
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	fa01 f303 	lsl.w	r3, r1, r3
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	f000 813a 	beq.w	8005e0c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	f003 0303 	and.w	r3, r3, #3
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d005      	beq.n	8005bb0 <HAL_GPIO_Init+0x40>
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	f003 0303 	and.w	r3, r3, #3
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	d130      	bne.n	8005c12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	005b      	lsls	r3, r3, #1
 8005bba:	2203      	movs	r2, #3
 8005bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc0:	43db      	mvns	r3, r3
 8005bc2:	693a      	ldr	r2, [r7, #16]
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	68da      	ldr	r2, [r3, #12]
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	005b      	lsls	r3, r3, #1
 8005bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005be6:	2201      	movs	r2, #1
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	fa02 f303 	lsl.w	r3, r2, r3
 8005bee:	43db      	mvns	r3, r3
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	091b      	lsrs	r3, r3, #4
 8005bfc:	f003 0201 	and.w	r2, r3, #1
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	fa02 f303 	lsl.w	r3, r2, r3
 8005c06:	693a      	ldr	r2, [r7, #16]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	f003 0303 	and.w	r3, r3, #3
 8005c1a:	2b03      	cmp	r3, #3
 8005c1c:	d017      	beq.n	8005c4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	005b      	lsls	r3, r3, #1
 8005c28:	2203      	movs	r2, #3
 8005c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c2e:	43db      	mvns	r3, r3
 8005c30:	693a      	ldr	r2, [r7, #16]
 8005c32:	4013      	ands	r3, r2
 8005c34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	689a      	ldr	r2, [r3, #8]
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	005b      	lsls	r3, r3, #1
 8005c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c42:	693a      	ldr	r2, [r7, #16]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	693a      	ldr	r2, [r7, #16]
 8005c4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f003 0303 	and.w	r3, r3, #3
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d123      	bne.n	8005ca2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	08da      	lsrs	r2, r3, #3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	3208      	adds	r2, #8
 8005c62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	f003 0307 	and.w	r3, r3, #7
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	220f      	movs	r2, #15
 8005c72:	fa02 f303 	lsl.w	r3, r2, r3
 8005c76:	43db      	mvns	r3, r3
 8005c78:	693a      	ldr	r2, [r7, #16]
 8005c7a:	4013      	ands	r3, r2
 8005c7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	691a      	ldr	r2, [r3, #16]
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f003 0307 	and.w	r3, r3, #7
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	08da      	lsrs	r2, r3, #3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	3208      	adds	r2, #8
 8005c9c:	6939      	ldr	r1, [r7, #16]
 8005c9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	005b      	lsls	r3, r3, #1
 8005cac:	2203      	movs	r2, #3
 8005cae:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb2:	43db      	mvns	r3, r3
 8005cb4:	693a      	ldr	r2, [r7, #16]
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	f003 0203 	and.w	r2, r3, #3
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	005b      	lsls	r3, r3, #1
 8005cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cca:	693a      	ldr	r2, [r7, #16]
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	f000 8094 	beq.w	8005e0c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ce4:	4b52      	ldr	r3, [pc, #328]	; (8005e30 <HAL_GPIO_Init+0x2c0>)
 8005ce6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ce8:	4a51      	ldr	r2, [pc, #324]	; (8005e30 <HAL_GPIO_Init+0x2c0>)
 8005cea:	f043 0301 	orr.w	r3, r3, #1
 8005cee:	6613      	str	r3, [r2, #96]	; 0x60
 8005cf0:	4b4f      	ldr	r3, [pc, #316]	; (8005e30 <HAL_GPIO_Init+0x2c0>)
 8005cf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cf4:	f003 0301 	and.w	r3, r3, #1
 8005cf8:	60bb      	str	r3, [r7, #8]
 8005cfa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005cfc:	4a4d      	ldr	r2, [pc, #308]	; (8005e34 <HAL_GPIO_Init+0x2c4>)
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	089b      	lsrs	r3, r3, #2
 8005d02:	3302      	adds	r3, #2
 8005d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	f003 0303 	and.w	r3, r3, #3
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	220f      	movs	r2, #15
 8005d14:	fa02 f303 	lsl.w	r3, r2, r3
 8005d18:	43db      	mvns	r3, r3
 8005d1a:	693a      	ldr	r2, [r7, #16]
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005d26:	d00d      	beq.n	8005d44 <HAL_GPIO_Init+0x1d4>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a43      	ldr	r2, [pc, #268]	; (8005e38 <HAL_GPIO_Init+0x2c8>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d007      	beq.n	8005d40 <HAL_GPIO_Init+0x1d0>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a42      	ldr	r2, [pc, #264]	; (8005e3c <HAL_GPIO_Init+0x2cc>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d101      	bne.n	8005d3c <HAL_GPIO_Init+0x1cc>
 8005d38:	2302      	movs	r3, #2
 8005d3a:	e004      	b.n	8005d46 <HAL_GPIO_Init+0x1d6>
 8005d3c:	2307      	movs	r3, #7
 8005d3e:	e002      	b.n	8005d46 <HAL_GPIO_Init+0x1d6>
 8005d40:	2301      	movs	r3, #1
 8005d42:	e000      	b.n	8005d46 <HAL_GPIO_Init+0x1d6>
 8005d44:	2300      	movs	r3, #0
 8005d46:	697a      	ldr	r2, [r7, #20]
 8005d48:	f002 0203 	and.w	r2, r2, #3
 8005d4c:	0092      	lsls	r2, r2, #2
 8005d4e:	4093      	lsls	r3, r2
 8005d50:	693a      	ldr	r2, [r7, #16]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005d56:	4937      	ldr	r1, [pc, #220]	; (8005e34 <HAL_GPIO_Init+0x2c4>)
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	089b      	lsrs	r3, r3, #2
 8005d5c:	3302      	adds	r3, #2
 8005d5e:	693a      	ldr	r2, [r7, #16]
 8005d60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005d64:	4b36      	ldr	r3, [pc, #216]	; (8005e40 <HAL_GPIO_Init+0x2d0>)
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	43db      	mvns	r3, r3
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	4013      	ands	r3, r2
 8005d72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d003      	beq.n	8005d88 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005d88:	4a2d      	ldr	r2, [pc, #180]	; (8005e40 <HAL_GPIO_Init+0x2d0>)
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005d8e:	4b2c      	ldr	r3, [pc, #176]	; (8005e40 <HAL_GPIO_Init+0x2d0>)
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	43db      	mvns	r3, r3
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d003      	beq.n	8005db2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8005daa:	693a      	ldr	r2, [r7, #16]
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005db2:	4a23      	ldr	r2, [pc, #140]	; (8005e40 <HAL_GPIO_Init+0x2d0>)
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005db8:	4b21      	ldr	r3, [pc, #132]	; (8005e40 <HAL_GPIO_Init+0x2d0>)
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	43db      	mvns	r3, r3
 8005dc2:	693a      	ldr	r2, [r7, #16]
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d003      	beq.n	8005ddc <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005ddc:	4a18      	ldr	r2, [pc, #96]	; (8005e40 <HAL_GPIO_Init+0x2d0>)
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005de2:	4b17      	ldr	r3, [pc, #92]	; (8005e40 <HAL_GPIO_Init+0x2d0>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	43db      	mvns	r3, r3
 8005dec:	693a      	ldr	r2, [r7, #16]
 8005dee:	4013      	ands	r3, r2
 8005df0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d003      	beq.n	8005e06 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005e06:	4a0e      	ldr	r2, [pc, #56]	; (8005e40 <HAL_GPIO_Init+0x2d0>)
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	3301      	adds	r3, #1
 8005e10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	fa22 f303 	lsr.w	r3, r2, r3
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f47f aeaf 	bne.w	8005b80 <HAL_GPIO_Init+0x10>
  }
}
 8005e22:	bf00      	nop
 8005e24:	bf00      	nop
 8005e26:	371c      	adds	r7, #28
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr
 8005e30:	40021000 	.word	0x40021000
 8005e34:	40010000 	.word	0x40010000
 8005e38:	48000400 	.word	0x48000400
 8005e3c:	48000800 	.word	0x48000800
 8005e40:	40010400 	.word	0x40010400

08005e44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	807b      	strh	r3, [r7, #2]
 8005e50:	4613      	mov	r3, r2
 8005e52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e54:	787b      	ldrb	r3, [r7, #1]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d003      	beq.n	8005e62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005e5a:	887a      	ldrh	r2, [r7, #2]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005e60:	e002      	b.n	8005e68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005e62:	887a      	ldrh	r2, [r7, #2]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005e68:	bf00      	nop
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005e74:	b480      	push	{r7}
 8005e76:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e78:	4b05      	ldr	r3, [pc, #20]	; (8005e90 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a04      	ldr	r2, [pc, #16]	; (8005e90 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e82:	6013      	str	r3, [r2, #0]
}
 8005e84:	bf00      	nop
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	40007000 	.word	0x40007000

08005e94 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	460b      	mov	r3, r1
 8005e9e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d10c      	bne.n	8005ec0 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8005ea6:	4b13      	ldr	r3, [pc, #76]	; (8005ef4 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005eae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005eb2:	d10e      	bne.n	8005ed2 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005eb4:	f000 f896 	bl	8005fe4 <HAL_PWREx_DisableLowPowerRunMode>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d009      	beq.n	8005ed2 <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 8005ebe:	e016      	b.n	8005eee <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8005ec0:	4b0c      	ldr	r3, [pc, #48]	; (8005ef4 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005ec2:	695b      	ldr	r3, [r3, #20]
 8005ec4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ec8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ecc:	d001      	beq.n	8005ed2 <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005ece:	f000 f879 	bl	8005fc4 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005ed2:	4b09      	ldr	r3, [pc, #36]	; (8005ef8 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	4a08      	ldr	r2, [pc, #32]	; (8005ef8 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005ed8:	f023 0304 	bic.w	r3, r3, #4
 8005edc:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005ede:	78fb      	ldrb	r3, [r7, #3]
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d101      	bne.n	8005ee8 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005ee4:	bf30      	wfi
 8005ee6:	e002      	b.n	8005eee <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005ee8:	bf40      	sev
    __WFE();
 8005eea:	bf20      	wfe
    __WFE();
 8005eec:	bf20      	wfe
  }

}
 8005eee:	3708      	adds	r7, #8
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	40007000 	.word	0x40007000
 8005ef8:	e000ed00 	.word	0xe000ed00

08005efc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005efc:	b480      	push	{r7}
 8005efe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005f00:	4b04      	ldr	r3, [pc, #16]	; (8005f14 <HAL_PWREx_GetVoltageRange+0x18>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	40007000 	.word	0x40007000

08005f18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b085      	sub	sp, #20
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f26:	d130      	bne.n	8005f8a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f28:	4b23      	ldr	r3, [pc, #140]	; (8005fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005f30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f34:	d038      	beq.n	8005fa8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005f36:	4b20      	ldr	r3, [pc, #128]	; (8005fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005f3e:	4a1e      	ldr	r2, [pc, #120]	; (8005fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f40:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f44:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f46:	4b1d      	ldr	r3, [pc, #116]	; (8005fbc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2232      	movs	r2, #50	; 0x32
 8005f4c:	fb02 f303 	mul.w	r3, r2, r3
 8005f50:	4a1b      	ldr	r2, [pc, #108]	; (8005fc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005f52:	fba2 2303 	umull	r2, r3, r2, r3
 8005f56:	0c9b      	lsrs	r3, r3, #18
 8005f58:	3301      	adds	r3, #1
 8005f5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f5c:	e002      	b.n	8005f64 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	3b01      	subs	r3, #1
 8005f62:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f64:	4b14      	ldr	r3, [pc, #80]	; (8005fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f66:	695b      	ldr	r3, [r3, #20]
 8005f68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f70:	d102      	bne.n	8005f78 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d1f2      	bne.n	8005f5e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005f78:	4b0f      	ldr	r3, [pc, #60]	; (8005fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f7a:	695b      	ldr	r3, [r3, #20]
 8005f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f84:	d110      	bne.n	8005fa8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e00f      	b.n	8005faa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005f8a:	4b0b      	ldr	r3, [pc, #44]	; (8005fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005f92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f96:	d007      	beq.n	8005fa8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005f98:	4b07      	ldr	r3, [pc, #28]	; (8005fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005fa0:	4a05      	ldr	r2, [pc, #20]	; (8005fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005fa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005fa6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3714      	adds	r7, #20
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	40007000 	.word	0x40007000
 8005fbc:	20000000 	.word	0x20000000
 8005fc0:	431bde83 	.word	0x431bde83

08005fc4 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005fc8:	4b05      	ldr	r3, [pc, #20]	; (8005fe0 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a04      	ldr	r2, [pc, #16]	; (8005fe0 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8005fce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005fd2:	6013      	str	r3, [r2, #0]
}
 8005fd4:	bf00      	nop
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	40007000 	.word	0x40007000

08005fe4 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005fea:	4b17      	ldr	r3, [pc, #92]	; (8006048 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a16      	ldr	r2, [pc, #88]	; (8006048 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005ff0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ff4:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ff6:	4b15      	ldr	r3, [pc, #84]	; (800604c <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2232      	movs	r2, #50	; 0x32
 8005ffc:	fb02 f303 	mul.w	r3, r2, r3
 8006000:	4a13      	ldr	r2, [pc, #76]	; (8006050 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8006002:	fba2 2303 	umull	r2, r3, r2, r3
 8006006:	0c9b      	lsrs	r3, r3, #18
 8006008:	3301      	adds	r3, #1
 800600a:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800600c:	e002      	b.n	8006014 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	3b01      	subs	r3, #1
 8006012:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8006014:	4b0c      	ldr	r3, [pc, #48]	; (8006048 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8006016:	695b      	ldr	r3, [r3, #20]
 8006018:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800601c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006020:	d102      	bne.n	8006028 <HAL_PWREx_DisableLowPowerRunMode+0x44>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d1f2      	bne.n	800600e <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8006028:	4b07      	ldr	r3, [pc, #28]	; (8006048 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006030:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006034:	d101      	bne.n	800603a <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	e000      	b.n	800603c <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 800603a:	2300      	movs	r3, #0
}
 800603c:	4618      	mov	r0, r3
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr
 8006048:	40007000 	.word	0x40007000
 800604c:	20000000 	.word	0x20000000
 8006050:	431bde83 	.word	0x431bde83

08006054 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	4603      	mov	r3, r0
 800605c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 800605e:	4b11      	ldr	r3, [pc, #68]	; (80060a4 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f023 0307 	bic.w	r3, r3, #7
 8006066:	4a0f      	ldr	r2, [pc, #60]	; (80060a4 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8006068:	f043 0302 	orr.w	r3, r3, #2
 800606c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800606e:	4b0e      	ldr	r3, [pc, #56]	; (80060a8 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	4a0d      	ldr	r2, [pc, #52]	; (80060a8 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8006074:	f043 0304 	orr.w	r3, r3, #4
 8006078:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 800607a:	79fb      	ldrb	r3, [r7, #7]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d101      	bne.n	8006084 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8006080:	bf30      	wfi
 8006082:	e002      	b.n	800608a <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8006084:	bf40      	sev
    __WFE();
 8006086:	bf20      	wfe
    __WFE();
 8006088:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800608a:	4b07      	ldr	r3, [pc, #28]	; (80060a8 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	4a06      	ldr	r2, [pc, #24]	; (80060a8 <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8006090:	f023 0304 	bic.w	r3, r3, #4
 8006094:	6113      	str	r3, [r2, #16]
}
 8006096:	bf00      	nop
 8006098:	370c      	adds	r7, #12
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop
 80060a4:	40007000 	.word	0x40007000
 80060a8:	e000ed00 	.word	0xe000ed00

080060ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b088      	sub	sp, #32
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d102      	bne.n	80060c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	f000 bc02 	b.w	80068c4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060c0:	4b96      	ldr	r3, [pc, #600]	; (800631c <HAL_RCC_OscConfig+0x270>)
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	f003 030c 	and.w	r3, r3, #12
 80060c8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80060ca:	4b94      	ldr	r3, [pc, #592]	; (800631c <HAL_RCC_OscConfig+0x270>)
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	f003 0303 	and.w	r3, r3, #3
 80060d2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 0310 	and.w	r3, r3, #16
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f000 80e4 	beq.w	80062aa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d007      	beq.n	80060f8 <HAL_RCC_OscConfig+0x4c>
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	2b0c      	cmp	r3, #12
 80060ec:	f040 808b 	bne.w	8006206 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	f040 8087 	bne.w	8006206 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80060f8:	4b88      	ldr	r3, [pc, #544]	; (800631c <HAL_RCC_OscConfig+0x270>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0302 	and.w	r3, r3, #2
 8006100:	2b00      	cmp	r3, #0
 8006102:	d005      	beq.n	8006110 <HAL_RCC_OscConfig+0x64>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	699b      	ldr	r3, [r3, #24]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d101      	bne.n	8006110 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	e3d9      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a1a      	ldr	r2, [r3, #32]
 8006114:	4b81      	ldr	r3, [pc, #516]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 0308 	and.w	r3, r3, #8
 800611c:	2b00      	cmp	r3, #0
 800611e:	d004      	beq.n	800612a <HAL_RCC_OscConfig+0x7e>
 8006120:	4b7e      	ldr	r3, [pc, #504]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006128:	e005      	b.n	8006136 <HAL_RCC_OscConfig+0x8a>
 800612a:	4b7c      	ldr	r3, [pc, #496]	; (800631c <HAL_RCC_OscConfig+0x270>)
 800612c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006130:	091b      	lsrs	r3, r3, #4
 8006132:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006136:	4293      	cmp	r3, r2
 8006138:	d223      	bcs.n	8006182 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a1b      	ldr	r3, [r3, #32]
 800613e:	4618      	mov	r0, r3
 8006140:	f000 fd54 	bl	8006bec <RCC_SetFlashLatencyFromMSIRange>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d001      	beq.n	800614e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e3ba      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800614e:	4b73      	ldr	r3, [pc, #460]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a72      	ldr	r2, [pc, #456]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006154:	f043 0308 	orr.w	r3, r3, #8
 8006158:	6013      	str	r3, [r2, #0]
 800615a:	4b70      	ldr	r3, [pc, #448]	; (800631c <HAL_RCC_OscConfig+0x270>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	496d      	ldr	r1, [pc, #436]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006168:	4313      	orrs	r3, r2
 800616a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800616c:	4b6b      	ldr	r3, [pc, #428]	; (800631c <HAL_RCC_OscConfig+0x270>)
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	021b      	lsls	r3, r3, #8
 800617a:	4968      	ldr	r1, [pc, #416]	; (800631c <HAL_RCC_OscConfig+0x270>)
 800617c:	4313      	orrs	r3, r2
 800617e:	604b      	str	r3, [r1, #4]
 8006180:	e025      	b.n	80061ce <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006182:	4b66      	ldr	r3, [pc, #408]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a65      	ldr	r2, [pc, #404]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006188:	f043 0308 	orr.w	r3, r3, #8
 800618c:	6013      	str	r3, [r2, #0]
 800618e:	4b63      	ldr	r3, [pc, #396]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a1b      	ldr	r3, [r3, #32]
 800619a:	4960      	ldr	r1, [pc, #384]	; (800631c <HAL_RCC_OscConfig+0x270>)
 800619c:	4313      	orrs	r3, r2
 800619e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80061a0:	4b5e      	ldr	r3, [pc, #376]	; (800631c <HAL_RCC_OscConfig+0x270>)
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	69db      	ldr	r3, [r3, #28]
 80061ac:	021b      	lsls	r3, r3, #8
 80061ae:	495b      	ldr	r1, [pc, #364]	; (800631c <HAL_RCC_OscConfig+0x270>)
 80061b0:	4313      	orrs	r3, r2
 80061b2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d109      	bne.n	80061ce <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 fd14 	bl	8006bec <RCC_SetFlashLatencyFromMSIRange>
 80061c4:	4603      	mov	r3, r0
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d001      	beq.n	80061ce <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e37a      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80061ce:	f000 fc81 	bl	8006ad4 <HAL_RCC_GetSysClockFreq>
 80061d2:	4602      	mov	r2, r0
 80061d4:	4b51      	ldr	r3, [pc, #324]	; (800631c <HAL_RCC_OscConfig+0x270>)
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	091b      	lsrs	r3, r3, #4
 80061da:	f003 030f 	and.w	r3, r3, #15
 80061de:	4950      	ldr	r1, [pc, #320]	; (8006320 <HAL_RCC_OscConfig+0x274>)
 80061e0:	5ccb      	ldrb	r3, [r1, r3]
 80061e2:	f003 031f 	and.w	r3, r3, #31
 80061e6:	fa22 f303 	lsr.w	r3, r2, r3
 80061ea:	4a4e      	ldr	r2, [pc, #312]	; (8006324 <HAL_RCC_OscConfig+0x278>)
 80061ec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80061ee:	4b4e      	ldr	r3, [pc, #312]	; (8006328 <HAL_RCC_OscConfig+0x27c>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f7fd fdbe 	bl	8003d74 <HAL_InitTick>
 80061f8:	4603      	mov	r3, r0
 80061fa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80061fc:	7bfb      	ldrb	r3, [r7, #15]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d052      	beq.n	80062a8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006202:	7bfb      	ldrb	r3, [r7, #15]
 8006204:	e35e      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d032      	beq.n	8006274 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800620e:	4b43      	ldr	r3, [pc, #268]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a42      	ldr	r2, [pc, #264]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006214:	f043 0301 	orr.w	r3, r3, #1
 8006218:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800621a:	f7fd fdfb 	bl	8003e14 <HAL_GetTick>
 800621e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006220:	e008      	b.n	8006234 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006222:	f7fd fdf7 	bl	8003e14 <HAL_GetTick>
 8006226:	4602      	mov	r2, r0
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	2b02      	cmp	r3, #2
 800622e:	d901      	bls.n	8006234 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006230:	2303      	movs	r3, #3
 8006232:	e347      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006234:	4b39      	ldr	r3, [pc, #228]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f003 0302 	and.w	r3, r3, #2
 800623c:	2b00      	cmp	r3, #0
 800623e:	d0f0      	beq.n	8006222 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006240:	4b36      	ldr	r3, [pc, #216]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a35      	ldr	r2, [pc, #212]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006246:	f043 0308 	orr.w	r3, r3, #8
 800624a:	6013      	str	r3, [r2, #0]
 800624c:	4b33      	ldr	r3, [pc, #204]	; (800631c <HAL_RCC_OscConfig+0x270>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a1b      	ldr	r3, [r3, #32]
 8006258:	4930      	ldr	r1, [pc, #192]	; (800631c <HAL_RCC_OscConfig+0x270>)
 800625a:	4313      	orrs	r3, r2
 800625c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800625e:	4b2f      	ldr	r3, [pc, #188]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	69db      	ldr	r3, [r3, #28]
 800626a:	021b      	lsls	r3, r3, #8
 800626c:	492b      	ldr	r1, [pc, #172]	; (800631c <HAL_RCC_OscConfig+0x270>)
 800626e:	4313      	orrs	r3, r2
 8006270:	604b      	str	r3, [r1, #4]
 8006272:	e01a      	b.n	80062aa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006274:	4b29      	ldr	r3, [pc, #164]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a28      	ldr	r2, [pc, #160]	; (800631c <HAL_RCC_OscConfig+0x270>)
 800627a:	f023 0301 	bic.w	r3, r3, #1
 800627e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006280:	f7fd fdc8 	bl	8003e14 <HAL_GetTick>
 8006284:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006286:	e008      	b.n	800629a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006288:	f7fd fdc4 	bl	8003e14 <HAL_GetTick>
 800628c:	4602      	mov	r2, r0
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	1ad3      	subs	r3, r2, r3
 8006292:	2b02      	cmp	r3, #2
 8006294:	d901      	bls.n	800629a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e314      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800629a:	4b20      	ldr	r3, [pc, #128]	; (800631c <HAL_RCC_OscConfig+0x270>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0302 	and.w	r3, r3, #2
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1f0      	bne.n	8006288 <HAL_RCC_OscConfig+0x1dc>
 80062a6:	e000      	b.n	80062aa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80062a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f003 0301 	and.w	r3, r3, #1
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d073      	beq.n	800639e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80062b6:	69bb      	ldr	r3, [r7, #24]
 80062b8:	2b08      	cmp	r3, #8
 80062ba:	d005      	beq.n	80062c8 <HAL_RCC_OscConfig+0x21c>
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	2b0c      	cmp	r3, #12
 80062c0:	d10e      	bne.n	80062e0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	2b03      	cmp	r3, #3
 80062c6:	d10b      	bne.n	80062e0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062c8:	4b14      	ldr	r3, [pc, #80]	; (800631c <HAL_RCC_OscConfig+0x270>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d063      	beq.n	800639c <HAL_RCC_OscConfig+0x2f0>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d15f      	bne.n	800639c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e2f1      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062e8:	d106      	bne.n	80062f8 <HAL_RCC_OscConfig+0x24c>
 80062ea:	4b0c      	ldr	r3, [pc, #48]	; (800631c <HAL_RCC_OscConfig+0x270>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a0b      	ldr	r2, [pc, #44]	; (800631c <HAL_RCC_OscConfig+0x270>)
 80062f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	e025      	b.n	8006344 <HAL_RCC_OscConfig+0x298>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006300:	d114      	bne.n	800632c <HAL_RCC_OscConfig+0x280>
 8006302:	4b06      	ldr	r3, [pc, #24]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a05      	ldr	r2, [pc, #20]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006308:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800630c:	6013      	str	r3, [r2, #0]
 800630e:	4b03      	ldr	r3, [pc, #12]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a02      	ldr	r2, [pc, #8]	; (800631c <HAL_RCC_OscConfig+0x270>)
 8006314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006318:	6013      	str	r3, [r2, #0]
 800631a:	e013      	b.n	8006344 <HAL_RCC_OscConfig+0x298>
 800631c:	40021000 	.word	0x40021000
 8006320:	0800caa0 	.word	0x0800caa0
 8006324:	20000000 	.word	0x20000000
 8006328:	20000008 	.word	0x20000008
 800632c:	4ba0      	ldr	r3, [pc, #640]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a9f      	ldr	r2, [pc, #636]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006332:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006336:	6013      	str	r3, [r2, #0]
 8006338:	4b9d      	ldr	r3, [pc, #628]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a9c      	ldr	r2, [pc, #624]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 800633e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006342:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d013      	beq.n	8006374 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800634c:	f7fd fd62 	bl	8003e14 <HAL_GetTick>
 8006350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006352:	e008      	b.n	8006366 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006354:	f7fd fd5e 	bl	8003e14 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	2b64      	cmp	r3, #100	; 0x64
 8006360:	d901      	bls.n	8006366 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e2ae      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006366:	4b92      	ldr	r3, [pc, #584]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d0f0      	beq.n	8006354 <HAL_RCC_OscConfig+0x2a8>
 8006372:	e014      	b.n	800639e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006374:	f7fd fd4e 	bl	8003e14 <HAL_GetTick>
 8006378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800637a:	e008      	b.n	800638e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800637c:	f7fd fd4a 	bl	8003e14 <HAL_GetTick>
 8006380:	4602      	mov	r2, r0
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	1ad3      	subs	r3, r2, r3
 8006386:	2b64      	cmp	r3, #100	; 0x64
 8006388:	d901      	bls.n	800638e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800638a:	2303      	movs	r3, #3
 800638c:	e29a      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800638e:	4b88      	ldr	r3, [pc, #544]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006396:	2b00      	cmp	r3, #0
 8006398:	d1f0      	bne.n	800637c <HAL_RCC_OscConfig+0x2d0>
 800639a:	e000      	b.n	800639e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800639c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 0302 	and.w	r3, r3, #2
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d060      	beq.n	800646c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	2b04      	cmp	r3, #4
 80063ae:	d005      	beq.n	80063bc <HAL_RCC_OscConfig+0x310>
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	2b0c      	cmp	r3, #12
 80063b4:	d119      	bne.n	80063ea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d116      	bne.n	80063ea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063bc:	4b7c      	ldr	r3, [pc, #496]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d005      	beq.n	80063d4 <HAL_RCC_OscConfig+0x328>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d101      	bne.n	80063d4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e277      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063d4:	4b76      	ldr	r3, [pc, #472]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	691b      	ldr	r3, [r3, #16]
 80063e0:	061b      	lsls	r3, r3, #24
 80063e2:	4973      	ldr	r1, [pc, #460]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 80063e4:	4313      	orrs	r3, r2
 80063e6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063e8:	e040      	b.n	800646c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d023      	beq.n	800643a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063f2:	4b6f      	ldr	r3, [pc, #444]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a6e      	ldr	r2, [pc, #440]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 80063f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063fe:	f7fd fd09 	bl	8003e14 <HAL_GetTick>
 8006402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006404:	e008      	b.n	8006418 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006406:	f7fd fd05 	bl	8003e14 <HAL_GetTick>
 800640a:	4602      	mov	r2, r0
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	1ad3      	subs	r3, r2, r3
 8006410:	2b02      	cmp	r3, #2
 8006412:	d901      	bls.n	8006418 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006414:	2303      	movs	r3, #3
 8006416:	e255      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006418:	4b65      	ldr	r3, [pc, #404]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006420:	2b00      	cmp	r3, #0
 8006422:	d0f0      	beq.n	8006406 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006424:	4b62      	ldr	r3, [pc, #392]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	691b      	ldr	r3, [r3, #16]
 8006430:	061b      	lsls	r3, r3, #24
 8006432:	495f      	ldr	r1, [pc, #380]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006434:	4313      	orrs	r3, r2
 8006436:	604b      	str	r3, [r1, #4]
 8006438:	e018      	b.n	800646c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800643a:	4b5d      	ldr	r3, [pc, #372]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a5c      	ldr	r2, [pc, #368]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006440:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006444:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006446:	f7fd fce5 	bl	8003e14 <HAL_GetTick>
 800644a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800644c:	e008      	b.n	8006460 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800644e:	f7fd fce1 	bl	8003e14 <HAL_GetTick>
 8006452:	4602      	mov	r2, r0
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	1ad3      	subs	r3, r2, r3
 8006458:	2b02      	cmp	r3, #2
 800645a:	d901      	bls.n	8006460 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800645c:	2303      	movs	r3, #3
 800645e:	e231      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006460:	4b53      	ldr	r3, [pc, #332]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006468:	2b00      	cmp	r3, #0
 800646a:	d1f0      	bne.n	800644e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0308 	and.w	r3, r3, #8
 8006474:	2b00      	cmp	r3, #0
 8006476:	d03c      	beq.n	80064f2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	695b      	ldr	r3, [r3, #20]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d01c      	beq.n	80064ba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006480:	4b4b      	ldr	r3, [pc, #300]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006482:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006486:	4a4a      	ldr	r2, [pc, #296]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006488:	f043 0301 	orr.w	r3, r3, #1
 800648c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006490:	f7fd fcc0 	bl	8003e14 <HAL_GetTick>
 8006494:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006496:	e008      	b.n	80064aa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006498:	f7fd fcbc 	bl	8003e14 <HAL_GetTick>
 800649c:	4602      	mov	r2, r0
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	1ad3      	subs	r3, r2, r3
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d901      	bls.n	80064aa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e20c      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80064aa:	4b41      	ldr	r3, [pc, #260]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 80064ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064b0:	f003 0302 	and.w	r3, r3, #2
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d0ef      	beq.n	8006498 <HAL_RCC_OscConfig+0x3ec>
 80064b8:	e01b      	b.n	80064f2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064ba:	4b3d      	ldr	r3, [pc, #244]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 80064bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064c0:	4a3b      	ldr	r2, [pc, #236]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 80064c2:	f023 0301 	bic.w	r3, r3, #1
 80064c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064ca:	f7fd fca3 	bl	8003e14 <HAL_GetTick>
 80064ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80064d0:	e008      	b.n	80064e4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064d2:	f7fd fc9f 	bl	8003e14 <HAL_GetTick>
 80064d6:	4602      	mov	r2, r0
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	1ad3      	subs	r3, r2, r3
 80064dc:	2b02      	cmp	r3, #2
 80064de:	d901      	bls.n	80064e4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80064e0:	2303      	movs	r3, #3
 80064e2:	e1ef      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80064e4:	4b32      	ldr	r3, [pc, #200]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 80064e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064ea:	f003 0302 	and.w	r3, r3, #2
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1ef      	bne.n	80064d2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0304 	and.w	r3, r3, #4
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	f000 80a6 	beq.w	800664c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006500:	2300      	movs	r3, #0
 8006502:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006504:	4b2a      	ldr	r3, [pc, #168]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800650c:	2b00      	cmp	r3, #0
 800650e:	d10d      	bne.n	800652c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006510:	4b27      	ldr	r3, [pc, #156]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006514:	4a26      	ldr	r2, [pc, #152]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006516:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800651a:	6593      	str	r3, [r2, #88]	; 0x58
 800651c:	4b24      	ldr	r3, [pc, #144]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 800651e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006520:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006524:	60bb      	str	r3, [r7, #8]
 8006526:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006528:	2301      	movs	r3, #1
 800652a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800652c:	4b21      	ldr	r3, [pc, #132]	; (80065b4 <HAL_RCC_OscConfig+0x508>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006534:	2b00      	cmp	r3, #0
 8006536:	d118      	bne.n	800656a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006538:	4b1e      	ldr	r3, [pc, #120]	; (80065b4 <HAL_RCC_OscConfig+0x508>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a1d      	ldr	r2, [pc, #116]	; (80065b4 <HAL_RCC_OscConfig+0x508>)
 800653e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006542:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006544:	f7fd fc66 	bl	8003e14 <HAL_GetTick>
 8006548:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800654a:	e008      	b.n	800655e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800654c:	f7fd fc62 	bl	8003e14 <HAL_GetTick>
 8006550:	4602      	mov	r2, r0
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	1ad3      	subs	r3, r2, r3
 8006556:	2b02      	cmp	r3, #2
 8006558:	d901      	bls.n	800655e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e1b2      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800655e:	4b15      	ldr	r3, [pc, #84]	; (80065b4 <HAL_RCC_OscConfig+0x508>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006566:	2b00      	cmp	r3, #0
 8006568:	d0f0      	beq.n	800654c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	2b01      	cmp	r3, #1
 8006570:	d108      	bne.n	8006584 <HAL_RCC_OscConfig+0x4d8>
 8006572:	4b0f      	ldr	r3, [pc, #60]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006574:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006578:	4a0d      	ldr	r2, [pc, #52]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 800657a:	f043 0301 	orr.w	r3, r3, #1
 800657e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006582:	e029      	b.n	80065d8 <HAL_RCC_OscConfig+0x52c>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	2b05      	cmp	r3, #5
 800658a:	d115      	bne.n	80065b8 <HAL_RCC_OscConfig+0x50c>
 800658c:	4b08      	ldr	r3, [pc, #32]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 800658e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006592:	4a07      	ldr	r2, [pc, #28]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 8006594:	f043 0304 	orr.w	r3, r3, #4
 8006598:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800659c:	4b04      	ldr	r3, [pc, #16]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 800659e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065a2:	4a03      	ldr	r2, [pc, #12]	; (80065b0 <HAL_RCC_OscConfig+0x504>)
 80065a4:	f043 0301 	orr.w	r3, r3, #1
 80065a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80065ac:	e014      	b.n	80065d8 <HAL_RCC_OscConfig+0x52c>
 80065ae:	bf00      	nop
 80065b0:	40021000 	.word	0x40021000
 80065b4:	40007000 	.word	0x40007000
 80065b8:	4b9a      	ldr	r3, [pc, #616]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80065ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065be:	4a99      	ldr	r2, [pc, #612]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80065c0:	f023 0301 	bic.w	r3, r3, #1
 80065c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80065c8:	4b96      	ldr	r3, [pc, #600]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80065ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065ce:	4a95      	ldr	r2, [pc, #596]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80065d0:	f023 0304 	bic.w	r3, r3, #4
 80065d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d016      	beq.n	800660e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065e0:	f7fd fc18 	bl	8003e14 <HAL_GetTick>
 80065e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065e6:	e00a      	b.n	80065fe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065e8:	f7fd fc14 	bl	8003e14 <HAL_GetTick>
 80065ec:	4602      	mov	r2, r0
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d901      	bls.n	80065fe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80065fa:	2303      	movs	r3, #3
 80065fc:	e162      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065fe:	4b89      	ldr	r3, [pc, #548]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 8006600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006604:	f003 0302 	and.w	r3, r3, #2
 8006608:	2b00      	cmp	r3, #0
 800660a:	d0ed      	beq.n	80065e8 <HAL_RCC_OscConfig+0x53c>
 800660c:	e015      	b.n	800663a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800660e:	f7fd fc01 	bl	8003e14 <HAL_GetTick>
 8006612:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006614:	e00a      	b.n	800662c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006616:	f7fd fbfd 	bl	8003e14 <HAL_GetTick>
 800661a:	4602      	mov	r2, r0
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	1ad3      	subs	r3, r2, r3
 8006620:	f241 3288 	movw	r2, #5000	; 0x1388
 8006624:	4293      	cmp	r3, r2
 8006626:	d901      	bls.n	800662c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006628:	2303      	movs	r3, #3
 800662a:	e14b      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800662c:	4b7d      	ldr	r3, [pc, #500]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 800662e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006632:	f003 0302 	and.w	r3, r3, #2
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1ed      	bne.n	8006616 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800663a:	7ffb      	ldrb	r3, [r7, #31]
 800663c:	2b01      	cmp	r3, #1
 800663e:	d105      	bne.n	800664c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006640:	4b78      	ldr	r3, [pc, #480]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 8006642:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006644:	4a77      	ldr	r2, [pc, #476]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 8006646:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800664a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f003 0320 	and.w	r3, r3, #32
 8006654:	2b00      	cmp	r3, #0
 8006656:	d03c      	beq.n	80066d2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665c:	2b00      	cmp	r3, #0
 800665e:	d01c      	beq.n	800669a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006660:	4b70      	ldr	r3, [pc, #448]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 8006662:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006666:	4a6f      	ldr	r2, [pc, #444]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 8006668:	f043 0301 	orr.w	r3, r3, #1
 800666c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006670:	f7fd fbd0 	bl	8003e14 <HAL_GetTick>
 8006674:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006676:	e008      	b.n	800668a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006678:	f7fd fbcc 	bl	8003e14 <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	2b02      	cmp	r3, #2
 8006684:	d901      	bls.n	800668a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e11c      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800668a:	4b66      	ldr	r3, [pc, #408]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 800668c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006690:	f003 0302 	and.w	r3, r3, #2
 8006694:	2b00      	cmp	r3, #0
 8006696:	d0ef      	beq.n	8006678 <HAL_RCC_OscConfig+0x5cc>
 8006698:	e01b      	b.n	80066d2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800669a:	4b62      	ldr	r3, [pc, #392]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 800669c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80066a0:	4a60      	ldr	r2, [pc, #384]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80066a2:	f023 0301 	bic.w	r3, r3, #1
 80066a6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066aa:	f7fd fbb3 	bl	8003e14 <HAL_GetTick>
 80066ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80066b0:	e008      	b.n	80066c4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066b2:	f7fd fbaf 	bl	8003e14 <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d901      	bls.n	80066c4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80066c0:	2303      	movs	r3, #3
 80066c2:	e0ff      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80066c4:	4b57      	ldr	r3, [pc, #348]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80066c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80066ca:	f003 0302 	and.w	r3, r3, #2
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d1ef      	bne.n	80066b2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	f000 80f3 	beq.w	80068c2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	f040 80c9 	bne.w	8006878 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80066e6:	4b4f      	ldr	r3, [pc, #316]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80066e8:	68db      	ldr	r3, [r3, #12]
 80066ea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	f003 0203 	and.w	r2, r3, #3
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d12c      	bne.n	8006754 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006704:	3b01      	subs	r3, #1
 8006706:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006708:	429a      	cmp	r2, r3
 800670a:	d123      	bne.n	8006754 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006716:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006718:	429a      	cmp	r2, r3
 800671a:	d11b      	bne.n	8006754 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006726:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006728:	429a      	cmp	r2, r3
 800672a:	d113      	bne.n	8006754 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006736:	085b      	lsrs	r3, r3, #1
 8006738:	3b01      	subs	r3, #1
 800673a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800673c:	429a      	cmp	r2, r3
 800673e:	d109      	bne.n	8006754 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674a:	085b      	lsrs	r3, r3, #1
 800674c:	3b01      	subs	r3, #1
 800674e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006750:	429a      	cmp	r2, r3
 8006752:	d06b      	beq.n	800682c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	2b0c      	cmp	r3, #12
 8006758:	d062      	beq.n	8006820 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800675a:	4b32      	ldr	r3, [pc, #200]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006762:	2b00      	cmp	r3, #0
 8006764:	d001      	beq.n	800676a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e0ac      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800676a:	4b2e      	ldr	r3, [pc, #184]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a2d      	ldr	r2, [pc, #180]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 8006770:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006774:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006776:	f7fd fb4d 	bl	8003e14 <HAL_GetTick>
 800677a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800677c:	e008      	b.n	8006790 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800677e:	f7fd fb49 	bl	8003e14 <HAL_GetTick>
 8006782:	4602      	mov	r2, r0
 8006784:	693b      	ldr	r3, [r7, #16]
 8006786:	1ad3      	subs	r3, r2, r3
 8006788:	2b02      	cmp	r3, #2
 800678a:	d901      	bls.n	8006790 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800678c:	2303      	movs	r3, #3
 800678e:	e099      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006790:	4b24      	ldr	r3, [pc, #144]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d1f0      	bne.n	800677e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800679c:	4b21      	ldr	r3, [pc, #132]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 800679e:	68da      	ldr	r2, [r3, #12]
 80067a0:	4b21      	ldr	r3, [pc, #132]	; (8006828 <HAL_RCC_OscConfig+0x77c>)
 80067a2:	4013      	ands	r3, r2
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80067a8:	687a      	ldr	r2, [r7, #4]
 80067aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80067ac:	3a01      	subs	r2, #1
 80067ae:	0112      	lsls	r2, r2, #4
 80067b0:	4311      	orrs	r1, r2
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80067b6:	0212      	lsls	r2, r2, #8
 80067b8:	4311      	orrs	r1, r2
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80067be:	0852      	lsrs	r2, r2, #1
 80067c0:	3a01      	subs	r2, #1
 80067c2:	0552      	lsls	r2, r2, #21
 80067c4:	4311      	orrs	r1, r2
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80067ca:	0852      	lsrs	r2, r2, #1
 80067cc:	3a01      	subs	r2, #1
 80067ce:	0652      	lsls	r2, r2, #25
 80067d0:	4311      	orrs	r1, r2
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80067d6:	06d2      	lsls	r2, r2, #27
 80067d8:	430a      	orrs	r2, r1
 80067da:	4912      	ldr	r1, [pc, #72]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80067dc:	4313      	orrs	r3, r2
 80067de:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80067e0:	4b10      	ldr	r3, [pc, #64]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a0f      	ldr	r2, [pc, #60]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80067e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80067ea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80067ec:	4b0d      	ldr	r3, [pc, #52]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80067ee:	68db      	ldr	r3, [r3, #12]
 80067f0:	4a0c      	ldr	r2, [pc, #48]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 80067f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80067f6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80067f8:	f7fd fb0c 	bl	8003e14 <HAL_GetTick>
 80067fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80067fe:	e008      	b.n	8006812 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006800:	f7fd fb08 	bl	8003e14 <HAL_GetTick>
 8006804:	4602      	mov	r2, r0
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	2b02      	cmp	r3, #2
 800680c:	d901      	bls.n	8006812 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800680e:	2303      	movs	r3, #3
 8006810:	e058      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006812:	4b04      	ldr	r3, [pc, #16]	; (8006824 <HAL_RCC_OscConfig+0x778>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800681a:	2b00      	cmp	r3, #0
 800681c:	d0f0      	beq.n	8006800 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800681e:	e050      	b.n	80068c2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e04f      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
 8006824:	40021000 	.word	0x40021000
 8006828:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800682c:	4b27      	ldr	r3, [pc, #156]	; (80068cc <HAL_RCC_OscConfig+0x820>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006834:	2b00      	cmp	r3, #0
 8006836:	d144      	bne.n	80068c2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006838:	4b24      	ldr	r3, [pc, #144]	; (80068cc <HAL_RCC_OscConfig+0x820>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a23      	ldr	r2, [pc, #140]	; (80068cc <HAL_RCC_OscConfig+0x820>)
 800683e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006842:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006844:	4b21      	ldr	r3, [pc, #132]	; (80068cc <HAL_RCC_OscConfig+0x820>)
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	4a20      	ldr	r2, [pc, #128]	; (80068cc <HAL_RCC_OscConfig+0x820>)
 800684a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800684e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006850:	f7fd fae0 	bl	8003e14 <HAL_GetTick>
 8006854:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006856:	e008      	b.n	800686a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006858:	f7fd fadc 	bl	8003e14 <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	2b02      	cmp	r3, #2
 8006864:	d901      	bls.n	800686a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	e02c      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800686a:	4b18      	ldr	r3, [pc, #96]	; (80068cc <HAL_RCC_OscConfig+0x820>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006872:	2b00      	cmp	r3, #0
 8006874:	d0f0      	beq.n	8006858 <HAL_RCC_OscConfig+0x7ac>
 8006876:	e024      	b.n	80068c2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	2b0c      	cmp	r3, #12
 800687c:	d01f      	beq.n	80068be <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800687e:	4b13      	ldr	r3, [pc, #76]	; (80068cc <HAL_RCC_OscConfig+0x820>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a12      	ldr	r2, [pc, #72]	; (80068cc <HAL_RCC_OscConfig+0x820>)
 8006884:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006888:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800688a:	f7fd fac3 	bl	8003e14 <HAL_GetTick>
 800688e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006890:	e008      	b.n	80068a4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006892:	f7fd fabf 	bl	8003e14 <HAL_GetTick>
 8006896:	4602      	mov	r2, r0
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	1ad3      	subs	r3, r2, r3
 800689c:	2b02      	cmp	r3, #2
 800689e:	d901      	bls.n	80068a4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80068a0:	2303      	movs	r3, #3
 80068a2:	e00f      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068a4:	4b09      	ldr	r3, [pc, #36]	; (80068cc <HAL_RCC_OscConfig+0x820>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1f0      	bne.n	8006892 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80068b0:	4b06      	ldr	r3, [pc, #24]	; (80068cc <HAL_RCC_OscConfig+0x820>)
 80068b2:	68da      	ldr	r2, [r3, #12]
 80068b4:	4905      	ldr	r1, [pc, #20]	; (80068cc <HAL_RCC_OscConfig+0x820>)
 80068b6:	4b06      	ldr	r3, [pc, #24]	; (80068d0 <HAL_RCC_OscConfig+0x824>)
 80068b8:	4013      	ands	r3, r2
 80068ba:	60cb      	str	r3, [r1, #12]
 80068bc:	e001      	b.n	80068c2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e000      	b.n	80068c4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3720      	adds	r7, #32
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	40021000 	.word	0x40021000
 80068d0:	feeefffc 	.word	0xfeeefffc

080068d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d101      	bne.n	80068e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e0e7      	b.n	8006ab8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80068e8:	4b75      	ldr	r3, [pc, #468]	; (8006ac0 <HAL_RCC_ClockConfig+0x1ec>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 0307 	and.w	r3, r3, #7
 80068f0:	683a      	ldr	r2, [r7, #0]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d910      	bls.n	8006918 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068f6:	4b72      	ldr	r3, [pc, #456]	; (8006ac0 <HAL_RCC_ClockConfig+0x1ec>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f023 0207 	bic.w	r2, r3, #7
 80068fe:	4970      	ldr	r1, [pc, #448]	; (8006ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	4313      	orrs	r3, r2
 8006904:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006906:	4b6e      	ldr	r3, [pc, #440]	; (8006ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0307 	and.w	r3, r3, #7
 800690e:	683a      	ldr	r2, [r7, #0]
 8006910:	429a      	cmp	r2, r3
 8006912:	d001      	beq.n	8006918 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	e0cf      	b.n	8006ab8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d010      	beq.n	8006946 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	689a      	ldr	r2, [r3, #8]
 8006928:	4b66      	ldr	r3, [pc, #408]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006930:	429a      	cmp	r2, r3
 8006932:	d908      	bls.n	8006946 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006934:	4b63      	ldr	r3, [pc, #396]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	4960      	ldr	r1, [pc, #384]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8006942:	4313      	orrs	r3, r2
 8006944:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 0301 	and.w	r3, r3, #1
 800694e:	2b00      	cmp	r3, #0
 8006950:	d04c      	beq.n	80069ec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	685b      	ldr	r3, [r3, #4]
 8006956:	2b03      	cmp	r3, #3
 8006958:	d107      	bne.n	800696a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800695a:	4b5a      	ldr	r3, [pc, #360]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006962:	2b00      	cmp	r3, #0
 8006964:	d121      	bne.n	80069aa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	e0a6      	b.n	8006ab8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	2b02      	cmp	r3, #2
 8006970:	d107      	bne.n	8006982 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006972:	4b54      	ldr	r3, [pc, #336]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800697a:	2b00      	cmp	r3, #0
 800697c:	d115      	bne.n	80069aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	e09a      	b.n	8006ab8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d107      	bne.n	800699a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800698a:	4b4e      	ldr	r3, [pc, #312]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 0302 	and.w	r3, r3, #2
 8006992:	2b00      	cmp	r3, #0
 8006994:	d109      	bne.n	80069aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e08e      	b.n	8006ab8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800699a:	4b4a      	ldr	r3, [pc, #296]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d101      	bne.n	80069aa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e086      	b.n	8006ab8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80069aa:	4b46      	ldr	r3, [pc, #280]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f023 0203 	bic.w	r2, r3, #3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	4943      	ldr	r1, [pc, #268]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 80069b8:	4313      	orrs	r3, r2
 80069ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069bc:	f7fd fa2a 	bl	8003e14 <HAL_GetTick>
 80069c0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069c2:	e00a      	b.n	80069da <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069c4:	f7fd fa26 	bl	8003e14 <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d901      	bls.n	80069da <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e06e      	b.n	8006ab8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069da:	4b3a      	ldr	r3, [pc, #232]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	f003 020c 	and.w	r2, r3, #12
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d1eb      	bne.n	80069c4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 0302 	and.w	r3, r3, #2
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d010      	beq.n	8006a1a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	689a      	ldr	r2, [r3, #8]
 80069fc:	4b31      	ldr	r3, [pc, #196]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d208      	bcs.n	8006a1a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a08:	4b2e      	ldr	r3, [pc, #184]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	492b      	ldr	r1, [pc, #172]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8006a16:	4313      	orrs	r3, r2
 8006a18:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a1a:	4b29      	ldr	r3, [pc, #164]	; (8006ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f003 0307 	and.w	r3, r3, #7
 8006a22:	683a      	ldr	r2, [r7, #0]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d210      	bcs.n	8006a4a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a28:	4b25      	ldr	r3, [pc, #148]	; (8006ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f023 0207 	bic.w	r2, r3, #7
 8006a30:	4923      	ldr	r1, [pc, #140]	; (8006ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a38:	4b21      	ldr	r3, [pc, #132]	; (8006ac0 <HAL_RCC_ClockConfig+0x1ec>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0307 	and.w	r3, r3, #7
 8006a40:	683a      	ldr	r2, [r7, #0]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d001      	beq.n	8006a4a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e036      	b.n	8006ab8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 0304 	and.w	r3, r3, #4
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d008      	beq.n	8006a68 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a56:	4b1b      	ldr	r3, [pc, #108]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	4918      	ldr	r1, [pc, #96]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8006a64:	4313      	orrs	r3, r2
 8006a66:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f003 0308 	and.w	r3, r3, #8
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d009      	beq.n	8006a88 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a74:	4b13      	ldr	r3, [pc, #76]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8006a76:	689b      	ldr	r3, [r3, #8]
 8006a78:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	00db      	lsls	r3, r3, #3
 8006a82:	4910      	ldr	r1, [pc, #64]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8006a84:	4313      	orrs	r3, r2
 8006a86:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006a88:	f000 f824 	bl	8006ad4 <HAL_RCC_GetSysClockFreq>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	4b0d      	ldr	r3, [pc, #52]	; (8006ac4 <HAL_RCC_ClockConfig+0x1f0>)
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	091b      	lsrs	r3, r3, #4
 8006a94:	f003 030f 	and.w	r3, r3, #15
 8006a98:	490b      	ldr	r1, [pc, #44]	; (8006ac8 <HAL_RCC_ClockConfig+0x1f4>)
 8006a9a:	5ccb      	ldrb	r3, [r1, r3]
 8006a9c:	f003 031f 	and.w	r3, r3, #31
 8006aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8006aa4:	4a09      	ldr	r2, [pc, #36]	; (8006acc <HAL_RCC_ClockConfig+0x1f8>)
 8006aa6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006aa8:	4b09      	ldr	r3, [pc, #36]	; (8006ad0 <HAL_RCC_ClockConfig+0x1fc>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4618      	mov	r0, r3
 8006aae:	f7fd f961 	bl	8003d74 <HAL_InitTick>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	72fb      	strb	r3, [r7, #11]

  return status;
 8006ab6:	7afb      	ldrb	r3, [r7, #11]
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3710      	adds	r7, #16
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}
 8006ac0:	40022000 	.word	0x40022000
 8006ac4:	40021000 	.word	0x40021000
 8006ac8:	0800caa0 	.word	0x0800caa0
 8006acc:	20000000 	.word	0x20000000
 8006ad0:	20000008 	.word	0x20000008

08006ad4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b089      	sub	sp, #36	; 0x24
 8006ad8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006ada:	2300      	movs	r3, #0
 8006adc:	61fb      	str	r3, [r7, #28]
 8006ade:	2300      	movs	r3, #0
 8006ae0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ae2:	4b3e      	ldr	r3, [pc, #248]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	f003 030c 	and.w	r3, r3, #12
 8006aea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006aec:	4b3b      	ldr	r3, [pc, #236]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	f003 0303 	and.w	r3, r3, #3
 8006af4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d005      	beq.n	8006b08 <HAL_RCC_GetSysClockFreq+0x34>
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	2b0c      	cmp	r3, #12
 8006b00:	d121      	bne.n	8006b46 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	d11e      	bne.n	8006b46 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006b08:	4b34      	ldr	r3, [pc, #208]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0308 	and.w	r3, r3, #8
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d107      	bne.n	8006b24 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006b14:	4b31      	ldr	r3, [pc, #196]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8006b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b1a:	0a1b      	lsrs	r3, r3, #8
 8006b1c:	f003 030f 	and.w	r3, r3, #15
 8006b20:	61fb      	str	r3, [r7, #28]
 8006b22:	e005      	b.n	8006b30 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006b24:	4b2d      	ldr	r3, [pc, #180]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	091b      	lsrs	r3, r3, #4
 8006b2a:	f003 030f 	and.w	r3, r3, #15
 8006b2e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006b30:	4a2b      	ldr	r2, [pc, #172]	; (8006be0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b38:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d10d      	bne.n	8006b5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006b44:	e00a      	b.n	8006b5c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	2b04      	cmp	r3, #4
 8006b4a:	d102      	bne.n	8006b52 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006b4c:	4b25      	ldr	r3, [pc, #148]	; (8006be4 <HAL_RCC_GetSysClockFreq+0x110>)
 8006b4e:	61bb      	str	r3, [r7, #24]
 8006b50:	e004      	b.n	8006b5c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	2b08      	cmp	r3, #8
 8006b56:	d101      	bne.n	8006b5c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006b58:	4b23      	ldr	r3, [pc, #140]	; (8006be8 <HAL_RCC_GetSysClockFreq+0x114>)
 8006b5a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	2b0c      	cmp	r3, #12
 8006b60:	d134      	bne.n	8006bcc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006b62:	4b1e      	ldr	r3, [pc, #120]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	f003 0303 	and.w	r3, r3, #3
 8006b6a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	d003      	beq.n	8006b7a <HAL_RCC_GetSysClockFreq+0xa6>
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	2b03      	cmp	r3, #3
 8006b76:	d003      	beq.n	8006b80 <HAL_RCC_GetSysClockFreq+0xac>
 8006b78:	e005      	b.n	8006b86 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006b7a:	4b1a      	ldr	r3, [pc, #104]	; (8006be4 <HAL_RCC_GetSysClockFreq+0x110>)
 8006b7c:	617b      	str	r3, [r7, #20]
      break;
 8006b7e:	e005      	b.n	8006b8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006b80:	4b19      	ldr	r3, [pc, #100]	; (8006be8 <HAL_RCC_GetSysClockFreq+0x114>)
 8006b82:	617b      	str	r3, [r7, #20]
      break;
 8006b84:	e002      	b.n	8006b8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006b86:	69fb      	ldr	r3, [r7, #28]
 8006b88:	617b      	str	r3, [r7, #20]
      break;
 8006b8a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006b8c:	4b13      	ldr	r3, [pc, #76]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	091b      	lsrs	r3, r3, #4
 8006b92:	f003 0307 	and.w	r3, r3, #7
 8006b96:	3301      	adds	r3, #1
 8006b98:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006b9a:	4b10      	ldr	r3, [pc, #64]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	0a1b      	lsrs	r3, r3, #8
 8006ba0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ba4:	697a      	ldr	r2, [r7, #20]
 8006ba6:	fb03 f202 	mul.w	r2, r3, r2
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bb0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006bb2:	4b0a      	ldr	r3, [pc, #40]	; (8006bdc <HAL_RCC_GetSysClockFreq+0x108>)
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	0e5b      	lsrs	r3, r3, #25
 8006bb8:	f003 0303 	and.w	r3, r3, #3
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	005b      	lsls	r3, r3, #1
 8006bc0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006bc2:	697a      	ldr	r2, [r7, #20]
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006bcc:	69bb      	ldr	r3, [r7, #24]
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3724      	adds	r7, #36	; 0x24
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop
 8006bdc:	40021000 	.word	0x40021000
 8006be0:	0800cab8 	.word	0x0800cab8
 8006be4:	00f42400 	.word	0x00f42400
 8006be8:	007a1200 	.word	0x007a1200

08006bec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b086      	sub	sp, #24
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006bf8:	4b2a      	ldr	r3, [pc, #168]	; (8006ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d003      	beq.n	8006c0c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006c04:	f7ff f97a 	bl	8005efc <HAL_PWREx_GetVoltageRange>
 8006c08:	6178      	str	r0, [r7, #20]
 8006c0a:	e014      	b.n	8006c36 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c0c:	4b25      	ldr	r3, [pc, #148]	; (8006ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c10:	4a24      	ldr	r2, [pc, #144]	; (8006ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c16:	6593      	str	r3, [r2, #88]	; 0x58
 8006c18:	4b22      	ldr	r3, [pc, #136]	; (8006ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c20:	60fb      	str	r3, [r7, #12]
 8006c22:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006c24:	f7ff f96a 	bl	8005efc <HAL_PWREx_GetVoltageRange>
 8006c28:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006c2a:	4b1e      	ldr	r3, [pc, #120]	; (8006ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c2e:	4a1d      	ldr	r2, [pc, #116]	; (8006ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006c30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c34:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c3c:	d10b      	bne.n	8006c56 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2b80      	cmp	r3, #128	; 0x80
 8006c42:	d919      	bls.n	8006c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2ba0      	cmp	r3, #160	; 0xa0
 8006c48:	d902      	bls.n	8006c50 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006c4a:	2302      	movs	r3, #2
 8006c4c:	613b      	str	r3, [r7, #16]
 8006c4e:	e013      	b.n	8006c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006c50:	2301      	movs	r3, #1
 8006c52:	613b      	str	r3, [r7, #16]
 8006c54:	e010      	b.n	8006c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2b80      	cmp	r3, #128	; 0x80
 8006c5a:	d902      	bls.n	8006c62 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006c5c:	2303      	movs	r3, #3
 8006c5e:	613b      	str	r3, [r7, #16]
 8006c60:	e00a      	b.n	8006c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2b80      	cmp	r3, #128	; 0x80
 8006c66:	d102      	bne.n	8006c6e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006c68:	2302      	movs	r3, #2
 8006c6a:	613b      	str	r3, [r7, #16]
 8006c6c:	e004      	b.n	8006c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2b70      	cmp	r3, #112	; 0x70
 8006c72:	d101      	bne.n	8006c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006c74:	2301      	movs	r3, #1
 8006c76:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006c78:	4b0b      	ldr	r3, [pc, #44]	; (8006ca8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f023 0207 	bic.w	r2, r3, #7
 8006c80:	4909      	ldr	r1, [pc, #36]	; (8006ca8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	4313      	orrs	r3, r2
 8006c86:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006c88:	4b07      	ldr	r3, [pc, #28]	; (8006ca8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0307 	and.w	r3, r3, #7
 8006c90:	693a      	ldr	r2, [r7, #16]
 8006c92:	429a      	cmp	r2, r3
 8006c94:	d001      	beq.n	8006c9a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e000      	b.n	8006c9c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006c9a:	2300      	movs	r3, #0
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3718      	adds	r7, #24
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}
 8006ca4:	40021000 	.word	0x40021000
 8006ca8:	40022000 	.word	0x40022000

08006cac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b086      	sub	sp, #24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006cb8:	2300      	movs	r3, #0
 8006cba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d031      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ccc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006cd0:	d01a      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006cd2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006cd6:	d814      	bhi.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d009      	beq.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006cdc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006ce0:	d10f      	bne.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006ce2:	4b5d      	ldr	r3, [pc, #372]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	4a5c      	ldr	r2, [pc, #368]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006ce8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cec:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006cee:	e00c      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	3304      	adds	r3, #4
 8006cf4:	2100      	movs	r1, #0
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f000 f9de 	bl	80070b8 <RCCEx_PLLSAI1_Config>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006d00:	e003      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	74fb      	strb	r3, [r7, #19]
      break;
 8006d06:	e000      	b.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006d08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d0a:	7cfb      	ldrb	r3, [r7, #19]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d10b      	bne.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d10:	4b51      	ldr	r3, [pc, #324]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d16:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d1e:	494e      	ldr	r1, [pc, #312]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d20:	4313      	orrs	r3, r2
 8006d22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006d26:	e001      	b.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d28:	7cfb      	ldrb	r3, [r7, #19]
 8006d2a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	f000 809e 	beq.w	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006d3e:	4b46      	ldr	r3, [pc, #280]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d101      	bne.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e000      	b.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006d4e:	2300      	movs	r3, #0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d00d      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d54:	4b40      	ldr	r3, [pc, #256]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d58:	4a3f      	ldr	r2, [pc, #252]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d5e:	6593      	str	r3, [r2, #88]	; 0x58
 8006d60:	4b3d      	ldr	r3, [pc, #244]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d68:	60bb      	str	r3, [r7, #8]
 8006d6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d70:	4b3a      	ldr	r3, [pc, #232]	; (8006e5c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a39      	ldr	r2, [pc, #228]	; (8006e5c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006d76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d7a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d7c:	f7fd f84a 	bl	8003e14 <HAL_GetTick>
 8006d80:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d82:	e009      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d84:	f7fd f846 	bl	8003e14 <HAL_GetTick>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	1ad3      	subs	r3, r2, r3
 8006d8e:	2b02      	cmp	r3, #2
 8006d90:	d902      	bls.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006d92:	2303      	movs	r3, #3
 8006d94:	74fb      	strb	r3, [r7, #19]
        break;
 8006d96:	e005      	b.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d98:	4b30      	ldr	r3, [pc, #192]	; (8006e5c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d0ef      	beq.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006da4:	7cfb      	ldrb	r3, [r7, #19]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d15a      	bne.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006daa:	4b2b      	ldr	r3, [pc, #172]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006db0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006db4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d01e      	beq.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dc0:	697a      	ldr	r2, [r7, #20]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d019      	beq.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006dc6:	4b24      	ldr	r3, [pc, #144]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dd0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006dd2:	4b21      	ldr	r3, [pc, #132]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dd8:	4a1f      	ldr	r2, [pc, #124]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006dda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006dde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006de2:	4b1d      	ldr	r3, [pc, #116]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006de8:	4a1b      	ldr	r2, [pc, #108]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006dea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006df2:	4a19      	ldr	r2, [pc, #100]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	f003 0301 	and.w	r3, r3, #1
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d016      	beq.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e04:	f7fd f806 	bl	8003e14 <HAL_GetTick>
 8006e08:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e0a:	e00b      	b.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e0c:	f7fd f802 	bl	8003e14 <HAL_GetTick>
 8006e10:	4602      	mov	r2, r0
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	1ad3      	subs	r3, r2, r3
 8006e16:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d902      	bls.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8006e1e:	2303      	movs	r3, #3
 8006e20:	74fb      	strb	r3, [r7, #19]
            break;
 8006e22:	e006      	b.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e24:	4b0c      	ldr	r3, [pc, #48]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e2a:	f003 0302 	and.w	r3, r3, #2
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d0ec      	beq.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8006e32:	7cfb      	ldrb	r3, [r7, #19]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d10b      	bne.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e38:	4b07      	ldr	r3, [pc, #28]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e3e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e46:	4904      	ldr	r1, [pc, #16]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006e4e:	e009      	b.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e50:	7cfb      	ldrb	r3, [r7, #19]
 8006e52:	74bb      	strb	r3, [r7, #18]
 8006e54:	e006      	b.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006e56:	bf00      	nop
 8006e58:	40021000 	.word	0x40021000
 8006e5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e60:	7cfb      	ldrb	r3, [r7, #19]
 8006e62:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e64:	7c7b      	ldrb	r3, [r7, #17]
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d105      	bne.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e6a:	4b8a      	ldr	r3, [pc, #552]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e6e:	4a89      	ldr	r2, [pc, #548]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006e70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e74:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f003 0301 	and.w	r3, r3, #1
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00a      	beq.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e82:	4b84      	ldr	r3, [pc, #528]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e88:	f023 0203 	bic.w	r2, r3, #3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6a1b      	ldr	r3, [r3, #32]
 8006e90:	4980      	ldr	r1, [pc, #512]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006e92:	4313      	orrs	r3, r2
 8006e94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 0302 	and.w	r3, r3, #2
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00a      	beq.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ea4:	4b7b      	ldr	r3, [pc, #492]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eaa:	f023 020c 	bic.w	r2, r3, #12
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb2:	4978      	ldr	r1, [pc, #480]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f003 0320 	and.w	r3, r3, #32
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00a      	beq.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006ec6:	4b73      	ldr	r3, [pc, #460]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ecc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ed4:	496f      	ldr	r1, [pc, #444]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d00a      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006ee8:	4b6a      	ldr	r3, [pc, #424]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eee:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ef6:	4967      	ldr	r1, [pc, #412]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00a      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f0a:	4b62      	ldr	r3, [pc, #392]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f10:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f18:	495e      	ldr	r1, [pc, #376]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d00a      	beq.n	8006f42 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f2c:	4b59      	ldr	r3, [pc, #356]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f32:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f3a:	4956      	ldr	r1, [pc, #344]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d00a      	beq.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f4e:	4b51      	ldr	r3, [pc, #324]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f5c:	494d      	ldr	r1, [pc, #308]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d028      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006f70:	4b48      	ldr	r3, [pc, #288]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f76:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f7e:	4945      	ldr	r1, [pc, #276]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006f80:	4313      	orrs	r3, r2
 8006f82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f8a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f8e:	d106      	bne.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f90:	4b40      	ldr	r3, [pc, #256]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	4a3f      	ldr	r2, [pc, #252]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006f96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f9a:	60d3      	str	r3, [r2, #12]
 8006f9c:	e011      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006fa6:	d10c      	bne.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	3304      	adds	r3, #4
 8006fac:	2101      	movs	r1, #1
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f000 f882 	bl	80070b8 <RCCEx_PLLSAI1_Config>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006fb8:	7cfb      	ldrb	r3, [r7, #19]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d001      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8006fbe:	7cfb      	ldrb	r3, [r7, #19]
 8006fc0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d028      	beq.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006fce:	4b31      	ldr	r3, [pc, #196]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fd4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fdc:	492d      	ldr	r1, [pc, #180]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fe8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006fec:	d106      	bne.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fee:	4b29      	ldr	r3, [pc, #164]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006ff0:	68db      	ldr	r3, [r3, #12]
 8006ff2:	4a28      	ldr	r2, [pc, #160]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006ff4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ff8:	60d3      	str	r3, [r2, #12]
 8006ffa:	e011      	b.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007000:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007004:	d10c      	bne.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	3304      	adds	r3, #4
 800700a:	2101      	movs	r1, #1
 800700c:	4618      	mov	r0, r3
 800700e:	f000 f853 	bl	80070b8 <RCCEx_PLLSAI1_Config>
 8007012:	4603      	mov	r3, r0
 8007014:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007016:	7cfb      	ldrb	r3, [r7, #19]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d001      	beq.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800701c:	7cfb      	ldrb	r3, [r7, #19]
 800701e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007028:	2b00      	cmp	r3, #0
 800702a:	d01c      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800702c:	4b19      	ldr	r3, [pc, #100]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800702e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007032:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800703a:	4916      	ldr	r1, [pc, #88]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800703c:	4313      	orrs	r3, r2
 800703e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007046:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800704a:	d10c      	bne.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	3304      	adds	r3, #4
 8007050:	2102      	movs	r1, #2
 8007052:	4618      	mov	r0, r3
 8007054:	f000 f830 	bl	80070b8 <RCCEx_PLLSAI1_Config>
 8007058:	4603      	mov	r3, r0
 800705a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800705c:	7cfb      	ldrb	r3, [r7, #19]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d001      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8007062:	7cfb      	ldrb	r3, [r7, #19]
 8007064:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00a      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007072:	4b08      	ldr	r3, [pc, #32]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007078:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007080:	4904      	ldr	r1, [pc, #16]	; (8007094 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007082:	4313      	orrs	r3, r2
 8007084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007088:	7cbb      	ldrb	r3, [r7, #18]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3718      	adds	r7, #24
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	40021000 	.word	0x40021000

08007098 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007098:	b480      	push	{r7}
 800709a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800709c:	4b05      	ldr	r3, [pc, #20]	; (80070b4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a04      	ldr	r2, [pc, #16]	; (80070b4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80070a2:	f043 0304 	orr.w	r3, r3, #4
 80070a6:	6013      	str	r3, [r2, #0]
}
 80070a8:	bf00      	nop
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	40021000 	.word	0x40021000

080070b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80070c2:	2300      	movs	r3, #0
 80070c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80070c6:	4b74      	ldr	r3, [pc, #464]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	f003 0303 	and.w	r3, r3, #3
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d018      	beq.n	8007104 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80070d2:	4b71      	ldr	r3, [pc, #452]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	f003 0203 	and.w	r2, r3, #3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d10d      	bne.n	80070fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
       ||
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d009      	beq.n	80070fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80070ea:	4b6b      	ldr	r3, [pc, #428]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 80070ec:	68db      	ldr	r3, [r3, #12]
 80070ee:	091b      	lsrs	r3, r3, #4
 80070f0:	f003 0307 	and.w	r3, r3, #7
 80070f4:	1c5a      	adds	r2, r3, #1
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	685b      	ldr	r3, [r3, #4]
       ||
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d047      	beq.n	800718e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	73fb      	strb	r3, [r7, #15]
 8007102:	e044      	b.n	800718e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2b03      	cmp	r3, #3
 800710a:	d018      	beq.n	800713e <RCCEx_PLLSAI1_Config+0x86>
 800710c:	2b03      	cmp	r3, #3
 800710e:	d825      	bhi.n	800715c <RCCEx_PLLSAI1_Config+0xa4>
 8007110:	2b01      	cmp	r3, #1
 8007112:	d002      	beq.n	800711a <RCCEx_PLLSAI1_Config+0x62>
 8007114:	2b02      	cmp	r3, #2
 8007116:	d009      	beq.n	800712c <RCCEx_PLLSAI1_Config+0x74>
 8007118:	e020      	b.n	800715c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800711a:	4b5f      	ldr	r3, [pc, #380]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0302 	and.w	r3, r3, #2
 8007122:	2b00      	cmp	r3, #0
 8007124:	d11d      	bne.n	8007162 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800712a:	e01a      	b.n	8007162 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800712c:	4b5a      	ldr	r3, [pc, #360]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007134:	2b00      	cmp	r3, #0
 8007136:	d116      	bne.n	8007166 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007138:	2301      	movs	r3, #1
 800713a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800713c:	e013      	b.n	8007166 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800713e:	4b56      	ldr	r3, [pc, #344]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007146:	2b00      	cmp	r3, #0
 8007148:	d10f      	bne.n	800716a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800714a:	4b53      	ldr	r3, [pc, #332]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007152:	2b00      	cmp	r3, #0
 8007154:	d109      	bne.n	800716a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800715a:	e006      	b.n	800716a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	73fb      	strb	r3, [r7, #15]
      break;
 8007160:	e004      	b.n	800716c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007162:	bf00      	nop
 8007164:	e002      	b.n	800716c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007166:	bf00      	nop
 8007168:	e000      	b.n	800716c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800716a:	bf00      	nop
    }

    if(status == HAL_OK)
 800716c:	7bfb      	ldrb	r3, [r7, #15]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d10d      	bne.n	800718e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007172:	4b49      	ldr	r3, [pc, #292]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007174:	68db      	ldr	r3, [r3, #12]
 8007176:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6819      	ldr	r1, [r3, #0]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	3b01      	subs	r3, #1
 8007184:	011b      	lsls	r3, r3, #4
 8007186:	430b      	orrs	r3, r1
 8007188:	4943      	ldr	r1, [pc, #268]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 800718a:	4313      	orrs	r3, r2
 800718c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800718e:	7bfb      	ldrb	r3, [r7, #15]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d17c      	bne.n	800728e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007194:	4b40      	ldr	r3, [pc, #256]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a3f      	ldr	r2, [pc, #252]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 800719a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800719e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071a0:	f7fc fe38 	bl	8003e14 <HAL_GetTick>
 80071a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80071a6:	e009      	b.n	80071bc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80071a8:	f7fc fe34 	bl	8003e14 <HAL_GetTick>
 80071ac:	4602      	mov	r2, r0
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	1ad3      	subs	r3, r2, r3
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	d902      	bls.n	80071bc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80071b6:	2303      	movs	r3, #3
 80071b8:	73fb      	strb	r3, [r7, #15]
        break;
 80071ba:	e005      	b.n	80071c8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80071bc:	4b36      	ldr	r3, [pc, #216]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d1ef      	bne.n	80071a8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80071c8:	7bfb      	ldrb	r3, [r7, #15]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d15f      	bne.n	800728e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d110      	bne.n	80071f6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80071d4:	4b30      	ldr	r3, [pc, #192]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071d6:	691b      	ldr	r3, [r3, #16]
 80071d8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80071dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80071e0:	687a      	ldr	r2, [r7, #4]
 80071e2:	6892      	ldr	r2, [r2, #8]
 80071e4:	0211      	lsls	r1, r2, #8
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	68d2      	ldr	r2, [r2, #12]
 80071ea:	06d2      	lsls	r2, r2, #27
 80071ec:	430a      	orrs	r2, r1
 80071ee:	492a      	ldr	r1, [pc, #168]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071f0:	4313      	orrs	r3, r2
 80071f2:	610b      	str	r3, [r1, #16]
 80071f4:	e027      	b.n	8007246 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d112      	bne.n	8007222 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80071fc:	4b26      	ldr	r3, [pc, #152]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071fe:	691b      	ldr	r3, [r3, #16]
 8007200:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007204:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	6892      	ldr	r2, [r2, #8]
 800720c:	0211      	lsls	r1, r2, #8
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	6912      	ldr	r2, [r2, #16]
 8007212:	0852      	lsrs	r2, r2, #1
 8007214:	3a01      	subs	r2, #1
 8007216:	0552      	lsls	r2, r2, #21
 8007218:	430a      	orrs	r2, r1
 800721a:	491f      	ldr	r1, [pc, #124]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 800721c:	4313      	orrs	r3, r2
 800721e:	610b      	str	r3, [r1, #16]
 8007220:	e011      	b.n	8007246 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007222:	4b1d      	ldr	r3, [pc, #116]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800722a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800722e:	687a      	ldr	r2, [r7, #4]
 8007230:	6892      	ldr	r2, [r2, #8]
 8007232:	0211      	lsls	r1, r2, #8
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	6952      	ldr	r2, [r2, #20]
 8007238:	0852      	lsrs	r2, r2, #1
 800723a:	3a01      	subs	r2, #1
 800723c:	0652      	lsls	r2, r2, #25
 800723e:	430a      	orrs	r2, r1
 8007240:	4915      	ldr	r1, [pc, #84]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007242:	4313      	orrs	r3, r2
 8007244:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007246:	4b14      	ldr	r3, [pc, #80]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a13      	ldr	r2, [pc, #76]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 800724c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007250:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007252:	f7fc fddf 	bl	8003e14 <HAL_GetTick>
 8007256:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007258:	e009      	b.n	800726e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800725a:	f7fc fddb 	bl	8003e14 <HAL_GetTick>
 800725e:	4602      	mov	r2, r0
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	2b02      	cmp	r3, #2
 8007266:	d902      	bls.n	800726e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007268:	2303      	movs	r3, #3
 800726a:	73fb      	strb	r3, [r7, #15]
          break;
 800726c:	e005      	b.n	800727a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800726e:	4b0a      	ldr	r3, [pc, #40]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007276:	2b00      	cmp	r3, #0
 8007278:	d0ef      	beq.n	800725a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800727a:	7bfb      	ldrb	r3, [r7, #15]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d106      	bne.n	800728e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007280:	4b05      	ldr	r3, [pc, #20]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007282:	691a      	ldr	r2, [r3, #16]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	699b      	ldr	r3, [r3, #24]
 8007288:	4903      	ldr	r1, [pc, #12]	; (8007298 <RCCEx_PLLSAI1_Config+0x1e0>)
 800728a:	4313      	orrs	r3, r2
 800728c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800728e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007290:	4618      	mov	r0, r3
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	40021000 	.word	0x40021000

0800729c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80072a4:	2301      	movs	r3, #1
 80072a6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d06c      	beq.n	8007388 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d106      	bne.n	80072c8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f7fb ff5a 	bl	800317c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2202      	movs	r2, #2
 80072cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	22ca      	movs	r2, #202	; 0xca
 80072d6:	625a      	str	r2, [r3, #36]	; 0x24
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2253      	movs	r2, #83	; 0x53
 80072de:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f000 fa49 	bl	8007778 <RTC_EnterInitMode>
 80072e6:	4603      	mov	r3, r0
 80072e8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80072ea:	7bfb      	ldrb	r3, [r7, #15]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d14b      	bne.n	8007388 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	687a      	ldr	r2, [r7, #4]
 80072f8:	6812      	ldr	r2, [r2, #0]
 80072fa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80072fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007302:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	6899      	ldr	r1, [r3, #8]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	685a      	ldr	r2, [r3, #4]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	431a      	orrs	r2, r3
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	699b      	ldr	r3, [r3, #24]
 8007318:	431a      	orrs	r2, r3
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	430a      	orrs	r2, r1
 8007320:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	68d2      	ldr	r2, [r2, #12]
 800732a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6919      	ldr	r1, [r3, #16]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	041a      	lsls	r2, r3, #16
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	430a      	orrs	r2, r1
 800733e:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f000 fa4d 	bl	80077e0 <RTC_ExitInitMode>
 8007346:	4603      	mov	r3, r0
 8007348:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800734a:	7bfb      	ldrb	r3, [r7, #15]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d11b      	bne.n	8007388 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 0203 	bic.w	r2, r2, #3
 800735e:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	69da      	ldr	r2, [r3, #28]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	695b      	ldr	r3, [r3, #20]
 800736e:	431a      	orrs	r2, r3
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	430a      	orrs	r2, r1
 8007376:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	22ff      	movs	r2, #255	; 0xff
 800737e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8007388:	7bfb      	ldrb	r3, [r7, #15]
}
 800738a:	4618      	mov	r0, r3
 800738c:	3710      	adds	r7, #16
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}

08007392 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007392:	b590      	push	{r4, r7, lr}
 8007394:	b087      	sub	sp, #28
 8007396:	af00      	add	r7, sp, #0
 8007398:	60f8      	str	r0, [r7, #12]
 800739a:	60b9      	str	r1, [r7, #8]
 800739c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d101      	bne.n	80073ac <HAL_RTC_SetTime+0x1a>
 80073a8:	2302      	movs	r3, #2
 80073aa:	e08b      	b.n	80074c4 <HAL_RTC_SetTime+0x132>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2202      	movs	r2, #2
 80073b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	22ca      	movs	r2, #202	; 0xca
 80073c2:	625a      	str	r2, [r3, #36]	; 0x24
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	2253      	movs	r2, #83	; 0x53
 80073ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80073cc:	68f8      	ldr	r0, [r7, #12]
 80073ce:	f000 f9d3 	bl	8007778 <RTC_EnterInitMode>
 80073d2:	4603      	mov	r3, r0
 80073d4:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80073d6:	7cfb      	ldrb	r3, [r7, #19]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d163      	bne.n	80074a4 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d126      	bne.n	8007430 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	689b      	ldr	r3, [r3, #8]
 80073e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d102      	bne.n	80073f6 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	2200      	movs	r2, #0
 80073f4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	4618      	mov	r0, r3
 80073fc:	f000 fa2e 	bl	800785c <RTC_ByteToBcd2>
 8007400:	4603      	mov	r3, r0
 8007402:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	785b      	ldrb	r3, [r3, #1]
 8007408:	4618      	mov	r0, r3
 800740a:	f000 fa27 	bl	800785c <RTC_ByteToBcd2>
 800740e:	4603      	mov	r3, r0
 8007410:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007412:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	789b      	ldrb	r3, [r3, #2]
 8007418:	4618      	mov	r0, r3
 800741a:	f000 fa1f 	bl	800785c <RTC_ByteToBcd2>
 800741e:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007420:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	78db      	ldrb	r3, [r3, #3]
 8007428:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800742a:	4313      	orrs	r3, r2
 800742c:	617b      	str	r3, [r7, #20]
 800742e:	e018      	b.n	8007462 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800743a:	2b00      	cmp	r3, #0
 800743c:	d102      	bne.n	8007444 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	2200      	movs	r2, #0
 8007442:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	785b      	ldrb	r3, [r3, #1]
 800744e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007450:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007452:	68ba      	ldr	r2, [r7, #8]
 8007454:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007456:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	78db      	ldrb	r3, [r3, #3]
 800745c:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800745e:	4313      	orrs	r3, r2
 8007460:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800746c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007470:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	689a      	ldr	r2, [r3, #8]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007480:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6899      	ldr	r1, [r3, #8]
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	68da      	ldr	r2, [r3, #12]
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	431a      	orrs	r2, r3
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	430a      	orrs	r2, r1
 8007498:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800749a:	68f8      	ldr	r0, [r7, #12]
 800749c:	f000 f9a0 	bl	80077e0 <RTC_ExitInitMode>
 80074a0:	4603      	mov	r3, r0
 80074a2:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	22ff      	movs	r2, #255	; 0xff
 80074aa:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80074ac:	7cfb      	ldrb	r3, [r7, #19]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d103      	bne.n	80074ba <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2201      	movs	r2, #1
 80074b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2200      	movs	r2, #0
 80074be:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80074c2:	7cfb      	ldrb	r3, [r7, #19]
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	371c      	adds	r7, #28
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd90      	pop	{r4, r7, pc}

080074cc <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b086      	sub	sp, #24
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	60b9      	str	r1, [r7, #8]
 80074d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	691b      	ldr	r3, [r3, #16]
 80074e8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80074fa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80074fe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	0c1b      	lsrs	r3, r3, #16
 8007504:	b2db      	uxtb	r3, r3
 8007506:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800750a:	b2da      	uxtb	r2, r3
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	0a1b      	lsrs	r3, r3, #8
 8007514:	b2db      	uxtb	r3, r3
 8007516:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800751a:	b2da      	uxtb	r2, r3
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	b2db      	uxtb	r3, r3
 8007524:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007528:	b2da      	uxtb	r2, r3
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	0d9b      	lsrs	r3, r3, #22
 8007532:	b2db      	uxtb	r3, r3
 8007534:	f003 0301 	and.w	r3, r3, #1
 8007538:	b2da      	uxtb	r2, r3
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d11a      	bne.n	800757a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	781b      	ldrb	r3, [r3, #0]
 8007548:	4618      	mov	r0, r3
 800754a:	f000 f9a7 	bl	800789c <RTC_Bcd2ToByte>
 800754e:	4603      	mov	r3, r0
 8007550:	461a      	mov	r2, r3
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	785b      	ldrb	r3, [r3, #1]
 800755a:	4618      	mov	r0, r3
 800755c:	f000 f99e 	bl	800789c <RTC_Bcd2ToByte>
 8007560:	4603      	mov	r3, r0
 8007562:	461a      	mov	r2, r3
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	789b      	ldrb	r3, [r3, #2]
 800756c:	4618      	mov	r0, r3
 800756e:	f000 f995 	bl	800789c <RTC_Bcd2ToByte>
 8007572:	4603      	mov	r3, r0
 8007574:	461a      	mov	r2, r3
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	3718      	adds	r7, #24
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007584:	b590      	push	{r4, r7, lr}
 8007586:	b087      	sub	sp, #28
 8007588:	af00      	add	r7, sp, #0
 800758a:	60f8      	str	r0, [r7, #12]
 800758c:	60b9      	str	r1, [r7, #8]
 800758e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007596:	2b01      	cmp	r3, #1
 8007598:	d101      	bne.n	800759e <HAL_RTC_SetDate+0x1a>
 800759a:	2302      	movs	r3, #2
 800759c:	e075      	b.n	800768a <HAL_RTC_SetDate+0x106>
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2201      	movs	r2, #1
 80075a2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2202      	movs	r2, #2
 80075aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d10e      	bne.n	80075d2 <HAL_RTC_SetDate+0x4e>
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	785b      	ldrb	r3, [r3, #1]
 80075b8:	f003 0310 	and.w	r3, r3, #16
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d008      	beq.n	80075d2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	785b      	ldrb	r3, [r3, #1]
 80075c4:	f023 0310 	bic.w	r3, r3, #16
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	330a      	adds	r3, #10
 80075cc:	b2da      	uxtb	r2, r3
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d11c      	bne.n	8007612 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	78db      	ldrb	r3, [r3, #3]
 80075dc:	4618      	mov	r0, r3
 80075de:	f000 f93d 	bl	800785c <RTC_ByteToBcd2>
 80075e2:	4603      	mov	r3, r0
 80075e4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	785b      	ldrb	r3, [r3, #1]
 80075ea:	4618      	mov	r0, r3
 80075ec:	f000 f936 	bl	800785c <RTC_ByteToBcd2>
 80075f0:	4603      	mov	r3, r0
 80075f2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80075f4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	789b      	ldrb	r3, [r3, #2]
 80075fa:	4618      	mov	r0, r3
 80075fc:	f000 f92e 	bl	800785c <RTC_ByteToBcd2>
 8007600:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007602:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	781b      	ldrb	r3, [r3, #0]
 800760a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800760c:	4313      	orrs	r3, r2
 800760e:	617b      	str	r3, [r7, #20]
 8007610:	e00e      	b.n	8007630 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	78db      	ldrb	r3, [r3, #3]
 8007616:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	785b      	ldrb	r3, [r3, #1]
 800761c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800761e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8007620:	68ba      	ldr	r2, [r7, #8]
 8007622:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007624:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800762c:	4313      	orrs	r3, r2
 800762e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	22ca      	movs	r2, #202	; 0xca
 8007636:	625a      	str	r2, [r3, #36]	; 0x24
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2253      	movs	r2, #83	; 0x53
 800763e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007640:	68f8      	ldr	r0, [r7, #12]
 8007642:	f000 f899 	bl	8007778 <RTC_EnterInitMode>
 8007646:	4603      	mov	r3, r0
 8007648:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800764a:	7cfb      	ldrb	r3, [r7, #19]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d10c      	bne.n	800766a <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681a      	ldr	r2, [r3, #0]
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800765a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800765e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f000 f8bd 	bl	80077e0 <RTC_ExitInitMode>
 8007666:	4603      	mov	r3, r0
 8007668:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	22ff      	movs	r2, #255	; 0xff
 8007670:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8007672:	7cfb      	ldrb	r3, [r7, #19]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d103      	bne.n	8007680 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2201      	movs	r2, #1
 800767c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2200      	movs	r2, #0
 8007684:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007688:	7cfb      	ldrb	r3, [r7, #19]
}
 800768a:	4618      	mov	r0, r3
 800768c:	371c      	adds	r7, #28
 800768e:	46bd      	mov	sp, r7
 8007690:	bd90      	pop	{r4, r7, pc}

08007692 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007692:	b580      	push	{r7, lr}
 8007694:	b086      	sub	sp, #24
 8007696:	af00      	add	r7, sp, #0
 8007698:	60f8      	str	r0, [r7, #12]
 800769a:	60b9      	str	r1, [r7, #8]
 800769c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80076a8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80076ac:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	0c1b      	lsrs	r3, r3, #16
 80076b2:	b2da      	uxtb	r2, r3
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	0a1b      	lsrs	r3, r3, #8
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	f003 031f 	and.w	r3, r3, #31
 80076c2:	b2da      	uxtb	r2, r3
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80076d0:	b2da      	uxtb	r2, r3
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	0b5b      	lsrs	r3, r3, #13
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	f003 0307 	and.w	r3, r3, #7
 80076e0:	b2da      	uxtb	r2, r3
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d11a      	bne.n	8007722 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	78db      	ldrb	r3, [r3, #3]
 80076f0:	4618      	mov	r0, r3
 80076f2:	f000 f8d3 	bl	800789c <RTC_Bcd2ToByte>
 80076f6:	4603      	mov	r3, r0
 80076f8:	461a      	mov	r2, r3
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	785b      	ldrb	r3, [r3, #1]
 8007702:	4618      	mov	r0, r3
 8007704:	f000 f8ca 	bl	800789c <RTC_Bcd2ToByte>
 8007708:	4603      	mov	r3, r0
 800770a:	461a      	mov	r2, r3
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	789b      	ldrb	r3, [r3, #2]
 8007714:	4618      	mov	r0, r3
 8007716:	f000 f8c1 	bl	800789c <RTC_Bcd2ToByte>
 800771a:	4603      	mov	r3, r0
 800771c:	461a      	mov	r2, r3
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007722:	2300      	movs	r3, #0
}
 8007724:	4618      	mov	r0, r3
 8007726:	3718      	adds	r7, #24
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	68da      	ldr	r2, [r3, #12]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007742:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8007744:	f7fc fb66 	bl	8003e14 <HAL_GetTick>
 8007748:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800774a:	e009      	b.n	8007760 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800774c:	f7fc fb62 	bl	8003e14 <HAL_GetTick>
 8007750:	4602      	mov	r2, r0
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800775a:	d901      	bls.n	8007760 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800775c:	2303      	movs	r3, #3
 800775e:	e007      	b.n	8007770 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	f003 0320 	and.w	r3, r3, #32
 800776a:	2b00      	cmp	r3, #0
 800776c:	d0ee      	beq.n	800774c <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3710      	adds	r7, #16
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007780:	2300      	movs	r3, #0
 8007782:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800778e:	2b00      	cmp	r3, #0
 8007790:	d120      	bne.n	80077d4 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f04f 32ff 	mov.w	r2, #4294967295
 800779a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800779c:	f7fc fb3a 	bl	8003e14 <HAL_GetTick>
 80077a0:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80077a2:	e00d      	b.n	80077c0 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80077a4:	f7fc fb36 	bl	8003e14 <HAL_GetTick>
 80077a8:	4602      	mov	r2, r0
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	1ad3      	subs	r3, r2, r3
 80077ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80077b2:	d905      	bls.n	80077c0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80077b4:	2303      	movs	r3, #3
 80077b6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2203      	movs	r2, #3
 80077bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d102      	bne.n	80077d4 <RTC_EnterInitMode+0x5c>
 80077ce:	7bfb      	ldrb	r3, [r7, #15]
 80077d0:	2b03      	cmp	r3, #3
 80077d2:	d1e7      	bne.n	80077a4 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80077d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3710      	adds	r7, #16
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
	...

080077e0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b084      	sub	sp, #16
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077e8:	2300      	movs	r3, #0
 80077ea:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80077ec:	4b1a      	ldr	r3, [pc, #104]	; (8007858 <RTC_ExitInitMode+0x78>)
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	4a19      	ldr	r2, [pc, #100]	; (8007858 <RTC_ExitInitMode+0x78>)
 80077f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077f6:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80077f8:	4b17      	ldr	r3, [pc, #92]	; (8007858 <RTC_ExitInitMode+0x78>)
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	f003 0320 	and.w	r3, r3, #32
 8007800:	2b00      	cmp	r3, #0
 8007802:	d10c      	bne.n	800781e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f7ff ff91 	bl	800772c <HAL_RTC_WaitForSynchro>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d01e      	beq.n	800784e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2203      	movs	r2, #3
 8007814:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8007818:	2303      	movs	r3, #3
 800781a:	73fb      	strb	r3, [r7, #15]
 800781c:	e017      	b.n	800784e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800781e:	4b0e      	ldr	r3, [pc, #56]	; (8007858 <RTC_ExitInitMode+0x78>)
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	4a0d      	ldr	r2, [pc, #52]	; (8007858 <RTC_ExitInitMode+0x78>)
 8007824:	f023 0320 	bic.w	r3, r3, #32
 8007828:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f7ff ff7e 	bl	800772c <HAL_RTC_WaitForSynchro>
 8007830:	4603      	mov	r3, r0
 8007832:	2b00      	cmp	r3, #0
 8007834:	d005      	beq.n	8007842 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2203      	movs	r2, #3
 800783a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800783e:	2303      	movs	r3, #3
 8007840:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007842:	4b05      	ldr	r3, [pc, #20]	; (8007858 <RTC_ExitInitMode+0x78>)
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	4a04      	ldr	r2, [pc, #16]	; (8007858 <RTC_ExitInitMode+0x78>)
 8007848:	f043 0320 	orr.w	r3, r3, #32
 800784c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800784e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007850:	4618      	mov	r0, r3
 8007852:	3710      	adds	r7, #16
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}
 8007858:	40002800 	.word	0x40002800

0800785c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800785c:	b480      	push	{r7}
 800785e:	b085      	sub	sp, #20
 8007860:	af00      	add	r7, sp, #0
 8007862:	4603      	mov	r3, r0
 8007864:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007866:	2300      	movs	r3, #0
 8007868:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800786a:	79fb      	ldrb	r3, [r7, #7]
 800786c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800786e:	e005      	b.n	800787c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	3301      	adds	r3, #1
 8007874:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8007876:	7afb      	ldrb	r3, [r7, #11]
 8007878:	3b0a      	subs	r3, #10
 800787a:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800787c:	7afb      	ldrb	r3, [r7, #11]
 800787e:	2b09      	cmp	r3, #9
 8007880:	d8f6      	bhi.n	8007870 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	b2db      	uxtb	r3, r3
 8007886:	011b      	lsls	r3, r3, #4
 8007888:	b2da      	uxtb	r2, r3
 800788a:	7afb      	ldrb	r3, [r7, #11]
 800788c:	4313      	orrs	r3, r2
 800788e:	b2db      	uxtb	r3, r3
}
 8007890:	4618      	mov	r0, r3
 8007892:	3714      	adds	r7, #20
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr

0800789c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800789c:	b480      	push	{r7}
 800789e:	b085      	sub	sp, #20
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	4603      	mov	r3, r0
 80078a4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80078a6:	79fb      	ldrb	r3, [r7, #7]
 80078a8:	091b      	lsrs	r3, r3, #4
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	461a      	mov	r2, r3
 80078ae:	0092      	lsls	r2, r2, #2
 80078b0:	4413      	add	r3, r2
 80078b2:	005b      	lsls	r3, r3, #1
 80078b4:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 80078b6:	79fb      	ldrb	r3, [r7, #7]
 80078b8:	f003 030f 	and.w	r3, r3, #15
 80078bc:	b2da      	uxtb	r2, r3
 80078be:	7bfb      	ldrb	r3, [r7, #15]
 80078c0:	4413      	add	r3, r2
 80078c2:	b2db      	uxtb	r3, r3
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3714      	adds	r7, #20
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b086      	sub	sp, #24
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d101      	bne.n	80078ea <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80078e6:	2302      	movs	r3, #2
 80078e8:	e07f      	b.n	80079ea <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2201      	movs	r2, #1
 80078ee:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2202      	movs	r2, #2
 80078f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	22ca      	movs	r2, #202	; 0xca
 8007900:	625a      	str	r2, [r3, #36]	; 0x24
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	2253      	movs	r2, #83	; 0x53
 8007908:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	689a      	ldr	r2, [r3, #8]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007918:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	68db      	ldr	r3, [r3, #12]
 8007920:	b2da      	uxtb	r2, r3
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800792a:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007936:	2b00      	cmp	r3, #0
 8007938:	d120      	bne.n	800797c <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 800793a:	f7fc fa6b 	bl	8003e14 <HAL_GetTick>
 800793e:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8007940:	e015      	b.n	800796e <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007942:	f7fc fa67 	bl	8003e14 <HAL_GetTick>
 8007946:	4602      	mov	r2, r0
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	1ad3      	subs	r3, r2, r3
 800794c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007950:	d90d      	bls.n	800796e <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	22ff      	movs	r2, #255	; 0xff
 8007958:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2203      	movs	r2, #3
 800795e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2200      	movs	r2, #0
 8007966:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800796a:	2303      	movs	r3, #3
 800796c:	e03d      	b.n	80079ea <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68db      	ldr	r3, [r3, #12]
 8007974:	f003 0304 	and.w	r3, r3, #4
 8007978:	2b00      	cmp	r3, #0
 800797a:	d0e2      	beq.n	8007942 <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	68ba      	ldr	r2, [r7, #8]
 8007982:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	f023 0107 	bic.w	r1, r3, #7
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	687a      	ldr	r2, [r7, #4]
 8007994:	430a      	orrs	r2, r1
 8007996:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8007998:	4b16      	ldr	r3, [pc, #88]	; (80079f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a15      	ldr	r2, [pc, #84]	; (80079f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 800799e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079a2:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80079a4:	4b13      	ldr	r3, [pc, #76]	; (80079f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	4a12      	ldr	r2, [pc, #72]	; (80079f4 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80079aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079ae:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	689a      	ldr	r2, [r3, #8]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80079be:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	689a      	ldr	r2, [r3, #8]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80079ce:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	22ff      	movs	r2, #255	; 0xff
 80079d6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	40010400 	.word	0x40010400

080079f8 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b082      	sub	sp, #8
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8007a00:	4b0f      	ldr	r3, [pc, #60]	; (8007a40 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8007a02:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007a06:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00b      	beq.n	8007a2e <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	68db      	ldr	r3, [r3, #12]
 8007a1c:	b2da      	uxtb	r2, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8007a26:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f7fb fae7 	bl	8002ffc <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2201      	movs	r2, #1
 8007a32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8007a36:	bf00      	nop
 8007a38:	3708      	adds	r7, #8
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
 8007a3e:	bf00      	nop
 8007a40:	40010400 	.word	0x40010400

08007a44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b084      	sub	sp, #16
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d101      	bne.n	8007a56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e095      	b.n	8007b82 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d108      	bne.n	8007a70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a66:	d009      	beq.n	8007a7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	61da      	str	r2, [r3, #28]
 8007a6e:	e005      	b.n	8007a7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007a88:	b2db      	uxtb	r3, r3
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d106      	bne.n	8007a9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f7fb fba8 	bl	80031ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2202      	movs	r2, #2
 8007aa0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ab2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	68db      	ldr	r3, [r3, #12]
 8007ab8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007abc:	d902      	bls.n	8007ac4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	60fb      	str	r3, [r7, #12]
 8007ac2:	e002      	b.n	8007aca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007ac4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ac8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007ad2:	d007      	beq.n	8007ae4 <HAL_SPI_Init+0xa0>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007adc:	d002      	beq.n	8007ae4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007af4:	431a      	orrs	r2, r3
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	691b      	ldr	r3, [r3, #16]
 8007afa:	f003 0302 	and.w	r3, r3, #2
 8007afe:	431a      	orrs	r2, r3
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	f003 0301 	and.w	r3, r3, #1
 8007b08:	431a      	orrs	r2, r3
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	699b      	ldr	r3, [r3, #24]
 8007b0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b12:	431a      	orrs	r2, r3
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	69db      	ldr	r3, [r3, #28]
 8007b18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007b1c:	431a      	orrs	r2, r3
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6a1b      	ldr	r3, [r3, #32]
 8007b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b26:	ea42 0103 	orr.w	r1, r2, r3
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b2e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	430a      	orrs	r2, r1
 8007b38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	699b      	ldr	r3, [r3, #24]
 8007b3e:	0c1b      	lsrs	r3, r3, #16
 8007b40:	f003 0204 	and.w	r2, r3, #4
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b48:	f003 0310 	and.w	r3, r3, #16
 8007b4c:	431a      	orrs	r2, r3
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b52:	f003 0308 	and.w	r3, r3, #8
 8007b56:	431a      	orrs	r2, r3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	68db      	ldr	r3, [r3, #12]
 8007b5c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007b60:	ea42 0103 	orr.w	r1, r2, r3
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	430a      	orrs	r2, r1
 8007b70:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007b80:	2300      	movs	r3, #0
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3710      	adds	r7, #16
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}

08007b8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b8a:	b580      	push	{r7, lr}
 8007b8c:	b088      	sub	sp, #32
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	60f8      	str	r0, [r7, #12]
 8007b92:	60b9      	str	r1, [r7, #8]
 8007b94:	603b      	str	r3, [r7, #0]
 8007b96:	4613      	mov	r3, r2
 8007b98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d101      	bne.n	8007bac <HAL_SPI_Transmit+0x22>
 8007ba8:	2302      	movs	r3, #2
 8007baa:	e158      	b.n	8007e5e <HAL_SPI_Transmit+0x2d4>
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007bb4:	f7fc f92e 	bl	8003e14 <HAL_GetTick>
 8007bb8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007bba:	88fb      	ldrh	r3, [r7, #6]
 8007bbc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d002      	beq.n	8007bd0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007bca:	2302      	movs	r3, #2
 8007bcc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007bce:	e13d      	b.n	8007e4c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d002      	beq.n	8007bdc <HAL_SPI_Transmit+0x52>
 8007bd6:	88fb      	ldrh	r3, [r7, #6]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d102      	bne.n	8007be2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007be0:	e134      	b.n	8007e4c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2203      	movs	r2, #3
 8007be6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	68ba      	ldr	r2, [r7, #8]
 8007bf4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	88fa      	ldrh	r2, [r7, #6]
 8007bfa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	88fa      	ldrh	r2, [r7, #6]
 8007c00:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2200      	movs	r2, #0
 8007c06:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2200      	movs	r2, #0
 8007c14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	2200      	movs	r2, #0
 8007c22:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c2c:	d10f      	bne.n	8007c4e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	681a      	ldr	r2, [r3, #0]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c58:	2b40      	cmp	r3, #64	; 0x40
 8007c5a:	d007      	beq.n	8007c6c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	68db      	ldr	r3, [r3, #12]
 8007c70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007c74:	d94b      	bls.n	8007d0e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d002      	beq.n	8007c84 <HAL_SPI_Transmit+0xfa>
 8007c7e:	8afb      	ldrh	r3, [r7, #22]
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d13e      	bne.n	8007d02 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c88:	881a      	ldrh	r2, [r3, #0]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c94:	1c9a      	adds	r2, r3, #2
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	b29a      	uxth	r2, r3
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007ca8:	e02b      	b.n	8007d02 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	f003 0302 	and.w	r3, r3, #2
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	d112      	bne.n	8007cde <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cbc:	881a      	ldrh	r2, [r3, #0]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc8:	1c9a      	adds	r2, r3, #2
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	3b01      	subs	r3, #1
 8007cd6:	b29a      	uxth	r2, r3
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007cdc:	e011      	b.n	8007d02 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007cde:	f7fc f899 	bl	8003e14 <HAL_GetTick>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	1ad3      	subs	r3, r2, r3
 8007ce8:	683a      	ldr	r2, [r7, #0]
 8007cea:	429a      	cmp	r2, r3
 8007cec:	d803      	bhi.n	8007cf6 <HAL_SPI_Transmit+0x16c>
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf4:	d102      	bne.n	8007cfc <HAL_SPI_Transmit+0x172>
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d102      	bne.n	8007d02 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007d00:	e0a4      	b.n	8007e4c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d1ce      	bne.n	8007caa <HAL_SPI_Transmit+0x120>
 8007d0c:	e07c      	b.n	8007e08 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d002      	beq.n	8007d1c <HAL_SPI_Transmit+0x192>
 8007d16:	8afb      	ldrh	r3, [r7, #22]
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	d170      	bne.n	8007dfe <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d20:	b29b      	uxth	r3, r3
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	d912      	bls.n	8007d4c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d2a:	881a      	ldrh	r2, [r3, #0]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d36:	1c9a      	adds	r2, r3, #2
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	3b02      	subs	r3, #2
 8007d44:	b29a      	uxth	r2, r3
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007d4a:	e058      	b.n	8007dfe <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	330c      	adds	r3, #12
 8007d56:	7812      	ldrb	r2, [r2, #0]
 8007d58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d5e:	1c5a      	adds	r2, r3, #1
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	b29a      	uxth	r2, r3
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007d72:	e044      	b.n	8007dfe <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	f003 0302 	and.w	r3, r3, #2
 8007d7e:	2b02      	cmp	r3, #2
 8007d80:	d12b      	bne.n	8007dda <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d912      	bls.n	8007db2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d90:	881a      	ldrh	r2, [r3, #0]
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d9c:	1c9a      	adds	r2, r3, #2
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	3b02      	subs	r3, #2
 8007daa:	b29a      	uxth	r2, r3
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007db0:	e025      	b.n	8007dfe <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	330c      	adds	r3, #12
 8007dbc:	7812      	ldrb	r2, [r2, #0]
 8007dbe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dc4:	1c5a      	adds	r2, r3, #1
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	3b01      	subs	r3, #1
 8007dd2:	b29a      	uxth	r2, r3
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007dd8:	e011      	b.n	8007dfe <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007dda:	f7fc f81b 	bl	8003e14 <HAL_GetTick>
 8007dde:	4602      	mov	r2, r0
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	683a      	ldr	r2, [r7, #0]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d803      	bhi.n	8007df2 <HAL_SPI_Transmit+0x268>
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df0:	d102      	bne.n	8007df8 <HAL_SPI_Transmit+0x26e>
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d102      	bne.n	8007dfe <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8007df8:	2303      	movs	r3, #3
 8007dfa:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007dfc:	e026      	b.n	8007e4c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d1b5      	bne.n	8007d74 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e08:	69ba      	ldr	r2, [r7, #24]
 8007e0a:	6839      	ldr	r1, [r7, #0]
 8007e0c:	68f8      	ldr	r0, [r7, #12]
 8007e0e:	f000 fc27 	bl	8008660 <SPI_EndRxTxTransaction>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d002      	beq.n	8007e1e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2220      	movs	r2, #32
 8007e1c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d10a      	bne.n	8007e3c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e26:	2300      	movs	r3, #0
 8007e28:	613b      	str	r3, [r7, #16]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	68db      	ldr	r3, [r3, #12]
 8007e30:	613b      	str	r3, [r7, #16]
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	689b      	ldr	r3, [r3, #8]
 8007e38:	613b      	str	r3, [r7, #16]
 8007e3a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d002      	beq.n	8007e4a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
 8007e46:	77fb      	strb	r3, [r7, #31]
 8007e48:	e000      	b.n	8007e4c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8007e4a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2200      	movs	r2, #0
 8007e58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007e5c:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3720      	adds	r7, #32
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
	...

08007e68 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b086      	sub	sp, #24
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	60b9      	str	r1, [r7, #8]
 8007e72:	4613      	mov	r3, r2
 8007e74:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007e76:	2300      	movs	r3, #0
 8007e78:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d101      	bne.n	8007e88 <HAL_SPI_Transmit_DMA+0x20>
 8007e84:	2302      	movs	r3, #2
 8007e86:	e0d8      	b.n	800803a <HAL_SPI_Transmit_DMA+0x1d2>
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007e96:	b2db      	uxtb	r3, r3
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d002      	beq.n	8007ea2 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8007e9c:	2302      	movs	r3, #2
 8007e9e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007ea0:	e0c6      	b.n	8008030 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d002      	beq.n	8007eae <HAL_SPI_Transmit_DMA+0x46>
 8007ea8:	88fb      	ldrh	r3, [r7, #6]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d102      	bne.n	8007eb4 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007eb2:	e0bd      	b.n	8008030 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2203      	movs	r2, #3
 8007eb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	68ba      	ldr	r2, [r7, #8]
 8007ec6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	88fa      	ldrh	r2, [r7, #6]
 8007ecc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	88fa      	ldrh	r2, [r7, #6]
 8007ed2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2200      	movs	r2, #0
 8007ede:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007efe:	d10f      	bne.n	8007f20 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007f1e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f24:	4a47      	ldr	r2, [pc, #284]	; (8008044 <HAL_SPI_Transmit_DMA+0x1dc>)
 8007f26:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f2c:	4a46      	ldr	r2, [pc, #280]	; (8008048 <HAL_SPI_Transmit_DMA+0x1e0>)
 8007f2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f34:	4a45      	ldr	r2, [pc, #276]	; (800804c <HAL_SPI_Transmit_DMA+0x1e4>)
 8007f36:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	685a      	ldr	r2, [r3, #4]
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007f4e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	68db      	ldr	r3, [r3, #12]
 8007f54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007f58:	d82d      	bhi.n	8007fb6 <HAL_SPI_Transmit_DMA+0x14e>
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f5e:	699b      	ldr	r3, [r3, #24]
 8007f60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f64:	d127      	bne.n	8007fb6 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	f003 0301 	and.w	r3, r3, #1
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d10f      	bne.n	8007f94 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	685a      	ldr	r2, [r3, #4]
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007f82:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	085b      	lsrs	r3, r3, #1
 8007f8c:	b29a      	uxth	r2, r3
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007f92:	e010      	b.n	8007fb6 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	685a      	ldr	r2, [r3, #4]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007fa2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	085b      	lsrs	r3, r3, #1
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	3301      	adds	r3, #1
 8007fb0:	b29a      	uxth	r2, r3
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fbe:	4619      	mov	r1, r3
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	330c      	adds	r3, #12
 8007fc6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fcc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007fce:	f7fd fc11 	bl	80057f4 <HAL_DMA_Start_IT>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d00c      	beq.n	8007ff2 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fdc:	f043 0210 	orr.w	r2, r3, #16
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8007ff0:	e01e      	b.n	8008030 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ffc:	2b40      	cmp	r3, #64	; 0x40
 8007ffe:	d007      	beq.n	8008010 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800800e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	685a      	ldr	r2, [r3, #4]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f042 0220 	orr.w	r2, r2, #32
 800801e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	685a      	ldr	r2, [r3, #4]
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f042 0202 	orr.w	r2, r2, #2
 800802e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2200      	movs	r2, #0
 8008034:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008038:	7dfb      	ldrb	r3, [r7, #23]
}
 800803a:	4618      	mov	r0, r3
 800803c:	3718      	adds	r7, #24
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
 8008042:	bf00      	nop
 8008044:	0800839f 	.word	0x0800839f
 8008048:	080082f9 	.word	0x080082f9
 800804c:	080083bb 	.word	0x080083bb

08008050 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b084      	sub	sp, #16
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008058:	2300      	movs	r3, #0
 800805a:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008060:	2b00      	cmp	r3, #0
 8008062:	d00f      	beq.n	8008084 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008068:	4618      	mov	r0, r3
 800806a:	f7fd fc23 	bl	80058b4 <HAL_DMA_Abort>
 800806e:	4603      	mov	r3, r0
 8008070:	2b00      	cmp	r3, #0
 8008072:	d007      	beq.n	8008084 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008078:	f043 0210 	orr.w	r2, r3, #16
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 8008080:	2301      	movs	r3, #1
 8008082:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008088:	2b00      	cmp	r3, #0
 800808a:	d00f      	beq.n	80080ac <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008090:	4618      	mov	r0, r3
 8008092:	f7fd fc0f 	bl	80058b4 <HAL_DMA_Abort>
 8008096:	4603      	mov	r3, r0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d007      	beq.n	80080ac <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a0:	f043 0210 	orr.w	r2, r3, #16
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 80080a8:	2301      	movs	r3, #1
 80080aa:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	685a      	ldr	r2, [r3, #4]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f022 0203 	bic.w	r2, r2, #3
 80080ba:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  return errorcode;
 80080c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3710      	adds	r7, #16
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
	...

080080d0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b088      	sub	sp, #32
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80080e8:	69bb      	ldr	r3, [r7, #24]
 80080ea:	099b      	lsrs	r3, r3, #6
 80080ec:	f003 0301 	and.w	r3, r3, #1
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d10f      	bne.n	8008114 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80080f4:	69bb      	ldr	r3, [r7, #24]
 80080f6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d00a      	beq.n	8008114 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	099b      	lsrs	r3, r3, #6
 8008102:	f003 0301 	and.w	r3, r3, #1
 8008106:	2b00      	cmp	r3, #0
 8008108:	d004      	beq.n	8008114 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	4798      	blx	r3
    return;
 8008112:	e0d7      	b.n	80082c4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	085b      	lsrs	r3, r3, #1
 8008118:	f003 0301 	and.w	r3, r3, #1
 800811c:	2b00      	cmp	r3, #0
 800811e:	d00a      	beq.n	8008136 <HAL_SPI_IRQHandler+0x66>
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	09db      	lsrs	r3, r3, #7
 8008124:	f003 0301 	and.w	r3, r3, #1
 8008128:	2b00      	cmp	r3, #0
 800812a:	d004      	beq.n	8008136 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	4798      	blx	r3
    return;
 8008134:	e0c6      	b.n	80082c4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	095b      	lsrs	r3, r3, #5
 800813a:	f003 0301 	and.w	r3, r3, #1
 800813e:	2b00      	cmp	r3, #0
 8008140:	d10c      	bne.n	800815c <HAL_SPI_IRQHandler+0x8c>
 8008142:	69bb      	ldr	r3, [r7, #24]
 8008144:	099b      	lsrs	r3, r3, #6
 8008146:	f003 0301 	and.w	r3, r3, #1
 800814a:	2b00      	cmp	r3, #0
 800814c:	d106      	bne.n	800815c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	0a1b      	lsrs	r3, r3, #8
 8008152:	f003 0301 	and.w	r3, r3, #1
 8008156:	2b00      	cmp	r3, #0
 8008158:	f000 80b4 	beq.w	80082c4 <HAL_SPI_IRQHandler+0x1f4>
 800815c:	69fb      	ldr	r3, [r7, #28]
 800815e:	095b      	lsrs	r3, r3, #5
 8008160:	f003 0301 	and.w	r3, r3, #1
 8008164:	2b00      	cmp	r3, #0
 8008166:	f000 80ad 	beq.w	80082c4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800816a:	69bb      	ldr	r3, [r7, #24]
 800816c:	099b      	lsrs	r3, r3, #6
 800816e:	f003 0301 	and.w	r3, r3, #1
 8008172:	2b00      	cmp	r3, #0
 8008174:	d023      	beq.n	80081be <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800817c:	b2db      	uxtb	r3, r3
 800817e:	2b03      	cmp	r3, #3
 8008180:	d011      	beq.n	80081a6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008186:	f043 0204 	orr.w	r2, r3, #4
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800818e:	2300      	movs	r3, #0
 8008190:	617b      	str	r3, [r7, #20]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	68db      	ldr	r3, [r3, #12]
 8008198:	617b      	str	r3, [r7, #20]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	617b      	str	r3, [r7, #20]
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	e00b      	b.n	80081be <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80081a6:	2300      	movs	r3, #0
 80081a8:	613b      	str	r3, [r7, #16]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	68db      	ldr	r3, [r3, #12]
 80081b0:	613b      	str	r3, [r7, #16]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	613b      	str	r3, [r7, #16]
 80081ba:	693b      	ldr	r3, [r7, #16]
        return;
 80081bc:	e082      	b.n	80082c4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	095b      	lsrs	r3, r3, #5
 80081c2:	f003 0301 	and.w	r3, r3, #1
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d014      	beq.n	80081f4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081ce:	f043 0201 	orr.w	r2, r3, #1
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80081d6:	2300      	movs	r3, #0
 80081d8:	60fb      	str	r3, [r7, #12]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	60fb      	str	r3, [r7, #12]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081f0:	601a      	str	r2, [r3, #0]
 80081f2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80081f4:	69bb      	ldr	r3, [r7, #24]
 80081f6:	0a1b      	lsrs	r3, r3, #8
 80081f8:	f003 0301 	and.w	r3, r3, #1
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d00c      	beq.n	800821a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008204:	f043 0208 	orr.w	r2, r3, #8
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800820c:	2300      	movs	r3, #0
 800820e:	60bb      	str	r3, [r7, #8]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	60bb      	str	r3, [r7, #8]
 8008218:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800821e:	2b00      	cmp	r3, #0
 8008220:	d04f      	beq.n	80082c2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	685a      	ldr	r2, [r3, #4]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008230:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800823a:	69fb      	ldr	r3, [r7, #28]
 800823c:	f003 0302 	and.w	r3, r3, #2
 8008240:	2b00      	cmp	r3, #0
 8008242:	d104      	bne.n	800824e <HAL_SPI_IRQHandler+0x17e>
 8008244:	69fb      	ldr	r3, [r7, #28]
 8008246:	f003 0301 	and.w	r3, r3, #1
 800824a:	2b00      	cmp	r3, #0
 800824c:	d034      	beq.n	80082b8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	685a      	ldr	r2, [r3, #4]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f022 0203 	bic.w	r2, r2, #3
 800825c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008262:	2b00      	cmp	r3, #0
 8008264:	d011      	beq.n	800828a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800826a:	4a18      	ldr	r2, [pc, #96]	; (80082cc <HAL_SPI_IRQHandler+0x1fc>)
 800826c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008272:	4618      	mov	r0, r3
 8008274:	f7fd fb5c 	bl	8005930 <HAL_DMA_Abort_IT>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	d005      	beq.n	800828a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008282:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800828e:	2b00      	cmp	r3, #0
 8008290:	d016      	beq.n	80082c0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008296:	4a0d      	ldr	r2, [pc, #52]	; (80082cc <HAL_SPI_IRQHandler+0x1fc>)
 8008298:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800829e:	4618      	mov	r0, r3
 80082a0:	f7fd fb46 	bl	8005930 <HAL_DMA_Abort_IT>
 80082a4:	4603      	mov	r3, r0
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00a      	beq.n	80082c0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80082b6:	e003      	b.n	80082c0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f000 f813 	bl	80082e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80082be:	e000      	b.n	80082c2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80082c0:	bf00      	nop
    return;
 80082c2:	bf00      	nop
  }
}
 80082c4:	3720      	adds	r7, #32
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	bf00      	nop
 80082cc:	080083fb 	.word	0x080083fb

080082d0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80082d8:	bf00      	nop
 80082da:	370c      	adds	r7, #12
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b083      	sub	sp, #12
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80082ec:	bf00      	nop
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b086      	sub	sp, #24
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008304:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008306:	f7fb fd85 	bl	8003e14 <HAL_GetTick>
 800830a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f003 0320 	and.w	r3, r3, #32
 8008316:	2b20      	cmp	r3, #32
 8008318:	d03b      	beq.n	8008392 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	685a      	ldr	r2, [r3, #4]
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f022 0220 	bic.w	r2, r2, #32
 8008328:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	685a      	ldr	r2, [r3, #4]
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f022 0202 	bic.w	r2, r2, #2
 8008338:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800833a:	693a      	ldr	r2, [r7, #16]
 800833c:	2164      	movs	r1, #100	; 0x64
 800833e:	6978      	ldr	r0, [r7, #20]
 8008340:	f000 f98e 	bl	8008660 <SPI_EndRxTxTransaction>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d005      	beq.n	8008356 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800834e:	f043 0220 	orr.w	r2, r3, #32
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	689b      	ldr	r3, [r3, #8]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d10a      	bne.n	8008374 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800835e:	2300      	movs	r3, #0
 8008360:	60fb      	str	r3, [r7, #12]
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	68db      	ldr	r3, [r3, #12]
 8008368:	60fb      	str	r3, [r7, #12]
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	60fb      	str	r3, [r7, #12]
 8008372:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	2200      	movs	r2, #0
 8008378:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	2201      	movs	r2, #1
 800837e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008386:	2b00      	cmp	r3, #0
 8008388:	d003      	beq.n	8008392 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800838a:	6978      	ldr	r0, [r7, #20]
 800838c:	f7ff ffaa 	bl	80082e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008390:	e002      	b.n	8008398 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8008392:	6978      	ldr	r0, [r7, #20]
 8008394:	f001 fa02 	bl	800979c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008398:	3718      	adds	r7, #24
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}

0800839e <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800839e:	b580      	push	{r7, lr}
 80083a0:	b084      	sub	sp, #16
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083aa:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80083ac:	68f8      	ldr	r0, [r7, #12]
 80083ae:	f7ff ff8f 	bl	80082d0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80083b2:	bf00      	nop
 80083b4:	3710      	adds	r7, #16
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}

080083ba <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80083ba:	b580      	push	{r7, lr}
 80083bc:	b084      	sub	sp, #16
 80083be:	af00      	add	r7, sp, #0
 80083c0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083c6:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	685a      	ldr	r2, [r3, #4]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f022 0203 	bic.w	r2, r2, #3
 80083d6:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083dc:	f043 0210 	orr.w	r2, r3, #16
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2201      	movs	r2, #1
 80083e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80083ec:	68f8      	ldr	r0, [r7, #12]
 80083ee:	f7ff ff79 	bl	80082e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80083f2:	bf00      	nop
 80083f4:	3710      	adds	r7, #16
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}

080083fa <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083fa:	b580      	push	{r7, lr}
 80083fc:	b084      	sub	sp, #16
 80083fe:	af00      	add	r7, sp, #0
 8008400:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008406:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2200      	movs	r2, #0
 800840c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008416:	68f8      	ldr	r0, [r7, #12]
 8008418:	f7ff ff64 	bl	80082e4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800841c:	bf00      	nop
 800841e:	3710      	adds	r7, #16
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b088      	sub	sp, #32
 8008428:	af00      	add	r7, sp, #0
 800842a:	60f8      	str	r0, [r7, #12]
 800842c:	60b9      	str	r1, [r7, #8]
 800842e:	603b      	str	r3, [r7, #0]
 8008430:	4613      	mov	r3, r2
 8008432:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008434:	f7fb fcee 	bl	8003e14 <HAL_GetTick>
 8008438:	4602      	mov	r2, r0
 800843a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800843c:	1a9b      	subs	r3, r3, r2
 800843e:	683a      	ldr	r2, [r7, #0]
 8008440:	4413      	add	r3, r2
 8008442:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008444:	f7fb fce6 	bl	8003e14 <HAL_GetTick>
 8008448:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800844a:	4b39      	ldr	r3, [pc, #228]	; (8008530 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	015b      	lsls	r3, r3, #5
 8008450:	0d1b      	lsrs	r3, r3, #20
 8008452:	69fa      	ldr	r2, [r7, #28]
 8008454:	fb02 f303 	mul.w	r3, r2, r3
 8008458:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800845a:	e054      	b.n	8008506 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008462:	d050      	beq.n	8008506 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008464:	f7fb fcd6 	bl	8003e14 <HAL_GetTick>
 8008468:	4602      	mov	r2, r0
 800846a:	69bb      	ldr	r3, [r7, #24]
 800846c:	1ad3      	subs	r3, r2, r3
 800846e:	69fa      	ldr	r2, [r7, #28]
 8008470:	429a      	cmp	r2, r3
 8008472:	d902      	bls.n	800847a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008474:	69fb      	ldr	r3, [r7, #28]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d13d      	bne.n	80084f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	685a      	ldr	r2, [r3, #4]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008488:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008492:	d111      	bne.n	80084b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800849c:	d004      	beq.n	80084a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084a6:	d107      	bne.n	80084b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084c0:	d10f      	bne.n	80084e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	681a      	ldr	r2, [r3, #0]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80084d0:	601a      	str	r2, [r3, #0]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80084e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2201      	movs	r2, #1
 80084e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80084f2:	2303      	movs	r3, #3
 80084f4:	e017      	b.n	8008526 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d101      	bne.n	8008500 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80084fc:	2300      	movs	r3, #0
 80084fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	3b01      	subs	r3, #1
 8008504:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	689a      	ldr	r2, [r3, #8]
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	4013      	ands	r3, r2
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	429a      	cmp	r2, r3
 8008514:	bf0c      	ite	eq
 8008516:	2301      	moveq	r3, #1
 8008518:	2300      	movne	r3, #0
 800851a:	b2db      	uxtb	r3, r3
 800851c:	461a      	mov	r2, r3
 800851e:	79fb      	ldrb	r3, [r7, #7]
 8008520:	429a      	cmp	r2, r3
 8008522:	d19b      	bne.n	800845c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3720      	adds	r7, #32
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
 800852e:	bf00      	nop
 8008530:	20000000 	.word	0x20000000

08008534 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b08a      	sub	sp, #40	; 0x28
 8008538:	af00      	add	r7, sp, #0
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	607a      	str	r2, [r7, #4]
 8008540:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008542:	2300      	movs	r3, #0
 8008544:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008546:	f7fb fc65 	bl	8003e14 <HAL_GetTick>
 800854a:	4602      	mov	r2, r0
 800854c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800854e:	1a9b      	subs	r3, r3, r2
 8008550:	683a      	ldr	r2, [r7, #0]
 8008552:	4413      	add	r3, r2
 8008554:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008556:	f7fb fc5d 	bl	8003e14 <HAL_GetTick>
 800855a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	330c      	adds	r3, #12
 8008562:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008564:	4b3d      	ldr	r3, [pc, #244]	; (800865c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008566:	681a      	ldr	r2, [r3, #0]
 8008568:	4613      	mov	r3, r2
 800856a:	009b      	lsls	r3, r3, #2
 800856c:	4413      	add	r3, r2
 800856e:	00da      	lsls	r2, r3, #3
 8008570:	1ad3      	subs	r3, r2, r3
 8008572:	0d1b      	lsrs	r3, r3, #20
 8008574:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008576:	fb02 f303 	mul.w	r3, r2, r3
 800857a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800857c:	e060      	b.n	8008640 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008584:	d107      	bne.n	8008596 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d104      	bne.n	8008596 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800858c:	69fb      	ldr	r3, [r7, #28]
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	b2db      	uxtb	r3, r3
 8008592:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008594:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800859c:	d050      	beq.n	8008640 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800859e:	f7fb fc39 	bl	8003e14 <HAL_GetTick>
 80085a2:	4602      	mov	r2, r0
 80085a4:	6a3b      	ldr	r3, [r7, #32]
 80085a6:	1ad3      	subs	r3, r2, r3
 80085a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d902      	bls.n	80085b4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80085ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d13d      	bne.n	8008630 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	685a      	ldr	r2, [r3, #4]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80085c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085cc:	d111      	bne.n	80085f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085d6:	d004      	beq.n	80085e2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	689b      	ldr	r3, [r3, #8]
 80085dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085e0:	d107      	bne.n	80085f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085fa:	d10f      	bne.n	800861c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800860a:	601a      	str	r2, [r3, #0]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	681a      	ldr	r2, [r3, #0]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800861a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800862c:	2303      	movs	r3, #3
 800862e:	e010      	b.n	8008652 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008630:	69bb      	ldr	r3, [r7, #24]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d101      	bne.n	800863a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008636:	2300      	movs	r3, #0
 8008638:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800863a:	69bb      	ldr	r3, [r7, #24]
 800863c:	3b01      	subs	r3, #1
 800863e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	689a      	ldr	r2, [r3, #8]
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	4013      	ands	r3, r2
 800864a:	687a      	ldr	r2, [r7, #4]
 800864c:	429a      	cmp	r2, r3
 800864e:	d196      	bne.n	800857e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008650:	2300      	movs	r3, #0
}
 8008652:	4618      	mov	r0, r3
 8008654:	3728      	adds	r7, #40	; 0x28
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}
 800865a:	bf00      	nop
 800865c:	20000000 	.word	0x20000000

08008660 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b086      	sub	sp, #24
 8008664:	af02      	add	r7, sp, #8
 8008666:	60f8      	str	r0, [r7, #12]
 8008668:	60b9      	str	r1, [r7, #8]
 800866a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	9300      	str	r3, [sp, #0]
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	2200      	movs	r2, #0
 8008674:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008678:	68f8      	ldr	r0, [r7, #12]
 800867a:	f7ff ff5b 	bl	8008534 <SPI_WaitFifoStateUntilTimeout>
 800867e:	4603      	mov	r3, r0
 8008680:	2b00      	cmp	r3, #0
 8008682:	d007      	beq.n	8008694 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008688:	f043 0220 	orr.w	r2, r3, #32
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008690:	2303      	movs	r3, #3
 8008692:	e027      	b.n	80086e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	9300      	str	r3, [sp, #0]
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	2200      	movs	r2, #0
 800869c:	2180      	movs	r1, #128	; 0x80
 800869e:	68f8      	ldr	r0, [r7, #12]
 80086a0:	f7ff fec0 	bl	8008424 <SPI_WaitFlagStateUntilTimeout>
 80086a4:	4603      	mov	r3, r0
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d007      	beq.n	80086ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086ae:	f043 0220 	orr.w	r2, r3, #32
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80086b6:	2303      	movs	r3, #3
 80086b8:	e014      	b.n	80086e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	9300      	str	r3, [sp, #0]
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	2200      	movs	r2, #0
 80086c2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80086c6:	68f8      	ldr	r0, [r7, #12]
 80086c8:	f7ff ff34 	bl	8008534 <SPI_WaitFifoStateUntilTimeout>
 80086cc:	4603      	mov	r3, r0
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d007      	beq.n	80086e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086d6:	f043 0220 	orr.w	r2, r3, #32
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80086de:	2303      	movs	r3, #3
 80086e0:	e000      	b.n	80086e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80086e2:	2300      	movs	r3, #0
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3710      	adds	r7, #16
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b08b      	sub	sp, #44	; 0x2c
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	60f8      	str	r0, [r7, #12]
 80086f4:	60b9      	str	r1, [r7, #8]
 80086f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	fa93 f3a3 	rbit	r3, r3
 8008706:	613b      	str	r3, [r7, #16]
  return result;
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d101      	bne.n	8008716 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8008712:	2320      	movs	r3, #32
 8008714:	e003      	b.n	800871e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	fab3 f383 	clz	r3, r3
 800871c:	b2db      	uxtb	r3, r3
 800871e:	005b      	lsls	r3, r3, #1
 8008720:	2103      	movs	r1, #3
 8008722:	fa01 f303 	lsl.w	r3, r1, r3
 8008726:	43db      	mvns	r3, r3
 8008728:	401a      	ands	r2, r3
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800872e:	6a3b      	ldr	r3, [r7, #32]
 8008730:	fa93 f3a3 	rbit	r3, r3
 8008734:	61fb      	str	r3, [r7, #28]
  return result;
 8008736:	69fb      	ldr	r3, [r7, #28]
 8008738:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800873a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873c:	2b00      	cmp	r3, #0
 800873e:	d101      	bne.n	8008744 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8008740:	2320      	movs	r3, #32
 8008742:	e003      	b.n	800874c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8008744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008746:	fab3 f383 	clz	r3, r3
 800874a:	b2db      	uxtb	r3, r3
 800874c:	005b      	lsls	r3, r3, #1
 800874e:	6879      	ldr	r1, [r7, #4]
 8008750:	fa01 f303 	lsl.w	r3, r1, r3
 8008754:	431a      	orrs	r2, r3
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	601a      	str	r2, [r3, #0]
}
 800875a:	bf00      	nop
 800875c:	372c      	adds	r7, #44	; 0x2c
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr

08008766 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8008766:	b480      	push	{r7}
 8008768:	b085      	sub	sp, #20
 800876a:	af00      	add	r7, sp, #0
 800876c:	60f8      	str	r0, [r7, #12]
 800876e:	60b9      	str	r1, [r7, #8]
 8008770:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	685a      	ldr	r2, [r3, #4]
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	43db      	mvns	r3, r3
 800877a:	401a      	ands	r2, r3
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	6879      	ldr	r1, [r7, #4]
 8008780:	fb01 f303 	mul.w	r3, r1, r3
 8008784:	431a      	orrs	r2, r3
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	605a      	str	r2, [r3, #4]
}
 800878a:	bf00      	nop
 800878c:	3714      	adds	r7, #20
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr

08008796 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8008796:	b480      	push	{r7}
 8008798:	b08b      	sub	sp, #44	; 0x2c
 800879a:	af00      	add	r7, sp, #0
 800879c:	60f8      	str	r0, [r7, #12]
 800879e:	60b9      	str	r1, [r7, #8]
 80087a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	689a      	ldr	r2, [r3, #8]
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	fa93 f3a3 	rbit	r3, r3
 80087b0:	613b      	str	r3, [r7, #16]
  return result;
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80087b6:	69bb      	ldr	r3, [r7, #24]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d101      	bne.n	80087c0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80087bc:	2320      	movs	r3, #32
 80087be:	e003      	b.n	80087c8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80087c0:	69bb      	ldr	r3, [r7, #24]
 80087c2:	fab3 f383 	clz	r3, r3
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	005b      	lsls	r3, r3, #1
 80087ca:	2103      	movs	r1, #3
 80087cc:	fa01 f303 	lsl.w	r3, r1, r3
 80087d0:	43db      	mvns	r3, r3
 80087d2:	401a      	ands	r2, r3
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087d8:	6a3b      	ldr	r3, [r7, #32]
 80087da:	fa93 f3a3 	rbit	r3, r3
 80087de:	61fb      	str	r3, [r7, #28]
  return result;
 80087e0:	69fb      	ldr	r3, [r7, #28]
 80087e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80087e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d101      	bne.n	80087ee <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80087ea:	2320      	movs	r3, #32
 80087ec:	e003      	b.n	80087f6 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80087ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f0:	fab3 f383 	clz	r3, r3
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	005b      	lsls	r3, r3, #1
 80087f8:	6879      	ldr	r1, [r7, #4]
 80087fa:	fa01 f303 	lsl.w	r3, r1, r3
 80087fe:	431a      	orrs	r2, r3
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8008804:	bf00      	nop
 8008806:	372c      	adds	r7, #44	; 0x2c
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr

08008810 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8008810:	b480      	push	{r7}
 8008812:	b08b      	sub	sp, #44	; 0x2c
 8008814:	af00      	add	r7, sp, #0
 8008816:	60f8      	str	r0, [r7, #12]
 8008818:	60b9      	str	r1, [r7, #8]
 800881a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	68da      	ldr	r2, [r3, #12]
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	fa93 f3a3 	rbit	r3, r3
 800882a:	613b      	str	r3, [r7, #16]
  return result;
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008830:	69bb      	ldr	r3, [r7, #24]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d101      	bne.n	800883a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8008836:	2320      	movs	r3, #32
 8008838:	e003      	b.n	8008842 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	fab3 f383 	clz	r3, r3
 8008840:	b2db      	uxtb	r3, r3
 8008842:	005b      	lsls	r3, r3, #1
 8008844:	2103      	movs	r1, #3
 8008846:	fa01 f303 	lsl.w	r3, r1, r3
 800884a:	43db      	mvns	r3, r3
 800884c:	401a      	ands	r2, r3
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008852:	6a3b      	ldr	r3, [r7, #32]
 8008854:	fa93 f3a3 	rbit	r3, r3
 8008858:	61fb      	str	r3, [r7, #28]
  return result;
 800885a:	69fb      	ldr	r3, [r7, #28]
 800885c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800885e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008860:	2b00      	cmp	r3, #0
 8008862:	d101      	bne.n	8008868 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8008864:	2320      	movs	r3, #32
 8008866:	e003      	b.n	8008870 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8008868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886a:	fab3 f383 	clz	r3, r3
 800886e:	b2db      	uxtb	r3, r3
 8008870:	005b      	lsls	r3, r3, #1
 8008872:	6879      	ldr	r1, [r7, #4]
 8008874:	fa01 f303 	lsl.w	r3, r1, r3
 8008878:	431a      	orrs	r2, r3
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	60da      	str	r2, [r3, #12]
}
 800887e:	bf00      	nop
 8008880:	372c      	adds	r7, #44	; 0x2c
 8008882:	46bd      	mov	sp, r7
 8008884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008888:	4770      	bx	lr

0800888a <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800888a:	b480      	push	{r7}
 800888c:	b08b      	sub	sp, #44	; 0x2c
 800888e:	af00      	add	r7, sp, #0
 8008890:	60f8      	str	r0, [r7, #12]
 8008892:	60b9      	str	r1, [r7, #8]
 8008894:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	6a1a      	ldr	r2, [r3, #32]
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	fa93 f3a3 	rbit	r3, r3
 80088a4:	613b      	str	r3, [r7, #16]
  return result;
 80088a6:	693b      	ldr	r3, [r7, #16]
 80088a8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d101      	bne.n	80088b4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80088b0:	2320      	movs	r3, #32
 80088b2:	e003      	b.n	80088bc <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	fab3 f383 	clz	r3, r3
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	210f      	movs	r1, #15
 80088c0:	fa01 f303 	lsl.w	r3, r1, r3
 80088c4:	43db      	mvns	r3, r3
 80088c6:	401a      	ands	r2, r3
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088cc:	6a3b      	ldr	r3, [r7, #32]
 80088ce:	fa93 f3a3 	rbit	r3, r3
 80088d2:	61fb      	str	r3, [r7, #28]
  return result;
 80088d4:	69fb      	ldr	r3, [r7, #28]
 80088d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80088d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d101      	bne.n	80088e2 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80088de:	2320      	movs	r3, #32
 80088e0:	e003      	b.n	80088ea <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80088e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e4:	fab3 f383 	clz	r3, r3
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	009b      	lsls	r3, r3, #2
 80088ec:	6879      	ldr	r1, [r7, #4]
 80088ee:	fa01 f303 	lsl.w	r3, r1, r3
 80088f2:	431a      	orrs	r2, r3
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80088f8:	bf00      	nop
 80088fa:	372c      	adds	r7, #44	; 0x2c
 80088fc:	46bd      	mov	sp, r7
 80088fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008902:	4770      	bx	lr

08008904 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8008904:	b480      	push	{r7}
 8008906:	b08b      	sub	sp, #44	; 0x2c
 8008908:	af00      	add	r7, sp, #0
 800890a:	60f8      	str	r0, [r7, #12]
 800890c:	60b9      	str	r1, [r7, #8]
 800890e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	0a1b      	lsrs	r3, r3, #8
 8008918:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	fa93 f3a3 	rbit	r3, r3
 8008920:	613b      	str	r3, [r7, #16]
  return result;
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d101      	bne.n	8008930 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800892c:	2320      	movs	r3, #32
 800892e:	e003      	b.n	8008938 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8008930:	69bb      	ldr	r3, [r7, #24]
 8008932:	fab3 f383 	clz	r3, r3
 8008936:	b2db      	uxtb	r3, r3
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	210f      	movs	r1, #15
 800893c:	fa01 f303 	lsl.w	r3, r1, r3
 8008940:	43db      	mvns	r3, r3
 8008942:	401a      	ands	r2, r3
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	0a1b      	lsrs	r3, r3, #8
 8008948:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800894a:	6a3b      	ldr	r3, [r7, #32]
 800894c:	fa93 f3a3 	rbit	r3, r3
 8008950:	61fb      	str	r3, [r7, #28]
  return result;
 8008952:	69fb      	ldr	r3, [r7, #28]
 8008954:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008958:	2b00      	cmp	r3, #0
 800895a:	d101      	bne.n	8008960 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800895c:	2320      	movs	r3, #32
 800895e:	e003      	b.n	8008968 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8008960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008962:	fab3 f383 	clz	r3, r3
 8008966:	b2db      	uxtb	r3, r3
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	6879      	ldr	r1, [r7, #4]
 800896c:	fa01 f303 	lsl.w	r3, r1, r3
 8008970:	431a      	orrs	r2, r3
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8008976:	bf00      	nop
 8008978:	372c      	adds	r7, #44	; 0x2c
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr

08008982 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8008982:	b580      	push	{r7, lr}
 8008984:	b088      	sub	sp, #32
 8008986:	af00      	add	r7, sp, #0
 8008988:	6078      	str	r0, [r7, #4]
 800898a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	fa93 f3a3 	rbit	r3, r3
 8008998:	60fb      	str	r3, [r7, #12]
  return result;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d101      	bne.n	80089a8 <LL_GPIO_Init+0x26>
    return 32U;
 80089a4:	2320      	movs	r3, #32
 80089a6:	e003      	b.n	80089b0 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	fab3 f383 	clz	r3, r3
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80089b2:	e048      	b.n	8008a46 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	2101      	movs	r1, #1
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	fa01 f303 	lsl.w	r3, r1, r3
 80089c0:	4013      	ands	r3, r2
 80089c2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d03a      	beq.n	8008a40 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d003      	beq.n	80089da <LL_GPIO_Init+0x58>
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	2b02      	cmp	r3, #2
 80089d8:	d10e      	bne.n	80089f8 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	689b      	ldr	r3, [r3, #8]
 80089de:	461a      	mov	r2, r3
 80089e0:	69b9      	ldr	r1, [r7, #24]
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f7ff fed7 	bl	8008796 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	6819      	ldr	r1, [r3, #0]
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	68db      	ldr	r3, [r3, #12]
 80089f0:	461a      	mov	r2, r3
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7ff feb7 	bl	8008766 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	691b      	ldr	r3, [r3, #16]
 80089fc:	461a      	mov	r2, r3
 80089fe:	69b9      	ldr	r1, [r7, #24]
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f7ff ff05 	bl	8008810 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	2b02      	cmp	r3, #2
 8008a0c:	d111      	bne.n	8008a32 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8008a0e:	69bb      	ldr	r3, [r7, #24]
 8008a10:	2bff      	cmp	r3, #255	; 0xff
 8008a12:	d807      	bhi.n	8008a24 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	695b      	ldr	r3, [r3, #20]
 8008a18:	461a      	mov	r2, r3
 8008a1a:	69b9      	ldr	r1, [r7, #24]
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f7ff ff34 	bl	800888a <LL_GPIO_SetAFPin_0_7>
 8008a22:	e006      	b.n	8008a32 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	695b      	ldr	r3, [r3, #20]
 8008a28:	461a      	mov	r2, r3
 8008a2a:	69b9      	ldr	r1, [r7, #24]
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7ff ff69 	bl	8008904 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	461a      	mov	r2, r3
 8008a38:	69b9      	ldr	r1, [r7, #24]
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f7ff fe56 	bl	80086ec <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8008a40:	69fb      	ldr	r3, [r7, #28]
 8008a42:	3301      	adds	r3, #1
 8008a44:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1af      	bne.n	80089b4 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8008a54:	2300      	movs	r3, #0
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3720      	adds	r7, #32
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}

08008a5e <LL_LPUART_IsEnabled>:
{
 8008a5e:	b480      	push	{r7}
 8008a60:	b083      	sub	sp, #12
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f003 0301 	and.w	r3, r3, #1
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d101      	bne.n	8008a76 <LL_LPUART_IsEnabled+0x18>
 8008a72:	2301      	movs	r3, #1
 8008a74:	e000      	b.n	8008a78 <LL_LPUART_IsEnabled+0x1a>
 8008a76:	2300      	movs	r3, #0
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	370c      	adds	r7, #12
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr

08008a84 <LL_LPUART_SetStopBitsLength>:
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	431a      	orrs	r2, r3
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	605a      	str	r2, [r3, #4]
}
 8008a9e:	bf00      	nop
 8008aa0:	370c      	adds	r7, #12
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr

08008aaa <LL_LPUART_SetHWFlowCtrl>:
{
 8008aaa:	b480      	push	{r7}
 8008aac:	b083      	sub	sp, #12
 8008aae:	af00      	add	r7, sp, #0
 8008ab0:	6078      	str	r0, [r7, #4]
 8008ab2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	689b      	ldr	r3, [r3, #8]
 8008ab8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	431a      	orrs	r2, r3
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	609a      	str	r2, [r3, #8]
}
 8008ac4:	bf00      	nop
 8008ac6:	370c      	adds	r7, #12
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	4770      	bx	lr

08008ad0 <LL_LPUART_SetBaudRate>:
{
 8008ad0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ad4:	b086      	sub	sp, #24
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	6178      	str	r0, [r7, #20]
 8008ada:	6139      	str	r1, [r7, #16]
 8008adc:	60fa      	str	r2, [r7, #12]
  if (BaudRate != 0U)
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d025      	beq.n	8008b30 <LL_LPUART_SetBaudRate+0x60>
    LPUARTx->BRR = __LL_LPUART_DIV(PeriphClk, BaudRate);
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	461c      	mov	r4, r3
 8008aea:	4615      	mov	r5, r2
 8008aec:	f04f 0200 	mov.w	r2, #0
 8008af0:	f04f 0300 	mov.w	r3, #0
 8008af4:	022b      	lsls	r3, r5, #8
 8008af6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008afa:	0222      	lsls	r2, r4, #8
 8008afc:	68f9      	ldr	r1, [r7, #12]
 8008afe:	0849      	lsrs	r1, r1, #1
 8008b00:	2000      	movs	r0, #0
 8008b02:	4688      	mov	r8, r1
 8008b04:	4681      	mov	r9, r0
 8008b06:	eb12 0a08 	adds.w	sl, r2, r8
 8008b0a:	eb43 0b09 	adc.w	fp, r3, r9
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	603b      	str	r3, [r7, #0]
 8008b14:	607a      	str	r2, [r7, #4]
 8008b16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b1a:	4650      	mov	r0, sl
 8008b1c:	4659      	mov	r1, fp
 8008b1e:	f7f8 f893 	bl	8000c48 <__aeabi_uldivmod>
 8008b22:	4602      	mov	r2, r0
 8008b24:	460b      	mov	r3, r1
 8008b26:	4613      	mov	r3, r2
 8008b28:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	60da      	str	r2, [r3, #12]
}
 8008b30:	bf00      	nop
 8008b32:	3718      	adds	r7, #24
 8008b34:	46bd      	mov	sp, r7
 8008b36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08008b3c <LL_LPUART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: LPUART registers are initialized according to LPUART_InitStruct content
  *          - ERROR: Problem occurred during LPUART Registers initialization
  */
ErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, const LL_LPUART_InitTypeDef *LPUART_InitStruct)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b084      	sub	sp, #16
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
 8008b44:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8008b46:	2301      	movs	r3, #1
 8008b48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_LPUART_DIRECTION(LPUART_InitStruct->TransferDirection));
  assert_param(IS_LL_LPUART_HWCONTROL(LPUART_InitStruct->HardwareFlowControl));

  /* LPUART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers. Otherwise (LPUART not in Disabled state) => return ERROR */
  if (LL_LPUART_IsEnabled(LPUARTx) == 0U)
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f7ff ff87 	bl	8008a5e <LL_LPUART_IsEnabled>
 8008b50:	4603      	mov	r3, r0
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d12f      	bne.n	8008bb6 <LL_LPUART_Init+0x7a>
     * Configure LPUARTx CR1 (LPUART Word Length, Parity and Transfer Direction bits) with parameters:
     * - DataWidth:          USART_CR1_M bits according to LPUART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to LPUART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to LPUART_InitStruct->TransferDirection value
     */
    MODIFY_REG(LPUARTx->CR1,
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681a      	ldr	r2, [r3, #0]
 8008b5a:	4b19      	ldr	r3, [pc, #100]	; (8008bc0 <LL_LPUART_Init+0x84>)
 8008b5c:	4013      	ands	r3, r2
 8008b5e:	683a      	ldr	r2, [r7, #0]
 8008b60:	6851      	ldr	r1, [r2, #4]
 8008b62:	683a      	ldr	r2, [r7, #0]
 8008b64:	68d2      	ldr	r2, [r2, #12]
 8008b66:	4311      	orrs	r1, r2
 8008b68:	683a      	ldr	r2, [r7, #0]
 8008b6a:	6912      	ldr	r2, [r2, #16]
 8008b6c:	430a      	orrs	r2, r1
 8008b6e:	431a      	orrs	r2, r3
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	601a      	str	r2, [r3, #0]

    /*---------------------------- LPUART CR2 Configuration -----------------------
     * Configure LPUARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to LPUART_InitStruct->StopBits value.
     */
    LL_LPUART_SetStopBitsLength(LPUARTx, LPUART_InitStruct->StopBits);
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	689b      	ldr	r3, [r3, #8]
 8008b78:	4619      	mov	r1, r3
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f7ff ff82 	bl	8008a84 <LL_LPUART_SetStopBitsLength>
    /*---------------------------- LPUART CR3 Configuration -----------------------
     * Configure LPUARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according
     *   to LPUART_InitStruct->HardwareFlowControl value.
     */
    LL_LPUART_SetHWFlowCtrl(LPUARTx, LPUART_InitStruct->HardwareFlowControl);
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	695b      	ldr	r3, [r3, #20]
 8008b84:	4619      	mov	r1, r3
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f7ff ff8f 	bl	8008aaa <LL_LPUART_SetHWFlowCtrl>

    /*---------------------------- LPUART BRR Configuration -----------------------
     * Retrieve Clock frequency used for LPUART Peripheral
     */
    periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART1_CLKSOURCE);
 8008b8c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8008b90:	f000 f8e2 	bl	8008d58 <LL_RCC_GetLPUARTClockFreq>
 8008b94:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
#endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d00c      	beq.n	8008bb6 <LL_LPUART_Init+0x7a>
        && (LPUART_InitStruct->BaudRate != 0U))
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d008      	beq.n	8008bb6 <LL_LPUART_Init+0x7a>
    {
      status = SUCCESS;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	73fb      	strb	r3, [r7, #15]
      LL_LPUART_SetBaudRate(LPUARTx,
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	461a      	mov	r2, r3
 8008bae:	68b9      	ldr	r1, [r7, #8]
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f7ff ff8d 	bl	8008ad0 <LL_LPUART_SetBaudRate>
     */
    LL_LPUART_SetPrescaler(LPUARTx, LPUART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }

  return (status);
 8008bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	efffe9f3 	.word	0xefffe9f3

08008bc4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8008bc8:	4b07      	ldr	r3, [pc, #28]	; (8008be8 <LL_RCC_HSI_IsReady+0x24>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008bd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bd4:	d101      	bne.n	8008bda <LL_RCC_HSI_IsReady+0x16>
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	e000      	b.n	8008bdc <LL_RCC_HSI_IsReady+0x18>
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr
 8008be6:	bf00      	nop
 8008be8:	40021000 	.word	0x40021000

08008bec <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8008bec:	b480      	push	{r7}
 8008bee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8008bf0:	4b07      	ldr	r3, [pc, #28]	; (8008c10 <LL_RCC_LSE_IsReady+0x24>)
 8008bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bf6:	f003 0302 	and.w	r3, r3, #2
 8008bfa:	2b02      	cmp	r3, #2
 8008bfc:	d101      	bne.n	8008c02 <LL_RCC_LSE_IsReady+0x16>
 8008bfe:	2301      	movs	r3, #1
 8008c00:	e000      	b.n	8008c04 <LL_RCC_LSE_IsReady+0x18>
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr
 8008c0e:	bf00      	nop
 8008c10:	40021000 	.word	0x40021000

08008c14 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8008c14:	b480      	push	{r7}
 8008c16:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 8008c18:	4b06      	ldr	r3, [pc, #24]	; (8008c34 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f003 0308 	and.w	r3, r3, #8
 8008c20:	2b08      	cmp	r3, #8
 8008c22:	d101      	bne.n	8008c28 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8008c24:	2301      	movs	r3, #1
 8008c26:	e000      	b.n	8008c2a <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8008c28:	2300      	movs	r3, #0
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr
 8008c34:	40021000 	.word	0x40021000

08008c38 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8008c3c:	4b04      	ldr	r3, [pc, #16]	; (8008c50 <LL_RCC_MSI_GetRange+0x18>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr
 8008c4e:	bf00      	nop
 8008c50:	40021000 	.word	0x40021000

08008c54 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8008c54:	b480      	push	{r7}
 8008c56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8008c58:	4b04      	ldr	r3, [pc, #16]	; (8008c6c <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8008c5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c5e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr
 8008c6c:	40021000 	.word	0x40021000

08008c70 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8008c70:	b480      	push	{r7}
 8008c72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8008c74:	4b04      	ldr	r3, [pc, #16]	; (8008c88 <LL_RCC_GetSysClkSource+0x18>)
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	f003 030c 	and.w	r3, r3, #12
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr
 8008c86:	bf00      	nop
 8008c88:	40021000 	.word	0x40021000

08008c8c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008c90:	4b04      	ldr	r3, [pc, #16]	; (8008ca4 <LL_RCC_GetAHBPrescaler+0x18>)
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr
 8008ca2:	bf00      	nop
 8008ca4:	40021000 	.word	0x40021000

08008ca8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8008cac:	4b04      	ldr	r3, [pc, #16]	; (8008cc0 <LL_RCC_GetAPB1Prescaler+0x18>)
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr
 8008cbe:	bf00      	nop
 8008cc0:	40021000 	.word	0x40021000

08008cc4 <LL_RCC_GetLPUARTClockSource>:
  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b083      	sub	sp, #12
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008ccc:	4b05      	ldr	r3, [pc, #20]	; (8008ce4 <LL_RCC_GetLPUARTClockSource+0x20>)
 8008cce:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	4013      	ands	r3, r2
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	370c      	adds	r7, #12
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr
 8008ce2:	bf00      	nop
 8008ce4:	40021000 	.word	0x40021000

08008ce8 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8008cec:	4b04      	ldr	r3, [pc, #16]	; (8008d00 <LL_RCC_PLL_GetMainSource+0x18>)
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	f003 0303 	and.w	r3, r3, #3
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr
 8008cfe:	bf00      	nop
 8008d00:	40021000 	.word	0x40021000

08008d04 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86 or 127 depending on devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8008d04:	b480      	push	{r7}
 8008d06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8008d08:	4b04      	ldr	r3, [pc, #16]	; (8008d1c <LL_RCC_PLL_GetN+0x18>)
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	0a1b      	lsrs	r3, r3, #8
 8008d0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr
 8008d1c:	40021000 	.word	0x40021000

08008d20 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8008d20:	b480      	push	{r7}
 8008d22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8008d24:	4b04      	ldr	r3, [pc, #16]	; (8008d38 <LL_RCC_PLL_GetR+0x18>)
 8008d26:	68db      	ldr	r3, [r3, #12]
 8008d28:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d34:	4770      	bx	lr
 8008d36:	bf00      	nop
 8008d38:	40021000 	.word	0x40021000

08008d3c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8008d40:	4b04      	ldr	r3, [pc, #16]	; (8008d54 <LL_RCC_PLL_GetDivider+0x18>)
 8008d42:	68db      	ldr	r3, [r3, #12]
 8008d44:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr
 8008d52:	bf00      	nop
 8008d54:	40021000 	.word	0x40021000

08008d58 <LL_RCC_GetLPUARTClockFreq>:
  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
  * @retval LPUART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b084      	sub	sp, #16
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
  uint32_t lpuart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8008d60:	2300      	movs	r3, #0
 8008d62:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_LPUART_CLKSOURCE(LPUARTxSource));

  /* LPUART1CLK clock frequency */
  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f7ff ffad 	bl	8008cc4 <LL_RCC_GetLPUARTClockSource>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008d70:	d019      	beq.n	8008da6 <LL_RCC_GetLPUARTClockFreq+0x4e>
 8008d72:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008d76:	d82b      	bhi.n	8008dd0 <LL_RCC_GetLPUARTClockFreq+0x78>
 8008d78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d7c:	d00b      	beq.n	8008d96 <LL_RCC_GetLPUARTClockFreq+0x3e>
 8008d7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d82:	d825      	bhi.n	8008dd0 <LL_RCC_GetLPUARTClockFreq+0x78>
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d017      	beq.n	8008db8 <LL_RCC_GetLPUARTClockFreq+0x60>
 8008d88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d8c:	d120      	bne.n	8008dd0 <LL_RCC_GetLPUARTClockFreq+0x78>
  {
    case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
      lpuart_frequency = RCC_GetSystemClockFreq();
 8008d8e:	f000 f82b 	bl	8008de8 <RCC_GetSystemClockFreq>
 8008d92:	60f8      	str	r0, [r7, #12]
      break;
 8008d94:	e021      	b.n	8008dda <LL_RCC_GetLPUARTClockFreq+0x82>

    case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
      if (LL_RCC_HSI_IsReady() != 0U)
 8008d96:	f7ff ff15 	bl	8008bc4 <LL_RCC_HSI_IsReady>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d019      	beq.n	8008dd4 <LL_RCC_GetLPUARTClockFreq+0x7c>
      {
        lpuart_frequency = HSI_VALUE;
 8008da0:	4b10      	ldr	r3, [pc, #64]	; (8008de4 <LL_RCC_GetLPUARTClockFreq+0x8c>)
 8008da2:	60fb      	str	r3, [r7, #12]
      }
      break;
 8008da4:	e016      	b.n	8008dd4 <LL_RCC_GetLPUARTClockFreq+0x7c>

    case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
      if (LL_RCC_LSE_IsReady() != 0U)
 8008da6:	f7ff ff21 	bl	8008bec <LL_RCC_LSE_IsReady>
 8008daa:	4603      	mov	r3, r0
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d013      	beq.n	8008dd8 <LL_RCC_GetLPUARTClockFreq+0x80>
      {
        lpuart_frequency = LSE_VALUE;
 8008db0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008db4:	60fb      	str	r3, [r7, #12]
      }
      break;
 8008db6:	e00f      	b.n	8008dd8 <LL_RCC_GetLPUARTClockFreq+0x80>

    case LL_RCC_LPUART1_CLKSOURCE_PCLK1:  /* LPUART1 Clock is PCLK1 */
      lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008db8:	f000 f816 	bl	8008de8 <RCC_GetSystemClockFreq>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f000 f8a2 	bl	8008f08 <RCC_GetHCLKClockFreq>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f000 f8b4 	bl	8008f34 <RCC_GetPCLK1ClockFreq>
 8008dcc:	60f8      	str	r0, [r7, #12]
      break;
 8008dce:	e004      	b.n	8008dda <LL_RCC_GetLPUARTClockFreq+0x82>

    default:
      break;
 8008dd0:	bf00      	nop
 8008dd2:	e002      	b.n	8008dda <LL_RCC_GetLPUARTClockFreq+0x82>
      break;
 8008dd4:	bf00      	nop
 8008dd6:	e000      	b.n	8008dda <LL_RCC_GetLPUARTClockFreq+0x82>
      break;
 8008dd8:	bf00      	nop
  }

  return lpuart_frequency;
 8008dda:	68fb      	ldr	r3, [r7, #12]
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3710      	adds	r7, #16
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}
 8008de4:	00f42400 	.word	0x00f42400

08008de8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b082      	sub	sp, #8
 8008dec:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8008dee:	f7ff ff3f 	bl	8008c70 <LL_RCC_GetSysClkSource>
 8008df2:	4603      	mov	r3, r0
 8008df4:	2b0c      	cmp	r3, #12
 8008df6:	d851      	bhi.n	8008e9c <RCC_GetSystemClockFreq+0xb4>
 8008df8:	a201      	add	r2, pc, #4	; (adr r2, 8008e00 <RCC_GetSystemClockFreq+0x18>)
 8008dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dfe:	bf00      	nop
 8008e00:	08008e35 	.word	0x08008e35
 8008e04:	08008e9d 	.word	0x08008e9d
 8008e08:	08008e9d 	.word	0x08008e9d
 8008e0c:	08008e9d 	.word	0x08008e9d
 8008e10:	08008e89 	.word	0x08008e89
 8008e14:	08008e9d 	.word	0x08008e9d
 8008e18:	08008e9d 	.word	0x08008e9d
 8008e1c:	08008e9d 	.word	0x08008e9d
 8008e20:	08008e8f 	.word	0x08008e8f
 8008e24:	08008e9d 	.word	0x08008e9d
 8008e28:	08008e9d 	.word	0x08008e9d
 8008e2c:	08008e9d 	.word	0x08008e9d
 8008e30:	08008e95 	.word	0x08008e95
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8008e34:	f7ff feee 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d111      	bne.n	8008e62 <RCC_GetSystemClockFreq+0x7a>
 8008e3e:	f7ff fee9 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008e42:	4603      	mov	r3, r0
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d004      	beq.n	8008e52 <RCC_GetSystemClockFreq+0x6a>
 8008e48:	f7ff fef6 	bl	8008c38 <LL_RCC_MSI_GetRange>
 8008e4c:	4603      	mov	r3, r0
 8008e4e:	0a1b      	lsrs	r3, r3, #8
 8008e50:	e003      	b.n	8008e5a <RCC_GetSystemClockFreq+0x72>
 8008e52:	f7ff feff 	bl	8008c54 <LL_RCC_MSI_GetRangeAfterStandby>
 8008e56:	4603      	mov	r3, r0
 8008e58:	0a1b      	lsrs	r3, r3, #8
 8008e5a:	4a28      	ldr	r2, [pc, #160]	; (8008efc <RCC_GetSystemClockFreq+0x114>)
 8008e5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e60:	e010      	b.n	8008e84 <RCC_GetSystemClockFreq+0x9c>
 8008e62:	f7ff fed7 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008e66:	4603      	mov	r3, r0
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d004      	beq.n	8008e76 <RCC_GetSystemClockFreq+0x8e>
 8008e6c:	f7ff fee4 	bl	8008c38 <LL_RCC_MSI_GetRange>
 8008e70:	4603      	mov	r3, r0
 8008e72:	091b      	lsrs	r3, r3, #4
 8008e74:	e003      	b.n	8008e7e <RCC_GetSystemClockFreq+0x96>
 8008e76:	f7ff feed 	bl	8008c54 <LL_RCC_MSI_GetRangeAfterStandby>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	091b      	lsrs	r3, r3, #4
 8008e7e:	4a1f      	ldr	r2, [pc, #124]	; (8008efc <RCC_GetSystemClockFreq+0x114>)
 8008e80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e84:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8008e86:	e033      	b.n	8008ef0 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8008e88:	4b1d      	ldr	r3, [pc, #116]	; (8008f00 <RCC_GetSystemClockFreq+0x118>)
 8008e8a:	607b      	str	r3, [r7, #4]
      break;
 8008e8c:	e030      	b.n	8008ef0 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8008e8e:	4b1d      	ldr	r3, [pc, #116]	; (8008f04 <RCC_GetSystemClockFreq+0x11c>)
 8008e90:	607b      	str	r3, [r7, #4]
      break;
 8008e92:	e02d      	b.n	8008ef0 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8008e94:	f000 f862 	bl	8008f5c <RCC_PLL_GetFreqDomain_SYS>
 8008e98:	6078      	str	r0, [r7, #4]
      break;
 8008e9a:	e029      	b.n	8008ef0 <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8008e9c:	f7ff feba 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d111      	bne.n	8008eca <RCC_GetSystemClockFreq+0xe2>
 8008ea6:	f7ff feb5 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d004      	beq.n	8008eba <RCC_GetSystemClockFreq+0xd2>
 8008eb0:	f7ff fec2 	bl	8008c38 <LL_RCC_MSI_GetRange>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	0a1b      	lsrs	r3, r3, #8
 8008eb8:	e003      	b.n	8008ec2 <RCC_GetSystemClockFreq+0xda>
 8008eba:	f7ff fecb 	bl	8008c54 <LL_RCC_MSI_GetRangeAfterStandby>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	0a1b      	lsrs	r3, r3, #8
 8008ec2:	4a0e      	ldr	r2, [pc, #56]	; (8008efc <RCC_GetSystemClockFreq+0x114>)
 8008ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ec8:	e010      	b.n	8008eec <RCC_GetSystemClockFreq+0x104>
 8008eca:	f7ff fea3 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d004      	beq.n	8008ede <RCC_GetSystemClockFreq+0xf6>
 8008ed4:	f7ff feb0 	bl	8008c38 <LL_RCC_MSI_GetRange>
 8008ed8:	4603      	mov	r3, r0
 8008eda:	091b      	lsrs	r3, r3, #4
 8008edc:	e003      	b.n	8008ee6 <RCC_GetSystemClockFreq+0xfe>
 8008ede:	f7ff feb9 	bl	8008c54 <LL_RCC_MSI_GetRangeAfterStandby>
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	091b      	lsrs	r3, r3, #4
 8008ee6:	4a05      	ldr	r2, [pc, #20]	; (8008efc <RCC_GetSystemClockFreq+0x114>)
 8008ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008eec:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8008eee:	bf00      	nop
  }

  return frequency;
 8008ef0:	687b      	ldr	r3, [r7, #4]
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	3708      	adds	r7, #8
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}
 8008efa:	bf00      	nop
 8008efc:	0800cab8 	.word	0x0800cab8
 8008f00:	00f42400 	.word	0x00f42400
 8008f04:	007a1200 	.word	0x007a1200

08008f08 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b082      	sub	sp, #8
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8008f10:	f7ff febc 	bl	8008c8c <LL_RCC_GetAHBPrescaler>
 8008f14:	4603      	mov	r3, r0
 8008f16:	091b      	lsrs	r3, r3, #4
 8008f18:	f003 030f 	and.w	r3, r3, #15
 8008f1c:	4a04      	ldr	r2, [pc, #16]	; (8008f30 <RCC_GetHCLKClockFreq+0x28>)
 8008f1e:	5cd3      	ldrb	r3, [r2, r3]
 8008f20:	461a      	mov	r2, r3
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	40d3      	lsrs	r3, r2
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	0800caa0 	.word	0x0800caa0

08008f34 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b082      	sub	sp, #8
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8008f3c:	f7ff feb4 	bl	8008ca8 <LL_RCC_GetAPB1Prescaler>
 8008f40:	4603      	mov	r3, r0
 8008f42:	0a1b      	lsrs	r3, r3, #8
 8008f44:	4a04      	ldr	r2, [pc, #16]	; (8008f58 <RCC_GetPCLK1ClockFreq+0x24>)
 8008f46:	5cd3      	ldrb	r3, [r2, r3]
 8008f48:	461a      	mov	r2, r3
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	40d3      	lsrs	r3, r2
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3708      	adds	r7, #8
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}
 8008f56:	bf00      	nop
 8008f58:	0800cab0 	.word	0x0800cab0

08008f5c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8008f5c:	b590      	push	{r4, r7, lr}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8008f62:	f7ff fec1 	bl	8008ce8 <LL_RCC_PLL_GetMainSource>
 8008f66:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	2b03      	cmp	r3, #3
 8008f6c:	d036      	beq.n	8008fdc <RCC_PLL_GetFreqDomain_SYS+0x80>
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	2b03      	cmp	r3, #3
 8008f72:	d836      	bhi.n	8008fe2 <RCC_PLL_GetFreqDomain_SYS+0x86>
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d003      	beq.n	8008f82 <RCC_PLL_GetFreqDomain_SYS+0x26>
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	2b02      	cmp	r3, #2
 8008f7e:	d02a      	beq.n	8008fd6 <RCC_PLL_GetFreqDomain_SYS+0x7a>
 8008f80:	e02f      	b.n	8008fe2 <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8008f82:	f7ff fe47 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008f86:	4603      	mov	r3, r0
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d111      	bne.n	8008fb0 <RCC_PLL_GetFreqDomain_SYS+0x54>
 8008f8c:	f7ff fe42 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008f90:	4603      	mov	r3, r0
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d004      	beq.n	8008fa0 <RCC_PLL_GetFreqDomain_SYS+0x44>
 8008f96:	f7ff fe4f 	bl	8008c38 <LL_RCC_MSI_GetRange>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	0a1b      	lsrs	r3, r3, #8
 8008f9e:	e003      	b.n	8008fa8 <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8008fa0:	f7ff fe58 	bl	8008c54 <LL_RCC_MSI_GetRangeAfterStandby>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	0a1b      	lsrs	r3, r3, #8
 8008fa8:	4a2f      	ldr	r2, [pc, #188]	; (8009068 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8008faa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fae:	e010      	b.n	8008fd2 <RCC_PLL_GetFreqDomain_SYS+0x76>
 8008fb0:	f7ff fe30 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d004      	beq.n	8008fc4 <RCC_PLL_GetFreqDomain_SYS+0x68>
 8008fba:	f7ff fe3d 	bl	8008c38 <LL_RCC_MSI_GetRange>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	091b      	lsrs	r3, r3, #4
 8008fc2:	e003      	b.n	8008fcc <RCC_PLL_GetFreqDomain_SYS+0x70>
 8008fc4:	f7ff fe46 	bl	8008c54 <LL_RCC_MSI_GetRangeAfterStandby>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	091b      	lsrs	r3, r3, #4
 8008fcc:	4a26      	ldr	r2, [pc, #152]	; (8009068 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8008fce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fd2:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8008fd4:	e02f      	b.n	8009036 <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8008fd6:	4b25      	ldr	r3, [pc, #148]	; (800906c <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8008fd8:	607b      	str	r3, [r7, #4]
      break;
 8008fda:	e02c      	b.n	8009036 <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8008fdc:	4b24      	ldr	r3, [pc, #144]	; (8009070 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 8008fde:	607b      	str	r3, [r7, #4]
      break;
 8008fe0:	e029      	b.n	8009036 <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8008fe2:	f7ff fe17 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d111      	bne.n	8009010 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8008fec:	f7ff fe12 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d004      	beq.n	8009000 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 8008ff6:	f7ff fe1f 	bl	8008c38 <LL_RCC_MSI_GetRange>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	0a1b      	lsrs	r3, r3, #8
 8008ffe:	e003      	b.n	8009008 <RCC_PLL_GetFreqDomain_SYS+0xac>
 8009000:	f7ff fe28 	bl	8008c54 <LL_RCC_MSI_GetRangeAfterStandby>
 8009004:	4603      	mov	r3, r0
 8009006:	0a1b      	lsrs	r3, r3, #8
 8009008:	4a17      	ldr	r2, [pc, #92]	; (8009068 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800900a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800900e:	e010      	b.n	8009032 <RCC_PLL_GetFreqDomain_SYS+0xd6>
 8009010:	f7ff fe00 	bl	8008c14 <LL_RCC_MSI_IsEnabledRangeSelect>
 8009014:	4603      	mov	r3, r0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d004      	beq.n	8009024 <RCC_PLL_GetFreqDomain_SYS+0xc8>
 800901a:	f7ff fe0d 	bl	8008c38 <LL_RCC_MSI_GetRange>
 800901e:	4603      	mov	r3, r0
 8009020:	091b      	lsrs	r3, r3, #4
 8009022:	e003      	b.n	800902c <RCC_PLL_GetFreqDomain_SYS+0xd0>
 8009024:	f7ff fe16 	bl	8008c54 <LL_RCC_MSI_GetRangeAfterStandby>
 8009028:	4603      	mov	r3, r0
 800902a:	091b      	lsrs	r3, r3, #4
 800902c:	4a0e      	ldr	r2, [pc, #56]	; (8009068 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800902e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009032:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8009034:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8009036:	f7ff fe81 	bl	8008d3c <LL_RCC_PLL_GetDivider>
 800903a:	4603      	mov	r3, r0
 800903c:	091b      	lsrs	r3, r3, #4
 800903e:	3301      	adds	r3, #1
 8009040:	687a      	ldr	r2, [r7, #4]
 8009042:	fbb2 f4f3 	udiv	r4, r2, r3
 8009046:	f7ff fe5d 	bl	8008d04 <LL_RCC_PLL_GetN>
 800904a:	4603      	mov	r3, r0
 800904c:	fb03 f404 	mul.w	r4, r3, r4
 8009050:	f7ff fe66 	bl	8008d20 <LL_RCC_PLL_GetR>
 8009054:	4603      	mov	r3, r0
 8009056:	0e5b      	lsrs	r3, r3, #25
 8009058:	3301      	adds	r3, #1
 800905a:	005b      	lsls	r3, r3, #1
 800905c:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8009060:	4618      	mov	r0, r3
 8009062:	370c      	adds	r7, #12
 8009064:	46bd      	mov	sp, r7
 8009066:	bd90      	pop	{r4, r7, pc}
 8009068:	0800cab8 	.word	0x0800cab8
 800906c:	00f42400 	.word	0x00f42400
 8009070:	007a1200 	.word	0x007a1200

08009074 <LCD_Power>:
static void lcd_clear(void); 			//Clear Display
static bool lcd_hasData();
static uint8_t lcd_writeChar(uint8_t x, uint8_t y, uint8_t c);

//Functions
lcd_State_enum LCD_Power() {
 8009074:	b580      	push	{r7, lr}
 8009076:	af00      	add	r7, sp, #0
	switch (lcd_state) {
 8009078:	4b3d      	ldr	r3, [pc, #244]	; (8009170 <LCD_Power+0xfc>)
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	b2db      	uxtb	r3, r3
 800907e:	2b04      	cmp	r3, #4
 8009080:	d870      	bhi.n	8009164 <LCD_Power+0xf0>
 8009082:	a201      	add	r2, pc, #4	; (adr r2, 8009088 <LCD_Power+0x14>)
 8009084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009088:	0800909d 	.word	0x0800909d
 800908c:	080090bf 	.word	0x080090bf
 8009090:	08009119 	.word	0x08009119
 8009094:	08009137 	.word	0x08009137
 8009098:	08009137 	.word	0x08009137
	case LCD_OFF:
		if (superCapmV >= mV_LCD_SLOW) {
 800909c:	4b35      	ldr	r3, [pc, #212]	; (8009174 <LCD_Power+0x100>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	2bd1      	cmp	r3, #209	; 0xd1
 80090a2:	d95a      	bls.n	800915a <LCD_Power+0xe6>
			//Turn on LCD
			lcd_state = LCD_READY;
 80090a4:	4b32      	ldr	r3, [pc, #200]	; (8009170 <LCD_Power+0xfc>)
 80090a6:	2202      	movs	r2, #2
 80090a8:	701a      	strb	r2, [r3, #0]
			//HAL_LPTIM_PWM_Start(&hlptim1, 2047, 1023); //32768 DIV16 DIV2048 1HZ
			HAL_GPIO_WritePin(DISP_EN_GPIO_Port, DISP_EN_Pin, GPIO_PIN_SET);
 80090aa:	2201      	movs	r2, #1
 80090ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80090b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80090b4:	f7fc fec6 	bl	8005e44 <HAL_GPIO_WritePin>
			lcd_clear();
 80090b8:	f000 fa56 	bl	8009568 <lcd_clear>
		}
		break;
 80090bc:	e04d      	b.n	800915a <LCD_Power+0xe6>
	case LCD_TIMER:
		if (superCapmV < mV_LCD_OFF) {
 80090be:	4b2d      	ldr	r3, [pc, #180]	; (8009174 <LCD_Power+0x100>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	2bc7      	cmp	r3, #199	; 0xc7
 80090c4:	d80a      	bhi.n	80090dc <LCD_Power+0x68>
			lcd_state = LCD_OFF;
 80090c6:	4b2a      	ldr	r3, [pc, #168]	; (8009170 <LCD_Power+0xfc>)
 80090c8:	2200      	movs	r2, #0
 80090ca:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(DISP_EN_GPIO_Port, DISP_EN_Pin, GPIO_PIN_RESET);
 80090cc:	2200      	movs	r2, #0
 80090ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80090d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80090d6:	f7fc feb5 	bl	8005e44 <HAL_GPIO_WritePin>
		} else if ((superCapmV > mV_LCD_FAST) && (guiTimer >= LCD_RATE_FAST)) {
			lcd_state = LCD_READY;
		} else if (guiTimer >= LCD_RATE_SLOW) {
			lcd_state = LCD_READY;
		}
		break;
 80090da:	e040      	b.n	800915e <LCD_Power+0xea>
		} else if (superCapmV > mV_OV) {
 80090dc:	4b25      	ldr	r3, [pc, #148]	; (8009174 <LCD_Power+0x100>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80090e4:	d903      	bls.n	80090ee <LCD_Power+0x7a>
			lcd_state = LCD_READY;
 80090e6:	4b22      	ldr	r3, [pc, #136]	; (8009170 <LCD_Power+0xfc>)
 80090e8:	2202      	movs	r2, #2
 80090ea:	701a      	strb	r2, [r3, #0]
		break;
 80090ec:	e037      	b.n	800915e <LCD_Power+0xea>
		} else if ((superCapmV > mV_LCD_FAST) && (guiTimer >= LCD_RATE_FAST)) {
 80090ee:	4b21      	ldr	r3, [pc, #132]	; (8009174 <LCD_Power+0x100>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80090f6:	d907      	bls.n	8009108 <LCD_Power+0x94>
 80090f8:	4b1f      	ldr	r3, [pc, #124]	; (8009178 <LCD_Power+0x104>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d003      	beq.n	8009108 <LCD_Power+0x94>
			lcd_state = LCD_READY;
 8009100:	4b1b      	ldr	r3, [pc, #108]	; (8009170 <LCD_Power+0xfc>)
 8009102:	2202      	movs	r2, #2
 8009104:	701a      	strb	r2, [r3, #0]
		break;
 8009106:	e02a      	b.n	800915e <LCD_Power+0xea>
		} else if (guiTimer >= LCD_RATE_SLOW) {
 8009108:	4b1b      	ldr	r3, [pc, #108]	; (8009178 <LCD_Power+0x104>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	2b0e      	cmp	r3, #14
 800910e:	d926      	bls.n	800915e <LCD_Power+0xea>
			lcd_state = LCD_READY;
 8009110:	4b17      	ldr	r3, [pc, #92]	; (8009170 <LCD_Power+0xfc>)
 8009112:	2202      	movs	r2, #2
 8009114:	701a      	strb	r2, [r3, #0]
		break;
 8009116:	e022      	b.n	800915e <LCD_Power+0xea>
	case LCD_READY:
		if (superCapmV < mV_LCD_OFF) {
 8009118:	4b16      	ldr	r3, [pc, #88]	; (8009174 <LCD_Power+0x100>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	2bc7      	cmp	r3, #199	; 0xc7
 800911e:	d820      	bhi.n	8009162 <LCD_Power+0xee>
			lcd_state = LCD_OFF;
 8009120:	4b13      	ldr	r3, [pc, #76]	; (8009170 <LCD_Power+0xfc>)
 8009122:	2200      	movs	r2, #0
 8009124:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(DISP_EN_GPIO_Port, DISP_EN_Pin, GPIO_PIN_RESET);
 8009126:	2200      	movs	r2, #0
 8009128:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800912c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009130:	f7fc fe88 	bl	8005e44 <HAL_GPIO_WritePin>
		}
		break;
 8009134:	e015      	b.n	8009162 <LCD_Power+0xee>
	case LCD_SENDING_DATA:
	case LCD_SENDING_CLR:
		if (superCapmV < mV_LCD_OFF) {
 8009136:	4b0f      	ldr	r3, [pc, #60]	; (8009174 <LCD_Power+0x100>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	2bc7      	cmp	r3, #199	; 0xc7
 800913c:	d812      	bhi.n	8009164 <LCD_Power+0xf0>
			HAL_SPI_DMAStop(&hspi1);
 800913e:	480f      	ldr	r0, [pc, #60]	; (800917c <LCD_Power+0x108>)
 8009140:	f7fe ff86 	bl	8008050 <HAL_SPI_DMAStop>
			lcd_state = LCD_OFF;
 8009144:	4b0a      	ldr	r3, [pc, #40]	; (8009170 <LCD_Power+0xfc>)
 8009146:	2200      	movs	r2, #0
 8009148:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(DISP_EN_GPIO_Port, DISP_EN_Pin, GPIO_PIN_RESET);
 800914a:	2200      	movs	r2, #0
 800914c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009150:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009154:	f7fc fe76 	bl	8005e44 <HAL_GPIO_WritePin>
 8009158:	e004      	b.n	8009164 <LCD_Power+0xf0>
		break;
 800915a:	bf00      	nop
 800915c:	e002      	b.n	8009164 <LCD_Power+0xf0>
		break;
 800915e:	bf00      	nop
 8009160:	e000      	b.n	8009164 <LCD_Power+0xf0>
		break;
 8009162:	bf00      	nop
		}
	}
	return lcd_state;
 8009164:	4b02      	ldr	r3, [pc, #8]	; (8009170 <LCD_Power+0xfc>)
 8009166:	781b      	ldrb	r3, [r3, #0]
 8009168:	b2db      	uxtb	r3, r3
}
 800916a:	4618      	mov	r0, r3
 800916c:	bd80      	pop	{r7, pc}
 800916e:	bf00      	nop
 8009170:	20000d88 	.word	0x20000d88
 8009174:	2000037c 	.word	0x2000037c
 8009178:	2000038c 	.word	0x2000038c
 800917c:	200002cc 	.word	0x200002cc

08009180 <lcd_SetCursor>:

void lcd_SetCursor(uint8_t x, uint8_t y) {
 8009180:	b480      	push	{r7}
 8009182:	b083      	sub	sp, #12
 8009184:	af00      	add	r7, sp, #0
 8009186:	4603      	mov	r3, r0
 8009188:	460a      	mov	r2, r1
 800918a:	71fb      	strb	r3, [r7, #7]
 800918c:	4613      	mov	r3, r2
 800918e:	71bb      	strb	r3, [r7, #6]
	cursor_x = x;
 8009190:	79fb      	ldrb	r3, [r7, #7]
 8009192:	b29a      	uxth	r2, r3
 8009194:	4b05      	ldr	r3, [pc, #20]	; (80091ac <lcd_SetCursor+0x2c>)
 8009196:	801a      	strh	r2, [r3, #0]
	cursor_y = y;
 8009198:	79bb      	ldrb	r3, [r7, #6]
 800919a:	b29a      	uxth	r2, r3
 800919c:	4b04      	ldr	r3, [pc, #16]	; (80091b0 <lcd_SetCursor+0x30>)
 800919e:	801a      	strh	r2, [r3, #0]
}
 80091a0:	bf00      	nop
 80091a2:	370c      	adds	r7, #12
 80091a4:	46bd      	mov	sp, r7
 80091a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091aa:	4770      	bx	lr
 80091ac:	20000d82 	.word	0x20000d82
 80091b0:	20000d80 	.word	0x20000d80

080091b4 <lcd_SetFont>:

void lcd_SetFont(GFXfont *f) {
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
	gfxFontPtr = (GFXfont*) f;
 80091bc:	4a04      	ldr	r2, [pc, #16]	; (80091d0 <lcd_SetFont+0x1c>)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6013      	str	r3, [r2, #0]
}
 80091c2:	bf00      	nop
 80091c4:	370c      	adds	r7, #12
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr
 80091ce:	bf00      	nop
 80091d0:	20000d84 	.word	0x20000d84

080091d4 <lcd_writeChar>:

uint8_t lcd_writeChar(uint8_t x, uint8_t y, uint8_t c) {
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b088      	sub	sp, #32
 80091d8:	af00      	add	r7, sp, #0
 80091da:	4603      	mov	r3, r0
 80091dc:	71fb      	strb	r3, [r7, #7]
 80091de:	460b      	mov	r3, r1
 80091e0:	71bb      	strb	r3, [r7, #6]
 80091e2:	4613      	mov	r3, r2
 80091e4:	717b      	strb	r3, [r7, #5]
	if (c >= (uint8_t) gfxFontPtr->first && c <= (uint8_t) gfxFontPtr->last) { //Char present in this font?
 80091e6:	4b40      	ldr	r3, [pc, #256]	; (80092e8 <lcd_writeChar+0x114>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	891b      	ldrh	r3, [r3, #8]
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	797a      	ldrb	r2, [r7, #5]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d374      	bcc.n	80092de <lcd_writeChar+0x10a>
 80091f4:	4b3c      	ldr	r3, [pc, #240]	; (80092e8 <lcd_writeChar+0x114>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	895b      	ldrh	r3, [r3, #10]
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	797a      	ldrb	r2, [r7, #5]
 80091fe:	429a      	cmp	r2, r3
 8009200:	d86d      	bhi.n	80092de <lcd_writeChar+0x10a>
		c -= (uint8_t) (gfxFontPtr->first);
 8009202:	4b39      	ldr	r3, [pc, #228]	; (80092e8 <lcd_writeChar+0x114>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	891b      	ldrh	r3, [r3, #8]
 8009208:	b2db      	uxtb	r3, r3
 800920a:	797a      	ldrb	r2, [r7, #5]
 800920c:	1ad3      	subs	r3, r2, r3
 800920e:	717b      	strb	r3, [r7, #5]
		GFXglyph glyph = gfxFontPtr->glyph[c];
 8009210:	4b35      	ldr	r3, [pc, #212]	; (80092e8 <lcd_writeChar+0x114>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	685a      	ldr	r2, [r3, #4]
 8009216:	797b      	ldrb	r3, [r7, #5]
 8009218:	00db      	lsls	r3, r3, #3
 800921a:	441a      	add	r2, r3
 800921c:	f107 0308 	add.w	r3, r7, #8
 8009220:	6810      	ldr	r0, [r2, #0]
 8009222:	6851      	ldr	r1, [r2, #4]
 8009224:	c303      	stmia	r3!, {r0, r1}
		uint8_t *bitmap = gfxFontPtr->bitmap;
 8009226:	4b30      	ldr	r3, [pc, #192]	; (80092e8 <lcd_writeChar+0x114>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	617b      	str	r3, [r7, #20]

		uint16_t bo = glyph.bitmapOffset;
 800922e:	893b      	ldrh	r3, [r7, #8]
 8009230:	83fb      	strh	r3, [r7, #30]
		uint8_t w = glyph.width, h = glyph.height;
 8009232:	7abb      	ldrb	r3, [r7, #10]
 8009234:	74fb      	strb	r3, [r7, #19]
 8009236:	7afb      	ldrb	r3, [r7, #11]
 8009238:	74bb      	strb	r3, [r7, #18]
		int8_t xo = glyph.xOffset, yo = glyph.yOffset;
 800923a:	7b7b      	ldrb	r3, [r7, #13]
 800923c:	747b      	strb	r3, [r7, #17]
 800923e:	7bbb      	ldrb	r3, [r7, #14]
 8009240:	743b      	strb	r3, [r7, #16]
		uint8_t xx, yy, bits = 0, bit = 0;
 8009242:	2300      	movs	r3, #0
 8009244:	76fb      	strb	r3, [r7, #27]
 8009246:	2300      	movs	r3, #0
 8009248:	76bb      	strb	r3, [r7, #26]

		for (yy = 0; yy < h; yy++) {
 800924a:	2300      	movs	r3, #0
 800924c:	773b      	strb	r3, [r7, #28]
 800924e:	e040      	b.n	80092d2 <lcd_writeChar+0xfe>
			for (xx = 0; xx < w; xx++) {
 8009250:	2300      	movs	r3, #0
 8009252:	777b      	strb	r3, [r7, #29]
 8009254:	e036      	b.n	80092c4 <lcd_writeChar+0xf0>
				if (!(bit++ & 7)) {
 8009256:	7ebb      	ldrb	r3, [r7, #26]
 8009258:	1c5a      	adds	r2, r3, #1
 800925a:	76ba      	strb	r2, [r7, #26]
 800925c:	f003 0307 	and.w	r3, r3, #7
 8009260:	2b00      	cmp	r3, #0
 8009262:	d107      	bne.n	8009274 <lcd_writeChar+0xa0>
					bits = bitmap[bo++];
 8009264:	8bfb      	ldrh	r3, [r7, #30]
 8009266:	1c5a      	adds	r2, r3, #1
 8009268:	83fa      	strh	r2, [r7, #30]
 800926a:	461a      	mov	r2, r3
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	4413      	add	r3, r2
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	76fb      	strb	r3, [r7, #27]
				}
				if (bits & 0x80) {
 8009274:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009278:	2b00      	cmp	r3, #0
 800927a:	da1d      	bge.n	80092b8 <lcd_writeChar+0xe4>
					lcd_drawPixel(x + xo + xx, y + yo + yy, LCD_BLACK);
 800927c:	79fb      	ldrb	r3, [r7, #7]
 800927e:	b21a      	sxth	r2, r3
 8009280:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8009284:	b21b      	sxth	r3, r3
 8009286:	4413      	add	r3, r2
 8009288:	b21b      	sxth	r3, r3
 800928a:	b29a      	uxth	r2, r3
 800928c:	7f7b      	ldrb	r3, [r7, #29]
 800928e:	b29b      	uxth	r3, r3
 8009290:	4413      	add	r3, r2
 8009292:	b29b      	uxth	r3, r3
 8009294:	b218      	sxth	r0, r3
 8009296:	79bb      	ldrb	r3, [r7, #6]
 8009298:	b21a      	sxth	r2, r3
 800929a:	f997 3010 	ldrsb.w	r3, [r7, #16]
 800929e:	b21b      	sxth	r3, r3
 80092a0:	4413      	add	r3, r2
 80092a2:	b21b      	sxth	r3, r3
 80092a4:	b29a      	uxth	r2, r3
 80092a6:	7f3b      	ldrb	r3, [r7, #28]
 80092a8:	b29b      	uxth	r3, r3
 80092aa:	4413      	add	r3, r2
 80092ac:	b29b      	uxth	r3, r3
 80092ae:	b21b      	sxth	r3, r3
 80092b0:	2200      	movs	r2, #0
 80092b2:	4619      	mov	r1, r3
 80092b4:	f000 f868 	bl	8009388 <lcd_drawPixel>
				}
				bits <<= 1;
 80092b8:	7efb      	ldrb	r3, [r7, #27]
 80092ba:	005b      	lsls	r3, r3, #1
 80092bc:	76fb      	strb	r3, [r7, #27]
			for (xx = 0; xx < w; xx++) {
 80092be:	7f7b      	ldrb	r3, [r7, #29]
 80092c0:	3301      	adds	r3, #1
 80092c2:	777b      	strb	r3, [r7, #29]
 80092c4:	7f7a      	ldrb	r2, [r7, #29]
 80092c6:	7cfb      	ldrb	r3, [r7, #19]
 80092c8:	429a      	cmp	r2, r3
 80092ca:	d3c4      	bcc.n	8009256 <lcd_writeChar+0x82>
		for (yy = 0; yy < h; yy++) {
 80092cc:	7f3b      	ldrb	r3, [r7, #28]
 80092ce:	3301      	adds	r3, #1
 80092d0:	773b      	strb	r3, [r7, #28]
 80092d2:	7f3a      	ldrb	r2, [r7, #28]
 80092d4:	7cbb      	ldrb	r3, [r7, #18]
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d3ba      	bcc.n	8009250 <lcd_writeChar+0x7c>
			}
		}
		return (uint8_t) glyph.xAdvance; //Advance cursor
 80092da:	7b3b      	ldrb	r3, [r7, #12]
 80092dc:	e000      	b.n	80092e0 <lcd_writeChar+0x10c>
	}
	return 0;
 80092de:	2300      	movs	r3, #0
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3720      	adds	r7, #32
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}
 80092e8:	20000d84 	.word	0x20000d84

080092ec <lcd_print>:

void lcd_print(int n) {
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b084      	sub	sp, #16
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
	uint8_t bufPointer = 0;
 80092f4:	2300      	movs	r3, #0
 80092f6:	73fb      	strb	r3, [r7, #15]
	while (bufPointer < n) {
 80092f8:	e016      	b.n	8009328 <lcd_print+0x3c>
		cursor_x += lcd_writeChar(cursor_x, cursor_y, strbuffer[bufPointer++]);
 80092fa:	4b10      	ldr	r3, [pc, #64]	; (800933c <lcd_print+0x50>)
 80092fc:	881b      	ldrh	r3, [r3, #0]
 80092fe:	b2d8      	uxtb	r0, r3
 8009300:	4b0f      	ldr	r3, [pc, #60]	; (8009340 <lcd_print+0x54>)
 8009302:	881b      	ldrh	r3, [r3, #0]
 8009304:	b2d9      	uxtb	r1, r3
 8009306:	7bfb      	ldrb	r3, [r7, #15]
 8009308:	1c5a      	adds	r2, r3, #1
 800930a:	73fa      	strb	r2, [r7, #15]
 800930c:	461a      	mov	r2, r3
 800930e:	4b0d      	ldr	r3, [pc, #52]	; (8009344 <lcd_print+0x58>)
 8009310:	5c9b      	ldrb	r3, [r3, r2]
 8009312:	461a      	mov	r2, r3
 8009314:	f7ff ff5e 	bl	80091d4 <lcd_writeChar>
 8009318:	4603      	mov	r3, r0
 800931a:	b29a      	uxth	r2, r3
 800931c:	4b07      	ldr	r3, [pc, #28]	; (800933c <lcd_print+0x50>)
 800931e:	881b      	ldrh	r3, [r3, #0]
 8009320:	4413      	add	r3, r2
 8009322:	b29a      	uxth	r2, r3
 8009324:	4b05      	ldr	r3, [pc, #20]	; (800933c <lcd_print+0x50>)
 8009326:	801a      	strh	r2, [r3, #0]
	while (bufPointer < n) {
 8009328:	7bfb      	ldrb	r3, [r7, #15]
 800932a:	687a      	ldr	r2, [r7, #4]
 800932c:	429a      	cmp	r2, r3
 800932e:	dce4      	bgt.n	80092fa <lcd_print+0xe>
	}
}
 8009330:	bf00      	nop
 8009332:	bf00      	nop
 8009334:	3710      	adds	r7, #16
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
 800933a:	bf00      	nop
 800933c:	20000d82 	.word	0x20000d82
 8009340:	20000d80 	.word	0x20000d80
 8009344:	20000d6c 	.word	0x20000d6c

08009348 <lcd_print_char>:

void lcd_print_char(uint8_t theChar) {
 8009348:	b580      	push	{r7, lr}
 800934a:	b082      	sub	sp, #8
 800934c:	af00      	add	r7, sp, #0
 800934e:	4603      	mov	r3, r0
 8009350:	71fb      	strb	r3, [r7, #7]
	cursor_x += lcd_writeChar(cursor_x, cursor_y, theChar);
 8009352:	4b0b      	ldr	r3, [pc, #44]	; (8009380 <lcd_print_char+0x38>)
 8009354:	881b      	ldrh	r3, [r3, #0]
 8009356:	b2db      	uxtb	r3, r3
 8009358:	4a0a      	ldr	r2, [pc, #40]	; (8009384 <lcd_print_char+0x3c>)
 800935a:	8812      	ldrh	r2, [r2, #0]
 800935c:	b2d1      	uxtb	r1, r2
 800935e:	79fa      	ldrb	r2, [r7, #7]
 8009360:	4618      	mov	r0, r3
 8009362:	f7ff ff37 	bl	80091d4 <lcd_writeChar>
 8009366:	4603      	mov	r3, r0
 8009368:	b29a      	uxth	r2, r3
 800936a:	4b05      	ldr	r3, [pc, #20]	; (8009380 <lcd_print_char+0x38>)
 800936c:	881b      	ldrh	r3, [r3, #0]
 800936e:	4413      	add	r3, r2
 8009370:	b29a      	uxth	r2, r3
 8009372:	4b03      	ldr	r3, [pc, #12]	; (8009380 <lcd_print_char+0x38>)
 8009374:	801a      	strh	r2, [r3, #0]
}
 8009376:	bf00      	nop
 8009378:	3708      	adds	r7, #8
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
 800937e:	bf00      	nop
 8009380:	20000d82 	.word	0x20000d82
 8009384:	20000d80 	.word	0x20000d80

08009388 <lcd_drawPixel>:

void lcd_drawPixel(int16_t x, int16_t y, uint8_t bDraw) {
 8009388:	b490      	push	{r4, r7}
 800938a:	b084      	sub	sp, #16
 800938c:	af00      	add	r7, sp, #0
 800938e:	4603      	mov	r3, r0
 8009390:	80fb      	strh	r3, [r7, #6]
 8009392:	460b      	mov	r3, r1
 8009394:	80bb      	strh	r3, [r7, #4]
 8009396:	4613      	mov	r3, r2
 8009398:	70fb      	strb	r3, [r7, #3]
	if (x < 0 || y < 0 || x >= LCD_RES_PX_X || y >= LCD_RES_PX_Y)
 800939a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	db61      	blt.n	8009466 <lcd_drawPixel+0xde>
 80093a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	db5d      	blt.n	8009466 <lcd_drawPixel+0xde>
 80093aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80093ae:	2b7f      	cmp	r3, #127	; 0x7f
 80093b0:	dc59      	bgt.n	8009466 <lcd_drawPixel+0xde>
 80093b2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80093b6:	2b7f      	cmp	r3, #127	; 0x7f
 80093b8:	dc55      	bgt.n	8009466 <lcd_drawPixel+0xde>
		return;

	uint8_t XbitInByte = (0x01 << (x % 8));
 80093ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80093be:	425a      	negs	r2, r3
 80093c0:	f003 0307 	and.w	r3, r3, #7
 80093c4:	f002 0207 	and.w	r2, r2, #7
 80093c8:	bf58      	it	pl
 80093ca:	4253      	negpl	r3, r2
 80093cc:	b21b      	sxth	r3, r3
 80093ce:	461a      	mov	r2, r3
 80093d0:	2301      	movs	r3, #1
 80093d2:	4093      	lsls	r3, r2
 80093d4:	73fb      	strb	r3, [r7, #15]
	uint8_t xx = (x / 8) + 1; //X byte in array
 80093d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	da00      	bge.n	80093e0 <lcd_drawPixel+0x58>
 80093de:	3307      	adds	r3, #7
 80093e0:	10db      	asrs	r3, r3, #3
 80093e2:	b21b      	sxth	r3, r3
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	3301      	adds	r3, #1
 80093e8:	73bb      	strb	r3, [r7, #14]
	if (bDraw == LCD_WHITE) { //Set bit
 80093ea:	78fb      	ldrb	r3, [r7, #3]
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d11a      	bne.n	8009426 <lcd_drawPixel+0x9e>
		LCD_BUFFER[y][xx] |= XbitInByte; 	//set bit
 80093f0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80093f4:	7bb9      	ldrb	r1, [r7, #14]
 80093f6:	481e      	ldr	r0, [pc, #120]	; (8009470 <lcd_drawPixel+0xe8>)
 80093f8:	4613      	mov	r3, r2
 80093fa:	00db      	lsls	r3, r3, #3
 80093fc:	4413      	add	r3, r2
 80093fe:	005b      	lsls	r3, r3, #1
 8009400:	4403      	add	r3, r0
 8009402:	440b      	add	r3, r1
 8009404:	7818      	ldrb	r0, [r3, #0]
 8009406:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800940a:	7bb9      	ldrb	r1, [r7, #14]
 800940c:	7bfb      	ldrb	r3, [r7, #15]
 800940e:	4303      	orrs	r3, r0
 8009410:	b2dc      	uxtb	r4, r3
 8009412:	4817      	ldr	r0, [pc, #92]	; (8009470 <lcd_drawPixel+0xe8>)
 8009414:	4613      	mov	r3, r2
 8009416:	00db      	lsls	r3, r3, #3
 8009418:	4413      	add	r3, r2
 800941a:	005b      	lsls	r3, r3, #1
 800941c:	4403      	add	r3, r0
 800941e:	440b      	add	r3, r1
 8009420:	4622      	mov	r2, r4
 8009422:	701a      	strb	r2, [r3, #0]
 8009424:	e020      	b.n	8009468 <lcd_drawPixel+0xe0>
	} else {
		LCD_BUFFER[y][xx] &= ~XbitInByte; //clear bit
 8009426:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800942a:	7bb9      	ldrb	r1, [r7, #14]
 800942c:	4810      	ldr	r0, [pc, #64]	; (8009470 <lcd_drawPixel+0xe8>)
 800942e:	4613      	mov	r3, r2
 8009430:	00db      	lsls	r3, r3, #3
 8009432:	4413      	add	r3, r2
 8009434:	005b      	lsls	r3, r3, #1
 8009436:	4403      	add	r3, r0
 8009438:	440b      	add	r3, r1
 800943a:	781b      	ldrb	r3, [r3, #0]
 800943c:	b25a      	sxtb	r2, r3
 800943e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009442:	43db      	mvns	r3, r3
 8009444:	b25b      	sxtb	r3, r3
 8009446:	4013      	ands	r3, r2
 8009448:	b25b      	sxtb	r3, r3
 800944a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800944e:	7bb9      	ldrb	r1, [r7, #14]
 8009450:	b2dc      	uxtb	r4, r3
 8009452:	4807      	ldr	r0, [pc, #28]	; (8009470 <lcd_drawPixel+0xe8>)
 8009454:	4613      	mov	r3, r2
 8009456:	00db      	lsls	r3, r3, #3
 8009458:	4413      	add	r3, r2
 800945a:	005b      	lsls	r3, r3, #1
 800945c:	4403      	add	r3, r0
 800945e:	440b      	add	r3, r1
 8009460:	4622      	mov	r2, r4
 8009462:	701a      	strb	r2, [r3, #0]
 8009464:	e000      	b.n	8009468 <lcd_drawPixel+0xe0>
		return;
 8009466:	bf00      	nop
	}
}
 8009468:	3710      	adds	r7, #16
 800946a:	46bd      	mov	sp, r7
 800946c:	bc90      	pop	{r4, r7}
 800946e:	4770      	bx	lr
 8009470:	2000046c 	.word	0x2000046c

08009474 <lcd_drawLine>:

void lcd_drawLine(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1, uint8_t color) {
 8009474:	b590      	push	{r4, r7, lr}
 8009476:	b085      	sub	sp, #20
 8009478:	af00      	add	r7, sp, #0
 800947a:	4604      	mov	r4, r0
 800947c:	4608      	mov	r0, r1
 800947e:	4611      	mov	r1, r2
 8009480:	461a      	mov	r2, r3
 8009482:	4623      	mov	r3, r4
 8009484:	71fb      	strb	r3, [r7, #7]
 8009486:	4603      	mov	r3, r0
 8009488:	71bb      	strb	r3, [r7, #6]
 800948a:	460b      	mov	r3, r1
 800948c:	717b      	strb	r3, [r7, #5]
 800948e:	4613      	mov	r3, r2
 8009490:	713b      	strb	r3, [r7, #4]
	if (x0 == x1) {
 8009492:	79fa      	ldrb	r2, [r7, #7]
 8009494:	797b      	ldrb	r3, [r7, #5]
 8009496:	429a      	cmp	r2, r3
 8009498:	d113      	bne.n	80094c2 <lcd_drawLine+0x4e>
		//Vertical Line
		for (uint8_t i = y0; i <= y1; i++) {
 800949a:	79bb      	ldrb	r3, [r7, #6]
 800949c:	73fb      	strb	r3, [r7, #15]
 800949e:	e00b      	b.n	80094b8 <lcd_drawLine+0x44>
			lcd_drawPixel(x0, i, color);
 80094a0:	79fb      	ldrb	r3, [r7, #7]
 80094a2:	b21b      	sxth	r3, r3
 80094a4:	7bfa      	ldrb	r2, [r7, #15]
 80094a6:	b211      	sxth	r1, r2
 80094a8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80094ac:	4618      	mov	r0, r3
 80094ae:	f7ff ff6b 	bl	8009388 <lcd_drawPixel>
		for (uint8_t i = y0; i <= y1; i++) {
 80094b2:	7bfb      	ldrb	r3, [r7, #15]
 80094b4:	3301      	adds	r3, #1
 80094b6:	73fb      	strb	r3, [r7, #15]
 80094b8:	7bfa      	ldrb	r2, [r7, #15]
 80094ba:	793b      	ldrb	r3, [r7, #4]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d9ef      	bls.n	80094a0 <lcd_drawLine+0x2c>
			lcd_drawPixel(i, y0, color);
		}
	} else {
		//Angled line
	}
}
 80094c0:	e016      	b.n	80094f0 <lcd_drawLine+0x7c>
	} else if (y0 == y1) {
 80094c2:	79ba      	ldrb	r2, [r7, #6]
 80094c4:	793b      	ldrb	r3, [r7, #4]
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d112      	bne.n	80094f0 <lcd_drawLine+0x7c>
		for (uint8_t i = x0; i <= x1; i++) {
 80094ca:	79fb      	ldrb	r3, [r7, #7]
 80094cc:	73bb      	strb	r3, [r7, #14]
 80094ce:	e00b      	b.n	80094e8 <lcd_drawLine+0x74>
			lcd_drawPixel(i, y0, color);
 80094d0:	7bbb      	ldrb	r3, [r7, #14]
 80094d2:	b21b      	sxth	r3, r3
 80094d4:	79ba      	ldrb	r2, [r7, #6]
 80094d6:	b211      	sxth	r1, r2
 80094d8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80094dc:	4618      	mov	r0, r3
 80094de:	f7ff ff53 	bl	8009388 <lcd_drawPixel>
		for (uint8_t i = x0; i <= x1; i++) {
 80094e2:	7bbb      	ldrb	r3, [r7, #14]
 80094e4:	3301      	adds	r3, #1
 80094e6:	73bb      	strb	r3, [r7, #14]
 80094e8:	7bba      	ldrb	r2, [r7, #14]
 80094ea:	797b      	ldrb	r3, [r7, #5]
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d9ef      	bls.n	80094d0 <lcd_drawLine+0x5c>
}
 80094f0:	bf00      	nop
 80094f2:	3714      	adds	r7, #20
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd90      	pop	{r4, r7, pc}

080094f8 <lcd_clearLines>:
	for (uint8_t i = 0; i < h; i++) {
		lcd_drawLine(x, y + i, x + w, y + i, color);
	}
}

void lcd_clearLines(uint8_t y0, uint8_t y1) {
 80094f8:	b480      	push	{r7}
 80094fa:	b085      	sub	sp, #20
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	4603      	mov	r3, r0
 8009500:	460a      	mov	r2, r1
 8009502:	71fb      	strb	r3, [r7, #7]
 8009504:	4613      	mov	r3, r2
 8009506:	71bb      	strb	r3, [r7, #6]
	//Clear lines for writing
	while (y0 <= y1) {
 8009508:	e020      	b.n	800954c <lcd_clearLines+0x54>
		for (uint8_t xByte = 1; xByte < (LCD_RES_PX_X_b - 1); xByte++) {
 800950a:	2301      	movs	r3, #1
 800950c:	73fb      	strb	r3, [r7, #15]
 800950e:	e00d      	b.n	800952c <lcd_clearLines+0x34>
			LCD_BUFFER[y0][xByte] = 0xff; 	//Clear line
 8009510:	79fa      	ldrb	r2, [r7, #7]
 8009512:	7bf9      	ldrb	r1, [r7, #15]
 8009514:	4813      	ldr	r0, [pc, #76]	; (8009564 <lcd_clearLines+0x6c>)
 8009516:	4613      	mov	r3, r2
 8009518:	00db      	lsls	r3, r3, #3
 800951a:	4413      	add	r3, r2
 800951c:	005b      	lsls	r3, r3, #1
 800951e:	4403      	add	r3, r0
 8009520:	440b      	add	r3, r1
 8009522:	22ff      	movs	r2, #255	; 0xff
 8009524:	701a      	strb	r2, [r3, #0]
		for (uint8_t xByte = 1; xByte < (LCD_RES_PX_X_b - 1); xByte++) {
 8009526:	7bfb      	ldrb	r3, [r7, #15]
 8009528:	3301      	adds	r3, #1
 800952a:	73fb      	strb	r3, [r7, #15]
 800952c:	7bfb      	ldrb	r3, [r7, #15]
 800952e:	2b10      	cmp	r3, #16
 8009530:	d9ee      	bls.n	8009510 <lcd_clearLines+0x18>
		}
		LCD_BUFFER[y0][LCD_RES_PX_X_b - 1] = 0x00; 		//transmit this line
 8009532:	79fa      	ldrb	r2, [r7, #7]
 8009534:	490b      	ldr	r1, [pc, #44]	; (8009564 <lcd_clearLines+0x6c>)
 8009536:	4613      	mov	r3, r2
 8009538:	00db      	lsls	r3, r3, #3
 800953a:	4413      	add	r3, r2
 800953c:	005b      	lsls	r3, r3, #1
 800953e:	440b      	add	r3, r1
 8009540:	3311      	adds	r3, #17
 8009542:	2200      	movs	r2, #0
 8009544:	701a      	strb	r2, [r3, #0]
		y0++;
 8009546:	79fb      	ldrb	r3, [r7, #7]
 8009548:	3301      	adds	r3, #1
 800954a:	71fb      	strb	r3, [r7, #7]
	while (y0 <= y1) {
 800954c:	79fa      	ldrb	r2, [r7, #7]
 800954e:	79bb      	ldrb	r3, [r7, #6]
 8009550:	429a      	cmp	r2, r3
 8009552:	d9da      	bls.n	800950a <lcd_clearLines+0x12>
	}
}
 8009554:	bf00      	nop
 8009556:	bf00      	nop
 8009558:	3714      	adds	r7, #20
 800955a:	46bd      	mov	sp, r7
 800955c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009560:	4770      	bx	lr
 8009562:	bf00      	nop
 8009564:	2000046c 	.word	0x2000046c

08009568 <lcd_clear>:
void lcd_setRotation(uint8_t newRot) {
	if (rotation <= 3)
		rotation = newRot;
}

void lcd_clear(void) {
 8009568:	b590      	push	{r4, r7, lr}
 800956a:	b083      	sub	sp, #12
 800956c:	af00      	add	r7, sp, #0
	uint8_t clearBuffer[] = { MLCD_CM, MLCD_TR };
 800956e:	2304      	movs	r3, #4
 8009570:	713b      	strb	r3, [r7, #4]
 8009572:	2300      	movs	r3, #0
 8009574:	717b      	strb	r3, [r7, #5]
	lcd_state = LCD_SENDING_CLR;
 8009576:	4b2a      	ldr	r3, [pc, #168]	; (8009620 <lcd_clear+0xb8>)
 8009578:	2204      	movs	r2, #4
 800957a:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(DISP_CS_GPIO_Port, DISP_CS_Pin, GPIO_PIN_SET);
 800957c:	2201      	movs	r2, #1
 800957e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009582:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009586:	f7fc fc5d 	bl	8005e44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*) &clearBuffer, sizeof(clearBuffer));
 800958a:	1d3b      	adds	r3, r7, #4
 800958c:	2202      	movs	r2, #2
 800958e:	4619      	mov	r1, r3
 8009590:	4824      	ldr	r0, [pc, #144]	; (8009624 <lcd_clear+0xbc>)
 8009592:	f7fe fc69 	bl	8007e68 <HAL_SPI_Transmit_DMA>

	//Clear buffer
	for (uint8_t y = 0; y < LCD_RES_PX_Y; y++) {
 8009596:	2300      	movs	r3, #0
 8009598:	71fb      	strb	r3, [r7, #7]
 800959a:	e037      	b.n	800960c <lcd_clear+0xa4>
		for (uint8_t x = 0; x < LCD_RES_PX_X_b; x++) {
 800959c:	2300      	movs	r3, #0
 800959e:	71bb      	strb	r3, [r7, #6]
 80095a0:	e02e      	b.n	8009600 <lcd_clear+0x98>
			if (x == 0) {
 80095a2:	79bb      	ldrb	r3, [r7, #6]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d10e      	bne.n	80095c6 <lcd_clear+0x5e>
				LCD_BUFFER[y][x] = y + 1; //assign line number
 80095a8:	79fa      	ldrb	r2, [r7, #7]
 80095aa:	79b9      	ldrb	r1, [r7, #6]
 80095ac:	79fb      	ldrb	r3, [r7, #7]
 80095ae:	3301      	adds	r3, #1
 80095b0:	b2dc      	uxtb	r4, r3
 80095b2:	481d      	ldr	r0, [pc, #116]	; (8009628 <lcd_clear+0xc0>)
 80095b4:	4613      	mov	r3, r2
 80095b6:	00db      	lsls	r3, r3, #3
 80095b8:	4413      	add	r3, r2
 80095ba:	005b      	lsls	r3, r3, #1
 80095bc:	4403      	add	r3, r0
 80095be:	440b      	add	r3, r1
 80095c0:	4622      	mov	r2, r4
 80095c2:	701a      	strb	r2, [r3, #0]
 80095c4:	e019      	b.n	80095fa <lcd_clear+0x92>
			} else if (x == (LCD_RES_PX_X_b - 1)) {
 80095c6:	79bb      	ldrb	r3, [r7, #6]
 80095c8:	2b11      	cmp	r3, #17
 80095ca:	d10b      	bne.n	80095e4 <lcd_clear+0x7c>
				LCD_BUFFER[y][x] = 0x00; //trailer with transmit flag
 80095cc:	79fa      	ldrb	r2, [r7, #7]
 80095ce:	79b9      	ldrb	r1, [r7, #6]
 80095d0:	4815      	ldr	r0, [pc, #84]	; (8009628 <lcd_clear+0xc0>)
 80095d2:	4613      	mov	r3, r2
 80095d4:	00db      	lsls	r3, r3, #3
 80095d6:	4413      	add	r3, r2
 80095d8:	005b      	lsls	r3, r3, #1
 80095da:	4403      	add	r3, r0
 80095dc:	440b      	add	r3, r1
 80095de:	2200      	movs	r2, #0
 80095e0:	701a      	strb	r2, [r3, #0]
 80095e2:	e00a      	b.n	80095fa <lcd_clear+0x92>
			} else {
				LCD_BUFFER[y][x] = 0xff; //white data
 80095e4:	79fa      	ldrb	r2, [r7, #7]
 80095e6:	79b9      	ldrb	r1, [r7, #6]
 80095e8:	480f      	ldr	r0, [pc, #60]	; (8009628 <lcd_clear+0xc0>)
 80095ea:	4613      	mov	r3, r2
 80095ec:	00db      	lsls	r3, r3, #3
 80095ee:	4413      	add	r3, r2
 80095f0:	005b      	lsls	r3, r3, #1
 80095f2:	4403      	add	r3, r0
 80095f4:	440b      	add	r3, r1
 80095f6:	22ff      	movs	r2, #255	; 0xff
 80095f8:	701a      	strb	r2, [r3, #0]
		for (uint8_t x = 0; x < LCD_RES_PX_X_b; x++) {
 80095fa:	79bb      	ldrb	r3, [r7, #6]
 80095fc:	3301      	adds	r3, #1
 80095fe:	71bb      	strb	r3, [r7, #6]
 8009600:	79bb      	ldrb	r3, [r7, #6]
 8009602:	2b11      	cmp	r3, #17
 8009604:	d9cd      	bls.n	80095a2 <lcd_clear+0x3a>
	for (uint8_t y = 0; y < LCD_RES_PX_Y; y++) {
 8009606:	79fb      	ldrb	r3, [r7, #7]
 8009608:	3301      	adds	r3, #1
 800960a:	71fb      	strb	r3, [r7, #7]
 800960c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009610:	2b00      	cmp	r3, #0
 8009612:	dac3      	bge.n	800959c <lcd_clear+0x34>
			}
		}
	}
}
 8009614:	bf00      	nop
 8009616:	bf00      	nop
 8009618:	370c      	adds	r7, #12
 800961a:	46bd      	mov	sp, r7
 800961c:	bd90      	pop	{r4, r7, pc}
 800961e:	bf00      	nop
 8009620:	20000d88 	.word	0x20000d88
 8009624:	200002cc 	.word	0x200002cc
 8009628:	2000046c 	.word	0x2000046c

0800962c <lcd_draw>:

lcd_State_enum lcd_draw(void) {
 800962c:	b580      	push	{r7, lr}
 800962e:	af00      	add	r7, sp, #0
	if (lcd_state == LCD_OFF) {
 8009630:	4b15      	ldr	r3, [pc, #84]	; (8009688 <lcd_draw+0x5c>)
 8009632:	781b      	ldrb	r3, [r3, #0]
 8009634:	b2db      	uxtb	r3, r3
 8009636:	2b00      	cmp	r3, #0
 8009638:	d103      	bne.n	8009642 <lcd_draw+0x16>
		return lcd_state;
 800963a:	4b13      	ldr	r3, [pc, #76]	; (8009688 <lcd_draw+0x5c>)
 800963c:	781b      	ldrb	r3, [r3, #0]
 800963e:	b2db      	uxtb	r3, r3
 8009640:	e01f      	b.n	8009682 <lcd_draw+0x56>
	}
	if (lcd_state == LCD_READY && lcd_hasData()) {
 8009642:	4b11      	ldr	r3, [pc, #68]	; (8009688 <lcd_draw+0x5c>)
 8009644:	781b      	ldrb	r3, [r3, #0]
 8009646:	b2db      	uxtb	r3, r3
 8009648:	2b02      	cmp	r3, #2
 800964a:	d117      	bne.n	800967c <lcd_draw+0x50>
 800964c:	f000 f822 	bl	8009694 <lcd_hasData>
 8009650:	4603      	mov	r3, r0
 8009652:	2b00      	cmp	r3, #0
 8009654:	d012      	beq.n	800967c <lcd_draw+0x50>
		//start new transfer
		lcd_state = LCD_SENDING_DATA;
 8009656:	4b0c      	ldr	r3, [pc, #48]	; (8009688 <lcd_draw+0x5c>)
 8009658:	2203      	movs	r2, #3
 800965a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(DISP_CS_GPIO_Port, DISP_CS_Pin, GPIO_PIN_SET);
 800965c:	2201      	movs	r2, #1
 800965e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009662:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009666:	f7fc fbed 	bl	8005e44 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, (uint8_t*) &MLCD_WR, sizeof(MLCD_WR), HAL_MAX_DELAY);
 800966a:	f04f 33ff 	mov.w	r3, #4294967295
 800966e:	2201      	movs	r2, #1
 8009670:	4906      	ldr	r1, [pc, #24]	; (800968c <lcd_draw+0x60>)
 8009672:	4807      	ldr	r0, [pc, #28]	; (8009690 <lcd_draw+0x64>)
 8009674:	f7fe fa89 	bl	8007b8a <HAL_SPI_Transmit>
		lcd_DoTX();
 8009678:	f000 f830 	bl	80096dc <lcd_DoTX>
	}
	return lcd_state;
 800967c:	4b02      	ldr	r3, [pc, #8]	; (8009688 <lcd_draw+0x5c>)
 800967e:	781b      	ldrb	r3, [r3, #0]
 8009680:	b2db      	uxtb	r3, r3
}
 8009682:	4618      	mov	r0, r3
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	20000d88 	.word	0x20000d88
 800968c:	0800caea 	.word	0x0800caea
 8009690:	200002cc 	.word	0x200002cc

08009694 <lcd_hasData>:

static bool lcd_hasData() {
 8009694:	b480      	push	{r7}
 8009696:	b083      	sub	sp, #12
 8009698:	af00      	add	r7, sp, #0
	for (uint8_t y = 0; y < LCD_RES_PX_Y; y++) {
 800969a:	2300      	movs	r3, #0
 800969c:	71fb      	strb	r3, [r7, #7]
 800969e:	e00f      	b.n	80096c0 <lcd_hasData+0x2c>
		if (LCD_BUFFER[y][LCD_RES_PX_X_b - 1] == 0x00) {
 80096a0:	79fa      	ldrb	r2, [r7, #7]
 80096a2:	490d      	ldr	r1, [pc, #52]	; (80096d8 <lcd_hasData+0x44>)
 80096a4:	4613      	mov	r3, r2
 80096a6:	00db      	lsls	r3, r3, #3
 80096a8:	4413      	add	r3, r2
 80096aa:	005b      	lsls	r3, r3, #1
 80096ac:	440b      	add	r3, r1
 80096ae:	3311      	adds	r3, #17
 80096b0:	781b      	ldrb	r3, [r3, #0]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d101      	bne.n	80096ba <lcd_hasData+0x26>
			//we have some data to send
			return true;
 80096b6:	2301      	movs	r3, #1
 80096b8:	e007      	b.n	80096ca <lcd_hasData+0x36>
	for (uint8_t y = 0; y < LCD_RES_PX_Y; y++) {
 80096ba:	79fb      	ldrb	r3, [r7, #7]
 80096bc:	3301      	adds	r3, #1
 80096be:	71fb      	strb	r3, [r7, #7]
 80096c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	daeb      	bge.n	80096a0 <lcd_hasData+0xc>
		}
	}
	return false;
 80096c8:	2300      	movs	r3, #0
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	370c      	adds	r7, #12
 80096ce:	46bd      	mov	sp, r7
 80096d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d4:	4770      	bx	lr
 80096d6:	bf00      	nop
 80096d8:	2000046c 	.word	0x2000046c

080096dc <lcd_DoTX>:

static void lcd_DoTX() {
 80096dc:	b580      	push	{r7, lr}
 80096de:	af00      	add	r7, sp, #0
	static uint8_t linePointer = 0;
	if (lcd_hasData()) {
 80096e0:	f7ff ffd8 	bl	8009694 <lcd_hasData>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d036      	beq.n	8009758 <lcd_DoTX+0x7c>
		//start next transfer
		while (1) {
			if (LCD_BUFFER[linePointer][LCD_RES_PX_X_b - 1] == 0x00) {
 80096ea:	4b26      	ldr	r3, [pc, #152]	; (8009784 <lcd_DoTX+0xa8>)
 80096ec:	781b      	ldrb	r3, [r3, #0]
 80096ee:	4619      	mov	r1, r3
 80096f0:	4a25      	ldr	r2, [pc, #148]	; (8009788 <lcd_DoTX+0xac>)
 80096f2:	460b      	mov	r3, r1
 80096f4:	00db      	lsls	r3, r3, #3
 80096f6:	440b      	add	r3, r1
 80096f8:	005b      	lsls	r3, r3, #1
 80096fa:	4413      	add	r3, r2
 80096fc:	3311      	adds	r3, #17
 80096fe:	781b      	ldrb	r3, [r3, #0]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d11a      	bne.n	800973a <lcd_DoTX+0x5e>
				//Send the line
				HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*) &LCD_BUFFER[linePointer][0], LCD_RES_PX_X_b);
 8009704:	4b1f      	ldr	r3, [pc, #124]	; (8009784 <lcd_DoTX+0xa8>)
 8009706:	781b      	ldrb	r3, [r3, #0]
 8009708:	461a      	mov	r2, r3
 800970a:	4613      	mov	r3, r2
 800970c:	00db      	lsls	r3, r3, #3
 800970e:	4413      	add	r3, r2
 8009710:	005b      	lsls	r3, r3, #1
 8009712:	4a1d      	ldr	r2, [pc, #116]	; (8009788 <lcd_DoTX+0xac>)
 8009714:	4413      	add	r3, r2
 8009716:	2212      	movs	r2, #18
 8009718:	4619      	mov	r1, r3
 800971a:	481c      	ldr	r0, [pc, #112]	; (800978c <lcd_DoTX+0xb0>)
 800971c:	f7fe fba4 	bl	8007e68 <HAL_SPI_Transmit_DMA>
				LCD_BUFFER[linePointer][LCD_RES_PX_X_b - 1] = 0x01; //Line Sent
 8009720:	4b18      	ldr	r3, [pc, #96]	; (8009784 <lcd_DoTX+0xa8>)
 8009722:	781b      	ldrb	r3, [r3, #0]
 8009724:	4619      	mov	r1, r3
 8009726:	4a18      	ldr	r2, [pc, #96]	; (8009788 <lcd_DoTX+0xac>)
 8009728:	460b      	mov	r3, r1
 800972a:	00db      	lsls	r3, r3, #3
 800972c:	440b      	add	r3, r1
 800972e:	005b      	lsls	r3, r3, #1
 8009730:	4413      	add	r3, r2
 8009732:	3311      	adds	r3, #17
 8009734:	2201      	movs	r2, #1
 8009736:	701a      	strb	r2, [r3, #0]
				return;
 8009738:	e022      	b.n	8009780 <lcd_DoTX+0xa4>
			}
			if (++linePointer >= LCD_RES_PX_Y) {
 800973a:	4b12      	ldr	r3, [pc, #72]	; (8009784 <lcd_DoTX+0xa8>)
 800973c:	781b      	ldrb	r3, [r3, #0]
 800973e:	3301      	adds	r3, #1
 8009740:	b2da      	uxtb	r2, r3
 8009742:	4b10      	ldr	r3, [pc, #64]	; (8009784 <lcd_DoTX+0xa8>)
 8009744:	701a      	strb	r2, [r3, #0]
 8009746:	4b0f      	ldr	r3, [pc, #60]	; (8009784 <lcd_DoTX+0xa8>)
 8009748:	781b      	ldrb	r3, [r3, #0]
 800974a:	b25b      	sxtb	r3, r3
 800974c:	2b00      	cmp	r3, #0
 800974e:	dacc      	bge.n	80096ea <lcd_DoTX+0xe>
				linePointer = 0;
 8009750:	4b0c      	ldr	r3, [pc, #48]	; (8009784 <lcd_DoTX+0xa8>)
 8009752:	2200      	movs	r2, #0
 8009754:	701a      	strb	r2, [r3, #0]
			if (LCD_BUFFER[linePointer][LCD_RES_PX_X_b - 1] == 0x00) {
 8009756:	e7c8      	b.n	80096ea <lcd_DoTX+0xe>
			}
		}
	} else {
		//Done
		HAL_SPI_Transmit(&hspi1, (uint8_t*) &MLCD_TR, sizeof(MLCD_TR), HAL_MAX_DELAY); //send Trailer command
 8009758:	f04f 33ff 	mov.w	r3, #4294967295
 800975c:	2201      	movs	r2, #1
 800975e:	490c      	ldr	r1, [pc, #48]	; (8009790 <lcd_DoTX+0xb4>)
 8009760:	480a      	ldr	r0, [pc, #40]	; (800978c <lcd_DoTX+0xb0>)
 8009762:	f7fe fa12 	bl	8007b8a <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(DISP_CS_GPIO_Port, DISP_CS_Pin, GPIO_PIN_RESET);
 8009766:	2200      	movs	r2, #0
 8009768:	f44f 7100 	mov.w	r1, #512	; 0x200
 800976c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009770:	f7fc fb68 	bl	8005e44 <HAL_GPIO_WritePin>
		guiTimer = 0; //drawing done
 8009774:	4b07      	ldr	r3, [pc, #28]	; (8009794 <lcd_DoTX+0xb8>)
 8009776:	2200      	movs	r2, #0
 8009778:	601a      	str	r2, [r3, #0]
		lcd_state = LCD_TIMER; //Enter timer mode for power() to clear
 800977a:	4b07      	ldr	r3, [pc, #28]	; (8009798 <lcd_DoTX+0xbc>)
 800977c:	2201      	movs	r2, #1
 800977e:	701a      	strb	r2, [r3, #0]
	}
}
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	20000d89 	.word	0x20000d89
 8009788:	2000046c 	.word	0x2000046c
 800978c:	200002cc 	.word	0x200002cc
 8009790:	0800caeb 	.word	0x0800caeb
 8009794:	2000038c 	.word	0x2000038c
 8009798:	20000d88 	.word	0x20000d88

0800979c <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 800979c:	b580      	push	{r7, lr}
 800979e:	b082      	sub	sp, #8
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
	if (lcd_state == LCD_SENDING_DATA) {
 80097a4:	4b0d      	ldr	r3, [pc, #52]	; (80097dc <HAL_SPI_TxCpltCallback+0x40>)
 80097a6:	781b      	ldrb	r3, [r3, #0]
 80097a8:	b2db      	uxtb	r3, r3
 80097aa:	2b03      	cmp	r3, #3
 80097ac:	d102      	bne.n	80097b4 <HAL_SPI_TxCpltCallback+0x18>
		lcd_DoTX();
 80097ae:	f7ff ff95 	bl	80096dc <lcd_DoTX>
	} else if (lcd_state == LCD_SENDING_CLR) {
		HAL_GPIO_WritePin(DISP_CS_GPIO_Port, DISP_CS_Pin, GPIO_PIN_RESET);
		lcd_state = LCD_READY;
	}
}
 80097b2:	e00e      	b.n	80097d2 <HAL_SPI_TxCpltCallback+0x36>
	} else if (lcd_state == LCD_SENDING_CLR) {
 80097b4:	4b09      	ldr	r3, [pc, #36]	; (80097dc <HAL_SPI_TxCpltCallback+0x40>)
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	b2db      	uxtb	r3, r3
 80097ba:	2b04      	cmp	r3, #4
 80097bc:	d109      	bne.n	80097d2 <HAL_SPI_TxCpltCallback+0x36>
		HAL_GPIO_WritePin(DISP_CS_GPIO_Port, DISP_CS_Pin, GPIO_PIN_RESET);
 80097be:	2200      	movs	r2, #0
 80097c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80097c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80097c8:	f7fc fb3c 	bl	8005e44 <HAL_GPIO_WritePin>
		lcd_state = LCD_READY;
 80097cc:	4b03      	ldr	r3, [pc, #12]	; (80097dc <HAL_SPI_TxCpltCallback+0x40>)
 80097ce:	2202      	movs	r2, #2
 80097d0:	701a      	strb	r2, [r3, #0]
}
 80097d2:	bf00      	nop
 80097d4:	3708      	adds	r7, #8
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
 80097da:	bf00      	nop
 80097dc:	20000d88 	.word	0x20000d88

080097e0 <__errno>:
 80097e0:	4b01      	ldr	r3, [pc, #4]	; (80097e8 <__errno+0x8>)
 80097e2:	6818      	ldr	r0, [r3, #0]
 80097e4:	4770      	bx	lr
 80097e6:	bf00      	nop
 80097e8:	20000010 	.word	0x20000010

080097ec <__libc_init_array>:
 80097ec:	b570      	push	{r4, r5, r6, lr}
 80097ee:	4d0d      	ldr	r5, [pc, #52]	; (8009824 <__libc_init_array+0x38>)
 80097f0:	4c0d      	ldr	r4, [pc, #52]	; (8009828 <__libc_init_array+0x3c>)
 80097f2:	1b64      	subs	r4, r4, r5
 80097f4:	10a4      	asrs	r4, r4, #2
 80097f6:	2600      	movs	r6, #0
 80097f8:	42a6      	cmp	r6, r4
 80097fa:	d109      	bne.n	8009810 <__libc_init_array+0x24>
 80097fc:	4d0b      	ldr	r5, [pc, #44]	; (800982c <__libc_init_array+0x40>)
 80097fe:	4c0c      	ldr	r4, [pc, #48]	; (8009830 <__libc_init_array+0x44>)
 8009800:	f002 fd38 	bl	800c274 <_init>
 8009804:	1b64      	subs	r4, r4, r5
 8009806:	10a4      	asrs	r4, r4, #2
 8009808:	2600      	movs	r6, #0
 800980a:	42a6      	cmp	r6, r4
 800980c:	d105      	bne.n	800981a <__libc_init_array+0x2e>
 800980e:	bd70      	pop	{r4, r5, r6, pc}
 8009810:	f855 3b04 	ldr.w	r3, [r5], #4
 8009814:	4798      	blx	r3
 8009816:	3601      	adds	r6, #1
 8009818:	e7ee      	b.n	80097f8 <__libc_init_array+0xc>
 800981a:	f855 3b04 	ldr.w	r3, [r5], #4
 800981e:	4798      	blx	r3
 8009820:	3601      	adds	r6, #1
 8009822:	e7f2      	b.n	800980a <__libc_init_array+0x1e>
 8009824:	0800cecc 	.word	0x0800cecc
 8009828:	0800cecc 	.word	0x0800cecc
 800982c:	0800cecc 	.word	0x0800cecc
 8009830:	0800ced0 	.word	0x0800ced0

08009834 <memcpy>:
 8009834:	440a      	add	r2, r1
 8009836:	4291      	cmp	r1, r2
 8009838:	f100 33ff 	add.w	r3, r0, #4294967295
 800983c:	d100      	bne.n	8009840 <memcpy+0xc>
 800983e:	4770      	bx	lr
 8009840:	b510      	push	{r4, lr}
 8009842:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009846:	f803 4f01 	strb.w	r4, [r3, #1]!
 800984a:	4291      	cmp	r1, r2
 800984c:	d1f9      	bne.n	8009842 <memcpy+0xe>
 800984e:	bd10      	pop	{r4, pc}

08009850 <memset>:
 8009850:	4402      	add	r2, r0
 8009852:	4603      	mov	r3, r0
 8009854:	4293      	cmp	r3, r2
 8009856:	d100      	bne.n	800985a <memset+0xa>
 8009858:	4770      	bx	lr
 800985a:	f803 1b01 	strb.w	r1, [r3], #1
 800985e:	e7f9      	b.n	8009854 <memset+0x4>

08009860 <__cvt>:
 8009860:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009864:	ec55 4b10 	vmov	r4, r5, d0
 8009868:	2d00      	cmp	r5, #0
 800986a:	460e      	mov	r6, r1
 800986c:	4619      	mov	r1, r3
 800986e:	462b      	mov	r3, r5
 8009870:	bfbb      	ittet	lt
 8009872:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009876:	461d      	movlt	r5, r3
 8009878:	2300      	movge	r3, #0
 800987a:	232d      	movlt	r3, #45	; 0x2d
 800987c:	700b      	strb	r3, [r1, #0]
 800987e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009880:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009884:	4691      	mov	r9, r2
 8009886:	f023 0820 	bic.w	r8, r3, #32
 800988a:	bfbc      	itt	lt
 800988c:	4622      	movlt	r2, r4
 800988e:	4614      	movlt	r4, r2
 8009890:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009894:	d005      	beq.n	80098a2 <__cvt+0x42>
 8009896:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800989a:	d100      	bne.n	800989e <__cvt+0x3e>
 800989c:	3601      	adds	r6, #1
 800989e:	2102      	movs	r1, #2
 80098a0:	e000      	b.n	80098a4 <__cvt+0x44>
 80098a2:	2103      	movs	r1, #3
 80098a4:	ab03      	add	r3, sp, #12
 80098a6:	9301      	str	r3, [sp, #4]
 80098a8:	ab02      	add	r3, sp, #8
 80098aa:	9300      	str	r3, [sp, #0]
 80098ac:	ec45 4b10 	vmov	d0, r4, r5
 80098b0:	4653      	mov	r3, sl
 80098b2:	4632      	mov	r2, r6
 80098b4:	f000 fccc 	bl	800a250 <_dtoa_r>
 80098b8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80098bc:	4607      	mov	r7, r0
 80098be:	d102      	bne.n	80098c6 <__cvt+0x66>
 80098c0:	f019 0f01 	tst.w	r9, #1
 80098c4:	d022      	beq.n	800990c <__cvt+0xac>
 80098c6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80098ca:	eb07 0906 	add.w	r9, r7, r6
 80098ce:	d110      	bne.n	80098f2 <__cvt+0x92>
 80098d0:	783b      	ldrb	r3, [r7, #0]
 80098d2:	2b30      	cmp	r3, #48	; 0x30
 80098d4:	d10a      	bne.n	80098ec <__cvt+0x8c>
 80098d6:	2200      	movs	r2, #0
 80098d8:	2300      	movs	r3, #0
 80098da:	4620      	mov	r0, r4
 80098dc:	4629      	mov	r1, r5
 80098de:	f7f7 f8f3 	bl	8000ac8 <__aeabi_dcmpeq>
 80098e2:	b918      	cbnz	r0, 80098ec <__cvt+0x8c>
 80098e4:	f1c6 0601 	rsb	r6, r6, #1
 80098e8:	f8ca 6000 	str.w	r6, [sl]
 80098ec:	f8da 3000 	ldr.w	r3, [sl]
 80098f0:	4499      	add	r9, r3
 80098f2:	2200      	movs	r2, #0
 80098f4:	2300      	movs	r3, #0
 80098f6:	4620      	mov	r0, r4
 80098f8:	4629      	mov	r1, r5
 80098fa:	f7f7 f8e5 	bl	8000ac8 <__aeabi_dcmpeq>
 80098fe:	b108      	cbz	r0, 8009904 <__cvt+0xa4>
 8009900:	f8cd 900c 	str.w	r9, [sp, #12]
 8009904:	2230      	movs	r2, #48	; 0x30
 8009906:	9b03      	ldr	r3, [sp, #12]
 8009908:	454b      	cmp	r3, r9
 800990a:	d307      	bcc.n	800991c <__cvt+0xbc>
 800990c:	9b03      	ldr	r3, [sp, #12]
 800990e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009910:	1bdb      	subs	r3, r3, r7
 8009912:	4638      	mov	r0, r7
 8009914:	6013      	str	r3, [r2, #0]
 8009916:	b004      	add	sp, #16
 8009918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800991c:	1c59      	adds	r1, r3, #1
 800991e:	9103      	str	r1, [sp, #12]
 8009920:	701a      	strb	r2, [r3, #0]
 8009922:	e7f0      	b.n	8009906 <__cvt+0xa6>

08009924 <__exponent>:
 8009924:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009926:	4603      	mov	r3, r0
 8009928:	2900      	cmp	r1, #0
 800992a:	bfb8      	it	lt
 800992c:	4249      	neglt	r1, r1
 800992e:	f803 2b02 	strb.w	r2, [r3], #2
 8009932:	bfb4      	ite	lt
 8009934:	222d      	movlt	r2, #45	; 0x2d
 8009936:	222b      	movge	r2, #43	; 0x2b
 8009938:	2909      	cmp	r1, #9
 800993a:	7042      	strb	r2, [r0, #1]
 800993c:	dd2a      	ble.n	8009994 <__exponent+0x70>
 800993e:	f10d 0407 	add.w	r4, sp, #7
 8009942:	46a4      	mov	ip, r4
 8009944:	270a      	movs	r7, #10
 8009946:	46a6      	mov	lr, r4
 8009948:	460a      	mov	r2, r1
 800994a:	fb91 f6f7 	sdiv	r6, r1, r7
 800994e:	fb07 1516 	mls	r5, r7, r6, r1
 8009952:	3530      	adds	r5, #48	; 0x30
 8009954:	2a63      	cmp	r2, #99	; 0x63
 8009956:	f104 34ff 	add.w	r4, r4, #4294967295
 800995a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800995e:	4631      	mov	r1, r6
 8009960:	dcf1      	bgt.n	8009946 <__exponent+0x22>
 8009962:	3130      	adds	r1, #48	; 0x30
 8009964:	f1ae 0502 	sub.w	r5, lr, #2
 8009968:	f804 1c01 	strb.w	r1, [r4, #-1]
 800996c:	1c44      	adds	r4, r0, #1
 800996e:	4629      	mov	r1, r5
 8009970:	4561      	cmp	r1, ip
 8009972:	d30a      	bcc.n	800998a <__exponent+0x66>
 8009974:	f10d 0209 	add.w	r2, sp, #9
 8009978:	eba2 020e 	sub.w	r2, r2, lr
 800997c:	4565      	cmp	r5, ip
 800997e:	bf88      	it	hi
 8009980:	2200      	movhi	r2, #0
 8009982:	4413      	add	r3, r2
 8009984:	1a18      	subs	r0, r3, r0
 8009986:	b003      	add	sp, #12
 8009988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800998a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800998e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009992:	e7ed      	b.n	8009970 <__exponent+0x4c>
 8009994:	2330      	movs	r3, #48	; 0x30
 8009996:	3130      	adds	r1, #48	; 0x30
 8009998:	7083      	strb	r3, [r0, #2]
 800999a:	70c1      	strb	r1, [r0, #3]
 800999c:	1d03      	adds	r3, r0, #4
 800999e:	e7f1      	b.n	8009984 <__exponent+0x60>

080099a0 <_printf_float>:
 80099a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099a4:	ed2d 8b02 	vpush	{d8}
 80099a8:	b08d      	sub	sp, #52	; 0x34
 80099aa:	460c      	mov	r4, r1
 80099ac:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80099b0:	4616      	mov	r6, r2
 80099b2:	461f      	mov	r7, r3
 80099b4:	4605      	mov	r5, r0
 80099b6:	f001 fa39 	bl	800ae2c <_localeconv_r>
 80099ba:	f8d0 a000 	ldr.w	sl, [r0]
 80099be:	4650      	mov	r0, sl
 80099c0:	f7f6 fc06 	bl	80001d0 <strlen>
 80099c4:	2300      	movs	r3, #0
 80099c6:	930a      	str	r3, [sp, #40]	; 0x28
 80099c8:	6823      	ldr	r3, [r4, #0]
 80099ca:	9305      	str	r3, [sp, #20]
 80099cc:	f8d8 3000 	ldr.w	r3, [r8]
 80099d0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80099d4:	3307      	adds	r3, #7
 80099d6:	f023 0307 	bic.w	r3, r3, #7
 80099da:	f103 0208 	add.w	r2, r3, #8
 80099de:	f8c8 2000 	str.w	r2, [r8]
 80099e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80099ea:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80099ee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80099f2:	9307      	str	r3, [sp, #28]
 80099f4:	f8cd 8018 	str.w	r8, [sp, #24]
 80099f8:	ee08 0a10 	vmov	s16, r0
 80099fc:	4b9f      	ldr	r3, [pc, #636]	; (8009c7c <_printf_float+0x2dc>)
 80099fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a02:	f04f 32ff 	mov.w	r2, #4294967295
 8009a06:	f7f7 f891 	bl	8000b2c <__aeabi_dcmpun>
 8009a0a:	bb88      	cbnz	r0, 8009a70 <_printf_float+0xd0>
 8009a0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a10:	4b9a      	ldr	r3, [pc, #616]	; (8009c7c <_printf_float+0x2dc>)
 8009a12:	f04f 32ff 	mov.w	r2, #4294967295
 8009a16:	f7f7 f86b 	bl	8000af0 <__aeabi_dcmple>
 8009a1a:	bb48      	cbnz	r0, 8009a70 <_printf_float+0xd0>
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	2300      	movs	r3, #0
 8009a20:	4640      	mov	r0, r8
 8009a22:	4649      	mov	r1, r9
 8009a24:	f7f7 f85a 	bl	8000adc <__aeabi_dcmplt>
 8009a28:	b110      	cbz	r0, 8009a30 <_printf_float+0x90>
 8009a2a:	232d      	movs	r3, #45	; 0x2d
 8009a2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a30:	4b93      	ldr	r3, [pc, #588]	; (8009c80 <_printf_float+0x2e0>)
 8009a32:	4894      	ldr	r0, [pc, #592]	; (8009c84 <_printf_float+0x2e4>)
 8009a34:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009a38:	bf94      	ite	ls
 8009a3a:	4698      	movls	r8, r3
 8009a3c:	4680      	movhi	r8, r0
 8009a3e:	2303      	movs	r3, #3
 8009a40:	6123      	str	r3, [r4, #16]
 8009a42:	9b05      	ldr	r3, [sp, #20]
 8009a44:	f023 0204 	bic.w	r2, r3, #4
 8009a48:	6022      	str	r2, [r4, #0]
 8009a4a:	f04f 0900 	mov.w	r9, #0
 8009a4e:	9700      	str	r7, [sp, #0]
 8009a50:	4633      	mov	r3, r6
 8009a52:	aa0b      	add	r2, sp, #44	; 0x2c
 8009a54:	4621      	mov	r1, r4
 8009a56:	4628      	mov	r0, r5
 8009a58:	f000 f9d8 	bl	8009e0c <_printf_common>
 8009a5c:	3001      	adds	r0, #1
 8009a5e:	f040 8090 	bne.w	8009b82 <_printf_float+0x1e2>
 8009a62:	f04f 30ff 	mov.w	r0, #4294967295
 8009a66:	b00d      	add	sp, #52	; 0x34
 8009a68:	ecbd 8b02 	vpop	{d8}
 8009a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a70:	4642      	mov	r2, r8
 8009a72:	464b      	mov	r3, r9
 8009a74:	4640      	mov	r0, r8
 8009a76:	4649      	mov	r1, r9
 8009a78:	f7f7 f858 	bl	8000b2c <__aeabi_dcmpun>
 8009a7c:	b140      	cbz	r0, 8009a90 <_printf_float+0xf0>
 8009a7e:	464b      	mov	r3, r9
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	bfbc      	itt	lt
 8009a84:	232d      	movlt	r3, #45	; 0x2d
 8009a86:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009a8a:	487f      	ldr	r0, [pc, #508]	; (8009c88 <_printf_float+0x2e8>)
 8009a8c:	4b7f      	ldr	r3, [pc, #508]	; (8009c8c <_printf_float+0x2ec>)
 8009a8e:	e7d1      	b.n	8009a34 <_printf_float+0x94>
 8009a90:	6863      	ldr	r3, [r4, #4]
 8009a92:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009a96:	9206      	str	r2, [sp, #24]
 8009a98:	1c5a      	adds	r2, r3, #1
 8009a9a:	d13f      	bne.n	8009b1c <_printf_float+0x17c>
 8009a9c:	2306      	movs	r3, #6
 8009a9e:	6063      	str	r3, [r4, #4]
 8009aa0:	9b05      	ldr	r3, [sp, #20]
 8009aa2:	6861      	ldr	r1, [r4, #4]
 8009aa4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	9303      	str	r3, [sp, #12]
 8009aac:	ab0a      	add	r3, sp, #40	; 0x28
 8009aae:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009ab2:	ab09      	add	r3, sp, #36	; 0x24
 8009ab4:	ec49 8b10 	vmov	d0, r8, r9
 8009ab8:	9300      	str	r3, [sp, #0]
 8009aba:	6022      	str	r2, [r4, #0]
 8009abc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009ac0:	4628      	mov	r0, r5
 8009ac2:	f7ff fecd 	bl	8009860 <__cvt>
 8009ac6:	9b06      	ldr	r3, [sp, #24]
 8009ac8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009aca:	2b47      	cmp	r3, #71	; 0x47
 8009acc:	4680      	mov	r8, r0
 8009ace:	d108      	bne.n	8009ae2 <_printf_float+0x142>
 8009ad0:	1cc8      	adds	r0, r1, #3
 8009ad2:	db02      	blt.n	8009ada <_printf_float+0x13a>
 8009ad4:	6863      	ldr	r3, [r4, #4]
 8009ad6:	4299      	cmp	r1, r3
 8009ad8:	dd41      	ble.n	8009b5e <_printf_float+0x1be>
 8009ada:	f1ab 0b02 	sub.w	fp, fp, #2
 8009ade:	fa5f fb8b 	uxtb.w	fp, fp
 8009ae2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009ae6:	d820      	bhi.n	8009b2a <_printf_float+0x18a>
 8009ae8:	3901      	subs	r1, #1
 8009aea:	465a      	mov	r2, fp
 8009aec:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009af0:	9109      	str	r1, [sp, #36]	; 0x24
 8009af2:	f7ff ff17 	bl	8009924 <__exponent>
 8009af6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009af8:	1813      	adds	r3, r2, r0
 8009afa:	2a01      	cmp	r2, #1
 8009afc:	4681      	mov	r9, r0
 8009afe:	6123      	str	r3, [r4, #16]
 8009b00:	dc02      	bgt.n	8009b08 <_printf_float+0x168>
 8009b02:	6822      	ldr	r2, [r4, #0]
 8009b04:	07d2      	lsls	r2, r2, #31
 8009b06:	d501      	bpl.n	8009b0c <_printf_float+0x16c>
 8009b08:	3301      	adds	r3, #1
 8009b0a:	6123      	str	r3, [r4, #16]
 8009b0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d09c      	beq.n	8009a4e <_printf_float+0xae>
 8009b14:	232d      	movs	r3, #45	; 0x2d
 8009b16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b1a:	e798      	b.n	8009a4e <_printf_float+0xae>
 8009b1c:	9a06      	ldr	r2, [sp, #24]
 8009b1e:	2a47      	cmp	r2, #71	; 0x47
 8009b20:	d1be      	bne.n	8009aa0 <_printf_float+0x100>
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d1bc      	bne.n	8009aa0 <_printf_float+0x100>
 8009b26:	2301      	movs	r3, #1
 8009b28:	e7b9      	b.n	8009a9e <_printf_float+0xfe>
 8009b2a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009b2e:	d118      	bne.n	8009b62 <_printf_float+0x1c2>
 8009b30:	2900      	cmp	r1, #0
 8009b32:	6863      	ldr	r3, [r4, #4]
 8009b34:	dd0b      	ble.n	8009b4e <_printf_float+0x1ae>
 8009b36:	6121      	str	r1, [r4, #16]
 8009b38:	b913      	cbnz	r3, 8009b40 <_printf_float+0x1a0>
 8009b3a:	6822      	ldr	r2, [r4, #0]
 8009b3c:	07d0      	lsls	r0, r2, #31
 8009b3e:	d502      	bpl.n	8009b46 <_printf_float+0x1a6>
 8009b40:	3301      	adds	r3, #1
 8009b42:	440b      	add	r3, r1
 8009b44:	6123      	str	r3, [r4, #16]
 8009b46:	65a1      	str	r1, [r4, #88]	; 0x58
 8009b48:	f04f 0900 	mov.w	r9, #0
 8009b4c:	e7de      	b.n	8009b0c <_printf_float+0x16c>
 8009b4e:	b913      	cbnz	r3, 8009b56 <_printf_float+0x1b6>
 8009b50:	6822      	ldr	r2, [r4, #0]
 8009b52:	07d2      	lsls	r2, r2, #31
 8009b54:	d501      	bpl.n	8009b5a <_printf_float+0x1ba>
 8009b56:	3302      	adds	r3, #2
 8009b58:	e7f4      	b.n	8009b44 <_printf_float+0x1a4>
 8009b5a:	2301      	movs	r3, #1
 8009b5c:	e7f2      	b.n	8009b44 <_printf_float+0x1a4>
 8009b5e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009b62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b64:	4299      	cmp	r1, r3
 8009b66:	db05      	blt.n	8009b74 <_printf_float+0x1d4>
 8009b68:	6823      	ldr	r3, [r4, #0]
 8009b6a:	6121      	str	r1, [r4, #16]
 8009b6c:	07d8      	lsls	r0, r3, #31
 8009b6e:	d5ea      	bpl.n	8009b46 <_printf_float+0x1a6>
 8009b70:	1c4b      	adds	r3, r1, #1
 8009b72:	e7e7      	b.n	8009b44 <_printf_float+0x1a4>
 8009b74:	2900      	cmp	r1, #0
 8009b76:	bfd4      	ite	le
 8009b78:	f1c1 0202 	rsble	r2, r1, #2
 8009b7c:	2201      	movgt	r2, #1
 8009b7e:	4413      	add	r3, r2
 8009b80:	e7e0      	b.n	8009b44 <_printf_float+0x1a4>
 8009b82:	6823      	ldr	r3, [r4, #0]
 8009b84:	055a      	lsls	r2, r3, #21
 8009b86:	d407      	bmi.n	8009b98 <_printf_float+0x1f8>
 8009b88:	6923      	ldr	r3, [r4, #16]
 8009b8a:	4642      	mov	r2, r8
 8009b8c:	4631      	mov	r1, r6
 8009b8e:	4628      	mov	r0, r5
 8009b90:	47b8      	blx	r7
 8009b92:	3001      	adds	r0, #1
 8009b94:	d12c      	bne.n	8009bf0 <_printf_float+0x250>
 8009b96:	e764      	b.n	8009a62 <_printf_float+0xc2>
 8009b98:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b9c:	f240 80e0 	bls.w	8009d60 <_printf_float+0x3c0>
 8009ba0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	f7f6 ff8e 	bl	8000ac8 <__aeabi_dcmpeq>
 8009bac:	2800      	cmp	r0, #0
 8009bae:	d034      	beq.n	8009c1a <_printf_float+0x27a>
 8009bb0:	4a37      	ldr	r2, [pc, #220]	; (8009c90 <_printf_float+0x2f0>)
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	4631      	mov	r1, r6
 8009bb6:	4628      	mov	r0, r5
 8009bb8:	47b8      	blx	r7
 8009bba:	3001      	adds	r0, #1
 8009bbc:	f43f af51 	beq.w	8009a62 <_printf_float+0xc2>
 8009bc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009bc4:	429a      	cmp	r2, r3
 8009bc6:	db02      	blt.n	8009bce <_printf_float+0x22e>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	07d8      	lsls	r0, r3, #31
 8009bcc:	d510      	bpl.n	8009bf0 <_printf_float+0x250>
 8009bce:	ee18 3a10 	vmov	r3, s16
 8009bd2:	4652      	mov	r2, sl
 8009bd4:	4631      	mov	r1, r6
 8009bd6:	4628      	mov	r0, r5
 8009bd8:	47b8      	blx	r7
 8009bda:	3001      	adds	r0, #1
 8009bdc:	f43f af41 	beq.w	8009a62 <_printf_float+0xc2>
 8009be0:	f04f 0800 	mov.w	r8, #0
 8009be4:	f104 091a 	add.w	r9, r4, #26
 8009be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bea:	3b01      	subs	r3, #1
 8009bec:	4543      	cmp	r3, r8
 8009bee:	dc09      	bgt.n	8009c04 <_printf_float+0x264>
 8009bf0:	6823      	ldr	r3, [r4, #0]
 8009bf2:	079b      	lsls	r3, r3, #30
 8009bf4:	f100 8105 	bmi.w	8009e02 <_printf_float+0x462>
 8009bf8:	68e0      	ldr	r0, [r4, #12]
 8009bfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bfc:	4298      	cmp	r0, r3
 8009bfe:	bfb8      	it	lt
 8009c00:	4618      	movlt	r0, r3
 8009c02:	e730      	b.n	8009a66 <_printf_float+0xc6>
 8009c04:	2301      	movs	r3, #1
 8009c06:	464a      	mov	r2, r9
 8009c08:	4631      	mov	r1, r6
 8009c0a:	4628      	mov	r0, r5
 8009c0c:	47b8      	blx	r7
 8009c0e:	3001      	adds	r0, #1
 8009c10:	f43f af27 	beq.w	8009a62 <_printf_float+0xc2>
 8009c14:	f108 0801 	add.w	r8, r8, #1
 8009c18:	e7e6      	b.n	8009be8 <_printf_float+0x248>
 8009c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	dc39      	bgt.n	8009c94 <_printf_float+0x2f4>
 8009c20:	4a1b      	ldr	r2, [pc, #108]	; (8009c90 <_printf_float+0x2f0>)
 8009c22:	2301      	movs	r3, #1
 8009c24:	4631      	mov	r1, r6
 8009c26:	4628      	mov	r0, r5
 8009c28:	47b8      	blx	r7
 8009c2a:	3001      	adds	r0, #1
 8009c2c:	f43f af19 	beq.w	8009a62 <_printf_float+0xc2>
 8009c30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c34:	4313      	orrs	r3, r2
 8009c36:	d102      	bne.n	8009c3e <_printf_float+0x29e>
 8009c38:	6823      	ldr	r3, [r4, #0]
 8009c3a:	07d9      	lsls	r1, r3, #31
 8009c3c:	d5d8      	bpl.n	8009bf0 <_printf_float+0x250>
 8009c3e:	ee18 3a10 	vmov	r3, s16
 8009c42:	4652      	mov	r2, sl
 8009c44:	4631      	mov	r1, r6
 8009c46:	4628      	mov	r0, r5
 8009c48:	47b8      	blx	r7
 8009c4a:	3001      	adds	r0, #1
 8009c4c:	f43f af09 	beq.w	8009a62 <_printf_float+0xc2>
 8009c50:	f04f 0900 	mov.w	r9, #0
 8009c54:	f104 0a1a 	add.w	sl, r4, #26
 8009c58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c5a:	425b      	negs	r3, r3
 8009c5c:	454b      	cmp	r3, r9
 8009c5e:	dc01      	bgt.n	8009c64 <_printf_float+0x2c4>
 8009c60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c62:	e792      	b.n	8009b8a <_printf_float+0x1ea>
 8009c64:	2301      	movs	r3, #1
 8009c66:	4652      	mov	r2, sl
 8009c68:	4631      	mov	r1, r6
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	47b8      	blx	r7
 8009c6e:	3001      	adds	r0, #1
 8009c70:	f43f aef7 	beq.w	8009a62 <_printf_float+0xc2>
 8009c74:	f109 0901 	add.w	r9, r9, #1
 8009c78:	e7ee      	b.n	8009c58 <_printf_float+0x2b8>
 8009c7a:	bf00      	nop
 8009c7c:	7fefffff 	.word	0x7fefffff
 8009c80:	0800caf0 	.word	0x0800caf0
 8009c84:	0800caf4 	.word	0x0800caf4
 8009c88:	0800cafc 	.word	0x0800cafc
 8009c8c:	0800caf8 	.word	0x0800caf8
 8009c90:	0800cb00 	.word	0x0800cb00
 8009c94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009c98:	429a      	cmp	r2, r3
 8009c9a:	bfa8      	it	ge
 8009c9c:	461a      	movge	r2, r3
 8009c9e:	2a00      	cmp	r2, #0
 8009ca0:	4691      	mov	r9, r2
 8009ca2:	dc37      	bgt.n	8009d14 <_printf_float+0x374>
 8009ca4:	f04f 0b00 	mov.w	fp, #0
 8009ca8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cac:	f104 021a 	add.w	r2, r4, #26
 8009cb0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009cb2:	9305      	str	r3, [sp, #20]
 8009cb4:	eba3 0309 	sub.w	r3, r3, r9
 8009cb8:	455b      	cmp	r3, fp
 8009cba:	dc33      	bgt.n	8009d24 <_printf_float+0x384>
 8009cbc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009cc0:	429a      	cmp	r2, r3
 8009cc2:	db3b      	blt.n	8009d3c <_printf_float+0x39c>
 8009cc4:	6823      	ldr	r3, [r4, #0]
 8009cc6:	07da      	lsls	r2, r3, #31
 8009cc8:	d438      	bmi.n	8009d3c <_printf_float+0x39c>
 8009cca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ccc:	9a05      	ldr	r2, [sp, #20]
 8009cce:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009cd0:	1a9a      	subs	r2, r3, r2
 8009cd2:	eba3 0901 	sub.w	r9, r3, r1
 8009cd6:	4591      	cmp	r9, r2
 8009cd8:	bfa8      	it	ge
 8009cda:	4691      	movge	r9, r2
 8009cdc:	f1b9 0f00 	cmp.w	r9, #0
 8009ce0:	dc35      	bgt.n	8009d4e <_printf_float+0x3ae>
 8009ce2:	f04f 0800 	mov.w	r8, #0
 8009ce6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cea:	f104 0a1a 	add.w	sl, r4, #26
 8009cee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009cf2:	1a9b      	subs	r3, r3, r2
 8009cf4:	eba3 0309 	sub.w	r3, r3, r9
 8009cf8:	4543      	cmp	r3, r8
 8009cfa:	f77f af79 	ble.w	8009bf0 <_printf_float+0x250>
 8009cfe:	2301      	movs	r3, #1
 8009d00:	4652      	mov	r2, sl
 8009d02:	4631      	mov	r1, r6
 8009d04:	4628      	mov	r0, r5
 8009d06:	47b8      	blx	r7
 8009d08:	3001      	adds	r0, #1
 8009d0a:	f43f aeaa 	beq.w	8009a62 <_printf_float+0xc2>
 8009d0e:	f108 0801 	add.w	r8, r8, #1
 8009d12:	e7ec      	b.n	8009cee <_printf_float+0x34e>
 8009d14:	4613      	mov	r3, r2
 8009d16:	4631      	mov	r1, r6
 8009d18:	4642      	mov	r2, r8
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	47b8      	blx	r7
 8009d1e:	3001      	adds	r0, #1
 8009d20:	d1c0      	bne.n	8009ca4 <_printf_float+0x304>
 8009d22:	e69e      	b.n	8009a62 <_printf_float+0xc2>
 8009d24:	2301      	movs	r3, #1
 8009d26:	4631      	mov	r1, r6
 8009d28:	4628      	mov	r0, r5
 8009d2a:	9205      	str	r2, [sp, #20]
 8009d2c:	47b8      	blx	r7
 8009d2e:	3001      	adds	r0, #1
 8009d30:	f43f ae97 	beq.w	8009a62 <_printf_float+0xc2>
 8009d34:	9a05      	ldr	r2, [sp, #20]
 8009d36:	f10b 0b01 	add.w	fp, fp, #1
 8009d3a:	e7b9      	b.n	8009cb0 <_printf_float+0x310>
 8009d3c:	ee18 3a10 	vmov	r3, s16
 8009d40:	4652      	mov	r2, sl
 8009d42:	4631      	mov	r1, r6
 8009d44:	4628      	mov	r0, r5
 8009d46:	47b8      	blx	r7
 8009d48:	3001      	adds	r0, #1
 8009d4a:	d1be      	bne.n	8009cca <_printf_float+0x32a>
 8009d4c:	e689      	b.n	8009a62 <_printf_float+0xc2>
 8009d4e:	9a05      	ldr	r2, [sp, #20]
 8009d50:	464b      	mov	r3, r9
 8009d52:	4442      	add	r2, r8
 8009d54:	4631      	mov	r1, r6
 8009d56:	4628      	mov	r0, r5
 8009d58:	47b8      	blx	r7
 8009d5a:	3001      	adds	r0, #1
 8009d5c:	d1c1      	bne.n	8009ce2 <_printf_float+0x342>
 8009d5e:	e680      	b.n	8009a62 <_printf_float+0xc2>
 8009d60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d62:	2a01      	cmp	r2, #1
 8009d64:	dc01      	bgt.n	8009d6a <_printf_float+0x3ca>
 8009d66:	07db      	lsls	r3, r3, #31
 8009d68:	d538      	bpl.n	8009ddc <_printf_float+0x43c>
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	4642      	mov	r2, r8
 8009d6e:	4631      	mov	r1, r6
 8009d70:	4628      	mov	r0, r5
 8009d72:	47b8      	blx	r7
 8009d74:	3001      	adds	r0, #1
 8009d76:	f43f ae74 	beq.w	8009a62 <_printf_float+0xc2>
 8009d7a:	ee18 3a10 	vmov	r3, s16
 8009d7e:	4652      	mov	r2, sl
 8009d80:	4631      	mov	r1, r6
 8009d82:	4628      	mov	r0, r5
 8009d84:	47b8      	blx	r7
 8009d86:	3001      	adds	r0, #1
 8009d88:	f43f ae6b 	beq.w	8009a62 <_printf_float+0xc2>
 8009d8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009d90:	2200      	movs	r2, #0
 8009d92:	2300      	movs	r3, #0
 8009d94:	f7f6 fe98 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d98:	b9d8      	cbnz	r0, 8009dd2 <_printf_float+0x432>
 8009d9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d9c:	f108 0201 	add.w	r2, r8, #1
 8009da0:	3b01      	subs	r3, #1
 8009da2:	4631      	mov	r1, r6
 8009da4:	4628      	mov	r0, r5
 8009da6:	47b8      	blx	r7
 8009da8:	3001      	adds	r0, #1
 8009daa:	d10e      	bne.n	8009dca <_printf_float+0x42a>
 8009dac:	e659      	b.n	8009a62 <_printf_float+0xc2>
 8009dae:	2301      	movs	r3, #1
 8009db0:	4652      	mov	r2, sl
 8009db2:	4631      	mov	r1, r6
 8009db4:	4628      	mov	r0, r5
 8009db6:	47b8      	blx	r7
 8009db8:	3001      	adds	r0, #1
 8009dba:	f43f ae52 	beq.w	8009a62 <_printf_float+0xc2>
 8009dbe:	f108 0801 	add.w	r8, r8, #1
 8009dc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009dc4:	3b01      	subs	r3, #1
 8009dc6:	4543      	cmp	r3, r8
 8009dc8:	dcf1      	bgt.n	8009dae <_printf_float+0x40e>
 8009dca:	464b      	mov	r3, r9
 8009dcc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009dd0:	e6dc      	b.n	8009b8c <_printf_float+0x1ec>
 8009dd2:	f04f 0800 	mov.w	r8, #0
 8009dd6:	f104 0a1a 	add.w	sl, r4, #26
 8009dda:	e7f2      	b.n	8009dc2 <_printf_float+0x422>
 8009ddc:	2301      	movs	r3, #1
 8009dde:	4642      	mov	r2, r8
 8009de0:	e7df      	b.n	8009da2 <_printf_float+0x402>
 8009de2:	2301      	movs	r3, #1
 8009de4:	464a      	mov	r2, r9
 8009de6:	4631      	mov	r1, r6
 8009de8:	4628      	mov	r0, r5
 8009dea:	47b8      	blx	r7
 8009dec:	3001      	adds	r0, #1
 8009dee:	f43f ae38 	beq.w	8009a62 <_printf_float+0xc2>
 8009df2:	f108 0801 	add.w	r8, r8, #1
 8009df6:	68e3      	ldr	r3, [r4, #12]
 8009df8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009dfa:	1a5b      	subs	r3, r3, r1
 8009dfc:	4543      	cmp	r3, r8
 8009dfe:	dcf0      	bgt.n	8009de2 <_printf_float+0x442>
 8009e00:	e6fa      	b.n	8009bf8 <_printf_float+0x258>
 8009e02:	f04f 0800 	mov.w	r8, #0
 8009e06:	f104 0919 	add.w	r9, r4, #25
 8009e0a:	e7f4      	b.n	8009df6 <_printf_float+0x456>

08009e0c <_printf_common>:
 8009e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e10:	4616      	mov	r6, r2
 8009e12:	4699      	mov	r9, r3
 8009e14:	688a      	ldr	r2, [r1, #8]
 8009e16:	690b      	ldr	r3, [r1, #16]
 8009e18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	bfb8      	it	lt
 8009e20:	4613      	movlt	r3, r2
 8009e22:	6033      	str	r3, [r6, #0]
 8009e24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e28:	4607      	mov	r7, r0
 8009e2a:	460c      	mov	r4, r1
 8009e2c:	b10a      	cbz	r2, 8009e32 <_printf_common+0x26>
 8009e2e:	3301      	adds	r3, #1
 8009e30:	6033      	str	r3, [r6, #0]
 8009e32:	6823      	ldr	r3, [r4, #0]
 8009e34:	0699      	lsls	r1, r3, #26
 8009e36:	bf42      	ittt	mi
 8009e38:	6833      	ldrmi	r3, [r6, #0]
 8009e3a:	3302      	addmi	r3, #2
 8009e3c:	6033      	strmi	r3, [r6, #0]
 8009e3e:	6825      	ldr	r5, [r4, #0]
 8009e40:	f015 0506 	ands.w	r5, r5, #6
 8009e44:	d106      	bne.n	8009e54 <_printf_common+0x48>
 8009e46:	f104 0a19 	add.w	sl, r4, #25
 8009e4a:	68e3      	ldr	r3, [r4, #12]
 8009e4c:	6832      	ldr	r2, [r6, #0]
 8009e4e:	1a9b      	subs	r3, r3, r2
 8009e50:	42ab      	cmp	r3, r5
 8009e52:	dc26      	bgt.n	8009ea2 <_printf_common+0x96>
 8009e54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009e58:	1e13      	subs	r3, r2, #0
 8009e5a:	6822      	ldr	r2, [r4, #0]
 8009e5c:	bf18      	it	ne
 8009e5e:	2301      	movne	r3, #1
 8009e60:	0692      	lsls	r2, r2, #26
 8009e62:	d42b      	bmi.n	8009ebc <_printf_common+0xb0>
 8009e64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e68:	4649      	mov	r1, r9
 8009e6a:	4638      	mov	r0, r7
 8009e6c:	47c0      	blx	r8
 8009e6e:	3001      	adds	r0, #1
 8009e70:	d01e      	beq.n	8009eb0 <_printf_common+0xa4>
 8009e72:	6823      	ldr	r3, [r4, #0]
 8009e74:	68e5      	ldr	r5, [r4, #12]
 8009e76:	6832      	ldr	r2, [r6, #0]
 8009e78:	f003 0306 	and.w	r3, r3, #6
 8009e7c:	2b04      	cmp	r3, #4
 8009e7e:	bf08      	it	eq
 8009e80:	1aad      	subeq	r5, r5, r2
 8009e82:	68a3      	ldr	r3, [r4, #8]
 8009e84:	6922      	ldr	r2, [r4, #16]
 8009e86:	bf0c      	ite	eq
 8009e88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e8c:	2500      	movne	r5, #0
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	bfc4      	itt	gt
 8009e92:	1a9b      	subgt	r3, r3, r2
 8009e94:	18ed      	addgt	r5, r5, r3
 8009e96:	2600      	movs	r6, #0
 8009e98:	341a      	adds	r4, #26
 8009e9a:	42b5      	cmp	r5, r6
 8009e9c:	d11a      	bne.n	8009ed4 <_printf_common+0xc8>
 8009e9e:	2000      	movs	r0, #0
 8009ea0:	e008      	b.n	8009eb4 <_printf_common+0xa8>
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	4652      	mov	r2, sl
 8009ea6:	4649      	mov	r1, r9
 8009ea8:	4638      	mov	r0, r7
 8009eaa:	47c0      	blx	r8
 8009eac:	3001      	adds	r0, #1
 8009eae:	d103      	bne.n	8009eb8 <_printf_common+0xac>
 8009eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eb8:	3501      	adds	r5, #1
 8009eba:	e7c6      	b.n	8009e4a <_printf_common+0x3e>
 8009ebc:	18e1      	adds	r1, r4, r3
 8009ebe:	1c5a      	adds	r2, r3, #1
 8009ec0:	2030      	movs	r0, #48	; 0x30
 8009ec2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ec6:	4422      	add	r2, r4
 8009ec8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ecc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ed0:	3302      	adds	r3, #2
 8009ed2:	e7c7      	b.n	8009e64 <_printf_common+0x58>
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	4622      	mov	r2, r4
 8009ed8:	4649      	mov	r1, r9
 8009eda:	4638      	mov	r0, r7
 8009edc:	47c0      	blx	r8
 8009ede:	3001      	adds	r0, #1
 8009ee0:	d0e6      	beq.n	8009eb0 <_printf_common+0xa4>
 8009ee2:	3601      	adds	r6, #1
 8009ee4:	e7d9      	b.n	8009e9a <_printf_common+0x8e>
	...

08009ee8 <_printf_i>:
 8009ee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009eec:	7e0f      	ldrb	r7, [r1, #24]
 8009eee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009ef0:	2f78      	cmp	r7, #120	; 0x78
 8009ef2:	4691      	mov	r9, r2
 8009ef4:	4680      	mov	r8, r0
 8009ef6:	460c      	mov	r4, r1
 8009ef8:	469a      	mov	sl, r3
 8009efa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009efe:	d807      	bhi.n	8009f10 <_printf_i+0x28>
 8009f00:	2f62      	cmp	r7, #98	; 0x62
 8009f02:	d80a      	bhi.n	8009f1a <_printf_i+0x32>
 8009f04:	2f00      	cmp	r7, #0
 8009f06:	f000 80d8 	beq.w	800a0ba <_printf_i+0x1d2>
 8009f0a:	2f58      	cmp	r7, #88	; 0x58
 8009f0c:	f000 80a3 	beq.w	800a056 <_printf_i+0x16e>
 8009f10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009f18:	e03a      	b.n	8009f90 <_printf_i+0xa8>
 8009f1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009f1e:	2b15      	cmp	r3, #21
 8009f20:	d8f6      	bhi.n	8009f10 <_printf_i+0x28>
 8009f22:	a101      	add	r1, pc, #4	; (adr r1, 8009f28 <_printf_i+0x40>)
 8009f24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f28:	08009f81 	.word	0x08009f81
 8009f2c:	08009f95 	.word	0x08009f95
 8009f30:	08009f11 	.word	0x08009f11
 8009f34:	08009f11 	.word	0x08009f11
 8009f38:	08009f11 	.word	0x08009f11
 8009f3c:	08009f11 	.word	0x08009f11
 8009f40:	08009f95 	.word	0x08009f95
 8009f44:	08009f11 	.word	0x08009f11
 8009f48:	08009f11 	.word	0x08009f11
 8009f4c:	08009f11 	.word	0x08009f11
 8009f50:	08009f11 	.word	0x08009f11
 8009f54:	0800a0a1 	.word	0x0800a0a1
 8009f58:	08009fc5 	.word	0x08009fc5
 8009f5c:	0800a083 	.word	0x0800a083
 8009f60:	08009f11 	.word	0x08009f11
 8009f64:	08009f11 	.word	0x08009f11
 8009f68:	0800a0c3 	.word	0x0800a0c3
 8009f6c:	08009f11 	.word	0x08009f11
 8009f70:	08009fc5 	.word	0x08009fc5
 8009f74:	08009f11 	.word	0x08009f11
 8009f78:	08009f11 	.word	0x08009f11
 8009f7c:	0800a08b 	.word	0x0800a08b
 8009f80:	682b      	ldr	r3, [r5, #0]
 8009f82:	1d1a      	adds	r2, r3, #4
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	602a      	str	r2, [r5, #0]
 8009f88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f90:	2301      	movs	r3, #1
 8009f92:	e0a3      	b.n	800a0dc <_printf_i+0x1f4>
 8009f94:	6820      	ldr	r0, [r4, #0]
 8009f96:	6829      	ldr	r1, [r5, #0]
 8009f98:	0606      	lsls	r6, r0, #24
 8009f9a:	f101 0304 	add.w	r3, r1, #4
 8009f9e:	d50a      	bpl.n	8009fb6 <_printf_i+0xce>
 8009fa0:	680e      	ldr	r6, [r1, #0]
 8009fa2:	602b      	str	r3, [r5, #0]
 8009fa4:	2e00      	cmp	r6, #0
 8009fa6:	da03      	bge.n	8009fb0 <_printf_i+0xc8>
 8009fa8:	232d      	movs	r3, #45	; 0x2d
 8009faa:	4276      	negs	r6, r6
 8009fac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fb0:	485e      	ldr	r0, [pc, #376]	; (800a12c <_printf_i+0x244>)
 8009fb2:	230a      	movs	r3, #10
 8009fb4:	e019      	b.n	8009fea <_printf_i+0x102>
 8009fb6:	680e      	ldr	r6, [r1, #0]
 8009fb8:	602b      	str	r3, [r5, #0]
 8009fba:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009fbe:	bf18      	it	ne
 8009fc0:	b236      	sxthne	r6, r6
 8009fc2:	e7ef      	b.n	8009fa4 <_printf_i+0xbc>
 8009fc4:	682b      	ldr	r3, [r5, #0]
 8009fc6:	6820      	ldr	r0, [r4, #0]
 8009fc8:	1d19      	adds	r1, r3, #4
 8009fca:	6029      	str	r1, [r5, #0]
 8009fcc:	0601      	lsls	r1, r0, #24
 8009fce:	d501      	bpl.n	8009fd4 <_printf_i+0xec>
 8009fd0:	681e      	ldr	r6, [r3, #0]
 8009fd2:	e002      	b.n	8009fda <_printf_i+0xf2>
 8009fd4:	0646      	lsls	r6, r0, #25
 8009fd6:	d5fb      	bpl.n	8009fd0 <_printf_i+0xe8>
 8009fd8:	881e      	ldrh	r6, [r3, #0]
 8009fda:	4854      	ldr	r0, [pc, #336]	; (800a12c <_printf_i+0x244>)
 8009fdc:	2f6f      	cmp	r7, #111	; 0x6f
 8009fde:	bf0c      	ite	eq
 8009fe0:	2308      	moveq	r3, #8
 8009fe2:	230a      	movne	r3, #10
 8009fe4:	2100      	movs	r1, #0
 8009fe6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009fea:	6865      	ldr	r5, [r4, #4]
 8009fec:	60a5      	str	r5, [r4, #8]
 8009fee:	2d00      	cmp	r5, #0
 8009ff0:	bfa2      	ittt	ge
 8009ff2:	6821      	ldrge	r1, [r4, #0]
 8009ff4:	f021 0104 	bicge.w	r1, r1, #4
 8009ff8:	6021      	strge	r1, [r4, #0]
 8009ffa:	b90e      	cbnz	r6, 800a000 <_printf_i+0x118>
 8009ffc:	2d00      	cmp	r5, #0
 8009ffe:	d04d      	beq.n	800a09c <_printf_i+0x1b4>
 800a000:	4615      	mov	r5, r2
 800a002:	fbb6 f1f3 	udiv	r1, r6, r3
 800a006:	fb03 6711 	mls	r7, r3, r1, r6
 800a00a:	5dc7      	ldrb	r7, [r0, r7]
 800a00c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a010:	4637      	mov	r7, r6
 800a012:	42bb      	cmp	r3, r7
 800a014:	460e      	mov	r6, r1
 800a016:	d9f4      	bls.n	800a002 <_printf_i+0x11a>
 800a018:	2b08      	cmp	r3, #8
 800a01a:	d10b      	bne.n	800a034 <_printf_i+0x14c>
 800a01c:	6823      	ldr	r3, [r4, #0]
 800a01e:	07de      	lsls	r6, r3, #31
 800a020:	d508      	bpl.n	800a034 <_printf_i+0x14c>
 800a022:	6923      	ldr	r3, [r4, #16]
 800a024:	6861      	ldr	r1, [r4, #4]
 800a026:	4299      	cmp	r1, r3
 800a028:	bfde      	ittt	le
 800a02a:	2330      	movle	r3, #48	; 0x30
 800a02c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a030:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a034:	1b52      	subs	r2, r2, r5
 800a036:	6122      	str	r2, [r4, #16]
 800a038:	f8cd a000 	str.w	sl, [sp]
 800a03c:	464b      	mov	r3, r9
 800a03e:	aa03      	add	r2, sp, #12
 800a040:	4621      	mov	r1, r4
 800a042:	4640      	mov	r0, r8
 800a044:	f7ff fee2 	bl	8009e0c <_printf_common>
 800a048:	3001      	adds	r0, #1
 800a04a:	d14c      	bne.n	800a0e6 <_printf_i+0x1fe>
 800a04c:	f04f 30ff 	mov.w	r0, #4294967295
 800a050:	b004      	add	sp, #16
 800a052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a056:	4835      	ldr	r0, [pc, #212]	; (800a12c <_printf_i+0x244>)
 800a058:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a05c:	6829      	ldr	r1, [r5, #0]
 800a05e:	6823      	ldr	r3, [r4, #0]
 800a060:	f851 6b04 	ldr.w	r6, [r1], #4
 800a064:	6029      	str	r1, [r5, #0]
 800a066:	061d      	lsls	r5, r3, #24
 800a068:	d514      	bpl.n	800a094 <_printf_i+0x1ac>
 800a06a:	07df      	lsls	r7, r3, #31
 800a06c:	bf44      	itt	mi
 800a06e:	f043 0320 	orrmi.w	r3, r3, #32
 800a072:	6023      	strmi	r3, [r4, #0]
 800a074:	b91e      	cbnz	r6, 800a07e <_printf_i+0x196>
 800a076:	6823      	ldr	r3, [r4, #0]
 800a078:	f023 0320 	bic.w	r3, r3, #32
 800a07c:	6023      	str	r3, [r4, #0]
 800a07e:	2310      	movs	r3, #16
 800a080:	e7b0      	b.n	8009fe4 <_printf_i+0xfc>
 800a082:	6823      	ldr	r3, [r4, #0]
 800a084:	f043 0320 	orr.w	r3, r3, #32
 800a088:	6023      	str	r3, [r4, #0]
 800a08a:	2378      	movs	r3, #120	; 0x78
 800a08c:	4828      	ldr	r0, [pc, #160]	; (800a130 <_printf_i+0x248>)
 800a08e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a092:	e7e3      	b.n	800a05c <_printf_i+0x174>
 800a094:	0659      	lsls	r1, r3, #25
 800a096:	bf48      	it	mi
 800a098:	b2b6      	uxthmi	r6, r6
 800a09a:	e7e6      	b.n	800a06a <_printf_i+0x182>
 800a09c:	4615      	mov	r5, r2
 800a09e:	e7bb      	b.n	800a018 <_printf_i+0x130>
 800a0a0:	682b      	ldr	r3, [r5, #0]
 800a0a2:	6826      	ldr	r6, [r4, #0]
 800a0a4:	6961      	ldr	r1, [r4, #20]
 800a0a6:	1d18      	adds	r0, r3, #4
 800a0a8:	6028      	str	r0, [r5, #0]
 800a0aa:	0635      	lsls	r5, r6, #24
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	d501      	bpl.n	800a0b4 <_printf_i+0x1cc>
 800a0b0:	6019      	str	r1, [r3, #0]
 800a0b2:	e002      	b.n	800a0ba <_printf_i+0x1d2>
 800a0b4:	0670      	lsls	r0, r6, #25
 800a0b6:	d5fb      	bpl.n	800a0b0 <_printf_i+0x1c8>
 800a0b8:	8019      	strh	r1, [r3, #0]
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	6123      	str	r3, [r4, #16]
 800a0be:	4615      	mov	r5, r2
 800a0c0:	e7ba      	b.n	800a038 <_printf_i+0x150>
 800a0c2:	682b      	ldr	r3, [r5, #0]
 800a0c4:	1d1a      	adds	r2, r3, #4
 800a0c6:	602a      	str	r2, [r5, #0]
 800a0c8:	681d      	ldr	r5, [r3, #0]
 800a0ca:	6862      	ldr	r2, [r4, #4]
 800a0cc:	2100      	movs	r1, #0
 800a0ce:	4628      	mov	r0, r5
 800a0d0:	f7f6 f886 	bl	80001e0 <memchr>
 800a0d4:	b108      	cbz	r0, 800a0da <_printf_i+0x1f2>
 800a0d6:	1b40      	subs	r0, r0, r5
 800a0d8:	6060      	str	r0, [r4, #4]
 800a0da:	6863      	ldr	r3, [r4, #4]
 800a0dc:	6123      	str	r3, [r4, #16]
 800a0de:	2300      	movs	r3, #0
 800a0e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0e4:	e7a8      	b.n	800a038 <_printf_i+0x150>
 800a0e6:	6923      	ldr	r3, [r4, #16]
 800a0e8:	462a      	mov	r2, r5
 800a0ea:	4649      	mov	r1, r9
 800a0ec:	4640      	mov	r0, r8
 800a0ee:	47d0      	blx	sl
 800a0f0:	3001      	adds	r0, #1
 800a0f2:	d0ab      	beq.n	800a04c <_printf_i+0x164>
 800a0f4:	6823      	ldr	r3, [r4, #0]
 800a0f6:	079b      	lsls	r3, r3, #30
 800a0f8:	d413      	bmi.n	800a122 <_printf_i+0x23a>
 800a0fa:	68e0      	ldr	r0, [r4, #12]
 800a0fc:	9b03      	ldr	r3, [sp, #12]
 800a0fe:	4298      	cmp	r0, r3
 800a100:	bfb8      	it	lt
 800a102:	4618      	movlt	r0, r3
 800a104:	e7a4      	b.n	800a050 <_printf_i+0x168>
 800a106:	2301      	movs	r3, #1
 800a108:	4632      	mov	r2, r6
 800a10a:	4649      	mov	r1, r9
 800a10c:	4640      	mov	r0, r8
 800a10e:	47d0      	blx	sl
 800a110:	3001      	adds	r0, #1
 800a112:	d09b      	beq.n	800a04c <_printf_i+0x164>
 800a114:	3501      	adds	r5, #1
 800a116:	68e3      	ldr	r3, [r4, #12]
 800a118:	9903      	ldr	r1, [sp, #12]
 800a11a:	1a5b      	subs	r3, r3, r1
 800a11c:	42ab      	cmp	r3, r5
 800a11e:	dcf2      	bgt.n	800a106 <_printf_i+0x21e>
 800a120:	e7eb      	b.n	800a0fa <_printf_i+0x212>
 800a122:	2500      	movs	r5, #0
 800a124:	f104 0619 	add.w	r6, r4, #25
 800a128:	e7f5      	b.n	800a116 <_printf_i+0x22e>
 800a12a:	bf00      	nop
 800a12c:	0800cb02 	.word	0x0800cb02
 800a130:	0800cb13 	.word	0x0800cb13

0800a134 <quorem>:
 800a134:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a138:	6903      	ldr	r3, [r0, #16]
 800a13a:	690c      	ldr	r4, [r1, #16]
 800a13c:	42a3      	cmp	r3, r4
 800a13e:	4607      	mov	r7, r0
 800a140:	f2c0 8081 	blt.w	800a246 <quorem+0x112>
 800a144:	3c01      	subs	r4, #1
 800a146:	f101 0814 	add.w	r8, r1, #20
 800a14a:	f100 0514 	add.w	r5, r0, #20
 800a14e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a152:	9301      	str	r3, [sp, #4]
 800a154:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a158:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a15c:	3301      	adds	r3, #1
 800a15e:	429a      	cmp	r2, r3
 800a160:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a164:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a168:	fbb2 f6f3 	udiv	r6, r2, r3
 800a16c:	d331      	bcc.n	800a1d2 <quorem+0x9e>
 800a16e:	f04f 0e00 	mov.w	lr, #0
 800a172:	4640      	mov	r0, r8
 800a174:	46ac      	mov	ip, r5
 800a176:	46f2      	mov	sl, lr
 800a178:	f850 2b04 	ldr.w	r2, [r0], #4
 800a17c:	b293      	uxth	r3, r2
 800a17e:	fb06 e303 	mla	r3, r6, r3, lr
 800a182:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a186:	b29b      	uxth	r3, r3
 800a188:	ebaa 0303 	sub.w	r3, sl, r3
 800a18c:	f8dc a000 	ldr.w	sl, [ip]
 800a190:	0c12      	lsrs	r2, r2, #16
 800a192:	fa13 f38a 	uxtah	r3, r3, sl
 800a196:	fb06 e202 	mla	r2, r6, r2, lr
 800a19a:	9300      	str	r3, [sp, #0]
 800a19c:	9b00      	ldr	r3, [sp, #0]
 800a19e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a1a2:	b292      	uxth	r2, r2
 800a1a4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a1a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1ac:	f8bd 3000 	ldrh.w	r3, [sp]
 800a1b0:	4581      	cmp	r9, r0
 800a1b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1b6:	f84c 3b04 	str.w	r3, [ip], #4
 800a1ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a1be:	d2db      	bcs.n	800a178 <quorem+0x44>
 800a1c0:	f855 300b 	ldr.w	r3, [r5, fp]
 800a1c4:	b92b      	cbnz	r3, 800a1d2 <quorem+0x9e>
 800a1c6:	9b01      	ldr	r3, [sp, #4]
 800a1c8:	3b04      	subs	r3, #4
 800a1ca:	429d      	cmp	r5, r3
 800a1cc:	461a      	mov	r2, r3
 800a1ce:	d32e      	bcc.n	800a22e <quorem+0xfa>
 800a1d0:	613c      	str	r4, [r7, #16]
 800a1d2:	4638      	mov	r0, r7
 800a1d4:	f001 f8b8 	bl	800b348 <__mcmp>
 800a1d8:	2800      	cmp	r0, #0
 800a1da:	db24      	blt.n	800a226 <quorem+0xf2>
 800a1dc:	3601      	adds	r6, #1
 800a1de:	4628      	mov	r0, r5
 800a1e0:	f04f 0c00 	mov.w	ip, #0
 800a1e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800a1e8:	f8d0 e000 	ldr.w	lr, [r0]
 800a1ec:	b293      	uxth	r3, r2
 800a1ee:	ebac 0303 	sub.w	r3, ip, r3
 800a1f2:	0c12      	lsrs	r2, r2, #16
 800a1f4:	fa13 f38e 	uxtah	r3, r3, lr
 800a1f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a1fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a200:	b29b      	uxth	r3, r3
 800a202:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a206:	45c1      	cmp	r9, r8
 800a208:	f840 3b04 	str.w	r3, [r0], #4
 800a20c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a210:	d2e8      	bcs.n	800a1e4 <quorem+0xb0>
 800a212:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a216:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a21a:	b922      	cbnz	r2, 800a226 <quorem+0xf2>
 800a21c:	3b04      	subs	r3, #4
 800a21e:	429d      	cmp	r5, r3
 800a220:	461a      	mov	r2, r3
 800a222:	d30a      	bcc.n	800a23a <quorem+0x106>
 800a224:	613c      	str	r4, [r7, #16]
 800a226:	4630      	mov	r0, r6
 800a228:	b003      	add	sp, #12
 800a22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a22e:	6812      	ldr	r2, [r2, #0]
 800a230:	3b04      	subs	r3, #4
 800a232:	2a00      	cmp	r2, #0
 800a234:	d1cc      	bne.n	800a1d0 <quorem+0x9c>
 800a236:	3c01      	subs	r4, #1
 800a238:	e7c7      	b.n	800a1ca <quorem+0x96>
 800a23a:	6812      	ldr	r2, [r2, #0]
 800a23c:	3b04      	subs	r3, #4
 800a23e:	2a00      	cmp	r2, #0
 800a240:	d1f0      	bne.n	800a224 <quorem+0xf0>
 800a242:	3c01      	subs	r4, #1
 800a244:	e7eb      	b.n	800a21e <quorem+0xea>
 800a246:	2000      	movs	r0, #0
 800a248:	e7ee      	b.n	800a228 <quorem+0xf4>
 800a24a:	0000      	movs	r0, r0
 800a24c:	0000      	movs	r0, r0
	...

0800a250 <_dtoa_r>:
 800a250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a254:	ed2d 8b04 	vpush	{d8-d9}
 800a258:	ec57 6b10 	vmov	r6, r7, d0
 800a25c:	b093      	sub	sp, #76	; 0x4c
 800a25e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a260:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a264:	9106      	str	r1, [sp, #24]
 800a266:	ee10 aa10 	vmov	sl, s0
 800a26a:	4604      	mov	r4, r0
 800a26c:	9209      	str	r2, [sp, #36]	; 0x24
 800a26e:	930c      	str	r3, [sp, #48]	; 0x30
 800a270:	46bb      	mov	fp, r7
 800a272:	b975      	cbnz	r5, 800a292 <_dtoa_r+0x42>
 800a274:	2010      	movs	r0, #16
 800a276:	f000 fddd 	bl	800ae34 <malloc>
 800a27a:	4602      	mov	r2, r0
 800a27c:	6260      	str	r0, [r4, #36]	; 0x24
 800a27e:	b920      	cbnz	r0, 800a28a <_dtoa_r+0x3a>
 800a280:	4ba7      	ldr	r3, [pc, #668]	; (800a520 <_dtoa_r+0x2d0>)
 800a282:	21ea      	movs	r1, #234	; 0xea
 800a284:	48a7      	ldr	r0, [pc, #668]	; (800a524 <_dtoa_r+0x2d4>)
 800a286:	f001 fa67 	bl	800b758 <__assert_func>
 800a28a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a28e:	6005      	str	r5, [r0, #0]
 800a290:	60c5      	str	r5, [r0, #12]
 800a292:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a294:	6819      	ldr	r1, [r3, #0]
 800a296:	b151      	cbz	r1, 800a2ae <_dtoa_r+0x5e>
 800a298:	685a      	ldr	r2, [r3, #4]
 800a29a:	604a      	str	r2, [r1, #4]
 800a29c:	2301      	movs	r3, #1
 800a29e:	4093      	lsls	r3, r2
 800a2a0:	608b      	str	r3, [r1, #8]
 800a2a2:	4620      	mov	r0, r4
 800a2a4:	f000 fe0e 	bl	800aec4 <_Bfree>
 800a2a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	601a      	str	r2, [r3, #0]
 800a2ae:	1e3b      	subs	r3, r7, #0
 800a2b0:	bfaa      	itet	ge
 800a2b2:	2300      	movge	r3, #0
 800a2b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a2b8:	f8c8 3000 	strge.w	r3, [r8]
 800a2bc:	4b9a      	ldr	r3, [pc, #616]	; (800a528 <_dtoa_r+0x2d8>)
 800a2be:	bfbc      	itt	lt
 800a2c0:	2201      	movlt	r2, #1
 800a2c2:	f8c8 2000 	strlt.w	r2, [r8]
 800a2c6:	ea33 030b 	bics.w	r3, r3, fp
 800a2ca:	d11b      	bne.n	800a304 <_dtoa_r+0xb4>
 800a2cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2ce:	f242 730f 	movw	r3, #9999	; 0x270f
 800a2d2:	6013      	str	r3, [r2, #0]
 800a2d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2d8:	4333      	orrs	r3, r6
 800a2da:	f000 8592 	beq.w	800ae02 <_dtoa_r+0xbb2>
 800a2de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2e0:	b963      	cbnz	r3, 800a2fc <_dtoa_r+0xac>
 800a2e2:	4b92      	ldr	r3, [pc, #584]	; (800a52c <_dtoa_r+0x2dc>)
 800a2e4:	e022      	b.n	800a32c <_dtoa_r+0xdc>
 800a2e6:	4b92      	ldr	r3, [pc, #584]	; (800a530 <_dtoa_r+0x2e0>)
 800a2e8:	9301      	str	r3, [sp, #4]
 800a2ea:	3308      	adds	r3, #8
 800a2ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a2ee:	6013      	str	r3, [r2, #0]
 800a2f0:	9801      	ldr	r0, [sp, #4]
 800a2f2:	b013      	add	sp, #76	; 0x4c
 800a2f4:	ecbd 8b04 	vpop	{d8-d9}
 800a2f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2fc:	4b8b      	ldr	r3, [pc, #556]	; (800a52c <_dtoa_r+0x2dc>)
 800a2fe:	9301      	str	r3, [sp, #4]
 800a300:	3303      	adds	r3, #3
 800a302:	e7f3      	b.n	800a2ec <_dtoa_r+0x9c>
 800a304:	2200      	movs	r2, #0
 800a306:	2300      	movs	r3, #0
 800a308:	4650      	mov	r0, sl
 800a30a:	4659      	mov	r1, fp
 800a30c:	f7f6 fbdc 	bl	8000ac8 <__aeabi_dcmpeq>
 800a310:	ec4b ab19 	vmov	d9, sl, fp
 800a314:	4680      	mov	r8, r0
 800a316:	b158      	cbz	r0, 800a330 <_dtoa_r+0xe0>
 800a318:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a31a:	2301      	movs	r3, #1
 800a31c:	6013      	str	r3, [r2, #0]
 800a31e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a320:	2b00      	cmp	r3, #0
 800a322:	f000 856b 	beq.w	800adfc <_dtoa_r+0xbac>
 800a326:	4883      	ldr	r0, [pc, #524]	; (800a534 <_dtoa_r+0x2e4>)
 800a328:	6018      	str	r0, [r3, #0]
 800a32a:	1e43      	subs	r3, r0, #1
 800a32c:	9301      	str	r3, [sp, #4]
 800a32e:	e7df      	b.n	800a2f0 <_dtoa_r+0xa0>
 800a330:	ec4b ab10 	vmov	d0, sl, fp
 800a334:	aa10      	add	r2, sp, #64	; 0x40
 800a336:	a911      	add	r1, sp, #68	; 0x44
 800a338:	4620      	mov	r0, r4
 800a33a:	f001 f8ab 	bl	800b494 <__d2b>
 800a33e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a342:	ee08 0a10 	vmov	s16, r0
 800a346:	2d00      	cmp	r5, #0
 800a348:	f000 8084 	beq.w	800a454 <_dtoa_r+0x204>
 800a34c:	ee19 3a90 	vmov	r3, s19
 800a350:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a354:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a358:	4656      	mov	r6, sl
 800a35a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a35e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a362:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a366:	4b74      	ldr	r3, [pc, #464]	; (800a538 <_dtoa_r+0x2e8>)
 800a368:	2200      	movs	r2, #0
 800a36a:	4630      	mov	r0, r6
 800a36c:	4639      	mov	r1, r7
 800a36e:	f7f5 ff8b 	bl	8000288 <__aeabi_dsub>
 800a372:	a365      	add	r3, pc, #404	; (adr r3, 800a508 <_dtoa_r+0x2b8>)
 800a374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a378:	f7f6 f93e 	bl	80005f8 <__aeabi_dmul>
 800a37c:	a364      	add	r3, pc, #400	; (adr r3, 800a510 <_dtoa_r+0x2c0>)
 800a37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a382:	f7f5 ff83 	bl	800028c <__adddf3>
 800a386:	4606      	mov	r6, r0
 800a388:	4628      	mov	r0, r5
 800a38a:	460f      	mov	r7, r1
 800a38c:	f7f6 f8ca 	bl	8000524 <__aeabi_i2d>
 800a390:	a361      	add	r3, pc, #388	; (adr r3, 800a518 <_dtoa_r+0x2c8>)
 800a392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a396:	f7f6 f92f 	bl	80005f8 <__aeabi_dmul>
 800a39a:	4602      	mov	r2, r0
 800a39c:	460b      	mov	r3, r1
 800a39e:	4630      	mov	r0, r6
 800a3a0:	4639      	mov	r1, r7
 800a3a2:	f7f5 ff73 	bl	800028c <__adddf3>
 800a3a6:	4606      	mov	r6, r0
 800a3a8:	460f      	mov	r7, r1
 800a3aa:	f7f6 fbd5 	bl	8000b58 <__aeabi_d2iz>
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	9000      	str	r0, [sp, #0]
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	4630      	mov	r0, r6
 800a3b6:	4639      	mov	r1, r7
 800a3b8:	f7f6 fb90 	bl	8000adc <__aeabi_dcmplt>
 800a3bc:	b150      	cbz	r0, 800a3d4 <_dtoa_r+0x184>
 800a3be:	9800      	ldr	r0, [sp, #0]
 800a3c0:	f7f6 f8b0 	bl	8000524 <__aeabi_i2d>
 800a3c4:	4632      	mov	r2, r6
 800a3c6:	463b      	mov	r3, r7
 800a3c8:	f7f6 fb7e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3cc:	b910      	cbnz	r0, 800a3d4 <_dtoa_r+0x184>
 800a3ce:	9b00      	ldr	r3, [sp, #0]
 800a3d0:	3b01      	subs	r3, #1
 800a3d2:	9300      	str	r3, [sp, #0]
 800a3d4:	9b00      	ldr	r3, [sp, #0]
 800a3d6:	2b16      	cmp	r3, #22
 800a3d8:	d85a      	bhi.n	800a490 <_dtoa_r+0x240>
 800a3da:	9a00      	ldr	r2, [sp, #0]
 800a3dc:	4b57      	ldr	r3, [pc, #348]	; (800a53c <_dtoa_r+0x2ec>)
 800a3de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e6:	ec51 0b19 	vmov	r0, r1, d9
 800a3ea:	f7f6 fb77 	bl	8000adc <__aeabi_dcmplt>
 800a3ee:	2800      	cmp	r0, #0
 800a3f0:	d050      	beq.n	800a494 <_dtoa_r+0x244>
 800a3f2:	9b00      	ldr	r3, [sp, #0]
 800a3f4:	3b01      	subs	r3, #1
 800a3f6:	9300      	str	r3, [sp, #0]
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a3fe:	1b5d      	subs	r5, r3, r5
 800a400:	1e6b      	subs	r3, r5, #1
 800a402:	9305      	str	r3, [sp, #20]
 800a404:	bf45      	ittet	mi
 800a406:	f1c5 0301 	rsbmi	r3, r5, #1
 800a40a:	9304      	strmi	r3, [sp, #16]
 800a40c:	2300      	movpl	r3, #0
 800a40e:	2300      	movmi	r3, #0
 800a410:	bf4c      	ite	mi
 800a412:	9305      	strmi	r3, [sp, #20]
 800a414:	9304      	strpl	r3, [sp, #16]
 800a416:	9b00      	ldr	r3, [sp, #0]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	db3d      	blt.n	800a498 <_dtoa_r+0x248>
 800a41c:	9b05      	ldr	r3, [sp, #20]
 800a41e:	9a00      	ldr	r2, [sp, #0]
 800a420:	920a      	str	r2, [sp, #40]	; 0x28
 800a422:	4413      	add	r3, r2
 800a424:	9305      	str	r3, [sp, #20]
 800a426:	2300      	movs	r3, #0
 800a428:	9307      	str	r3, [sp, #28]
 800a42a:	9b06      	ldr	r3, [sp, #24]
 800a42c:	2b09      	cmp	r3, #9
 800a42e:	f200 8089 	bhi.w	800a544 <_dtoa_r+0x2f4>
 800a432:	2b05      	cmp	r3, #5
 800a434:	bfc4      	itt	gt
 800a436:	3b04      	subgt	r3, #4
 800a438:	9306      	strgt	r3, [sp, #24]
 800a43a:	9b06      	ldr	r3, [sp, #24]
 800a43c:	f1a3 0302 	sub.w	r3, r3, #2
 800a440:	bfcc      	ite	gt
 800a442:	2500      	movgt	r5, #0
 800a444:	2501      	movle	r5, #1
 800a446:	2b03      	cmp	r3, #3
 800a448:	f200 8087 	bhi.w	800a55a <_dtoa_r+0x30a>
 800a44c:	e8df f003 	tbb	[pc, r3]
 800a450:	59383a2d 	.word	0x59383a2d
 800a454:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a458:	441d      	add	r5, r3
 800a45a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a45e:	2b20      	cmp	r3, #32
 800a460:	bfc1      	itttt	gt
 800a462:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a466:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a46a:	fa0b f303 	lslgt.w	r3, fp, r3
 800a46e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a472:	bfda      	itte	le
 800a474:	f1c3 0320 	rsble	r3, r3, #32
 800a478:	fa06 f003 	lslle.w	r0, r6, r3
 800a47c:	4318      	orrgt	r0, r3
 800a47e:	f7f6 f841 	bl	8000504 <__aeabi_ui2d>
 800a482:	2301      	movs	r3, #1
 800a484:	4606      	mov	r6, r0
 800a486:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a48a:	3d01      	subs	r5, #1
 800a48c:	930e      	str	r3, [sp, #56]	; 0x38
 800a48e:	e76a      	b.n	800a366 <_dtoa_r+0x116>
 800a490:	2301      	movs	r3, #1
 800a492:	e7b2      	b.n	800a3fa <_dtoa_r+0x1aa>
 800a494:	900b      	str	r0, [sp, #44]	; 0x2c
 800a496:	e7b1      	b.n	800a3fc <_dtoa_r+0x1ac>
 800a498:	9b04      	ldr	r3, [sp, #16]
 800a49a:	9a00      	ldr	r2, [sp, #0]
 800a49c:	1a9b      	subs	r3, r3, r2
 800a49e:	9304      	str	r3, [sp, #16]
 800a4a0:	4253      	negs	r3, r2
 800a4a2:	9307      	str	r3, [sp, #28]
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	930a      	str	r3, [sp, #40]	; 0x28
 800a4a8:	e7bf      	b.n	800a42a <_dtoa_r+0x1da>
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	9308      	str	r3, [sp, #32]
 800a4ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	dc55      	bgt.n	800a560 <_dtoa_r+0x310>
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a4ba:	461a      	mov	r2, r3
 800a4bc:	9209      	str	r2, [sp, #36]	; 0x24
 800a4be:	e00c      	b.n	800a4da <_dtoa_r+0x28a>
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	e7f3      	b.n	800a4ac <_dtoa_r+0x25c>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4c8:	9308      	str	r3, [sp, #32]
 800a4ca:	9b00      	ldr	r3, [sp, #0]
 800a4cc:	4413      	add	r3, r2
 800a4ce:	9302      	str	r3, [sp, #8]
 800a4d0:	3301      	adds	r3, #1
 800a4d2:	2b01      	cmp	r3, #1
 800a4d4:	9303      	str	r3, [sp, #12]
 800a4d6:	bfb8      	it	lt
 800a4d8:	2301      	movlt	r3, #1
 800a4da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a4dc:	2200      	movs	r2, #0
 800a4de:	6042      	str	r2, [r0, #4]
 800a4e0:	2204      	movs	r2, #4
 800a4e2:	f102 0614 	add.w	r6, r2, #20
 800a4e6:	429e      	cmp	r6, r3
 800a4e8:	6841      	ldr	r1, [r0, #4]
 800a4ea:	d93d      	bls.n	800a568 <_dtoa_r+0x318>
 800a4ec:	4620      	mov	r0, r4
 800a4ee:	f000 fca9 	bl	800ae44 <_Balloc>
 800a4f2:	9001      	str	r0, [sp, #4]
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	d13b      	bne.n	800a570 <_dtoa_r+0x320>
 800a4f8:	4b11      	ldr	r3, [pc, #68]	; (800a540 <_dtoa_r+0x2f0>)
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a500:	e6c0      	b.n	800a284 <_dtoa_r+0x34>
 800a502:	2301      	movs	r3, #1
 800a504:	e7df      	b.n	800a4c6 <_dtoa_r+0x276>
 800a506:	bf00      	nop
 800a508:	636f4361 	.word	0x636f4361
 800a50c:	3fd287a7 	.word	0x3fd287a7
 800a510:	8b60c8b3 	.word	0x8b60c8b3
 800a514:	3fc68a28 	.word	0x3fc68a28
 800a518:	509f79fb 	.word	0x509f79fb
 800a51c:	3fd34413 	.word	0x3fd34413
 800a520:	0800cb31 	.word	0x0800cb31
 800a524:	0800cb48 	.word	0x0800cb48
 800a528:	7ff00000 	.word	0x7ff00000
 800a52c:	0800cb2d 	.word	0x0800cb2d
 800a530:	0800cb24 	.word	0x0800cb24
 800a534:	0800cb01 	.word	0x0800cb01
 800a538:	3ff80000 	.word	0x3ff80000
 800a53c:	0800cc38 	.word	0x0800cc38
 800a540:	0800cba3 	.word	0x0800cba3
 800a544:	2501      	movs	r5, #1
 800a546:	2300      	movs	r3, #0
 800a548:	9306      	str	r3, [sp, #24]
 800a54a:	9508      	str	r5, [sp, #32]
 800a54c:	f04f 33ff 	mov.w	r3, #4294967295
 800a550:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a554:	2200      	movs	r2, #0
 800a556:	2312      	movs	r3, #18
 800a558:	e7b0      	b.n	800a4bc <_dtoa_r+0x26c>
 800a55a:	2301      	movs	r3, #1
 800a55c:	9308      	str	r3, [sp, #32]
 800a55e:	e7f5      	b.n	800a54c <_dtoa_r+0x2fc>
 800a560:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a562:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a566:	e7b8      	b.n	800a4da <_dtoa_r+0x28a>
 800a568:	3101      	adds	r1, #1
 800a56a:	6041      	str	r1, [r0, #4]
 800a56c:	0052      	lsls	r2, r2, #1
 800a56e:	e7b8      	b.n	800a4e2 <_dtoa_r+0x292>
 800a570:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a572:	9a01      	ldr	r2, [sp, #4]
 800a574:	601a      	str	r2, [r3, #0]
 800a576:	9b03      	ldr	r3, [sp, #12]
 800a578:	2b0e      	cmp	r3, #14
 800a57a:	f200 809d 	bhi.w	800a6b8 <_dtoa_r+0x468>
 800a57e:	2d00      	cmp	r5, #0
 800a580:	f000 809a 	beq.w	800a6b8 <_dtoa_r+0x468>
 800a584:	9b00      	ldr	r3, [sp, #0]
 800a586:	2b00      	cmp	r3, #0
 800a588:	dd32      	ble.n	800a5f0 <_dtoa_r+0x3a0>
 800a58a:	4ab7      	ldr	r2, [pc, #732]	; (800a868 <_dtoa_r+0x618>)
 800a58c:	f003 030f 	and.w	r3, r3, #15
 800a590:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a594:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a598:	9b00      	ldr	r3, [sp, #0]
 800a59a:	05d8      	lsls	r0, r3, #23
 800a59c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a5a0:	d516      	bpl.n	800a5d0 <_dtoa_r+0x380>
 800a5a2:	4bb2      	ldr	r3, [pc, #712]	; (800a86c <_dtoa_r+0x61c>)
 800a5a4:	ec51 0b19 	vmov	r0, r1, d9
 800a5a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a5ac:	f7f6 f94e 	bl	800084c <__aeabi_ddiv>
 800a5b0:	f007 070f 	and.w	r7, r7, #15
 800a5b4:	4682      	mov	sl, r0
 800a5b6:	468b      	mov	fp, r1
 800a5b8:	2503      	movs	r5, #3
 800a5ba:	4eac      	ldr	r6, [pc, #688]	; (800a86c <_dtoa_r+0x61c>)
 800a5bc:	b957      	cbnz	r7, 800a5d4 <_dtoa_r+0x384>
 800a5be:	4642      	mov	r2, r8
 800a5c0:	464b      	mov	r3, r9
 800a5c2:	4650      	mov	r0, sl
 800a5c4:	4659      	mov	r1, fp
 800a5c6:	f7f6 f941 	bl	800084c <__aeabi_ddiv>
 800a5ca:	4682      	mov	sl, r0
 800a5cc:	468b      	mov	fp, r1
 800a5ce:	e028      	b.n	800a622 <_dtoa_r+0x3d2>
 800a5d0:	2502      	movs	r5, #2
 800a5d2:	e7f2      	b.n	800a5ba <_dtoa_r+0x36a>
 800a5d4:	07f9      	lsls	r1, r7, #31
 800a5d6:	d508      	bpl.n	800a5ea <_dtoa_r+0x39a>
 800a5d8:	4640      	mov	r0, r8
 800a5da:	4649      	mov	r1, r9
 800a5dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a5e0:	f7f6 f80a 	bl	80005f8 <__aeabi_dmul>
 800a5e4:	3501      	adds	r5, #1
 800a5e6:	4680      	mov	r8, r0
 800a5e8:	4689      	mov	r9, r1
 800a5ea:	107f      	asrs	r7, r7, #1
 800a5ec:	3608      	adds	r6, #8
 800a5ee:	e7e5      	b.n	800a5bc <_dtoa_r+0x36c>
 800a5f0:	f000 809b 	beq.w	800a72a <_dtoa_r+0x4da>
 800a5f4:	9b00      	ldr	r3, [sp, #0]
 800a5f6:	4f9d      	ldr	r7, [pc, #628]	; (800a86c <_dtoa_r+0x61c>)
 800a5f8:	425e      	negs	r6, r3
 800a5fa:	4b9b      	ldr	r3, [pc, #620]	; (800a868 <_dtoa_r+0x618>)
 800a5fc:	f006 020f 	and.w	r2, r6, #15
 800a600:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a608:	ec51 0b19 	vmov	r0, r1, d9
 800a60c:	f7f5 fff4 	bl	80005f8 <__aeabi_dmul>
 800a610:	1136      	asrs	r6, r6, #4
 800a612:	4682      	mov	sl, r0
 800a614:	468b      	mov	fp, r1
 800a616:	2300      	movs	r3, #0
 800a618:	2502      	movs	r5, #2
 800a61a:	2e00      	cmp	r6, #0
 800a61c:	d17a      	bne.n	800a714 <_dtoa_r+0x4c4>
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d1d3      	bne.n	800a5ca <_dtoa_r+0x37a>
 800a622:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a624:	2b00      	cmp	r3, #0
 800a626:	f000 8082 	beq.w	800a72e <_dtoa_r+0x4de>
 800a62a:	4b91      	ldr	r3, [pc, #580]	; (800a870 <_dtoa_r+0x620>)
 800a62c:	2200      	movs	r2, #0
 800a62e:	4650      	mov	r0, sl
 800a630:	4659      	mov	r1, fp
 800a632:	f7f6 fa53 	bl	8000adc <__aeabi_dcmplt>
 800a636:	2800      	cmp	r0, #0
 800a638:	d079      	beq.n	800a72e <_dtoa_r+0x4de>
 800a63a:	9b03      	ldr	r3, [sp, #12]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d076      	beq.n	800a72e <_dtoa_r+0x4de>
 800a640:	9b02      	ldr	r3, [sp, #8]
 800a642:	2b00      	cmp	r3, #0
 800a644:	dd36      	ble.n	800a6b4 <_dtoa_r+0x464>
 800a646:	9b00      	ldr	r3, [sp, #0]
 800a648:	4650      	mov	r0, sl
 800a64a:	4659      	mov	r1, fp
 800a64c:	1e5f      	subs	r7, r3, #1
 800a64e:	2200      	movs	r2, #0
 800a650:	4b88      	ldr	r3, [pc, #544]	; (800a874 <_dtoa_r+0x624>)
 800a652:	f7f5 ffd1 	bl	80005f8 <__aeabi_dmul>
 800a656:	9e02      	ldr	r6, [sp, #8]
 800a658:	4682      	mov	sl, r0
 800a65a:	468b      	mov	fp, r1
 800a65c:	3501      	adds	r5, #1
 800a65e:	4628      	mov	r0, r5
 800a660:	f7f5 ff60 	bl	8000524 <__aeabi_i2d>
 800a664:	4652      	mov	r2, sl
 800a666:	465b      	mov	r3, fp
 800a668:	f7f5 ffc6 	bl	80005f8 <__aeabi_dmul>
 800a66c:	4b82      	ldr	r3, [pc, #520]	; (800a878 <_dtoa_r+0x628>)
 800a66e:	2200      	movs	r2, #0
 800a670:	f7f5 fe0c 	bl	800028c <__adddf3>
 800a674:	46d0      	mov	r8, sl
 800a676:	46d9      	mov	r9, fp
 800a678:	4682      	mov	sl, r0
 800a67a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a67e:	2e00      	cmp	r6, #0
 800a680:	d158      	bne.n	800a734 <_dtoa_r+0x4e4>
 800a682:	4b7e      	ldr	r3, [pc, #504]	; (800a87c <_dtoa_r+0x62c>)
 800a684:	2200      	movs	r2, #0
 800a686:	4640      	mov	r0, r8
 800a688:	4649      	mov	r1, r9
 800a68a:	f7f5 fdfd 	bl	8000288 <__aeabi_dsub>
 800a68e:	4652      	mov	r2, sl
 800a690:	465b      	mov	r3, fp
 800a692:	4680      	mov	r8, r0
 800a694:	4689      	mov	r9, r1
 800a696:	f7f6 fa3f 	bl	8000b18 <__aeabi_dcmpgt>
 800a69a:	2800      	cmp	r0, #0
 800a69c:	f040 8295 	bne.w	800abca <_dtoa_r+0x97a>
 800a6a0:	4652      	mov	r2, sl
 800a6a2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a6a6:	4640      	mov	r0, r8
 800a6a8:	4649      	mov	r1, r9
 800a6aa:	f7f6 fa17 	bl	8000adc <__aeabi_dcmplt>
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	f040 8289 	bne.w	800abc6 <_dtoa_r+0x976>
 800a6b4:	ec5b ab19 	vmov	sl, fp, d9
 800a6b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	f2c0 8148 	blt.w	800a950 <_dtoa_r+0x700>
 800a6c0:	9a00      	ldr	r2, [sp, #0]
 800a6c2:	2a0e      	cmp	r2, #14
 800a6c4:	f300 8144 	bgt.w	800a950 <_dtoa_r+0x700>
 800a6c8:	4b67      	ldr	r3, [pc, #412]	; (800a868 <_dtoa_r+0x618>)
 800a6ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	f280 80d5 	bge.w	800a884 <_dtoa_r+0x634>
 800a6da:	9b03      	ldr	r3, [sp, #12]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	f300 80d1 	bgt.w	800a884 <_dtoa_r+0x634>
 800a6e2:	f040 826f 	bne.w	800abc4 <_dtoa_r+0x974>
 800a6e6:	4b65      	ldr	r3, [pc, #404]	; (800a87c <_dtoa_r+0x62c>)
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	4640      	mov	r0, r8
 800a6ec:	4649      	mov	r1, r9
 800a6ee:	f7f5 ff83 	bl	80005f8 <__aeabi_dmul>
 800a6f2:	4652      	mov	r2, sl
 800a6f4:	465b      	mov	r3, fp
 800a6f6:	f7f6 fa05 	bl	8000b04 <__aeabi_dcmpge>
 800a6fa:	9e03      	ldr	r6, [sp, #12]
 800a6fc:	4637      	mov	r7, r6
 800a6fe:	2800      	cmp	r0, #0
 800a700:	f040 8245 	bne.w	800ab8e <_dtoa_r+0x93e>
 800a704:	9d01      	ldr	r5, [sp, #4]
 800a706:	2331      	movs	r3, #49	; 0x31
 800a708:	f805 3b01 	strb.w	r3, [r5], #1
 800a70c:	9b00      	ldr	r3, [sp, #0]
 800a70e:	3301      	adds	r3, #1
 800a710:	9300      	str	r3, [sp, #0]
 800a712:	e240      	b.n	800ab96 <_dtoa_r+0x946>
 800a714:	07f2      	lsls	r2, r6, #31
 800a716:	d505      	bpl.n	800a724 <_dtoa_r+0x4d4>
 800a718:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a71c:	f7f5 ff6c 	bl	80005f8 <__aeabi_dmul>
 800a720:	3501      	adds	r5, #1
 800a722:	2301      	movs	r3, #1
 800a724:	1076      	asrs	r6, r6, #1
 800a726:	3708      	adds	r7, #8
 800a728:	e777      	b.n	800a61a <_dtoa_r+0x3ca>
 800a72a:	2502      	movs	r5, #2
 800a72c:	e779      	b.n	800a622 <_dtoa_r+0x3d2>
 800a72e:	9f00      	ldr	r7, [sp, #0]
 800a730:	9e03      	ldr	r6, [sp, #12]
 800a732:	e794      	b.n	800a65e <_dtoa_r+0x40e>
 800a734:	9901      	ldr	r1, [sp, #4]
 800a736:	4b4c      	ldr	r3, [pc, #304]	; (800a868 <_dtoa_r+0x618>)
 800a738:	4431      	add	r1, r6
 800a73a:	910d      	str	r1, [sp, #52]	; 0x34
 800a73c:	9908      	ldr	r1, [sp, #32]
 800a73e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a742:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a746:	2900      	cmp	r1, #0
 800a748:	d043      	beq.n	800a7d2 <_dtoa_r+0x582>
 800a74a:	494d      	ldr	r1, [pc, #308]	; (800a880 <_dtoa_r+0x630>)
 800a74c:	2000      	movs	r0, #0
 800a74e:	f7f6 f87d 	bl	800084c <__aeabi_ddiv>
 800a752:	4652      	mov	r2, sl
 800a754:	465b      	mov	r3, fp
 800a756:	f7f5 fd97 	bl	8000288 <__aeabi_dsub>
 800a75a:	9d01      	ldr	r5, [sp, #4]
 800a75c:	4682      	mov	sl, r0
 800a75e:	468b      	mov	fp, r1
 800a760:	4649      	mov	r1, r9
 800a762:	4640      	mov	r0, r8
 800a764:	f7f6 f9f8 	bl	8000b58 <__aeabi_d2iz>
 800a768:	4606      	mov	r6, r0
 800a76a:	f7f5 fedb 	bl	8000524 <__aeabi_i2d>
 800a76e:	4602      	mov	r2, r0
 800a770:	460b      	mov	r3, r1
 800a772:	4640      	mov	r0, r8
 800a774:	4649      	mov	r1, r9
 800a776:	f7f5 fd87 	bl	8000288 <__aeabi_dsub>
 800a77a:	3630      	adds	r6, #48	; 0x30
 800a77c:	f805 6b01 	strb.w	r6, [r5], #1
 800a780:	4652      	mov	r2, sl
 800a782:	465b      	mov	r3, fp
 800a784:	4680      	mov	r8, r0
 800a786:	4689      	mov	r9, r1
 800a788:	f7f6 f9a8 	bl	8000adc <__aeabi_dcmplt>
 800a78c:	2800      	cmp	r0, #0
 800a78e:	d163      	bne.n	800a858 <_dtoa_r+0x608>
 800a790:	4642      	mov	r2, r8
 800a792:	464b      	mov	r3, r9
 800a794:	4936      	ldr	r1, [pc, #216]	; (800a870 <_dtoa_r+0x620>)
 800a796:	2000      	movs	r0, #0
 800a798:	f7f5 fd76 	bl	8000288 <__aeabi_dsub>
 800a79c:	4652      	mov	r2, sl
 800a79e:	465b      	mov	r3, fp
 800a7a0:	f7f6 f99c 	bl	8000adc <__aeabi_dcmplt>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	f040 80b5 	bne.w	800a914 <_dtoa_r+0x6c4>
 800a7aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7ac:	429d      	cmp	r5, r3
 800a7ae:	d081      	beq.n	800a6b4 <_dtoa_r+0x464>
 800a7b0:	4b30      	ldr	r3, [pc, #192]	; (800a874 <_dtoa_r+0x624>)
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	4650      	mov	r0, sl
 800a7b6:	4659      	mov	r1, fp
 800a7b8:	f7f5 ff1e 	bl	80005f8 <__aeabi_dmul>
 800a7bc:	4b2d      	ldr	r3, [pc, #180]	; (800a874 <_dtoa_r+0x624>)
 800a7be:	4682      	mov	sl, r0
 800a7c0:	468b      	mov	fp, r1
 800a7c2:	4640      	mov	r0, r8
 800a7c4:	4649      	mov	r1, r9
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	f7f5 ff16 	bl	80005f8 <__aeabi_dmul>
 800a7cc:	4680      	mov	r8, r0
 800a7ce:	4689      	mov	r9, r1
 800a7d0:	e7c6      	b.n	800a760 <_dtoa_r+0x510>
 800a7d2:	4650      	mov	r0, sl
 800a7d4:	4659      	mov	r1, fp
 800a7d6:	f7f5 ff0f 	bl	80005f8 <__aeabi_dmul>
 800a7da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7dc:	9d01      	ldr	r5, [sp, #4]
 800a7de:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7e0:	4682      	mov	sl, r0
 800a7e2:	468b      	mov	fp, r1
 800a7e4:	4649      	mov	r1, r9
 800a7e6:	4640      	mov	r0, r8
 800a7e8:	f7f6 f9b6 	bl	8000b58 <__aeabi_d2iz>
 800a7ec:	4606      	mov	r6, r0
 800a7ee:	f7f5 fe99 	bl	8000524 <__aeabi_i2d>
 800a7f2:	3630      	adds	r6, #48	; 0x30
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	460b      	mov	r3, r1
 800a7f8:	4640      	mov	r0, r8
 800a7fa:	4649      	mov	r1, r9
 800a7fc:	f7f5 fd44 	bl	8000288 <__aeabi_dsub>
 800a800:	f805 6b01 	strb.w	r6, [r5], #1
 800a804:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a806:	429d      	cmp	r5, r3
 800a808:	4680      	mov	r8, r0
 800a80a:	4689      	mov	r9, r1
 800a80c:	f04f 0200 	mov.w	r2, #0
 800a810:	d124      	bne.n	800a85c <_dtoa_r+0x60c>
 800a812:	4b1b      	ldr	r3, [pc, #108]	; (800a880 <_dtoa_r+0x630>)
 800a814:	4650      	mov	r0, sl
 800a816:	4659      	mov	r1, fp
 800a818:	f7f5 fd38 	bl	800028c <__adddf3>
 800a81c:	4602      	mov	r2, r0
 800a81e:	460b      	mov	r3, r1
 800a820:	4640      	mov	r0, r8
 800a822:	4649      	mov	r1, r9
 800a824:	f7f6 f978 	bl	8000b18 <__aeabi_dcmpgt>
 800a828:	2800      	cmp	r0, #0
 800a82a:	d173      	bne.n	800a914 <_dtoa_r+0x6c4>
 800a82c:	4652      	mov	r2, sl
 800a82e:	465b      	mov	r3, fp
 800a830:	4913      	ldr	r1, [pc, #76]	; (800a880 <_dtoa_r+0x630>)
 800a832:	2000      	movs	r0, #0
 800a834:	f7f5 fd28 	bl	8000288 <__aeabi_dsub>
 800a838:	4602      	mov	r2, r0
 800a83a:	460b      	mov	r3, r1
 800a83c:	4640      	mov	r0, r8
 800a83e:	4649      	mov	r1, r9
 800a840:	f7f6 f94c 	bl	8000adc <__aeabi_dcmplt>
 800a844:	2800      	cmp	r0, #0
 800a846:	f43f af35 	beq.w	800a6b4 <_dtoa_r+0x464>
 800a84a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a84c:	1e6b      	subs	r3, r5, #1
 800a84e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a850:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a854:	2b30      	cmp	r3, #48	; 0x30
 800a856:	d0f8      	beq.n	800a84a <_dtoa_r+0x5fa>
 800a858:	9700      	str	r7, [sp, #0]
 800a85a:	e049      	b.n	800a8f0 <_dtoa_r+0x6a0>
 800a85c:	4b05      	ldr	r3, [pc, #20]	; (800a874 <_dtoa_r+0x624>)
 800a85e:	f7f5 fecb 	bl	80005f8 <__aeabi_dmul>
 800a862:	4680      	mov	r8, r0
 800a864:	4689      	mov	r9, r1
 800a866:	e7bd      	b.n	800a7e4 <_dtoa_r+0x594>
 800a868:	0800cc38 	.word	0x0800cc38
 800a86c:	0800cc10 	.word	0x0800cc10
 800a870:	3ff00000 	.word	0x3ff00000
 800a874:	40240000 	.word	0x40240000
 800a878:	401c0000 	.word	0x401c0000
 800a87c:	40140000 	.word	0x40140000
 800a880:	3fe00000 	.word	0x3fe00000
 800a884:	9d01      	ldr	r5, [sp, #4]
 800a886:	4656      	mov	r6, sl
 800a888:	465f      	mov	r7, fp
 800a88a:	4642      	mov	r2, r8
 800a88c:	464b      	mov	r3, r9
 800a88e:	4630      	mov	r0, r6
 800a890:	4639      	mov	r1, r7
 800a892:	f7f5 ffdb 	bl	800084c <__aeabi_ddiv>
 800a896:	f7f6 f95f 	bl	8000b58 <__aeabi_d2iz>
 800a89a:	4682      	mov	sl, r0
 800a89c:	f7f5 fe42 	bl	8000524 <__aeabi_i2d>
 800a8a0:	4642      	mov	r2, r8
 800a8a2:	464b      	mov	r3, r9
 800a8a4:	f7f5 fea8 	bl	80005f8 <__aeabi_dmul>
 800a8a8:	4602      	mov	r2, r0
 800a8aa:	460b      	mov	r3, r1
 800a8ac:	4630      	mov	r0, r6
 800a8ae:	4639      	mov	r1, r7
 800a8b0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a8b4:	f7f5 fce8 	bl	8000288 <__aeabi_dsub>
 800a8b8:	f805 6b01 	strb.w	r6, [r5], #1
 800a8bc:	9e01      	ldr	r6, [sp, #4]
 800a8be:	9f03      	ldr	r7, [sp, #12]
 800a8c0:	1bae      	subs	r6, r5, r6
 800a8c2:	42b7      	cmp	r7, r6
 800a8c4:	4602      	mov	r2, r0
 800a8c6:	460b      	mov	r3, r1
 800a8c8:	d135      	bne.n	800a936 <_dtoa_r+0x6e6>
 800a8ca:	f7f5 fcdf 	bl	800028c <__adddf3>
 800a8ce:	4642      	mov	r2, r8
 800a8d0:	464b      	mov	r3, r9
 800a8d2:	4606      	mov	r6, r0
 800a8d4:	460f      	mov	r7, r1
 800a8d6:	f7f6 f91f 	bl	8000b18 <__aeabi_dcmpgt>
 800a8da:	b9d0      	cbnz	r0, 800a912 <_dtoa_r+0x6c2>
 800a8dc:	4642      	mov	r2, r8
 800a8de:	464b      	mov	r3, r9
 800a8e0:	4630      	mov	r0, r6
 800a8e2:	4639      	mov	r1, r7
 800a8e4:	f7f6 f8f0 	bl	8000ac8 <__aeabi_dcmpeq>
 800a8e8:	b110      	cbz	r0, 800a8f0 <_dtoa_r+0x6a0>
 800a8ea:	f01a 0f01 	tst.w	sl, #1
 800a8ee:	d110      	bne.n	800a912 <_dtoa_r+0x6c2>
 800a8f0:	4620      	mov	r0, r4
 800a8f2:	ee18 1a10 	vmov	r1, s16
 800a8f6:	f000 fae5 	bl	800aec4 <_Bfree>
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	9800      	ldr	r0, [sp, #0]
 800a8fe:	702b      	strb	r3, [r5, #0]
 800a900:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a902:	3001      	adds	r0, #1
 800a904:	6018      	str	r0, [r3, #0]
 800a906:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a908:	2b00      	cmp	r3, #0
 800a90a:	f43f acf1 	beq.w	800a2f0 <_dtoa_r+0xa0>
 800a90e:	601d      	str	r5, [r3, #0]
 800a910:	e4ee      	b.n	800a2f0 <_dtoa_r+0xa0>
 800a912:	9f00      	ldr	r7, [sp, #0]
 800a914:	462b      	mov	r3, r5
 800a916:	461d      	mov	r5, r3
 800a918:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a91c:	2a39      	cmp	r2, #57	; 0x39
 800a91e:	d106      	bne.n	800a92e <_dtoa_r+0x6de>
 800a920:	9a01      	ldr	r2, [sp, #4]
 800a922:	429a      	cmp	r2, r3
 800a924:	d1f7      	bne.n	800a916 <_dtoa_r+0x6c6>
 800a926:	9901      	ldr	r1, [sp, #4]
 800a928:	2230      	movs	r2, #48	; 0x30
 800a92a:	3701      	adds	r7, #1
 800a92c:	700a      	strb	r2, [r1, #0]
 800a92e:	781a      	ldrb	r2, [r3, #0]
 800a930:	3201      	adds	r2, #1
 800a932:	701a      	strb	r2, [r3, #0]
 800a934:	e790      	b.n	800a858 <_dtoa_r+0x608>
 800a936:	4ba6      	ldr	r3, [pc, #664]	; (800abd0 <_dtoa_r+0x980>)
 800a938:	2200      	movs	r2, #0
 800a93a:	f7f5 fe5d 	bl	80005f8 <__aeabi_dmul>
 800a93e:	2200      	movs	r2, #0
 800a940:	2300      	movs	r3, #0
 800a942:	4606      	mov	r6, r0
 800a944:	460f      	mov	r7, r1
 800a946:	f7f6 f8bf 	bl	8000ac8 <__aeabi_dcmpeq>
 800a94a:	2800      	cmp	r0, #0
 800a94c:	d09d      	beq.n	800a88a <_dtoa_r+0x63a>
 800a94e:	e7cf      	b.n	800a8f0 <_dtoa_r+0x6a0>
 800a950:	9a08      	ldr	r2, [sp, #32]
 800a952:	2a00      	cmp	r2, #0
 800a954:	f000 80d7 	beq.w	800ab06 <_dtoa_r+0x8b6>
 800a958:	9a06      	ldr	r2, [sp, #24]
 800a95a:	2a01      	cmp	r2, #1
 800a95c:	f300 80ba 	bgt.w	800aad4 <_dtoa_r+0x884>
 800a960:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a962:	2a00      	cmp	r2, #0
 800a964:	f000 80b2 	beq.w	800aacc <_dtoa_r+0x87c>
 800a968:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a96c:	9e07      	ldr	r6, [sp, #28]
 800a96e:	9d04      	ldr	r5, [sp, #16]
 800a970:	9a04      	ldr	r2, [sp, #16]
 800a972:	441a      	add	r2, r3
 800a974:	9204      	str	r2, [sp, #16]
 800a976:	9a05      	ldr	r2, [sp, #20]
 800a978:	2101      	movs	r1, #1
 800a97a:	441a      	add	r2, r3
 800a97c:	4620      	mov	r0, r4
 800a97e:	9205      	str	r2, [sp, #20]
 800a980:	f000 fb58 	bl	800b034 <__i2b>
 800a984:	4607      	mov	r7, r0
 800a986:	2d00      	cmp	r5, #0
 800a988:	dd0c      	ble.n	800a9a4 <_dtoa_r+0x754>
 800a98a:	9b05      	ldr	r3, [sp, #20]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	dd09      	ble.n	800a9a4 <_dtoa_r+0x754>
 800a990:	42ab      	cmp	r3, r5
 800a992:	9a04      	ldr	r2, [sp, #16]
 800a994:	bfa8      	it	ge
 800a996:	462b      	movge	r3, r5
 800a998:	1ad2      	subs	r2, r2, r3
 800a99a:	9204      	str	r2, [sp, #16]
 800a99c:	9a05      	ldr	r2, [sp, #20]
 800a99e:	1aed      	subs	r5, r5, r3
 800a9a0:	1ad3      	subs	r3, r2, r3
 800a9a2:	9305      	str	r3, [sp, #20]
 800a9a4:	9b07      	ldr	r3, [sp, #28]
 800a9a6:	b31b      	cbz	r3, 800a9f0 <_dtoa_r+0x7a0>
 800a9a8:	9b08      	ldr	r3, [sp, #32]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	f000 80af 	beq.w	800ab0e <_dtoa_r+0x8be>
 800a9b0:	2e00      	cmp	r6, #0
 800a9b2:	dd13      	ble.n	800a9dc <_dtoa_r+0x78c>
 800a9b4:	4639      	mov	r1, r7
 800a9b6:	4632      	mov	r2, r6
 800a9b8:	4620      	mov	r0, r4
 800a9ba:	f000 fbfb 	bl	800b1b4 <__pow5mult>
 800a9be:	ee18 2a10 	vmov	r2, s16
 800a9c2:	4601      	mov	r1, r0
 800a9c4:	4607      	mov	r7, r0
 800a9c6:	4620      	mov	r0, r4
 800a9c8:	f000 fb4a 	bl	800b060 <__multiply>
 800a9cc:	ee18 1a10 	vmov	r1, s16
 800a9d0:	4680      	mov	r8, r0
 800a9d2:	4620      	mov	r0, r4
 800a9d4:	f000 fa76 	bl	800aec4 <_Bfree>
 800a9d8:	ee08 8a10 	vmov	s16, r8
 800a9dc:	9b07      	ldr	r3, [sp, #28]
 800a9de:	1b9a      	subs	r2, r3, r6
 800a9e0:	d006      	beq.n	800a9f0 <_dtoa_r+0x7a0>
 800a9e2:	ee18 1a10 	vmov	r1, s16
 800a9e6:	4620      	mov	r0, r4
 800a9e8:	f000 fbe4 	bl	800b1b4 <__pow5mult>
 800a9ec:	ee08 0a10 	vmov	s16, r0
 800a9f0:	2101      	movs	r1, #1
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	f000 fb1e 	bl	800b034 <__i2b>
 800a9f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	4606      	mov	r6, r0
 800a9fe:	f340 8088 	ble.w	800ab12 <_dtoa_r+0x8c2>
 800aa02:	461a      	mov	r2, r3
 800aa04:	4601      	mov	r1, r0
 800aa06:	4620      	mov	r0, r4
 800aa08:	f000 fbd4 	bl	800b1b4 <__pow5mult>
 800aa0c:	9b06      	ldr	r3, [sp, #24]
 800aa0e:	2b01      	cmp	r3, #1
 800aa10:	4606      	mov	r6, r0
 800aa12:	f340 8081 	ble.w	800ab18 <_dtoa_r+0x8c8>
 800aa16:	f04f 0800 	mov.w	r8, #0
 800aa1a:	6933      	ldr	r3, [r6, #16]
 800aa1c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aa20:	6918      	ldr	r0, [r3, #16]
 800aa22:	f000 fab7 	bl	800af94 <__hi0bits>
 800aa26:	f1c0 0020 	rsb	r0, r0, #32
 800aa2a:	9b05      	ldr	r3, [sp, #20]
 800aa2c:	4418      	add	r0, r3
 800aa2e:	f010 001f 	ands.w	r0, r0, #31
 800aa32:	f000 8092 	beq.w	800ab5a <_dtoa_r+0x90a>
 800aa36:	f1c0 0320 	rsb	r3, r0, #32
 800aa3a:	2b04      	cmp	r3, #4
 800aa3c:	f340 808a 	ble.w	800ab54 <_dtoa_r+0x904>
 800aa40:	f1c0 001c 	rsb	r0, r0, #28
 800aa44:	9b04      	ldr	r3, [sp, #16]
 800aa46:	4403      	add	r3, r0
 800aa48:	9304      	str	r3, [sp, #16]
 800aa4a:	9b05      	ldr	r3, [sp, #20]
 800aa4c:	4403      	add	r3, r0
 800aa4e:	4405      	add	r5, r0
 800aa50:	9305      	str	r3, [sp, #20]
 800aa52:	9b04      	ldr	r3, [sp, #16]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	dd07      	ble.n	800aa68 <_dtoa_r+0x818>
 800aa58:	ee18 1a10 	vmov	r1, s16
 800aa5c:	461a      	mov	r2, r3
 800aa5e:	4620      	mov	r0, r4
 800aa60:	f000 fc02 	bl	800b268 <__lshift>
 800aa64:	ee08 0a10 	vmov	s16, r0
 800aa68:	9b05      	ldr	r3, [sp, #20]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	dd05      	ble.n	800aa7a <_dtoa_r+0x82a>
 800aa6e:	4631      	mov	r1, r6
 800aa70:	461a      	mov	r2, r3
 800aa72:	4620      	mov	r0, r4
 800aa74:	f000 fbf8 	bl	800b268 <__lshift>
 800aa78:	4606      	mov	r6, r0
 800aa7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d06e      	beq.n	800ab5e <_dtoa_r+0x90e>
 800aa80:	ee18 0a10 	vmov	r0, s16
 800aa84:	4631      	mov	r1, r6
 800aa86:	f000 fc5f 	bl	800b348 <__mcmp>
 800aa8a:	2800      	cmp	r0, #0
 800aa8c:	da67      	bge.n	800ab5e <_dtoa_r+0x90e>
 800aa8e:	9b00      	ldr	r3, [sp, #0]
 800aa90:	3b01      	subs	r3, #1
 800aa92:	ee18 1a10 	vmov	r1, s16
 800aa96:	9300      	str	r3, [sp, #0]
 800aa98:	220a      	movs	r2, #10
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	4620      	mov	r0, r4
 800aa9e:	f000 fa33 	bl	800af08 <__multadd>
 800aaa2:	9b08      	ldr	r3, [sp, #32]
 800aaa4:	ee08 0a10 	vmov	s16, r0
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	f000 81b1 	beq.w	800ae10 <_dtoa_r+0xbc0>
 800aaae:	2300      	movs	r3, #0
 800aab0:	4639      	mov	r1, r7
 800aab2:	220a      	movs	r2, #10
 800aab4:	4620      	mov	r0, r4
 800aab6:	f000 fa27 	bl	800af08 <__multadd>
 800aaba:	9b02      	ldr	r3, [sp, #8]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	4607      	mov	r7, r0
 800aac0:	f300 808e 	bgt.w	800abe0 <_dtoa_r+0x990>
 800aac4:	9b06      	ldr	r3, [sp, #24]
 800aac6:	2b02      	cmp	r3, #2
 800aac8:	dc51      	bgt.n	800ab6e <_dtoa_r+0x91e>
 800aaca:	e089      	b.n	800abe0 <_dtoa_r+0x990>
 800aacc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aace:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aad2:	e74b      	b.n	800a96c <_dtoa_r+0x71c>
 800aad4:	9b03      	ldr	r3, [sp, #12]
 800aad6:	1e5e      	subs	r6, r3, #1
 800aad8:	9b07      	ldr	r3, [sp, #28]
 800aada:	42b3      	cmp	r3, r6
 800aadc:	bfbf      	itttt	lt
 800aade:	9b07      	ldrlt	r3, [sp, #28]
 800aae0:	9607      	strlt	r6, [sp, #28]
 800aae2:	1af2      	sublt	r2, r6, r3
 800aae4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aae6:	bfb6      	itet	lt
 800aae8:	189b      	addlt	r3, r3, r2
 800aaea:	1b9e      	subge	r6, r3, r6
 800aaec:	930a      	strlt	r3, [sp, #40]	; 0x28
 800aaee:	9b03      	ldr	r3, [sp, #12]
 800aaf0:	bfb8      	it	lt
 800aaf2:	2600      	movlt	r6, #0
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	bfb7      	itett	lt
 800aaf8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800aafc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ab00:	1a9d      	sublt	r5, r3, r2
 800ab02:	2300      	movlt	r3, #0
 800ab04:	e734      	b.n	800a970 <_dtoa_r+0x720>
 800ab06:	9e07      	ldr	r6, [sp, #28]
 800ab08:	9d04      	ldr	r5, [sp, #16]
 800ab0a:	9f08      	ldr	r7, [sp, #32]
 800ab0c:	e73b      	b.n	800a986 <_dtoa_r+0x736>
 800ab0e:	9a07      	ldr	r2, [sp, #28]
 800ab10:	e767      	b.n	800a9e2 <_dtoa_r+0x792>
 800ab12:	9b06      	ldr	r3, [sp, #24]
 800ab14:	2b01      	cmp	r3, #1
 800ab16:	dc18      	bgt.n	800ab4a <_dtoa_r+0x8fa>
 800ab18:	f1ba 0f00 	cmp.w	sl, #0
 800ab1c:	d115      	bne.n	800ab4a <_dtoa_r+0x8fa>
 800ab1e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab22:	b993      	cbnz	r3, 800ab4a <_dtoa_r+0x8fa>
 800ab24:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ab28:	0d1b      	lsrs	r3, r3, #20
 800ab2a:	051b      	lsls	r3, r3, #20
 800ab2c:	b183      	cbz	r3, 800ab50 <_dtoa_r+0x900>
 800ab2e:	9b04      	ldr	r3, [sp, #16]
 800ab30:	3301      	adds	r3, #1
 800ab32:	9304      	str	r3, [sp, #16]
 800ab34:	9b05      	ldr	r3, [sp, #20]
 800ab36:	3301      	adds	r3, #1
 800ab38:	9305      	str	r3, [sp, #20]
 800ab3a:	f04f 0801 	mov.w	r8, #1
 800ab3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	f47f af6a 	bne.w	800aa1a <_dtoa_r+0x7ca>
 800ab46:	2001      	movs	r0, #1
 800ab48:	e76f      	b.n	800aa2a <_dtoa_r+0x7da>
 800ab4a:	f04f 0800 	mov.w	r8, #0
 800ab4e:	e7f6      	b.n	800ab3e <_dtoa_r+0x8ee>
 800ab50:	4698      	mov	r8, r3
 800ab52:	e7f4      	b.n	800ab3e <_dtoa_r+0x8ee>
 800ab54:	f43f af7d 	beq.w	800aa52 <_dtoa_r+0x802>
 800ab58:	4618      	mov	r0, r3
 800ab5a:	301c      	adds	r0, #28
 800ab5c:	e772      	b.n	800aa44 <_dtoa_r+0x7f4>
 800ab5e:	9b03      	ldr	r3, [sp, #12]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	dc37      	bgt.n	800abd4 <_dtoa_r+0x984>
 800ab64:	9b06      	ldr	r3, [sp, #24]
 800ab66:	2b02      	cmp	r3, #2
 800ab68:	dd34      	ble.n	800abd4 <_dtoa_r+0x984>
 800ab6a:	9b03      	ldr	r3, [sp, #12]
 800ab6c:	9302      	str	r3, [sp, #8]
 800ab6e:	9b02      	ldr	r3, [sp, #8]
 800ab70:	b96b      	cbnz	r3, 800ab8e <_dtoa_r+0x93e>
 800ab72:	4631      	mov	r1, r6
 800ab74:	2205      	movs	r2, #5
 800ab76:	4620      	mov	r0, r4
 800ab78:	f000 f9c6 	bl	800af08 <__multadd>
 800ab7c:	4601      	mov	r1, r0
 800ab7e:	4606      	mov	r6, r0
 800ab80:	ee18 0a10 	vmov	r0, s16
 800ab84:	f000 fbe0 	bl	800b348 <__mcmp>
 800ab88:	2800      	cmp	r0, #0
 800ab8a:	f73f adbb 	bgt.w	800a704 <_dtoa_r+0x4b4>
 800ab8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab90:	9d01      	ldr	r5, [sp, #4]
 800ab92:	43db      	mvns	r3, r3
 800ab94:	9300      	str	r3, [sp, #0]
 800ab96:	f04f 0800 	mov.w	r8, #0
 800ab9a:	4631      	mov	r1, r6
 800ab9c:	4620      	mov	r0, r4
 800ab9e:	f000 f991 	bl	800aec4 <_Bfree>
 800aba2:	2f00      	cmp	r7, #0
 800aba4:	f43f aea4 	beq.w	800a8f0 <_dtoa_r+0x6a0>
 800aba8:	f1b8 0f00 	cmp.w	r8, #0
 800abac:	d005      	beq.n	800abba <_dtoa_r+0x96a>
 800abae:	45b8      	cmp	r8, r7
 800abb0:	d003      	beq.n	800abba <_dtoa_r+0x96a>
 800abb2:	4641      	mov	r1, r8
 800abb4:	4620      	mov	r0, r4
 800abb6:	f000 f985 	bl	800aec4 <_Bfree>
 800abba:	4639      	mov	r1, r7
 800abbc:	4620      	mov	r0, r4
 800abbe:	f000 f981 	bl	800aec4 <_Bfree>
 800abc2:	e695      	b.n	800a8f0 <_dtoa_r+0x6a0>
 800abc4:	2600      	movs	r6, #0
 800abc6:	4637      	mov	r7, r6
 800abc8:	e7e1      	b.n	800ab8e <_dtoa_r+0x93e>
 800abca:	9700      	str	r7, [sp, #0]
 800abcc:	4637      	mov	r7, r6
 800abce:	e599      	b.n	800a704 <_dtoa_r+0x4b4>
 800abd0:	40240000 	.word	0x40240000
 800abd4:	9b08      	ldr	r3, [sp, #32]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	f000 80ca 	beq.w	800ad70 <_dtoa_r+0xb20>
 800abdc:	9b03      	ldr	r3, [sp, #12]
 800abde:	9302      	str	r3, [sp, #8]
 800abe0:	2d00      	cmp	r5, #0
 800abe2:	dd05      	ble.n	800abf0 <_dtoa_r+0x9a0>
 800abe4:	4639      	mov	r1, r7
 800abe6:	462a      	mov	r2, r5
 800abe8:	4620      	mov	r0, r4
 800abea:	f000 fb3d 	bl	800b268 <__lshift>
 800abee:	4607      	mov	r7, r0
 800abf0:	f1b8 0f00 	cmp.w	r8, #0
 800abf4:	d05b      	beq.n	800acae <_dtoa_r+0xa5e>
 800abf6:	6879      	ldr	r1, [r7, #4]
 800abf8:	4620      	mov	r0, r4
 800abfa:	f000 f923 	bl	800ae44 <_Balloc>
 800abfe:	4605      	mov	r5, r0
 800ac00:	b928      	cbnz	r0, 800ac0e <_dtoa_r+0x9be>
 800ac02:	4b87      	ldr	r3, [pc, #540]	; (800ae20 <_dtoa_r+0xbd0>)
 800ac04:	4602      	mov	r2, r0
 800ac06:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ac0a:	f7ff bb3b 	b.w	800a284 <_dtoa_r+0x34>
 800ac0e:	693a      	ldr	r2, [r7, #16]
 800ac10:	3202      	adds	r2, #2
 800ac12:	0092      	lsls	r2, r2, #2
 800ac14:	f107 010c 	add.w	r1, r7, #12
 800ac18:	300c      	adds	r0, #12
 800ac1a:	f7fe fe0b 	bl	8009834 <memcpy>
 800ac1e:	2201      	movs	r2, #1
 800ac20:	4629      	mov	r1, r5
 800ac22:	4620      	mov	r0, r4
 800ac24:	f000 fb20 	bl	800b268 <__lshift>
 800ac28:	9b01      	ldr	r3, [sp, #4]
 800ac2a:	f103 0901 	add.w	r9, r3, #1
 800ac2e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ac32:	4413      	add	r3, r2
 800ac34:	9305      	str	r3, [sp, #20]
 800ac36:	f00a 0301 	and.w	r3, sl, #1
 800ac3a:	46b8      	mov	r8, r7
 800ac3c:	9304      	str	r3, [sp, #16]
 800ac3e:	4607      	mov	r7, r0
 800ac40:	4631      	mov	r1, r6
 800ac42:	ee18 0a10 	vmov	r0, s16
 800ac46:	f7ff fa75 	bl	800a134 <quorem>
 800ac4a:	4641      	mov	r1, r8
 800ac4c:	9002      	str	r0, [sp, #8]
 800ac4e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ac52:	ee18 0a10 	vmov	r0, s16
 800ac56:	f000 fb77 	bl	800b348 <__mcmp>
 800ac5a:	463a      	mov	r2, r7
 800ac5c:	9003      	str	r0, [sp, #12]
 800ac5e:	4631      	mov	r1, r6
 800ac60:	4620      	mov	r0, r4
 800ac62:	f000 fb8d 	bl	800b380 <__mdiff>
 800ac66:	68c2      	ldr	r2, [r0, #12]
 800ac68:	f109 3bff 	add.w	fp, r9, #4294967295
 800ac6c:	4605      	mov	r5, r0
 800ac6e:	bb02      	cbnz	r2, 800acb2 <_dtoa_r+0xa62>
 800ac70:	4601      	mov	r1, r0
 800ac72:	ee18 0a10 	vmov	r0, s16
 800ac76:	f000 fb67 	bl	800b348 <__mcmp>
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	4629      	mov	r1, r5
 800ac7e:	4620      	mov	r0, r4
 800ac80:	9207      	str	r2, [sp, #28]
 800ac82:	f000 f91f 	bl	800aec4 <_Bfree>
 800ac86:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ac8a:	ea43 0102 	orr.w	r1, r3, r2
 800ac8e:	9b04      	ldr	r3, [sp, #16]
 800ac90:	430b      	orrs	r3, r1
 800ac92:	464d      	mov	r5, r9
 800ac94:	d10f      	bne.n	800acb6 <_dtoa_r+0xa66>
 800ac96:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac9a:	d02a      	beq.n	800acf2 <_dtoa_r+0xaa2>
 800ac9c:	9b03      	ldr	r3, [sp, #12]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	dd02      	ble.n	800aca8 <_dtoa_r+0xa58>
 800aca2:	9b02      	ldr	r3, [sp, #8]
 800aca4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800aca8:	f88b a000 	strb.w	sl, [fp]
 800acac:	e775      	b.n	800ab9a <_dtoa_r+0x94a>
 800acae:	4638      	mov	r0, r7
 800acb0:	e7ba      	b.n	800ac28 <_dtoa_r+0x9d8>
 800acb2:	2201      	movs	r2, #1
 800acb4:	e7e2      	b.n	800ac7c <_dtoa_r+0xa2c>
 800acb6:	9b03      	ldr	r3, [sp, #12]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	db04      	blt.n	800acc6 <_dtoa_r+0xa76>
 800acbc:	9906      	ldr	r1, [sp, #24]
 800acbe:	430b      	orrs	r3, r1
 800acc0:	9904      	ldr	r1, [sp, #16]
 800acc2:	430b      	orrs	r3, r1
 800acc4:	d122      	bne.n	800ad0c <_dtoa_r+0xabc>
 800acc6:	2a00      	cmp	r2, #0
 800acc8:	ddee      	ble.n	800aca8 <_dtoa_r+0xa58>
 800acca:	ee18 1a10 	vmov	r1, s16
 800acce:	2201      	movs	r2, #1
 800acd0:	4620      	mov	r0, r4
 800acd2:	f000 fac9 	bl	800b268 <__lshift>
 800acd6:	4631      	mov	r1, r6
 800acd8:	ee08 0a10 	vmov	s16, r0
 800acdc:	f000 fb34 	bl	800b348 <__mcmp>
 800ace0:	2800      	cmp	r0, #0
 800ace2:	dc03      	bgt.n	800acec <_dtoa_r+0xa9c>
 800ace4:	d1e0      	bne.n	800aca8 <_dtoa_r+0xa58>
 800ace6:	f01a 0f01 	tst.w	sl, #1
 800acea:	d0dd      	beq.n	800aca8 <_dtoa_r+0xa58>
 800acec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800acf0:	d1d7      	bne.n	800aca2 <_dtoa_r+0xa52>
 800acf2:	2339      	movs	r3, #57	; 0x39
 800acf4:	f88b 3000 	strb.w	r3, [fp]
 800acf8:	462b      	mov	r3, r5
 800acfa:	461d      	mov	r5, r3
 800acfc:	3b01      	subs	r3, #1
 800acfe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ad02:	2a39      	cmp	r2, #57	; 0x39
 800ad04:	d071      	beq.n	800adea <_dtoa_r+0xb9a>
 800ad06:	3201      	adds	r2, #1
 800ad08:	701a      	strb	r2, [r3, #0]
 800ad0a:	e746      	b.n	800ab9a <_dtoa_r+0x94a>
 800ad0c:	2a00      	cmp	r2, #0
 800ad0e:	dd07      	ble.n	800ad20 <_dtoa_r+0xad0>
 800ad10:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ad14:	d0ed      	beq.n	800acf2 <_dtoa_r+0xaa2>
 800ad16:	f10a 0301 	add.w	r3, sl, #1
 800ad1a:	f88b 3000 	strb.w	r3, [fp]
 800ad1e:	e73c      	b.n	800ab9a <_dtoa_r+0x94a>
 800ad20:	9b05      	ldr	r3, [sp, #20]
 800ad22:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ad26:	4599      	cmp	r9, r3
 800ad28:	d047      	beq.n	800adba <_dtoa_r+0xb6a>
 800ad2a:	ee18 1a10 	vmov	r1, s16
 800ad2e:	2300      	movs	r3, #0
 800ad30:	220a      	movs	r2, #10
 800ad32:	4620      	mov	r0, r4
 800ad34:	f000 f8e8 	bl	800af08 <__multadd>
 800ad38:	45b8      	cmp	r8, r7
 800ad3a:	ee08 0a10 	vmov	s16, r0
 800ad3e:	f04f 0300 	mov.w	r3, #0
 800ad42:	f04f 020a 	mov.w	r2, #10
 800ad46:	4641      	mov	r1, r8
 800ad48:	4620      	mov	r0, r4
 800ad4a:	d106      	bne.n	800ad5a <_dtoa_r+0xb0a>
 800ad4c:	f000 f8dc 	bl	800af08 <__multadd>
 800ad50:	4680      	mov	r8, r0
 800ad52:	4607      	mov	r7, r0
 800ad54:	f109 0901 	add.w	r9, r9, #1
 800ad58:	e772      	b.n	800ac40 <_dtoa_r+0x9f0>
 800ad5a:	f000 f8d5 	bl	800af08 <__multadd>
 800ad5e:	4639      	mov	r1, r7
 800ad60:	4680      	mov	r8, r0
 800ad62:	2300      	movs	r3, #0
 800ad64:	220a      	movs	r2, #10
 800ad66:	4620      	mov	r0, r4
 800ad68:	f000 f8ce 	bl	800af08 <__multadd>
 800ad6c:	4607      	mov	r7, r0
 800ad6e:	e7f1      	b.n	800ad54 <_dtoa_r+0xb04>
 800ad70:	9b03      	ldr	r3, [sp, #12]
 800ad72:	9302      	str	r3, [sp, #8]
 800ad74:	9d01      	ldr	r5, [sp, #4]
 800ad76:	ee18 0a10 	vmov	r0, s16
 800ad7a:	4631      	mov	r1, r6
 800ad7c:	f7ff f9da 	bl	800a134 <quorem>
 800ad80:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ad84:	9b01      	ldr	r3, [sp, #4]
 800ad86:	f805 ab01 	strb.w	sl, [r5], #1
 800ad8a:	1aea      	subs	r2, r5, r3
 800ad8c:	9b02      	ldr	r3, [sp, #8]
 800ad8e:	4293      	cmp	r3, r2
 800ad90:	dd09      	ble.n	800ada6 <_dtoa_r+0xb56>
 800ad92:	ee18 1a10 	vmov	r1, s16
 800ad96:	2300      	movs	r3, #0
 800ad98:	220a      	movs	r2, #10
 800ad9a:	4620      	mov	r0, r4
 800ad9c:	f000 f8b4 	bl	800af08 <__multadd>
 800ada0:	ee08 0a10 	vmov	s16, r0
 800ada4:	e7e7      	b.n	800ad76 <_dtoa_r+0xb26>
 800ada6:	9b02      	ldr	r3, [sp, #8]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	bfc8      	it	gt
 800adac:	461d      	movgt	r5, r3
 800adae:	9b01      	ldr	r3, [sp, #4]
 800adb0:	bfd8      	it	le
 800adb2:	2501      	movle	r5, #1
 800adb4:	441d      	add	r5, r3
 800adb6:	f04f 0800 	mov.w	r8, #0
 800adba:	ee18 1a10 	vmov	r1, s16
 800adbe:	2201      	movs	r2, #1
 800adc0:	4620      	mov	r0, r4
 800adc2:	f000 fa51 	bl	800b268 <__lshift>
 800adc6:	4631      	mov	r1, r6
 800adc8:	ee08 0a10 	vmov	s16, r0
 800adcc:	f000 fabc 	bl	800b348 <__mcmp>
 800add0:	2800      	cmp	r0, #0
 800add2:	dc91      	bgt.n	800acf8 <_dtoa_r+0xaa8>
 800add4:	d102      	bne.n	800addc <_dtoa_r+0xb8c>
 800add6:	f01a 0f01 	tst.w	sl, #1
 800adda:	d18d      	bne.n	800acf8 <_dtoa_r+0xaa8>
 800addc:	462b      	mov	r3, r5
 800adde:	461d      	mov	r5, r3
 800ade0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ade4:	2a30      	cmp	r2, #48	; 0x30
 800ade6:	d0fa      	beq.n	800adde <_dtoa_r+0xb8e>
 800ade8:	e6d7      	b.n	800ab9a <_dtoa_r+0x94a>
 800adea:	9a01      	ldr	r2, [sp, #4]
 800adec:	429a      	cmp	r2, r3
 800adee:	d184      	bne.n	800acfa <_dtoa_r+0xaaa>
 800adf0:	9b00      	ldr	r3, [sp, #0]
 800adf2:	3301      	adds	r3, #1
 800adf4:	9300      	str	r3, [sp, #0]
 800adf6:	2331      	movs	r3, #49	; 0x31
 800adf8:	7013      	strb	r3, [r2, #0]
 800adfa:	e6ce      	b.n	800ab9a <_dtoa_r+0x94a>
 800adfc:	4b09      	ldr	r3, [pc, #36]	; (800ae24 <_dtoa_r+0xbd4>)
 800adfe:	f7ff ba95 	b.w	800a32c <_dtoa_r+0xdc>
 800ae02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	f47f aa6e 	bne.w	800a2e6 <_dtoa_r+0x96>
 800ae0a:	4b07      	ldr	r3, [pc, #28]	; (800ae28 <_dtoa_r+0xbd8>)
 800ae0c:	f7ff ba8e 	b.w	800a32c <_dtoa_r+0xdc>
 800ae10:	9b02      	ldr	r3, [sp, #8]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	dcae      	bgt.n	800ad74 <_dtoa_r+0xb24>
 800ae16:	9b06      	ldr	r3, [sp, #24]
 800ae18:	2b02      	cmp	r3, #2
 800ae1a:	f73f aea8 	bgt.w	800ab6e <_dtoa_r+0x91e>
 800ae1e:	e7a9      	b.n	800ad74 <_dtoa_r+0xb24>
 800ae20:	0800cba3 	.word	0x0800cba3
 800ae24:	0800cb00 	.word	0x0800cb00
 800ae28:	0800cb24 	.word	0x0800cb24

0800ae2c <_localeconv_r>:
 800ae2c:	4800      	ldr	r0, [pc, #0]	; (800ae30 <_localeconv_r+0x4>)
 800ae2e:	4770      	bx	lr
 800ae30:	20000164 	.word	0x20000164

0800ae34 <malloc>:
 800ae34:	4b02      	ldr	r3, [pc, #8]	; (800ae40 <malloc+0xc>)
 800ae36:	4601      	mov	r1, r0
 800ae38:	6818      	ldr	r0, [r3, #0]
 800ae3a:	f000 bc09 	b.w	800b650 <_malloc_r>
 800ae3e:	bf00      	nop
 800ae40:	20000010 	.word	0x20000010

0800ae44 <_Balloc>:
 800ae44:	b570      	push	{r4, r5, r6, lr}
 800ae46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ae48:	4604      	mov	r4, r0
 800ae4a:	460d      	mov	r5, r1
 800ae4c:	b976      	cbnz	r6, 800ae6c <_Balloc+0x28>
 800ae4e:	2010      	movs	r0, #16
 800ae50:	f7ff fff0 	bl	800ae34 <malloc>
 800ae54:	4602      	mov	r2, r0
 800ae56:	6260      	str	r0, [r4, #36]	; 0x24
 800ae58:	b920      	cbnz	r0, 800ae64 <_Balloc+0x20>
 800ae5a:	4b18      	ldr	r3, [pc, #96]	; (800aebc <_Balloc+0x78>)
 800ae5c:	4818      	ldr	r0, [pc, #96]	; (800aec0 <_Balloc+0x7c>)
 800ae5e:	2166      	movs	r1, #102	; 0x66
 800ae60:	f000 fc7a 	bl	800b758 <__assert_func>
 800ae64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae68:	6006      	str	r6, [r0, #0]
 800ae6a:	60c6      	str	r6, [r0, #12]
 800ae6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ae6e:	68f3      	ldr	r3, [r6, #12]
 800ae70:	b183      	cbz	r3, 800ae94 <_Balloc+0x50>
 800ae72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae74:	68db      	ldr	r3, [r3, #12]
 800ae76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ae7a:	b9b8      	cbnz	r0, 800aeac <_Balloc+0x68>
 800ae7c:	2101      	movs	r1, #1
 800ae7e:	fa01 f605 	lsl.w	r6, r1, r5
 800ae82:	1d72      	adds	r2, r6, #5
 800ae84:	0092      	lsls	r2, r2, #2
 800ae86:	4620      	mov	r0, r4
 800ae88:	f000 fb60 	bl	800b54c <_calloc_r>
 800ae8c:	b160      	cbz	r0, 800aea8 <_Balloc+0x64>
 800ae8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ae92:	e00e      	b.n	800aeb2 <_Balloc+0x6e>
 800ae94:	2221      	movs	r2, #33	; 0x21
 800ae96:	2104      	movs	r1, #4
 800ae98:	4620      	mov	r0, r4
 800ae9a:	f000 fb57 	bl	800b54c <_calloc_r>
 800ae9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aea0:	60f0      	str	r0, [r6, #12]
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d1e4      	bne.n	800ae72 <_Balloc+0x2e>
 800aea8:	2000      	movs	r0, #0
 800aeaa:	bd70      	pop	{r4, r5, r6, pc}
 800aeac:	6802      	ldr	r2, [r0, #0]
 800aeae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aeb8:	e7f7      	b.n	800aeaa <_Balloc+0x66>
 800aeba:	bf00      	nop
 800aebc:	0800cb31 	.word	0x0800cb31
 800aec0:	0800cbb4 	.word	0x0800cbb4

0800aec4 <_Bfree>:
 800aec4:	b570      	push	{r4, r5, r6, lr}
 800aec6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aec8:	4605      	mov	r5, r0
 800aeca:	460c      	mov	r4, r1
 800aecc:	b976      	cbnz	r6, 800aeec <_Bfree+0x28>
 800aece:	2010      	movs	r0, #16
 800aed0:	f7ff ffb0 	bl	800ae34 <malloc>
 800aed4:	4602      	mov	r2, r0
 800aed6:	6268      	str	r0, [r5, #36]	; 0x24
 800aed8:	b920      	cbnz	r0, 800aee4 <_Bfree+0x20>
 800aeda:	4b09      	ldr	r3, [pc, #36]	; (800af00 <_Bfree+0x3c>)
 800aedc:	4809      	ldr	r0, [pc, #36]	; (800af04 <_Bfree+0x40>)
 800aede:	218a      	movs	r1, #138	; 0x8a
 800aee0:	f000 fc3a 	bl	800b758 <__assert_func>
 800aee4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aee8:	6006      	str	r6, [r0, #0]
 800aeea:	60c6      	str	r6, [r0, #12]
 800aeec:	b13c      	cbz	r4, 800aefe <_Bfree+0x3a>
 800aeee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800aef0:	6862      	ldr	r2, [r4, #4]
 800aef2:	68db      	ldr	r3, [r3, #12]
 800aef4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aef8:	6021      	str	r1, [r4, #0]
 800aefa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aefe:	bd70      	pop	{r4, r5, r6, pc}
 800af00:	0800cb31 	.word	0x0800cb31
 800af04:	0800cbb4 	.word	0x0800cbb4

0800af08 <__multadd>:
 800af08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af0c:	690d      	ldr	r5, [r1, #16]
 800af0e:	4607      	mov	r7, r0
 800af10:	460c      	mov	r4, r1
 800af12:	461e      	mov	r6, r3
 800af14:	f101 0c14 	add.w	ip, r1, #20
 800af18:	2000      	movs	r0, #0
 800af1a:	f8dc 3000 	ldr.w	r3, [ip]
 800af1e:	b299      	uxth	r1, r3
 800af20:	fb02 6101 	mla	r1, r2, r1, r6
 800af24:	0c1e      	lsrs	r6, r3, #16
 800af26:	0c0b      	lsrs	r3, r1, #16
 800af28:	fb02 3306 	mla	r3, r2, r6, r3
 800af2c:	b289      	uxth	r1, r1
 800af2e:	3001      	adds	r0, #1
 800af30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af34:	4285      	cmp	r5, r0
 800af36:	f84c 1b04 	str.w	r1, [ip], #4
 800af3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af3e:	dcec      	bgt.n	800af1a <__multadd+0x12>
 800af40:	b30e      	cbz	r6, 800af86 <__multadd+0x7e>
 800af42:	68a3      	ldr	r3, [r4, #8]
 800af44:	42ab      	cmp	r3, r5
 800af46:	dc19      	bgt.n	800af7c <__multadd+0x74>
 800af48:	6861      	ldr	r1, [r4, #4]
 800af4a:	4638      	mov	r0, r7
 800af4c:	3101      	adds	r1, #1
 800af4e:	f7ff ff79 	bl	800ae44 <_Balloc>
 800af52:	4680      	mov	r8, r0
 800af54:	b928      	cbnz	r0, 800af62 <__multadd+0x5a>
 800af56:	4602      	mov	r2, r0
 800af58:	4b0c      	ldr	r3, [pc, #48]	; (800af8c <__multadd+0x84>)
 800af5a:	480d      	ldr	r0, [pc, #52]	; (800af90 <__multadd+0x88>)
 800af5c:	21b5      	movs	r1, #181	; 0xb5
 800af5e:	f000 fbfb 	bl	800b758 <__assert_func>
 800af62:	6922      	ldr	r2, [r4, #16]
 800af64:	3202      	adds	r2, #2
 800af66:	f104 010c 	add.w	r1, r4, #12
 800af6a:	0092      	lsls	r2, r2, #2
 800af6c:	300c      	adds	r0, #12
 800af6e:	f7fe fc61 	bl	8009834 <memcpy>
 800af72:	4621      	mov	r1, r4
 800af74:	4638      	mov	r0, r7
 800af76:	f7ff ffa5 	bl	800aec4 <_Bfree>
 800af7a:	4644      	mov	r4, r8
 800af7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af80:	3501      	adds	r5, #1
 800af82:	615e      	str	r6, [r3, #20]
 800af84:	6125      	str	r5, [r4, #16]
 800af86:	4620      	mov	r0, r4
 800af88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af8c:	0800cba3 	.word	0x0800cba3
 800af90:	0800cbb4 	.word	0x0800cbb4

0800af94 <__hi0bits>:
 800af94:	0c03      	lsrs	r3, r0, #16
 800af96:	041b      	lsls	r3, r3, #16
 800af98:	b9d3      	cbnz	r3, 800afd0 <__hi0bits+0x3c>
 800af9a:	0400      	lsls	r0, r0, #16
 800af9c:	2310      	movs	r3, #16
 800af9e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800afa2:	bf04      	itt	eq
 800afa4:	0200      	lsleq	r0, r0, #8
 800afa6:	3308      	addeq	r3, #8
 800afa8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800afac:	bf04      	itt	eq
 800afae:	0100      	lsleq	r0, r0, #4
 800afb0:	3304      	addeq	r3, #4
 800afb2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800afb6:	bf04      	itt	eq
 800afb8:	0080      	lsleq	r0, r0, #2
 800afba:	3302      	addeq	r3, #2
 800afbc:	2800      	cmp	r0, #0
 800afbe:	db05      	blt.n	800afcc <__hi0bits+0x38>
 800afc0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800afc4:	f103 0301 	add.w	r3, r3, #1
 800afc8:	bf08      	it	eq
 800afca:	2320      	moveq	r3, #32
 800afcc:	4618      	mov	r0, r3
 800afce:	4770      	bx	lr
 800afd0:	2300      	movs	r3, #0
 800afd2:	e7e4      	b.n	800af9e <__hi0bits+0xa>

0800afd4 <__lo0bits>:
 800afd4:	6803      	ldr	r3, [r0, #0]
 800afd6:	f013 0207 	ands.w	r2, r3, #7
 800afda:	4601      	mov	r1, r0
 800afdc:	d00b      	beq.n	800aff6 <__lo0bits+0x22>
 800afde:	07da      	lsls	r2, r3, #31
 800afe0:	d423      	bmi.n	800b02a <__lo0bits+0x56>
 800afe2:	0798      	lsls	r0, r3, #30
 800afe4:	bf49      	itett	mi
 800afe6:	085b      	lsrmi	r3, r3, #1
 800afe8:	089b      	lsrpl	r3, r3, #2
 800afea:	2001      	movmi	r0, #1
 800afec:	600b      	strmi	r3, [r1, #0]
 800afee:	bf5c      	itt	pl
 800aff0:	600b      	strpl	r3, [r1, #0]
 800aff2:	2002      	movpl	r0, #2
 800aff4:	4770      	bx	lr
 800aff6:	b298      	uxth	r0, r3
 800aff8:	b9a8      	cbnz	r0, 800b026 <__lo0bits+0x52>
 800affa:	0c1b      	lsrs	r3, r3, #16
 800affc:	2010      	movs	r0, #16
 800affe:	b2da      	uxtb	r2, r3
 800b000:	b90a      	cbnz	r2, 800b006 <__lo0bits+0x32>
 800b002:	3008      	adds	r0, #8
 800b004:	0a1b      	lsrs	r3, r3, #8
 800b006:	071a      	lsls	r2, r3, #28
 800b008:	bf04      	itt	eq
 800b00a:	091b      	lsreq	r3, r3, #4
 800b00c:	3004      	addeq	r0, #4
 800b00e:	079a      	lsls	r2, r3, #30
 800b010:	bf04      	itt	eq
 800b012:	089b      	lsreq	r3, r3, #2
 800b014:	3002      	addeq	r0, #2
 800b016:	07da      	lsls	r2, r3, #31
 800b018:	d403      	bmi.n	800b022 <__lo0bits+0x4e>
 800b01a:	085b      	lsrs	r3, r3, #1
 800b01c:	f100 0001 	add.w	r0, r0, #1
 800b020:	d005      	beq.n	800b02e <__lo0bits+0x5a>
 800b022:	600b      	str	r3, [r1, #0]
 800b024:	4770      	bx	lr
 800b026:	4610      	mov	r0, r2
 800b028:	e7e9      	b.n	800affe <__lo0bits+0x2a>
 800b02a:	2000      	movs	r0, #0
 800b02c:	4770      	bx	lr
 800b02e:	2020      	movs	r0, #32
 800b030:	4770      	bx	lr
	...

0800b034 <__i2b>:
 800b034:	b510      	push	{r4, lr}
 800b036:	460c      	mov	r4, r1
 800b038:	2101      	movs	r1, #1
 800b03a:	f7ff ff03 	bl	800ae44 <_Balloc>
 800b03e:	4602      	mov	r2, r0
 800b040:	b928      	cbnz	r0, 800b04e <__i2b+0x1a>
 800b042:	4b05      	ldr	r3, [pc, #20]	; (800b058 <__i2b+0x24>)
 800b044:	4805      	ldr	r0, [pc, #20]	; (800b05c <__i2b+0x28>)
 800b046:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b04a:	f000 fb85 	bl	800b758 <__assert_func>
 800b04e:	2301      	movs	r3, #1
 800b050:	6144      	str	r4, [r0, #20]
 800b052:	6103      	str	r3, [r0, #16]
 800b054:	bd10      	pop	{r4, pc}
 800b056:	bf00      	nop
 800b058:	0800cba3 	.word	0x0800cba3
 800b05c:	0800cbb4 	.word	0x0800cbb4

0800b060 <__multiply>:
 800b060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b064:	4691      	mov	r9, r2
 800b066:	690a      	ldr	r2, [r1, #16]
 800b068:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b06c:	429a      	cmp	r2, r3
 800b06e:	bfb8      	it	lt
 800b070:	460b      	movlt	r3, r1
 800b072:	460c      	mov	r4, r1
 800b074:	bfbc      	itt	lt
 800b076:	464c      	movlt	r4, r9
 800b078:	4699      	movlt	r9, r3
 800b07a:	6927      	ldr	r7, [r4, #16]
 800b07c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b080:	68a3      	ldr	r3, [r4, #8]
 800b082:	6861      	ldr	r1, [r4, #4]
 800b084:	eb07 060a 	add.w	r6, r7, sl
 800b088:	42b3      	cmp	r3, r6
 800b08a:	b085      	sub	sp, #20
 800b08c:	bfb8      	it	lt
 800b08e:	3101      	addlt	r1, #1
 800b090:	f7ff fed8 	bl	800ae44 <_Balloc>
 800b094:	b930      	cbnz	r0, 800b0a4 <__multiply+0x44>
 800b096:	4602      	mov	r2, r0
 800b098:	4b44      	ldr	r3, [pc, #272]	; (800b1ac <__multiply+0x14c>)
 800b09a:	4845      	ldr	r0, [pc, #276]	; (800b1b0 <__multiply+0x150>)
 800b09c:	f240 115d 	movw	r1, #349	; 0x15d
 800b0a0:	f000 fb5a 	bl	800b758 <__assert_func>
 800b0a4:	f100 0514 	add.w	r5, r0, #20
 800b0a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b0ac:	462b      	mov	r3, r5
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	4543      	cmp	r3, r8
 800b0b2:	d321      	bcc.n	800b0f8 <__multiply+0x98>
 800b0b4:	f104 0314 	add.w	r3, r4, #20
 800b0b8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b0bc:	f109 0314 	add.w	r3, r9, #20
 800b0c0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b0c4:	9202      	str	r2, [sp, #8]
 800b0c6:	1b3a      	subs	r2, r7, r4
 800b0c8:	3a15      	subs	r2, #21
 800b0ca:	f022 0203 	bic.w	r2, r2, #3
 800b0ce:	3204      	adds	r2, #4
 800b0d0:	f104 0115 	add.w	r1, r4, #21
 800b0d4:	428f      	cmp	r7, r1
 800b0d6:	bf38      	it	cc
 800b0d8:	2204      	movcc	r2, #4
 800b0da:	9201      	str	r2, [sp, #4]
 800b0dc:	9a02      	ldr	r2, [sp, #8]
 800b0de:	9303      	str	r3, [sp, #12]
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	d80c      	bhi.n	800b0fe <__multiply+0x9e>
 800b0e4:	2e00      	cmp	r6, #0
 800b0e6:	dd03      	ble.n	800b0f0 <__multiply+0x90>
 800b0e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d05a      	beq.n	800b1a6 <__multiply+0x146>
 800b0f0:	6106      	str	r6, [r0, #16]
 800b0f2:	b005      	add	sp, #20
 800b0f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0f8:	f843 2b04 	str.w	r2, [r3], #4
 800b0fc:	e7d8      	b.n	800b0b0 <__multiply+0x50>
 800b0fe:	f8b3 a000 	ldrh.w	sl, [r3]
 800b102:	f1ba 0f00 	cmp.w	sl, #0
 800b106:	d024      	beq.n	800b152 <__multiply+0xf2>
 800b108:	f104 0e14 	add.w	lr, r4, #20
 800b10c:	46a9      	mov	r9, r5
 800b10e:	f04f 0c00 	mov.w	ip, #0
 800b112:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b116:	f8d9 1000 	ldr.w	r1, [r9]
 800b11a:	fa1f fb82 	uxth.w	fp, r2
 800b11e:	b289      	uxth	r1, r1
 800b120:	fb0a 110b 	mla	r1, sl, fp, r1
 800b124:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b128:	f8d9 2000 	ldr.w	r2, [r9]
 800b12c:	4461      	add	r1, ip
 800b12e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b132:	fb0a c20b 	mla	r2, sl, fp, ip
 800b136:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b13a:	b289      	uxth	r1, r1
 800b13c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b140:	4577      	cmp	r7, lr
 800b142:	f849 1b04 	str.w	r1, [r9], #4
 800b146:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b14a:	d8e2      	bhi.n	800b112 <__multiply+0xb2>
 800b14c:	9a01      	ldr	r2, [sp, #4]
 800b14e:	f845 c002 	str.w	ip, [r5, r2]
 800b152:	9a03      	ldr	r2, [sp, #12]
 800b154:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b158:	3304      	adds	r3, #4
 800b15a:	f1b9 0f00 	cmp.w	r9, #0
 800b15e:	d020      	beq.n	800b1a2 <__multiply+0x142>
 800b160:	6829      	ldr	r1, [r5, #0]
 800b162:	f104 0c14 	add.w	ip, r4, #20
 800b166:	46ae      	mov	lr, r5
 800b168:	f04f 0a00 	mov.w	sl, #0
 800b16c:	f8bc b000 	ldrh.w	fp, [ip]
 800b170:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b174:	fb09 220b 	mla	r2, r9, fp, r2
 800b178:	4492      	add	sl, r2
 800b17a:	b289      	uxth	r1, r1
 800b17c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b180:	f84e 1b04 	str.w	r1, [lr], #4
 800b184:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b188:	f8be 1000 	ldrh.w	r1, [lr]
 800b18c:	0c12      	lsrs	r2, r2, #16
 800b18e:	fb09 1102 	mla	r1, r9, r2, r1
 800b192:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b196:	4567      	cmp	r7, ip
 800b198:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b19c:	d8e6      	bhi.n	800b16c <__multiply+0x10c>
 800b19e:	9a01      	ldr	r2, [sp, #4]
 800b1a0:	50a9      	str	r1, [r5, r2]
 800b1a2:	3504      	adds	r5, #4
 800b1a4:	e79a      	b.n	800b0dc <__multiply+0x7c>
 800b1a6:	3e01      	subs	r6, #1
 800b1a8:	e79c      	b.n	800b0e4 <__multiply+0x84>
 800b1aa:	bf00      	nop
 800b1ac:	0800cba3 	.word	0x0800cba3
 800b1b0:	0800cbb4 	.word	0x0800cbb4

0800b1b4 <__pow5mult>:
 800b1b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1b8:	4615      	mov	r5, r2
 800b1ba:	f012 0203 	ands.w	r2, r2, #3
 800b1be:	4606      	mov	r6, r0
 800b1c0:	460f      	mov	r7, r1
 800b1c2:	d007      	beq.n	800b1d4 <__pow5mult+0x20>
 800b1c4:	4c25      	ldr	r4, [pc, #148]	; (800b25c <__pow5mult+0xa8>)
 800b1c6:	3a01      	subs	r2, #1
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b1ce:	f7ff fe9b 	bl	800af08 <__multadd>
 800b1d2:	4607      	mov	r7, r0
 800b1d4:	10ad      	asrs	r5, r5, #2
 800b1d6:	d03d      	beq.n	800b254 <__pow5mult+0xa0>
 800b1d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b1da:	b97c      	cbnz	r4, 800b1fc <__pow5mult+0x48>
 800b1dc:	2010      	movs	r0, #16
 800b1de:	f7ff fe29 	bl	800ae34 <malloc>
 800b1e2:	4602      	mov	r2, r0
 800b1e4:	6270      	str	r0, [r6, #36]	; 0x24
 800b1e6:	b928      	cbnz	r0, 800b1f4 <__pow5mult+0x40>
 800b1e8:	4b1d      	ldr	r3, [pc, #116]	; (800b260 <__pow5mult+0xac>)
 800b1ea:	481e      	ldr	r0, [pc, #120]	; (800b264 <__pow5mult+0xb0>)
 800b1ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b1f0:	f000 fab2 	bl	800b758 <__assert_func>
 800b1f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b1f8:	6004      	str	r4, [r0, #0]
 800b1fa:	60c4      	str	r4, [r0, #12]
 800b1fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b200:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b204:	b94c      	cbnz	r4, 800b21a <__pow5mult+0x66>
 800b206:	f240 2171 	movw	r1, #625	; 0x271
 800b20a:	4630      	mov	r0, r6
 800b20c:	f7ff ff12 	bl	800b034 <__i2b>
 800b210:	2300      	movs	r3, #0
 800b212:	f8c8 0008 	str.w	r0, [r8, #8]
 800b216:	4604      	mov	r4, r0
 800b218:	6003      	str	r3, [r0, #0]
 800b21a:	f04f 0900 	mov.w	r9, #0
 800b21e:	07eb      	lsls	r3, r5, #31
 800b220:	d50a      	bpl.n	800b238 <__pow5mult+0x84>
 800b222:	4639      	mov	r1, r7
 800b224:	4622      	mov	r2, r4
 800b226:	4630      	mov	r0, r6
 800b228:	f7ff ff1a 	bl	800b060 <__multiply>
 800b22c:	4639      	mov	r1, r7
 800b22e:	4680      	mov	r8, r0
 800b230:	4630      	mov	r0, r6
 800b232:	f7ff fe47 	bl	800aec4 <_Bfree>
 800b236:	4647      	mov	r7, r8
 800b238:	106d      	asrs	r5, r5, #1
 800b23a:	d00b      	beq.n	800b254 <__pow5mult+0xa0>
 800b23c:	6820      	ldr	r0, [r4, #0]
 800b23e:	b938      	cbnz	r0, 800b250 <__pow5mult+0x9c>
 800b240:	4622      	mov	r2, r4
 800b242:	4621      	mov	r1, r4
 800b244:	4630      	mov	r0, r6
 800b246:	f7ff ff0b 	bl	800b060 <__multiply>
 800b24a:	6020      	str	r0, [r4, #0]
 800b24c:	f8c0 9000 	str.w	r9, [r0]
 800b250:	4604      	mov	r4, r0
 800b252:	e7e4      	b.n	800b21e <__pow5mult+0x6a>
 800b254:	4638      	mov	r0, r7
 800b256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b25a:	bf00      	nop
 800b25c:	0800cd00 	.word	0x0800cd00
 800b260:	0800cb31 	.word	0x0800cb31
 800b264:	0800cbb4 	.word	0x0800cbb4

0800b268 <__lshift>:
 800b268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b26c:	460c      	mov	r4, r1
 800b26e:	6849      	ldr	r1, [r1, #4]
 800b270:	6923      	ldr	r3, [r4, #16]
 800b272:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b276:	68a3      	ldr	r3, [r4, #8]
 800b278:	4607      	mov	r7, r0
 800b27a:	4691      	mov	r9, r2
 800b27c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b280:	f108 0601 	add.w	r6, r8, #1
 800b284:	42b3      	cmp	r3, r6
 800b286:	db0b      	blt.n	800b2a0 <__lshift+0x38>
 800b288:	4638      	mov	r0, r7
 800b28a:	f7ff fddb 	bl	800ae44 <_Balloc>
 800b28e:	4605      	mov	r5, r0
 800b290:	b948      	cbnz	r0, 800b2a6 <__lshift+0x3e>
 800b292:	4602      	mov	r2, r0
 800b294:	4b2a      	ldr	r3, [pc, #168]	; (800b340 <__lshift+0xd8>)
 800b296:	482b      	ldr	r0, [pc, #172]	; (800b344 <__lshift+0xdc>)
 800b298:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b29c:	f000 fa5c 	bl	800b758 <__assert_func>
 800b2a0:	3101      	adds	r1, #1
 800b2a2:	005b      	lsls	r3, r3, #1
 800b2a4:	e7ee      	b.n	800b284 <__lshift+0x1c>
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	f100 0114 	add.w	r1, r0, #20
 800b2ac:	f100 0210 	add.w	r2, r0, #16
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	4553      	cmp	r3, sl
 800b2b4:	db37      	blt.n	800b326 <__lshift+0xbe>
 800b2b6:	6920      	ldr	r0, [r4, #16]
 800b2b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b2bc:	f104 0314 	add.w	r3, r4, #20
 800b2c0:	f019 091f 	ands.w	r9, r9, #31
 800b2c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b2c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b2cc:	d02f      	beq.n	800b32e <__lshift+0xc6>
 800b2ce:	f1c9 0e20 	rsb	lr, r9, #32
 800b2d2:	468a      	mov	sl, r1
 800b2d4:	f04f 0c00 	mov.w	ip, #0
 800b2d8:	681a      	ldr	r2, [r3, #0]
 800b2da:	fa02 f209 	lsl.w	r2, r2, r9
 800b2de:	ea42 020c 	orr.w	r2, r2, ip
 800b2e2:	f84a 2b04 	str.w	r2, [sl], #4
 800b2e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2ea:	4298      	cmp	r0, r3
 800b2ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b2f0:	d8f2      	bhi.n	800b2d8 <__lshift+0x70>
 800b2f2:	1b03      	subs	r3, r0, r4
 800b2f4:	3b15      	subs	r3, #21
 800b2f6:	f023 0303 	bic.w	r3, r3, #3
 800b2fa:	3304      	adds	r3, #4
 800b2fc:	f104 0215 	add.w	r2, r4, #21
 800b300:	4290      	cmp	r0, r2
 800b302:	bf38      	it	cc
 800b304:	2304      	movcc	r3, #4
 800b306:	f841 c003 	str.w	ip, [r1, r3]
 800b30a:	f1bc 0f00 	cmp.w	ip, #0
 800b30e:	d001      	beq.n	800b314 <__lshift+0xac>
 800b310:	f108 0602 	add.w	r6, r8, #2
 800b314:	3e01      	subs	r6, #1
 800b316:	4638      	mov	r0, r7
 800b318:	612e      	str	r6, [r5, #16]
 800b31a:	4621      	mov	r1, r4
 800b31c:	f7ff fdd2 	bl	800aec4 <_Bfree>
 800b320:	4628      	mov	r0, r5
 800b322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b326:	f842 0f04 	str.w	r0, [r2, #4]!
 800b32a:	3301      	adds	r3, #1
 800b32c:	e7c1      	b.n	800b2b2 <__lshift+0x4a>
 800b32e:	3904      	subs	r1, #4
 800b330:	f853 2b04 	ldr.w	r2, [r3], #4
 800b334:	f841 2f04 	str.w	r2, [r1, #4]!
 800b338:	4298      	cmp	r0, r3
 800b33a:	d8f9      	bhi.n	800b330 <__lshift+0xc8>
 800b33c:	e7ea      	b.n	800b314 <__lshift+0xac>
 800b33e:	bf00      	nop
 800b340:	0800cba3 	.word	0x0800cba3
 800b344:	0800cbb4 	.word	0x0800cbb4

0800b348 <__mcmp>:
 800b348:	b530      	push	{r4, r5, lr}
 800b34a:	6902      	ldr	r2, [r0, #16]
 800b34c:	690c      	ldr	r4, [r1, #16]
 800b34e:	1b12      	subs	r2, r2, r4
 800b350:	d10e      	bne.n	800b370 <__mcmp+0x28>
 800b352:	f100 0314 	add.w	r3, r0, #20
 800b356:	3114      	adds	r1, #20
 800b358:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b35c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b360:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b364:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b368:	42a5      	cmp	r5, r4
 800b36a:	d003      	beq.n	800b374 <__mcmp+0x2c>
 800b36c:	d305      	bcc.n	800b37a <__mcmp+0x32>
 800b36e:	2201      	movs	r2, #1
 800b370:	4610      	mov	r0, r2
 800b372:	bd30      	pop	{r4, r5, pc}
 800b374:	4283      	cmp	r3, r0
 800b376:	d3f3      	bcc.n	800b360 <__mcmp+0x18>
 800b378:	e7fa      	b.n	800b370 <__mcmp+0x28>
 800b37a:	f04f 32ff 	mov.w	r2, #4294967295
 800b37e:	e7f7      	b.n	800b370 <__mcmp+0x28>

0800b380 <__mdiff>:
 800b380:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b384:	460c      	mov	r4, r1
 800b386:	4606      	mov	r6, r0
 800b388:	4611      	mov	r1, r2
 800b38a:	4620      	mov	r0, r4
 800b38c:	4690      	mov	r8, r2
 800b38e:	f7ff ffdb 	bl	800b348 <__mcmp>
 800b392:	1e05      	subs	r5, r0, #0
 800b394:	d110      	bne.n	800b3b8 <__mdiff+0x38>
 800b396:	4629      	mov	r1, r5
 800b398:	4630      	mov	r0, r6
 800b39a:	f7ff fd53 	bl	800ae44 <_Balloc>
 800b39e:	b930      	cbnz	r0, 800b3ae <__mdiff+0x2e>
 800b3a0:	4b3a      	ldr	r3, [pc, #232]	; (800b48c <__mdiff+0x10c>)
 800b3a2:	4602      	mov	r2, r0
 800b3a4:	f240 2132 	movw	r1, #562	; 0x232
 800b3a8:	4839      	ldr	r0, [pc, #228]	; (800b490 <__mdiff+0x110>)
 800b3aa:	f000 f9d5 	bl	800b758 <__assert_func>
 800b3ae:	2301      	movs	r3, #1
 800b3b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b3b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3b8:	bfa4      	itt	ge
 800b3ba:	4643      	movge	r3, r8
 800b3bc:	46a0      	movge	r8, r4
 800b3be:	4630      	mov	r0, r6
 800b3c0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b3c4:	bfa6      	itte	ge
 800b3c6:	461c      	movge	r4, r3
 800b3c8:	2500      	movge	r5, #0
 800b3ca:	2501      	movlt	r5, #1
 800b3cc:	f7ff fd3a 	bl	800ae44 <_Balloc>
 800b3d0:	b920      	cbnz	r0, 800b3dc <__mdiff+0x5c>
 800b3d2:	4b2e      	ldr	r3, [pc, #184]	; (800b48c <__mdiff+0x10c>)
 800b3d4:	4602      	mov	r2, r0
 800b3d6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b3da:	e7e5      	b.n	800b3a8 <__mdiff+0x28>
 800b3dc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b3e0:	6926      	ldr	r6, [r4, #16]
 800b3e2:	60c5      	str	r5, [r0, #12]
 800b3e4:	f104 0914 	add.w	r9, r4, #20
 800b3e8:	f108 0514 	add.w	r5, r8, #20
 800b3ec:	f100 0e14 	add.w	lr, r0, #20
 800b3f0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b3f4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b3f8:	f108 0210 	add.w	r2, r8, #16
 800b3fc:	46f2      	mov	sl, lr
 800b3fe:	2100      	movs	r1, #0
 800b400:	f859 3b04 	ldr.w	r3, [r9], #4
 800b404:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b408:	fa1f f883 	uxth.w	r8, r3
 800b40c:	fa11 f18b 	uxtah	r1, r1, fp
 800b410:	0c1b      	lsrs	r3, r3, #16
 800b412:	eba1 0808 	sub.w	r8, r1, r8
 800b416:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b41a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b41e:	fa1f f888 	uxth.w	r8, r8
 800b422:	1419      	asrs	r1, r3, #16
 800b424:	454e      	cmp	r6, r9
 800b426:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b42a:	f84a 3b04 	str.w	r3, [sl], #4
 800b42e:	d8e7      	bhi.n	800b400 <__mdiff+0x80>
 800b430:	1b33      	subs	r3, r6, r4
 800b432:	3b15      	subs	r3, #21
 800b434:	f023 0303 	bic.w	r3, r3, #3
 800b438:	3304      	adds	r3, #4
 800b43a:	3415      	adds	r4, #21
 800b43c:	42a6      	cmp	r6, r4
 800b43e:	bf38      	it	cc
 800b440:	2304      	movcc	r3, #4
 800b442:	441d      	add	r5, r3
 800b444:	4473      	add	r3, lr
 800b446:	469e      	mov	lr, r3
 800b448:	462e      	mov	r6, r5
 800b44a:	4566      	cmp	r6, ip
 800b44c:	d30e      	bcc.n	800b46c <__mdiff+0xec>
 800b44e:	f10c 0203 	add.w	r2, ip, #3
 800b452:	1b52      	subs	r2, r2, r5
 800b454:	f022 0203 	bic.w	r2, r2, #3
 800b458:	3d03      	subs	r5, #3
 800b45a:	45ac      	cmp	ip, r5
 800b45c:	bf38      	it	cc
 800b45e:	2200      	movcc	r2, #0
 800b460:	441a      	add	r2, r3
 800b462:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b466:	b17b      	cbz	r3, 800b488 <__mdiff+0x108>
 800b468:	6107      	str	r7, [r0, #16]
 800b46a:	e7a3      	b.n	800b3b4 <__mdiff+0x34>
 800b46c:	f856 8b04 	ldr.w	r8, [r6], #4
 800b470:	fa11 f288 	uxtah	r2, r1, r8
 800b474:	1414      	asrs	r4, r2, #16
 800b476:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b47a:	b292      	uxth	r2, r2
 800b47c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b480:	f84e 2b04 	str.w	r2, [lr], #4
 800b484:	1421      	asrs	r1, r4, #16
 800b486:	e7e0      	b.n	800b44a <__mdiff+0xca>
 800b488:	3f01      	subs	r7, #1
 800b48a:	e7ea      	b.n	800b462 <__mdiff+0xe2>
 800b48c:	0800cba3 	.word	0x0800cba3
 800b490:	0800cbb4 	.word	0x0800cbb4

0800b494 <__d2b>:
 800b494:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b498:	4689      	mov	r9, r1
 800b49a:	2101      	movs	r1, #1
 800b49c:	ec57 6b10 	vmov	r6, r7, d0
 800b4a0:	4690      	mov	r8, r2
 800b4a2:	f7ff fccf 	bl	800ae44 <_Balloc>
 800b4a6:	4604      	mov	r4, r0
 800b4a8:	b930      	cbnz	r0, 800b4b8 <__d2b+0x24>
 800b4aa:	4602      	mov	r2, r0
 800b4ac:	4b25      	ldr	r3, [pc, #148]	; (800b544 <__d2b+0xb0>)
 800b4ae:	4826      	ldr	r0, [pc, #152]	; (800b548 <__d2b+0xb4>)
 800b4b0:	f240 310a 	movw	r1, #778	; 0x30a
 800b4b4:	f000 f950 	bl	800b758 <__assert_func>
 800b4b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b4bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b4c0:	bb35      	cbnz	r5, 800b510 <__d2b+0x7c>
 800b4c2:	2e00      	cmp	r6, #0
 800b4c4:	9301      	str	r3, [sp, #4]
 800b4c6:	d028      	beq.n	800b51a <__d2b+0x86>
 800b4c8:	4668      	mov	r0, sp
 800b4ca:	9600      	str	r6, [sp, #0]
 800b4cc:	f7ff fd82 	bl	800afd4 <__lo0bits>
 800b4d0:	9900      	ldr	r1, [sp, #0]
 800b4d2:	b300      	cbz	r0, 800b516 <__d2b+0x82>
 800b4d4:	9a01      	ldr	r2, [sp, #4]
 800b4d6:	f1c0 0320 	rsb	r3, r0, #32
 800b4da:	fa02 f303 	lsl.w	r3, r2, r3
 800b4de:	430b      	orrs	r3, r1
 800b4e0:	40c2      	lsrs	r2, r0
 800b4e2:	6163      	str	r3, [r4, #20]
 800b4e4:	9201      	str	r2, [sp, #4]
 800b4e6:	9b01      	ldr	r3, [sp, #4]
 800b4e8:	61a3      	str	r3, [r4, #24]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	bf14      	ite	ne
 800b4ee:	2202      	movne	r2, #2
 800b4f0:	2201      	moveq	r2, #1
 800b4f2:	6122      	str	r2, [r4, #16]
 800b4f4:	b1d5      	cbz	r5, 800b52c <__d2b+0x98>
 800b4f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b4fa:	4405      	add	r5, r0
 800b4fc:	f8c9 5000 	str.w	r5, [r9]
 800b500:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b504:	f8c8 0000 	str.w	r0, [r8]
 800b508:	4620      	mov	r0, r4
 800b50a:	b003      	add	sp, #12
 800b50c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b510:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b514:	e7d5      	b.n	800b4c2 <__d2b+0x2e>
 800b516:	6161      	str	r1, [r4, #20]
 800b518:	e7e5      	b.n	800b4e6 <__d2b+0x52>
 800b51a:	a801      	add	r0, sp, #4
 800b51c:	f7ff fd5a 	bl	800afd4 <__lo0bits>
 800b520:	9b01      	ldr	r3, [sp, #4]
 800b522:	6163      	str	r3, [r4, #20]
 800b524:	2201      	movs	r2, #1
 800b526:	6122      	str	r2, [r4, #16]
 800b528:	3020      	adds	r0, #32
 800b52a:	e7e3      	b.n	800b4f4 <__d2b+0x60>
 800b52c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b530:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b534:	f8c9 0000 	str.w	r0, [r9]
 800b538:	6918      	ldr	r0, [r3, #16]
 800b53a:	f7ff fd2b 	bl	800af94 <__hi0bits>
 800b53e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b542:	e7df      	b.n	800b504 <__d2b+0x70>
 800b544:	0800cba3 	.word	0x0800cba3
 800b548:	0800cbb4 	.word	0x0800cbb4

0800b54c <_calloc_r>:
 800b54c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b54e:	fba1 2402 	umull	r2, r4, r1, r2
 800b552:	b94c      	cbnz	r4, 800b568 <_calloc_r+0x1c>
 800b554:	4611      	mov	r1, r2
 800b556:	9201      	str	r2, [sp, #4]
 800b558:	f000 f87a 	bl	800b650 <_malloc_r>
 800b55c:	9a01      	ldr	r2, [sp, #4]
 800b55e:	4605      	mov	r5, r0
 800b560:	b930      	cbnz	r0, 800b570 <_calloc_r+0x24>
 800b562:	4628      	mov	r0, r5
 800b564:	b003      	add	sp, #12
 800b566:	bd30      	pop	{r4, r5, pc}
 800b568:	220c      	movs	r2, #12
 800b56a:	6002      	str	r2, [r0, #0]
 800b56c:	2500      	movs	r5, #0
 800b56e:	e7f8      	b.n	800b562 <_calloc_r+0x16>
 800b570:	4621      	mov	r1, r4
 800b572:	f7fe f96d 	bl	8009850 <memset>
 800b576:	e7f4      	b.n	800b562 <_calloc_r+0x16>

0800b578 <_free_r>:
 800b578:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b57a:	2900      	cmp	r1, #0
 800b57c:	d044      	beq.n	800b608 <_free_r+0x90>
 800b57e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b582:	9001      	str	r0, [sp, #4]
 800b584:	2b00      	cmp	r3, #0
 800b586:	f1a1 0404 	sub.w	r4, r1, #4
 800b58a:	bfb8      	it	lt
 800b58c:	18e4      	addlt	r4, r4, r3
 800b58e:	f000 f925 	bl	800b7dc <__malloc_lock>
 800b592:	4a1e      	ldr	r2, [pc, #120]	; (800b60c <_free_r+0x94>)
 800b594:	9801      	ldr	r0, [sp, #4]
 800b596:	6813      	ldr	r3, [r2, #0]
 800b598:	b933      	cbnz	r3, 800b5a8 <_free_r+0x30>
 800b59a:	6063      	str	r3, [r4, #4]
 800b59c:	6014      	str	r4, [r2, #0]
 800b59e:	b003      	add	sp, #12
 800b5a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b5a4:	f000 b920 	b.w	800b7e8 <__malloc_unlock>
 800b5a8:	42a3      	cmp	r3, r4
 800b5aa:	d908      	bls.n	800b5be <_free_r+0x46>
 800b5ac:	6825      	ldr	r5, [r4, #0]
 800b5ae:	1961      	adds	r1, r4, r5
 800b5b0:	428b      	cmp	r3, r1
 800b5b2:	bf01      	itttt	eq
 800b5b4:	6819      	ldreq	r1, [r3, #0]
 800b5b6:	685b      	ldreq	r3, [r3, #4]
 800b5b8:	1949      	addeq	r1, r1, r5
 800b5ba:	6021      	streq	r1, [r4, #0]
 800b5bc:	e7ed      	b.n	800b59a <_free_r+0x22>
 800b5be:	461a      	mov	r2, r3
 800b5c0:	685b      	ldr	r3, [r3, #4]
 800b5c2:	b10b      	cbz	r3, 800b5c8 <_free_r+0x50>
 800b5c4:	42a3      	cmp	r3, r4
 800b5c6:	d9fa      	bls.n	800b5be <_free_r+0x46>
 800b5c8:	6811      	ldr	r1, [r2, #0]
 800b5ca:	1855      	adds	r5, r2, r1
 800b5cc:	42a5      	cmp	r5, r4
 800b5ce:	d10b      	bne.n	800b5e8 <_free_r+0x70>
 800b5d0:	6824      	ldr	r4, [r4, #0]
 800b5d2:	4421      	add	r1, r4
 800b5d4:	1854      	adds	r4, r2, r1
 800b5d6:	42a3      	cmp	r3, r4
 800b5d8:	6011      	str	r1, [r2, #0]
 800b5da:	d1e0      	bne.n	800b59e <_free_r+0x26>
 800b5dc:	681c      	ldr	r4, [r3, #0]
 800b5de:	685b      	ldr	r3, [r3, #4]
 800b5e0:	6053      	str	r3, [r2, #4]
 800b5e2:	4421      	add	r1, r4
 800b5e4:	6011      	str	r1, [r2, #0]
 800b5e6:	e7da      	b.n	800b59e <_free_r+0x26>
 800b5e8:	d902      	bls.n	800b5f0 <_free_r+0x78>
 800b5ea:	230c      	movs	r3, #12
 800b5ec:	6003      	str	r3, [r0, #0]
 800b5ee:	e7d6      	b.n	800b59e <_free_r+0x26>
 800b5f0:	6825      	ldr	r5, [r4, #0]
 800b5f2:	1961      	adds	r1, r4, r5
 800b5f4:	428b      	cmp	r3, r1
 800b5f6:	bf04      	itt	eq
 800b5f8:	6819      	ldreq	r1, [r3, #0]
 800b5fa:	685b      	ldreq	r3, [r3, #4]
 800b5fc:	6063      	str	r3, [r4, #4]
 800b5fe:	bf04      	itt	eq
 800b600:	1949      	addeq	r1, r1, r5
 800b602:	6021      	streq	r1, [r4, #0]
 800b604:	6054      	str	r4, [r2, #4]
 800b606:	e7ca      	b.n	800b59e <_free_r+0x26>
 800b608:	b003      	add	sp, #12
 800b60a:	bd30      	pop	{r4, r5, pc}
 800b60c:	20000d8c 	.word	0x20000d8c

0800b610 <sbrk_aligned>:
 800b610:	b570      	push	{r4, r5, r6, lr}
 800b612:	4e0e      	ldr	r6, [pc, #56]	; (800b64c <sbrk_aligned+0x3c>)
 800b614:	460c      	mov	r4, r1
 800b616:	6831      	ldr	r1, [r6, #0]
 800b618:	4605      	mov	r5, r0
 800b61a:	b911      	cbnz	r1, 800b622 <sbrk_aligned+0x12>
 800b61c:	f000 f88c 	bl	800b738 <_sbrk_r>
 800b620:	6030      	str	r0, [r6, #0]
 800b622:	4621      	mov	r1, r4
 800b624:	4628      	mov	r0, r5
 800b626:	f000 f887 	bl	800b738 <_sbrk_r>
 800b62a:	1c43      	adds	r3, r0, #1
 800b62c:	d00a      	beq.n	800b644 <sbrk_aligned+0x34>
 800b62e:	1cc4      	adds	r4, r0, #3
 800b630:	f024 0403 	bic.w	r4, r4, #3
 800b634:	42a0      	cmp	r0, r4
 800b636:	d007      	beq.n	800b648 <sbrk_aligned+0x38>
 800b638:	1a21      	subs	r1, r4, r0
 800b63a:	4628      	mov	r0, r5
 800b63c:	f000 f87c 	bl	800b738 <_sbrk_r>
 800b640:	3001      	adds	r0, #1
 800b642:	d101      	bne.n	800b648 <sbrk_aligned+0x38>
 800b644:	f04f 34ff 	mov.w	r4, #4294967295
 800b648:	4620      	mov	r0, r4
 800b64a:	bd70      	pop	{r4, r5, r6, pc}
 800b64c:	20000d90 	.word	0x20000d90

0800b650 <_malloc_r>:
 800b650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b654:	1ccd      	adds	r5, r1, #3
 800b656:	f025 0503 	bic.w	r5, r5, #3
 800b65a:	3508      	adds	r5, #8
 800b65c:	2d0c      	cmp	r5, #12
 800b65e:	bf38      	it	cc
 800b660:	250c      	movcc	r5, #12
 800b662:	2d00      	cmp	r5, #0
 800b664:	4607      	mov	r7, r0
 800b666:	db01      	blt.n	800b66c <_malloc_r+0x1c>
 800b668:	42a9      	cmp	r1, r5
 800b66a:	d905      	bls.n	800b678 <_malloc_r+0x28>
 800b66c:	230c      	movs	r3, #12
 800b66e:	603b      	str	r3, [r7, #0]
 800b670:	2600      	movs	r6, #0
 800b672:	4630      	mov	r0, r6
 800b674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b678:	4e2e      	ldr	r6, [pc, #184]	; (800b734 <_malloc_r+0xe4>)
 800b67a:	f000 f8af 	bl	800b7dc <__malloc_lock>
 800b67e:	6833      	ldr	r3, [r6, #0]
 800b680:	461c      	mov	r4, r3
 800b682:	bb34      	cbnz	r4, 800b6d2 <_malloc_r+0x82>
 800b684:	4629      	mov	r1, r5
 800b686:	4638      	mov	r0, r7
 800b688:	f7ff ffc2 	bl	800b610 <sbrk_aligned>
 800b68c:	1c43      	adds	r3, r0, #1
 800b68e:	4604      	mov	r4, r0
 800b690:	d14d      	bne.n	800b72e <_malloc_r+0xde>
 800b692:	6834      	ldr	r4, [r6, #0]
 800b694:	4626      	mov	r6, r4
 800b696:	2e00      	cmp	r6, #0
 800b698:	d140      	bne.n	800b71c <_malloc_r+0xcc>
 800b69a:	6823      	ldr	r3, [r4, #0]
 800b69c:	4631      	mov	r1, r6
 800b69e:	4638      	mov	r0, r7
 800b6a0:	eb04 0803 	add.w	r8, r4, r3
 800b6a4:	f000 f848 	bl	800b738 <_sbrk_r>
 800b6a8:	4580      	cmp	r8, r0
 800b6aa:	d13a      	bne.n	800b722 <_malloc_r+0xd2>
 800b6ac:	6821      	ldr	r1, [r4, #0]
 800b6ae:	3503      	adds	r5, #3
 800b6b0:	1a6d      	subs	r5, r5, r1
 800b6b2:	f025 0503 	bic.w	r5, r5, #3
 800b6b6:	3508      	adds	r5, #8
 800b6b8:	2d0c      	cmp	r5, #12
 800b6ba:	bf38      	it	cc
 800b6bc:	250c      	movcc	r5, #12
 800b6be:	4629      	mov	r1, r5
 800b6c0:	4638      	mov	r0, r7
 800b6c2:	f7ff ffa5 	bl	800b610 <sbrk_aligned>
 800b6c6:	3001      	adds	r0, #1
 800b6c8:	d02b      	beq.n	800b722 <_malloc_r+0xd2>
 800b6ca:	6823      	ldr	r3, [r4, #0]
 800b6cc:	442b      	add	r3, r5
 800b6ce:	6023      	str	r3, [r4, #0]
 800b6d0:	e00e      	b.n	800b6f0 <_malloc_r+0xa0>
 800b6d2:	6822      	ldr	r2, [r4, #0]
 800b6d4:	1b52      	subs	r2, r2, r5
 800b6d6:	d41e      	bmi.n	800b716 <_malloc_r+0xc6>
 800b6d8:	2a0b      	cmp	r2, #11
 800b6da:	d916      	bls.n	800b70a <_malloc_r+0xba>
 800b6dc:	1961      	adds	r1, r4, r5
 800b6de:	42a3      	cmp	r3, r4
 800b6e0:	6025      	str	r5, [r4, #0]
 800b6e2:	bf18      	it	ne
 800b6e4:	6059      	strne	r1, [r3, #4]
 800b6e6:	6863      	ldr	r3, [r4, #4]
 800b6e8:	bf08      	it	eq
 800b6ea:	6031      	streq	r1, [r6, #0]
 800b6ec:	5162      	str	r2, [r4, r5]
 800b6ee:	604b      	str	r3, [r1, #4]
 800b6f0:	4638      	mov	r0, r7
 800b6f2:	f104 060b 	add.w	r6, r4, #11
 800b6f6:	f000 f877 	bl	800b7e8 <__malloc_unlock>
 800b6fa:	f026 0607 	bic.w	r6, r6, #7
 800b6fe:	1d23      	adds	r3, r4, #4
 800b700:	1af2      	subs	r2, r6, r3
 800b702:	d0b6      	beq.n	800b672 <_malloc_r+0x22>
 800b704:	1b9b      	subs	r3, r3, r6
 800b706:	50a3      	str	r3, [r4, r2]
 800b708:	e7b3      	b.n	800b672 <_malloc_r+0x22>
 800b70a:	6862      	ldr	r2, [r4, #4]
 800b70c:	42a3      	cmp	r3, r4
 800b70e:	bf0c      	ite	eq
 800b710:	6032      	streq	r2, [r6, #0]
 800b712:	605a      	strne	r2, [r3, #4]
 800b714:	e7ec      	b.n	800b6f0 <_malloc_r+0xa0>
 800b716:	4623      	mov	r3, r4
 800b718:	6864      	ldr	r4, [r4, #4]
 800b71a:	e7b2      	b.n	800b682 <_malloc_r+0x32>
 800b71c:	4634      	mov	r4, r6
 800b71e:	6876      	ldr	r6, [r6, #4]
 800b720:	e7b9      	b.n	800b696 <_malloc_r+0x46>
 800b722:	230c      	movs	r3, #12
 800b724:	603b      	str	r3, [r7, #0]
 800b726:	4638      	mov	r0, r7
 800b728:	f000 f85e 	bl	800b7e8 <__malloc_unlock>
 800b72c:	e7a1      	b.n	800b672 <_malloc_r+0x22>
 800b72e:	6025      	str	r5, [r4, #0]
 800b730:	e7de      	b.n	800b6f0 <_malloc_r+0xa0>
 800b732:	bf00      	nop
 800b734:	20000d8c 	.word	0x20000d8c

0800b738 <_sbrk_r>:
 800b738:	b538      	push	{r3, r4, r5, lr}
 800b73a:	4d06      	ldr	r5, [pc, #24]	; (800b754 <_sbrk_r+0x1c>)
 800b73c:	2300      	movs	r3, #0
 800b73e:	4604      	mov	r4, r0
 800b740:	4608      	mov	r0, r1
 800b742:	602b      	str	r3, [r5, #0]
 800b744:	f7f7 ff2c 	bl	80035a0 <_sbrk>
 800b748:	1c43      	adds	r3, r0, #1
 800b74a:	d102      	bne.n	800b752 <_sbrk_r+0x1a>
 800b74c:	682b      	ldr	r3, [r5, #0]
 800b74e:	b103      	cbz	r3, 800b752 <_sbrk_r+0x1a>
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	bd38      	pop	{r3, r4, r5, pc}
 800b754:	20000d94 	.word	0x20000d94

0800b758 <__assert_func>:
 800b758:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b75a:	4614      	mov	r4, r2
 800b75c:	461a      	mov	r2, r3
 800b75e:	4b09      	ldr	r3, [pc, #36]	; (800b784 <__assert_func+0x2c>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	4605      	mov	r5, r0
 800b764:	68d8      	ldr	r0, [r3, #12]
 800b766:	b14c      	cbz	r4, 800b77c <__assert_func+0x24>
 800b768:	4b07      	ldr	r3, [pc, #28]	; (800b788 <__assert_func+0x30>)
 800b76a:	9100      	str	r1, [sp, #0]
 800b76c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b770:	4906      	ldr	r1, [pc, #24]	; (800b78c <__assert_func+0x34>)
 800b772:	462b      	mov	r3, r5
 800b774:	f000 f80e 	bl	800b794 <fiprintf>
 800b778:	f000 fa64 	bl	800bc44 <abort>
 800b77c:	4b04      	ldr	r3, [pc, #16]	; (800b790 <__assert_func+0x38>)
 800b77e:	461c      	mov	r4, r3
 800b780:	e7f3      	b.n	800b76a <__assert_func+0x12>
 800b782:	bf00      	nop
 800b784:	20000010 	.word	0x20000010
 800b788:	0800cd0c 	.word	0x0800cd0c
 800b78c:	0800cd19 	.word	0x0800cd19
 800b790:	0800cd47 	.word	0x0800cd47

0800b794 <fiprintf>:
 800b794:	b40e      	push	{r1, r2, r3}
 800b796:	b503      	push	{r0, r1, lr}
 800b798:	4601      	mov	r1, r0
 800b79a:	ab03      	add	r3, sp, #12
 800b79c:	4805      	ldr	r0, [pc, #20]	; (800b7b4 <fiprintf+0x20>)
 800b79e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7a2:	6800      	ldr	r0, [r0, #0]
 800b7a4:	9301      	str	r3, [sp, #4]
 800b7a6:	f000 f84f 	bl	800b848 <_vfiprintf_r>
 800b7aa:	b002      	add	sp, #8
 800b7ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800b7b0:	b003      	add	sp, #12
 800b7b2:	4770      	bx	lr
 800b7b4:	20000010 	.word	0x20000010

0800b7b8 <__ascii_mbtowc>:
 800b7b8:	b082      	sub	sp, #8
 800b7ba:	b901      	cbnz	r1, 800b7be <__ascii_mbtowc+0x6>
 800b7bc:	a901      	add	r1, sp, #4
 800b7be:	b142      	cbz	r2, 800b7d2 <__ascii_mbtowc+0x1a>
 800b7c0:	b14b      	cbz	r3, 800b7d6 <__ascii_mbtowc+0x1e>
 800b7c2:	7813      	ldrb	r3, [r2, #0]
 800b7c4:	600b      	str	r3, [r1, #0]
 800b7c6:	7812      	ldrb	r2, [r2, #0]
 800b7c8:	1e10      	subs	r0, r2, #0
 800b7ca:	bf18      	it	ne
 800b7cc:	2001      	movne	r0, #1
 800b7ce:	b002      	add	sp, #8
 800b7d0:	4770      	bx	lr
 800b7d2:	4610      	mov	r0, r2
 800b7d4:	e7fb      	b.n	800b7ce <__ascii_mbtowc+0x16>
 800b7d6:	f06f 0001 	mvn.w	r0, #1
 800b7da:	e7f8      	b.n	800b7ce <__ascii_mbtowc+0x16>

0800b7dc <__malloc_lock>:
 800b7dc:	4801      	ldr	r0, [pc, #4]	; (800b7e4 <__malloc_lock+0x8>)
 800b7de:	f000 bbf1 	b.w	800bfc4 <__retarget_lock_acquire_recursive>
 800b7e2:	bf00      	nop
 800b7e4:	20000d98 	.word	0x20000d98

0800b7e8 <__malloc_unlock>:
 800b7e8:	4801      	ldr	r0, [pc, #4]	; (800b7f0 <__malloc_unlock+0x8>)
 800b7ea:	f000 bbec 	b.w	800bfc6 <__retarget_lock_release_recursive>
 800b7ee:	bf00      	nop
 800b7f0:	20000d98 	.word	0x20000d98

0800b7f4 <__sfputc_r>:
 800b7f4:	6893      	ldr	r3, [r2, #8]
 800b7f6:	3b01      	subs	r3, #1
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	b410      	push	{r4}
 800b7fc:	6093      	str	r3, [r2, #8]
 800b7fe:	da08      	bge.n	800b812 <__sfputc_r+0x1e>
 800b800:	6994      	ldr	r4, [r2, #24]
 800b802:	42a3      	cmp	r3, r4
 800b804:	db01      	blt.n	800b80a <__sfputc_r+0x16>
 800b806:	290a      	cmp	r1, #10
 800b808:	d103      	bne.n	800b812 <__sfputc_r+0x1e>
 800b80a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b80e:	f000 b94b 	b.w	800baa8 <__swbuf_r>
 800b812:	6813      	ldr	r3, [r2, #0]
 800b814:	1c58      	adds	r0, r3, #1
 800b816:	6010      	str	r0, [r2, #0]
 800b818:	7019      	strb	r1, [r3, #0]
 800b81a:	4608      	mov	r0, r1
 800b81c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b820:	4770      	bx	lr

0800b822 <__sfputs_r>:
 800b822:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b824:	4606      	mov	r6, r0
 800b826:	460f      	mov	r7, r1
 800b828:	4614      	mov	r4, r2
 800b82a:	18d5      	adds	r5, r2, r3
 800b82c:	42ac      	cmp	r4, r5
 800b82e:	d101      	bne.n	800b834 <__sfputs_r+0x12>
 800b830:	2000      	movs	r0, #0
 800b832:	e007      	b.n	800b844 <__sfputs_r+0x22>
 800b834:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b838:	463a      	mov	r2, r7
 800b83a:	4630      	mov	r0, r6
 800b83c:	f7ff ffda 	bl	800b7f4 <__sfputc_r>
 800b840:	1c43      	adds	r3, r0, #1
 800b842:	d1f3      	bne.n	800b82c <__sfputs_r+0xa>
 800b844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b848 <_vfiprintf_r>:
 800b848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b84c:	460d      	mov	r5, r1
 800b84e:	b09d      	sub	sp, #116	; 0x74
 800b850:	4614      	mov	r4, r2
 800b852:	4698      	mov	r8, r3
 800b854:	4606      	mov	r6, r0
 800b856:	b118      	cbz	r0, 800b860 <_vfiprintf_r+0x18>
 800b858:	6983      	ldr	r3, [r0, #24]
 800b85a:	b90b      	cbnz	r3, 800b860 <_vfiprintf_r+0x18>
 800b85c:	f000 fb14 	bl	800be88 <__sinit>
 800b860:	4b89      	ldr	r3, [pc, #548]	; (800ba88 <_vfiprintf_r+0x240>)
 800b862:	429d      	cmp	r5, r3
 800b864:	d11b      	bne.n	800b89e <_vfiprintf_r+0x56>
 800b866:	6875      	ldr	r5, [r6, #4]
 800b868:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b86a:	07d9      	lsls	r1, r3, #31
 800b86c:	d405      	bmi.n	800b87a <_vfiprintf_r+0x32>
 800b86e:	89ab      	ldrh	r3, [r5, #12]
 800b870:	059a      	lsls	r2, r3, #22
 800b872:	d402      	bmi.n	800b87a <_vfiprintf_r+0x32>
 800b874:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b876:	f000 fba5 	bl	800bfc4 <__retarget_lock_acquire_recursive>
 800b87a:	89ab      	ldrh	r3, [r5, #12]
 800b87c:	071b      	lsls	r3, r3, #28
 800b87e:	d501      	bpl.n	800b884 <_vfiprintf_r+0x3c>
 800b880:	692b      	ldr	r3, [r5, #16]
 800b882:	b9eb      	cbnz	r3, 800b8c0 <_vfiprintf_r+0x78>
 800b884:	4629      	mov	r1, r5
 800b886:	4630      	mov	r0, r6
 800b888:	f000 f96e 	bl	800bb68 <__swsetup_r>
 800b88c:	b1c0      	cbz	r0, 800b8c0 <_vfiprintf_r+0x78>
 800b88e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b890:	07dc      	lsls	r4, r3, #31
 800b892:	d50e      	bpl.n	800b8b2 <_vfiprintf_r+0x6a>
 800b894:	f04f 30ff 	mov.w	r0, #4294967295
 800b898:	b01d      	add	sp, #116	; 0x74
 800b89a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b89e:	4b7b      	ldr	r3, [pc, #492]	; (800ba8c <_vfiprintf_r+0x244>)
 800b8a0:	429d      	cmp	r5, r3
 800b8a2:	d101      	bne.n	800b8a8 <_vfiprintf_r+0x60>
 800b8a4:	68b5      	ldr	r5, [r6, #8]
 800b8a6:	e7df      	b.n	800b868 <_vfiprintf_r+0x20>
 800b8a8:	4b79      	ldr	r3, [pc, #484]	; (800ba90 <_vfiprintf_r+0x248>)
 800b8aa:	429d      	cmp	r5, r3
 800b8ac:	bf08      	it	eq
 800b8ae:	68f5      	ldreq	r5, [r6, #12]
 800b8b0:	e7da      	b.n	800b868 <_vfiprintf_r+0x20>
 800b8b2:	89ab      	ldrh	r3, [r5, #12]
 800b8b4:	0598      	lsls	r0, r3, #22
 800b8b6:	d4ed      	bmi.n	800b894 <_vfiprintf_r+0x4c>
 800b8b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8ba:	f000 fb84 	bl	800bfc6 <__retarget_lock_release_recursive>
 800b8be:	e7e9      	b.n	800b894 <_vfiprintf_r+0x4c>
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	9309      	str	r3, [sp, #36]	; 0x24
 800b8c4:	2320      	movs	r3, #32
 800b8c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b8ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8ce:	2330      	movs	r3, #48	; 0x30
 800b8d0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ba94 <_vfiprintf_r+0x24c>
 800b8d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b8d8:	f04f 0901 	mov.w	r9, #1
 800b8dc:	4623      	mov	r3, r4
 800b8de:	469a      	mov	sl, r3
 800b8e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b8e4:	b10a      	cbz	r2, 800b8ea <_vfiprintf_r+0xa2>
 800b8e6:	2a25      	cmp	r2, #37	; 0x25
 800b8e8:	d1f9      	bne.n	800b8de <_vfiprintf_r+0x96>
 800b8ea:	ebba 0b04 	subs.w	fp, sl, r4
 800b8ee:	d00b      	beq.n	800b908 <_vfiprintf_r+0xc0>
 800b8f0:	465b      	mov	r3, fp
 800b8f2:	4622      	mov	r2, r4
 800b8f4:	4629      	mov	r1, r5
 800b8f6:	4630      	mov	r0, r6
 800b8f8:	f7ff ff93 	bl	800b822 <__sfputs_r>
 800b8fc:	3001      	adds	r0, #1
 800b8fe:	f000 80aa 	beq.w	800ba56 <_vfiprintf_r+0x20e>
 800b902:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b904:	445a      	add	r2, fp
 800b906:	9209      	str	r2, [sp, #36]	; 0x24
 800b908:	f89a 3000 	ldrb.w	r3, [sl]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	f000 80a2 	beq.w	800ba56 <_vfiprintf_r+0x20e>
 800b912:	2300      	movs	r3, #0
 800b914:	f04f 32ff 	mov.w	r2, #4294967295
 800b918:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b91c:	f10a 0a01 	add.w	sl, sl, #1
 800b920:	9304      	str	r3, [sp, #16]
 800b922:	9307      	str	r3, [sp, #28]
 800b924:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b928:	931a      	str	r3, [sp, #104]	; 0x68
 800b92a:	4654      	mov	r4, sl
 800b92c:	2205      	movs	r2, #5
 800b92e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b932:	4858      	ldr	r0, [pc, #352]	; (800ba94 <_vfiprintf_r+0x24c>)
 800b934:	f7f4 fc54 	bl	80001e0 <memchr>
 800b938:	9a04      	ldr	r2, [sp, #16]
 800b93a:	b9d8      	cbnz	r0, 800b974 <_vfiprintf_r+0x12c>
 800b93c:	06d1      	lsls	r1, r2, #27
 800b93e:	bf44      	itt	mi
 800b940:	2320      	movmi	r3, #32
 800b942:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b946:	0713      	lsls	r3, r2, #28
 800b948:	bf44      	itt	mi
 800b94a:	232b      	movmi	r3, #43	; 0x2b
 800b94c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b950:	f89a 3000 	ldrb.w	r3, [sl]
 800b954:	2b2a      	cmp	r3, #42	; 0x2a
 800b956:	d015      	beq.n	800b984 <_vfiprintf_r+0x13c>
 800b958:	9a07      	ldr	r2, [sp, #28]
 800b95a:	4654      	mov	r4, sl
 800b95c:	2000      	movs	r0, #0
 800b95e:	f04f 0c0a 	mov.w	ip, #10
 800b962:	4621      	mov	r1, r4
 800b964:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b968:	3b30      	subs	r3, #48	; 0x30
 800b96a:	2b09      	cmp	r3, #9
 800b96c:	d94e      	bls.n	800ba0c <_vfiprintf_r+0x1c4>
 800b96e:	b1b0      	cbz	r0, 800b99e <_vfiprintf_r+0x156>
 800b970:	9207      	str	r2, [sp, #28]
 800b972:	e014      	b.n	800b99e <_vfiprintf_r+0x156>
 800b974:	eba0 0308 	sub.w	r3, r0, r8
 800b978:	fa09 f303 	lsl.w	r3, r9, r3
 800b97c:	4313      	orrs	r3, r2
 800b97e:	9304      	str	r3, [sp, #16]
 800b980:	46a2      	mov	sl, r4
 800b982:	e7d2      	b.n	800b92a <_vfiprintf_r+0xe2>
 800b984:	9b03      	ldr	r3, [sp, #12]
 800b986:	1d19      	adds	r1, r3, #4
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	9103      	str	r1, [sp, #12]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	bfbb      	ittet	lt
 800b990:	425b      	neglt	r3, r3
 800b992:	f042 0202 	orrlt.w	r2, r2, #2
 800b996:	9307      	strge	r3, [sp, #28]
 800b998:	9307      	strlt	r3, [sp, #28]
 800b99a:	bfb8      	it	lt
 800b99c:	9204      	strlt	r2, [sp, #16]
 800b99e:	7823      	ldrb	r3, [r4, #0]
 800b9a0:	2b2e      	cmp	r3, #46	; 0x2e
 800b9a2:	d10c      	bne.n	800b9be <_vfiprintf_r+0x176>
 800b9a4:	7863      	ldrb	r3, [r4, #1]
 800b9a6:	2b2a      	cmp	r3, #42	; 0x2a
 800b9a8:	d135      	bne.n	800ba16 <_vfiprintf_r+0x1ce>
 800b9aa:	9b03      	ldr	r3, [sp, #12]
 800b9ac:	1d1a      	adds	r2, r3, #4
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	9203      	str	r2, [sp, #12]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	bfb8      	it	lt
 800b9b6:	f04f 33ff 	movlt.w	r3, #4294967295
 800b9ba:	3402      	adds	r4, #2
 800b9bc:	9305      	str	r3, [sp, #20]
 800b9be:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800baa4 <_vfiprintf_r+0x25c>
 800b9c2:	7821      	ldrb	r1, [r4, #0]
 800b9c4:	2203      	movs	r2, #3
 800b9c6:	4650      	mov	r0, sl
 800b9c8:	f7f4 fc0a 	bl	80001e0 <memchr>
 800b9cc:	b140      	cbz	r0, 800b9e0 <_vfiprintf_r+0x198>
 800b9ce:	2340      	movs	r3, #64	; 0x40
 800b9d0:	eba0 000a 	sub.w	r0, r0, sl
 800b9d4:	fa03 f000 	lsl.w	r0, r3, r0
 800b9d8:	9b04      	ldr	r3, [sp, #16]
 800b9da:	4303      	orrs	r3, r0
 800b9dc:	3401      	adds	r4, #1
 800b9de:	9304      	str	r3, [sp, #16]
 800b9e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9e4:	482c      	ldr	r0, [pc, #176]	; (800ba98 <_vfiprintf_r+0x250>)
 800b9e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b9ea:	2206      	movs	r2, #6
 800b9ec:	f7f4 fbf8 	bl	80001e0 <memchr>
 800b9f0:	2800      	cmp	r0, #0
 800b9f2:	d03f      	beq.n	800ba74 <_vfiprintf_r+0x22c>
 800b9f4:	4b29      	ldr	r3, [pc, #164]	; (800ba9c <_vfiprintf_r+0x254>)
 800b9f6:	bb1b      	cbnz	r3, 800ba40 <_vfiprintf_r+0x1f8>
 800b9f8:	9b03      	ldr	r3, [sp, #12]
 800b9fa:	3307      	adds	r3, #7
 800b9fc:	f023 0307 	bic.w	r3, r3, #7
 800ba00:	3308      	adds	r3, #8
 800ba02:	9303      	str	r3, [sp, #12]
 800ba04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba06:	443b      	add	r3, r7
 800ba08:	9309      	str	r3, [sp, #36]	; 0x24
 800ba0a:	e767      	b.n	800b8dc <_vfiprintf_r+0x94>
 800ba0c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba10:	460c      	mov	r4, r1
 800ba12:	2001      	movs	r0, #1
 800ba14:	e7a5      	b.n	800b962 <_vfiprintf_r+0x11a>
 800ba16:	2300      	movs	r3, #0
 800ba18:	3401      	adds	r4, #1
 800ba1a:	9305      	str	r3, [sp, #20]
 800ba1c:	4619      	mov	r1, r3
 800ba1e:	f04f 0c0a 	mov.w	ip, #10
 800ba22:	4620      	mov	r0, r4
 800ba24:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba28:	3a30      	subs	r2, #48	; 0x30
 800ba2a:	2a09      	cmp	r2, #9
 800ba2c:	d903      	bls.n	800ba36 <_vfiprintf_r+0x1ee>
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d0c5      	beq.n	800b9be <_vfiprintf_r+0x176>
 800ba32:	9105      	str	r1, [sp, #20]
 800ba34:	e7c3      	b.n	800b9be <_vfiprintf_r+0x176>
 800ba36:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba3a:	4604      	mov	r4, r0
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	e7f0      	b.n	800ba22 <_vfiprintf_r+0x1da>
 800ba40:	ab03      	add	r3, sp, #12
 800ba42:	9300      	str	r3, [sp, #0]
 800ba44:	462a      	mov	r2, r5
 800ba46:	4b16      	ldr	r3, [pc, #88]	; (800baa0 <_vfiprintf_r+0x258>)
 800ba48:	a904      	add	r1, sp, #16
 800ba4a:	4630      	mov	r0, r6
 800ba4c:	f7fd ffa8 	bl	80099a0 <_printf_float>
 800ba50:	4607      	mov	r7, r0
 800ba52:	1c78      	adds	r0, r7, #1
 800ba54:	d1d6      	bne.n	800ba04 <_vfiprintf_r+0x1bc>
 800ba56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba58:	07d9      	lsls	r1, r3, #31
 800ba5a:	d405      	bmi.n	800ba68 <_vfiprintf_r+0x220>
 800ba5c:	89ab      	ldrh	r3, [r5, #12]
 800ba5e:	059a      	lsls	r2, r3, #22
 800ba60:	d402      	bmi.n	800ba68 <_vfiprintf_r+0x220>
 800ba62:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba64:	f000 faaf 	bl	800bfc6 <__retarget_lock_release_recursive>
 800ba68:	89ab      	ldrh	r3, [r5, #12]
 800ba6a:	065b      	lsls	r3, r3, #25
 800ba6c:	f53f af12 	bmi.w	800b894 <_vfiprintf_r+0x4c>
 800ba70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba72:	e711      	b.n	800b898 <_vfiprintf_r+0x50>
 800ba74:	ab03      	add	r3, sp, #12
 800ba76:	9300      	str	r3, [sp, #0]
 800ba78:	462a      	mov	r2, r5
 800ba7a:	4b09      	ldr	r3, [pc, #36]	; (800baa0 <_vfiprintf_r+0x258>)
 800ba7c:	a904      	add	r1, sp, #16
 800ba7e:	4630      	mov	r0, r6
 800ba80:	f7fe fa32 	bl	8009ee8 <_printf_i>
 800ba84:	e7e4      	b.n	800ba50 <_vfiprintf_r+0x208>
 800ba86:	bf00      	nop
 800ba88:	0800ce84 	.word	0x0800ce84
 800ba8c:	0800cea4 	.word	0x0800cea4
 800ba90:	0800ce64 	.word	0x0800ce64
 800ba94:	0800cd52 	.word	0x0800cd52
 800ba98:	0800cd5c 	.word	0x0800cd5c
 800ba9c:	080099a1 	.word	0x080099a1
 800baa0:	0800b823 	.word	0x0800b823
 800baa4:	0800cd58 	.word	0x0800cd58

0800baa8 <__swbuf_r>:
 800baa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baaa:	460e      	mov	r6, r1
 800baac:	4614      	mov	r4, r2
 800baae:	4605      	mov	r5, r0
 800bab0:	b118      	cbz	r0, 800baba <__swbuf_r+0x12>
 800bab2:	6983      	ldr	r3, [r0, #24]
 800bab4:	b90b      	cbnz	r3, 800baba <__swbuf_r+0x12>
 800bab6:	f000 f9e7 	bl	800be88 <__sinit>
 800baba:	4b21      	ldr	r3, [pc, #132]	; (800bb40 <__swbuf_r+0x98>)
 800babc:	429c      	cmp	r4, r3
 800babe:	d12b      	bne.n	800bb18 <__swbuf_r+0x70>
 800bac0:	686c      	ldr	r4, [r5, #4]
 800bac2:	69a3      	ldr	r3, [r4, #24]
 800bac4:	60a3      	str	r3, [r4, #8]
 800bac6:	89a3      	ldrh	r3, [r4, #12]
 800bac8:	071a      	lsls	r2, r3, #28
 800baca:	d52f      	bpl.n	800bb2c <__swbuf_r+0x84>
 800bacc:	6923      	ldr	r3, [r4, #16]
 800bace:	b36b      	cbz	r3, 800bb2c <__swbuf_r+0x84>
 800bad0:	6923      	ldr	r3, [r4, #16]
 800bad2:	6820      	ldr	r0, [r4, #0]
 800bad4:	1ac0      	subs	r0, r0, r3
 800bad6:	6963      	ldr	r3, [r4, #20]
 800bad8:	b2f6      	uxtb	r6, r6
 800bada:	4283      	cmp	r3, r0
 800badc:	4637      	mov	r7, r6
 800bade:	dc04      	bgt.n	800baea <__swbuf_r+0x42>
 800bae0:	4621      	mov	r1, r4
 800bae2:	4628      	mov	r0, r5
 800bae4:	f000 f93c 	bl	800bd60 <_fflush_r>
 800bae8:	bb30      	cbnz	r0, 800bb38 <__swbuf_r+0x90>
 800baea:	68a3      	ldr	r3, [r4, #8]
 800baec:	3b01      	subs	r3, #1
 800baee:	60a3      	str	r3, [r4, #8]
 800baf0:	6823      	ldr	r3, [r4, #0]
 800baf2:	1c5a      	adds	r2, r3, #1
 800baf4:	6022      	str	r2, [r4, #0]
 800baf6:	701e      	strb	r6, [r3, #0]
 800baf8:	6963      	ldr	r3, [r4, #20]
 800bafa:	3001      	adds	r0, #1
 800bafc:	4283      	cmp	r3, r0
 800bafe:	d004      	beq.n	800bb0a <__swbuf_r+0x62>
 800bb00:	89a3      	ldrh	r3, [r4, #12]
 800bb02:	07db      	lsls	r3, r3, #31
 800bb04:	d506      	bpl.n	800bb14 <__swbuf_r+0x6c>
 800bb06:	2e0a      	cmp	r6, #10
 800bb08:	d104      	bne.n	800bb14 <__swbuf_r+0x6c>
 800bb0a:	4621      	mov	r1, r4
 800bb0c:	4628      	mov	r0, r5
 800bb0e:	f000 f927 	bl	800bd60 <_fflush_r>
 800bb12:	b988      	cbnz	r0, 800bb38 <__swbuf_r+0x90>
 800bb14:	4638      	mov	r0, r7
 800bb16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb18:	4b0a      	ldr	r3, [pc, #40]	; (800bb44 <__swbuf_r+0x9c>)
 800bb1a:	429c      	cmp	r4, r3
 800bb1c:	d101      	bne.n	800bb22 <__swbuf_r+0x7a>
 800bb1e:	68ac      	ldr	r4, [r5, #8]
 800bb20:	e7cf      	b.n	800bac2 <__swbuf_r+0x1a>
 800bb22:	4b09      	ldr	r3, [pc, #36]	; (800bb48 <__swbuf_r+0xa0>)
 800bb24:	429c      	cmp	r4, r3
 800bb26:	bf08      	it	eq
 800bb28:	68ec      	ldreq	r4, [r5, #12]
 800bb2a:	e7ca      	b.n	800bac2 <__swbuf_r+0x1a>
 800bb2c:	4621      	mov	r1, r4
 800bb2e:	4628      	mov	r0, r5
 800bb30:	f000 f81a 	bl	800bb68 <__swsetup_r>
 800bb34:	2800      	cmp	r0, #0
 800bb36:	d0cb      	beq.n	800bad0 <__swbuf_r+0x28>
 800bb38:	f04f 37ff 	mov.w	r7, #4294967295
 800bb3c:	e7ea      	b.n	800bb14 <__swbuf_r+0x6c>
 800bb3e:	bf00      	nop
 800bb40:	0800ce84 	.word	0x0800ce84
 800bb44:	0800cea4 	.word	0x0800cea4
 800bb48:	0800ce64 	.word	0x0800ce64

0800bb4c <__ascii_wctomb>:
 800bb4c:	b149      	cbz	r1, 800bb62 <__ascii_wctomb+0x16>
 800bb4e:	2aff      	cmp	r2, #255	; 0xff
 800bb50:	bf85      	ittet	hi
 800bb52:	238a      	movhi	r3, #138	; 0x8a
 800bb54:	6003      	strhi	r3, [r0, #0]
 800bb56:	700a      	strbls	r2, [r1, #0]
 800bb58:	f04f 30ff 	movhi.w	r0, #4294967295
 800bb5c:	bf98      	it	ls
 800bb5e:	2001      	movls	r0, #1
 800bb60:	4770      	bx	lr
 800bb62:	4608      	mov	r0, r1
 800bb64:	4770      	bx	lr
	...

0800bb68 <__swsetup_r>:
 800bb68:	4b32      	ldr	r3, [pc, #200]	; (800bc34 <__swsetup_r+0xcc>)
 800bb6a:	b570      	push	{r4, r5, r6, lr}
 800bb6c:	681d      	ldr	r5, [r3, #0]
 800bb6e:	4606      	mov	r6, r0
 800bb70:	460c      	mov	r4, r1
 800bb72:	b125      	cbz	r5, 800bb7e <__swsetup_r+0x16>
 800bb74:	69ab      	ldr	r3, [r5, #24]
 800bb76:	b913      	cbnz	r3, 800bb7e <__swsetup_r+0x16>
 800bb78:	4628      	mov	r0, r5
 800bb7a:	f000 f985 	bl	800be88 <__sinit>
 800bb7e:	4b2e      	ldr	r3, [pc, #184]	; (800bc38 <__swsetup_r+0xd0>)
 800bb80:	429c      	cmp	r4, r3
 800bb82:	d10f      	bne.n	800bba4 <__swsetup_r+0x3c>
 800bb84:	686c      	ldr	r4, [r5, #4]
 800bb86:	89a3      	ldrh	r3, [r4, #12]
 800bb88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb8c:	0719      	lsls	r1, r3, #28
 800bb8e:	d42c      	bmi.n	800bbea <__swsetup_r+0x82>
 800bb90:	06dd      	lsls	r5, r3, #27
 800bb92:	d411      	bmi.n	800bbb8 <__swsetup_r+0x50>
 800bb94:	2309      	movs	r3, #9
 800bb96:	6033      	str	r3, [r6, #0]
 800bb98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bb9c:	81a3      	strh	r3, [r4, #12]
 800bb9e:	f04f 30ff 	mov.w	r0, #4294967295
 800bba2:	e03e      	b.n	800bc22 <__swsetup_r+0xba>
 800bba4:	4b25      	ldr	r3, [pc, #148]	; (800bc3c <__swsetup_r+0xd4>)
 800bba6:	429c      	cmp	r4, r3
 800bba8:	d101      	bne.n	800bbae <__swsetup_r+0x46>
 800bbaa:	68ac      	ldr	r4, [r5, #8]
 800bbac:	e7eb      	b.n	800bb86 <__swsetup_r+0x1e>
 800bbae:	4b24      	ldr	r3, [pc, #144]	; (800bc40 <__swsetup_r+0xd8>)
 800bbb0:	429c      	cmp	r4, r3
 800bbb2:	bf08      	it	eq
 800bbb4:	68ec      	ldreq	r4, [r5, #12]
 800bbb6:	e7e6      	b.n	800bb86 <__swsetup_r+0x1e>
 800bbb8:	0758      	lsls	r0, r3, #29
 800bbba:	d512      	bpl.n	800bbe2 <__swsetup_r+0x7a>
 800bbbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bbbe:	b141      	cbz	r1, 800bbd2 <__swsetup_r+0x6a>
 800bbc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bbc4:	4299      	cmp	r1, r3
 800bbc6:	d002      	beq.n	800bbce <__swsetup_r+0x66>
 800bbc8:	4630      	mov	r0, r6
 800bbca:	f7ff fcd5 	bl	800b578 <_free_r>
 800bbce:	2300      	movs	r3, #0
 800bbd0:	6363      	str	r3, [r4, #52]	; 0x34
 800bbd2:	89a3      	ldrh	r3, [r4, #12]
 800bbd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bbd8:	81a3      	strh	r3, [r4, #12]
 800bbda:	2300      	movs	r3, #0
 800bbdc:	6063      	str	r3, [r4, #4]
 800bbde:	6923      	ldr	r3, [r4, #16]
 800bbe0:	6023      	str	r3, [r4, #0]
 800bbe2:	89a3      	ldrh	r3, [r4, #12]
 800bbe4:	f043 0308 	orr.w	r3, r3, #8
 800bbe8:	81a3      	strh	r3, [r4, #12]
 800bbea:	6923      	ldr	r3, [r4, #16]
 800bbec:	b94b      	cbnz	r3, 800bc02 <__swsetup_r+0x9a>
 800bbee:	89a3      	ldrh	r3, [r4, #12]
 800bbf0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bbf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bbf8:	d003      	beq.n	800bc02 <__swsetup_r+0x9a>
 800bbfa:	4621      	mov	r1, r4
 800bbfc:	4630      	mov	r0, r6
 800bbfe:	f000 fa09 	bl	800c014 <__smakebuf_r>
 800bc02:	89a0      	ldrh	r0, [r4, #12]
 800bc04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bc08:	f010 0301 	ands.w	r3, r0, #1
 800bc0c:	d00a      	beq.n	800bc24 <__swsetup_r+0xbc>
 800bc0e:	2300      	movs	r3, #0
 800bc10:	60a3      	str	r3, [r4, #8]
 800bc12:	6963      	ldr	r3, [r4, #20]
 800bc14:	425b      	negs	r3, r3
 800bc16:	61a3      	str	r3, [r4, #24]
 800bc18:	6923      	ldr	r3, [r4, #16]
 800bc1a:	b943      	cbnz	r3, 800bc2e <__swsetup_r+0xc6>
 800bc1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bc20:	d1ba      	bne.n	800bb98 <__swsetup_r+0x30>
 800bc22:	bd70      	pop	{r4, r5, r6, pc}
 800bc24:	0781      	lsls	r1, r0, #30
 800bc26:	bf58      	it	pl
 800bc28:	6963      	ldrpl	r3, [r4, #20]
 800bc2a:	60a3      	str	r3, [r4, #8]
 800bc2c:	e7f4      	b.n	800bc18 <__swsetup_r+0xb0>
 800bc2e:	2000      	movs	r0, #0
 800bc30:	e7f7      	b.n	800bc22 <__swsetup_r+0xba>
 800bc32:	bf00      	nop
 800bc34:	20000010 	.word	0x20000010
 800bc38:	0800ce84 	.word	0x0800ce84
 800bc3c:	0800cea4 	.word	0x0800cea4
 800bc40:	0800ce64 	.word	0x0800ce64

0800bc44 <abort>:
 800bc44:	b508      	push	{r3, lr}
 800bc46:	2006      	movs	r0, #6
 800bc48:	f000 fa4c 	bl	800c0e4 <raise>
 800bc4c:	2001      	movs	r0, #1
 800bc4e:	f7f7 fc2f 	bl	80034b0 <_exit>
	...

0800bc54 <__sflush_r>:
 800bc54:	898a      	ldrh	r2, [r1, #12]
 800bc56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc5a:	4605      	mov	r5, r0
 800bc5c:	0710      	lsls	r0, r2, #28
 800bc5e:	460c      	mov	r4, r1
 800bc60:	d458      	bmi.n	800bd14 <__sflush_r+0xc0>
 800bc62:	684b      	ldr	r3, [r1, #4]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	dc05      	bgt.n	800bc74 <__sflush_r+0x20>
 800bc68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	dc02      	bgt.n	800bc74 <__sflush_r+0x20>
 800bc6e:	2000      	movs	r0, #0
 800bc70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc76:	2e00      	cmp	r6, #0
 800bc78:	d0f9      	beq.n	800bc6e <__sflush_r+0x1a>
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bc80:	682f      	ldr	r7, [r5, #0]
 800bc82:	602b      	str	r3, [r5, #0]
 800bc84:	d032      	beq.n	800bcec <__sflush_r+0x98>
 800bc86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bc88:	89a3      	ldrh	r3, [r4, #12]
 800bc8a:	075a      	lsls	r2, r3, #29
 800bc8c:	d505      	bpl.n	800bc9a <__sflush_r+0x46>
 800bc8e:	6863      	ldr	r3, [r4, #4]
 800bc90:	1ac0      	subs	r0, r0, r3
 800bc92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bc94:	b10b      	cbz	r3, 800bc9a <__sflush_r+0x46>
 800bc96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bc98:	1ac0      	subs	r0, r0, r3
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bca0:	6a21      	ldr	r1, [r4, #32]
 800bca2:	4628      	mov	r0, r5
 800bca4:	47b0      	blx	r6
 800bca6:	1c43      	adds	r3, r0, #1
 800bca8:	89a3      	ldrh	r3, [r4, #12]
 800bcaa:	d106      	bne.n	800bcba <__sflush_r+0x66>
 800bcac:	6829      	ldr	r1, [r5, #0]
 800bcae:	291d      	cmp	r1, #29
 800bcb0:	d82c      	bhi.n	800bd0c <__sflush_r+0xb8>
 800bcb2:	4a2a      	ldr	r2, [pc, #168]	; (800bd5c <__sflush_r+0x108>)
 800bcb4:	40ca      	lsrs	r2, r1
 800bcb6:	07d6      	lsls	r6, r2, #31
 800bcb8:	d528      	bpl.n	800bd0c <__sflush_r+0xb8>
 800bcba:	2200      	movs	r2, #0
 800bcbc:	6062      	str	r2, [r4, #4]
 800bcbe:	04d9      	lsls	r1, r3, #19
 800bcc0:	6922      	ldr	r2, [r4, #16]
 800bcc2:	6022      	str	r2, [r4, #0]
 800bcc4:	d504      	bpl.n	800bcd0 <__sflush_r+0x7c>
 800bcc6:	1c42      	adds	r2, r0, #1
 800bcc8:	d101      	bne.n	800bcce <__sflush_r+0x7a>
 800bcca:	682b      	ldr	r3, [r5, #0]
 800bccc:	b903      	cbnz	r3, 800bcd0 <__sflush_r+0x7c>
 800bcce:	6560      	str	r0, [r4, #84]	; 0x54
 800bcd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bcd2:	602f      	str	r7, [r5, #0]
 800bcd4:	2900      	cmp	r1, #0
 800bcd6:	d0ca      	beq.n	800bc6e <__sflush_r+0x1a>
 800bcd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bcdc:	4299      	cmp	r1, r3
 800bcde:	d002      	beq.n	800bce6 <__sflush_r+0x92>
 800bce0:	4628      	mov	r0, r5
 800bce2:	f7ff fc49 	bl	800b578 <_free_r>
 800bce6:	2000      	movs	r0, #0
 800bce8:	6360      	str	r0, [r4, #52]	; 0x34
 800bcea:	e7c1      	b.n	800bc70 <__sflush_r+0x1c>
 800bcec:	6a21      	ldr	r1, [r4, #32]
 800bcee:	2301      	movs	r3, #1
 800bcf0:	4628      	mov	r0, r5
 800bcf2:	47b0      	blx	r6
 800bcf4:	1c41      	adds	r1, r0, #1
 800bcf6:	d1c7      	bne.n	800bc88 <__sflush_r+0x34>
 800bcf8:	682b      	ldr	r3, [r5, #0]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d0c4      	beq.n	800bc88 <__sflush_r+0x34>
 800bcfe:	2b1d      	cmp	r3, #29
 800bd00:	d001      	beq.n	800bd06 <__sflush_r+0xb2>
 800bd02:	2b16      	cmp	r3, #22
 800bd04:	d101      	bne.n	800bd0a <__sflush_r+0xb6>
 800bd06:	602f      	str	r7, [r5, #0]
 800bd08:	e7b1      	b.n	800bc6e <__sflush_r+0x1a>
 800bd0a:	89a3      	ldrh	r3, [r4, #12]
 800bd0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd10:	81a3      	strh	r3, [r4, #12]
 800bd12:	e7ad      	b.n	800bc70 <__sflush_r+0x1c>
 800bd14:	690f      	ldr	r7, [r1, #16]
 800bd16:	2f00      	cmp	r7, #0
 800bd18:	d0a9      	beq.n	800bc6e <__sflush_r+0x1a>
 800bd1a:	0793      	lsls	r3, r2, #30
 800bd1c:	680e      	ldr	r6, [r1, #0]
 800bd1e:	bf08      	it	eq
 800bd20:	694b      	ldreq	r3, [r1, #20]
 800bd22:	600f      	str	r7, [r1, #0]
 800bd24:	bf18      	it	ne
 800bd26:	2300      	movne	r3, #0
 800bd28:	eba6 0807 	sub.w	r8, r6, r7
 800bd2c:	608b      	str	r3, [r1, #8]
 800bd2e:	f1b8 0f00 	cmp.w	r8, #0
 800bd32:	dd9c      	ble.n	800bc6e <__sflush_r+0x1a>
 800bd34:	6a21      	ldr	r1, [r4, #32]
 800bd36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bd38:	4643      	mov	r3, r8
 800bd3a:	463a      	mov	r2, r7
 800bd3c:	4628      	mov	r0, r5
 800bd3e:	47b0      	blx	r6
 800bd40:	2800      	cmp	r0, #0
 800bd42:	dc06      	bgt.n	800bd52 <__sflush_r+0xfe>
 800bd44:	89a3      	ldrh	r3, [r4, #12]
 800bd46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd4a:	81a3      	strh	r3, [r4, #12]
 800bd4c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd50:	e78e      	b.n	800bc70 <__sflush_r+0x1c>
 800bd52:	4407      	add	r7, r0
 800bd54:	eba8 0800 	sub.w	r8, r8, r0
 800bd58:	e7e9      	b.n	800bd2e <__sflush_r+0xda>
 800bd5a:	bf00      	nop
 800bd5c:	20400001 	.word	0x20400001

0800bd60 <_fflush_r>:
 800bd60:	b538      	push	{r3, r4, r5, lr}
 800bd62:	690b      	ldr	r3, [r1, #16]
 800bd64:	4605      	mov	r5, r0
 800bd66:	460c      	mov	r4, r1
 800bd68:	b913      	cbnz	r3, 800bd70 <_fflush_r+0x10>
 800bd6a:	2500      	movs	r5, #0
 800bd6c:	4628      	mov	r0, r5
 800bd6e:	bd38      	pop	{r3, r4, r5, pc}
 800bd70:	b118      	cbz	r0, 800bd7a <_fflush_r+0x1a>
 800bd72:	6983      	ldr	r3, [r0, #24]
 800bd74:	b90b      	cbnz	r3, 800bd7a <_fflush_r+0x1a>
 800bd76:	f000 f887 	bl	800be88 <__sinit>
 800bd7a:	4b14      	ldr	r3, [pc, #80]	; (800bdcc <_fflush_r+0x6c>)
 800bd7c:	429c      	cmp	r4, r3
 800bd7e:	d11b      	bne.n	800bdb8 <_fflush_r+0x58>
 800bd80:	686c      	ldr	r4, [r5, #4]
 800bd82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d0ef      	beq.n	800bd6a <_fflush_r+0xa>
 800bd8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bd8c:	07d0      	lsls	r0, r2, #31
 800bd8e:	d404      	bmi.n	800bd9a <_fflush_r+0x3a>
 800bd90:	0599      	lsls	r1, r3, #22
 800bd92:	d402      	bmi.n	800bd9a <_fflush_r+0x3a>
 800bd94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bd96:	f000 f915 	bl	800bfc4 <__retarget_lock_acquire_recursive>
 800bd9a:	4628      	mov	r0, r5
 800bd9c:	4621      	mov	r1, r4
 800bd9e:	f7ff ff59 	bl	800bc54 <__sflush_r>
 800bda2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bda4:	07da      	lsls	r2, r3, #31
 800bda6:	4605      	mov	r5, r0
 800bda8:	d4e0      	bmi.n	800bd6c <_fflush_r+0xc>
 800bdaa:	89a3      	ldrh	r3, [r4, #12]
 800bdac:	059b      	lsls	r3, r3, #22
 800bdae:	d4dd      	bmi.n	800bd6c <_fflush_r+0xc>
 800bdb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdb2:	f000 f908 	bl	800bfc6 <__retarget_lock_release_recursive>
 800bdb6:	e7d9      	b.n	800bd6c <_fflush_r+0xc>
 800bdb8:	4b05      	ldr	r3, [pc, #20]	; (800bdd0 <_fflush_r+0x70>)
 800bdba:	429c      	cmp	r4, r3
 800bdbc:	d101      	bne.n	800bdc2 <_fflush_r+0x62>
 800bdbe:	68ac      	ldr	r4, [r5, #8]
 800bdc0:	e7df      	b.n	800bd82 <_fflush_r+0x22>
 800bdc2:	4b04      	ldr	r3, [pc, #16]	; (800bdd4 <_fflush_r+0x74>)
 800bdc4:	429c      	cmp	r4, r3
 800bdc6:	bf08      	it	eq
 800bdc8:	68ec      	ldreq	r4, [r5, #12]
 800bdca:	e7da      	b.n	800bd82 <_fflush_r+0x22>
 800bdcc:	0800ce84 	.word	0x0800ce84
 800bdd0:	0800cea4 	.word	0x0800cea4
 800bdd4:	0800ce64 	.word	0x0800ce64

0800bdd8 <std>:
 800bdd8:	2300      	movs	r3, #0
 800bdda:	b510      	push	{r4, lr}
 800bddc:	4604      	mov	r4, r0
 800bdde:	e9c0 3300 	strd	r3, r3, [r0]
 800bde2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bde6:	6083      	str	r3, [r0, #8]
 800bde8:	8181      	strh	r1, [r0, #12]
 800bdea:	6643      	str	r3, [r0, #100]	; 0x64
 800bdec:	81c2      	strh	r2, [r0, #14]
 800bdee:	6183      	str	r3, [r0, #24]
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	2208      	movs	r2, #8
 800bdf4:	305c      	adds	r0, #92	; 0x5c
 800bdf6:	f7fd fd2b 	bl	8009850 <memset>
 800bdfa:	4b05      	ldr	r3, [pc, #20]	; (800be10 <std+0x38>)
 800bdfc:	6263      	str	r3, [r4, #36]	; 0x24
 800bdfe:	4b05      	ldr	r3, [pc, #20]	; (800be14 <std+0x3c>)
 800be00:	62a3      	str	r3, [r4, #40]	; 0x28
 800be02:	4b05      	ldr	r3, [pc, #20]	; (800be18 <std+0x40>)
 800be04:	62e3      	str	r3, [r4, #44]	; 0x2c
 800be06:	4b05      	ldr	r3, [pc, #20]	; (800be1c <std+0x44>)
 800be08:	6224      	str	r4, [r4, #32]
 800be0a:	6323      	str	r3, [r4, #48]	; 0x30
 800be0c:	bd10      	pop	{r4, pc}
 800be0e:	bf00      	nop
 800be10:	0800c11d 	.word	0x0800c11d
 800be14:	0800c13f 	.word	0x0800c13f
 800be18:	0800c177 	.word	0x0800c177
 800be1c:	0800c19b 	.word	0x0800c19b

0800be20 <_cleanup_r>:
 800be20:	4901      	ldr	r1, [pc, #4]	; (800be28 <_cleanup_r+0x8>)
 800be22:	f000 b8af 	b.w	800bf84 <_fwalk_reent>
 800be26:	bf00      	nop
 800be28:	0800bd61 	.word	0x0800bd61

0800be2c <__sfmoreglue>:
 800be2c:	b570      	push	{r4, r5, r6, lr}
 800be2e:	2268      	movs	r2, #104	; 0x68
 800be30:	1e4d      	subs	r5, r1, #1
 800be32:	4355      	muls	r5, r2
 800be34:	460e      	mov	r6, r1
 800be36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800be3a:	f7ff fc09 	bl	800b650 <_malloc_r>
 800be3e:	4604      	mov	r4, r0
 800be40:	b140      	cbz	r0, 800be54 <__sfmoreglue+0x28>
 800be42:	2100      	movs	r1, #0
 800be44:	e9c0 1600 	strd	r1, r6, [r0]
 800be48:	300c      	adds	r0, #12
 800be4a:	60a0      	str	r0, [r4, #8]
 800be4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800be50:	f7fd fcfe 	bl	8009850 <memset>
 800be54:	4620      	mov	r0, r4
 800be56:	bd70      	pop	{r4, r5, r6, pc}

0800be58 <__sfp_lock_acquire>:
 800be58:	4801      	ldr	r0, [pc, #4]	; (800be60 <__sfp_lock_acquire+0x8>)
 800be5a:	f000 b8b3 	b.w	800bfc4 <__retarget_lock_acquire_recursive>
 800be5e:	bf00      	nop
 800be60:	20000d99 	.word	0x20000d99

0800be64 <__sfp_lock_release>:
 800be64:	4801      	ldr	r0, [pc, #4]	; (800be6c <__sfp_lock_release+0x8>)
 800be66:	f000 b8ae 	b.w	800bfc6 <__retarget_lock_release_recursive>
 800be6a:	bf00      	nop
 800be6c:	20000d99 	.word	0x20000d99

0800be70 <__sinit_lock_acquire>:
 800be70:	4801      	ldr	r0, [pc, #4]	; (800be78 <__sinit_lock_acquire+0x8>)
 800be72:	f000 b8a7 	b.w	800bfc4 <__retarget_lock_acquire_recursive>
 800be76:	bf00      	nop
 800be78:	20000d9a 	.word	0x20000d9a

0800be7c <__sinit_lock_release>:
 800be7c:	4801      	ldr	r0, [pc, #4]	; (800be84 <__sinit_lock_release+0x8>)
 800be7e:	f000 b8a2 	b.w	800bfc6 <__retarget_lock_release_recursive>
 800be82:	bf00      	nop
 800be84:	20000d9a 	.word	0x20000d9a

0800be88 <__sinit>:
 800be88:	b510      	push	{r4, lr}
 800be8a:	4604      	mov	r4, r0
 800be8c:	f7ff fff0 	bl	800be70 <__sinit_lock_acquire>
 800be90:	69a3      	ldr	r3, [r4, #24]
 800be92:	b11b      	cbz	r3, 800be9c <__sinit+0x14>
 800be94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be98:	f7ff bff0 	b.w	800be7c <__sinit_lock_release>
 800be9c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bea0:	6523      	str	r3, [r4, #80]	; 0x50
 800bea2:	4b13      	ldr	r3, [pc, #76]	; (800bef0 <__sinit+0x68>)
 800bea4:	4a13      	ldr	r2, [pc, #76]	; (800bef4 <__sinit+0x6c>)
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	62a2      	str	r2, [r4, #40]	; 0x28
 800beaa:	42a3      	cmp	r3, r4
 800beac:	bf04      	itt	eq
 800beae:	2301      	moveq	r3, #1
 800beb0:	61a3      	streq	r3, [r4, #24]
 800beb2:	4620      	mov	r0, r4
 800beb4:	f000 f820 	bl	800bef8 <__sfp>
 800beb8:	6060      	str	r0, [r4, #4]
 800beba:	4620      	mov	r0, r4
 800bebc:	f000 f81c 	bl	800bef8 <__sfp>
 800bec0:	60a0      	str	r0, [r4, #8]
 800bec2:	4620      	mov	r0, r4
 800bec4:	f000 f818 	bl	800bef8 <__sfp>
 800bec8:	2200      	movs	r2, #0
 800beca:	60e0      	str	r0, [r4, #12]
 800becc:	2104      	movs	r1, #4
 800bece:	6860      	ldr	r0, [r4, #4]
 800bed0:	f7ff ff82 	bl	800bdd8 <std>
 800bed4:	68a0      	ldr	r0, [r4, #8]
 800bed6:	2201      	movs	r2, #1
 800bed8:	2109      	movs	r1, #9
 800beda:	f7ff ff7d 	bl	800bdd8 <std>
 800bede:	68e0      	ldr	r0, [r4, #12]
 800bee0:	2202      	movs	r2, #2
 800bee2:	2112      	movs	r1, #18
 800bee4:	f7ff ff78 	bl	800bdd8 <std>
 800bee8:	2301      	movs	r3, #1
 800beea:	61a3      	str	r3, [r4, #24]
 800beec:	e7d2      	b.n	800be94 <__sinit+0xc>
 800beee:	bf00      	nop
 800bef0:	0800caec 	.word	0x0800caec
 800bef4:	0800be21 	.word	0x0800be21

0800bef8 <__sfp>:
 800bef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800befa:	4607      	mov	r7, r0
 800befc:	f7ff ffac 	bl	800be58 <__sfp_lock_acquire>
 800bf00:	4b1e      	ldr	r3, [pc, #120]	; (800bf7c <__sfp+0x84>)
 800bf02:	681e      	ldr	r6, [r3, #0]
 800bf04:	69b3      	ldr	r3, [r6, #24]
 800bf06:	b913      	cbnz	r3, 800bf0e <__sfp+0x16>
 800bf08:	4630      	mov	r0, r6
 800bf0a:	f7ff ffbd 	bl	800be88 <__sinit>
 800bf0e:	3648      	adds	r6, #72	; 0x48
 800bf10:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bf14:	3b01      	subs	r3, #1
 800bf16:	d503      	bpl.n	800bf20 <__sfp+0x28>
 800bf18:	6833      	ldr	r3, [r6, #0]
 800bf1a:	b30b      	cbz	r3, 800bf60 <__sfp+0x68>
 800bf1c:	6836      	ldr	r6, [r6, #0]
 800bf1e:	e7f7      	b.n	800bf10 <__sfp+0x18>
 800bf20:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bf24:	b9d5      	cbnz	r5, 800bf5c <__sfp+0x64>
 800bf26:	4b16      	ldr	r3, [pc, #88]	; (800bf80 <__sfp+0x88>)
 800bf28:	60e3      	str	r3, [r4, #12]
 800bf2a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bf2e:	6665      	str	r5, [r4, #100]	; 0x64
 800bf30:	f000 f847 	bl	800bfc2 <__retarget_lock_init_recursive>
 800bf34:	f7ff ff96 	bl	800be64 <__sfp_lock_release>
 800bf38:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bf3c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bf40:	6025      	str	r5, [r4, #0]
 800bf42:	61a5      	str	r5, [r4, #24]
 800bf44:	2208      	movs	r2, #8
 800bf46:	4629      	mov	r1, r5
 800bf48:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bf4c:	f7fd fc80 	bl	8009850 <memset>
 800bf50:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bf54:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bf58:	4620      	mov	r0, r4
 800bf5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf5c:	3468      	adds	r4, #104	; 0x68
 800bf5e:	e7d9      	b.n	800bf14 <__sfp+0x1c>
 800bf60:	2104      	movs	r1, #4
 800bf62:	4638      	mov	r0, r7
 800bf64:	f7ff ff62 	bl	800be2c <__sfmoreglue>
 800bf68:	4604      	mov	r4, r0
 800bf6a:	6030      	str	r0, [r6, #0]
 800bf6c:	2800      	cmp	r0, #0
 800bf6e:	d1d5      	bne.n	800bf1c <__sfp+0x24>
 800bf70:	f7ff ff78 	bl	800be64 <__sfp_lock_release>
 800bf74:	230c      	movs	r3, #12
 800bf76:	603b      	str	r3, [r7, #0]
 800bf78:	e7ee      	b.n	800bf58 <__sfp+0x60>
 800bf7a:	bf00      	nop
 800bf7c:	0800caec 	.word	0x0800caec
 800bf80:	ffff0001 	.word	0xffff0001

0800bf84 <_fwalk_reent>:
 800bf84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf88:	4606      	mov	r6, r0
 800bf8a:	4688      	mov	r8, r1
 800bf8c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bf90:	2700      	movs	r7, #0
 800bf92:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bf96:	f1b9 0901 	subs.w	r9, r9, #1
 800bf9a:	d505      	bpl.n	800bfa8 <_fwalk_reent+0x24>
 800bf9c:	6824      	ldr	r4, [r4, #0]
 800bf9e:	2c00      	cmp	r4, #0
 800bfa0:	d1f7      	bne.n	800bf92 <_fwalk_reent+0xe>
 800bfa2:	4638      	mov	r0, r7
 800bfa4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfa8:	89ab      	ldrh	r3, [r5, #12]
 800bfaa:	2b01      	cmp	r3, #1
 800bfac:	d907      	bls.n	800bfbe <_fwalk_reent+0x3a>
 800bfae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bfb2:	3301      	adds	r3, #1
 800bfb4:	d003      	beq.n	800bfbe <_fwalk_reent+0x3a>
 800bfb6:	4629      	mov	r1, r5
 800bfb8:	4630      	mov	r0, r6
 800bfba:	47c0      	blx	r8
 800bfbc:	4307      	orrs	r7, r0
 800bfbe:	3568      	adds	r5, #104	; 0x68
 800bfc0:	e7e9      	b.n	800bf96 <_fwalk_reent+0x12>

0800bfc2 <__retarget_lock_init_recursive>:
 800bfc2:	4770      	bx	lr

0800bfc4 <__retarget_lock_acquire_recursive>:
 800bfc4:	4770      	bx	lr

0800bfc6 <__retarget_lock_release_recursive>:
 800bfc6:	4770      	bx	lr

0800bfc8 <__swhatbuf_r>:
 800bfc8:	b570      	push	{r4, r5, r6, lr}
 800bfca:	460e      	mov	r6, r1
 800bfcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfd0:	2900      	cmp	r1, #0
 800bfd2:	b096      	sub	sp, #88	; 0x58
 800bfd4:	4614      	mov	r4, r2
 800bfd6:	461d      	mov	r5, r3
 800bfd8:	da08      	bge.n	800bfec <__swhatbuf_r+0x24>
 800bfda:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bfde:	2200      	movs	r2, #0
 800bfe0:	602a      	str	r2, [r5, #0]
 800bfe2:	061a      	lsls	r2, r3, #24
 800bfe4:	d410      	bmi.n	800c008 <__swhatbuf_r+0x40>
 800bfe6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bfea:	e00e      	b.n	800c00a <__swhatbuf_r+0x42>
 800bfec:	466a      	mov	r2, sp
 800bfee:	f000 f8fb 	bl	800c1e8 <_fstat_r>
 800bff2:	2800      	cmp	r0, #0
 800bff4:	dbf1      	blt.n	800bfda <__swhatbuf_r+0x12>
 800bff6:	9a01      	ldr	r2, [sp, #4]
 800bff8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bffc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c000:	425a      	negs	r2, r3
 800c002:	415a      	adcs	r2, r3
 800c004:	602a      	str	r2, [r5, #0]
 800c006:	e7ee      	b.n	800bfe6 <__swhatbuf_r+0x1e>
 800c008:	2340      	movs	r3, #64	; 0x40
 800c00a:	2000      	movs	r0, #0
 800c00c:	6023      	str	r3, [r4, #0]
 800c00e:	b016      	add	sp, #88	; 0x58
 800c010:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c014 <__smakebuf_r>:
 800c014:	898b      	ldrh	r3, [r1, #12]
 800c016:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c018:	079d      	lsls	r5, r3, #30
 800c01a:	4606      	mov	r6, r0
 800c01c:	460c      	mov	r4, r1
 800c01e:	d507      	bpl.n	800c030 <__smakebuf_r+0x1c>
 800c020:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c024:	6023      	str	r3, [r4, #0]
 800c026:	6123      	str	r3, [r4, #16]
 800c028:	2301      	movs	r3, #1
 800c02a:	6163      	str	r3, [r4, #20]
 800c02c:	b002      	add	sp, #8
 800c02e:	bd70      	pop	{r4, r5, r6, pc}
 800c030:	ab01      	add	r3, sp, #4
 800c032:	466a      	mov	r2, sp
 800c034:	f7ff ffc8 	bl	800bfc8 <__swhatbuf_r>
 800c038:	9900      	ldr	r1, [sp, #0]
 800c03a:	4605      	mov	r5, r0
 800c03c:	4630      	mov	r0, r6
 800c03e:	f7ff fb07 	bl	800b650 <_malloc_r>
 800c042:	b948      	cbnz	r0, 800c058 <__smakebuf_r+0x44>
 800c044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c048:	059a      	lsls	r2, r3, #22
 800c04a:	d4ef      	bmi.n	800c02c <__smakebuf_r+0x18>
 800c04c:	f023 0303 	bic.w	r3, r3, #3
 800c050:	f043 0302 	orr.w	r3, r3, #2
 800c054:	81a3      	strh	r3, [r4, #12]
 800c056:	e7e3      	b.n	800c020 <__smakebuf_r+0xc>
 800c058:	4b0d      	ldr	r3, [pc, #52]	; (800c090 <__smakebuf_r+0x7c>)
 800c05a:	62b3      	str	r3, [r6, #40]	; 0x28
 800c05c:	89a3      	ldrh	r3, [r4, #12]
 800c05e:	6020      	str	r0, [r4, #0]
 800c060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c064:	81a3      	strh	r3, [r4, #12]
 800c066:	9b00      	ldr	r3, [sp, #0]
 800c068:	6163      	str	r3, [r4, #20]
 800c06a:	9b01      	ldr	r3, [sp, #4]
 800c06c:	6120      	str	r0, [r4, #16]
 800c06e:	b15b      	cbz	r3, 800c088 <__smakebuf_r+0x74>
 800c070:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c074:	4630      	mov	r0, r6
 800c076:	f000 f8c9 	bl	800c20c <_isatty_r>
 800c07a:	b128      	cbz	r0, 800c088 <__smakebuf_r+0x74>
 800c07c:	89a3      	ldrh	r3, [r4, #12]
 800c07e:	f023 0303 	bic.w	r3, r3, #3
 800c082:	f043 0301 	orr.w	r3, r3, #1
 800c086:	81a3      	strh	r3, [r4, #12]
 800c088:	89a0      	ldrh	r0, [r4, #12]
 800c08a:	4305      	orrs	r5, r0
 800c08c:	81a5      	strh	r5, [r4, #12]
 800c08e:	e7cd      	b.n	800c02c <__smakebuf_r+0x18>
 800c090:	0800be21 	.word	0x0800be21

0800c094 <_raise_r>:
 800c094:	291f      	cmp	r1, #31
 800c096:	b538      	push	{r3, r4, r5, lr}
 800c098:	4604      	mov	r4, r0
 800c09a:	460d      	mov	r5, r1
 800c09c:	d904      	bls.n	800c0a8 <_raise_r+0x14>
 800c09e:	2316      	movs	r3, #22
 800c0a0:	6003      	str	r3, [r0, #0]
 800c0a2:	f04f 30ff 	mov.w	r0, #4294967295
 800c0a6:	bd38      	pop	{r3, r4, r5, pc}
 800c0a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c0aa:	b112      	cbz	r2, 800c0b2 <_raise_r+0x1e>
 800c0ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0b0:	b94b      	cbnz	r3, 800c0c6 <_raise_r+0x32>
 800c0b2:	4620      	mov	r0, r4
 800c0b4:	f000 f830 	bl	800c118 <_getpid_r>
 800c0b8:	462a      	mov	r2, r5
 800c0ba:	4601      	mov	r1, r0
 800c0bc:	4620      	mov	r0, r4
 800c0be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0c2:	f000 b817 	b.w	800c0f4 <_kill_r>
 800c0c6:	2b01      	cmp	r3, #1
 800c0c8:	d00a      	beq.n	800c0e0 <_raise_r+0x4c>
 800c0ca:	1c59      	adds	r1, r3, #1
 800c0cc:	d103      	bne.n	800c0d6 <_raise_r+0x42>
 800c0ce:	2316      	movs	r3, #22
 800c0d0:	6003      	str	r3, [r0, #0]
 800c0d2:	2001      	movs	r0, #1
 800c0d4:	e7e7      	b.n	800c0a6 <_raise_r+0x12>
 800c0d6:	2400      	movs	r4, #0
 800c0d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c0dc:	4628      	mov	r0, r5
 800c0de:	4798      	blx	r3
 800c0e0:	2000      	movs	r0, #0
 800c0e2:	e7e0      	b.n	800c0a6 <_raise_r+0x12>

0800c0e4 <raise>:
 800c0e4:	4b02      	ldr	r3, [pc, #8]	; (800c0f0 <raise+0xc>)
 800c0e6:	4601      	mov	r1, r0
 800c0e8:	6818      	ldr	r0, [r3, #0]
 800c0ea:	f7ff bfd3 	b.w	800c094 <_raise_r>
 800c0ee:	bf00      	nop
 800c0f0:	20000010 	.word	0x20000010

0800c0f4 <_kill_r>:
 800c0f4:	b538      	push	{r3, r4, r5, lr}
 800c0f6:	4d07      	ldr	r5, [pc, #28]	; (800c114 <_kill_r+0x20>)
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	4604      	mov	r4, r0
 800c0fc:	4608      	mov	r0, r1
 800c0fe:	4611      	mov	r1, r2
 800c100:	602b      	str	r3, [r5, #0]
 800c102:	f7f7 f9c5 	bl	8003490 <_kill>
 800c106:	1c43      	adds	r3, r0, #1
 800c108:	d102      	bne.n	800c110 <_kill_r+0x1c>
 800c10a:	682b      	ldr	r3, [r5, #0]
 800c10c:	b103      	cbz	r3, 800c110 <_kill_r+0x1c>
 800c10e:	6023      	str	r3, [r4, #0]
 800c110:	bd38      	pop	{r3, r4, r5, pc}
 800c112:	bf00      	nop
 800c114:	20000d94 	.word	0x20000d94

0800c118 <_getpid_r>:
 800c118:	f7f7 b9b2 	b.w	8003480 <_getpid>

0800c11c <__sread>:
 800c11c:	b510      	push	{r4, lr}
 800c11e:	460c      	mov	r4, r1
 800c120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c124:	f000 f894 	bl	800c250 <_read_r>
 800c128:	2800      	cmp	r0, #0
 800c12a:	bfab      	itete	ge
 800c12c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c12e:	89a3      	ldrhlt	r3, [r4, #12]
 800c130:	181b      	addge	r3, r3, r0
 800c132:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c136:	bfac      	ite	ge
 800c138:	6563      	strge	r3, [r4, #84]	; 0x54
 800c13a:	81a3      	strhlt	r3, [r4, #12]
 800c13c:	bd10      	pop	{r4, pc}

0800c13e <__swrite>:
 800c13e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c142:	461f      	mov	r7, r3
 800c144:	898b      	ldrh	r3, [r1, #12]
 800c146:	05db      	lsls	r3, r3, #23
 800c148:	4605      	mov	r5, r0
 800c14a:	460c      	mov	r4, r1
 800c14c:	4616      	mov	r6, r2
 800c14e:	d505      	bpl.n	800c15c <__swrite+0x1e>
 800c150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c154:	2302      	movs	r3, #2
 800c156:	2200      	movs	r2, #0
 800c158:	f000 f868 	bl	800c22c <_lseek_r>
 800c15c:	89a3      	ldrh	r3, [r4, #12]
 800c15e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c162:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c166:	81a3      	strh	r3, [r4, #12]
 800c168:	4632      	mov	r2, r6
 800c16a:	463b      	mov	r3, r7
 800c16c:	4628      	mov	r0, r5
 800c16e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c172:	f000 b817 	b.w	800c1a4 <_write_r>

0800c176 <__sseek>:
 800c176:	b510      	push	{r4, lr}
 800c178:	460c      	mov	r4, r1
 800c17a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c17e:	f000 f855 	bl	800c22c <_lseek_r>
 800c182:	1c43      	adds	r3, r0, #1
 800c184:	89a3      	ldrh	r3, [r4, #12]
 800c186:	bf15      	itete	ne
 800c188:	6560      	strne	r0, [r4, #84]	; 0x54
 800c18a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c18e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c192:	81a3      	strheq	r3, [r4, #12]
 800c194:	bf18      	it	ne
 800c196:	81a3      	strhne	r3, [r4, #12]
 800c198:	bd10      	pop	{r4, pc}

0800c19a <__sclose>:
 800c19a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c19e:	f000 b813 	b.w	800c1c8 <_close_r>
	...

0800c1a4 <_write_r>:
 800c1a4:	b538      	push	{r3, r4, r5, lr}
 800c1a6:	4d07      	ldr	r5, [pc, #28]	; (800c1c4 <_write_r+0x20>)
 800c1a8:	4604      	mov	r4, r0
 800c1aa:	4608      	mov	r0, r1
 800c1ac:	4611      	mov	r1, r2
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	602a      	str	r2, [r5, #0]
 800c1b2:	461a      	mov	r2, r3
 800c1b4:	f7f7 f9a3 	bl	80034fe <_write>
 800c1b8:	1c43      	adds	r3, r0, #1
 800c1ba:	d102      	bne.n	800c1c2 <_write_r+0x1e>
 800c1bc:	682b      	ldr	r3, [r5, #0]
 800c1be:	b103      	cbz	r3, 800c1c2 <_write_r+0x1e>
 800c1c0:	6023      	str	r3, [r4, #0]
 800c1c2:	bd38      	pop	{r3, r4, r5, pc}
 800c1c4:	20000d94 	.word	0x20000d94

0800c1c8 <_close_r>:
 800c1c8:	b538      	push	{r3, r4, r5, lr}
 800c1ca:	4d06      	ldr	r5, [pc, #24]	; (800c1e4 <_close_r+0x1c>)
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	4604      	mov	r4, r0
 800c1d0:	4608      	mov	r0, r1
 800c1d2:	602b      	str	r3, [r5, #0]
 800c1d4:	f7f7 f9af 	bl	8003536 <_close>
 800c1d8:	1c43      	adds	r3, r0, #1
 800c1da:	d102      	bne.n	800c1e2 <_close_r+0x1a>
 800c1dc:	682b      	ldr	r3, [r5, #0]
 800c1de:	b103      	cbz	r3, 800c1e2 <_close_r+0x1a>
 800c1e0:	6023      	str	r3, [r4, #0]
 800c1e2:	bd38      	pop	{r3, r4, r5, pc}
 800c1e4:	20000d94 	.word	0x20000d94

0800c1e8 <_fstat_r>:
 800c1e8:	b538      	push	{r3, r4, r5, lr}
 800c1ea:	4d07      	ldr	r5, [pc, #28]	; (800c208 <_fstat_r+0x20>)
 800c1ec:	2300      	movs	r3, #0
 800c1ee:	4604      	mov	r4, r0
 800c1f0:	4608      	mov	r0, r1
 800c1f2:	4611      	mov	r1, r2
 800c1f4:	602b      	str	r3, [r5, #0]
 800c1f6:	f7f7 f9aa 	bl	800354e <_fstat>
 800c1fa:	1c43      	adds	r3, r0, #1
 800c1fc:	d102      	bne.n	800c204 <_fstat_r+0x1c>
 800c1fe:	682b      	ldr	r3, [r5, #0]
 800c200:	b103      	cbz	r3, 800c204 <_fstat_r+0x1c>
 800c202:	6023      	str	r3, [r4, #0]
 800c204:	bd38      	pop	{r3, r4, r5, pc}
 800c206:	bf00      	nop
 800c208:	20000d94 	.word	0x20000d94

0800c20c <_isatty_r>:
 800c20c:	b538      	push	{r3, r4, r5, lr}
 800c20e:	4d06      	ldr	r5, [pc, #24]	; (800c228 <_isatty_r+0x1c>)
 800c210:	2300      	movs	r3, #0
 800c212:	4604      	mov	r4, r0
 800c214:	4608      	mov	r0, r1
 800c216:	602b      	str	r3, [r5, #0]
 800c218:	f7f7 f9a9 	bl	800356e <_isatty>
 800c21c:	1c43      	adds	r3, r0, #1
 800c21e:	d102      	bne.n	800c226 <_isatty_r+0x1a>
 800c220:	682b      	ldr	r3, [r5, #0]
 800c222:	b103      	cbz	r3, 800c226 <_isatty_r+0x1a>
 800c224:	6023      	str	r3, [r4, #0]
 800c226:	bd38      	pop	{r3, r4, r5, pc}
 800c228:	20000d94 	.word	0x20000d94

0800c22c <_lseek_r>:
 800c22c:	b538      	push	{r3, r4, r5, lr}
 800c22e:	4d07      	ldr	r5, [pc, #28]	; (800c24c <_lseek_r+0x20>)
 800c230:	4604      	mov	r4, r0
 800c232:	4608      	mov	r0, r1
 800c234:	4611      	mov	r1, r2
 800c236:	2200      	movs	r2, #0
 800c238:	602a      	str	r2, [r5, #0]
 800c23a:	461a      	mov	r2, r3
 800c23c:	f7f7 f9a2 	bl	8003584 <_lseek>
 800c240:	1c43      	adds	r3, r0, #1
 800c242:	d102      	bne.n	800c24a <_lseek_r+0x1e>
 800c244:	682b      	ldr	r3, [r5, #0]
 800c246:	b103      	cbz	r3, 800c24a <_lseek_r+0x1e>
 800c248:	6023      	str	r3, [r4, #0]
 800c24a:	bd38      	pop	{r3, r4, r5, pc}
 800c24c:	20000d94 	.word	0x20000d94

0800c250 <_read_r>:
 800c250:	b538      	push	{r3, r4, r5, lr}
 800c252:	4d07      	ldr	r5, [pc, #28]	; (800c270 <_read_r+0x20>)
 800c254:	4604      	mov	r4, r0
 800c256:	4608      	mov	r0, r1
 800c258:	4611      	mov	r1, r2
 800c25a:	2200      	movs	r2, #0
 800c25c:	602a      	str	r2, [r5, #0]
 800c25e:	461a      	mov	r2, r3
 800c260:	f7f7 f930 	bl	80034c4 <_read>
 800c264:	1c43      	adds	r3, r0, #1
 800c266:	d102      	bne.n	800c26e <_read_r+0x1e>
 800c268:	682b      	ldr	r3, [r5, #0]
 800c26a:	b103      	cbz	r3, 800c26e <_read_r+0x1e>
 800c26c:	6023      	str	r3, [r4, #0]
 800c26e:	bd38      	pop	{r3, r4, r5, pc}
 800c270:	20000d94 	.word	0x20000d94

0800c274 <_init>:
 800c274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c276:	bf00      	nop
 800c278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c27a:	bc08      	pop	{r3}
 800c27c:	469e      	mov	lr, r3
 800c27e:	4770      	bx	lr

0800c280 <_fini>:
 800c280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c282:	bf00      	nop
 800c284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c286:	bc08      	pop	{r3}
 800c288:	469e      	mov	lr, r3
 800c28a:	4770      	bx	lr
