***************************************************************************
                               Status Report
                          Fri Mar 10 19:36:07 2023 ***************************************************************************

Product: Designer
Release: v11.9 SP6
Version: 11.9.6.7
File Name: C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer\impl1\top.adb
Design Name: top  Design State: compile
Last Saved: Fri Mar 10 19:26:16 2023

***** Device Data **************************************************

Family: IGLOO  Die: AGLN250V2  Package: 100 VQFP
Speed: STD  Voltage: 1.2

Restrict JTAG Pins: YES
Restrict Probe Pins: YES

Junction Temperature Range:   COM
Voltage Range:   COM

***** Import Variables *********************************************

Source File(s) Imported on Fri Mar 10 19:36:05 2023:
        C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top.edn


***** CAE Variables ************************************************

Back Annotation File: N/A


***** Bitstream Variables ******************************************

Bitstream File: N/A
     Lock Mode: OFF


***** Compile Variables ********************************************

Netlist PIN properties overwrite existing properties: 0

Compile Output:
=====================================================================
Parameters used to run compile:
===============================

Family      : IGLOO
Device      : AGLN250V2
Package     : 100 VQFP
Source      :
C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\synthesis\top\
.edn
Format      : EDIF
Topcell     : top
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.26:1.20:1.14

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA0 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA1 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA2 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA3 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA4 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA5 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA6 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA7 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTA8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_1_DOUTB8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA0 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA1 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA2 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA3 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA4 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA5 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA6 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA7 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTA8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_3_DOUTB8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA0 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA1 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA2 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA3 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA4 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA5 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA6 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA7 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTA8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_2_DOUTB8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA0 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA1 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA2 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA3 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA4 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA5 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA6 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA7 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTA8 drives no load.
Warning: CMP201: Net MEM_COMMAND_CONTROLLER/FIFO_SAVE/RAM4K9_0_DOUTB8 drives no load.
Warning: Top level port pb_sw1 is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   51
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 30
  - Logic combining:        105

    Total macros optimized  186

There were 0 error(s) and 41 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:    635  Total:   6144   (10.34%)
    IO (W/ clocks)             Used:     12  Total:     68   (17.65%)
    GLOBAL (Chip+Quadrant)     Used:      3  Total:     18   (16.67%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      4  Total:      8   (50.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 3      | 6  (50.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 491          | 491
    SEQ     | 144          | 144

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 3             | 0            | 0
    Output I/O                            | 9             | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 3     | 9      | 0

I/O Placement:

    Locked  :  12 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    148     CLK_NET       Net   : FPGA_CLK_c
                          Driver: clk_div_1M/clk_out_RNIOLD3
                          Source: NETLIST
    131     SET/RESET_NET Net   : rst_n_c
                          Driver: rst_n_pad
                          Source: NETLIST
    5       CLK_NET       Net   : CLKA_c
                          Driver: CLKA_pad
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    24      INT_NET       Net   : MEM_COMMAND_CONTROLLER/r_Master_TX_DV
                          Driver: MEM_COMMAND_CONTROLLER/r_Master_TX_DV
    23      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_47
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0
    18      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_38_0
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4[0]
    18      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_38
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0[0]
    15      INT_NET       Net   : MEM_COMMAND_CONTROLLER/num_bytes[0]
                          Driver: MEM_COMMAND_CONTROLLER/current_command.command_RNIIDSC[2]
    14      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_44_0
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2_0[1]
    13      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_44
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2[1]
    12      INT_NET       Net   : r_Master_CM_DV
                          Driver: r_Master_CM_DV
    12      INT_NET       Net   : MEM_COMMAND_CONTROLLER/r_TX_Count[0]
                          Driver: MEM_COMMAND_CONTROLLER/r_TX_Count[0]
    10      INT_NET       Net   : MEM_COMMAND_CONTROLLER/r_TX_Count[3]
                          Driver: MEM_COMMAND_CONTROLLER/r_TX_Count[3]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    24      INT_NET       Net   : MEM_COMMAND_CONTROLLER/r_Master_TX_DV
                          Driver: MEM_COMMAND_CONTROLLER/r_Master_TX_DV
    23      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_47
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCJI_0
    18      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_38_0
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4[0]
    18      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_38
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI9F6C4_0[0]
    16      INT_NET       Net   : MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0_Q
                          Driver: MEM_COMMAND_CONTROLLER/FIFO_SAVE/DFN1E1C0_0
    15      INT_NET       Net   : MEM_COMMAND_CONTROLLER/num_bytes[0]
                          Driver: MEM_COMMAND_CONTROLLER/current_command.command_RNIIDSC[2]
    14      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_44_0
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2_0[1]
    13      INT_NET       Net   : MEM_COMMAND_CONTROLLER/SPI_CS_Master/N_44
                          Driver: MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIE78K2[1]
    12      INT_NET       Net   : r_Master_CM_DV
                          Driver: r_Master_CM_DV
    12      INT_NET       Net   : MEM_COMMAND_CONTROLLER/r_TX_Count[0]
                          Driver: MEM_COMMAND_CONTROLLER/r_TX_Count[0]
====================
Flash*Freeze report:
====================

The design does not use the Flash*Freeze feature.

====================


