<div align="center">
  <h1>ğŸš€ Day 2 - Timing Libraries, Hierarchical vs Flat Synthesis, and Efficient Flop Coding Styles âš¡</h1>
  </div>

  <p align="justify">âš¡ Welcome to <strong>Day 2</strong> of the RISC-V Reference SoC Tapeout Program! Today, you'll dive deep into <strong>timing libraries (.libs)</strong>, explore <strong>hierarchical vs flat synthesis</strong> methodologies, and master <strong>efficient flop coding styles</strong> for optimal design implementation. ğŸ—ï¸ Through comprehensive analysis and hands-on experiments, you'll learn to make informed synthesis decisions, optimize sequential logic, and achieve better PPA (Power, Performance, Area) results using advanced synthesis techniques. ğŸ”„ Get ready to elevate your digital design skills with professional-grade optimization strategies!</p>

  ---


## Table of Content
1. Introduction to Timing Libraries (.libs) â°
2. Hierarchical vs Flat Synthesis ğŸ—ï¸
3. Various Flop Coding Styles and Optimization ğŸ”„

---

## ğŸ“š 1.Introduction to Timing Libraries (.libs) 

### SKY130 PDK Overview

The **SKY130 PDK*** is an open-source Process Design Kit based on SkyWater Technology's 130nm CMOS technology. It provides essential models and libraries for integrated circuit (IC) design, including timing, power, and process variation information.


## ğŸ—ï¸ SKY130 Library Structure

### ğŸ“ Naming Convention
```
sky130_[source]_[type]_[name]__[corner]
```

**Focus Library:** `sky130_fd_sc_hd__tt_025C_1v80` ğŸ¯
- ğŸ­ `sky130` â†’ Process technology name
- ğŸ”§ `fd` â†’ Foundry provided (Library Source)
- âš™ï¸ `sc` â†’ Standard Cell (Library Type)
- ğŸ“¦ `hd` â†’ High Density variant
- ğŸ˜ `tt` â†’ **Typical-Typical**
- ğŸŒ¡ï¸ `025C` â†’ **25Â°C**
- âš¡ `1v80` â†’  **1.8V**

## ğŸ“Š TT Corner Analysis

### ğŸŒ¡ï¸ Typical-Typical (TT) Corner Characteristics
| **Parameter** | **Value** | **Description** |
|---------------|-----------|-----------------|
| **Process** | ğŸ˜ TT (Typical-Typical) | Nominal fabrication conditions |
| **Temperature** | ğŸŒ¡ï¸ 25Â°C | Room temperature operation |
| **Voltage** | âš¡ 1.8V | Nominal supply voltage |
| **Use Case** | ğŸ“Š Baseline analysis | Standard operating conditions |


## ğŸ”§ Liberty File Structure: `sky130_fd_sc_hd__tt_025C_1v80.lib`

### âš™ï¸ Technology Parameters
```liberty
library(sky130_fd_sc_hd__tt_025C_1v80) {
  technology: "CMOS" ğŸ”¬
  delay_model: "table_lookup" ğŸ“ˆ
  time_unit: "1ns" â°
  voltage_unit: "1V" âš¡
  current_unit: "1mA" ğŸ”Œ
  capacitive_load_unit: "1pf" ğŸ“¡
  
  /* Operating Conditions */
  nom_process: 1.0 ğŸ˜
  nom_temperature: 25.0 ğŸŒ¡ï¸
  nom_voltage: 1.8 âš¡
}
```
### Opening and Exploring the .lib File

```bash
# to open and explore the file
gvim ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```

<p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1/blob/main/Day%202/Images/library.png?raw=true" width="600"/>
</p>
<div align="center">
   <b>.lib Library File</b>
</div>

---




  
  
