# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# Date created = 20:48:13  August 02, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		projeto01_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY Arquitetura
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:48:13  AUGUST 02, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name NUM_PARALLEL_PROCESSORS 6
set_location_assignment PIN_Y23 -to reset
set_location_assignment PIN_Y2 -to clock
set_location_assignment PIN_L3 -to DB[0]
set_location_assignment PIN_L1 -to DB[1]
set_location_assignment PIN_L2 -to DB[2]
set_location_assignment PIN_K7 -to DB[3]
set_location_assignment PIN_K1 -to DB[4]
set_location_assignment PIN_K2 -to DB[5]
set_location_assignment PIN_M3 -to DB[6]
set_location_assignment PIN_M5 -to DB[7]
set_location_assignment PIN_L4 -to E
set_location_assignment PIN_M2 -to RS
set_location_assignment PIN_M1 -to RW
set_location_assignment PIN_L5 -to LCD_On
set_location_assignment PIN_L6 -to LCD_Blon
set_location_assignment PIN_H13 -to col[0]
set_location_assignment PIN_J14 -to col[1]
set_location_assignment PIN_J10 -to col[2]
set_location_assignment PIN_D9 -to row[0]
set_location_assignment PIN_E10 -to row[1]
set_location_assignment PIN_F14 -to row[2]
set_location_assignment PIN_H14 -to row[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DB[7]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DB[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DB[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DB[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DB[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DB[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DB[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to DB[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to E
set_instance_assignment -name IO_STANDARD "2.5 V" -to RS
set_instance_assignment -name IO_STANDARD "2.5 V" -to RW
set_instance_assignment -name IO_STANDARD "2.5 V" -to clock
set_instance_assignment -name IO_STANDARD "2.5 V" -to reset
set_instance_assignment -name IO_STANDARD "2.5 V" -to LCD_Blon
set_instance_assignment -name IO_STANDARD "2.5 V" -to LCD_On
set_instance_assignment -name IO_STANDARD "2.5 V" -to col[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to col[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to col[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to row[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to row[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to row[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to row[0]
set_location_assignment PIN_G19 -to davDEBUG
set_location_assignment PIN_G18 -to dataUnidade[0]
set_location_assignment PIN_F22 -to dataUnidade[1]
set_location_assignment PIN_E17 -to dataUnidade[2]
set_location_assignment PIN_L26 -to dataUnidade[3]
set_location_assignment PIN_L25 -to dataUnidade[4]
set_location_assignment PIN_J22 -to dataUnidade[5]
set_location_assignment PIN_H22 -to dataUnidade[6]
set_location_assignment PIN_M24 -to dataDezena[0]
set_location_assignment PIN_Y22 -to dataDezena[1]
set_location_assignment PIN_W21 -to dataDezena[2]
set_location_assignment PIN_W22 -to dataDezena[3]
set_location_assignment PIN_W25 -to dataDezena[4]
set_location_assignment PIN_U23 -to dataDezena[5]
set_location_assignment PIN_U24 -to dataDezena[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataDezena[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataDezena[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataDezena[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataDezena[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataDezena[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataDezena[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataDezena[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataUnidade[6]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataUnidade[5]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataUnidade[4]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataUnidade[3]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataUnidade[2]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataUnidade[1]
set_instance_assignment -name IO_STANDARD "2.5 V" -to dataUnidade[0]
set_instance_assignment -name IO_STANDARD "2.5 V" -to davDEBUG
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE DecoderMaquete.v
set_global_assignment -name VERILOG_FILE RowEncoder.v
set_global_assignment -name VERILOG_FILE RowColEncoder.v
set_global_assignment -name VERILOG_FILE RingCounter.v
set_global_assignment -name VERILOG_FILE keypadEncoder.v
set_global_assignment -name VERILOG_FILE ColEncoder.v
set_global_assignment -name VERILOG_FILE DecoderSsd_4bits_Dec.v
set_global_assignment -name VERILOG_FILE Deconcatener.v
set_global_assignment -name VERILOG_FILE Arquitetura.v
set_global_assignment -name VERILOG_FILE Saida.v
set_global_assignment -name VERILOG_FILE ManualControlUnit.v
set_global_assignment -name VERILOG_FILE ClockDivider.v
set_global_assignment -name VERILOG_FILE RomPadrao.v
set_global_assignment -name VERILOG_FILE RomDefinirSecundario.v
set_global_assignment -name VERILOG_FILE RomDefinirPrincipal.v
set_global_assignment -name VERILOG_FILE RomDefinirAmarelo.v
set_global_assignment -name VERILOG_FILE PhraseBank.v
set_global_assignment -name VERILOG_FILE DisplayControlUnit.v
set_global_assignment -name VERILOG_FILE SemaphoreControlUnit.v
set_global_assignment -name VERILOG_FILE Entrada.v
set_global_assignment -name VERILOG_FILE TimerMultiplexer.v
set_global_assignment -name VERILOG_FILE Sistema.v
set_global_assignment -name VERILOG_FILE RegisterBank.v
set_global_assignment -name VERILOG_FILE Register.v
set_global_assignment -name VERILOG_FILE Concatener.v
set_global_assignment -name VERILOG_FILE Timer.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform2.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform3.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform4.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/Waveform.vwf
set_location_assignment PIN_AB22 -to Header40[1]
set_location_assignment PIN_AB21 -to Header40[2]
set_location_assignment PIN_AC21 -to Header40[3]
set_location_assignment PIN_AD21 -to Header40[4]
set_location_assignment PIN_AD15 -to Header40[5]
set_location_assignment PIN_AC19 -to Header40[7]
set_location_assignment PIN_AD19 -to Header40[8]
set_location_assignment PIN_AF24 -to Header40[9]
set_location_assignment PIN_AF25 -to Header40[10]
set_location_assignment PIN_AE22 -to Header40[11]
set_location_assignment PIN_AF22 -to Header40[12]
set_location_assignment PIN_AG25 -to Header40[13]
set_location_assignment PIN_AH25 -to Header40[14]
set_location_assignment PIN_AG22 -to Header40[16]
set_location_assignment PIN_AH22 -to Header40[17]
set_location_assignment PIN_AE20 -to Header40[18]
set_location_assignment PIN_AF20 -to Header40[19]
set_location_assignment PIN_AH23 -to Header40[20]
set_location_assignment PIN_AC15 -to Header40[21]
set_location_assignment PIN_Y17 -to Header40[22]
set_location_assignment PIN_Y16 -to Header40[23]
set_location_assignment PIN_AE16 -to Header40[24]
set_location_assignment PIN_AE15 -to Header40[25]
set_location_assignment PIN_AF16 -to Header40[27]
set_location_assignment PIN_AF15 -to Header40[28]
set_location_assignment PIN_AE21 -to Header40[29]
set_location_assignment PIN_AC22 -to Header40[30]
set_location_assignment PIN_AF21 -to Header40[31]
set_location_assignment PIN_AD22 -to Header40[32]
set_location_assignment PIN_AD25 -to Header40[33]
set_location_assignment PIN_AE25 -to Header40[34]
set_location_assignment PIN_AE24 -to Header40[36]
set_location_assignment PIN_AF26 -to Header40[37]
set_location_assignment PIN_AG23 -to Header40[38]
set_location_assignment PIN_AH26 -to Header40[39]
set_location_assignment PIN_AG26 -to Header40[40]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top