ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.ITM_SendChar,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	ITM_SendChar:
  25              	.LVL0:
  26              	.LFB69:
  27              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /*
   8:Drivers/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm3.h ****  *
  10:Drivers/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm3.h ****  *
  12:Drivers/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm3.h ****  *
  16:Drivers/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm3.h ****  *
  18:Drivers/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm3.h ****  */
  24:Drivers/CMSIS/Include/core_cm3.h **** 
  25:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm3.h **** #endif
  30:Drivers/CMSIS/Include/core_cm3.h **** 
  31:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 2


  32:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm3.h **** 
  36:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm3.h **** #endif
  39:Drivers/CMSIS/Include/core_cm3.h **** 
  40:Drivers/CMSIS/Include/core_cm3.h **** /**
  41:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm3.h **** 
  47:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm3.h ****  */
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm3.h **** /**
  59:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/Include/core_cm3.h ****   @{
  61:Drivers/CMSIS/Include/core_cm3.h ****  */
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm3.h **** 
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm3.h **** */
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm3.h **** 
  83:Drivers/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm3.h **** 
  88:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 3


  89:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm3.h **** 
  93:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm3.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm3.h **** 
 108:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm3.h **** 
 113:Drivers/CMSIS/Include/core_cm3.h **** #endif
 114:Drivers/CMSIS/Include/core_cm3.h **** 
 115:Drivers/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** 
 118:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm3.h **** }
 120:Drivers/CMSIS/Include/core_cm3.h **** #endif
 121:Drivers/CMSIS/Include/core_cm3.h **** 
 122:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm3.h **** 
 124:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm3.h **** 
 129:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm3.h **** #endif
 132:Drivers/CMSIS/Include/core_cm3.h **** 
 133:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm3.h **** 
 140:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm3.h **** 
 145:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 4


 146:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm3.h **** 
 150:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/Include/core_cm3.h **** /**
 158:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/Include/core_cm3.h **** 
 160:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/Include/core_cm3.h **** */
 164:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/Include/core_cm3.h **** #else
 167:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/Include/core_cm3.h **** 
 179:Drivers/CMSIS/Include/core_cm3.h **** 
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/Include/core_cm3.h **** /**
 192:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/Include/core_cm3.h **** */
 195:Drivers/CMSIS/Include/core_cm3.h **** 
 196:Drivers/CMSIS/Include/core_cm3.h **** /**
 197:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/Include/core_cm3.h ****   @{
 201:Drivers/CMSIS/Include/core_cm3.h ****  */
 202:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 5


 203:Drivers/CMSIS/Include/core_cm3.h **** /**
 204:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Drivers/CMSIS/Include/core_cm3.h ****  */
 206:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 207:Drivers/CMSIS/Include/core_cm3.h **** {
 208:Drivers/CMSIS/Include/core_cm3.h ****   struct
 209:Drivers/CMSIS/Include/core_cm3.h ****   {
 210:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm3.h **** 
 224:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm3.h **** 
 230:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm3.h **** 
 233:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm3.h **** 
 236:Drivers/CMSIS/Include/core_cm3.h **** 
 237:Drivers/CMSIS/Include/core_cm3.h **** /**
 238:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm3.h ****  */
 240:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm3.h **** {
 242:Drivers/CMSIS/Include/core_cm3.h ****   struct
 243:Drivers/CMSIS/Include/core_cm3.h ****   {
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm3.h **** 
 250:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm3.h **** 
 254:Drivers/CMSIS/Include/core_cm3.h **** 
 255:Drivers/CMSIS/Include/core_cm3.h **** /**
 256:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm3.h ****  */
 258:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 6


 260:Drivers/CMSIS/Include/core_cm3.h ****   struct
 261:Drivers/CMSIS/Include/core_cm3.h ****   {
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/Include/core_cm3.h **** 
 277:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm3.h **** 
 287:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm3.h **** 
 293:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/Include/core_cm3.h **** 
 296:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/Include/core_cm3.h **** 
 299:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
 302:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** 
 306:Drivers/CMSIS/Include/core_cm3.h **** /**
 307:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/Include/core_cm3.h ****  */
 309:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 310:Drivers/CMSIS/Include/core_cm3.h **** {
 311:Drivers/CMSIS/Include/core_cm3.h ****   struct
 312:Drivers/CMSIS/Include/core_cm3.h ****   {
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 7


 317:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Drivers/CMSIS/Include/core_cm3.h **** 
 320:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/Include/core_cm3.h **** 
 324:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/Include/core_cm3.h **** 
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** /**
 331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/Include/core_cm3.h ****   @{
 335:Drivers/CMSIS/Include/core_cm3.h ****  */
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /**
 338:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/Include/core_cm3.h ****  */
 340:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/Include/core_cm3.h **** {
 342:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/Include/core_cm3.h **** 
 357:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/Include/core_cm3.h **** 
 361:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** 
 364:Drivers/CMSIS/Include/core_cm3.h **** /**
 365:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/Include/core_cm3.h ****   @{
 369:Drivers/CMSIS/Include/core_cm3.h ****  */
 370:Drivers/CMSIS/Include/core_cm3.h **** 
 371:Drivers/CMSIS/Include/core_cm3.h **** /**
 372:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 8


 374:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/Include/core_cm3.h **** {
 376:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm3.h **** 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm3.h **** 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm3.h **** 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm3.h **** 
 415:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** 
 419:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/Include/core_cm3.h **** 
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** 
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 9


 431:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm3.h **** 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm3.h **** 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/Include/core_cm3.h **** 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/Include/core_cm3.h **** 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #else
 454:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #endif
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm3.h **** 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 10


 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm3.h **** 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm3.h **** 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm3.h **** 
 509:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** 
 513:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** 
 516:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** 
 519:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** 
 522:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm3.h **** 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm3.h **** 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm3.h **** 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 11


 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm3.h **** 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm3.h **** 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm3.h **** 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm3.h **** 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm3.h **** 
 578:Drivers/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** 
 582:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** 
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm3.h **** 
 597:Drivers/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 12


 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** 
 604:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm3.h **** 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm3.h **** 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm3.h **** 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm3.h **** 
 616:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm3.h **** 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm3.h **** 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm3.h **** 
 626:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** 
 630:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm3.h **** 
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm3.h **** 
 642:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/Include/core_cm3.h **** 
 644:Drivers/CMSIS/Include/core_cm3.h **** 
 645:Drivers/CMSIS/Include/core_cm3.h **** /**
 646:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/Include/core_cm3.h ****   @{
 650:Drivers/CMSIS/Include/core_cm3.h ****  */
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /**
 653:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/Include/core_cm3.h ****  */
 655:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/Include/core_cm3.h **** {
 657:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 13


 659:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Drivers/CMSIS/Include/core_cm3.h **** #else
 662:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/Include/core_cm3.h **** #endif
 664:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/Include/core_cm3.h **** 
 666:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/Include/core_cm3.h **** 
 675:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/Include/core_cm3.h **** 
 678:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/Include/core_cm3.h **** 
 681:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/Include/core_cm3.h **** 
 683:Drivers/CMSIS/Include/core_cm3.h **** 
 684:Drivers/CMSIS/Include/core_cm3.h **** /**
 685:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/Include/core_cm3.h ****   @{
 689:Drivers/CMSIS/Include/core_cm3.h ****  */
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /**
 692:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/Include/core_cm3.h ****  */
 694:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/Include/core_cm3.h **** {
 696:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/Include/core_cm3.h **** 
 702:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/Include/core_cm3.h **** 
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/Include/core_cm3.h **** 
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** 
 715:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 14


 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/Include/core_cm3.h **** 
 723:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/Include/core_cm3.h **** 
 727:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/Include/core_cm3.h **** 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/Include/core_cm3.h **** 
 733:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/Include/core_cm3.h **** 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /**
 737:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/Include/core_cm3.h ****   @{
 741:Drivers/CMSIS/Include/core_cm3.h ****  */
 742:Drivers/CMSIS/Include/core_cm3.h **** 
 743:Drivers/CMSIS/Include/core_cm3.h **** /**
 744:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/Include/core_cm3.h ****  */
 746:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/Include/core_cm3.h **** {
 748:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/Include/core_cm3.h ****   {
 750:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 15


 773:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/Include/core_cm3.h **** 
 786:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** 
 790:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** 
 793:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** 
 796:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** 
 799:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** 
 802:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm3.h **** 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/Include/core_cm3.h **** 
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** 
 814:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** 
 818:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/Include/core_cm3.h **** 
 826:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 16


 830:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm3.h **** 
 833:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm3.h **** 
 836:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/Include/core_cm3.h **** 
 838:Drivers/CMSIS/Include/core_cm3.h **** 
 839:Drivers/CMSIS/Include/core_cm3.h **** /**
 840:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/Include/core_cm3.h ****   @{
 844:Drivers/CMSIS/Include/core_cm3.h ****  */
 845:Drivers/CMSIS/Include/core_cm3.h **** 
 846:Drivers/CMSIS/Include/core_cm3.h **** /**
 847:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/Include/core_cm3.h ****  */
 849:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/Include/core_cm3.h **** {
 851:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/Include/core_cm3.h **** 
 876:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 17


 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** 
 901:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** 
 907:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** 
 910:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** 
 913:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** 
 916:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** 
 919:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/Include/core_cm3.h **** 
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/Include/core_cm3.h **** 
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/Include/core_cm3.h **** 
 931:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/Include/core_cm3.h **** 
 935:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/Include/core_cm3.h **** 
 939:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/Include/core_cm3.h **** 
 943:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 18


 944:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Drivers/CMSIS/Include/core_cm3.h **** 
 947:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** 
 965:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** 
 968:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** 
 971:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/Include/core_cm3.h **** 
 977:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/Include/core_cm3.h **** 
 980:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/Include/core_cm3.h **** 
 983:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** 
 986:Drivers/CMSIS/Include/core_cm3.h **** /**
 987:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/Include/core_cm3.h ****   @{
 991:Drivers/CMSIS/Include/core_cm3.h ****  */
 992:Drivers/CMSIS/Include/core_cm3.h **** 
 993:Drivers/CMSIS/Include/core_cm3.h **** /**
 994:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/Include/core_cm3.h ****  */
 996:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/Include/core_cm3.h **** {
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 19


1001:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/Include/core_cm3.h **** 
1024:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/Include/core_cm3.h **** 
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm3.h **** 
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm3.h **** 
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/Include/core_cm3.h **** 
1056:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 20


1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** 
1060:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** 
1063:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** 
1066:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm3.h **** 
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm3.h **** 
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm3.h **** 
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm3.h **** 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm3.h **** 
1107:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 21


1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Drivers/CMSIS/Include/core_cm3.h **** 
1118:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm3.h **** 
1141:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/Include/core_cm3.h **** 
1146:Drivers/CMSIS/Include/core_cm3.h **** 
1147:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/Include/core_cm3.h **** /**
1149:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/Include/core_cm3.h ****   @{
1153:Drivers/CMSIS/Include/core_cm3.h ****  */
1154:Drivers/CMSIS/Include/core_cm3.h **** 
1155:Drivers/CMSIS/Include/core_cm3.h **** /**
1156:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/Include/core_cm3.h ****  */
1158:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/Include/core_cm3.h **** {
1160:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 22


1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Drivers/CMSIS/Include/core_cm3.h **** 
1175:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** 
1189:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm3.h **** 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm3.h **** 
1195:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** 
1199:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/Include/core_cm3.h **** 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/Include/core_cm3.h **** 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/Include/core_cm3.h **** 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/Include/core_cm3.h **** 
1222:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/Include/core_cm3.h **** 
1228:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 23


1229:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm3.h **** 
1231:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm3.h **** 
1234:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm3.h **** 
1237:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm3.h **** 
1240:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/Include/core_cm3.h **** #endif
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /**
1245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/Include/core_cm3.h ****   @{
1249:Drivers/CMSIS/Include/core_cm3.h ****  */
1250:Drivers/CMSIS/Include/core_cm3.h **** 
1251:Drivers/CMSIS/Include/core_cm3.h **** /**
1252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/Include/core_cm3.h ****  */
1254:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/Include/core_cm3.h **** {
1256:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/Include/core_cm3.h **** 
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/Include/core_cm3.h **** 
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/Include/core_cm3.h **** 
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/Include/core_cm3.h **** 
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 24


1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** 
1290:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** 
1296:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** 
1299:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/Include/core_cm3.h **** 
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/Include/core_cm3.h **** 
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/Include/core_cm3.h **** 
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/Include/core_cm3.h **** 
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/Include/core_cm3.h **** 
1328:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/Include/core_cm3.h **** 
1331:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/Include/core_cm3.h **** 
1334:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/Include/core_cm3.h **** 
1340:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 25


1343:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Drivers/CMSIS/Include/core_cm3.h **** 
1346:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/Include/core_cm3.h **** 
1348:Drivers/CMSIS/Include/core_cm3.h **** 
1349:Drivers/CMSIS/Include/core_cm3.h **** /**
1350:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/Include/core_cm3.h ****   @{
1354:Drivers/CMSIS/Include/core_cm3.h ****  */
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/Include/core_cm3.h **** */
1362:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/Include/core_cm3.h **** 
1364:Drivers/CMSIS/Include/core_cm3.h **** /**
1365:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/Include/core_cm3.h **** */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/Include/core_cm3.h **** 
1372:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/Include/core_cm3.h **** 
1374:Drivers/CMSIS/Include/core_cm3.h **** 
1375:Drivers/CMSIS/Include/core_cm3.h **** /**
1376:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/Include/core_cm3.h ****   @{
1380:Drivers/CMSIS/Include/core_cm3.h ****  */
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/Include/core_cm3.h **** 
1392:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 26


1400:Drivers/CMSIS/Include/core_cm3.h **** 
1401:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/Include/core_cm3.h **** #endif
1405:Drivers/CMSIS/Include/core_cm3.h **** 
1406:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/Include/core_cm3.h **** 
1408:Drivers/CMSIS/Include/core_cm3.h **** 
1409:Drivers/CMSIS/Include/core_cm3.h **** 
1410:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/Include/core_cm3.h **** /**
1419:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/Include/core_cm3.h **** */
1421:Drivers/CMSIS/Include/core_cm3.h **** 
1422:Drivers/CMSIS/Include/core_cm3.h **** 
1423:Drivers/CMSIS/Include/core_cm3.h **** 
1424:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/Include/core_cm3.h **** /**
1426:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/Include/core_cm3.h ****   @{
1430:Drivers/CMSIS/Include/core_cm3.h ****  */
1431:Drivers/CMSIS/Include/core_cm3.h **** 
1432:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1436:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/Include/core_cm3.h **** #else
1438:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/Include/core_cm3.h **** 
1452:Drivers/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/Include/core_cm3.h ****   #endif
1456:Drivers/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 27


1457:Drivers/CMSIS/Include/core_cm3.h **** #else
1458:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Drivers/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/Include/core_cm3.h **** 
1462:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/Include/core_cm3.h **** 
1464:Drivers/CMSIS/Include/core_cm3.h **** 
1465:Drivers/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/Include/core_cm3.h **** 
1470:Drivers/CMSIS/Include/core_cm3.h **** 
1471:Drivers/CMSIS/Include/core_cm3.h **** /**
1472:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/Include/core_cm3.h ****  */
1480:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/Include/core_cm3.h **** {
1482:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/Include/core_cm3.h **** 
1485:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/Include/core_cm3.h **** }
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** 
1494:Drivers/CMSIS/Include/core_cm3.h **** /**
1495:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/Include/core_cm3.h ****  */
1499:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/Include/core_cm3.h **** {
1501:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/Include/core_cm3.h **** }
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** 
1505:Drivers/CMSIS/Include/core_cm3.h **** /**
1506:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 28


1514:Drivers/CMSIS/Include/core_cm3.h ****   {
1515:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Drivers/CMSIS/Include/core_cm3.h ****   }
1517:Drivers/CMSIS/Include/core_cm3.h **** }
1518:Drivers/CMSIS/Include/core_cm3.h **** 
1519:Drivers/CMSIS/Include/core_cm3.h **** 
1520:Drivers/CMSIS/Include/core_cm3.h **** /**
1521:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Drivers/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Drivers/CMSIS/Include/core_cm3.h ****  */
1528:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Drivers/CMSIS/Include/core_cm3.h **** {
1530:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h ****   else
1535:Drivers/CMSIS/Include/core_cm3.h ****   {
1536:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Drivers/CMSIS/Include/core_cm3.h ****   }
1538:Drivers/CMSIS/Include/core_cm3.h **** }
1539:Drivers/CMSIS/Include/core_cm3.h **** 
1540:Drivers/CMSIS/Include/core_cm3.h **** 
1541:Drivers/CMSIS/Include/core_cm3.h **** /**
1542:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Drivers/CMSIS/Include/core_cm3.h ****  */
1547:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Drivers/CMSIS/Include/core_cm3.h **** {
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Drivers/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Drivers/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Drivers/CMSIS/Include/core_cm3.h ****   }
1555:Drivers/CMSIS/Include/core_cm3.h **** }
1556:Drivers/CMSIS/Include/core_cm3.h **** 
1557:Drivers/CMSIS/Include/core_cm3.h **** 
1558:Drivers/CMSIS/Include/core_cm3.h **** /**
1559:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Drivers/CMSIS/Include/core_cm3.h ****  */
1566:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Drivers/CMSIS/Include/core_cm3.h **** {
1568:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Drivers/CMSIS/Include/core_cm3.h ****   {
1570:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 29


1571:Drivers/CMSIS/Include/core_cm3.h ****   }
1572:Drivers/CMSIS/Include/core_cm3.h ****   else
1573:Drivers/CMSIS/Include/core_cm3.h ****   {
1574:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Drivers/CMSIS/Include/core_cm3.h ****   }
1576:Drivers/CMSIS/Include/core_cm3.h **** }
1577:Drivers/CMSIS/Include/core_cm3.h **** 
1578:Drivers/CMSIS/Include/core_cm3.h **** 
1579:Drivers/CMSIS/Include/core_cm3.h **** /**
1580:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Drivers/CMSIS/Include/core_cm3.h ****  */
1585:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Drivers/CMSIS/Include/core_cm3.h **** {
1587:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Drivers/CMSIS/Include/core_cm3.h ****   {
1589:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Drivers/CMSIS/Include/core_cm3.h ****   }
1591:Drivers/CMSIS/Include/core_cm3.h **** }
1592:Drivers/CMSIS/Include/core_cm3.h **** 
1593:Drivers/CMSIS/Include/core_cm3.h **** 
1594:Drivers/CMSIS/Include/core_cm3.h **** /**
1595:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1598:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Drivers/CMSIS/Include/core_cm3.h ****  */
1600:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Drivers/CMSIS/Include/core_cm3.h **** {
1602:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Drivers/CMSIS/Include/core_cm3.h ****   {
1604:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Drivers/CMSIS/Include/core_cm3.h ****   }
1606:Drivers/CMSIS/Include/core_cm3.h **** }
1607:Drivers/CMSIS/Include/core_cm3.h **** 
1608:Drivers/CMSIS/Include/core_cm3.h **** 
1609:Drivers/CMSIS/Include/core_cm3.h **** /**
1610:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Drivers/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Drivers/CMSIS/Include/core_cm3.h ****  */
1617:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Drivers/CMSIS/Include/core_cm3.h **** {
1619:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Drivers/CMSIS/Include/core_cm3.h ****   {
1621:Drivers/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Drivers/CMSIS/Include/core_cm3.h ****   }
1623:Drivers/CMSIS/Include/core_cm3.h ****   else
1624:Drivers/CMSIS/Include/core_cm3.h ****   {
1625:Drivers/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Drivers/CMSIS/Include/core_cm3.h ****   }
1627:Drivers/CMSIS/Include/core_cm3.h **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 30


1628:Drivers/CMSIS/Include/core_cm3.h **** 
1629:Drivers/CMSIS/Include/core_cm3.h **** 
1630:Drivers/CMSIS/Include/core_cm3.h **** /**
1631:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Drivers/CMSIS/Include/core_cm3.h ****  */
1639:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Drivers/CMSIS/Include/core_cm3.h **** {
1641:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Drivers/CMSIS/Include/core_cm3.h ****   {
1643:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Drivers/CMSIS/Include/core_cm3.h ****   }
1645:Drivers/CMSIS/Include/core_cm3.h ****   else
1646:Drivers/CMSIS/Include/core_cm3.h ****   {
1647:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Drivers/CMSIS/Include/core_cm3.h ****   }
1649:Drivers/CMSIS/Include/core_cm3.h **** }
1650:Drivers/CMSIS/Include/core_cm3.h **** 
1651:Drivers/CMSIS/Include/core_cm3.h **** 
1652:Drivers/CMSIS/Include/core_cm3.h **** /**
1653:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1655:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Drivers/CMSIS/Include/core_cm3.h ****  */
1661:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm3.h **** {
1663:Drivers/CMSIS/Include/core_cm3.h **** 
1664:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Drivers/CMSIS/Include/core_cm3.h ****   {
1666:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Drivers/CMSIS/Include/core_cm3.h ****   }
1668:Drivers/CMSIS/Include/core_cm3.h ****   else
1669:Drivers/CMSIS/Include/core_cm3.h ****   {
1670:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Drivers/CMSIS/Include/core_cm3.h ****   }
1672:Drivers/CMSIS/Include/core_cm3.h **** }
1673:Drivers/CMSIS/Include/core_cm3.h **** 
1674:Drivers/CMSIS/Include/core_cm3.h **** 
1675:Drivers/CMSIS/Include/core_cm3.h **** /**
1676:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 31


1685:Drivers/CMSIS/Include/core_cm3.h ****  */
1686:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:Drivers/CMSIS/Include/core_cm3.h **** {
1688:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:Drivers/CMSIS/Include/core_cm3.h **** 
1692:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:Drivers/CMSIS/Include/core_cm3.h **** 
1695:Drivers/CMSIS/Include/core_cm3.h ****   return (
1696:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:Drivers/CMSIS/Include/core_cm3.h ****          );
1699:Drivers/CMSIS/Include/core_cm3.h **** }
1700:Drivers/CMSIS/Include/core_cm3.h **** 
1701:Drivers/CMSIS/Include/core_cm3.h **** 
1702:Drivers/CMSIS/Include/core_cm3.h **** /**
1703:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1712:Drivers/CMSIS/Include/core_cm3.h ****  */
1713:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:Drivers/CMSIS/Include/core_cm3.h **** {
1715:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:Drivers/CMSIS/Include/core_cm3.h **** 
1719:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:Drivers/CMSIS/Include/core_cm3.h **** 
1722:Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:Drivers/CMSIS/Include/core_cm3.h **** }
1725:Drivers/CMSIS/Include/core_cm3.h **** 
1726:Drivers/CMSIS/Include/core_cm3.h **** 
1727:Drivers/CMSIS/Include/core_cm3.h **** /**
1728:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:Drivers/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:Drivers/CMSIS/Include/core_cm3.h ****  */
1736:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:Drivers/CMSIS/Include/core_cm3.h **** {
1738:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:Drivers/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:Drivers/CMSIS/Include/core_cm3.h **** }
1741:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 32


1742:Drivers/CMSIS/Include/core_cm3.h **** 
1743:Drivers/CMSIS/Include/core_cm3.h **** /**
1744:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:Drivers/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:Drivers/CMSIS/Include/core_cm3.h ****  */
1751:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:Drivers/CMSIS/Include/core_cm3.h **** {
1753:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:Drivers/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:Drivers/CMSIS/Include/core_cm3.h **** }
1756:Drivers/CMSIS/Include/core_cm3.h **** 
1757:Drivers/CMSIS/Include/core_cm3.h **** 
1758:Drivers/CMSIS/Include/core_cm3.h **** /**
1759:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:Drivers/CMSIS/Include/core_cm3.h ****  */
1762:Drivers/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1763:Drivers/CMSIS/Include/core_cm3.h **** {
1764:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1765:Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1767:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1768:Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1769:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1770:Drivers/CMSIS/Include/core_cm3.h **** 
1771:Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1772:Drivers/CMSIS/Include/core_cm3.h ****   {
1773:Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
1774:Drivers/CMSIS/Include/core_cm3.h ****   }
1775:Drivers/CMSIS/Include/core_cm3.h **** }
1776:Drivers/CMSIS/Include/core_cm3.h **** 
1777:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1778:Drivers/CMSIS/Include/core_cm3.h **** 
1779:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  MPU functions  #################################### */
1780:Drivers/CMSIS/Include/core_cm3.h **** 
1781:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1782:Drivers/CMSIS/Include/core_cm3.h **** 
1783:Drivers/CMSIS/Include/core_cm3.h **** #include "mpu_armv7.h"
1784:Drivers/CMSIS/Include/core_cm3.h **** 
1785:Drivers/CMSIS/Include/core_cm3.h **** #endif
1786:Drivers/CMSIS/Include/core_cm3.h **** 
1787:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1788:Drivers/CMSIS/Include/core_cm3.h **** /**
1789:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1790:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1791:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Function that provides FPU type.
1792:Drivers/CMSIS/Include/core_cm3.h ****   @{
1793:Drivers/CMSIS/Include/core_cm3.h ****  */
1794:Drivers/CMSIS/Include/core_cm3.h **** 
1795:Drivers/CMSIS/Include/core_cm3.h **** /**
1796:Drivers/CMSIS/Include/core_cm3.h ****   \brief   get FPU type
1797:Drivers/CMSIS/Include/core_cm3.h ****   \details returns the FPU type
1798:Drivers/CMSIS/Include/core_cm3.h ****   \returns
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 33


1799:Drivers/CMSIS/Include/core_cm3.h ****    - \b  0: No FPU
1800:Drivers/CMSIS/Include/core_cm3.h ****    - \b  1: Single precision FPU
1801:Drivers/CMSIS/Include/core_cm3.h ****    - \b  2: Double + Single precision FPU
1802:Drivers/CMSIS/Include/core_cm3.h ****  */
1803:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1804:Drivers/CMSIS/Include/core_cm3.h **** {
1805:Drivers/CMSIS/Include/core_cm3.h ****     return 0U;           /* No FPU */
1806:Drivers/CMSIS/Include/core_cm3.h **** }
1807:Drivers/CMSIS/Include/core_cm3.h **** 
1808:Drivers/CMSIS/Include/core_cm3.h **** 
1809:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1810:Drivers/CMSIS/Include/core_cm3.h **** 
1811:Drivers/CMSIS/Include/core_cm3.h **** 
1812:Drivers/CMSIS/Include/core_cm3.h **** 
1813:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1814:Drivers/CMSIS/Include/core_cm3.h **** /**
1815:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1816:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1817:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1818:Drivers/CMSIS/Include/core_cm3.h ****   @{
1819:Drivers/CMSIS/Include/core_cm3.h ****  */
1820:Drivers/CMSIS/Include/core_cm3.h **** 
1821:Drivers/CMSIS/Include/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1822:Drivers/CMSIS/Include/core_cm3.h **** 
1823:Drivers/CMSIS/Include/core_cm3.h **** /**
1824:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1825:Drivers/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1826:Drivers/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1827:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1828:Drivers/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1829:Drivers/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1830:Drivers/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1831:Drivers/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1832:Drivers/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1833:Drivers/CMSIS/Include/core_cm3.h ****  */
1834:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1835:Drivers/CMSIS/Include/core_cm3.h **** {
1836:Drivers/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1837:Drivers/CMSIS/Include/core_cm3.h ****   {
1838:Drivers/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1839:Drivers/CMSIS/Include/core_cm3.h ****   }
1840:Drivers/CMSIS/Include/core_cm3.h **** 
1841:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1842:Drivers/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1843:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
1844:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1845:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1846:Drivers/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1847:Drivers/CMSIS/Include/core_cm3.h ****   return (0UL);                                                     /* Function successful */
1848:Drivers/CMSIS/Include/core_cm3.h **** }
1849:Drivers/CMSIS/Include/core_cm3.h **** 
1850:Drivers/CMSIS/Include/core_cm3.h **** #endif
1851:Drivers/CMSIS/Include/core_cm3.h **** 
1852:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_SysTickFunctions */
1853:Drivers/CMSIS/Include/core_cm3.h **** 
1854:Drivers/CMSIS/Include/core_cm3.h **** 
1855:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 34


1856:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################### Debug In/Output function #################################
1857:Drivers/CMSIS/Include/core_cm3.h **** /**
1858:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1859:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
1860:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that access the ITM debug interface.
1861:Drivers/CMSIS/Include/core_cm3.h ****   @{
1862:Drivers/CMSIS/Include/core_cm3.h ****  */
1863:Drivers/CMSIS/Include/core_cm3.h **** 
1864:Drivers/CMSIS/Include/core_cm3.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
1865:Drivers/CMSIS/Include/core_cm3.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
1866:Drivers/CMSIS/Include/core_cm3.h **** 
1867:Drivers/CMSIS/Include/core_cm3.h **** 
1868:Drivers/CMSIS/Include/core_cm3.h **** /**
1869:Drivers/CMSIS/Include/core_cm3.h ****   \brief   ITM Send Character
1870:Drivers/CMSIS/Include/core_cm3.h ****   \details Transmits a character via the ITM channel 0, and
1871:Drivers/CMSIS/Include/core_cm3.h ****            \li Just returns when no debugger is connected that has booked the output.
1872:Drivers/CMSIS/Include/core_cm3.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
1873:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     ch  Character to transmit.
1874:Drivers/CMSIS/Include/core_cm3.h ****   \returns            Character to transmit.
1875:Drivers/CMSIS/Include/core_cm3.h ****  */
1876:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
1877:Drivers/CMSIS/Include/core_cm3.h **** {
  28              		.loc 2 1877 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  33              		.loc 2 1878 3 view .LVU1
  34              		.loc 2 1878 12 is_stmt 0 view .LVU2
  35 0000 4FF06043 		mov	r3, #-536870912
  36 0004 D3F8803E 		ldr	r3, [r3, #3712]
  37              		.loc 2 1878 6 view .LVU3
  38 0008 13F0010F 		tst	r3, #1
  39 000c 11D0     		beq	.L2
1879:Drivers/CMSIS/Include/core_cm3.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  40              		.loc 2 1879 12 view .LVU4
  41 000e 4FF06043 		mov	r3, #-536870912
  42 0012 D3F8003E 		ldr	r3, [r3, #3584]
1878:Drivers/CMSIS/Include/core_cm3.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
  43              		.loc 2 1878 48 discriminator 1 view .LVU5
  44 0016 13F0010F 		tst	r3, #1
  45 001a 01D1     		bne	.L3
  46 001c 7047     		bx	lr
  47              	.L4:
1880:Drivers/CMSIS/Include/core_cm3.h ****   {
1881:Drivers/CMSIS/Include/core_cm3.h ****     while (ITM->PORT[0U].u32 == 0UL)
1882:Drivers/CMSIS/Include/core_cm3.h ****     {
1883:Drivers/CMSIS/Include/core_cm3.h ****       __NOP();
  48              		.loc 2 1883 7 is_stmt 1 view .LVU6
  49              		.syntax unified
  50              	@ 1883 "Drivers/CMSIS/Include/core_cm3.h" 1
  51 001e 00BF     		nop
  52              	@ 0 "" 2
  53              		.thumb
  54              		.syntax unified
  55              	.L3:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 35


1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  56              		.loc 2 1881 30 view .LVU7
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  57              		.loc 2 1881 25 is_stmt 0 view .LVU8
  58 0020 4FF06043 		mov	r3, #-536870912
  59 0024 1B68     		ldr	r3, [r3]
1881:Drivers/CMSIS/Include/core_cm3.h ****     {
  60              		.loc 2 1881 30 view .LVU9
  61 0026 002B     		cmp	r3, #0
  62 0028 F9D0     		beq	.L4
1884:Drivers/CMSIS/Include/core_cm3.h ****     }
1885:Drivers/CMSIS/Include/core_cm3.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
  63              		.loc 2 1885 5 is_stmt 1 view .LVU10
  64              		.loc 2 1885 24 is_stmt 0 view .LVU11
  65 002a C3B2     		uxtb	r3, r0
  66              		.loc 2 1885 22 view .LVU12
  67 002c 4FF06042 		mov	r2, #-536870912
  68 0030 1370     		strb	r3, [r2]
  69              	.L2:
1886:Drivers/CMSIS/Include/core_cm3.h ****   }
1887:Drivers/CMSIS/Include/core_cm3.h ****   return (ch);
  70              		.loc 2 1887 3 is_stmt 1 view .LVU13
1888:Drivers/CMSIS/Include/core_cm3.h **** }
  71              		.loc 2 1888 1 is_stmt 0 view .LVU14
  72 0032 7047     		bx	lr
  73              		.cfi_endproc
  74              	.LFE69:
  76              		.section	.text.MX_GPIO_Init,"ax",%progbits
  77              		.align	1
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	MX_GPIO_Init:
  83              	.LFB87:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 36


  24:Core/Src/main.c **** #include <stdio.h>
  25:Core/Src/main.c **** #include <stdbool.h>
  26:Core/Src/main.c **** #include <math.h>
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** #define SPI_TIMEOUT 1000
  37:Core/Src/main.c **** #define TIME_GAME 60
  38:Core/Src/main.c **** #define BUFFER_SIZE 10
  39:Core/Src/main.c **** #define PI 3.1415
  40:Core/Src/main.c **** #define DELAY_DEBOUNCE 300
  41:Core/Src/main.c **** #define SEED 1234
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** ADC_HandleTypeDef hadc;
  51:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  56:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  57:Core/Src/main.c **** TIM_HandleTypeDef htim9;
  58:Core/Src/main.c **** TIM_HandleTypeDef htim10;
  59:Core/Src/main.c **** TIM_HandleTypeDef htim11;
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** UART_HandleTypeDef huart4;
  62:Core/Src/main.c **** UART_HandleTypeDef huart2;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE BEGIN PV */
  65:Core/Src/main.c **** uint16_t adcData[2];
  66:Core/Src/main.c **** uint32_t buttonElapsed[4] = {0, 0, 0, 0};
  67:Core/Src/main.c **** uint32_t seed;
  68:Core/Src/main.c **** bool seedInitialized = false;
  69:Core/Src/main.c **** uint8_t second;
  70:Core/Src/main.c **** uint16_t time_in_second = TIME_GAME;
  71:Core/Src/main.c **** uint8_t flagComptTemps = 0;
  72:Core/Src/main.c **** /* USER CODE END PV */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  75:Core/Src/main.c **** void SystemClock_Config(void);
  76:Core/Src/main.c **** static void MX_GPIO_Init(void);
  77:Core/Src/main.c **** static void MX_DMA_Init(void);
  78:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  79:Core/Src/main.c **** static void MX_ADC_Init(void);
  80:Core/Src/main.c **** static void MX_SPI1_Init(void);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 37


  81:Core/Src/main.c **** static void MX_TIM10_Init(void);
  82:Core/Src/main.c **** static void MX_UART4_Init(void);
  83:Core/Src/main.c **** static void MX_TIM2_Init(void);
  84:Core/Src/main.c **** static void MX_TIM9_Init(void);
  85:Core/Src/main.c **** static void MX_TIM11_Init(void);
  86:Core/Src/main.c **** static void MX_TIM3_Init(void);
  87:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  88:Core/Src/main.c **** void ledUpdate(uint16_t adcValue, TIM_HandleTypeDef *htim, uint32_t Channel);
  89:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data);
  90:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second);
  91:Core/Src/main.c **** void BCD_SetDigit(uint8_t digit, uint8_t value);
  92:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
  93:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second);
  94:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second);
  95:Core/Src/main.c **** /* USER CODE END PFP */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  98:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** /* USER CODE END 0 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /**
 103:Core/Src/main.c ****  * @brief  The application entry point.
 104:Core/Src/main.c ****  * @retval int
 105:Core/Src/main.c ****  */
 106:Core/Src/main.c **** int main(void)
 107:Core/Src/main.c **** {
 108:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE END 1 */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 115:Core/Src/main.c ****   HAL_Init();
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* USER CODE END Init */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Configure the system clock */
 122:Core/Src/main.c ****   SystemClock_Config();
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE END SysInit */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* Initialize all configured peripherals */
 129:Core/Src/main.c ****   MX_GPIO_Init();
 130:Core/Src/main.c ****   MX_DMA_Init();
 131:Core/Src/main.c ****   MX_USART2_UART_Init();
 132:Core/Src/main.c ****   MX_ADC_Init();
 133:Core/Src/main.c ****   MX_SPI1_Init();
 134:Core/Src/main.c ****   MX_TIM10_Init();
 135:Core/Src/main.c ****   MX_UART4_Init();
 136:Core/Src/main.c ****   MX_TIM2_Init();
 137:Core/Src/main.c ****   MX_TIM9_Init();
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 38


 138:Core/Src/main.c ****   MX_TIM11_Init();
 139:Core/Src/main.c ****   MX_TIM3_Init();
 140:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 141:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 142:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 143:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 144:Core/Src/main.c ****   printf("Starting\r\n");
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   BCD_Init(time_in_second);
 147:Core/Src/main.c ****   /* USER CODE END 2 */
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /* Infinite loop */
 150:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 151:Core/Src/main.c ****   while (1)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     /* USER CODE END WHILE */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 156:Core/Src/main.c ****   }
 157:Core/Src/main.c ****   /* USER CODE END 3 */
 158:Core/Src/main.c **** }
 159:Core/Src/main.c **** 
 160:Core/Src/main.c **** /**
 161:Core/Src/main.c ****  * @brief System Clock Configuration
 162:Core/Src/main.c ****  * @retval None
 163:Core/Src/main.c ****  */
 164:Core/Src/main.c **** void SystemClock_Config(void)
 165:Core/Src/main.c **** {
 166:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 167:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 170:Core/Src/main.c ****    */
 171:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 174:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 175:Core/Src/main.c ****    */
 176:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 183:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 189:Core/Src/main.c ****    */
 190:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 191:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 39


 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c **** }
 201:Core/Src/main.c **** 
 202:Core/Src/main.c **** /**
 203:Core/Src/main.c ****  * @brief ADC Initialization Function
 204:Core/Src/main.c ****  * @param None
 205:Core/Src/main.c ****  * @retval None
 206:Core/Src/main.c ****  */
 207:Core/Src/main.c **** static void MX_ADC_Init(void)
 208:Core/Src/main.c **** {
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 0 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE END ADC_Init 0 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 1 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE END ADC_Init 1 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 221:Core/Src/main.c ****    */
 222:Core/Src/main.c ****   hadc.Instance = ADC1;
 223:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 224:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 225:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 226:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 227:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 228:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 229:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 230:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 231:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 232:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 233:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 234:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 235:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 236:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 237:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 243:Core/Src/main.c ****    */
 244:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_0;
 245:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 246:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 247:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 248:Core/Src/main.c ****   {
 249:Core/Src/main.c ****     Error_Handler();
 250:Core/Src/main.c ****   }
 251:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 40


 252:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 253:Core/Src/main.c ****    */
 254:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 255:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 256:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
 259:Core/Src/main.c ****   }
 260:Core/Src/main.c ****   /* USER CODE BEGIN ADC_Init 2 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE END ADC_Init 2 */
 263:Core/Src/main.c **** }
 264:Core/Src/main.c **** 
 265:Core/Src/main.c **** /**
 266:Core/Src/main.c ****  * @brief SPI1 Initialization Function
 267:Core/Src/main.c ****  * @param None
 268:Core/Src/main.c ****  * @retval None
 269:Core/Src/main.c ****  */
 270:Core/Src/main.c **** static void MX_SPI1_Init(void)
 271:Core/Src/main.c **** {
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 280:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 281:Core/Src/main.c ****   hspi1.Instance = SPI1;
 282:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 283:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 284:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 285:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 286:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 287:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 288:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 289:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 290:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 291:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 292:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 293:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 294:Core/Src/main.c ****   {
 295:Core/Src/main.c ****     Error_Handler();
 296:Core/Src/main.c ****   }
 297:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 300:Core/Src/main.c **** }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** /**
 303:Core/Src/main.c ****  * @brief TIM2 Initialization Function
 304:Core/Src/main.c ****  * @param None
 305:Core/Src/main.c ****  * @retval None
 306:Core/Src/main.c ****  */
 307:Core/Src/main.c **** static void MX_TIM2_Init(void)
 308:Core/Src/main.c **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 41


 309:Core/Src/main.c **** 
 310:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 315:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 320:Core/Src/main.c ****   htim2.Instance = TIM2;
 321:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 322:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 323:Core/Src/main.c ****   htim2.Init.Period = 49;
 324:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 325:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 326:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 327:Core/Src/main.c ****   {
 328:Core/Src/main.c ****     Error_Handler();
 329:Core/Src/main.c ****   }
 330:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 331:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 332:Core/Src/main.c ****   {
 333:Core/Src/main.c ****     Error_Handler();
 334:Core/Src/main.c ****   }
 335:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 336:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 337:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 338:Core/Src/main.c ****   {
 339:Core/Src/main.c ****     Error_Handler();
 340:Core/Src/main.c ****   }
 341:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 344:Core/Src/main.c **** }
 345:Core/Src/main.c **** 
 346:Core/Src/main.c **** /**
 347:Core/Src/main.c ****  * @brief TIM3 Initialization Function
 348:Core/Src/main.c ****  * @param None
 349:Core/Src/main.c ****  * @retval None
 350:Core/Src/main.c ****  */
 351:Core/Src/main.c **** static void MX_TIM3_Init(void)
 352:Core/Src/main.c **** {
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 359:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 364:Core/Src/main.c ****   htim3.Instance = TIM3;
 365:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 42


 366:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 367:Core/Src/main.c ****   htim3.Init.Period = 15999;
 368:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 369:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 370:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 371:Core/Src/main.c ****   {
 372:Core/Src/main.c ****     Error_Handler();
 373:Core/Src/main.c ****   }
 374:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 375:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 376:Core/Src/main.c ****   {
 377:Core/Src/main.c ****     Error_Handler();
 378:Core/Src/main.c ****   }
 379:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 380:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 381:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 382:Core/Src/main.c ****   {
 383:Core/Src/main.c ****     Error_Handler();
 384:Core/Src/main.c ****   }
 385:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 388:Core/Src/main.c **** }
 389:Core/Src/main.c **** 
 390:Core/Src/main.c **** /**
 391:Core/Src/main.c ****  * @brief TIM9 Initialization Function
 392:Core/Src/main.c ****  * @param None
 393:Core/Src/main.c ****  * @retval None
 394:Core/Src/main.c ****  */
 395:Core/Src/main.c **** static void MX_TIM9_Init(void)
 396:Core/Src/main.c **** {
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 0 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE END TIM9_Init 0 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 403:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 1 */
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE END TIM9_Init 1 */
 408:Core/Src/main.c ****   htim9.Instance = TIM9;
 409:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 410:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 411:Core/Src/main.c ****   htim9.Init.Period = 65535;
 412:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 413:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 414:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 415:Core/Src/main.c ****   {
 416:Core/Src/main.c ****     Error_Handler();
 417:Core/Src/main.c ****   }
 418:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 419:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 420:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 421:Core/Src/main.c ****   {
 422:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 43


 423:Core/Src/main.c ****   }
 424:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 425:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 426:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 427:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 428:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 429:Core/Src/main.c ****   {
 430:Core/Src/main.c ****     Error_Handler();
 431:Core/Src/main.c ****   }
 432:Core/Src/main.c ****   /* USER CODE BEGIN TIM9_Init 2 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* USER CODE END TIM9_Init 2 */
 435:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim9);
 436:Core/Src/main.c **** }
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** /**
 439:Core/Src/main.c ****  * @brief TIM10 Initialization Function
 440:Core/Src/main.c ****  * @param None
 441:Core/Src/main.c ****  * @retval None
 442:Core/Src/main.c ****  */
 443:Core/Src/main.c **** static void MX_TIM10_Init(void)
 444:Core/Src/main.c **** {
 445:Core/Src/main.c **** 
 446:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 447:Core/Src/main.c **** 
 448:Core/Src/main.c ****   /* USER CODE END TIM10_Init 0 */
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE END TIM10_Init 1 */
 455:Core/Src/main.c ****   htim10.Instance = TIM10;
 456:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 457:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 458:Core/Src/main.c ****   htim10.Init.Period = 31999;
 459:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 460:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 461:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 462:Core/Src/main.c ****   {
 463:Core/Src/main.c ****     Error_Handler();
 464:Core/Src/main.c ****   }
 465:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 466:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 467:Core/Src/main.c ****   {
 468:Core/Src/main.c ****     Error_Handler();
 469:Core/Src/main.c ****   }
 470:Core/Src/main.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /* USER CODE END TIM10_Init 2 */
 473:Core/Src/main.c **** }
 474:Core/Src/main.c **** 
 475:Core/Src/main.c **** /**
 476:Core/Src/main.c ****  * @brief TIM11 Initialization Function
 477:Core/Src/main.c ****  * @param None
 478:Core/Src/main.c ****  * @retval None
 479:Core/Src/main.c ****  */
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 44


 480:Core/Src/main.c **** static void MX_TIM11_Init(void)
 481:Core/Src/main.c **** {
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 0 */
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /* USER CODE END TIM11_Init 0 */
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 1 */
 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****   /* USER CODE END TIM11_Init 1 */
 492:Core/Src/main.c ****   htim11.Instance = TIM11;
 493:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 494:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 495:Core/Src/main.c ****   htim11.Init.Period = 65535;
 496:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 497:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 498:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 499:Core/Src/main.c ****   {
 500:Core/Src/main.c ****     Error_Handler();
 501:Core/Src/main.c ****   }
 502:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 503:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 504:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 505:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 506:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 507:Core/Src/main.c ****   {
 508:Core/Src/main.c ****     Error_Handler();
 509:Core/Src/main.c ****   }
 510:Core/Src/main.c ****   /* USER CODE BEGIN TIM11_Init 2 */
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   /* USER CODE END TIM11_Init 2 */
 513:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim11);
 514:Core/Src/main.c **** }
 515:Core/Src/main.c **** 
 516:Core/Src/main.c **** /**
 517:Core/Src/main.c ****  * @brief UART4 Initialization Function
 518:Core/Src/main.c ****  * @param None
 519:Core/Src/main.c ****  * @retval None
 520:Core/Src/main.c ****  */
 521:Core/Src/main.c **** static void MX_UART4_Init(void)
 522:Core/Src/main.c **** {
 523:Core/Src/main.c **** 
 524:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 525:Core/Src/main.c **** 
 526:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 527:Core/Src/main.c **** 
 528:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 529:Core/Src/main.c **** 
 530:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 531:Core/Src/main.c ****   huart4.Instance = UART4;
 532:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 533:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 534:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 535:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 536:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 45


 537:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 538:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 539:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 540:Core/Src/main.c ****   {
 541:Core/Src/main.c ****     Error_Handler();
 542:Core/Src/main.c ****   }
 543:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 546:Core/Src/main.c **** }
 547:Core/Src/main.c **** 
 548:Core/Src/main.c **** /**
 549:Core/Src/main.c ****  * @brief USART2 Initialization Function
 550:Core/Src/main.c ****  * @param None
 551:Core/Src/main.c ****  * @retval None
 552:Core/Src/main.c ****  */
 553:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 554:Core/Src/main.c **** {
 555:Core/Src/main.c **** 
 556:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 557:Core/Src/main.c **** 
 558:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 561:Core/Src/main.c **** 
 562:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 563:Core/Src/main.c ****   huart2.Instance = USART2;
 564:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 565:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 566:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 567:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 568:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 569:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 570:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 571:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 572:Core/Src/main.c ****   {
 573:Core/Src/main.c ****     Error_Handler();
 574:Core/Src/main.c ****   }
 575:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 576:Core/Src/main.c **** 
 577:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 578:Core/Src/main.c **** }
 579:Core/Src/main.c **** 
 580:Core/Src/main.c **** /**
 581:Core/Src/main.c ****  * Enable DMA controller clock
 582:Core/Src/main.c ****  */
 583:Core/Src/main.c **** static void MX_DMA_Init(void)
 584:Core/Src/main.c **** {
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   /* DMA controller clock enable */
 587:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 588:Core/Src/main.c **** 
 589:Core/Src/main.c ****   /* DMA interrupt init */
 590:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 591:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 592:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 593:Core/Src/main.c **** }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 46


 594:Core/Src/main.c **** 
 595:Core/Src/main.c **** /**
 596:Core/Src/main.c ****  * @brief GPIO Initialization Function
 597:Core/Src/main.c ****  * @param None
 598:Core/Src/main.c ****  * @retval None
 599:Core/Src/main.c ****  */
 600:Core/Src/main.c **** static void MX_GPIO_Init(void)
 601:Core/Src/main.c **** {
  84              		.loc 1 601 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 40
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88 0000 70B5     		push	{r4, r5, r6, lr}
  89              	.LCFI0:
  90              		.cfi_def_cfa_offset 16
  91              		.cfi_offset 4, -16
  92              		.cfi_offset 5, -12
  93              		.cfi_offset 6, -8
  94              		.cfi_offset 14, -4
  95 0002 8AB0     		sub	sp, sp, #40
  96              	.LCFI1:
  97              		.cfi_def_cfa_offset 56
 602:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  98              		.loc 1 602 3 view .LVU16
  99              		.loc 1 602 20 is_stmt 0 view .LVU17
 100 0004 0024     		movs	r4, #0
 101 0006 0594     		str	r4, [sp, #20]
 102 0008 0694     		str	r4, [sp, #24]
 103 000a 0794     		str	r4, [sp, #28]
 104 000c 0894     		str	r4, [sp, #32]
 105 000e 0994     		str	r4, [sp, #36]
 603:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 604:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 605:Core/Src/main.c **** 
 606:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 607:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 106              		.loc 1 607 3 is_stmt 1 view .LVU18
 107              	.LBB4:
 108              		.loc 1 607 3 view .LVU19
 109              		.loc 1 607 3 view .LVU20
 110 0010 2E4B     		ldr	r3, .L7
 111 0012 DA69     		ldr	r2, [r3, #28]
 112 0014 42F00402 		orr	r2, r2, #4
 113 0018 DA61     		str	r2, [r3, #28]
 114              		.loc 1 607 3 view .LVU21
 115 001a DA69     		ldr	r2, [r3, #28]
 116 001c 02F00402 		and	r2, r2, #4
 117 0020 0192     		str	r2, [sp, #4]
 118              		.loc 1 607 3 view .LVU22
 119 0022 019A     		ldr	r2, [sp, #4]
 120              	.LBE4:
 121              		.loc 1 607 3 view .LVU23
 608:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 122              		.loc 1 608 3 view .LVU24
 123              	.LBB5:
 124              		.loc 1 608 3 view .LVU25
 125              		.loc 1 608 3 view .LVU26
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 47


 126 0024 DA69     		ldr	r2, [r3, #28]
 127 0026 42F02002 		orr	r2, r2, #32
 128 002a DA61     		str	r2, [r3, #28]
 129              		.loc 1 608 3 view .LVU27
 130 002c DA69     		ldr	r2, [r3, #28]
 131 002e 02F02002 		and	r2, r2, #32
 132 0032 0292     		str	r2, [sp, #8]
 133              		.loc 1 608 3 view .LVU28
 134 0034 029A     		ldr	r2, [sp, #8]
 135              	.LBE5:
 136              		.loc 1 608 3 view .LVU29
 609:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 137              		.loc 1 609 3 view .LVU30
 138              	.LBB6:
 139              		.loc 1 609 3 view .LVU31
 140              		.loc 1 609 3 view .LVU32
 141 0036 DA69     		ldr	r2, [r3, #28]
 142 0038 42F00102 		orr	r2, r2, #1
 143 003c DA61     		str	r2, [r3, #28]
 144              		.loc 1 609 3 view .LVU33
 145 003e DA69     		ldr	r2, [r3, #28]
 146 0040 02F00102 		and	r2, r2, #1
 147 0044 0392     		str	r2, [sp, #12]
 148              		.loc 1 609 3 view .LVU34
 149 0046 039A     		ldr	r2, [sp, #12]
 150              	.LBE6:
 151              		.loc 1 609 3 view .LVU35
 610:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 152              		.loc 1 610 3 view .LVU36
 153              	.LBB7:
 154              		.loc 1 610 3 view .LVU37
 155              		.loc 1 610 3 view .LVU38
 156 0048 DA69     		ldr	r2, [r3, #28]
 157 004a 42F00202 		orr	r2, r2, #2
 158 004e DA61     		str	r2, [r3, #28]
 159              		.loc 1 610 3 view .LVU39
 160 0050 DB69     		ldr	r3, [r3, #28]
 161 0052 03F00203 		and	r3, r3, #2
 162 0056 0493     		str	r3, [sp, #16]
 163              		.loc 1 610 3 view .LVU40
 164 0058 049B     		ldr	r3, [sp, #16]
 165              	.LBE7:
 166              		.loc 1 610 3 view .LVU41
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 613:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 167              		.loc 1 613 3 view .LVU42
 168 005a 1D4D     		ldr	r5, .L7+4
 169 005c 2246     		mov	r2, r4
 170 005e 4FF48071 		mov	r1, #256
 171 0062 2846     		mov	r0, r5
 172 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 173              	.LVL1:
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****   /*Configure GPIO pins : B1_Pin BTN_4_Pin BTN_3_Pin */
 616:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin | BTN_4_Pin | BTN_3_Pin;
 174              		.loc 1 616 3 view .LVU43
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 48


 175              		.loc 1 616 23 is_stmt 0 view .LVU44
 176 0068 42F26003 		movw	r3, #8288
 177 006c 0593     		str	r3, [sp, #20]
 617:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 178              		.loc 1 617 3 is_stmt 1 view .LVU45
 179              		.loc 1 617 24 is_stmt 0 view .LVU46
 180 006e 4FF48816 		mov	r6, #1114112
 181 0072 0696     		str	r6, [sp, #24]
 618:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 618 3 is_stmt 1 view .LVU47
 183              		.loc 1 618 24 is_stmt 0 view .LVU48
 184 0074 0794     		str	r4, [sp, #28]
 619:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 185              		.loc 1 619 3 is_stmt 1 view .LVU49
 186 0076 05A9     		add	r1, sp, #20
 187 0078 1648     		ldr	r0, .L7+8
 188 007a FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL2:
 620:Core/Src/main.c **** 
 621:Core/Src/main.c ****   /*Configure GPIO pin : SPI1_NSS_Pin */
 622:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 190              		.loc 1 622 3 view .LVU50
 191              		.loc 1 622 23 is_stmt 0 view .LVU51
 192 007e 4FF48073 		mov	r3, #256
 193 0082 0593     		str	r3, [sp, #20]
 623:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 194              		.loc 1 623 3 is_stmt 1 view .LVU52
 195              		.loc 1 623 24 is_stmt 0 view .LVU53
 196 0084 0123     		movs	r3, #1
 197 0086 0693     		str	r3, [sp, #24]
 624:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 624 3 is_stmt 1 view .LVU54
 199              		.loc 1 624 24 is_stmt 0 view .LVU55
 200 0088 0794     		str	r4, [sp, #28]
 625:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 201              		.loc 1 625 3 is_stmt 1 view .LVU56
 202              		.loc 1 625 25 is_stmt 0 view .LVU57
 203 008a 0894     		str	r4, [sp, #32]
 626:Core/Src/main.c ****   HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 204              		.loc 1 626 3 is_stmt 1 view .LVU58
 205 008c 05A9     		add	r1, sp, #20
 206 008e 2846     		mov	r0, r5
 207 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 208              	.LVL3:
 627:Core/Src/main.c **** 
 628:Core/Src/main.c ****   /*Configure GPIO pins : BTN_1_Pin BTN_2_Pin */
 629:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_1_Pin | BTN_2_Pin;
 209              		.loc 1 629 3 view .LVU59
 210              		.loc 1 629 23 is_stmt 0 view .LVU60
 211 0094 4FF4C053 		mov	r3, #6144
 212 0098 0593     		str	r3, [sp, #20]
 630:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 213              		.loc 1 630 3 is_stmt 1 view .LVU61
 214              		.loc 1 630 24 is_stmt 0 view .LVU62
 215 009a 0696     		str	r6, [sp, #24]
 631:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 631 3 is_stmt 1 view .LVU63
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 49


 217              		.loc 1 631 24 is_stmt 0 view .LVU64
 218 009c 0794     		str	r4, [sp, #28]
 632:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 219              		.loc 1 632 3 is_stmt 1 view .LVU65
 220 009e 05A9     		add	r1, sp, #20
 221 00a0 2846     		mov	r0, r5
 222 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 223              	.LVL4:
 633:Core/Src/main.c **** 
 634:Core/Src/main.c ****   /* EXTI interrupt init*/
 635:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 224              		.loc 1 635 3 view .LVU66
 225 00a6 2246     		mov	r2, r4
 226 00a8 2146     		mov	r1, r4
 227 00aa 1720     		movs	r0, #23
 228 00ac FFF7FEFF 		bl	HAL_NVIC_SetPriority
 229              	.LVL5:
 636:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 230              		.loc 1 636 3 view .LVU67
 231 00b0 1720     		movs	r0, #23
 232 00b2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 233              	.LVL6:
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 234              		.loc 1 638 3 view .LVU68
 235 00b6 2246     		mov	r2, r4
 236 00b8 2146     		mov	r1, r4
 237 00ba 2820     		movs	r0, #40
 238 00bc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 239              	.LVL7:
 639:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 240              		.loc 1 639 3 view .LVU69
 241 00c0 2820     		movs	r0, #40
 242 00c2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 243              	.LVL8:
 640:Core/Src/main.c **** 
 641:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 642:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 643:Core/Src/main.c **** }
 244              		.loc 1 643 1 is_stmt 0 view .LVU70
 245 00c6 0AB0     		add	sp, sp, #40
 246              	.LCFI2:
 247              		.cfi_def_cfa_offset 16
 248              		@ sp needed
 249 00c8 70BD     		pop	{r4, r5, r6, pc}
 250              	.L8:
 251 00ca 00BF     		.align	2
 252              	.L7:
 253 00cc 00380240 		.word	1073887232
 254 00d0 00000240 		.word	1073872896
 255 00d4 00080240 		.word	1073874944
 256              		.cfi_endproc
 257              	.LFE87:
 259              		.section	.text.MX_DMA_Init,"ax",%progbits
 260              		.align	1
 261              		.syntax unified
 262              		.thumb
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 50


 263              		.thumb_func
 265              	MX_DMA_Init:
 266              	.LFB86:
 584:Core/Src/main.c **** 
 267              		.loc 1 584 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 8
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271 0000 00B5     		push	{lr}
 272              	.LCFI3:
 273              		.cfi_def_cfa_offset 4
 274              		.cfi_offset 14, -4
 275 0002 83B0     		sub	sp, sp, #12
 276              	.LCFI4:
 277              		.cfi_def_cfa_offset 16
 587:Core/Src/main.c **** 
 278              		.loc 1 587 3 view .LVU72
 279              	.LBB8:
 587:Core/Src/main.c **** 
 280              		.loc 1 587 3 view .LVU73
 587:Core/Src/main.c **** 
 281              		.loc 1 587 3 view .LVU74
 282 0004 0A4B     		ldr	r3, .L11
 283 0006 DA69     		ldr	r2, [r3, #28]
 284 0008 42F08072 		orr	r2, r2, #16777216
 285 000c DA61     		str	r2, [r3, #28]
 587:Core/Src/main.c **** 
 286              		.loc 1 587 3 view .LVU75
 287 000e DB69     		ldr	r3, [r3, #28]
 288 0010 03F08073 		and	r3, r3, #16777216
 289 0014 0193     		str	r3, [sp, #4]
 587:Core/Src/main.c **** 
 290              		.loc 1 587 3 view .LVU76
 291 0016 019B     		ldr	r3, [sp, #4]
 292              	.LBE8:
 587:Core/Src/main.c **** 
 293              		.loc 1 587 3 view .LVU77
 591:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 294              		.loc 1 591 3 view .LVU78
 295 0018 0022     		movs	r2, #0
 296 001a 1146     		mov	r1, r2
 297 001c 0B20     		movs	r0, #11
 298 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 299              	.LVL9:
 592:Core/Src/main.c **** }
 300              		.loc 1 592 3 view .LVU79
 301 0022 0B20     		movs	r0, #11
 302 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 303              	.LVL10:
 593:Core/Src/main.c **** 
 304              		.loc 1 593 1 is_stmt 0 view .LVU80
 305 0028 03B0     		add	sp, sp, #12
 306              	.LCFI5:
 307              		.cfi_def_cfa_offset 4
 308              		@ sp needed
 309 002a 5DF804FB 		ldr	pc, [sp], #4
 310              	.L12:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 51


 311 002e 00BF     		.align	2
 312              	.L11:
 313 0030 00380240 		.word	1073887232
 314              		.cfi_endproc
 315              	.LFE86:
 317              		.section	.text.__io_putchar,"ax",%progbits
 318              		.align	1
 319              		.global	__io_putchar
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 324              	__io_putchar:
 325              	.LVL11:
 326              	.LFB88:
 644:Core/Src/main.c **** 
 645:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 646:Core/Src/main.c **** int __io_putchar(int ch)
 647:Core/Src/main.c **** {
 327              		.loc 1 647 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		.loc 1 647 1 is_stmt 0 view .LVU82
 332 0000 10B5     		push	{r4, lr}
 333              	.LCFI6:
 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 4, -8
 336              		.cfi_offset 14, -4
 337 0002 0446     		mov	r4, r0
 648:Core/Src/main.c ****   ITM_SendChar(ch);
 338              		.loc 1 648 3 is_stmt 1 view .LVU83
 339 0004 FFF7FEFF 		bl	ITM_SendChar
 340              	.LVL12:
 649:Core/Src/main.c ****   return ch;
 341              		.loc 1 649 3 view .LVU84
 650:Core/Src/main.c **** }
 342              		.loc 1 650 1 is_stmt 0 view .LVU85
 343 0008 2046     		mov	r0, r4
 344 000a 10BD     		pop	{r4, pc}
 345              		.loc 1 650 1 view .LVU86
 346              		.cfi_endproc
 347              	.LFE88:
 349              		.section	.text.randomGLC,"ax",%progbits
 350              		.align	1
 351              		.global	randomGLC
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	randomGLC:
 357              	.LFB89:
 651:Core/Src/main.c **** // Fonction random
 652:Core/Src/main.c **** // region[rgba(49, 120, 80, 0.2)]
 653:Core/Src/main.c **** void randomGLC()
 654:Core/Src/main.c **** {
 358              		.loc 1 654 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 52


 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 655:Core/Src/main.c ****   const uint32_t a = 1664525;
 363              		.loc 1 655 3 view .LVU88
 364              	.LVL13:
 656:Core/Src/main.c ****   const uint32_t c = 1013904223;
 365              		.loc 1 656 3 view .LVU89
 657:Core/Src/main.c ****   const uint32_t m = 0xFFFF; // 2^32
 366              		.loc 1 657 3 view .LVU90
 658:Core/Src/main.c **** 
 659:Core/Src/main.c ****   seed = (a * (seed) + c) % m;
 367              		.loc 1 659 3 view .LVU91
 368              		.loc 1 659 13 is_stmt 0 view .LVU92
 369 0000 0749     		ldr	r1, .L16
 370 0002 0B68     		ldr	r3, [r1]
 371              		.loc 1 659 22 view .LVU93
 372 0004 0748     		ldr	r0, .L16+4
 373 0006 084A     		ldr	r2, .L16+8
 374 0008 00FB0322 		mla	r2, r0, r3, r2
 375              		.loc 1 659 27 view .LVU94
 376 000c 074B     		ldr	r3, .L16+12
 377 000e A3FB0203 		umull	r0, r3, r3, r2
 378 0012 DB0B     		lsrs	r3, r3, #15
 379 0014 C3EB0343 		rsb	r3, r3, r3, lsl #16
 380 0018 D31A     		subs	r3, r2, r3
 381              		.loc 1 659 8 view .LVU95
 382 001a 0B60     		str	r3, [r1]
 660:Core/Src/main.c **** }
 383              		.loc 1 660 1 view .LVU96
 384 001c 7047     		bx	lr
 385              	.L17:
 386 001e 00BF     		.align	2
 387              	.L16:
 388 0020 00000000 		.word	seed
 389 0024 0D661900 		.word	1664525
 390 0028 5FF36E3C 		.word	1013904223
 391 002c 01800080 		.word	-2147450879
 392              		.cfi_endproc
 393              	.LFE89:
 395              		.global	__aeabi_ui2d
 396              		.global	__aeabi_ddiv
 397              		.global	__aeabi_dmul
 398              		.global	__aeabi_d2uiz
 399              		.section	.text.ledUpdate,"ax",%progbits
 400              		.align	1
 401              		.global	ledUpdate
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 406              	ledUpdate:
 407              	.LVL14:
 408              	.LFB91:
 661:Core/Src/main.c **** 
 662:Core/Src/main.c **** // endregion
 663:Core/Src/main.c **** 
 664:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 665:Core/Src/main.c **** {
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 53


 666:Core/Src/main.c ****   if (htim->Instance == TIM2)
 667:Core/Src/main.c ****   {
 668:Core/Src/main.c ****     HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcData, 2);
 669:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 670:Core/Src/main.c **** 
 671:Core/Src/main.c ****     ledUpdate(adcData[0], &htim9, TIM_CHANNEL_2);
 672:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
 673:Core/Src/main.c **** 
 674:Core/Src/main.c ****     randomGLC();
 675:Core/Src/main.c **** 
 676:Core/Src/main.c ****     flagComptTemps++;
 677:Core/Src/main.c ****     if (flagComptTemps == 200)
 678:Core/Src/main.c ****     {
 679:Core/Src/main.c ****       time_in_second = BCD_updateClock(time_in_second);
 680:Core/Src/main.c ****       flagComptTemps = 0;
 681:Core/Src/main.c ****     }
 682:Core/Src/main.c ****   }
 683:Core/Src/main.c **** }
 684:Core/Src/main.c **** 
 685:Core/Src/main.c **** void ledUpdate(uint16_t data, TIM_HandleTypeDef *Timer, uint32_t Channel)
 686:Core/Src/main.c **** {
 409              		.loc 1 686 1 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413              		.loc 1 686 1 is_stmt 0 view .LVU98
 414 0000 38B5     		push	{r3, r4, r5, lr}
 415              	.LCFI7:
 416              		.cfi_def_cfa_offset 16
 417              		.cfi_offset 3, -16
 418              		.cfi_offset 4, -12
 419              		.cfi_offset 5, -8
 420              		.cfi_offset 14, -4
 421 0002 0D46     		mov	r5, r1
 422 0004 1446     		mov	r4, r2
 687:Core/Src/main.c ****   // normaliser la valeur de l'ADC pour qu'elle varie de 0.0  1.0
 688:Core/Src/main.c ****   double dataNorm = (double)data / 0xFFF;
 423              		.loc 1 688 3 is_stmt 1 view .LVU99
 424              		.loc 1 688 21 is_stmt 0 view .LVU100
 425 0006 FFF7FEFF 		bl	__aeabi_ui2d
 426              	.LVL15:
 427              		.loc 1 688 10 view .LVU101
 428 000a 15A3     		adr	r3, .L26
 429 000c D3E90023 		ldrd	r2, [r3]
 430 0010 FFF7FEFF 		bl	__aeabi_ddiv
 431              	.LVL16:
 689:Core/Src/main.c **** 
 690:Core/Src/main.c ****   double radian_part = 2 * PI * dataNorm;
 432              		.loc 1 690 3 is_stmt 1 view .LVU102
 433              		.loc 1 690 10 is_stmt 0 view .LVU103
 434 0014 14A3     		adr	r3, .L26+8
 435 0016 D3E90023 		ldrd	r2, [r3]
 436 001a FFF7FEFF 		bl	__aeabi_dmul
 437              	.LVL17:
 691:Core/Src/main.c **** 
 692:Core/Src/main.c ****   // Calculer la valeur de la sinusode, ajuste pour varier de 0  1
 693:Core/Src/main.c ****   double sinusValue = (sin(radian_part / 2));
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 54


 438              		.loc 1 693 3 is_stmt 1 view .LVU104
 439              		.loc 1 693 24 is_stmt 0 view .LVU105
 440 001e 0022     		movs	r2, #0
 441 0020 154B     		ldr	r3, .L26+24
 442 0022 FFF7FEFF 		bl	__aeabi_dmul
 443              	.LVL18:
 444              		.loc 1 693 24 view .LVU106
 445 0026 FFF7FEFF 		bl	sin
 446              	.LVL19:
 694:Core/Src/main.c **** 
 695:Core/Src/main.c ****   // Ajuster pour la plage PWM complte
 696:Core/Src/main.c ****   uint16_t pwmValue = 0xFFFF * sinusValue;
 447              		.loc 1 696 3 is_stmt 1 view .LVU107
 448              		.loc 1 696 30 is_stmt 0 view .LVU108
 449 002a 11A3     		adr	r3, .L26+16
 450 002c D3E90023 		ldrd	r2, [r3]
 451 0030 FFF7FEFF 		bl	__aeabi_dmul
 452              	.LVL20:
 453              		.loc 1 696 12 view .LVU109
 454 0034 FFF7FEFF 		bl	__aeabi_d2uiz
 455              	.LVL21:
 456 0038 80B2     		uxth	r0, r0
 457              	.LVL22:
 697:Core/Src/main.c **** 
 698:Core/Src/main.c ****   // Dfinir la valeur PWM
 699:Core/Src/main.c ****   __HAL_TIM_SET_COMPARE(Timer, Channel, pwmValue);
 458              		.loc 1 699 3 is_stmt 1 view .LVU110
 459 003a 14B9     		cbnz	r4, .L19
 460              		.loc 1 699 3 is_stmt 0 discriminator 1 view .LVU111
 461 003c 2B68     		ldr	r3, [r5]
 462 003e 5863     		str	r0, [r3, #52]
 463              	.L18:
 700:Core/Src/main.c **** }
 464              		.loc 1 700 1 view .LVU112
 465 0040 38BD     		pop	{r3, r4, r5, pc}
 466              	.LVL23:
 467              	.L19:
 699:Core/Src/main.c **** }
 468              		.loc 1 699 3 discriminator 2 view .LVU113
 469 0042 042C     		cmp	r4, #4
 470 0044 04D0     		beq	.L24
 699:Core/Src/main.c **** }
 471              		.loc 1 699 3 discriminator 4 view .LVU114
 472 0046 082C     		cmp	r4, #8
 473 0048 05D0     		beq	.L25
 699:Core/Src/main.c **** }
 474              		.loc 1 699 3 discriminator 7 view .LVU115
 475 004a 2B68     		ldr	r3, [r5]
 476 004c 1864     		str	r0, [r3, #64]
 477              		.loc 1 700 1 view .LVU116
 478 004e F7E7     		b	.L18
 479              	.L24:
 699:Core/Src/main.c **** }
 480              		.loc 1 699 3 discriminator 3 view .LVU117
 481 0050 2B68     		ldr	r3, [r5]
 482 0052 9863     		str	r0, [r3, #56]
 483 0054 F4E7     		b	.L18
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 55


 484              	.L25:
 699:Core/Src/main.c **** }
 485              		.loc 1 699 3 discriminator 6 view .LVU118
 486 0056 2B68     		ldr	r3, [r5]
 487 0058 D863     		str	r0, [r3, #60]
 488 005a F1E7     		b	.L18
 489              	.L27:
 490 005c AFF30080 		.align	3
 491              	.L26:
 492 0060 00000000 		.word	0
 493 0064 00FEAF40 		.word	1085275648
 494 0068 6F1283C0 		.word	-1065151889
 495 006c CA211940 		.word	1075388874
 496 0070 00000000 		.word	0
 497 0074 E0FFEF40 		.word	1089470432
 498 0078 0000E03F 		.word	1071644672
 499              		.cfi_endproc
 500              	.LFE91:
 502              		.section	.rodata.HAL_GPIO_EXTI_Callback.str1.4,"aMS",%progbits,1
 503              		.align	2
 504              	.LC0:
 505 0000 62746E20 		.ascii	"btn 1\015\000"
 505      310D00
 506 0007 00       		.align	2
 507              	.LC1:
 508 0008 62746E20 		.ascii	"btn 2\015\000"
 508      320D00
 509 000f 00       		.align	2
 510              	.LC2:
 511 0010 62746E20 		.ascii	"btn 3\015\000"
 511      330D00
 512 0017 00       		.align	2
 513              	.LC3:
 514 0018 62746E20 		.ascii	"btn 4\015\000"
 514      340D00
 515              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 516              		.align	1
 517              		.global	HAL_GPIO_EXTI_Callback
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 522              	HAL_GPIO_EXTI_Callback:
 523              	.LVL24:
 524              	.LFB92:
 701:Core/Src/main.c **** 
 702:Core/Src/main.c **** // Gestion des boutons
 703:Core/Src/main.c **** // region[rgba(0, 0, 255, 0.1)]
 704:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 705:Core/Src/main.c **** {
 525              		.loc 1 705 1 is_stmt 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 0
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529              		.loc 1 705 1 is_stmt 0 view .LVU120
 530 0000 08B5     		push	{r3, lr}
 531              	.LCFI8:
 532              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 56


 533              		.cfi_offset 3, -8
 534              		.cfi_offset 14, -4
 706:Core/Src/main.c ****   switch (GPIO_Pin)
 535              		.loc 1 706 3 is_stmt 1 view .LVU121
 536 0002 B0F5006F 		cmp	r0, #2048
 537 0006 27D0     		beq	.L29
 538 0008 13D8     		bhi	.L30
 539 000a 2028     		cmp	r0, #32
 540 000c 35D0     		beq	.L31
 541 000e 4028     		cmp	r0, #64
 542 0010 2AD1     		bne	.L28
 707:Core/Src/main.c ****   {
 708:Core/Src/main.c ****   case BTN_1_Pin:
 709:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[0] + DELAY_DEBOUNCE))
 710:Core/Src/main.c ****     {
 711:Core/Src/main.c ****       printf("btn 1\r\n");
 712:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 713:Core/Src/main.c ****     }
 714:Core/Src/main.c ****     break;
 715:Core/Src/main.c ****   case BTN_2_Pin:
 716:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[1] + DELAY_DEBOUNCE))
 717:Core/Src/main.c ****     {
 718:Core/Src/main.c ****       printf("btn 2\r\n");
 719:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 720:Core/Src/main.c ****     }
 721:Core/Src/main.c ****     break;
 722:Core/Src/main.c ****   case BTN_3_Pin:
 723:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[2] + DELAY_DEBOUNCE))
 543              		.loc 1 723 5 view .LVU122
 544              		.loc 1 723 9 is_stmt 0 view .LVU123
 545 0012 FFF7FEFF 		bl	HAL_GetTick
 546              	.LVL25:
 547              		.loc 1 723 39 discriminator 1 view .LVU124
 548 0016 214B     		ldr	r3, .L37
 549 0018 9B68     		ldr	r3, [r3, #8]
 550              		.loc 1 723 43 discriminator 1 view .LVU125
 551 001a 03F59673 		add	r3, r3, #300
 552              		.loc 1 723 8 discriminator 1 view .LVU126
 553 001e 9842     		cmp	r0, r3
 554 0020 22D9     		bls	.L28
 724:Core/Src/main.c ****     {
 725:Core/Src/main.c ****       printf("btn 3\r\n");
 555              		.loc 1 725 7 is_stmt 1 view .LVU127
 556 0022 1F48     		ldr	r0, .L37+4
 557 0024 FFF7FEFF 		bl	puts
 558              	.LVL26:
 726:Core/Src/main.c ****       buttonElapsed[2] = HAL_GetTick();
 559              		.loc 1 726 7 view .LVU128
 560              		.loc 1 726 26 is_stmt 0 view .LVU129
 561 0028 FFF7FEFF 		bl	HAL_GetTick
 562              	.LVL27:
 563              		.loc 1 726 24 discriminator 1 view .LVU130
 564 002c 1B4B     		ldr	r3, .L37
 565 002e 9860     		str	r0, [r3, #8]
 566 0030 1AE0     		b	.L28
 567              	.LVL28:
 568              	.L30:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 57


 706:Core/Src/main.c ****   {
 569              		.loc 1 706 3 view .LVU131
 570 0032 B0F5805F 		cmp	r0, #4096
 571 0036 17D1     		bne	.L28
 716:Core/Src/main.c ****     {
 572              		.loc 1 716 5 is_stmt 1 view .LVU132
 716:Core/Src/main.c ****     {
 573              		.loc 1 716 9 is_stmt 0 view .LVU133
 574 0038 FFF7FEFF 		bl	HAL_GetTick
 575              	.LVL29:
 716:Core/Src/main.c ****     {
 576              		.loc 1 716 39 discriminator 1 view .LVU134
 577 003c 174B     		ldr	r3, .L37
 578 003e 5B68     		ldr	r3, [r3, #4]
 716:Core/Src/main.c ****     {
 579              		.loc 1 716 43 discriminator 1 view .LVU135
 580 0040 03F59673 		add	r3, r3, #300
 716:Core/Src/main.c ****     {
 581              		.loc 1 716 8 discriminator 1 view .LVU136
 582 0044 9842     		cmp	r0, r3
 583 0046 0FD9     		bls	.L28
 718:Core/Src/main.c ****       buttonElapsed[1] = HAL_GetTick();
 584              		.loc 1 718 7 is_stmt 1 view .LVU137
 585 0048 1648     		ldr	r0, .L37+8
 586 004a FFF7FEFF 		bl	puts
 587              	.LVL30:
 719:Core/Src/main.c ****     }
 588              		.loc 1 719 7 view .LVU138
 719:Core/Src/main.c ****     }
 589              		.loc 1 719 26 is_stmt 0 view .LVU139
 590 004e FFF7FEFF 		bl	HAL_GetTick
 591              	.LVL31:
 719:Core/Src/main.c ****     }
 592              		.loc 1 719 24 discriminator 1 view .LVU140
 593 0052 124B     		ldr	r3, .L37
 594 0054 5860     		str	r0, [r3, #4]
 595 0056 07E0     		b	.L28
 596              	.LVL32:
 597              	.L29:
 709:Core/Src/main.c ****     {
 598              		.loc 1 709 5 is_stmt 1 view .LVU141
 709:Core/Src/main.c ****     {
 599              		.loc 1 709 9 is_stmt 0 view .LVU142
 600 0058 FFF7FEFF 		bl	HAL_GetTick
 601              	.LVL33:
 709:Core/Src/main.c ****     {
 602              		.loc 1 709 39 discriminator 1 view .LVU143
 603 005c 0F4B     		ldr	r3, .L37
 604 005e 1B68     		ldr	r3, [r3]
 709:Core/Src/main.c ****     {
 605              		.loc 1 709 43 discriminator 1 view .LVU144
 606 0060 03F59673 		add	r3, r3, #300
 709:Core/Src/main.c ****     {
 607              		.loc 1 709 8 discriminator 1 view .LVU145
 608 0064 9842     		cmp	r0, r3
 609 0066 00D8     		bhi	.L36
 610              	.L28:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 58


 727:Core/Src/main.c ****     }
 728:Core/Src/main.c ****     break;
 729:Core/Src/main.c ****   case BTN_4_Pin:
 730:Core/Src/main.c ****     if (HAL_GetTick() > (buttonElapsed[3] + DELAY_DEBOUNCE))
 731:Core/Src/main.c ****     {
 732:Core/Src/main.c ****       printf("btn 4\r\n");
 733:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 734:Core/Src/main.c ****     }
 735:Core/Src/main.c ****     break;
 736:Core/Src/main.c ****   default:
 737:Core/Src/main.c ****     break;
 738:Core/Src/main.c ****   }
 739:Core/Src/main.c **** }
 611              		.loc 1 739 1 view .LVU146
 612 0068 08BD     		pop	{r3, pc}
 613              	.L36:
 711:Core/Src/main.c ****       buttonElapsed[0] = HAL_GetTick();
 614              		.loc 1 711 7 is_stmt 1 view .LVU147
 615 006a 0F48     		ldr	r0, .L37+12
 616 006c FFF7FEFF 		bl	puts
 617              	.LVL34:
 712:Core/Src/main.c ****     }
 618              		.loc 1 712 7 view .LVU148
 712:Core/Src/main.c ****     }
 619              		.loc 1 712 26 is_stmt 0 view .LVU149
 620 0070 FFF7FEFF 		bl	HAL_GetTick
 621              	.LVL35:
 712:Core/Src/main.c ****     }
 622              		.loc 1 712 24 discriminator 1 view .LVU150
 623 0074 094B     		ldr	r3, .L37
 624 0076 1860     		str	r0, [r3]
 625 0078 F6E7     		b	.L28
 626              	.LVL36:
 627              	.L31:
 730:Core/Src/main.c ****     {
 628              		.loc 1 730 5 is_stmt 1 view .LVU151
 730:Core/Src/main.c ****     {
 629              		.loc 1 730 9 is_stmt 0 view .LVU152
 630 007a FFF7FEFF 		bl	HAL_GetTick
 631              	.LVL37:
 730:Core/Src/main.c ****     {
 632              		.loc 1 730 39 discriminator 1 view .LVU153
 633 007e 074B     		ldr	r3, .L37
 634 0080 DB68     		ldr	r3, [r3, #12]
 730:Core/Src/main.c ****     {
 635              		.loc 1 730 43 discriminator 1 view .LVU154
 636 0082 03F59673 		add	r3, r3, #300
 730:Core/Src/main.c ****     {
 637              		.loc 1 730 8 discriminator 1 view .LVU155
 638 0086 9842     		cmp	r0, r3
 639 0088 EED9     		bls	.L28
 732:Core/Src/main.c ****       buttonElapsed[3] = HAL_GetTick();
 640              		.loc 1 732 7 is_stmt 1 view .LVU156
 641 008a 0848     		ldr	r0, .L37+16
 642 008c FFF7FEFF 		bl	puts
 643              	.LVL38:
 733:Core/Src/main.c ****     }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 59


 644              		.loc 1 733 7 view .LVU157
 733:Core/Src/main.c ****     }
 645              		.loc 1 733 26 is_stmt 0 view .LVU158
 646 0090 FFF7FEFF 		bl	HAL_GetTick
 647              	.LVL39:
 733:Core/Src/main.c ****     }
 648              		.loc 1 733 24 discriminator 1 view .LVU159
 649 0094 014B     		ldr	r3, .L37
 650 0096 D860     		str	r0, [r3, #12]
 651              		.loc 1 739 1 view .LVU160
 652 0098 E6E7     		b	.L28
 653              	.L38:
 654 009a 00BF     		.align	2
 655              	.L37:
 656 009c 00000000 		.word	buttonElapsed
 657 00a0 10000000 		.word	.LC2
 658 00a4 08000000 		.word	.LC1
 659 00a8 00000000 		.word	.LC0
 660 00ac 18000000 		.word	.LC3
 661              		.cfi_endproc
 662              	.LFE92:
 664              		.section	.text.BCD_SendCommand,"ax",%progbits
 665              		.align	1
 666              		.global	BCD_SendCommand
 667              		.syntax unified
 668              		.thumb
 669              		.thumb_func
 671              	BCD_SendCommand:
 672              	.LVL40:
 673              	.LFB93:
 740:Core/Src/main.c **** // endregion
 741:Core/Src/main.c **** 
 742:Core/Src/main.c **** // Fonction BCD
 743:Core/Src/main.c **** // region[rgba(255, 0, 0, 0.1)]
 744:Core/Src/main.c **** void BCD_SendCommand(uint8_t addr, uint8_t data)
 745:Core/Src/main.c **** {
 674              		.loc 1 745 1 is_stmt 1 view -0
 675              		.cfi_startproc
 676              		@ args = 0, pretend = 0, frame = 8
 677              		@ frame_needed = 0, uses_anonymous_args = 0
 678              		.loc 1 745 1 is_stmt 0 view .LVU162
 679 0000 10B5     		push	{r4, lr}
 680              	.LCFI9:
 681              		.cfi_def_cfa_offset 8
 682              		.cfi_offset 4, -8
 683              		.cfi_offset 14, -4
 684 0002 82B0     		sub	sp, sp, #8
 685              	.LCFI10:
 686              		.cfi_def_cfa_offset 16
 746:Core/Src/main.c ****   uint8_t mot[2] = {addr, data};
 687              		.loc 1 746 3 is_stmt 1 view .LVU163
 688              		.loc 1 746 11 is_stmt 0 view .LVU164
 689 0004 8DF80400 		strb	r0, [sp, #4]
 690 0008 8DF80510 		strb	r1, [sp, #5]
 747:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 691              		.loc 1 747 3 is_stmt 1 view .LVU165
 692 000c 0A4C     		ldr	r4, .L41
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 60


 693 000e 0022     		movs	r2, #0
 694 0010 4FF48071 		mov	r1, #256
 695              	.LVL41:
 696              		.loc 1 747 3 is_stmt 0 view .LVU166
 697 0014 2046     		mov	r0, r4
 698              	.LVL42:
 699              		.loc 1 747 3 view .LVU167
 700 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 701              	.LVL43:
 748:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, mot, 2, SPI_TIMEOUT);
 702              		.loc 1 748 3 is_stmt 1 view .LVU168
 703 001a 4FF47A73 		mov	r3, #1000
 704 001e 0222     		movs	r2, #2
 705 0020 01A9     		add	r1, sp, #4
 706 0022 0648     		ldr	r0, .L41+4
 707 0024 FFF7FEFF 		bl	HAL_SPI_Transmit
 708              	.LVL44:
 749:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 709              		.loc 1 749 3 view .LVU169
 710 0028 0122     		movs	r2, #1
 711 002a 4FF48071 		mov	r1, #256
 712 002e 2046     		mov	r0, r4
 713 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 714              	.LVL45:
 750:Core/Src/main.c **** }
 715              		.loc 1 750 1 is_stmt 0 view .LVU170
 716 0034 02B0     		add	sp, sp, #8
 717              	.LCFI11:
 718              		.cfi_def_cfa_offset 8
 719              		@ sp needed
 720 0036 10BD     		pop	{r4, pc}
 721              	.L42:
 722              		.align	2
 723              	.L41:
 724 0038 00000240 		.word	1073872896
 725 003c 00000000 		.word	hspi1
 726              		.cfi_endproc
 727              	.LFE93:
 729              		.section	.text.BCD_Init,"ax",%progbits
 730              		.align	1
 731              		.global	BCD_Init
 732              		.syntax unified
 733              		.thumb
 734              		.thumb_func
 736              	BCD_Init:
 737              	.LVL46:
 738              	.LFB94:
 751:Core/Src/main.c **** 
 752:Core/Src/main.c **** void BCD_Init(uint16_t time_in_second)
 753:Core/Src/main.c **** {
 739              		.loc 1 753 1 is_stmt 1 view -0
 740              		.cfi_startproc
 741              		@ args = 0, pretend = 0, frame = 0
 742              		@ frame_needed = 0, uses_anonymous_args = 0
 743              		.loc 1 753 1 is_stmt 0 view .LVU172
 744 0000 70B5     		push	{r4, r5, r6, lr}
 745              	.LCFI12:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 61


 746              		.cfi_def_cfa_offset 16
 747              		.cfi_offset 4, -16
 748              		.cfi_offset 5, -12
 749              		.cfi_offset 6, -8
 750              		.cfi_offset 14, -4
 751 0002 0546     		mov	r5, r0
 754:Core/Src/main.c **** 
 755:Core/Src/main.c ****   BCD_SendCommand(0x0C, 0x01); // shutdown pour reset/economie energie
 752              		.loc 1 755 3 is_stmt 1 view .LVU173
 753 0004 0121     		movs	r1, #1
 754 0006 0C20     		movs	r0, #12
 755              	.LVL47:
 756              		.loc 1 755 3 is_stmt 0 view .LVU174
 757 0008 FFF7FEFF 		bl	BCD_SendCommand
 758              	.LVL48:
 756:Core/Src/main.c ****   BCD_SendCommand(0x09, 0x0F); // decode permet utiliser tab predefinie au lieu seg/seg
 759              		.loc 1 756 3 is_stmt 1 view .LVU175
 760 000c 0F21     		movs	r1, #15
 761 000e 0920     		movs	r0, #9
 762 0010 FFF7FEFF 		bl	BCD_SendCommand
 763              	.LVL49:
 757:Core/Src/main.c ****   BCD_SendCommand(0x0B, 0x03); // scanlimit
 764              		.loc 1 757 3 view .LVU176
 765 0014 0321     		movs	r1, #3
 766 0016 0B20     		movs	r0, #11
 767 0018 FFF7FEFF 		bl	BCD_SendCommand
 768              	.LVL50:
 758:Core/Src/main.c ****   BCD_SendCommand(0x0A, 0x01); // intensity regle intensite
 769              		.loc 1 758 3 view .LVU177
 770 001c 0121     		movs	r1, #1
 771 001e 0A20     		movs	r0, #10
 772 0020 FFF7FEFF 		bl	BCD_SendCommand
 773              	.LVL51:
 759:Core/Src/main.c **** 
 760:Core/Src/main.c ****   for (int i = 0; i < 3; i++)
 774              		.loc 1 760 3 view .LVU178
 775              	.LBB9:
 776              		.loc 1 760 8 view .LVU179
 777              		.loc 1 760 12 is_stmt 0 view .LVU180
 778 0024 0024     		movs	r4, #0
 779              		.loc 1 760 3 view .LVU181
 780 0026 0EE0     		b	.L44
 781              	.LVL52:
 782              	.L45:
 761:Core/Src/main.c ****   {
 762:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0xFF);
 783              		.loc 1 762 5 is_stmt 1 view .LVU182
 784 0028 FF21     		movs	r1, #255
 785 002a 0846     		mov	r0, r1
 786 002c FFF7FEFF 		bl	BCD_SendCommand
 787              	.LVL53:
 763:Core/Src/main.c ****     HAL_Delay(50);
 788              		.loc 1 763 5 view .LVU183
 789 0030 3220     		movs	r0, #50
 790 0032 FFF7FEFF 		bl	HAL_Delay
 791              	.LVL54:
 764:Core/Src/main.c ****     BCD_SendCommand(0xFF, 0x00);
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 62


 792              		.loc 1 764 5 view .LVU184
 793 0036 0021     		movs	r1, #0
 794 0038 FF20     		movs	r0, #255
 795 003a FFF7FEFF 		bl	BCD_SendCommand
 796              	.LVL55:
 765:Core/Src/main.c ****     HAL_Delay(50);
 797              		.loc 1 765 5 view .LVU185
 798 003e 3220     		movs	r0, #50
 799 0040 FFF7FEFF 		bl	HAL_Delay
 800              	.LVL56:
 760:Core/Src/main.c ****   {
 801              		.loc 1 760 27 discriminator 3 view .LVU186
 802 0044 0134     		adds	r4, r4, #1
 803              	.LVL57:
 804              	.L44:
 760:Core/Src/main.c ****   {
 805              		.loc 1 760 21 discriminator 1 view .LVU187
 806 0046 022C     		cmp	r4, #2
 807 0048 EEDD     		ble	.L45
 808              	.LBE9:
 766:Core/Src/main.c ****   }
 767:Core/Src/main.c **** 
 768:Core/Src/main.c ****   // Modif
 769:Core/Src/main.c **** 
 770:Core/Src/main.c ****   uint8_t seconds = 0;
 809              		.loc 1 770 3 view .LVU188
 810              	.LVL58:
 771:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 811              		.loc 1 771 3 view .LVU189
 772:Core/Src/main.c ****   uint8_t minutes = 0;
 812              		.loc 1 772 3 view .LVU190
 773:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 813              		.loc 1 773 3 view .LVU191
 774:Core/Src/main.c **** 
 775:Core/Src/main.c ****   minutes = time_in_second / 60;
 814              		.loc 1 775 3 view .LVU192
 815              		.loc 1 775 11 is_stmt 0 view .LVU193
 816 004a 1B4E     		ldr	r6, .L51
 817 004c A6FB0536 		umull	r3, r6, r6, r5
 818 0050 7309     		lsrs	r3, r6, #5
 819 0052 C6F34716 		ubfx	r6, r6, #5, #8
 820              	.LVL59:
 776:Core/Src/main.c ****   seconds = time_in_second % 60;
 821              		.loc 1 776 3 is_stmt 1 view .LVU194
 822              		.loc 1 776 11 is_stmt 0 view .LVU195
 823 0056 C3EB0313 		rsb	r3, r3, r3, lsl #4
 824 005a A5EB8304 		sub	r4, r5, r3, lsl #2
 825              	.LVL60:
 826              		.loc 1 776 11 view .LVU196
 827 005e E4B2     		uxtb	r4, r4
 828              	.LVL61:
 777:Core/Src/main.c **** 
 778:Core/Src/main.c ****   if (minutes >= 10)
 829              		.loc 1 778 3 is_stmt 1 view .LVU197
 830              		.loc 1 778 6 is_stmt 0 view .LVU198
 831 0060 092E     		cmp	r6, #9
 832 0062 25D9     		bls	.L48
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 63


 779:Core/Src/main.c ****   {
 780:Core/Src/main.c ****     diz_minutes = minutes / 10;
 833              		.loc 1 780 5 is_stmt 1 view .LVU199
 834              		.loc 1 780 17 is_stmt 0 view .LVU200
 835 0064 1549     		ldr	r1, .L51+4
 836 0066 A1FB0631 		umull	r3, r1, r1, r6
 837 006a CB08     		lsrs	r3, r1, #3
 838 006c 1946     		mov	r1, r3
 839              	.LVL62:
 781:Core/Src/main.c ****     minutes = minutes % 10;
 840              		.loc 1 781 5 is_stmt 1 view .LVU201
 841              		.loc 1 781 13 is_stmt 0 view .LVU202
 842 006e 03EB8303 		add	r3, r3, r3, lsl #2
 843              	.LVL63:
 844              		.loc 1 781 13 view .LVU203
 845 0072 A6EB4303 		sub	r3, r6, r3, lsl #1
 846 0076 DEB2     		uxtb	r6, r3
 847              	.LVL64:
 848              	.L46:
 782:Core/Src/main.c ****   }
 783:Core/Src/main.c ****   if (seconds >= 10)
 849              		.loc 1 783 3 is_stmt 1 view .LVU204
 850              		.loc 1 783 6 is_stmt 0 view .LVU205
 851 0078 092C     		cmp	r4, #9
 852 007a 1BD9     		bls	.L49
 784:Core/Src/main.c ****   {
 785:Core/Src/main.c ****     diz_seconds = seconds / 10;
 853              		.loc 1 785 5 is_stmt 1 view .LVU206
 854              		.loc 1 785 17 is_stmt 0 view .LVU207
 855 007c 0F4D     		ldr	r5, .L51+4
 856              	.LVL65:
 857              		.loc 1 785 17 view .LVU208
 858 007e A5FB0435 		umull	r3, r5, r5, r4
 859 0082 EB08     		lsrs	r3, r5, #3
 860 0084 1D46     		mov	r5, r3
 861              	.LVL66:
 786:Core/Src/main.c ****     seconds = seconds % 10;
 862              		.loc 1 786 5 is_stmt 1 view .LVU209
 863              		.loc 1 786 13 is_stmt 0 view .LVU210
 864 0086 03EB8303 		add	r3, r3, r3, lsl #2
 865              	.LVL67:
 866              		.loc 1 786 13 view .LVU211
 867 008a A4EB4303 		sub	r3, r4, r3, lsl #1
 868 008e DCB2     		uxtb	r4, r3
 869              	.LVL68:
 870              	.L47:
 787:Core/Src/main.c ****   }
 788:Core/Src/main.c **** 
 789:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 871              		.loc 1 789 3 is_stmt 1 view .LVU212
 872 0090 0120     		movs	r0, #1
 873 0092 FFF7FEFF 		bl	BCD_SendCommand
 874              	.LVL69:
 790:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 875              		.loc 1 790 3 view .LVU213
 876 0096 3146     		mov	r1, r6
 877 0098 0220     		movs	r0, #2
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 64


 878 009a FFF7FEFF 		bl	BCD_SendCommand
 879              	.LVL70:
 791:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 880              		.loc 1 791 3 view .LVU214
 881 009e 2946     		mov	r1, r5
 882 00a0 0320     		movs	r0, #3
 883 00a2 FFF7FEFF 		bl	BCD_SendCommand
 884              	.LVL71:
 792:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 885              		.loc 1 792 3 view .LVU215
 886 00a6 2146     		mov	r1, r4
 887 00a8 0420     		movs	r0, #4
 888 00aa FFF7FEFF 		bl	BCD_SendCommand
 889              	.LVL72:
 793:Core/Src/main.c **** }
 890              		.loc 1 793 1 is_stmt 0 view .LVU216
 891 00ae 70BD     		pop	{r4, r5, r6, pc}
 892              	.LVL73:
 893              	.L48:
 773:Core/Src/main.c **** 
 894              		.loc 1 773 11 view .LVU217
 895 00b0 0021     		movs	r1, #0
 896 00b2 E1E7     		b	.L46
 897              	.LVL74:
 898              	.L49:
 771:Core/Src/main.c ****   uint8_t minutes = 0;
 899              		.loc 1 771 11 view .LVU218
 900 00b4 0025     		movs	r5, #0
 901 00b6 EBE7     		b	.L47
 902              	.L52:
 903              		.align	2
 904              	.L51:
 905 00b8 89888888 		.word	-2004318071
 906 00bc CDCCCCCC 		.word	-858993459
 907              		.cfi_endproc
 908              	.LFE94:
 910              		.section	.text.BCD_updateClock,"ax",%progbits
 911              		.align	1
 912              		.global	BCD_updateClock
 913              		.syntax unified
 914              		.thumb
 915              		.thumb_func
 917              	BCD_updateClock:
 918              	.LVL75:
 919              	.LFB95:
 794:Core/Src/main.c **** 
 795:Core/Src/main.c **** int BCD_updateClock(uint16_t time_in_second)
 796:Core/Src/main.c **** {
 920              		.loc 1 796 1 is_stmt 1 view -0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 0
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 797:Core/Src/main.c **** 
 798:Core/Src/main.c ****   if (time_in_second == 0)
 924              		.loc 1 798 3 view .LVU220
 925              		.loc 1 798 6 is_stmt 0 view .LVU221
 926 0000 0028     		cmp	r0, #0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 65


 927 0002 3AD0     		beq	.L57
 796:Core/Src/main.c **** 
 928              		.loc 1 796 1 view .LVU222
 929 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 930              	.LCFI13:
 931              		.cfi_def_cfa_offset 24
 932              		.cfi_offset 3, -24
 933              		.cfi_offset 4, -20
 934              		.cfi_offset 5, -16
 935              		.cfi_offset 6, -12
 936              		.cfi_offset 7, -8
 937              		.cfi_offset 14, -4
 799:Core/Src/main.c ****   {
 800:Core/Src/main.c ****     return 0;
 801:Core/Src/main.c ****   }
 802:Core/Src/main.c **** 
 803:Core/Src/main.c ****   time_in_second--;
 938              		.loc 1 803 3 is_stmt 1 view .LVU223
 939              		.loc 1 803 17 is_stmt 0 view .LVU224
 940 0006 441E     		subs	r4, r0, #1
 941 0008 A4B2     		uxth	r4, r4
 942              	.LVL76:
 804:Core/Src/main.c **** 
 805:Core/Src/main.c ****   uint8_t seconds = 0;
 943              		.loc 1 805 3 is_stmt 1 view .LVU225
 806:Core/Src/main.c ****   uint8_t diz_seconds = 0;
 944              		.loc 1 806 3 view .LVU226
 807:Core/Src/main.c ****   uint8_t minutes = 0;
 945              		.loc 1 807 3 view .LVU227
 808:Core/Src/main.c ****   uint8_t diz_minutes = 0;
 946              		.loc 1 808 3 view .LVU228
 809:Core/Src/main.c **** 
 810:Core/Src/main.c ****   minutes = time_in_second / 60;
 947              		.loc 1 810 3 view .LVU229
 948              		.loc 1 810 11 is_stmt 0 view .LVU230
 949 000a 1D4E     		ldr	r6, .L64
 950 000c A6FB0436 		umull	r3, r6, r6, r4
 951 0010 7509     		lsrs	r5, r6, #5
 952 0012 C6F34716 		ubfx	r6, r6, #5, #8
 953              	.LVL77:
 811:Core/Src/main.c ****   seconds = time_in_second % 60;
 954              		.loc 1 811 3 is_stmt 1 view .LVU231
 955              		.loc 1 811 11 is_stmt 0 view .LVU232
 956 0016 C5EB0515 		rsb	r5, r5, r5, lsl #4
 957 001a A4EB8505 		sub	r5, r4, r5, lsl #2
 958 001e EDB2     		uxtb	r5, r5
 959              	.LVL78:
 812:Core/Src/main.c **** 
 813:Core/Src/main.c ****   if (seconds >= 10)
 960              		.loc 1 813 3 is_stmt 1 view .LVU233
 961              		.loc 1 813 6 is_stmt 0 view .LVU234
 962 0020 092D     		cmp	r5, #9
 963 0022 0AD9     		bls	.L58
 814:Core/Src/main.c ****   {
 815:Core/Src/main.c ****     diz_seconds = seconds / 10;
 964              		.loc 1 815 5 is_stmt 1 view .LVU235
 965              		.loc 1 815 17 is_stmt 0 view .LVU236
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 66


 966 0024 174F     		ldr	r7, .L64+4
 967 0026 A7FB0537 		umull	r3, r7, r7, r5
 968 002a FB08     		lsrs	r3, r7, #3
 969 002c 1F46     		mov	r7, r3
 970              	.LVL79:
 816:Core/Src/main.c ****     seconds = seconds % 10;
 971              		.loc 1 816 5 is_stmt 1 view .LVU237
 972              		.loc 1 816 13 is_stmt 0 view .LVU238
 973 002e 03EB8303 		add	r3, r3, r3, lsl #2
 974              	.LVL80:
 975              		.loc 1 816 13 view .LVU239
 976 0032 A5EB4303 		sub	r3, r5, r3, lsl #1
 977 0036 DDB2     		uxtb	r5, r3
 978              	.LVL81:
 979              		.loc 1 816 13 view .LVU240
 980 0038 00E0     		b	.L55
 981              	.LVL82:
 982              	.L58:
 806:Core/Src/main.c ****   uint8_t minutes = 0;
 983              		.loc 1 806 11 view .LVU241
 984 003a 0027     		movs	r7, #0
 985              	.LVL83:
 986              	.L55:
 817:Core/Src/main.c ****   }
 818:Core/Src/main.c ****   if (minutes >= 10)
 987              		.loc 1 818 3 is_stmt 1 view .LVU242
 988              		.loc 1 818 6 is_stmt 0 view .LVU243
 989 003c 092E     		cmp	r6, #9
 990 003e 0AD9     		bls	.L59
 819:Core/Src/main.c ****   {
 820:Core/Src/main.c ****     diz_minutes = minutes / 10;
 991              		.loc 1 820 5 is_stmt 1 view .LVU244
 992              		.loc 1 820 17 is_stmt 0 view .LVU245
 993 0040 1049     		ldr	r1, .L64+4
 994 0042 A1FB0631 		umull	r3, r1, r1, r6
 995 0046 CB08     		lsrs	r3, r1, #3
 996 0048 1946     		mov	r1, r3
 997              	.LVL84:
 821:Core/Src/main.c ****     minutes = minutes % 10;
 998              		.loc 1 821 5 is_stmt 1 view .LVU246
 999              		.loc 1 821 13 is_stmt 0 view .LVU247
 1000 004a 03EB8303 		add	r3, r3, r3, lsl #2
 1001              	.LVL85:
 1002              		.loc 1 821 13 view .LVU248
 1003 004e A6EB4303 		sub	r3, r6, r3, lsl #1
 1004 0052 DEB2     		uxtb	r6, r3
 1005              	.LVL86:
 1006              		.loc 1 821 13 view .LVU249
 1007 0054 00E0     		b	.L56
 1008              	.LVL87:
 1009              	.L59:
 808:Core/Src/main.c **** 
 1010              		.loc 1 808 11 view .LVU250
 1011 0056 0021     		movs	r1, #0
 1012              	.LVL88:
 1013              	.L56:
 822:Core/Src/main.c ****   }
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 67


 823:Core/Src/main.c **** 
 824:Core/Src/main.c ****   BCD_SendCommand(0x01, diz_minutes);
 1014              		.loc 1 824 3 is_stmt 1 view .LVU251
 1015 0058 0120     		movs	r0, #1
 1016 005a FFF7FEFF 		bl	BCD_SendCommand
 1017              	.LVL89:
 825:Core/Src/main.c ****   BCD_SendCommand(0x02, minutes);
 1018              		.loc 1 825 3 view .LVU252
 1019 005e 3146     		mov	r1, r6
 1020 0060 0220     		movs	r0, #2
 1021 0062 FFF7FEFF 		bl	BCD_SendCommand
 1022              	.LVL90:
 826:Core/Src/main.c ****   BCD_SendCommand(0x03, diz_seconds);
 1023              		.loc 1 826 3 view .LVU253
 1024 0066 3946     		mov	r1, r7
 1025 0068 0320     		movs	r0, #3
 1026 006a FFF7FEFF 		bl	BCD_SendCommand
 1027              	.LVL91:
 827:Core/Src/main.c ****   BCD_SendCommand(0x04, seconds);
 1028              		.loc 1 827 3 view .LVU254
 1029 006e 2946     		mov	r1, r5
 1030 0070 0420     		movs	r0, #4
 1031 0072 FFF7FEFF 		bl	BCD_SendCommand
 1032              	.LVL92:
 828:Core/Src/main.c **** 
 829:Core/Src/main.c ****   return time_in_second;
 1033              		.loc 1 829 3 view .LVU255
 1034              		.loc 1 829 10 is_stmt 0 view .LVU256
 1035 0076 2046     		mov	r0, r4
 830:Core/Src/main.c **** }
 1036              		.loc 1 830 1 view .LVU257
 1037 0078 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1038              	.LVL93:
 1039              	.L57:
 1040              	.LCFI14:
 1041              		.cfi_def_cfa_offset 0
 1042              		.cfi_restore 3
 1043              		.cfi_restore 4
 1044              		.cfi_restore 5
 1045              		.cfi_restore 6
 1046              		.cfi_restore 7
 1047              		.cfi_restore 14
 800:Core/Src/main.c ****   }
 1048              		.loc 1 800 12 view .LVU258
 1049 007a 0020     		movs	r0, #0
 1050              	.LVL94:
 1051              		.loc 1 830 1 view .LVU259
 1052 007c 7047     		bx	lr
 1053              	.L65:
 1054 007e 00BF     		.align	2
 1055              	.L64:
 1056 0080 89888888 		.word	-2004318071
 1057 0084 CDCCCCCC 		.word	-858993459
 1058              		.cfi_endproc
 1059              	.LFE95:
 1061              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1062              		.align	1
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 68


 1063              		.global	HAL_TIM_PeriodElapsedCallback
 1064              		.syntax unified
 1065              		.thumb
 1066              		.thumb_func
 1068              	HAL_TIM_PeriodElapsedCallback:
 1069              	.LVL95:
 1070              	.LFB90:
 665:Core/Src/main.c ****   if (htim->Instance == TIM2)
 1071              		.loc 1 665 1 is_stmt 1 view -0
 1072              		.cfi_startproc
 1073              		@ args = 0, pretend = 0, frame = 0
 1074              		@ frame_needed = 0, uses_anonymous_args = 0
 666:Core/Src/main.c ****   {
 1075              		.loc 1 666 3 view .LVU261
 666:Core/Src/main.c ****   {
 1076              		.loc 1 666 11 is_stmt 0 view .LVU262
 1077 0000 0368     		ldr	r3, [r0]
 666:Core/Src/main.c ****   {
 1078              		.loc 1 666 6 view .LVU263
 1079 0002 B3F1804F 		cmp	r3, #1073741824
 1080 0006 00D0     		beq	.L72
 1081 0008 7047     		bx	lr
 1082              	.L72:
 665:Core/Src/main.c ****   if (htim->Instance == TIM2)
 1083              		.loc 1 665 1 view .LVU264
 1084 000a 10B5     		push	{r4, lr}
 1085              	.LCFI15:
 1086              		.cfi_def_cfa_offset 8
 1087              		.cfi_offset 4, -8
 1088              		.cfi_offset 14, -4
 668:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1089              		.loc 1 668 5 is_stmt 1 view .LVU265
 1090 000c 114C     		ldr	r4, .L74
 1091 000e 0222     		movs	r2, #2
 1092 0010 2146     		mov	r1, r4
 1093 0012 1148     		ldr	r0, .L74+4
 1094              	.LVL96:
 668:Core/Src/main.c ****     // printf("la data est : [%03x;%03x]\r\n",(unsigned int) adcData[1],(unsigned int)adcData[0]);
 1095              		.loc 1 668 5 is_stmt 0 view .LVU266
 1096 0014 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1097              	.LVL97:
 671:Core/Src/main.c ****     ledUpdate(adcData[1], &htim11, TIM_CHANNEL_1);
 1098              		.loc 1 671 5 is_stmt 1 view .LVU267
 1099 0018 0422     		movs	r2, #4
 1100 001a 1049     		ldr	r1, .L74+8
 1101 001c 2088     		ldrh	r0, [r4]
 1102 001e FFF7FEFF 		bl	ledUpdate
 1103              	.LVL98:
 672:Core/Src/main.c **** 
 1104              		.loc 1 672 5 view .LVU268
 1105 0022 0022     		movs	r2, #0
 1106 0024 0E49     		ldr	r1, .L74+12
 1107 0026 6088     		ldrh	r0, [r4, #2]
 1108 0028 FFF7FEFF 		bl	ledUpdate
 1109              	.LVL99:
 674:Core/Src/main.c **** 
 1110              		.loc 1 674 5 view .LVU269
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 69


 1111 002c FFF7FEFF 		bl	randomGLC
 1112              	.LVL100:
 676:Core/Src/main.c ****     if (flagComptTemps == 200)
 1113              		.loc 1 676 5 view .LVU270
 676:Core/Src/main.c ****     if (flagComptTemps == 200)
 1114              		.loc 1 676 19 is_stmt 0 view .LVU271
 1115 0030 0C4A     		ldr	r2, .L74+16
 1116 0032 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 1117 0034 0133     		adds	r3, r3, #1
 1118 0036 DBB2     		uxtb	r3, r3
 1119 0038 1370     		strb	r3, [r2]
 677:Core/Src/main.c ****     {
 1120              		.loc 1 677 5 is_stmt 1 view .LVU272
 677:Core/Src/main.c ****     {
 1121              		.loc 1 677 8 is_stmt 0 view .LVU273
 1122 003a C82B     		cmp	r3, #200
 1123 003c 00D0     		beq	.L73
 1124              	.L66:
 683:Core/Src/main.c **** 
 1125              		.loc 1 683 1 view .LVU274
 1126 003e 10BD     		pop	{r4, pc}
 1127              	.L73:
 679:Core/Src/main.c ****       flagComptTemps = 0;
 1128              		.loc 1 679 7 is_stmt 1 view .LVU275
 679:Core/Src/main.c ****       flagComptTemps = 0;
 1129              		.loc 1 679 24 is_stmt 0 view .LVU276
 1130 0040 094C     		ldr	r4, .L74+20
 1131 0042 2088     		ldrh	r0, [r4]
 1132 0044 FFF7FEFF 		bl	BCD_updateClock
 1133              	.LVL101:
 679:Core/Src/main.c ****       flagComptTemps = 0;
 1134              		.loc 1 679 22 discriminator 1 view .LVU277
 1135 0048 2080     		strh	r0, [r4]	@ movhi
 680:Core/Src/main.c ****     }
 1136              		.loc 1 680 7 is_stmt 1 view .LVU278
 680:Core/Src/main.c ****     }
 1137              		.loc 1 680 22 is_stmt 0 view .LVU279
 1138 004a 064B     		ldr	r3, .L74+16
 1139 004c 0022     		movs	r2, #0
 1140 004e 1A70     		strb	r2, [r3]
 683:Core/Src/main.c **** 
 1141              		.loc 1 683 1 view .LVU280
 1142 0050 F5E7     		b	.L66
 1143              	.L75:
 1144 0052 00BF     		.align	2
 1145              	.L74:
 1146 0054 00000000 		.word	adcData
 1147 0058 00000000 		.word	hadc
 1148 005c 00000000 		.word	htim9
 1149 0060 00000000 		.word	htim11
 1150 0064 00000000 		.word	flagComptTemps
 1151 0068 00000000 		.word	time_in_second
 1152              		.cfi_endproc
 1153              	.LFE90:
 1155              		.section	.text.BCD_SetDigit,"ax",%progbits
 1156              		.align	1
 1157              		.global	BCD_SetDigit
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 70


 1158              		.syntax unified
 1159              		.thumb
 1160              		.thumb_func
 1162              	BCD_SetDigit:
 1163              	.LVL102:
 1164              	.LFB96:
 831:Core/Src/main.c **** 
 832:Core/Src/main.c **** void BCD_SetDigit(uint8_t digit, uint8_t value)
 833:Core/Src/main.c **** {
 1165              		.loc 1 833 1 is_stmt 1 view -0
 1166              		.cfi_startproc
 1167              		@ args = 0, pretend = 0, frame = 0
 1168              		@ frame_needed = 0, uses_anonymous_args = 0
 834:Core/Src/main.c ****   if ((digit >= 1) && (digit >= 4))
 1169              		.loc 1 834 3 view .LVU282
 1170              		.loc 1 834 6 is_stmt 0 view .LVU283
 1171 0000 0328     		cmp	r0, #3
 1172 0002 00D8     		bhi	.L82
 1173 0004 7047     		bx	lr
 1174              	.L82:
 833:Core/Src/main.c ****   if ((digit >= 1) && (digit >= 4))
 1175              		.loc 1 833 1 view .LVU284
 1176 0006 08B5     		push	{r3, lr}
 1177              	.LCFI16:
 1178              		.cfi_def_cfa_offset 8
 1179              		.cfi_offset 3, -8
 1180              		.cfi_offset 14, -4
 835:Core/Src/main.c ****   {
 836:Core/Src/main.c ****     BCD_SendCommand(digit, value);
 1181              		.loc 1 836 5 is_stmt 1 view .LVU285
 1182 0008 FFF7FEFF 		bl	BCD_SendCommand
 1183              	.LVL103:
 837:Core/Src/main.c ****   }
 838:Core/Src/main.c **** }
 1184              		.loc 1 838 1 is_stmt 0 view .LVU286
 1185 000c 08BD     		pop	{r3, pc}
 1186              		.cfi_endproc
 1187              	.LFE96:
 1189              		.section	.text.secondToClockDisplay,"ax",%progbits
 1190              		.align	1
 1191              		.global	secondToClockDisplay
 1192              		.syntax unified
 1193              		.thumb
 1194              		.thumb_func
 1196              	secondToClockDisplay:
 1197              	.LVL104:
 1198              	.LFB97:
 839:Core/Src/main.c **** // endregion
 840:Core/Src/main.c **** 
 841:Core/Src/main.c **** // Gestion du temps
 842:Core/Src/main.c **** //  region[rgba(180, 100, 0, 0.1)]
 843:Core/Src/main.c **** void secondToClockDisplay(uint16_t time_in_second)
 844:Core/Src/main.c **** {
 1199              		.loc 1 844 1 is_stmt 1 view -0
 1200              		.cfi_startproc
 1201              		@ args = 0, pretend = 0, frame = 0
 1202              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 71


 1203              		@ link register save eliminated.
 845:Core/Src/main.c **** }
 1204              		.loc 1 845 1 view .LVU288
 1205 0000 7047     		bx	lr
 1206              		.cfi_endproc
 1207              	.LFE97:
 1209              		.section	.text.Error_Handler,"ax",%progbits
 1210              		.align	1
 1211              		.global	Error_Handler
 1212              		.syntax unified
 1213              		.thumb
 1214              		.thumb_func
 1216              	Error_Handler:
 1217              	.LFB98:
 846:Core/Src/main.c **** // endregion
 847:Core/Src/main.c **** /* USER CODE END 4 */
 848:Core/Src/main.c **** 
 849:Core/Src/main.c **** /**
 850:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 851:Core/Src/main.c ****  * @retval None
 852:Core/Src/main.c ****  */
 853:Core/Src/main.c **** void Error_Handler(void)
 854:Core/Src/main.c **** {
 1218              		.loc 1 854 1 view -0
 1219              		.cfi_startproc
 1220              		@ Volatile: function does not return.
 1221              		@ args = 0, pretend = 0, frame = 0
 1222              		@ frame_needed = 0, uses_anonymous_args = 0
 1223              		@ link register save eliminated.
 855:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 856:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 857:Core/Src/main.c ****   __disable_irq();
 1224              		.loc 1 857 3 view .LVU290
 1225              	.LBB10:
 1226              	.LBI10:
 1227              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 72


  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 73


  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 74


 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1228              		.loc 3 140 27 view .LVU291
 1229              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1230              		.loc 3 142 3 view .LVU292
 1231              		.syntax unified
 1232              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1233 0000 72B6     		cpsid i
 1234              	@ 0 "" 2
 1235              		.thumb
 1236              		.syntax unified
 1237              	.L85:
 1238              	.LBE11:
 1239              	.LBE10:
 858:Core/Src/main.c ****   while (1)
 1240              		.loc 1 858 3 view .LVU293
 859:Core/Src/main.c ****   {
 860:Core/Src/main.c ****   }
 1241              		.loc 1 860 3 view .LVU294
 858:Core/Src/main.c ****   while (1)
 1242              		.loc 1 858 9 view .LVU295
 1243 0002 FEE7     		b	.L85
 1244              		.cfi_endproc
 1245              	.LFE98:
 1247              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1248              		.align	1
 1249              		.syntax unified
 1250              		.thumb
 1251              		.thumb_func
 1253              	MX_USART2_UART_Init:
 1254              	.LFB85:
 554:Core/Src/main.c **** 
 1255              		.loc 1 554 1 view -0
 1256              		.cfi_startproc
 1257              		@ args = 0, pretend = 0, frame = 0
 1258              		@ frame_needed = 0, uses_anonymous_args = 0
 1259 0000 08B5     		push	{r3, lr}
 1260              	.LCFI17:
 1261              		.cfi_def_cfa_offset 8
 1262              		.cfi_offset 3, -8
 1263              		.cfi_offset 14, -4
 563:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1264              		.loc 1 563 3 view .LVU297
 563:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1265              		.loc 1 563 19 is_stmt 0 view .LVU298
 1266 0002 0A48     		ldr	r0, .L90
 1267 0004 0A4B     		ldr	r3, .L90+4
 1268 0006 0360     		str	r3, [r0]
 564:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1269              		.loc 1 564 3 is_stmt 1 view .LVU299
 564:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1270              		.loc 1 564 24 is_stmt 0 view .LVU300
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 75


 1271 0008 4FF4E133 		mov	r3, #115200
 1272 000c 4360     		str	r3, [r0, #4]
 565:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1273              		.loc 1 565 3 is_stmt 1 view .LVU301
 565:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1274              		.loc 1 565 26 is_stmt 0 view .LVU302
 1275 000e 0023     		movs	r3, #0
 1276 0010 8360     		str	r3, [r0, #8]
 566:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1277              		.loc 1 566 3 is_stmt 1 view .LVU303
 566:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1278              		.loc 1 566 24 is_stmt 0 view .LVU304
 1279 0012 C360     		str	r3, [r0, #12]
 567:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1280              		.loc 1 567 3 is_stmt 1 view .LVU305
 567:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1281              		.loc 1 567 22 is_stmt 0 view .LVU306
 1282 0014 0361     		str	r3, [r0, #16]
 568:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1283              		.loc 1 568 3 is_stmt 1 view .LVU307
 568:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1284              		.loc 1 568 20 is_stmt 0 view .LVU308
 1285 0016 0C22     		movs	r2, #12
 1286 0018 4261     		str	r2, [r0, #20]
 569:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1287              		.loc 1 569 3 is_stmt 1 view .LVU309
 569:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1288              		.loc 1 569 25 is_stmt 0 view .LVU310
 1289 001a 8361     		str	r3, [r0, #24]
 570:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1290              		.loc 1 570 3 is_stmt 1 view .LVU311
 570:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1291              		.loc 1 570 28 is_stmt 0 view .LVU312
 1292 001c C361     		str	r3, [r0, #28]
 571:Core/Src/main.c ****   {
 1293              		.loc 1 571 3 is_stmt 1 view .LVU313
 571:Core/Src/main.c ****   {
 1294              		.loc 1 571 7 is_stmt 0 view .LVU314
 1295 001e FFF7FEFF 		bl	HAL_UART_Init
 1296              	.LVL105:
 571:Core/Src/main.c ****   {
 1297              		.loc 1 571 6 discriminator 1 view .LVU315
 1298 0022 00B9     		cbnz	r0, .L89
 578:Core/Src/main.c **** 
 1299              		.loc 1 578 1 view .LVU316
 1300 0024 08BD     		pop	{r3, pc}
 1301              	.L89:
 573:Core/Src/main.c ****   }
 1302              		.loc 1 573 5 is_stmt 1 view .LVU317
 1303 0026 FFF7FEFF 		bl	Error_Handler
 1304              	.LVL106:
 1305              	.L91:
 1306 002a 00BF     		.align	2
 1307              	.L90:
 1308 002c 00000000 		.word	huart2
 1309 0030 00440040 		.word	1073759232
 1310              		.cfi_endproc
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 76


 1311              	.LFE85:
 1313              		.section	.text.MX_ADC_Init,"ax",%progbits
 1314              		.align	1
 1315              		.syntax unified
 1316              		.thumb
 1317              		.thumb_func
 1319              	MX_ADC_Init:
 1320              	.LFB77:
 208:Core/Src/main.c **** 
 1321              		.loc 1 208 1 view -0
 1322              		.cfi_startproc
 1323              		@ args = 0, pretend = 0, frame = 16
 1324              		@ frame_needed = 0, uses_anonymous_args = 0
 1325 0000 00B5     		push	{lr}
 1326              	.LCFI18:
 1327              		.cfi_def_cfa_offset 4
 1328              		.cfi_offset 14, -4
 1329 0002 85B0     		sub	sp, sp, #20
 1330              	.LCFI19:
 1331              		.cfi_def_cfa_offset 24
 214:Core/Src/main.c **** 
 1332              		.loc 1 214 3 view .LVU319
 214:Core/Src/main.c **** 
 1333              		.loc 1 214 26 is_stmt 0 view .LVU320
 1334 0004 0023     		movs	r3, #0
 1335 0006 0193     		str	r3, [sp, #4]
 1336 0008 0293     		str	r3, [sp, #8]
 1337 000a 0393     		str	r3, [sp, #12]
 222:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1338              		.loc 1 222 3 is_stmt 1 view .LVU321
 222:Core/Src/main.c ****   hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1339              		.loc 1 222 17 is_stmt 0 view .LVU322
 1340 000c 1B48     		ldr	r0, .L100
 1341 000e 1C4A     		ldr	r2, .L100+4
 1342 0010 0260     		str	r2, [r0]
 223:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1343              		.loc 1 223 3 is_stmt 1 view .LVU323
 223:Core/Src/main.c ****   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 1344              		.loc 1 223 28 is_stmt 0 view .LVU324
 1345 0012 4360     		str	r3, [r0, #4]
 224:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1346              		.loc 1 224 3 is_stmt 1 view .LVU325
 224:Core/Src/main.c ****   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1347              		.loc 1 224 24 is_stmt 0 view .LVU326
 1348 0014 8360     		str	r3, [r0, #8]
 225:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1349              		.loc 1 225 3 is_stmt 1 view .LVU327
 225:Core/Src/main.c ****   hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1350              		.loc 1 225 23 is_stmt 0 view .LVU328
 1351 0016 C360     		str	r3, [r0, #12]
 226:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1352              		.loc 1 226 3 is_stmt 1 view .LVU329
 226:Core/Src/main.c ****   hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1353              		.loc 1 226 26 is_stmt 0 view .LVU330
 1354 0018 4FF48072 		mov	r2, #256
 1355 001c 0261     		str	r2, [r0, #16]
 227:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 77


 1356              		.loc 1 227 3 is_stmt 1 view .LVU331
 227:Core/Src/main.c ****   hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 1357              		.loc 1 227 26 is_stmt 0 view .LVU332
 1358 001e 4361     		str	r3, [r0, #20]
 228:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1359              		.loc 1 228 3 is_stmt 1 view .LVU333
 228:Core/Src/main.c ****   hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 1360              		.loc 1 228 30 is_stmt 0 view .LVU334
 1361 0020 8361     		str	r3, [r0, #24]
 229:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1362              		.loc 1 229 3 is_stmt 1 view .LVU335
 229:Core/Src/main.c ****   hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 1363              		.loc 1 229 34 is_stmt 0 view .LVU336
 1364 0022 C361     		str	r3, [r0, #28]
 230:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1365              		.loc 1 230 3 is_stmt 1 view .LVU337
 230:Core/Src/main.c ****   hadc.Init.ContinuousConvMode = DISABLE;
 1366              		.loc 1 230 26 is_stmt 0 view .LVU338
 1367 0024 0362     		str	r3, [r0, #32]
 231:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1368              		.loc 1 231 3 is_stmt 1 view .LVU339
 231:Core/Src/main.c ****   hadc.Init.NbrOfConversion = 2;
 1369              		.loc 1 231 32 is_stmt 0 view .LVU340
 1370 0026 80F82430 		strb	r3, [r0, #36]
 232:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1371              		.loc 1 232 3 is_stmt 1 view .LVU341
 232:Core/Src/main.c ****   hadc.Init.DiscontinuousConvMode = DISABLE;
 1372              		.loc 1 232 29 is_stmt 0 view .LVU342
 1373 002a 0222     		movs	r2, #2
 1374 002c 8262     		str	r2, [r0, #40]
 233:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1375              		.loc 1 233 3 is_stmt 1 view .LVU343
 233:Core/Src/main.c ****   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1376              		.loc 1 233 35 is_stmt 0 view .LVU344
 1377 002e 80F82C30 		strb	r3, [r0, #44]
 234:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1378              		.loc 1 234 3 is_stmt 1 view .LVU345
 234:Core/Src/main.c ****   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1379              		.loc 1 234 30 is_stmt 0 view .LVU346
 1380 0032 1022     		movs	r2, #16
 1381 0034 4263     		str	r2, [r0, #52]
 235:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1382              		.loc 1 235 3 is_stmt 1 view .LVU347
 235:Core/Src/main.c ****   hadc.Init.DMAContinuousRequests = ENABLE;
 1383              		.loc 1 235 34 is_stmt 0 view .LVU348
 1384 0036 8363     		str	r3, [r0, #56]
 236:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1385              		.loc 1 236 3 is_stmt 1 view .LVU349
 236:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc) != HAL_OK)
 1386              		.loc 1 236 35 is_stmt 0 view .LVU350
 1387 0038 0123     		movs	r3, #1
 1388 003a 80F83C30 		strb	r3, [r0, #60]
 237:Core/Src/main.c ****   {
 1389              		.loc 1 237 3 is_stmt 1 view .LVU351
 237:Core/Src/main.c ****   {
 1390              		.loc 1 237 7 is_stmt 0 view .LVU352
 1391 003e FFF7FEFF 		bl	HAL_ADC_Init
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 78


 1392              	.LVL107:
 237:Core/Src/main.c ****   {
 1393              		.loc 1 237 6 discriminator 1 view .LVU353
 1394 0042 A8B9     		cbnz	r0, .L97
 244:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1395              		.loc 1 244 3 is_stmt 1 view .LVU354
 244:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1396              		.loc 1 244 19 is_stmt 0 view .LVU355
 1397 0044 0023     		movs	r3, #0
 1398 0046 0193     		str	r3, [sp, #4]
 245:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1399              		.loc 1 245 3 is_stmt 1 view .LVU356
 245:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 1400              		.loc 1 245 16 is_stmt 0 view .LVU357
 1401 0048 0122     		movs	r2, #1
 1402 004a 0292     		str	r2, [sp, #8]
 246:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1403              		.loc 1 246 3 is_stmt 1 view .LVU358
 246:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1404              		.loc 1 246 24 is_stmt 0 view .LVU359
 1405 004c 0393     		str	r3, [sp, #12]
 247:Core/Src/main.c ****   {
 1406              		.loc 1 247 3 is_stmt 1 view .LVU360
 247:Core/Src/main.c ****   {
 1407              		.loc 1 247 7 is_stmt 0 view .LVU361
 1408 004e 01A9     		add	r1, sp, #4
 1409 0050 0A48     		ldr	r0, .L100
 1410 0052 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1411              	.LVL108:
 247:Core/Src/main.c ****   {
 1412              		.loc 1 247 6 discriminator 1 view .LVU362
 1413 0056 68B9     		cbnz	r0, .L98
 254:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1414              		.loc 1 254 3 is_stmt 1 view .LVU363
 254:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1415              		.loc 1 254 19 is_stmt 0 view .LVU364
 1416 0058 0123     		movs	r3, #1
 1417 005a 0193     		str	r3, [sp, #4]
 255:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1418              		.loc 1 255 3 is_stmt 1 view .LVU365
 255:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 1419              		.loc 1 255 16 is_stmt 0 view .LVU366
 1420 005c 0223     		movs	r3, #2
 1421 005e 0293     		str	r3, [sp, #8]
 256:Core/Src/main.c ****   {
 1422              		.loc 1 256 3 is_stmt 1 view .LVU367
 256:Core/Src/main.c ****   {
 1423              		.loc 1 256 7 is_stmt 0 view .LVU368
 1424 0060 01A9     		add	r1, sp, #4
 1425 0062 0648     		ldr	r0, .L100
 1426 0064 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1427              	.LVL109:
 256:Core/Src/main.c ****   {
 1428              		.loc 1 256 6 discriminator 1 view .LVU369
 1429 0068 30B9     		cbnz	r0, .L99
 263:Core/Src/main.c **** 
 1430              		.loc 1 263 1 view .LVU370
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 79


 1431 006a 05B0     		add	sp, sp, #20
 1432              	.LCFI20:
 1433              		.cfi_remember_state
 1434              		.cfi_def_cfa_offset 4
 1435              		@ sp needed
 1436 006c 5DF804FB 		ldr	pc, [sp], #4
 1437              	.L97:
 1438              	.LCFI21:
 1439              		.cfi_restore_state
 239:Core/Src/main.c ****   }
 1440              		.loc 1 239 5 is_stmt 1 view .LVU371
 1441 0070 FFF7FEFF 		bl	Error_Handler
 1442              	.LVL110:
 1443              	.L98:
 249:Core/Src/main.c ****   }
 1444              		.loc 1 249 5 view .LVU372
 1445 0074 FFF7FEFF 		bl	Error_Handler
 1446              	.LVL111:
 1447              	.L99:
 258:Core/Src/main.c ****   }
 1448              		.loc 1 258 5 view .LVU373
 1449 0078 FFF7FEFF 		bl	Error_Handler
 1450              	.LVL112:
 1451              	.L101:
 1452              		.align	2
 1453              	.L100:
 1454 007c 00000000 		.word	hadc
 1455 0080 00240140 		.word	1073816576
 1456              		.cfi_endproc
 1457              	.LFE77:
 1459              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1460              		.align	1
 1461              		.syntax unified
 1462              		.thumb
 1463              		.thumb_func
 1465              	MX_SPI1_Init:
 1466              	.LFB78:
 271:Core/Src/main.c **** 
 1467              		.loc 1 271 1 view -0
 1468              		.cfi_startproc
 1469              		@ args = 0, pretend = 0, frame = 0
 1470              		@ frame_needed = 0, uses_anonymous_args = 0
 1471 0000 08B5     		push	{r3, lr}
 1472              	.LCFI22:
 1473              		.cfi_def_cfa_offset 8
 1474              		.cfi_offset 3, -8
 1475              		.cfi_offset 14, -4
 281:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1476              		.loc 1 281 3 view .LVU375
 281:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1477              		.loc 1 281 18 is_stmt 0 view .LVU376
 1478 0002 0E48     		ldr	r0, .L106
 1479 0004 0E4B     		ldr	r3, .L106+4
 1480 0006 0360     		str	r3, [r0]
 282:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 1481              		.loc 1 282 3 is_stmt 1 view .LVU377
 282:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 80


 1482              		.loc 1 282 19 is_stmt 0 view .LVU378
 1483 0008 4FF48273 		mov	r3, #260
 1484 000c 4360     		str	r3, [r0, #4]
 283:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1485              		.loc 1 283 3 is_stmt 1 view .LVU379
 283:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1486              		.loc 1 283 24 is_stmt 0 view .LVU380
 1487 000e 4FF40043 		mov	r3, #32768
 1488 0012 8360     		str	r3, [r0, #8]
 284:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1489              		.loc 1 284 3 is_stmt 1 view .LVU381
 284:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1490              		.loc 1 284 23 is_stmt 0 view .LVU382
 1491 0014 0023     		movs	r3, #0
 1492 0016 C360     		str	r3, [r0, #12]
 285:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1493              		.loc 1 285 3 is_stmt 1 view .LVU383
 285:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1494              		.loc 1 285 26 is_stmt 0 view .LVU384
 1495 0018 0361     		str	r3, [r0, #16]
 286:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1496              		.loc 1 286 3 is_stmt 1 view .LVU385
 286:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1497              		.loc 1 286 23 is_stmt 0 view .LVU386
 1498 001a 4361     		str	r3, [r0, #20]
 287:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1499              		.loc 1 287 3 is_stmt 1 view .LVU387
 287:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1500              		.loc 1 287 18 is_stmt 0 view .LVU388
 1501 001c 4FF40072 		mov	r2, #512
 1502 0020 8261     		str	r2, [r0, #24]
 288:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1503              		.loc 1 288 3 is_stmt 1 view .LVU389
 288:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1504              		.loc 1 288 32 is_stmt 0 view .LVU390
 1505 0022 C361     		str	r3, [r0, #28]
 289:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1506              		.loc 1 289 3 is_stmt 1 view .LVU391
 289:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1507              		.loc 1 289 23 is_stmt 0 view .LVU392
 1508 0024 0362     		str	r3, [r0, #32]
 290:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1509              		.loc 1 290 3 is_stmt 1 view .LVU393
 290:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1510              		.loc 1 290 21 is_stmt 0 view .LVU394
 1511 0026 4362     		str	r3, [r0, #36]
 291:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1512              		.loc 1 291 3 is_stmt 1 view .LVU395
 291:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1513              		.loc 1 291 29 is_stmt 0 view .LVU396
 1514 0028 8362     		str	r3, [r0, #40]
 292:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1515              		.loc 1 292 3 is_stmt 1 view .LVU397
 292:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1516              		.loc 1 292 28 is_stmt 0 view .LVU398
 1517 002a 0A23     		movs	r3, #10
 1518 002c C362     		str	r3, [r0, #44]
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 81


 293:Core/Src/main.c ****   {
 1519              		.loc 1 293 3 is_stmt 1 view .LVU399
 293:Core/Src/main.c ****   {
 1520              		.loc 1 293 7 is_stmt 0 view .LVU400
 1521 002e FFF7FEFF 		bl	HAL_SPI_Init
 1522              	.LVL113:
 293:Core/Src/main.c ****   {
 1523              		.loc 1 293 6 discriminator 1 view .LVU401
 1524 0032 00B9     		cbnz	r0, .L105
 300:Core/Src/main.c **** 
 1525              		.loc 1 300 1 view .LVU402
 1526 0034 08BD     		pop	{r3, pc}
 1527              	.L105:
 295:Core/Src/main.c ****   }
 1528              		.loc 1 295 5 is_stmt 1 view .LVU403
 1529 0036 FFF7FEFF 		bl	Error_Handler
 1530              	.LVL114:
 1531              	.L107:
 1532 003a 00BF     		.align	2
 1533              	.L106:
 1534 003c 00000000 		.word	hspi1
 1535 0040 00300140 		.word	1073819648
 1536              		.cfi_endproc
 1537              	.LFE78:
 1539              		.section	.text.MX_TIM10_Init,"ax",%progbits
 1540              		.align	1
 1541              		.syntax unified
 1542              		.thumb
 1543              		.thumb_func
 1545              	MX_TIM10_Init:
 1546              	.LFB82:
 444:Core/Src/main.c **** 
 1547              		.loc 1 444 1 view -0
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 16
 1550              		@ frame_needed = 0, uses_anonymous_args = 0
 1551 0000 00B5     		push	{lr}
 1552              	.LCFI23:
 1553              		.cfi_def_cfa_offset 4
 1554              		.cfi_offset 14, -4
 1555 0002 85B0     		sub	sp, sp, #20
 1556              	.LCFI24:
 1557              		.cfi_def_cfa_offset 24
 450:Core/Src/main.c **** 
 1558              		.loc 1 450 3 view .LVU405
 450:Core/Src/main.c **** 
 1559              		.loc 1 450 26 is_stmt 0 view .LVU406
 1560 0004 0023     		movs	r3, #0
 1561 0006 0093     		str	r3, [sp]
 1562 0008 0193     		str	r3, [sp, #4]
 1563 000a 0293     		str	r3, [sp, #8]
 1564 000c 0393     		str	r3, [sp, #12]
 455:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 1565              		.loc 1 455 3 is_stmt 1 view .LVU407
 455:Core/Src/main.c ****   htim10.Init.Prescaler = 999;
 1566              		.loc 1 455 19 is_stmt 0 view .LVU408
 1567 000e 0F48     		ldr	r0, .L114
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 82


 1568 0010 0F4A     		ldr	r2, .L114+4
 1569 0012 0260     		str	r2, [r0]
 456:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1570              		.loc 1 456 3 is_stmt 1 view .LVU409
 456:Core/Src/main.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1571              		.loc 1 456 25 is_stmt 0 view .LVU410
 1572 0014 40F2E732 		movw	r2, #999
 1573 0018 4260     		str	r2, [r0, #4]
 457:Core/Src/main.c ****   htim10.Init.Period = 31999;
 1574              		.loc 1 457 3 is_stmt 1 view .LVU411
 457:Core/Src/main.c ****   htim10.Init.Period = 31999;
 1575              		.loc 1 457 27 is_stmt 0 view .LVU412
 1576 001a 8360     		str	r3, [r0, #8]
 458:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1577              		.loc 1 458 3 is_stmt 1 view .LVU413
 458:Core/Src/main.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1578              		.loc 1 458 22 is_stmt 0 view .LVU414
 1579 001c 47F6FF42 		movw	r2, #31999
 1580 0020 C260     		str	r2, [r0, #12]
 459:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1581              		.loc 1 459 3 is_stmt 1 view .LVU415
 459:Core/Src/main.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1582              		.loc 1 459 29 is_stmt 0 view .LVU416
 1583 0022 0361     		str	r3, [r0, #16]
 460:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1584              		.loc 1 460 3 is_stmt 1 view .LVU417
 460:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1585              		.loc 1 460 33 is_stmt 0 view .LVU418
 1586 0024 4361     		str	r3, [r0, #20]
 461:Core/Src/main.c ****   {
 1587              		.loc 1 461 3 is_stmt 1 view .LVU419
 461:Core/Src/main.c ****   {
 1588              		.loc 1 461 7 is_stmt 0 view .LVU420
 1589 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1590              	.LVL115:
 461:Core/Src/main.c ****   {
 1591              		.loc 1 461 6 discriminator 1 view .LVU421
 1592 002a 50B9     		cbnz	r0, .L112
 465:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 1593              		.loc 1 465 3 is_stmt 1 view .LVU422
 465:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim10, &sClockSourceConfig) != HAL_OK)
 1594              		.loc 1 465 34 is_stmt 0 view .LVU423
 1595 002c 4FF48053 		mov	r3, #4096
 1596 0030 0093     		str	r3, [sp]
 466:Core/Src/main.c ****   {
 1597              		.loc 1 466 3 is_stmt 1 view .LVU424
 466:Core/Src/main.c ****   {
 1598              		.loc 1 466 7 is_stmt 0 view .LVU425
 1599 0032 6946     		mov	r1, sp
 1600 0034 0548     		ldr	r0, .L114
 1601 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1602              	.LVL116:
 466:Core/Src/main.c ****   {
 1603              		.loc 1 466 6 discriminator 1 view .LVU426
 1604 003a 20B9     		cbnz	r0, .L113
 473:Core/Src/main.c **** 
 1605              		.loc 1 473 1 view .LVU427
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 83


 1606 003c 05B0     		add	sp, sp, #20
 1607              	.LCFI25:
 1608              		.cfi_remember_state
 1609              		.cfi_def_cfa_offset 4
 1610              		@ sp needed
 1611 003e 5DF804FB 		ldr	pc, [sp], #4
 1612              	.L112:
 1613              	.LCFI26:
 1614              		.cfi_restore_state
 463:Core/Src/main.c ****   }
 1615              		.loc 1 463 5 is_stmt 1 view .LVU428
 1616 0042 FFF7FEFF 		bl	Error_Handler
 1617              	.LVL117:
 1618              	.L113:
 468:Core/Src/main.c ****   }
 1619              		.loc 1 468 5 view .LVU429
 1620 0046 FFF7FEFF 		bl	Error_Handler
 1621              	.LVL118:
 1622              	.L115:
 1623 004a 00BF     		.align	2
 1624              	.L114:
 1625 004c 00000000 		.word	htim10
 1626 0050 000C0140 		.word	1073810432
 1627              		.cfi_endproc
 1628              	.LFE82:
 1630              		.section	.text.MX_UART4_Init,"ax",%progbits
 1631              		.align	1
 1632              		.syntax unified
 1633              		.thumb
 1634              		.thumb_func
 1636              	MX_UART4_Init:
 1637              	.LFB84:
 522:Core/Src/main.c **** 
 1638              		.loc 1 522 1 view -0
 1639              		.cfi_startproc
 1640              		@ args = 0, pretend = 0, frame = 0
 1641              		@ frame_needed = 0, uses_anonymous_args = 0
 1642 0000 08B5     		push	{r3, lr}
 1643              	.LCFI27:
 1644              		.cfi_def_cfa_offset 8
 1645              		.cfi_offset 3, -8
 1646              		.cfi_offset 14, -4
 531:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 1647              		.loc 1 531 3 view .LVU431
 531:Core/Src/main.c ****   huart4.Init.BaudRate = 9600;
 1648              		.loc 1 531 19 is_stmt 0 view .LVU432
 1649 0002 0A48     		ldr	r0, .L120
 1650 0004 0A4B     		ldr	r3, .L120+4
 1651 0006 0360     		str	r3, [r0]
 532:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1652              		.loc 1 532 3 is_stmt 1 view .LVU433
 532:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1653              		.loc 1 532 24 is_stmt 0 view .LVU434
 1654 0008 4FF41653 		mov	r3, #9600
 1655 000c 4360     		str	r3, [r0, #4]
 533:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1656              		.loc 1 533 3 is_stmt 1 view .LVU435
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 84


 533:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1657              		.loc 1 533 26 is_stmt 0 view .LVU436
 1658 000e 0023     		movs	r3, #0
 1659 0010 8360     		str	r3, [r0, #8]
 534:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1660              		.loc 1 534 3 is_stmt 1 view .LVU437
 534:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1661              		.loc 1 534 24 is_stmt 0 view .LVU438
 1662 0012 C360     		str	r3, [r0, #12]
 535:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1663              		.loc 1 535 3 is_stmt 1 view .LVU439
 535:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1664              		.loc 1 535 22 is_stmt 0 view .LVU440
 1665 0014 0361     		str	r3, [r0, #16]
 536:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1666              		.loc 1 536 3 is_stmt 1 view .LVU441
 536:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1667              		.loc 1 536 20 is_stmt 0 view .LVU442
 1668 0016 0C22     		movs	r2, #12
 1669 0018 4261     		str	r2, [r0, #20]
 537:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1670              		.loc 1 537 3 is_stmt 1 view .LVU443
 537:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1671              		.loc 1 537 25 is_stmt 0 view .LVU444
 1672 001a 8361     		str	r3, [r0, #24]
 538:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1673              		.loc 1 538 3 is_stmt 1 view .LVU445
 538:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1674              		.loc 1 538 28 is_stmt 0 view .LVU446
 1675 001c C361     		str	r3, [r0, #28]
 539:Core/Src/main.c ****   {
 1676              		.loc 1 539 3 is_stmt 1 view .LVU447
 539:Core/Src/main.c ****   {
 1677              		.loc 1 539 7 is_stmt 0 view .LVU448
 1678 001e FFF7FEFF 		bl	HAL_UART_Init
 1679              	.LVL119:
 539:Core/Src/main.c ****   {
 1680              		.loc 1 539 6 discriminator 1 view .LVU449
 1681 0022 00B9     		cbnz	r0, .L119
 546:Core/Src/main.c **** 
 1682              		.loc 1 546 1 view .LVU450
 1683 0024 08BD     		pop	{r3, pc}
 1684              	.L119:
 541:Core/Src/main.c ****   }
 1685              		.loc 1 541 5 is_stmt 1 view .LVU451
 1686 0026 FFF7FEFF 		bl	Error_Handler
 1687              	.LVL120:
 1688              	.L121:
 1689 002a 00BF     		.align	2
 1690              	.L120:
 1691 002c 00000000 		.word	huart4
 1692 0030 004C0040 		.word	1073761280
 1693              		.cfi_endproc
 1694              	.LFE84:
 1696              		.section	.text.MX_TIM2_Init,"ax",%progbits
 1697              		.align	1
 1698              		.syntax unified
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 85


 1699              		.thumb
 1700              		.thumb_func
 1702              	MX_TIM2_Init:
 1703              	.LFB79:
 308:Core/Src/main.c **** 
 1704              		.loc 1 308 1 view -0
 1705              		.cfi_startproc
 1706              		@ args = 0, pretend = 0, frame = 24
 1707              		@ frame_needed = 0, uses_anonymous_args = 0
 1708 0000 00B5     		push	{lr}
 1709              	.LCFI28:
 1710              		.cfi_def_cfa_offset 4
 1711              		.cfi_offset 14, -4
 1712 0002 87B0     		sub	sp, sp, #28
 1713              	.LCFI29:
 1714              		.cfi_def_cfa_offset 32
 314:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1715              		.loc 1 314 3 view .LVU453
 314:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1716              		.loc 1 314 26 is_stmt 0 view .LVU454
 1717 0004 0023     		movs	r3, #0
 1718 0006 0293     		str	r3, [sp, #8]
 1719 0008 0393     		str	r3, [sp, #12]
 1720 000a 0493     		str	r3, [sp, #16]
 1721 000c 0593     		str	r3, [sp, #20]
 315:Core/Src/main.c **** 
 1722              		.loc 1 315 3 is_stmt 1 view .LVU455
 315:Core/Src/main.c **** 
 1723              		.loc 1 315 27 is_stmt 0 view .LVU456
 1724 000e 0093     		str	r3, [sp]
 1725 0010 0193     		str	r3, [sp, #4]
 320:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 1726              		.loc 1 320 3 is_stmt 1 view .LVU457
 320:Core/Src/main.c ****   htim2.Init.Prescaler = 3199;
 1727              		.loc 1 320 18 is_stmt 0 view .LVU458
 1728 0012 1448     		ldr	r0, .L130
 1729 0014 4FF08042 		mov	r2, #1073741824
 1730 0018 0260     		str	r2, [r0]
 321:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1731              		.loc 1 321 3 is_stmt 1 view .LVU459
 321:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1732              		.loc 1 321 24 is_stmt 0 view .LVU460
 1733 001a 40F67F42 		movw	r2, #3199
 1734 001e 4260     		str	r2, [r0, #4]
 322:Core/Src/main.c ****   htim2.Init.Period = 49;
 1735              		.loc 1 322 3 is_stmt 1 view .LVU461
 322:Core/Src/main.c ****   htim2.Init.Period = 49;
 1736              		.loc 1 322 26 is_stmt 0 view .LVU462
 1737 0020 8360     		str	r3, [r0, #8]
 323:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1738              		.loc 1 323 3 is_stmt 1 view .LVU463
 323:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1739              		.loc 1 323 21 is_stmt 0 view .LVU464
 1740 0022 3122     		movs	r2, #49
 1741 0024 C260     		str	r2, [r0, #12]
 324:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1742              		.loc 1 324 3 is_stmt 1 view .LVU465
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 86


 324:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1743              		.loc 1 324 28 is_stmt 0 view .LVU466
 1744 0026 0361     		str	r3, [r0, #16]
 325:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1745              		.loc 1 325 3 is_stmt 1 view .LVU467
 325:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1746              		.loc 1 325 32 is_stmt 0 view .LVU468
 1747 0028 4361     		str	r3, [r0, #20]
 326:Core/Src/main.c ****   {
 1748              		.loc 1 326 3 is_stmt 1 view .LVU469
 326:Core/Src/main.c ****   {
 1749              		.loc 1 326 7 is_stmt 0 view .LVU470
 1750 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1751              	.LVL121:
 326:Core/Src/main.c ****   {
 1752              		.loc 1 326 6 discriminator 1 view .LVU471
 1753 002e 90B9     		cbnz	r0, .L127
 330:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1754              		.loc 1 330 3 is_stmt 1 view .LVU472
 330:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1755              		.loc 1 330 34 is_stmt 0 view .LVU473
 1756 0030 4FF48053 		mov	r3, #4096
 1757 0034 0293     		str	r3, [sp, #8]
 331:Core/Src/main.c ****   {
 1758              		.loc 1 331 3 is_stmt 1 view .LVU474
 331:Core/Src/main.c ****   {
 1759              		.loc 1 331 7 is_stmt 0 view .LVU475
 1760 0036 02A9     		add	r1, sp, #8
 1761 0038 0A48     		ldr	r0, .L130
 1762 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1763              	.LVL122:
 331:Core/Src/main.c ****   {
 1764              		.loc 1 331 6 discriminator 1 view .LVU476
 1765 003e 60B9     		cbnz	r0, .L128
 335:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1766              		.loc 1 335 3 is_stmt 1 view .LVU477
 335:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1767              		.loc 1 335 37 is_stmt 0 view .LVU478
 1768 0040 0023     		movs	r3, #0
 1769 0042 0093     		str	r3, [sp]
 336:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1770              		.loc 1 336 3 is_stmt 1 view .LVU479
 336:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1771              		.loc 1 336 33 is_stmt 0 view .LVU480
 1772 0044 0193     		str	r3, [sp, #4]
 337:Core/Src/main.c ****   {
 1773              		.loc 1 337 3 is_stmt 1 view .LVU481
 337:Core/Src/main.c ****   {
 1774              		.loc 1 337 7 is_stmt 0 view .LVU482
 1775 0046 6946     		mov	r1, sp
 1776 0048 0648     		ldr	r0, .L130
 1777 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1778              	.LVL123:
 337:Core/Src/main.c ****   {
 1779              		.loc 1 337 6 discriminator 1 view .LVU483
 1780 004e 30B9     		cbnz	r0, .L129
 344:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 87


 1781              		.loc 1 344 1 view .LVU484
 1782 0050 07B0     		add	sp, sp, #28
 1783              	.LCFI30:
 1784              		.cfi_remember_state
 1785              		.cfi_def_cfa_offset 4
 1786              		@ sp needed
 1787 0052 5DF804FB 		ldr	pc, [sp], #4
 1788              	.L127:
 1789              	.LCFI31:
 1790              		.cfi_restore_state
 328:Core/Src/main.c ****   }
 1791              		.loc 1 328 5 is_stmt 1 view .LVU485
 1792 0056 FFF7FEFF 		bl	Error_Handler
 1793              	.LVL124:
 1794              	.L128:
 333:Core/Src/main.c ****   }
 1795              		.loc 1 333 5 view .LVU486
 1796 005a FFF7FEFF 		bl	Error_Handler
 1797              	.LVL125:
 1798              	.L129:
 339:Core/Src/main.c ****   }
 1799              		.loc 1 339 5 view .LVU487
 1800 005e FFF7FEFF 		bl	Error_Handler
 1801              	.LVL126:
 1802              	.L131:
 1803 0062 00BF     		.align	2
 1804              	.L130:
 1805 0064 00000000 		.word	htim2
 1806              		.cfi_endproc
 1807              	.LFE79:
 1809              		.section	.text.MX_TIM9_Init,"ax",%progbits
 1810              		.align	1
 1811              		.syntax unified
 1812              		.thumb
 1813              		.thumb_func
 1815              	MX_TIM9_Init:
 1816              	.LFB81:
 396:Core/Src/main.c **** 
 1817              		.loc 1 396 1 view -0
 1818              		.cfi_startproc
 1819              		@ args = 0, pretend = 0, frame = 24
 1820              		@ frame_needed = 0, uses_anonymous_args = 0
 1821 0000 00B5     		push	{lr}
 1822              	.LCFI32:
 1823              		.cfi_def_cfa_offset 4
 1824              		.cfi_offset 14, -4
 1825 0002 87B0     		sub	sp, sp, #28
 1826              	.LCFI33:
 1827              		.cfi_def_cfa_offset 32
 402:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1828              		.loc 1 402 3 view .LVU489
 402:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1829              		.loc 1 402 27 is_stmt 0 view .LVU490
 1830 0004 0023     		movs	r3, #0
 1831 0006 0493     		str	r3, [sp, #16]
 1832 0008 0593     		str	r3, [sp, #20]
 403:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 88


 1833              		.loc 1 403 3 is_stmt 1 view .LVU491
 403:Core/Src/main.c **** 
 1834              		.loc 1 403 22 is_stmt 0 view .LVU492
 1835 000a 0093     		str	r3, [sp]
 1836 000c 0193     		str	r3, [sp, #4]
 1837 000e 0293     		str	r3, [sp, #8]
 1838 0010 0393     		str	r3, [sp, #12]
 408:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 1839              		.loc 1 408 3 is_stmt 1 view .LVU493
 408:Core/Src/main.c ****   htim9.Init.Prescaler = 0;
 1840              		.loc 1 408 18 is_stmt 0 view .LVU494
 1841 0012 1648     		ldr	r0, .L140
 1842 0014 164A     		ldr	r2, .L140+4
 1843 0016 0260     		str	r2, [r0]
 409:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1844              		.loc 1 409 3 is_stmt 1 view .LVU495
 409:Core/Src/main.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1845              		.loc 1 409 24 is_stmt 0 view .LVU496
 1846 0018 4360     		str	r3, [r0, #4]
 410:Core/Src/main.c ****   htim9.Init.Period = 65535;
 1847              		.loc 1 410 3 is_stmt 1 view .LVU497
 410:Core/Src/main.c ****   htim9.Init.Period = 65535;
 1848              		.loc 1 410 26 is_stmt 0 view .LVU498
 1849 001a 8360     		str	r3, [r0, #8]
 411:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1850              		.loc 1 411 3 is_stmt 1 view .LVU499
 411:Core/Src/main.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1851              		.loc 1 411 21 is_stmt 0 view .LVU500
 1852 001c 4FF6FF72 		movw	r2, #65535
 1853 0020 C260     		str	r2, [r0, #12]
 412:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1854              		.loc 1 412 3 is_stmt 1 view .LVU501
 412:Core/Src/main.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1855              		.loc 1 412 28 is_stmt 0 view .LVU502
 1856 0022 0361     		str	r3, [r0, #16]
 413:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1857              		.loc 1 413 3 is_stmt 1 view .LVU503
 413:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 1858              		.loc 1 413 32 is_stmt 0 view .LVU504
 1859 0024 4361     		str	r3, [r0, #20]
 414:Core/Src/main.c ****   {
 1860              		.loc 1 414 3 is_stmt 1 view .LVU505
 414:Core/Src/main.c ****   {
 1861              		.loc 1 414 7 is_stmt 0 view .LVU506
 1862 0026 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1863              	.LVL127:
 414:Core/Src/main.c ****   {
 1864              		.loc 1 414 6 discriminator 1 view .LVU507
 1865 002a C8B9     		cbnz	r0, .L137
 418:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1866              		.loc 1 418 3 is_stmt 1 view .LVU508
 418:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1867              		.loc 1 418 37 is_stmt 0 view .LVU509
 1868 002c 0023     		movs	r3, #0
 1869 002e 0493     		str	r3, [sp, #16]
 419:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 1870              		.loc 1 419 3 is_stmt 1 view .LVU510
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 89


 419:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 1871              		.loc 1 419 33 is_stmt 0 view .LVU511
 1872 0030 0593     		str	r3, [sp, #20]
 420:Core/Src/main.c ****   {
 1873              		.loc 1 420 3 is_stmt 1 view .LVU512
 420:Core/Src/main.c ****   {
 1874              		.loc 1 420 7 is_stmt 0 view .LVU513
 1875 0032 04A9     		add	r1, sp, #16
 1876 0034 0D48     		ldr	r0, .L140
 1877 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1878              	.LVL128:
 420:Core/Src/main.c ****   {
 1879              		.loc 1 420 6 discriminator 1 view .LVU514
 1880 003a 98B9     		cbnz	r0, .L138
 424:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1881              		.loc 1 424 3 is_stmt 1 view .LVU515
 424:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1882              		.loc 1 424 20 is_stmt 0 view .LVU516
 1883 003c 6023     		movs	r3, #96
 1884 003e 0093     		str	r3, [sp]
 425:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1885              		.loc 1 425 3 is_stmt 1 view .LVU517
 425:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1886              		.loc 1 425 19 is_stmt 0 view .LVU518
 1887 0040 0023     		movs	r3, #0
 1888 0042 0193     		str	r3, [sp, #4]
 426:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1889              		.loc 1 426 3 is_stmt 1 view .LVU519
 426:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1890              		.loc 1 426 24 is_stmt 0 view .LVU520
 1891 0044 0293     		str	r3, [sp, #8]
 427:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1892              		.loc 1 427 3 is_stmt 1 view .LVU521
 427:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1893              		.loc 1 427 24 is_stmt 0 view .LVU522
 1894 0046 0393     		str	r3, [sp, #12]
 428:Core/Src/main.c ****   {
 1895              		.loc 1 428 3 is_stmt 1 view .LVU523
 428:Core/Src/main.c ****   {
 1896              		.loc 1 428 7 is_stmt 0 view .LVU524
 1897 0048 0422     		movs	r2, #4
 1898 004a 6946     		mov	r1, sp
 1899 004c 0748     		ldr	r0, .L140
 1900 004e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1901              	.LVL129:
 428:Core/Src/main.c ****   {
 1902              		.loc 1 428 6 discriminator 1 view .LVU525
 1903 0052 48B9     		cbnz	r0, .L139
 435:Core/Src/main.c **** }
 1904              		.loc 1 435 3 is_stmt 1 view .LVU526
 1905 0054 0548     		ldr	r0, .L140
 1906 0056 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1907              	.LVL130:
 436:Core/Src/main.c **** 
 1908              		.loc 1 436 1 is_stmt 0 view .LVU527
 1909 005a 07B0     		add	sp, sp, #28
 1910              	.LCFI34:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 90


 1911              		.cfi_remember_state
 1912              		.cfi_def_cfa_offset 4
 1913              		@ sp needed
 1914 005c 5DF804FB 		ldr	pc, [sp], #4
 1915              	.L137:
 1916              	.LCFI35:
 1917              		.cfi_restore_state
 416:Core/Src/main.c ****   }
 1918              		.loc 1 416 5 is_stmt 1 view .LVU528
 1919 0060 FFF7FEFF 		bl	Error_Handler
 1920              	.LVL131:
 1921              	.L138:
 422:Core/Src/main.c ****   }
 1922              		.loc 1 422 5 view .LVU529
 1923 0064 FFF7FEFF 		bl	Error_Handler
 1924              	.LVL132:
 1925              	.L139:
 430:Core/Src/main.c ****   }
 1926              		.loc 1 430 5 view .LVU530
 1927 0068 FFF7FEFF 		bl	Error_Handler
 1928              	.LVL133:
 1929              	.L141:
 1930              		.align	2
 1931              	.L140:
 1932 006c 00000000 		.word	htim9
 1933 0070 00080140 		.word	1073809408
 1934              		.cfi_endproc
 1935              	.LFE81:
 1937              		.section	.text.MX_TIM11_Init,"ax",%progbits
 1938              		.align	1
 1939              		.syntax unified
 1940              		.thumb
 1941              		.thumb_func
 1943              	MX_TIM11_Init:
 1944              	.LFB83:
 481:Core/Src/main.c **** 
 1945              		.loc 1 481 1 view -0
 1946              		.cfi_startproc
 1947              		@ args = 0, pretend = 0, frame = 16
 1948              		@ frame_needed = 0, uses_anonymous_args = 0
 1949 0000 00B5     		push	{lr}
 1950              	.LCFI36:
 1951              		.cfi_def_cfa_offset 4
 1952              		.cfi_offset 14, -4
 1953 0002 85B0     		sub	sp, sp, #20
 1954              	.LCFI37:
 1955              		.cfi_def_cfa_offset 24
 487:Core/Src/main.c **** 
 1956              		.loc 1 487 3 view .LVU532
 487:Core/Src/main.c **** 
 1957              		.loc 1 487 22 is_stmt 0 view .LVU533
 1958 0004 0023     		movs	r3, #0
 1959 0006 0093     		str	r3, [sp]
 1960 0008 0193     		str	r3, [sp, #4]
 1961 000a 0293     		str	r3, [sp, #8]
 1962 000c 0393     		str	r3, [sp, #12]
 492:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 91


 1963              		.loc 1 492 3 is_stmt 1 view .LVU534
 492:Core/Src/main.c ****   htim11.Init.Prescaler = 0;
 1964              		.loc 1 492 19 is_stmt 0 view .LVU535
 1965 000e 1148     		ldr	r0, .L148
 1966 0010 114A     		ldr	r2, .L148+4
 1967 0012 0260     		str	r2, [r0]
 493:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 1968              		.loc 1 493 3 is_stmt 1 view .LVU536
 493:Core/Src/main.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 1969              		.loc 1 493 25 is_stmt 0 view .LVU537
 1970 0014 4360     		str	r3, [r0, #4]
 494:Core/Src/main.c ****   htim11.Init.Period = 65535;
 1971              		.loc 1 494 3 is_stmt 1 view .LVU538
 494:Core/Src/main.c ****   htim11.Init.Period = 65535;
 1972              		.loc 1 494 27 is_stmt 0 view .LVU539
 1973 0016 8360     		str	r3, [r0, #8]
 495:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1974              		.loc 1 495 3 is_stmt 1 view .LVU540
 495:Core/Src/main.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1975              		.loc 1 495 22 is_stmt 0 view .LVU541
 1976 0018 4FF6FF72 		movw	r2, #65535
 1977 001c C260     		str	r2, [r0, #12]
 496:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1978              		.loc 1 496 3 is_stmt 1 view .LVU542
 496:Core/Src/main.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1979              		.loc 1 496 29 is_stmt 0 view .LVU543
 1980 001e 0361     		str	r3, [r0, #16]
 497:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 1981              		.loc 1 497 3 is_stmt 1 view .LVU544
 497:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 1982              		.loc 1 497 33 is_stmt 0 view .LVU545
 1983 0020 4361     		str	r3, [r0, #20]
 498:Core/Src/main.c ****   {
 1984              		.loc 1 498 3 is_stmt 1 view .LVU546
 498:Core/Src/main.c ****   {
 1985              		.loc 1 498 7 is_stmt 0 view .LVU547
 1986 0022 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1987              	.LVL134:
 498:Core/Src/main.c ****   {
 1988              		.loc 1 498 6 discriminator 1 view .LVU548
 1989 0026 80B9     		cbnz	r0, .L146
 502:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1990              		.loc 1 502 3 is_stmt 1 view .LVU549
 502:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1991              		.loc 1 502 20 is_stmt 0 view .LVU550
 1992 0028 6023     		movs	r3, #96
 1993 002a 0093     		str	r3, [sp]
 503:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1994              		.loc 1 503 3 is_stmt 1 view .LVU551
 503:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1995              		.loc 1 503 19 is_stmt 0 view .LVU552
 1996 002c 0022     		movs	r2, #0
 1997 002e 0192     		str	r2, [sp, #4]
 504:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1998              		.loc 1 504 3 is_stmt 1 view .LVU553
 504:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1999              		.loc 1 504 24 is_stmt 0 view .LVU554
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 92


 2000 0030 0292     		str	r2, [sp, #8]
 505:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2001              		.loc 1 505 3 is_stmt 1 view .LVU555
 505:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2002              		.loc 1 505 24 is_stmt 0 view .LVU556
 2003 0032 0392     		str	r2, [sp, #12]
 506:Core/Src/main.c ****   {
 2004              		.loc 1 506 3 is_stmt 1 view .LVU557
 506:Core/Src/main.c ****   {
 2005              		.loc 1 506 7 is_stmt 0 view .LVU558
 2006 0034 6946     		mov	r1, sp
 2007 0036 0748     		ldr	r0, .L148
 2008 0038 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2009              	.LVL135:
 506:Core/Src/main.c ****   {
 2010              		.loc 1 506 6 discriminator 1 view .LVU559
 2011 003c 38B9     		cbnz	r0, .L147
 513:Core/Src/main.c **** }
 2012              		.loc 1 513 3 is_stmt 1 view .LVU560
 2013 003e 0548     		ldr	r0, .L148
 2014 0040 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2015              	.LVL136:
 514:Core/Src/main.c **** 
 2016              		.loc 1 514 1 is_stmt 0 view .LVU561
 2017 0044 05B0     		add	sp, sp, #20
 2018              	.LCFI38:
 2019              		.cfi_remember_state
 2020              		.cfi_def_cfa_offset 4
 2021              		@ sp needed
 2022 0046 5DF804FB 		ldr	pc, [sp], #4
 2023              	.L146:
 2024              	.LCFI39:
 2025              		.cfi_restore_state
 500:Core/Src/main.c ****   }
 2026              		.loc 1 500 5 is_stmt 1 view .LVU562
 2027 004a FFF7FEFF 		bl	Error_Handler
 2028              	.LVL137:
 2029              	.L147:
 508:Core/Src/main.c ****   }
 2030              		.loc 1 508 5 view .LVU563
 2031 004e FFF7FEFF 		bl	Error_Handler
 2032              	.LVL138:
 2033              	.L149:
 2034 0052 00BF     		.align	2
 2035              	.L148:
 2036 0054 00000000 		.word	htim11
 2037 0058 00100140 		.word	1073811456
 2038              		.cfi_endproc
 2039              	.LFE83:
 2041              		.section	.text.MX_TIM3_Init,"ax",%progbits
 2042              		.align	1
 2043              		.syntax unified
 2044              		.thumb
 2045              		.thumb_func
 2047              	MX_TIM3_Init:
 2048              	.LFB80:
 352:Core/Src/main.c **** 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 93


 2049              		.loc 1 352 1 view -0
 2050              		.cfi_startproc
 2051              		@ args = 0, pretend = 0, frame = 24
 2052              		@ frame_needed = 0, uses_anonymous_args = 0
 2053 0000 00B5     		push	{lr}
 2054              	.LCFI40:
 2055              		.cfi_def_cfa_offset 4
 2056              		.cfi_offset 14, -4
 2057 0002 87B0     		sub	sp, sp, #28
 2058              	.LCFI41:
 2059              		.cfi_def_cfa_offset 32
 358:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2060              		.loc 1 358 3 view .LVU565
 358:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2061              		.loc 1 358 26 is_stmt 0 view .LVU566
 2062 0004 0023     		movs	r3, #0
 2063 0006 0293     		str	r3, [sp, #8]
 2064 0008 0393     		str	r3, [sp, #12]
 2065 000a 0493     		str	r3, [sp, #16]
 2066 000c 0593     		str	r3, [sp, #20]
 359:Core/Src/main.c **** 
 2067              		.loc 1 359 3 is_stmt 1 view .LVU567
 359:Core/Src/main.c **** 
 2068              		.loc 1 359 27 is_stmt 0 view .LVU568
 2069 000e 0093     		str	r3, [sp]
 2070 0010 0193     		str	r3, [sp, #4]
 364:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2071              		.loc 1 364 3 is_stmt 1 view .LVU569
 364:Core/Src/main.c ****   htim3.Init.Prescaler = 499;
 2072              		.loc 1 364 18 is_stmt 0 view .LVU570
 2073 0012 1448     		ldr	r0, .L158
 2074 0014 144A     		ldr	r2, .L158+4
 2075 0016 0260     		str	r2, [r0]
 365:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2076              		.loc 1 365 3 is_stmt 1 view .LVU571
 365:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2077              		.loc 1 365 24 is_stmt 0 view .LVU572
 2078 0018 40F2F312 		movw	r2, #499
 2079 001c 4260     		str	r2, [r0, #4]
 366:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2080              		.loc 1 366 3 is_stmt 1 view .LVU573
 366:Core/Src/main.c ****   htim3.Init.Period = 15999;
 2081              		.loc 1 366 26 is_stmt 0 view .LVU574
 2082 001e 8360     		str	r3, [r0, #8]
 367:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2083              		.loc 1 367 3 is_stmt 1 view .LVU575
 367:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2084              		.loc 1 367 21 is_stmt 0 view .LVU576
 2085 0020 43F67F62 		movw	r2, #15999
 2086 0024 C260     		str	r2, [r0, #12]
 368:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2087              		.loc 1 368 3 is_stmt 1 view .LVU577
 368:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2088              		.loc 1 368 28 is_stmt 0 view .LVU578
 2089 0026 0361     		str	r3, [r0, #16]
 369:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2090              		.loc 1 369 3 is_stmt 1 view .LVU579
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 94


 369:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 2091              		.loc 1 369 32 is_stmt 0 view .LVU580
 2092 0028 4361     		str	r3, [r0, #20]
 370:Core/Src/main.c ****   {
 2093              		.loc 1 370 3 is_stmt 1 view .LVU581
 370:Core/Src/main.c ****   {
 2094              		.loc 1 370 7 is_stmt 0 view .LVU582
 2095 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 2096              	.LVL139:
 370:Core/Src/main.c ****   {
 2097              		.loc 1 370 6 discriminator 1 view .LVU583
 2098 002e 90B9     		cbnz	r0, .L155
 374:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2099              		.loc 1 374 3 is_stmt 1 view .LVU584
 374:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 2100              		.loc 1 374 34 is_stmt 0 view .LVU585
 2101 0030 4FF48053 		mov	r3, #4096
 2102 0034 0293     		str	r3, [sp, #8]
 375:Core/Src/main.c ****   {
 2103              		.loc 1 375 3 is_stmt 1 view .LVU586
 375:Core/Src/main.c ****   {
 2104              		.loc 1 375 7 is_stmt 0 view .LVU587
 2105 0036 02A9     		add	r1, sp, #8
 2106 0038 0A48     		ldr	r0, .L158
 2107 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 2108              	.LVL140:
 375:Core/Src/main.c ****   {
 2109              		.loc 1 375 6 discriminator 1 view .LVU588
 2110 003e 60B9     		cbnz	r0, .L156
 379:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2111              		.loc 1 379 3 is_stmt 1 view .LVU589
 379:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2112              		.loc 1 379 37 is_stmt 0 view .LVU590
 2113 0040 0023     		movs	r3, #0
 2114 0042 0093     		str	r3, [sp]
 380:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2115              		.loc 1 380 3 is_stmt 1 view .LVU591
 380:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2116              		.loc 1 380 33 is_stmt 0 view .LVU592
 2117 0044 0193     		str	r3, [sp, #4]
 381:Core/Src/main.c ****   {
 2118              		.loc 1 381 3 is_stmt 1 view .LVU593
 381:Core/Src/main.c ****   {
 2119              		.loc 1 381 7 is_stmt 0 view .LVU594
 2120 0046 6946     		mov	r1, sp
 2121 0048 0648     		ldr	r0, .L158
 2122 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2123              	.LVL141:
 381:Core/Src/main.c ****   {
 2124              		.loc 1 381 6 discriminator 1 view .LVU595
 2125 004e 30B9     		cbnz	r0, .L157
 388:Core/Src/main.c **** 
 2126              		.loc 1 388 1 view .LVU596
 2127 0050 07B0     		add	sp, sp, #28
 2128              	.LCFI42:
 2129              		.cfi_remember_state
 2130              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 95


 2131              		@ sp needed
 2132 0052 5DF804FB 		ldr	pc, [sp], #4
 2133              	.L155:
 2134              	.LCFI43:
 2135              		.cfi_restore_state
 372:Core/Src/main.c ****   }
 2136              		.loc 1 372 5 is_stmt 1 view .LVU597
 2137 0056 FFF7FEFF 		bl	Error_Handler
 2138              	.LVL142:
 2139              	.L156:
 377:Core/Src/main.c ****   }
 2140              		.loc 1 377 5 view .LVU598
 2141 005a FFF7FEFF 		bl	Error_Handler
 2142              	.LVL143:
 2143              	.L157:
 383:Core/Src/main.c ****   }
 2144              		.loc 1 383 5 view .LVU599
 2145 005e FFF7FEFF 		bl	Error_Handler
 2146              	.LVL144:
 2147              	.L159:
 2148 0062 00BF     		.align	2
 2149              	.L158:
 2150 0064 00000000 		.word	htim3
 2151 0068 00040040 		.word	1073742848
 2152              		.cfi_endproc
 2153              	.LFE80:
 2155              		.section	.text.SystemClock_Config,"ax",%progbits
 2156              		.align	1
 2157              		.global	SystemClock_Config
 2158              		.syntax unified
 2159              		.thumb
 2160              		.thumb_func
 2162              	SystemClock_Config:
 2163              	.LFB76:
 165:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2164              		.loc 1 165 1 view -0
 2165              		.cfi_startproc
 2166              		@ args = 0, pretend = 0, frame = 72
 2167              		@ frame_needed = 0, uses_anonymous_args = 0
 2168 0000 00B5     		push	{lr}
 2169              	.LCFI44:
 2170              		.cfi_def_cfa_offset 4
 2171              		.cfi_offset 14, -4
 2172 0002 93B0     		sub	sp, sp, #76
 2173              	.LCFI45:
 2174              		.cfi_def_cfa_offset 80
 166:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2175              		.loc 1 166 3 view .LVU601
 166:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2176              		.loc 1 166 22 is_stmt 0 view .LVU602
 2177 0004 3422     		movs	r2, #52
 2178 0006 0021     		movs	r1, #0
 2179 0008 05A8     		add	r0, sp, #20
 2180 000a FFF7FEFF 		bl	memset
 2181              	.LVL145:
 167:Core/Src/main.c **** 
 2182              		.loc 1 167 3 is_stmt 1 view .LVU603
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 96


 167:Core/Src/main.c **** 
 2183              		.loc 1 167 22 is_stmt 0 view .LVU604
 2184 000e 0023     		movs	r3, #0
 2185 0010 0093     		str	r3, [sp]
 2186 0012 0193     		str	r3, [sp, #4]
 2187 0014 0293     		str	r3, [sp, #8]
 2188 0016 0393     		str	r3, [sp, #12]
 2189 0018 0493     		str	r3, [sp, #16]
 171:Core/Src/main.c **** 
 2190              		.loc 1 171 3 is_stmt 1 view .LVU605
 2191 001a 1649     		ldr	r1, .L166
 2192 001c 0A68     		ldr	r2, [r1]
 2193 001e 22F4C052 		bic	r2, r2, #6144
 2194 0022 42F40062 		orr	r2, r2, #2048
 2195 0026 0A60     		str	r2, [r1]
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2196              		.loc 1 176 3 view .LVU606
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2197              		.loc 1 176 36 is_stmt 0 view .LVU607
 2198 0028 0222     		movs	r2, #2
 2199 002a 0592     		str	r2, [sp, #20]
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2200              		.loc 1 177 3 is_stmt 1 view .LVU608
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2201              		.loc 1 177 30 is_stmt 0 view .LVU609
 2202 002c 0121     		movs	r1, #1
 2203 002e 0891     		str	r1, [sp, #32]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2204              		.loc 1 178 3 is_stmt 1 view .LVU610
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2205              		.loc 1 178 41 is_stmt 0 view .LVU611
 2206 0030 1021     		movs	r1, #16
 2207 0032 0991     		str	r1, [sp, #36]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2208              		.loc 1 179 3 is_stmt 1 view .LVU612
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2209              		.loc 1 179 34 is_stmt 0 view .LVU613
 2210 0034 0E92     		str	r2, [sp, #56]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2211              		.loc 1 180 3 is_stmt 1 view .LVU614
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 2212              		.loc 1 180 35 is_stmt 0 view .LVU615
 2213 0036 0F93     		str	r3, [sp, #60]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2214              		.loc 1 181 3 is_stmt 1 view .LVU616
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 2215              		.loc 1 181 32 is_stmt 0 view .LVU617
 2216 0038 4FF40023 		mov	r3, #524288
 2217 003c 1093     		str	r3, [sp, #64]
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2218              		.loc 1 182 3 is_stmt 1 view .LVU618
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2219              		.loc 1 182 32 is_stmt 0 view .LVU619
 2220 003e 4FF40003 		mov	r3, #8388608
 2221 0042 1193     		str	r3, [sp, #68]
 183:Core/Src/main.c ****   {
 2222              		.loc 1 183 3 is_stmt 1 view .LVU620
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 97


 183:Core/Src/main.c ****   {
 2223              		.loc 1 183 7 is_stmt 0 view .LVU621
 2224 0044 05A8     		add	r0, sp, #20
 2225 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2226              	.LVL146:
 183:Core/Src/main.c ****   {
 2227              		.loc 1 183 6 discriminator 1 view .LVU622
 2228 004a 78B9     		cbnz	r0, .L164
 190:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2229              		.loc 1 190 3 is_stmt 1 view .LVU623
 190:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 2230              		.loc 1 190 31 is_stmt 0 view .LVU624
 2231 004c 0F23     		movs	r3, #15
 2232 004e 0093     		str	r3, [sp]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2233              		.loc 1 191 3 is_stmt 1 view .LVU625
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2234              		.loc 1 191 34 is_stmt 0 view .LVU626
 2235 0050 0323     		movs	r3, #3
 2236 0052 0193     		str	r3, [sp, #4]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2237              		.loc 1 192 3 is_stmt 1 view .LVU627
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2238              		.loc 1 192 35 is_stmt 0 view .LVU628
 2239 0054 0023     		movs	r3, #0
 2240 0056 0293     		str	r3, [sp, #8]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2241              		.loc 1 193 3 is_stmt 1 view .LVU629
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2242              		.loc 1 193 36 is_stmt 0 view .LVU630
 2243 0058 0393     		str	r3, [sp, #12]
 194:Core/Src/main.c **** 
 2244              		.loc 1 194 3 is_stmt 1 view .LVU631
 194:Core/Src/main.c **** 
 2245              		.loc 1 194 36 is_stmt 0 view .LVU632
 2246 005a 0493     		str	r3, [sp, #16]
 196:Core/Src/main.c ****   {
 2247              		.loc 1 196 3 is_stmt 1 view .LVU633
 196:Core/Src/main.c ****   {
 2248              		.loc 1 196 7 is_stmt 0 view .LVU634
 2249 005c 0121     		movs	r1, #1
 2250 005e 6846     		mov	r0, sp
 2251 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2252              	.LVL147:
 196:Core/Src/main.c ****   {
 2253              		.loc 1 196 6 discriminator 1 view .LVU635
 2254 0064 20B9     		cbnz	r0, .L165
 200:Core/Src/main.c **** 
 2255              		.loc 1 200 1 view .LVU636
 2256 0066 13B0     		add	sp, sp, #76
 2257              	.LCFI46:
 2258              		.cfi_remember_state
 2259              		.cfi_def_cfa_offset 4
 2260              		@ sp needed
 2261 0068 5DF804FB 		ldr	pc, [sp], #4
 2262              	.L164:
 2263              	.LCFI47:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 98


 2264              		.cfi_restore_state
 185:Core/Src/main.c ****   }
 2265              		.loc 1 185 5 is_stmt 1 view .LVU637
 2266 006c FFF7FEFF 		bl	Error_Handler
 2267              	.LVL148:
 2268              	.L165:
 198:Core/Src/main.c ****   }
 2269              		.loc 1 198 5 view .LVU638
 2270 0070 FFF7FEFF 		bl	Error_Handler
 2271              	.LVL149:
 2272              	.L167:
 2273              		.align	2
 2274              	.L166:
 2275 0074 00700040 		.word	1073770496
 2276              		.cfi_endproc
 2277              	.LFE76:
 2279              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 2280              		.align	2
 2281              	.LC4:
 2282 0000 53746172 		.ascii	"Starting\015\000"
 2282      74696E67 
 2282      0D00
 2283              		.section	.text.main,"ax",%progbits
 2284              		.align	1
 2285              		.global	main
 2286              		.syntax unified
 2287              		.thumb
 2288              		.thumb_func
 2290              	main:
 2291              	.LFB75:
 107:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2292              		.loc 1 107 1 view -0
 2293              		.cfi_startproc
 2294              		@ Volatile: function does not return.
 2295              		@ args = 0, pretend = 0, frame = 0
 2296              		@ frame_needed = 0, uses_anonymous_args = 0
 2297 0000 08B5     		push	{r3, lr}
 2298              	.LCFI48:
 2299              		.cfi_def_cfa_offset 8
 2300              		.cfi_offset 3, -8
 2301              		.cfi_offset 14, -4
 115:Core/Src/main.c **** 
 2302              		.loc 1 115 3 view .LVU640
 2303 0002 FFF7FEFF 		bl	HAL_Init
 2304              	.LVL150:
 122:Core/Src/main.c **** 
 2305              		.loc 1 122 3 view .LVU641
 2306 0006 FFF7FEFF 		bl	SystemClock_Config
 2307              	.LVL151:
 129:Core/Src/main.c ****   MX_DMA_Init();
 2308              		.loc 1 129 3 view .LVU642
 2309 000a FFF7FEFF 		bl	MX_GPIO_Init
 2310              	.LVL152:
 130:Core/Src/main.c ****   MX_USART2_UART_Init();
 2311              		.loc 1 130 3 view .LVU643
 2312 000e FFF7FEFF 		bl	MX_DMA_Init
 2313              	.LVL153:
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 99


 131:Core/Src/main.c ****   MX_ADC_Init();
 2314              		.loc 1 131 3 view .LVU644
 2315 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 2316              	.LVL154:
 132:Core/Src/main.c ****   MX_SPI1_Init();
 2317              		.loc 1 132 3 view .LVU645
 2318 0016 FFF7FEFF 		bl	MX_ADC_Init
 2319              	.LVL155:
 133:Core/Src/main.c ****   MX_TIM10_Init();
 2320              		.loc 1 133 3 view .LVU646
 2321 001a FFF7FEFF 		bl	MX_SPI1_Init
 2322              	.LVL156:
 134:Core/Src/main.c ****   MX_UART4_Init();
 2323              		.loc 1 134 3 view .LVU647
 2324 001e FFF7FEFF 		bl	MX_TIM10_Init
 2325              	.LVL157:
 135:Core/Src/main.c ****   MX_TIM2_Init();
 2326              		.loc 1 135 3 view .LVU648
 2327 0022 FFF7FEFF 		bl	MX_UART4_Init
 2328              	.LVL158:
 136:Core/Src/main.c ****   MX_TIM9_Init();
 2329              		.loc 1 136 3 view .LVU649
 2330 0026 FFF7FEFF 		bl	MX_TIM2_Init
 2331              	.LVL159:
 137:Core/Src/main.c ****   MX_TIM11_Init();
 2332              		.loc 1 137 3 view .LVU650
 2333 002a FFF7FEFF 		bl	MX_TIM9_Init
 2334              	.LVL160:
 138:Core/Src/main.c ****   MX_TIM3_Init();
 2335              		.loc 1 138 3 view .LVU651
 2336 002e FFF7FEFF 		bl	MX_TIM11_Init
 2337              	.LVL161:
 139:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2338              		.loc 1 139 3 view .LVU652
 2339 0032 FFF7FEFF 		bl	MX_TIM3_Init
 2340              	.LVL162:
 141:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 2341              		.loc 1 141 3 view .LVU653
 2342 0036 0948     		ldr	r0, .L171
 2343 0038 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 2344              	.LVL163:
 142:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 2345              		.loc 1 142 3 view .LVU654
 2346 003c 0021     		movs	r1, #0
 2347 003e 0848     		ldr	r0, .L171+4
 2348 0040 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2349              	.LVL164:
 143:Core/Src/main.c ****   printf("Starting\r\n");
 2350              		.loc 1 143 3 view .LVU655
 2351 0044 0421     		movs	r1, #4
 2352 0046 0748     		ldr	r0, .L171+8
 2353 0048 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 2354              	.LVL165:
 144:Core/Src/main.c **** 
 2355              		.loc 1 144 3 view .LVU656
 2356 004c 0648     		ldr	r0, .L171+12
 2357 004e FFF7FEFF 		bl	puts
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 100


 2358              	.LVL166:
 146:Core/Src/main.c ****   /* USER CODE END 2 */
 2359              		.loc 1 146 3 view .LVU657
 2360 0052 064B     		ldr	r3, .L171+16
 2361 0054 1888     		ldrh	r0, [r3]
 2362 0056 FFF7FEFF 		bl	BCD_Init
 2363              	.LVL167:
 2364              	.L169:
 151:Core/Src/main.c ****   {
 2365              		.loc 1 151 3 view .LVU658
 156:Core/Src/main.c ****   /* USER CODE END 3 */
 2366              		.loc 1 156 3 view .LVU659
 151:Core/Src/main.c ****   {
 2367              		.loc 1 151 9 view .LVU660
 2368 005a FEE7     		b	.L169
 2369              	.L172:
 2370              		.align	2
 2371              	.L171:
 2372 005c 00000000 		.word	htim2
 2373 0060 00000000 		.word	htim11
 2374 0064 00000000 		.word	htim9
 2375 0068 00000000 		.word	.LC4
 2376 006c 00000000 		.word	time_in_second
 2377              		.cfi_endproc
 2378              	.LFE75:
 2380              		.global	flagComptTemps
 2381              		.section	.bss.flagComptTemps,"aw",%nobits
 2384              	flagComptTemps:
 2385 0000 00       		.space	1
 2386              		.global	time_in_second
 2387              		.section	.data.time_in_second,"aw"
 2388              		.align	1
 2391              	time_in_second:
 2392 0000 3C00     		.short	60
 2393              		.global	second
 2394              		.section	.bss.second,"aw",%nobits
 2397              	second:
 2398 0000 00       		.space	1
 2399              		.global	seedInitialized
 2400              		.section	.bss.seedInitialized,"aw",%nobits
 2403              	seedInitialized:
 2404 0000 00       		.space	1
 2405              		.global	seed
 2406              		.section	.bss.seed,"aw",%nobits
 2407              		.align	2
 2410              	seed:
 2411 0000 00000000 		.space	4
 2412              		.global	buttonElapsed
 2413              		.section	.bss.buttonElapsed,"aw",%nobits
 2414              		.align	2
 2417              	buttonElapsed:
 2418 0000 00000000 		.space	16
 2418      00000000 
 2418      00000000 
 2418      00000000 
 2419              		.global	adcData
 2420              		.section	.bss.adcData,"aw",%nobits
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 101


 2421              		.align	2
 2424              	adcData:
 2425 0000 00000000 		.space	4
 2426              		.global	huart2
 2427              		.section	.bss.huart2,"aw",%nobits
 2428              		.align	2
 2431              	huart2:
 2432 0000 00000000 		.space	72
 2432      00000000 
 2432      00000000 
 2432      00000000 
 2432      00000000 
 2433              		.global	huart4
 2434              		.section	.bss.huart4,"aw",%nobits
 2435              		.align	2
 2438              	huart4:
 2439 0000 00000000 		.space	72
 2439      00000000 
 2439      00000000 
 2439      00000000 
 2439      00000000 
 2440              		.global	htim11
 2441              		.section	.bss.htim11,"aw",%nobits
 2442              		.align	2
 2445              	htim11:
 2446 0000 00000000 		.space	64
 2446      00000000 
 2446      00000000 
 2446      00000000 
 2446      00000000 
 2447              		.global	htim10
 2448              		.section	.bss.htim10,"aw",%nobits
 2449              		.align	2
 2452              	htim10:
 2453 0000 00000000 		.space	64
 2453      00000000 
 2453      00000000 
 2453      00000000 
 2453      00000000 
 2454              		.global	htim9
 2455              		.section	.bss.htim9,"aw",%nobits
 2456              		.align	2
 2459              	htim9:
 2460 0000 00000000 		.space	64
 2460      00000000 
 2460      00000000 
 2460      00000000 
 2460      00000000 
 2461              		.global	htim3
 2462              		.section	.bss.htim3,"aw",%nobits
 2463              		.align	2
 2466              	htim3:
 2467 0000 00000000 		.space	64
 2467      00000000 
 2467      00000000 
 2467      00000000 
 2467      00000000 
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 102


 2468              		.global	htim2
 2469              		.section	.bss.htim2,"aw",%nobits
 2470              		.align	2
 2473              	htim2:
 2474 0000 00000000 		.space	64
 2474      00000000 
 2474      00000000 
 2474      00000000 
 2474      00000000 
 2475              		.global	hspi1
 2476              		.section	.bss.hspi1,"aw",%nobits
 2477              		.align	2
 2480              	hspi1:
 2481 0000 00000000 		.space	88
 2481      00000000 
 2481      00000000 
 2481      00000000 
 2481      00000000 
 2482              		.global	hdma_adc
 2483              		.section	.bss.hdma_adc,"aw",%nobits
 2484              		.align	2
 2487              	hdma_adc:
 2488 0000 00000000 		.space	68
 2488      00000000 
 2488      00000000 
 2488      00000000 
 2488      00000000 
 2489              		.global	hadc
 2490              		.section	.bss.hadc,"aw",%nobits
 2491              		.align	2
 2494              	hadc:
 2495 0000 00000000 		.space	84
 2495      00000000 
 2495      00000000 
 2495      00000000 
 2495      00000000 
 2496              		.text
 2497              	.Letext0:
 2498              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 2499              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 2500              		.file 6 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 2501              		.file 7 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h"
 2502              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 2503              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
 2504              		.file 10 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 2505              		.file 11 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_dma.h"
 2506              		.file 12 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_adc.h"
 2507              		.file 13 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_spi.h"
 2508              		.file 14 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim.h"
 2509              		.file 15 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_uart.h"
 2510              		.file 16 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
 2511              		.file 17 "Core/Inc/main.h"
 2512              		.file 18 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_tim_ex.h"
 2513              		.file 19 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_cortex.h"
 2514              		.file 20 "<built-in>"
 2515              		.file 21 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/m
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 103


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:19     .text.ITM_SendChar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:24     .text.ITM_SendChar:00000000 ITM_SendChar
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:77     .text.MX_GPIO_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:82     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:253    .text.MX_GPIO_Init:000000cc $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:260    .text.MX_DMA_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:265    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:313    .text.MX_DMA_Init:00000030 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:318    .text.__io_putchar:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:324    .text.__io_putchar:00000000 __io_putchar
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:350    .text.randomGLC:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:356    .text.randomGLC:00000000 randomGLC
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:388    .text.randomGLC:00000020 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2410   .bss.seed:00000000 seed
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:400    .text.ledUpdate:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:406    .text.ledUpdate:00000000 ledUpdate
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:492    .text.ledUpdate:00000060 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:503    .rodata.HAL_GPIO_EXTI_Callback.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:516    .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:522    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:656    .text.HAL_GPIO_EXTI_Callback:0000009c $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2417   .bss.buttonElapsed:00000000 buttonElapsed
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:665    .text.BCD_SendCommand:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:671    .text.BCD_SendCommand:00000000 BCD_SendCommand
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:724    .text.BCD_SendCommand:00000038 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2480   .bss.hspi1:00000000 hspi1
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:730    .text.BCD_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:736    .text.BCD_Init:00000000 BCD_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:905    .text.BCD_Init:000000b8 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:911    .text.BCD_updateClock:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:917    .text.BCD_updateClock:00000000 BCD_updateClock
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1056   .text.BCD_updateClock:00000080 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1062   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1068   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1146   .text.HAL_TIM_PeriodElapsedCallback:00000054 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2424   .bss.adcData:00000000 adcData
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2494   .bss.hadc:00000000 hadc
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2459   .bss.htim9:00000000 htim9
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2445   .bss.htim11:00000000 htim11
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2384   .bss.flagComptTemps:00000000 flagComptTemps
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2391   .data.time_in_second:00000000 time_in_second
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1156   .text.BCD_SetDigit:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1162   .text.BCD_SetDigit:00000000 BCD_SetDigit
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1190   .text.secondToClockDisplay:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1196   .text.secondToClockDisplay:00000000 secondToClockDisplay
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1210   .text.Error_Handler:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1216   .text.Error_Handler:00000000 Error_Handler
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1248   .text.MX_USART2_UART_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1253   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1308   .text.MX_USART2_UART_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2431   .bss.huart2:00000000 huart2
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1314   .text.MX_ADC_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1319   .text.MX_ADC_Init:00000000 MX_ADC_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1454   .text.MX_ADC_Init:0000007c $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1460   .text.MX_SPI1_Init:00000000 $t
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 104


C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1465   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1534   .text.MX_SPI1_Init:0000003c $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1540   .text.MX_TIM10_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1545   .text.MX_TIM10_Init:00000000 MX_TIM10_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1625   .text.MX_TIM10_Init:0000004c $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2452   .bss.htim10:00000000 htim10
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1631   .text.MX_UART4_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1636   .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1691   .text.MX_UART4_Init:0000002c $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2438   .bss.huart4:00000000 huart4
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1697   .text.MX_TIM2_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1702   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1805   .text.MX_TIM2_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2473   .bss.htim2:00000000 htim2
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1810   .text.MX_TIM9_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1815   .text.MX_TIM9_Init:00000000 MX_TIM9_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1932   .text.MX_TIM9_Init:0000006c $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1938   .text.MX_TIM11_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:1943   .text.MX_TIM11_Init:00000000 MX_TIM11_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2036   .text.MX_TIM11_Init:00000054 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2042   .text.MX_TIM3_Init:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2047   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2150   .text.MX_TIM3_Init:00000064 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2466   .bss.htim3:00000000 htim3
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2156   .text.SystemClock_Config:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2162   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2275   .text.SystemClock_Config:00000074 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2280   .rodata.main.str1.4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2284   .text.main:00000000 $t
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2290   .text.main:00000000 main
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2372   .text.main:0000005c $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2385   .bss.flagComptTemps:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2388   .data.time_in_second:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2397   .bss.second:00000000 second
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2398   .bss.second:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2403   .bss.seedInitialized:00000000 seedInitialized
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2404   .bss.seedInitialized:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2407   .bss.seed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2414   .bss.buttonElapsed:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2421   .bss.adcData:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2428   .bss.huart2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2435   .bss.huart4:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2442   .bss.htim11:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2449   .bss.htim10:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2456   .bss.htim9:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2463   .bss.htim3:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2470   .bss.htim2:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2477   .bss.hspi1:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2487   .bss.hdma_adc:00000000 hdma_adc
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2484   .bss.hdma_adc:00000000 $d
C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s:2491   .bss.hadc:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\cedri\AppData\Local\Temp\ccLVkW1S.s 			page 105


__aeabi_ui2d
__aeabi_ddiv
__aeabi_dmul
__aeabi_d2uiz
sin
HAL_GetTick
puts
HAL_SPI_Transmit
HAL_Delay
HAL_ADC_Start_DMA
HAL_UART_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
HAL_TIM_PWM_Start
