###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 17:00:16 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][7] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.484
- Setup                         0.131
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.933
- Arrival Time                 10.073
= Slack Time                   -5.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.140 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.917 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.682 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.435 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.219 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -4.092 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -4.009 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.876 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.640 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.160 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -3.042 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.775 | 
     | tx_core/dma_reg_tx/U2048                           | D ^ -> Y v   | OAI22X1 | 0.962 | 1.342 |   9.257 |    4.117 | 
     | tx_core/dma_reg_tx/U2049                           | B v -> Y ^   | NOR2X1  | 0.189 | 0.197 |   9.455 |    4.315 | 
     | tx_core/dma_reg_tx/U2057                           | B ^ -> Y v   | AOI22X1 | 0.526 | 0.364 |   9.819 |    4.678 | 
     | tx_core/axi_master/U875                            | B v -> Y ^   | OAI22X1 | 0.200 | 0.254 |  10.073 |    4.933 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][7 | D ^          | DFFSR   | 0.200 | 0.000 |  10.073 |    4.933 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.140 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.364 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.574 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.807 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    6.064 | 
     | tx_core/axi_master/U248                            | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.332 | 
     | tx_core/axi_master/n204__L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.618 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][7 | CLK ^        | DFFSR   | 0.221 | 0.006 |   1.484 |    6.624 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][6] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.485
- Setup                         0.131
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.933
- Arrival Time                 10.046
= Slack Time                   -5.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.113 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.889 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.654 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.407 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.191 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -4.064 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.981 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.849 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.612 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.133 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -3.014 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.803 | 
     | tx_core/dma_reg_tx/U2033                           | D ^ -> Y v   | OAI22X1 | 0.987 | 1.394 |   9.309 |    4.197 | 
     | tx_core/dma_reg_tx/U2034                           | B v -> Y ^   | NOR2X1  | 0.185 | 0.191 |   9.500 |    4.388 | 
     | tx_core/dma_reg_tx/U2042                           | B ^ -> Y v   | AOI22X1 | 0.454 | 0.337 |   9.837 |    4.725 | 
     | tx_core/axi_master/U877                            | B v -> Y ^   | OAI22X1 | 0.199 | 0.209 |  10.046 |    4.933 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][6 | D ^          | DFFSR   | 0.199 | 0.000 |  10.046 |    4.933 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.113 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.336 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.547 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.779 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    6.036 | 
     | tx_core/axi_master/U248                            | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.304 | 
     | tx_core/axi_master/n204__L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.591 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][6 | CLK ^        | DFFSR   | 0.221 | 0.006 |   1.484 |    6.597 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][5] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.483
- Setup                         0.116
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.948
- Arrival Time                 10.005
= Slack Time                   -5.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.058 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.834 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.599 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.353 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.136 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -4.009 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.926 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.794 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.557 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.078 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.959 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.858 | 
     | tx_core/dma_reg_tx/U2025                           | D ^ -> Y v   | OAI22X1 | 0.964 | 1.359 |   9.274 |    4.217 | 
     | tx_core/dma_reg_tx/U2026                           | B v -> Y ^   | NOR2X1  | 0.203 | 0.216 |   9.490 |    4.433 | 
     | tx_core/dma_reg_tx/U2027                           | D ^ -> Y v   | AOI22X1 | 0.481 | 0.327 |   9.817 |    4.759 | 
     | tx_core/axi_master/U894                            | B v -> Y ^   | MUX2X1  | 0.126 | 0.188 |  10.005 |    4.947 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][5 | D ^          | DFFSR   | 0.126 | 0.000 |  10.005 |    4.948 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.058 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.281 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.492 | 
     | FECTS_clks_clk___L3_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.724 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    5.981 | 
     | tx_core/axi_master/U248                            | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.249 | 
     | tx_core/axi_master/n204__L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.536 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][5 | CLK ^        | DFFSR   | 0.221 | 0.005 |   1.483 |    6.541 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][7] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.550
- Setup                         0.126
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.004
- Arrival Time                 10.037
= Slack Time                   -5.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.810 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.575 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.328 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.112 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.985 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.902 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.770 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.533 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.054 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.935 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.882 | 
     | tx_core/dma_reg_tx/U2048                           | D ^ -> Y v   | OAI22X1 | 0.962 | 1.342 |   9.257 |    4.224 | 
     | tx_core/dma_reg_tx/U2049                           | B v -> Y ^   | NOR2X1  | 0.189 | 0.197 |   9.455 |    4.421 | 
     | tx_core/dma_reg_tx/U2057                           | B ^ -> Y v   | AOI22X1 | 0.526 | 0.364 |   9.819 |    4.785 | 
     | tx_core/axi_master/U857                            | D v -> Y ^   | OAI22X1 | 0.197 | 0.218 |  10.037 |    5.003 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][7 | D ^          | DFFSR   | 0.197 | 0.000 |  10.037 |    5.004 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.033 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.257 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.546 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.781 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.936 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.119 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.348 | 
     | tx_core/axi_master/n206__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.222 |   1.536 |    6.570 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][7 | CLK ^        | DFFSR   | 0.139 | 0.014 |   1.550 |    6.583 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][3] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.523
- Setup                         0.125
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.978
- Arrival Time                  9.999
= Slack Time                   -5.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.021 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.797 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.563 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.316 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.100 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.973 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.890 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.757 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.521 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.041 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.922 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.894 | 
     | tx_core/dma_reg_tx/U1988                           | D ^ -> Y v   | OAI22X1 | 0.950 | 1.310 |   9.226 |    4.205 | 
     | tx_core/dma_reg_tx/U1989                           | B v -> Y ^   | NOR2X1  | 0.181 | 0.187 |   9.412 |    4.391 | 
     | tx_core/dma_reg_tx/U1997                           | B ^ -> Y v   | AOI22X1 | 0.500 | 0.361 |   9.774 |    4.753 | 
     | tx_core/axi_master/U883                            | B v -> Y ^   | OAI22X1 | 0.193 | 0.225 |   9.998 |    4.977 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][3 | D ^          | DFFSR   | 0.193 | 0.000 |   9.999 |    4.978 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.021 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |    5.244 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |    5.479 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.233 |   0.691 |    5.712 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2   | 0.181 | 0.238 |   0.929 |    5.950 | 
     | tx_core/axi_master/n208__L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.232 |   1.161 |    6.182 | 
     | tx_core/axi_master/n208__L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.151 |   1.313 |    6.333 | 
     | tx_core/axi_master/n208__L3_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.202 |   1.515 |    6.536 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][3 | CLK ^        | DFFSR   | 0.136 | 0.008 |   1.523 |    6.544 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][6] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.546
- Setup                         0.126
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.000
- Arrival Time                 10.011
= Slack Time                   -5.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.011 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.788 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.553 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.306 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.090 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.963 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.880 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.747 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.511 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.031 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.913 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.904 | 
     | tx_core/dma_reg_tx/U2033                           | D ^ -> Y v   | OAI22X1 | 0.987 | 1.394 |   9.309 |    4.298 | 
     | tx_core/dma_reg_tx/U2034                           | B v -> Y ^   | NOR2X1  | 0.185 | 0.191 |   9.500 |    4.489 | 
     | tx_core/dma_reg_tx/U2042                           | B ^ -> Y v   | AOI22X1 | 0.454 | 0.337 |   9.837 |    4.826 | 
     | tx_core/axi_master/U859                            | D v -> Y ^   | OAI22X1 | 0.194 | 0.174 |  10.011 |    5.000 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][6 | D ^          | DFFSR   | 0.194 | 0.000 |  10.011 |    5.000 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.011 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.235 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.524 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.759 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.914 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.096 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.325 | 
     | tx_core/axi_master/n206__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.222 |   1.536 |    6.548 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][6 | CLK ^        | DFFSR   | 0.139 | 0.009 |   1.546 |    6.557 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[25] /CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[25] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.483
- Setup                         0.109
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.954
- Arrival Time                  9.964
= Slack Time                   -5.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -5.010 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.787 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.552 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.305 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.089 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.962 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.879 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.747 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.510 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -3.090 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.996 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.902 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    2.825 | 
     | tx_core/dma_reg_tx/U3236             | D ^ -> Y v   | OAI22X1 | 0.977 | 1.359 |   9.194 |    4.184 | 
     | tx_core/dma_reg_tx/U3243             | B v -> Y ^   | NOR2X1  | 0.212 | 0.226 |   9.420 |    4.410 | 
     | tx_core/dma_reg_tx/U3318             | A ^ -> Y v   | AOI22X1 | 0.182 | 0.181 |   9.601 |    4.591 | 
     | tx_core/dma_reg_tx/U3591             | A v -> Y ^   | INVX2   | 0.142 | 0.158 |   9.759 |    4.749 | 
     | tx_core/axi_master/U760              | A ^ -> Y v   | INVX2   | 0.103 | 0.113 |   9.872 |    4.862 | 
     | tx_core/axi_master/U1170             | B v -> Y ^   | MUX2X1  | 0.094 | 0.092 |   9.964 |    4.954 | 
     | tx_core/axi_master/\haddr0_d_reg[25] | D ^          | DFFSR   | 0.094 | 0.000 |   9.964 |    4.954 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    5.010 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.234 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.444 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.677 | 
     | FECTS_clks_clk___L4_I1               | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    5.934 | 
     | tx_core/axi_master/U248              | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.202 | 
     | tx_core/axi_master/n204__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.489 | 
     | tx_core/axi_master/\haddr0_d_reg[25] | CLK ^        | DFFSR   | 0.221 | 0.005 |   1.483 |    6.494 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr0_d_reg[last_
bvalid][7] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.570
- Setup                         0.116
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.034
- Arrival Time                 10.015
= Slack Time                   -4.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.981 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.758 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.523 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.276 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.060 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.933 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.850 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.718 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.481 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.001 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.883 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.934 | 
     | tx_core/dma_reg_tx/U2048                           | D ^ -> Y v   | OAI22X1 | 0.962 | 1.342 |   9.257 |    4.276 | 
     | tx_core/dma_reg_tx/U2049                           | B v -> Y ^   | NOR2X1  | 0.189 | 0.197 |   9.455 |    4.473 | 
     | tx_core/dma_reg_tx/U2057                           | B ^ -> Y v   | AOI22X1 | 0.526 | 0.364 |   9.819 |    4.837 | 
     | tx_core/axi_master/U1086                           | B v -> Y ^   | MUX2X1  | 0.132 | 0.196 |  10.015 |    5.033 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][7 | D ^          | DFFSR   | 0.132 | 0.000 |  10.015 |    5.034 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.981 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.205 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.494 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.729 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.884 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.067 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.281 | 
     | tx_core/axi_master/n205__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.537 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][7 | CLK ^        | DFFSR   | 0.205 | 0.015 |   1.570 |    6.551 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][4] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.557
- Setup                         0.113
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.025
- Arrival Time                 10.005
= Slack Time                   -4.980
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.980 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.757 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.522 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.275 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.059 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.932 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.849 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.716 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.480 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -3.000 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.882 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.935 | 
     | tx_core/dma_reg_tx/U2010                           | D ^ -> Y v   | OAI22X1 | 0.977 | 1.353 |   9.268 |    4.288 | 
     | tx_core/dma_reg_tx/U2011                           | B v -> Y ^   | NOR2X1  | 0.207 | 0.220 |   9.489 |    4.508 | 
     | tx_core/dma_reg_tx/U2012                           | D ^ -> Y v   | AOI22X1 | 0.482 | 0.341 |   9.830 |    4.850 | 
     | tx_core/axi_master/U898                            | B v -> Y ^   | MUX2X1  | 0.123 | 0.175 |  10.005 |    5.025 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][4 | D ^          | DFFSR   | 0.123 | 0.000 |  10.005 |    5.025 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.980 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.204 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.493 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.728 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.883 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.065 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.280 | 
     | tx_core/axi_master/n205__L1_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.532 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][4 | CLK ^        | DFFSR   | 0.175 | 0.005 |   1.557 |    6.538 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][4] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.559
- Setup                         0.111
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.027
- Arrival Time                 10.003
= Slack Time                   -4.976
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.976 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.752 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.517 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.270 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.054 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.927 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.844 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.712 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.475 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.996 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.877 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.940 | 
     | tx_core/dma_reg_tx/U2010                           | D ^ -> Y v   | OAI22X1 | 0.977 | 1.353 |   9.268 |    4.293 | 
     | tx_core/dma_reg_tx/U2011                           | B v -> Y ^   | NOR2X1  | 0.207 | 0.220 |   9.489 |    4.513 | 
     | tx_core/dma_reg_tx/U2012                           | D ^ -> Y v   | AOI22X1 | 0.482 | 0.341 |   9.830 |    4.854 | 
     | tx_core/axi_master/U683                            | B v -> Y ^   | MUX2X1  | 0.121 | 0.173 |  10.003 |    5.027 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][4 | D ^          | DFFSR   | 0.121 | 0.000 |  10.003 |    5.027 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.976 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.199 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.488 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.723 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.878 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.061 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.290 | 
     | tx_core/axi_master/n206__L1_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.229 |   1.544 |    6.519 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][4 | CLK ^        | DFFSR   | 0.154 | 0.015 |   1.559 |    6.534 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][5] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.559
- Setup                         0.111
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.027
- Arrival Time                  9.999
= Slack Time                   -4.971
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.971 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.748 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.513 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.266 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.050 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.923 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.840 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.708 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.471 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.991 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.873 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.944 | 
     | tx_core/dma_reg_tx/U2025                           | D ^ -> Y v   | OAI22X1 | 0.964 | 1.359 |   9.274 |    4.303 | 
     | tx_core/dma_reg_tx/U2026                           | B v -> Y ^   | NOR2X1  | 0.203 | 0.216 |   9.490 |    4.519 | 
     | tx_core/dma_reg_tx/U2027                           | D ^ -> Y v   | AOI22X1 | 0.481 | 0.327 |   9.817 |    4.846 | 
     | tx_core/axi_master/U678                            | B v -> Y ^   | MUX2X1  | 0.120 | 0.181 |   9.999 |    5.027 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][5 | D ^          | DFFSR   | 0.120 | 0.000 |   9.999 |    5.027 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.971 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.195 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.484 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.719 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.874 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.057 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.286 | 
     | tx_core/axi_master/n206__L1_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.229 |   1.544 |    6.515 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][5 | CLK ^        | DFFSR   | 0.154 | 0.015 |   1.558 |    6.530 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr0_d_reg[last_
bvalid][5] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.562
- Setup                         0.114
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.028
- Arrival Time                  9.995
= Slack Time                   -4.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.967 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.743 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.509 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.262 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.046 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.919 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.836 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.703 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.467 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.987 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.868 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.948 | 
     | tx_core/dma_reg_tx/U2025                           | D ^ -> Y v   | OAI22X1 | 0.964 | 1.359 |   9.274 |    4.307 | 
     | tx_core/dma_reg_tx/U2026                           | B v -> Y ^   | NOR2X1  | 0.203 | 0.216 |   9.490 |    4.523 | 
     | tx_core/dma_reg_tx/U2027                           | D ^ -> Y v   | AOI22X1 | 0.481 | 0.327 |   9.817 |    4.850 | 
     | tx_core/axi_master/U1095                           | B v -> Y ^   | MUX2X1  | 0.124 | 0.177 |   9.995 |    5.028 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][5 | D ^          | DFFSR   | 0.124 | 0.000 |   9.995 |    5.028 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.967 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.190 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.480 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.714 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.870 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.052 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.267 | 
     | tx_core/axi_master/n205__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.522 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][5 | CLK ^        | DFFSR   | 0.201 | 0.007 |   1.562 |    6.529 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr0_d_reg[last_
bvalid][6] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.570
- Setup                         0.114
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.036
- Arrival Time                  9.995
= Slack Time                   -4.959
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.959 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.735 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.501 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.254 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.038 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.911 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.828 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.695 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.459 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.979 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.860 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.956 | 
     | tx_core/dma_reg_tx/U2033                           | D ^ -> Y v   | OAI22X1 | 0.987 | 1.394 |   9.309 |    4.350 | 
     | tx_core/dma_reg_tx/U2034                           | B v -> Y ^   | NOR2X1  | 0.185 | 0.191 |   9.500 |    4.541 | 
     | tx_core/dma_reg_tx/U2042                           | B ^ -> Y v   | AOI22X1 | 0.454 | 0.337 |   9.837 |    4.878 | 
     | tx_core/axi_master/U1091                           | B v -> Y ^   | MUX2X1  | 0.122 | 0.157 |   9.994 |    5.035 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][6 | D ^          | DFFSR   | 0.122 | 0.000 |   9.995 |    5.036 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.959 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.182 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.472 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.706 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.862 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.044 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.259 | 
     | tx_core/axi_master/n205__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.514 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][6 | CLK ^        | DFFSR   | 0.204 | 0.014 |   1.570 |    6.529 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr0_d_reg[last_
bvalid][4] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.570
- Setup                         0.114
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.036
- Arrival Time                  9.994
= Slack Time                   -4.958
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.958 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.734 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.499 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.253 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.036 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.910 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.826 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.694 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.457 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.978 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.859 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.958 | 
     | tx_core/dma_reg_tx/U2010                           | D ^ -> Y v   | OAI22X1 | 0.977 | 1.353 |   9.268 |    4.310 | 
     | tx_core/dma_reg_tx/U2011                           | B v -> Y ^   | NOR2X1  | 0.207 | 0.220 |   9.489 |    4.531 | 
     | tx_core/dma_reg_tx/U2012                           | D ^ -> Y v   | AOI22X1 | 0.482 | 0.341 |   9.830 |    4.872 | 
     | tx_core/axi_master/U1098                           | B v -> Y ^   | MUX2X1  | 0.122 | 0.164 |   9.994 |    5.036 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][4 | D ^          | DFFSR   | 0.122 | 0.000 |   9.994 |    5.036 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.958 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.181 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.470 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.705 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.861 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.043 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.258 | 
     | tx_core/axi_master/n205__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.513 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][4 | CLK ^        | DFFSR   | 0.205 | 0.015 |   1.570 |    6.528 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][3] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.550
- Setup                         0.125
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.005
- Arrival Time                  9.962
= Slack Time                   -4.957
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.957 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.733 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.498 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.252 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.035 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.909 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.825 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.693 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.457 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.977 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.858 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    2.958 | 
     | tx_core/dma_reg_tx/U1988                           | D ^ -> Y v   | OAI22X1 | 0.950 | 1.310 |   9.226 |    4.269 | 
     | tx_core/dma_reg_tx/U1989                           | B v -> Y ^   | NOR2X1  | 0.181 | 0.187 |   9.412 |    4.456 | 
     | tx_core/dma_reg_tx/U1997                           | B ^ -> Y v   | AOI22X1 | 0.500 | 0.361 |   9.774 |    4.817 | 
     | tx_core/axi_master/U865                            | D v -> Y ^   | OAI22X1 | 0.190 | 0.188 |   9.962 |    5.005 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][3 | D ^          | DFFSR   | 0.190 | 0.000 |   9.962 |    5.005 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.957 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.180 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.469 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.704 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.860 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.042 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.271 | 
     | tx_core/axi_master/n206__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.222 |   1.536 |    6.493 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][3 | CLK ^        | DFFSR   | 0.139 | 0.014 |   1.550 |    6.507 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr2_d_reg[25] /
CLK 
Endpoint:   tx_core/axi_master/\haddr2_d_reg[25] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.555
- Setup                         0.106
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.028
- Arrival Time                  9.962
= Slack Time                   -4.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.933 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.710 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.475 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.228 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.012 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.885 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.802 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.670 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.433 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -3.013 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.919 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.825 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    2.902 | 
     | tx_core/dma_reg_tx/U3236             | D ^ -> Y v   | OAI22X1 | 0.977 | 1.359 |   9.194 |    4.261 | 
     | tx_core/dma_reg_tx/U3243             | B v -> Y ^   | NOR2X1  | 0.212 | 0.226 |   9.420 |    4.487 | 
     | tx_core/dma_reg_tx/U3318             | A ^ -> Y v   | AOI22X1 | 0.182 | 0.181 |   9.601 |    4.667 | 
     | tx_core/dma_reg_tx/U3591             | A v -> Y ^   | INVX2   | 0.142 | 0.158 |   9.759 |    4.826 | 
     | tx_core/axi_master/U760              | A ^ -> Y v   | INVX2   | 0.103 | 0.113 |   9.872 |    4.939 | 
     | tx_core/axi_master/U762              | B v -> Y ^   | MUX2X1  | 0.091 | 0.089 |   9.961 |    5.028 | 
     | tx_core/axi_master/\haddr2_d_reg[25] | D ^          | DFFSR   | 0.091 | 0.000 |   9.962 |    5.028 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.933 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.157 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.446 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.681 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.836 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    6.019 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.233 | 
     | tx_core/axi_master/n205__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.485 | 
     | tx_core/axi_master/\haddr2_d_reg[25] | CLK ^        | DFFSR   | 0.175 | 0.002 |   1.555 |    6.488 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[26] /
CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[26] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.484
- Setup                         0.109
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.955
- Arrival Time                  9.880
= Slack Time                   -4.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.924 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.701 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.466 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.219 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -4.003 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.876 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.793 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.661 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.424 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -3.004 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.911 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.817 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    2.911 | 
     | tx_core/dma_reg_tx/U3320             | D ^ -> Y v   | OAI22X1 | 0.940 | 1.328 |   9.163 |    4.239 | 
     | tx_core/dma_reg_tx/U3321             | B v -> Y ^   | NOR2X1  | 0.180 | 0.187 |   9.350 |    4.426 | 
     | tx_core/dma_reg_tx/U3333             | A ^ -> Y v   | AOI22X1 | 0.183 | 0.179 |   9.529 |    4.604 | 
     | tx_core/dma_reg_tx/U3593             | A v -> Y ^   | INVX2   | 0.145 | 0.160 |   9.689 |    4.765 | 
     | tx_core/axi_master/U748              | A ^ -> Y v   | INVX2   | 0.093 | 0.104 |   9.793 |    4.869 | 
     | tx_core/axi_master/U1162             | B v -> Y ^   | MUX2X1  | 0.092 | 0.086 |   9.880 |    4.955 | 
     | tx_core/axi_master/\haddr0_d_reg[26] | D ^          | DFFSR   | 0.092 | 0.000 |   9.880 |    4.955 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.924 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.148 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.359 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.591 | 
     | FECTS_clks_clk___L4_I1               | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    5.848 | 
     | tx_core/axi_master/U248              | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.116 | 
     | tx_core/axi_master/n204__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.403 | 
     | tx_core/axi_master/\haddr0_d_reg[26] | CLK ^        | DFFSR   | 0.221 | 0.006 |   1.484 |    6.408 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[27] /
CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[27] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.484
- Setup                         0.108
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.956
- Arrival Time                  9.869
= Slack Time                   -4.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.914 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.690 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.455 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.209 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.992 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.866 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.782 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.650 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.414 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.934 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.815 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.001 | 
     | tx_core/dma_reg_tx/U3339             | D ^ -> Y v   | OAI22X1 | 0.955 | 1.232 |   9.148 |    4.234 | 
     | tx_core/dma_reg_tx/U3340             | B v -> Y ^   | NOR2X1  | 0.187 | 0.195 |   9.342 |    4.429 | 
     | tx_core/dma_reg_tx/U3348             | B ^ -> Y v   | AOI22X1 | 0.180 | 0.188 |   9.531 |    4.617 | 
     | tx_core/dma_reg_tx/U3595             | A v -> Y ^   | INVX2   | 0.131 | 0.150 |   9.681 |    4.767 | 
     | tx_core/axi_master/U751              | A ^ -> Y v   | INVX2   | 0.095 | 0.103 |   9.784 |    4.870 | 
     | tx_core/axi_master/U1164             | B v -> Y ^   | MUX2X1  | 0.090 | 0.085 |   9.869 |    4.955 | 
     | tx_core/axi_master/\haddr0_d_reg[27] | D ^          | DFFSR   | 0.090 | 0.000 |   9.869 |    4.956 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.914 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.137 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.348 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.581 | 
     | FECTS_clks_clk___L4_I1               | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    5.838 | 
     | tx_core/axi_master/U248              | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.105 | 
     | tx_core/axi_master/n204__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.392 | 
     | tx_core/axi_master/\haddr0_d_reg[27] | CLK ^        | DFFSR   | 0.221 | 0.005 |   1.484 |    6.398 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr0_d_reg[last_
bvalid][3] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.570
- Setup                         0.115
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.035
- Arrival Time                  9.947
= Slack Time                   -4.912
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.912 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.689 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.454 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.207 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.991 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.864 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.781 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.649 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.412 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]                   | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.932 | 
     | tx_core/dma_reg_tx/U3411                           | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.814 | 
     | tx_core/dma_reg_tx/U1822                           | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.003 | 
     | tx_core/dma_reg_tx/U1988                           | D ^ -> Y v   | OAI22X1 | 0.950 | 1.310 |   9.226 |    4.313 | 
     | tx_core/dma_reg_tx/U1989                           | B v -> Y ^   | NOR2X1  | 0.181 | 0.187 |   9.412 |    4.500 | 
     | tx_core/dma_reg_tx/U1997                           | B ^ -> Y v   | AOI22X1 | 0.500 | 0.361 |   9.774 |    4.861 | 
     | tx_core/axi_master/U1103                           | B v -> Y ^   | MUX2X1  | 0.124 | 0.174 |   9.947 |    5.035 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][3 | D ^          | DFFSR   | 0.124 | 0.000 |   9.947 |    5.035 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.912 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.136 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.425 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.660 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.815 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.998 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.212 | 
     | tx_core/axi_master/n205__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.467 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][3 | CLK ^        | DFFSR   | 0.204 | 0.015 |   1.570 |    6.482 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr1_d_reg[25] /
CLK 
Endpoint:   tx_core/axi_master/\haddr1_d_reg[25] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.588
- Setup                         0.105
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.064
- Arrival Time                  9.962
= Slack Time                   -4.899
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.899 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.675 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.440 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.194 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.977 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.851 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.767 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.635 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.399 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.979 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.885 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.791 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    2.937 | 
     | tx_core/dma_reg_tx/U3236             | D ^ -> Y v   | OAI22X1 | 0.977 | 1.359 |   9.194 |    4.295 | 
     | tx_core/dma_reg_tx/U3243             | B v -> Y ^   | NOR2X1  | 0.212 | 0.226 |   9.420 |    4.521 | 
     | tx_core/dma_reg_tx/U3318             | A ^ -> Y v   | AOI22X1 | 0.182 | 0.181 |   9.601 |    4.702 | 
     | tx_core/dma_reg_tx/U3591             | A v -> Y ^   | INVX2   | 0.142 | 0.158 |   9.759 |    4.860 | 
     | tx_core/axi_master/U760              | A ^ -> Y v   | INVX2   | 0.103 | 0.113 |   9.872 |    4.973 | 
     | tx_core/axi_master/U976              | B v -> Y ^   | MUX2X1  | 0.092 | 0.090 |   9.962 |    5.063 | 
     | tx_core/axi_master/\haddr1_d_reg[25] | D ^          | DFFSR   | 0.092 | 0.000 |   9.962 |    5.064 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.899 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.122 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.411 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.242 |   0.754 |    5.653 | 
     | tx_core/axi_master/U251              | A ^ -> Y ^   | BUFX2   | 0.165 | 0.199 |   0.954 |    5.852 | 
     | tx_core/axi_master/n207__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.259 |   1.212 |    6.111 | 
     | tx_core/axi_master/n207__I6          | A ^ -> Y ^   | CLKBUF1 | 0.035 | 0.161 |   1.373 |    6.272 | 
     | tx_core/axi_master/n207__L2_I3       | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.213 |   1.586 |    6.485 | 
     | tx_core/axi_master/\haddr1_d_reg[25] | CLK ^        | DFFSR   | 0.142 | 0.002 |   1.588 |    6.487 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[23] /
CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[23] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.491
- Setup                         0.109
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.962
- Arrival Time                  9.852
= Slack Time                   -4.890
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.890 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.666 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.431 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.185 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.968 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.841 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.758 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.626 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.389 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.910 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.791 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.026 | 
     | tx_core/dma_reg_tx/U3192             | D ^ -> Y v   | OAI22X1 | 0.983 | 1.256 |   9.172 |    4.282 | 
     | tx_core/dma_reg_tx/U3193             | B v -> Y ^   | NOR2X1  | 0.182 | 0.187 |   9.359 |    4.469 | 
     | tx_core/dma_reg_tx/U3207             | B ^ -> Y v   | AOI22X1 | 0.185 | 0.193 |   9.551 |    4.661 | 
     | tx_core/dma_reg_tx/U3587             | A v -> Y ^   | INVX2   | 0.107 | 0.129 |   9.680 |    4.791 | 
     | tx_core/axi_master/U727              | A ^ -> Y v   | INVX2   | 0.084 | 0.089 |   9.769 |    4.879 | 
     | tx_core/axi_master/U1148             | B v -> Y ^   | MUX2X1  | 0.089 | 0.083 |   9.852 |    4.962 | 
     | tx_core/axi_master/\haddr0_d_reg[23] | D ^          | DFFSR   | 0.089 | 0.000 |   9.852 |    4.962 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.890 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.113 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.324 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.556 | 
     | FECTS_clks_clk___L4_I1               | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    5.813 | 
     | tx_core/axi_master/U248              | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.081 | 
     | tx_core/axi_master/n204__L1_I2       | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.269 |   1.460 |    6.350 | 
     | tx_core/axi_master/\haddr0_d_reg[23] | CLK ^        | DFFSR   | 0.236 | 0.031 |   1.491 |    6.381 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr2_d_reg[26] /
CLK 
Endpoint:   tx_core/axi_master/\haddr2_d_reg[26] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.558
- Setup                         0.106
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.031
- Arrival Time                  9.879
= Slack Time                   -4.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.848 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.624 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.390 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.143 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.927 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.800 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.717 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.584 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.348 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.928 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.834 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.740 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    2.988 | 
     | tx_core/dma_reg_tx/U3320             | D ^ -> Y v   | OAI22X1 | 0.940 | 1.328 |   9.163 |    4.315 | 
     | tx_core/dma_reg_tx/U3321             | B v -> Y ^   | NOR2X1  | 0.180 | 0.187 |   9.350 |    4.502 | 
     | tx_core/dma_reg_tx/U3333             | A ^ -> Y v   | AOI22X1 | 0.183 | 0.179 |   9.529 |    4.681 | 
     | tx_core/dma_reg_tx/U3593             | A v -> Y ^   | INVX2   | 0.145 | 0.160 |   9.689 |    4.841 | 
     | tx_core/axi_master/U748              | A ^ -> Y v   | INVX2   | 0.093 | 0.104 |   9.793 |    4.945 | 
     | tx_core/axi_master/U750              | B v -> Y ^   | MUX2X1  | 0.091 | 0.086 |   9.879 |    5.031 | 
     | tx_core/axi_master/\haddr2_d_reg[26] | D ^          | DFFSR   | 0.091 | 0.000 |   9.879 |    5.031 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.848 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.071 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.361 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.595 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.751 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.933 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.148 | 
     | tx_core/axi_master/n205__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.400 | 
     | tx_core/axi_master/\haddr2_d_reg[26] | CLK ^        | DFFSR   | 0.175 | 0.006 |   1.558 |    6.406 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr2_d_reg[27] /
CLK 
Endpoint:   tx_core/axi_master/\haddr2_d_reg[27] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.557
- Setup                         0.106
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.031
- Arrival Time                  9.871
= Slack Time                   -4.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.839 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.616 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.381 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.134 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.918 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.791 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.708 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.576 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.339 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.859 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.741 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.076 | 
     | tx_core/dma_reg_tx/U3339             | D ^ -> Y v   | OAI22X1 | 0.955 | 1.232 |   9.148 |    4.308 | 
     | tx_core/dma_reg_tx/U3340             | B v -> Y ^   | NOR2X1  | 0.187 | 0.195 |   9.342 |    4.503 | 
     | tx_core/dma_reg_tx/U3348             | B ^ -> Y v   | AOI22X1 | 0.180 | 0.188 |   9.531 |    4.691 | 
     | tx_core/dma_reg_tx/U3595             | A v -> Y ^   | INVX2   | 0.131 | 0.150 |   9.681 |    4.842 | 
     | tx_core/axi_master/U751              | A ^ -> Y v   | INVX2   | 0.095 | 0.103 |   9.784 |    4.945 | 
     | tx_core/axi_master/U753              | B v -> Y ^   | MUX2X1  | 0.091 | 0.086 |   9.870 |    5.031 | 
     | tx_core/axi_master/\haddr2_d_reg[27] | D ^          | DFFSR   | 0.091 | 0.000 |   9.871 |    5.031 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.839 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.063 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.352 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.587 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.742 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.925 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.139 | 
     | tx_core/axi_master/n205__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.391 | 
     | tx_core/axi_master/\haddr2_d_reg[27] | CLK ^        | DFFSR   | 0.175 | 0.005 |   1.557 |    6.397 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][0] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q                    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.523
- Setup                         0.126
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.978
- Arrival Time                  9.816
= Slack Time                   -4.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.838 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.615 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.380 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.133 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.917 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.790 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.707 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.575 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.338 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]                   | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.918 | 
     | tx_core/dma_reg_tx/U3409                           | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.825 | 
     | tx_core/dma_reg_tx/U1813                           | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.730 | 
     | tx_core/dma_reg_tx/U1814                           | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    2.997 | 
     | tx_core/dma_reg_tx/U1939                           | D ^ -> Y v   | OAI22X1 | 0.980 | 1.301 |   9.137 |    4.299 | 
     | tx_core/dma_reg_tx/U1940                           | B v -> Y ^   | NOR2X1  | 0.182 | 0.188 |   9.324 |    4.486 | 
     | tx_core/dma_reg_tx/U1952                           | A ^ -> Y v   | AOI22X1 | 0.409 | 0.292 |   9.616 |    4.778 | 
     | tx_core/axi_master/U889                            | B v -> Y ^   | OAI22X1 | 0.194 | 0.199 |   9.816 |    4.977 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][0 | D ^          | DFFSR   | 0.194 | 0.000 |   9.816 |    4.978 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.838 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.062 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |    5.297 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.233 |   0.691 |    5.529 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2   | 0.181 | 0.238 |   0.929 |    5.767 | 
     | tx_core/axi_master/n208__L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.232 |   1.161 |    6.000 | 
     | tx_core/axi_master/n208__L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.151 |   1.312 |    6.151 | 
     | tx_core/axi_master/n208__L3_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.202 |   1.515 |    6.353 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][0 | CLK ^        | DFFSR   | 0.136 | 0.009 |   1.523 |    6.362 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[9] /CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[9] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.483
- Setup                         0.108
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.955
- Arrival Time                  9.785
= Slack Time                   -4.830
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.830 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.606 | 
     | FECTS_clks_clk___L2_I2              | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.371 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.125 | 
     | FECTS_clks_clk___L4_I16             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.908 | 
     | tx_core/dma_reg_tx/U1720            | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.782 | 
     | tx_core/dma_reg_tx/U1597            | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.698 | 
     | tx_core/dma_reg_tx/U1596            | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.566 | 
     | tx_core/dma_reg_tx/n3590__L1_I0     | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.329 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.850 | 
     | tx_core/dma_reg_tx/U3411            | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.731 | 
     | tx_core/dma_reg_tx/U1822            | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.086 | 
     | tx_core/dma_reg_tx/U2544            | D ^ -> Y v   | OAI22X1 | 0.947 | 1.217 |   9.132 |    4.302 | 
     | tx_core/dma_reg_tx/U2547            | B v -> Y ^   | NOR2X1  | 0.181 | 0.188 |   9.320 |    4.490 | 
     | tx_core/dma_reg_tx/U2561            | B ^ -> Y v   | AOI22X1 | 0.136 | 0.149 |   9.468 |    4.639 | 
     | tx_core/dma_reg_tx/U3559            | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   9.608 |    4.778 | 
     | tx_core/axi_master/U766             | A ^ -> Y v   | INVX2   | 0.086 | 0.095 |   9.703 |    4.873 | 
     | tx_core/axi_master/U1174            | B v -> Y ^   | MUX2X1  | 0.088 | 0.082 |   9.785 |    4.955 | 
     | tx_core/axi_master/\haddr0_d_reg[9] | D ^          | DFFSR   | 0.088 | 0.000 |   9.785 |    4.955 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.830 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.053 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.211 |   0.434 |    5.264 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.233 |   0.667 |    5.496 | 
     | FECTS_clks_clk___L4_I1              | A ^ -> Y ^   | CLKBUF1 | 0.210 | 0.257 |   0.924 |    5.753 | 
     | tx_core/axi_master/U248             | A ^ -> Y ^   | BUFX2   | 0.227 | 0.268 |   1.192 |    6.021 | 
     | tx_core/axi_master/n204__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.287 |   1.478 |    6.308 | 
     | tx_core/axi_master/\haddr0_d_reg[9] | CLK ^        | DFFSR   | 0.221 | 0.005 |   1.483 |    6.313 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr1_d_reg[26] /
CLK 
Endpoint:   tx_core/axi_master/\haddr1_d_reg[26] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.589
- Setup                         0.105
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.064
- Arrival Time                  9.880
= Slack Time                   -4.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.817 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.593 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.359 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.112 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.895 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.769 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.685 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.553 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.317 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.897 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.803 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.709 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    3.019 | 
     | tx_core/dma_reg_tx/U3320             | D ^ -> Y v   | OAI22X1 | 0.940 | 1.328 |   9.163 |    4.346 | 
     | tx_core/dma_reg_tx/U3321             | B v -> Y ^   | NOR2X1  | 0.180 | 0.187 |   9.350 |    4.533 | 
     | tx_core/dma_reg_tx/U3333             | A ^ -> Y v   | AOI22X1 | 0.183 | 0.179 |   9.529 |    4.712 | 
     | tx_core/dma_reg_tx/U3593             | A v -> Y ^   | INVX2   | 0.145 | 0.160 |   9.689 |    4.872 | 
     | tx_core/axi_master/U748              | A ^ -> Y v   | INVX2   | 0.093 | 0.104 |   9.793 |    4.977 | 
     | tx_core/axi_master/U968              | B v -> Y ^   | MUX2X1  | 0.093 | 0.087 |   9.880 |    5.063 | 
     | tx_core/axi_master/\haddr1_d_reg[26] | D ^          | DFFSR   | 0.093 | 0.000 |   9.880 |    5.064 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.817 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.040 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.329 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.242 |   0.754 |    5.571 | 
     | tx_core/axi_master/U251              | A ^ -> Y ^   | BUFX2   | 0.165 | 0.199 |   0.954 |    5.770 | 
     | tx_core/axi_master/n207__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.259 |   1.212 |    6.029 | 
     | tx_core/axi_master/n207__I6          | A ^ -> Y ^   | CLKBUF1 | 0.035 | 0.161 |   1.373 |    6.190 | 
     | tx_core/axi_master/n207__L2_I3       | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.213 |   1.586 |    6.403 | 
     | tx_core/axi_master/\haddr1_d_reg[26] | CLK ^        | DFFSR   | 0.142 | 0.002 |   1.589 |    6.405 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr2_d_reg[28] /
CLK 
Endpoint:   tx_core/axi_master/\haddr2_d_reg[28] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.577
- Setup                         0.106
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.051
- Arrival Time                  9.867
= Slack Time                   -4.816
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.816 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.592 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.357 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.111 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.894 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.768 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.684 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.552 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.316 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.896 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.802 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.708 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    3.020 | 
     | tx_core/dma_reg_tx/U3357             | D ^ -> Y v   | OAI22X1 | 0.966 | 1.335 |   9.170 |    4.355 | 
     | tx_core/dma_reg_tx/U3358             | B v -> Y ^   | NOR2X1  | 0.194 | 0.204 |   9.374 |    4.558 | 
     | tx_core/dma_reg_tx/U3363             | C ^ -> Y v   | AOI22X1 | 0.184 | 0.163 |   9.537 |    4.721 | 
     | tx_core/dma_reg_tx/U3597             | A v -> Y ^   | INVX2   | 0.125 | 0.146 |   9.683 |    4.867 | 
     | tx_core/axi_master/U784              | A ^ -> Y v   | INVX2   | 0.093 | 0.099 |   9.783 |    4.967 | 
     | tx_core/axi_master/U786              | B v -> Y ^   | MUX2X1  | 0.088 | 0.084 |   9.867 |    5.051 | 
     | tx_core/axi_master/\haddr2_d_reg[28] | D ^          | DFFSR   | 0.088 | 0.000 |   9.867 |    5.051 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.816 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.039 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.328 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.563 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.719 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.901 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.116 | 
     | tx_core/axi_master/n205__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.271 |   1.571 |    6.387 | 
     | tx_core/axi_master/\haddr2_d_reg[28] | CLK ^        | DFFSR   | 0.194 | 0.007 |   1.577 |    6.393 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr2_d_reg[23] /
CLK 
Endpoint:   tx_core/axi_master/\haddr2_d_reg[23] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.569
- Setup                         0.108
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.041
- Arrival Time                  9.855
= Slack Time                   -4.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.814 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.591 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.356 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.109 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.893 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.766 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.683 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.550 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.314 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.834 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.716 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.101 | 
     | tx_core/dma_reg_tx/U3192             | D ^ -> Y v   | OAI22X1 | 0.983 | 1.256 |   9.172 |    4.357 | 
     | tx_core/dma_reg_tx/U3193             | B v -> Y ^   | NOR2X1  | 0.182 | 0.187 |   9.359 |    4.544 | 
     | tx_core/dma_reg_tx/U3207             | B ^ -> Y v   | AOI22X1 | 0.185 | 0.193 |   9.551 |    4.737 | 
     | tx_core/dma_reg_tx/U3587             | A v -> Y ^   | INVX2   | 0.107 | 0.129 |   9.680 |    4.866 | 
     | tx_core/axi_master/U727              | A ^ -> Y v   | INVX2   | 0.084 | 0.089 |   9.769 |    4.955 | 
     | tx_core/axi_master/U729              | B v -> Y ^   | MUX2X1  | 0.093 | 0.086 |   9.855 |    5.040 | 
     | tx_core/axi_master/\haddr2_d_reg[23] | D ^          | DFFSR   | 0.093 | 0.000 |   9.855 |    5.041 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.814 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.038 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.327 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.562 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.717 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.899 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.114 | 
     | tx_core/axi_master/n205__L1_I2       | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.369 | 
     | tx_core/axi_master/\haddr2_d_reg[23] | CLK ^        | DFFSR   | 0.204 | 0.014 |   1.569 |    6.383 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[28] /
CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[28] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.578
- Setup                         0.103
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.054
- Arrival Time                  9.868
= Slack Time                   -4.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.814 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.590 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.356 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.109 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.893 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.766 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.683 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.550 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.314 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.894 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.800 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.706 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    3.022 | 
     | tx_core/dma_reg_tx/U3357             | D ^ -> Y v   | OAI22X1 | 0.966 | 1.335 |   9.170 |    4.356 | 
     | tx_core/dma_reg_tx/U3358             | B v -> Y ^   | NOR2X1  | 0.194 | 0.204 |   9.374 |    4.560 | 
     | tx_core/dma_reg_tx/U3363             | C ^ -> Y v   | AOI22X1 | 0.184 | 0.163 |   9.537 |    4.723 | 
     | tx_core/dma_reg_tx/U3597             | A v -> Y ^   | INVX2   | 0.125 | 0.146 |   9.683 |    4.869 | 
     | tx_core/axi_master/U784              | A ^ -> Y v   | INVX2   | 0.093 | 0.099 |   9.783 |    4.969 | 
     | tx_core/axi_master/U1186             | B v -> Y ^   | MUX2X1  | 0.073 | 0.086 |   9.868 |    5.054 | 
     | tx_core/axi_master/\haddr0_d_reg[28] | D ^          | DFFSR   | 0.073 | 0.000 |   9.868 |    5.054 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.814 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.037 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.326 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.561 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.717 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.899 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.114 | 
     | tx_core/axi_master/n205__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.271 |   1.571 |    6.385 | 
     | tx_core/axi_master/\haddr0_d_reg[28] | CLK ^        | DFFSR   | 0.194 | 0.007 |   1.578 |    6.392 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr1_d_reg[28] /
CLK 
Endpoint:   tx_core/axi_master/\haddr1_d_reg[28] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q     (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.589
- Setup                         0.105
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.065
- Arrival Time                  9.869
= Slack Time                   -4.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.805 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.581 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.346 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.099 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.883 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.756 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.673 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.541 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.304 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]     | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.884 | 
     | tx_core/dma_reg_tx/U3409             | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.791 | 
     | tx_core/dma_reg_tx/U1813             | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.697 | 
     | tx_core/dma_reg_tx/U1814             | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    3.031 | 
     | tx_core/dma_reg_tx/U3357             | D ^ -> Y v   | OAI22X1 | 0.966 | 1.335 |   9.170 |    4.366 | 
     | tx_core/dma_reg_tx/U3358             | B v -> Y ^   | NOR2X1  | 0.194 | 0.204 |   9.374 |    4.569 | 
     | tx_core/dma_reg_tx/U3363             | C ^ -> Y v   | AOI22X1 | 0.184 | 0.163 |   9.537 |    4.733 | 
     | tx_core/dma_reg_tx/U3597             | A v -> Y ^   | INVX2   | 0.125 | 0.146 |   9.683 |    4.879 | 
     | tx_core/axi_master/U784              | A ^ -> Y v   | INVX2   | 0.093 | 0.099 |   9.783 |    4.978 | 
     | tx_core/axi_master/U992              | B v -> Y ^   | MUX2X1  | 0.092 | 0.087 |   9.869 |    5.065 | 
     | tx_core/axi_master/\haddr1_d_reg[28] | D ^          | DFFSR   | 0.092 | 0.000 |   9.869 |    5.065 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.805 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.028 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.317 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.242 |   0.754 |    5.559 | 
     | tx_core/axi_master/U251              | A ^ -> Y ^   | BUFX2   | 0.165 | 0.199 |   0.954 |    5.758 | 
     | tx_core/axi_master/n207__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.259 |   1.212 |    6.017 | 
     | tx_core/axi_master/n207__I6          | A ^ -> Y ^   | CLKBUF1 | 0.035 | 0.161 |   1.373 |    6.177 | 
     | tx_core/axi_master/n207__L2_I3       | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.213 |   1.586 |    6.391 | 
     | tx_core/axi_master/\haddr1_d_reg[28] | CLK ^        | DFFSR   | 0.142 | 0.004 |   1.589 |    6.394 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr1_d_reg[27] /
CLK 
Endpoint:   tx_core/axi_master/\haddr1_d_reg[27] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.589
- Setup                         0.104
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.065
- Arrival Time                  9.869
= Slack Time                   -4.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.804 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.581 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.346 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.099 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.883 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.756 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.673 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.541 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.304 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.824 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.706 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.111 | 
     | tx_core/dma_reg_tx/U3339             | D ^ -> Y v   | OAI22X1 | 0.955 | 1.232 |   9.148 |    4.343 | 
     | tx_core/dma_reg_tx/U3340             | B v -> Y ^   | NOR2X1  | 0.187 | 0.195 |   9.342 |    4.538 | 
     | tx_core/dma_reg_tx/U3348             | B ^ -> Y v   | AOI22X1 | 0.180 | 0.188 |   9.531 |    4.726 | 
     | tx_core/dma_reg_tx/U3595             | A v -> Y ^   | INVX2   | 0.131 | 0.150 |   9.681 |    4.877 | 
     | tx_core/axi_master/U751              | A ^ -> Y v   | INVX2   | 0.095 | 0.103 |   9.784 |    4.980 | 
     | tx_core/axi_master/U970              | B v -> Y ^   | MUX2X1  | 0.089 | 0.084 |   9.869 |    5.064 | 
     | tx_core/axi_master/\haddr1_d_reg[27] | D ^          | DFFSR   | 0.089 | 0.000 |   9.869 |    5.065 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.804 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |    5.028 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.317 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.242 |   0.755 |    5.559 | 
     | tx_core/axi_master/U251              | A ^ -> Y ^   | BUFX2   | 0.165 | 0.199 |   0.954 |    5.758 | 
     | tx_core/axi_master/n207__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.259 |   1.212 |    6.017 | 
     | tx_core/axi_master/n207__I6          | A ^ -> Y ^   | CLKBUF1 | 0.035 | 0.161 |   1.373 |    6.177 | 
     | tx_core/axi_master/n207__L2_I3       | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.213 |   1.586 |    6.390 | 
     | tx_core/axi_master/\haddr1_d_reg[27] | CLK ^        | DFFSR   | 0.142 | 0.003 |   1.589 |    6.393 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr2_d_reg[29] /
CLK 
Endpoint:   tx_core/axi_master/\haddr2_d_reg[29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.560
- Setup                         0.107
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.033
- Arrival Time                  9.830
= Slack Time                   -4.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.797 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.573 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.338 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.092 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.875 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.749 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.665 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.533 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.296 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.817 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.698 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.119 | 
     | tx_core/dma_reg_tx/U3376             | D ^ -> Y v   | OAI22X1 | 0.941 | 1.217 |   9.132 |    4.336 | 
     | tx_core/dma_reg_tx/U3377             | B v -> Y ^   | NOR2X1  | 0.198 | 0.209 |   9.342 |    4.545 | 
     | tx_core/dma_reg_tx/U3378             | D ^ -> Y v   | AOI22X1 | 0.165 | 0.161 |   9.503 |    4.706 | 
     | tx_core/dma_reg_tx/U3599             | A v -> Y ^   | INVX2   | 0.113 | 0.130 |   9.633 |    4.836 | 
     | tx_core/axi_master/U787              | A ^ -> Y v   | INVX2   | 0.100 | 0.106 |   9.739 |    4.942 | 
     | tx_core/axi_master/U789              | B v -> Y ^   | MUX2X1  | 0.094 | 0.091 |   9.830 |    5.033 | 
     | tx_core/axi_master/\haddr2_d_reg[29] | D ^          | DFFSR   | 0.094 | 0.000 |   9.830 |    5.033 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.797 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.020 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.309 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.544 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.700 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.882 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.097 | 
     | tx_core/axi_master/n205__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.349 | 
     | tx_core/axi_master/\haddr2_d_reg[29] | CLK ^        | DFFSR   | 0.175 | 0.008 |   1.560 |    6.357 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr1_d_reg[23] /
CLK 
Endpoint:   tx_core/axi_master/\haddr1_d_reg[23] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.586
- Setup                         0.105
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.061
- Arrival Time                  9.855
= Slack Time                   -4.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.793 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.570 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.335 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.088 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.872 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.745 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.662 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.530 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.293 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.813 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.695 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.122 | 
     | tx_core/dma_reg_tx/U3192             | D ^ -> Y v   | OAI22X1 | 0.983 | 1.256 |   9.172 |    4.378 | 
     | tx_core/dma_reg_tx/U3193             | B v -> Y ^   | NOR2X1  | 0.182 | 0.187 |   9.359 |    4.565 | 
     | tx_core/dma_reg_tx/U3207             | B ^ -> Y v   | AOI22X1 | 0.185 | 0.193 |   9.551 |    4.758 | 
     | tx_core/dma_reg_tx/U3587             | A v -> Y ^   | INVX2   | 0.107 | 0.129 |   9.680 |    4.887 | 
     | tx_core/axi_master/U727              | A ^ -> Y v   | INVX2   | 0.084 | 0.089 |   9.769 |    4.976 | 
     | tx_core/axi_master/U949              | B v -> Y ^   | MUX2X1  | 0.093 | 0.085 |   9.854 |    5.061 | 
     | tx_core/axi_master/\haddr1_d_reg[23] | D ^          | DFFSR   | 0.093 | 0.000 |   9.855 |    5.061 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.793 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.017 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.306 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.242 |   0.754 |    5.548 | 
     | tx_core/axi_master/U251              | A ^ -> Y ^   | BUFX2   | 0.165 | 0.199 |   0.954 |    5.747 | 
     | tx_core/axi_master/n207__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.259 |   1.212 |    6.006 | 
     | tx_core/axi_master/n207__I3          | A ^ -> Y ^   | CLKBUF1 | 0.035 | 0.161 |   1.373 |    6.166 | 
     | tx_core/axi_master/n207__L2_I4       | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.210 |   1.583 |    6.376 | 
     | tx_core/axi_master/\haddr1_d_reg[23] | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.586 |    6.379 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[29] /
CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.560
- Setup                         0.103
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.037
- Arrival Time                  9.829
= Slack Time                   -4.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.791 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.568 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.333 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.086 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.870 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.743 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.660 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.528 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.291 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.812 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.693 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.124 | 
     | tx_core/dma_reg_tx/U3376             | D ^ -> Y v   | OAI22X1 | 0.941 | 1.217 |   9.132 |    4.341 | 
     | tx_core/dma_reg_tx/U3377             | B v -> Y ^   | NOR2X1  | 0.198 | 0.209 |   9.342 |    4.550 | 
     | tx_core/dma_reg_tx/U3378             | D ^ -> Y v   | AOI22X1 | 0.165 | 0.161 |   9.503 |    4.712 | 
     | tx_core/dma_reg_tx/U3599             | A v -> Y ^   | INVX2   | 0.113 | 0.130 |   9.633 |    4.841 | 
     | tx_core/axi_master/U787              | A ^ -> Y v   | INVX2   | 0.100 | 0.106 |   9.739 |    4.948 | 
     | tx_core/axi_master/U1188             | B v -> Y ^   | MUX2X1  | 0.075 | 0.089 |   9.828 |    5.037 | 
     | tx_core/axi_master/\haddr0_d_reg[29] | D ^          | DFFSR   | 0.075 | 0.000 |   9.829 |    5.037 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.791 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.015 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.304 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.539 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.694 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.877 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.091 | 
     | tx_core/axi_master/n205__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.344 | 
     | tx_core/axi_master/\haddr0_d_reg[29] | CLK ^        | DFFSR   | 0.175 | 0.008 |   1.560 |    6.351 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr2_d_reg[30] /
CLK 
Endpoint:   tx_core/axi_master/\haddr2_d_reg[30] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.560
- Setup                         0.107
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.033
- Arrival Time                  9.824
= Slack Time                   -4.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.791 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.568 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.333 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.086 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.870 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.743 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.660 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.528 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.291 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.811 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.693 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.124 | 
     | tx_core/dma_reg_tx/U3384             | D ^ -> Y v   | OAI22X1 | 0.941 | 1.214 |   9.129 |    4.338 | 
     | tx_core/dma_reg_tx/U3385             | B v -> Y ^   | NOR2X1  | 0.183 | 0.190 |   9.319 |    4.528 | 
     | tx_core/dma_reg_tx/U3393             | B ^ -> Y v   | AOI22X1 | 0.154 | 0.167 |   9.487 |    4.695 | 
     | tx_core/dma_reg_tx/U3601             | A v -> Y ^   | INVX2   | 0.125 | 0.138 |   9.624 |    4.833 | 
     | tx_core/axi_master/U775              | A ^ -> Y v   | INVX2   | 0.101 | 0.108 |   9.732 |    4.941 | 
     | tx_core/axi_master/U777              | B v -> Y ^   | MUX2X1  | 0.094 | 0.091 |   9.824 |    5.033 | 
     | tx_core/axi_master/\haddr2_d_reg[30] | D ^          | DFFSR   | 0.094 | 0.000 |   9.824 |    5.033 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.791 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.015 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.304 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.539 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.694 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.877 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.091 | 
     | tx_core/axi_master/n205__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.343 | 
     | tx_core/axi_master/\haddr2_d_reg[30] | CLK ^        | DFFSR   | 0.175 | 0.007 |   1.560 |    6.351 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[30] /
CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[30] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.559
- Setup                         0.105
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.034
- Arrival Time                  9.820
= Slack Time                   -4.786
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.786 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.562 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.327 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.081 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.864 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.738 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.654 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.522 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.286 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.806 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.687 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.129 | 
     | tx_core/dma_reg_tx/U3384             | D ^ -> Y v   | OAI22X1 | 0.941 | 1.214 |   9.129 |    4.343 | 
     | tx_core/dma_reg_tx/U3385             | B v -> Y ^   | NOR2X1  | 0.183 | 0.190 |   9.319 |    4.534 | 
     | tx_core/dma_reg_tx/U3393             | B ^ -> Y v   | AOI22X1 | 0.154 | 0.167 |   9.487 |    4.701 | 
     | tx_core/dma_reg_tx/U3601             | A v -> Y ^   | INVX2   | 0.125 | 0.138 |   9.624 |    4.838 | 
     | tx_core/axi_master/U775              | A ^ -> Y v   | INVX2   | 0.101 | 0.108 |   9.732 |    4.947 | 
     | tx_core/axi_master/U1180             | B v -> Y ^   | MUX2X1  | 0.087 | 0.087 |   9.820 |    5.034 | 
     | tx_core/axi_master/\haddr0_d_reg[30] | D ^          | DFFSR   | 0.087 | 0.000 |   9.820 |    5.034 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.786 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.009 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.298 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.533 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.689 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.871 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.086 | 
     | tx_core/axi_master/n205__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.338 | 
     | tx_core/axi_master/\haddr0_d_reg[30] | CLK ^        | DFFSR   | 0.175 | 0.007 |   1.559 |    6.345 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr2_d_reg[31] /
CLK 
Endpoint:   tx_core/axi_master/\haddr2_d_reg[31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.560
- Setup                         0.107
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.033
- Arrival Time                  9.818
= Slack Time                   -4.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.785 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.562 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.327 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.080 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.864 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.737 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.654 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.522 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.285 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.805 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.687 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.130 | 
     | tx_core/dma_reg_tx/U3406             | D ^ -> Y v   | OAI22X1 | 0.953 | 1.214 |   9.129 |    4.344 | 
     | tx_core/dma_reg_tx/U3407             | B v -> Y ^   | NOR2X1  | 0.184 | 0.191 |   9.320 |    4.535 | 
     | tx_core/dma_reg_tx/U3408             | D ^ -> Y v   | AOI22X1 | 0.166 | 0.160 |   9.480 |    4.694 | 
     | tx_core/dma_reg_tx/U3603             | A v -> Y ^   | INVX2   | 0.138 | 0.150 |   9.630 |    4.844 | 
     | tx_core/axi_master/U772              | A ^ -> Y v   | INVX2   | 0.093 | 0.100 |   9.730 |    4.944 | 
     | tx_core/axi_master/U774              | B v -> Y ^   | MUX2X1  | 0.094 | 0.088 |   9.818 |    5.033 | 
     | tx_core/axi_master/\haddr2_d_reg[31] | D ^          | DFFSR   | 0.094 | 0.000 |   9.818 |    5.033 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.785 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.009 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.298 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.533 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.688 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.871 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.085 | 
     | tx_core/axi_master/n205__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.337 | 
     | tx_core/axi_master/\haddr2_d_reg[31] | CLK ^        | DFFSR   | 0.175 | 0.007 |   1.560 |    6.345 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][0] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q                    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.550
- Setup                         0.125
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.005
- Arrival Time                  9.786
= Slack Time                   -4.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.781 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.558 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.323 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.076 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.860 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.733 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.650 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.517 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.281 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]                   | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.861 | 
     | tx_core/dma_reg_tx/U3409                           | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.767 | 
     | tx_core/dma_reg_tx/U1813                           | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.673 | 
     | tx_core/dma_reg_tx/U1814                           | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    3.055 | 
     | tx_core/dma_reg_tx/U1939                           | D ^ -> Y v   | OAI22X1 | 0.980 | 1.301 |   9.137 |    4.356 | 
     | tx_core/dma_reg_tx/U1940                           | B v -> Y ^   | NOR2X1  | 0.182 | 0.188 |   9.324 |    4.543 | 
     | tx_core/dma_reg_tx/U1952                           | A ^ -> Y v   | AOI22X1 | 0.409 | 0.292 |   9.616 |    4.835 | 
     | tx_core/axi_master/U871                            | D v -> Y ^   | OAI22X1 | 0.193 | 0.169 |   9.786 |    5.004 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][0 | D ^          | DFFSR   | 0.193 | 0.000 |   9.786 |    5.005 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.781 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.005 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.294 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.529 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.684 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.866 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.095 | 
     | tx_core/axi_master/n206__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.222 |   1.536 |    6.318 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][0 | CLK ^        | DFFSR   | 0.139 | 0.014 |   1.550 |    6.331 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr0_d_reg[31] /
CLK 
Endpoint:   tx_core/axi_master/\haddr0_d_reg[31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.559
- Setup                         0.105
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.034
- Arrival Time                  9.813
= Slack Time                   -4.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.779 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.556 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.321 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.074 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.858 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.731 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.648 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.516 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.279 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.799 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.681 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.136 | 
     | tx_core/dma_reg_tx/U3406             | D ^ -> Y v   | OAI22X1 | 0.953 | 1.214 |   9.129 |    4.350 | 
     | tx_core/dma_reg_tx/U3407             | B v -> Y ^   | NOR2X1  | 0.184 | 0.191 |   9.320 |    4.541 | 
     | tx_core/dma_reg_tx/U3408             | D ^ -> Y v   | AOI22X1 | 0.166 | 0.160 |   9.480 |    4.701 | 
     | tx_core/dma_reg_tx/U3603             | A v -> Y ^   | INVX2   | 0.138 | 0.150 |   9.630 |    4.850 | 
     | tx_core/axi_master/U772              | A ^ -> Y v   | INVX2   | 0.093 | 0.100 |   9.730 |    4.951 | 
     | tx_core/axi_master/U1178             | B v -> Y ^   | MUX2X1  | 0.087 | 0.083 |   9.813 |    5.034 | 
     | tx_core/axi_master/\haddr0_d_reg[31] | D ^          | DFFSR   | 0.087 | 0.000 |   9.813 |    5.034 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.779 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    5.003 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.292 | 
     | FECTS_clks_clk___L3_I1               | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.527 | 
     | FECTS_clks_clk___L4_I3               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.682 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.865 | 
     | tx_core/axi_master/U249              | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.079 | 
     | tx_core/axi_master/n205__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.331 | 
     | tx_core/axi_master/\haddr0_d_reg[31] | CLK ^        | DFFSR   | 0.175 | 0.007 |   1.559 |    6.339 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr1_d_reg[29] /
CLK 
Endpoint:   tx_core/axi_master/\haddr1_d_reg[29] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.588
- Setup                         0.105
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.063
- Arrival Time                  9.831
= Slack Time                   -4.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.768 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.544 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.309 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.062 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.846 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.719 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.636 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.504 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.267 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.788 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.669 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.148 | 
     | tx_core/dma_reg_tx/U3376             | D ^ -> Y v   | OAI22X1 | 0.941 | 1.217 |   9.132 |    4.365 | 
     | tx_core/dma_reg_tx/U3377             | B v -> Y ^   | NOR2X1  | 0.198 | 0.209 |   9.342 |    4.574 | 
     | tx_core/dma_reg_tx/U3378             | D ^ -> Y v   | AOI22X1 | 0.165 | 0.161 |   9.503 |    4.735 | 
     | tx_core/dma_reg_tx/U3599             | A v -> Y ^   | INVX2   | 0.113 | 0.130 |   9.633 |    4.865 | 
     | tx_core/axi_master/U787              | A ^ -> Y v   | INVX2   | 0.100 | 0.106 |   9.739 |    4.971 | 
     | tx_core/axi_master/U994              | B v -> Y ^   | MUX2X1  | 0.094 | 0.091 |   9.830 |    5.063 | 
     | tx_core/axi_master/\haddr1_d_reg[29] | D ^          | DFFSR   | 0.094 | 0.000 |   9.831 |    5.063 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.768 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    4.991 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.280 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.242 |   0.754 |    5.522 | 
     | tx_core/axi_master/U251              | A ^ -> Y ^   | BUFX2   | 0.165 | 0.199 |   0.954 |    5.721 | 
     | tx_core/axi_master/n207__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.259 |   1.212 |    5.980 | 
     | tx_core/axi_master/n207__I6          | A ^ -> Y ^   | CLKBUF1 | 0.035 | 0.161 |   1.373 |    6.140 | 
     | tx_core/axi_master/n207__L2_I3       | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.213 |   1.586 |    6.354 | 
     | tx_core/axi_master/\haddr1_d_reg[29] | CLK ^        | DFFSR   | 0.142 | 0.002 |   1.588 |    6.356 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr1_d_reg[30] /
CLK 
Endpoint:   tx_core/axi_master/\haddr1_d_reg[30] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.588
- Setup                         0.105
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.063
- Arrival Time                  9.823
= Slack Time                   -4.761
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.761 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.537 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.302 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.056 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.839 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.712 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.629 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.497 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.260 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.781 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.662 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.155 | 
     | tx_core/dma_reg_tx/U3384             | D ^ -> Y v   | OAI22X1 | 0.941 | 1.214 |   9.129 |    4.369 | 
     | tx_core/dma_reg_tx/U3385             | B v -> Y ^   | NOR2X1  | 0.183 | 0.190 |   9.319 |    4.559 | 
     | tx_core/dma_reg_tx/U3393             | B ^ -> Y v   | AOI22X1 | 0.154 | 0.167 |   9.487 |    4.726 | 
     | tx_core/dma_reg_tx/U3601             | A v -> Y ^   | INVX2   | 0.125 | 0.138 |   9.624 |    4.864 | 
     | tx_core/axi_master/U775              | A ^ -> Y v   | INVX2   | 0.101 | 0.108 |   9.732 |    4.972 | 
     | tx_core/axi_master/U986              | B v -> Y ^   | MUX2X1  | 0.094 | 0.091 |   9.823 |    5.062 | 
     | tx_core/axi_master/\haddr1_d_reg[30] | D ^          | DFFSR   | 0.094 | 0.000 |   9.823 |    5.063 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.761 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    4.984 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.273 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.242 |   0.754 |    5.515 | 
     | tx_core/axi_master/U251              | A ^ -> Y ^   | BUFX2   | 0.165 | 0.199 |   0.954 |    5.714 | 
     | tx_core/axi_master/n207__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.259 |   1.212 |    5.973 | 
     | tx_core/axi_master/n207__I6          | A ^ -> Y ^   | CLKBUF1 | 0.035 | 0.161 |   1.373 |    6.134 | 
     | tx_core/axi_master/n207__L2_I3       | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.213 |   1.586 |    6.347 | 
     | tx_core/axi_master/\haddr1_d_reg[30] | CLK ^        | DFFSR   | 0.142 | 0.002 |   1.588 |    6.348 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr2_d_reg[9] /CLK 
Endpoint:   tx_core/axi_master/\haddr2_d_reg[9] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.557
- Setup                         0.106
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.030
- Arrival Time                  9.787
= Slack Time                   -4.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.756 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.533 | 
     | FECTS_clks_clk___L2_I2              | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.298 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.051 | 
     | FECTS_clks_clk___L4_I16             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.835 | 
     | tx_core/dma_reg_tx/U1720            | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.708 | 
     | tx_core/dma_reg_tx/U1597            | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.625 | 
     | tx_core/dma_reg_tx/U1596            | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.492 | 
     | tx_core/dma_reg_tx/n3590__L1_I0     | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.256 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.776 | 
     | tx_core/dma_reg_tx/U3411            | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.658 | 
     | tx_core/dma_reg_tx/U1822            | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.159 | 
     | tx_core/dma_reg_tx/U2544            | D ^ -> Y v   | OAI22X1 | 0.947 | 1.217 |   9.132 |    4.376 | 
     | tx_core/dma_reg_tx/U2547            | B v -> Y ^   | NOR2X1  | 0.181 | 0.188 |   9.320 |    4.563 | 
     | tx_core/dma_reg_tx/U2561            | B ^ -> Y v   | AOI22X1 | 0.136 | 0.149 |   9.468 |    4.712 | 
     | tx_core/dma_reg_tx/U3559            | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   9.608 |    4.852 | 
     | tx_core/axi_master/U766             | A ^ -> Y v   | INVX2   | 0.086 | 0.095 |   9.703 |    4.947 | 
     | tx_core/axi_master/U768             | B v -> Y ^   | MUX2X1  | 0.091 | 0.084 |   9.786 |    5.030 | 
     | tx_core/axi_master/\haddr2_d_reg[9] | D ^          | DFFSR   | 0.091 | 0.000 |   9.787 |    5.030 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.756 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    4.980 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.269 | 
     | FECTS_clks_clk___L3_I1              | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.504 | 
     | FECTS_clks_clk___L4_I3              | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.659 | 
     | FECTS_clks_clk___L5_I5              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.841 | 
     | tx_core/axi_master/U249             | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.056 | 
     | tx_core/axi_master/n205__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.252 |   1.552 |    6.308 | 
     | tx_core/axi_master/\haddr2_d_reg[9] | CLK ^        | DFFSR   | 0.175 | 0.004 |   1.557 |    6.313 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr1_d_reg[31] /
CLK 
Endpoint:   tx_core/axi_master/\haddr1_d_reg[31] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.590
- Setup                         0.105
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.065
- Arrival Time                  9.819
= Slack Time                   -4.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.754 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.531 | 
     | FECTS_clks_clk___L2_I2               | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.296 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.049 | 
     | FECTS_clks_clk___L4_I16              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.833 | 
     | tx_core/dma_reg_tx/U1720             | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.706 | 
     | tx_core/dma_reg_tx/U1597             | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.623 | 
     | tx_core/dma_reg_tx/U1596             | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.490 | 
     | tx_core/dma_reg_tx/n3590__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.254 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]     | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.774 | 
     | tx_core/dma_reg_tx/U3411             | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.656 | 
     | tx_core/dma_reg_tx/U1822             | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.161 | 
     | tx_core/dma_reg_tx/U3406             | D ^ -> Y v   | OAI22X1 | 0.953 | 1.214 |   9.129 |    4.375 | 
     | tx_core/dma_reg_tx/U3407             | B v -> Y ^   | NOR2X1  | 0.184 | 0.191 |   9.320 |    4.566 | 
     | tx_core/dma_reg_tx/U3408             | D ^ -> Y v   | AOI22X1 | 0.166 | 0.160 |   9.480 |    4.726 | 
     | tx_core/dma_reg_tx/U3603             | A v -> Y ^   | INVX2   | 0.138 | 0.150 |   9.630 |    4.875 | 
     | tx_core/axi_master/U772              | A ^ -> Y v   | INVX2   | 0.093 | 0.100 |   9.730 |    4.976 | 
     | tx_core/axi_master/U984              | B v -> Y ^   | MUX2X1  | 0.095 | 0.089 |   9.819 |    5.065 | 
     | tx_core/axi_master/\haddr1_d_reg[31] | D ^          | DFFSR   | 0.095 | 0.000 |   9.819 |    5.065 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.754 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    4.978 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.267 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.242 |   0.754 |    5.509 | 
     | tx_core/axi_master/U251              | A ^ -> Y ^   | BUFX2   | 0.165 | 0.199 |   0.954 |    5.708 | 
     | tx_core/axi_master/n207__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.259 |   1.212 |    5.967 | 
     | tx_core/axi_master/n207__I6          | A ^ -> Y ^   | CLKBUF1 | 0.035 | 0.161 |   1.373 |    6.127 | 
     | tx_core/axi_master/n207__L2_I3       | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.213 |   1.586 |    6.340 | 
     | tx_core/axi_master/\haddr1_d_reg[31] | CLK ^        | DFFSR   | 0.142 | 0.004 |   1.590 |    6.344 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][1] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q                    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.555
- Setup                         0.111
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.025
- Arrival Time                  9.777
= Slack Time                   -4.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.753 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.529 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.294 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.047 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.831 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.704 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.621 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.489 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.252 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]                   | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.832 | 
     | tx_core/dma_reg_tx/U3409                           | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.739 | 
     | tx_core/dma_reg_tx/U1813                           | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.645 | 
     | tx_core/dma_reg_tx/U1814                           | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    3.083 | 
     | tx_core/dma_reg_tx/U1961                           | D ^ -> Y v   | OAI22X1 | 0.975 | 1.300 |   9.135 |    4.383 | 
     | tx_core/dma_reg_tx/U1962                           | B v -> Y ^   | NOR2X1  | 0.192 | 0.201 |   9.336 |    4.583 | 
     | tx_core/dma_reg_tx/U1967                           | C ^ -> Y v   | AOI22X1 | 0.409 | 0.276 |   9.612 |    4.860 | 
     | tx_core/axi_master/U695                            | B v -> Y ^   | MUX2X1  | 0.117 | 0.165 |   9.777 |    5.024 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][1 | D ^          | DFFSR   | 0.117 | 0.000 |   9.777 |    5.025 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.753 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    4.976 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.265 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.500 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.655 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.838 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.067 | 
     | tx_core/axi_master/n206__L1_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.229 |   1.544 |    6.296 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][1 | CLK ^        | DFFSR   | 0.155 | 0.012 |   1.555 |    6.308 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][1] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q                    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.563
- Setup                         0.110
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.033
- Arrival Time                  9.777
= Slack Time                   -4.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.744 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.520 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.285 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.039 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.822 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.696 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.612 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.480 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.244 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]                   | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.824 | 
     | tx_core/dma_reg_tx/U3409                           | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.730 | 
     | tx_core/dma_reg_tx/U1813                           | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.636 | 
     | tx_core/dma_reg_tx/U1814                           | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    3.092 | 
     | tx_core/dma_reg_tx/U1961                           | D ^ -> Y v   | OAI22X1 | 0.975 | 1.300 |   9.135 |    4.391 | 
     | tx_core/dma_reg_tx/U1962                           | B v -> Y ^   | NOR2X1  | 0.192 | 0.201 |   9.336 |    4.592 | 
     | tx_core/dma_reg_tx/U1967                           | C ^ -> Y v   | AOI22X1 | 0.409 | 0.276 |   9.612 |    4.868 | 
     | tx_core/axi_master/U908                            | B v -> Y ^   | MUX2X1  | 0.117 | 0.165 |   9.777 |    5.033 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][1 | D ^          | DFFSR   | 0.117 | 0.000 |   9.777 |    5.033 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.744 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    4.967 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |    5.202 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.233 |   0.691 |    5.435 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2   | 0.181 | 0.238 |   0.929 |    5.673 | 
     | tx_core/axi_master/n208__L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.232 |   1.161 |    5.905 | 
     | tx_core/axi_master/n208__L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.083 | 0.173 |   1.334 |    6.078 | 
     | tx_core/axi_master/n208__L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.222 |   1.556 |    6.300 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][1 | CLK ^        | DFFSR   | 0.147 | 0.007 |   1.563 |    6.307 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr0_d_reg[last_
bvalid][0] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q                    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.566
- Setup                         0.113
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.033
- Arrival Time                  9.769
= Slack Time                   -4.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.736 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.512 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.277 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.031 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.814 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.688 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.604 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.472 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.235 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]                   | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.816 | 
     | tx_core/dma_reg_tx/U3409                           | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.722 | 
     | tx_core/dma_reg_tx/U1813                           | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.628 | 
     | tx_core/dma_reg_tx/U1814                           | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    3.100 | 
     | tx_core/dma_reg_tx/U1939                           | D ^ -> Y v   | OAI22X1 | 0.980 | 1.301 |   9.137 |    4.401 | 
     | tx_core/dma_reg_tx/U1940                           | B v -> Y ^   | NOR2X1  | 0.182 | 0.188 |   9.324 |    4.589 | 
     | tx_core/dma_reg_tx/U1952                           | A ^ -> Y v   | AOI22X1 | 0.409 | 0.292 |   9.616 |    4.881 | 
     | tx_core/axi_master/U1116                           | B v -> Y ^   | MUX2X1  | 0.116 | 0.153 |   9.769 |    5.033 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][0 | D ^          | DFFSR   | 0.116 | 0.000 |   9.769 |    5.033 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.736 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    4.959 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.248 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.483 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.639 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.821 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.036 | 
     | tx_core/axi_master/n205__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.291 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][0 | CLK ^        | DFFSR   | 0.203 | 0.011 |   1.566 |    6.302 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr0_d_reg[last_
bvalid][1] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q                    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.570
- Setup                         0.113
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.037
- Arrival Time                  9.767
= Slack Time                   -4.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.729 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.506 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.271 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.024 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.808 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.681 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.598 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.466 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.229 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]                   | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.809 | 
     | tx_core/dma_reg_tx/U3409                           | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.716 | 
     | tx_core/dma_reg_tx/U1813                           | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.622 | 
     | tx_core/dma_reg_tx/U1814                           | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    3.106 | 
     | tx_core/dma_reg_tx/U1961                           | D ^ -> Y v   | OAI22X1 | 0.975 | 1.300 |   9.135 |    4.406 | 
     | tx_core/dma_reg_tx/U1962                           | B v -> Y ^   | NOR2X1  | 0.192 | 0.201 |   9.336 |    4.607 | 
     | tx_core/dma_reg_tx/U1967                           | C ^ -> Y v   | AOI22X1 | 0.409 | 0.276 |   9.612 |    4.883 | 
     | tx_core/axi_master/U1111                           | B v -> Y ^   | MUX2X1  | 0.116 | 0.154 |   9.766 |    5.037 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][1 | D ^          | DFFSR   | 0.116 | 0.000 |   9.767 |    5.037 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.729 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    4.953 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.242 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.477 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.632 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.815 | 
     | tx_core/axi_master/U249                            | A ^ -> Y ^   | BUFX2   | 0.197 | 0.215 |   1.300 |    6.029 | 
     | tx_core/axi_master/n205__L1_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.255 |   1.555 |    6.285 | 
     | tx_core/axi_master/\ctrl_hdr0_d_reg[last_bvalid][1 | CLK ^        | DFFSR   | 0.205 | 0.015 |   1.570 |    6.300 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr2_d_reg[last_
bvalid][2] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q                    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.559
- Setup                         0.111
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.028
- Arrival Time                  9.757
= Slack Time                   -4.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.729 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.506 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.271 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.024 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.808 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.681 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.598 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.466 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.229 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]                   | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.809 | 
     | tx_core/dma_reg_tx/U3409                           | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.716 | 
     | tx_core/dma_reg_tx/U1813                           | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.622 | 
     | tx_core/dma_reg_tx/U1814                           | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    3.106 | 
     | tx_core/dma_reg_tx/U1969                           | D ^ -> Y v   | OAI22X1 | 0.945 | 1.267 |   9.103 |    4.373 | 
     | tx_core/dma_reg_tx/U1970                           | B v -> Y ^   | NOR2X1  | 0.182 | 0.188 |   9.291 |    4.562 | 
     | tx_core/dma_reg_tx/U1982                           | A ^ -> Y v   | AOI22X1 | 0.419 | 0.297 |   9.588 |    4.859 | 
     | tx_core/axi_master/U690                            | B v -> Y ^   | MUX2X1  | 0.120 | 0.169 |   9.757 |    5.027 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][2 | D ^          | DFFSR   | 0.120 | 0.000 |   9.757 |    5.028 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.729 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    4.953 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.242 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.235 |   0.747 |    5.477 | 
     | FECTS_clks_clk___L4_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.155 |   0.903 |    5.632 | 
     | FECTS_clks_clk___L5_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.183 |   1.085 |    5.815 | 
     | tx_core/axi_master/U250                            | A ^ -> Y ^   | BUFX2   | 0.211 | 0.229 |   1.314 |    6.044 | 
     | tx_core/axi_master/n206__L1_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.229 |   1.544 |    6.273 | 
     | tx_core/axi_master/\ctrl_hdr2_d_reg[last_bvalid][2 | CLK ^        | DFFSR   | 0.154 | 0.015 |   1.559 |    6.288 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin tx_core/axi_master/\ctrl_hdr1_d_reg[last_
bvalid][2] /CLK 
Endpoint:   tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q                    (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.563
- Setup                         0.111
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.033
- Arrival Time                  9.757
= Slack Time                   -4.725
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.725 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -4.501 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.266 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.019 | 
     | FECTS_clks_clk___L4_I16                            | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.803 | 
     | tx_core/dma_reg_tx/U1720                           | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.676 | 
     | tx_core/dma_reg_tx/U1597                           | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.593 | 
     | tx_core/dma_reg_tx/U1596                           | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.461 | 
     | tx_core/dma_reg_tx/n3590__L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.224 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2]                   | CLK ^ -> Q v | DFFSR   | 0.193 | 0.420 |   1.920 |   -2.804 | 
     | tx_core/dma_reg_tx/U3409                           | A v -> Y ^   | INVX2   | 0.085 | 0.094 |   2.014 |   -2.711 | 
     | tx_core/dma_reg_tx/U1813                           | A ^ -> Y v   | NOR2X1  | 0.096 | 0.094 |   2.108 |   -2.617 | 
     | tx_core/dma_reg_tx/U1814                           | A v -> Y ^   | NAND2X1 | 7.905 | 5.728 |   7.836 |    3.111 | 
     | tx_core/dma_reg_tx/U1969                           | D ^ -> Y v   | OAI22X1 | 0.945 | 1.267 |   9.103 |    4.378 | 
     | tx_core/dma_reg_tx/U1970                           | B v -> Y ^   | NOR2X1  | 0.182 | 0.188 |   9.291 |    4.566 | 
     | tx_core/dma_reg_tx/U1982                           | A ^ -> Y v   | AOI22X1 | 0.419 | 0.297 |   9.588 |    4.863 | 
     | tx_core/axi_master/U904                            | B v -> Y ^   | MUX2X1  | 0.120 | 0.169 |   9.757 |    5.032 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][2 | D ^          | DFFSR   | 0.120 | 0.000 |   9.757 |    5.033 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.725 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.224 |    4.948 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |    5.183 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.233 |   0.691 |    5.416 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2   | 0.181 | 0.238 |   0.929 |    5.653 | 
     | tx_core/axi_master/n208__L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.232 |   1.161 |    5.886 | 
     | tx_core/axi_master/n208__L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.083 | 0.173 |   1.334 |    6.059 | 
     | tx_core/axi_master/n208__L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.222 |   1.556 |    6.281 | 
     | tx_core/axi_master/\ctrl_hdr1_d_reg[last_bvalid][2 | CLK ^        | DFFSR   | 0.147 | 0.007 |   1.563 |    6.288 | 
     | ]                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin tx_core/axi_master/\haddr1_d_reg[9] /CLK 
Endpoint:   tx_core/axi_master/\haddr1_d_reg[9] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.588
- Setup                         0.104
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.064
- Arrival Time                  9.786
= Slack Time                   -4.723
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -4.723 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -4.499 | 
     | FECTS_clks_clk___L2_I2              | A ^ -> Y ^   | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -4.264 | 
     | FECTS_clks_clk___L3_I6              | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -4.018 | 
     | FECTS_clks_clk___L4_I16             | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -3.801 | 
     | tx_core/dma_reg_tx/U1720            | A ^ -> Y ^   | BUFX2   | 0.073 | 0.127 |   1.048 |   -3.674 | 
     | tx_core/dma_reg_tx/U1597            | A ^ -> Y ^   | BUFX2   | 0.036 | 0.083 |   1.131 |   -3.591 | 
     | tx_core/dma_reg_tx/U1596            | A ^ -> Y ^   | BUFX2   | 0.097 | 0.132 |   1.264 |   -3.459 | 
     | tx_core/dma_reg_tx/n3590__L1_I0     | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -3.222 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0]    | CLK ^ -> Q ^ | DFFSR   | 0.313 | 0.480 |   1.980 |   -2.743 | 
     | tx_core/dma_reg_tx/U3411            | A ^ -> Y v   | INVX2   | 0.119 | 0.119 |   2.099 |   -2.624 | 
     | tx_core/dma_reg_tx/U1822            | B v -> Y ^   | NAND2X1 | 7.980 | 5.817 |   7.915 |    3.193 | 
     | tx_core/dma_reg_tx/U2544            | D ^ -> Y v   | OAI22X1 | 0.947 | 1.217 |   9.132 |    4.409 | 
     | tx_core/dma_reg_tx/U2547            | B v -> Y ^   | NOR2X1  | 0.181 | 0.188 |   9.320 |    4.597 | 
     | tx_core/dma_reg_tx/U2561            | B ^ -> Y v   | AOI22X1 | 0.136 | 0.149 |   9.468 |    4.746 | 
     | tx_core/dma_reg_tx/U3559            | A v -> Y ^   | INVX2   | 0.137 | 0.140 |   9.608 |    4.885 | 
     | tx_core/axi_master/U766             | A ^ -> Y v   | INVX2   | 0.086 | 0.095 |   9.703 |    4.980 | 
     | tx_core/axi_master/U980             | B v -> Y ^   | MUX2X1  | 0.091 | 0.083 |   9.786 |    5.064 | 
     | tx_core/axi_master/\haddr1_d_reg[9] | D ^          | DFFSR   | 0.091 | 0.000 |   9.786 |    5.064 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.723 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.195 | 0.223 |   0.223 |    4.946 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.289 |   0.513 |    5.235 | 
     | FECTS_clks_clk___L3_I5              | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.242 |   0.754 |    5.477 | 
     | tx_core/axi_master/U251             | A ^ -> Y ^   | BUFX2   | 0.165 | 0.199 |   0.954 |    5.676 | 
     | tx_core/axi_master/n207__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.194 | 0.259 |   1.212 |    5.935 | 
     | tx_core/axi_master/n207__I6         | A ^ -> Y ^   | CLKBUF1 | 0.035 | 0.161 |   1.373 |    6.096 | 
     | tx_core/axi_master/n207__L2_I3      | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.213 |   1.586 |    6.309 | 
     | tx_core/axi_master/\haddr1_d_reg[9] | CLK ^        | DFFSR   | 0.142 | 0.002 |   1.588 |    6.311 | 
     +---------------------------------------------------------------------------------------------------+ 

