#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: C:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-73C3QQ3
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Sat Aug 17 19:52:16 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 5)] | Port iic_sda has been placed at location V20, whose type is share pin.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 9)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 11)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 12)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 18)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 21)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 26)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 27)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 28)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 30)] | Port iic_scl has been placed at location V19, whose type is share pin.
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {phy_rstn} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 40)] | Port phy_rstn has been placed at location B20, whose type is share pin.
Executing : def_port {phy_rstn} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pixclk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 41)] | Port pixclk_out has been placed at location M22, whose type is share pin.
Executing : def_port {pixclk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 42)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 47)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 48)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 49)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 50)] | Port rgmii_tx_ctl has been placed at location B18, whose type is share pin.
Executing : def_port {rgmii_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {rgmii_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {rgmii_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 53)] | Port rgmii_txd[1] has been placed at location D17, whose type is share pin.
Executing : def_port {rgmii_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 54)] | Port rgmii_txd[2] has been placed at location C18, whose type is share pin.
Executing : def_port {rgmii_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 55)] | Port rgmii_txd[3] has been placed at location A18, whose type is share pin.
Executing : def_port {rgmii_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out_hdmi} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out_hdmi} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {uart_tx} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 71)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 73)] Object 'es1_sdin' is dangling, which has no connection. it will be ignored.
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 75)] | Port g_in[1] has been placed at location V17, whose type is share pin.
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 76)] | Port g_in[2] has been placed at location W18, whose type is share pin.
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 77)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 78)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 79)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 83)] | Port keys[0] has been placed at location K18, whose type is share pin.
Executing : def_port {keys[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[1]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {keys[1]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[2]} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {keys[2]} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[3]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {keys[3]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[4]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {keys[4]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[5]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 88)] Object 'keys[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {keys[5]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {keys[6]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 89)] | Port keys[6] has been placed at location H20, whose type is share pin.
Executing : def_port {keys[6]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[7]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {keys[7]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 91)] Object 'lin_test' is dangling, which has no connection. it will be ignored.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 92)] Object 'lout_test' is dangling, which has no connection. it will be ignored.
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 93)] | Port pixclk_in has been placed at location AA12, whose type is share pin.
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: ES7243E_reg_config/reg_data/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[0].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[2].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[4].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[6].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[8].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[10].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[12].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[14].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[16].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[18].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[20].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[22].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[24].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[26].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[28].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[30].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[32].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[34].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[36].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[38].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[40].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[42].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[44].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[46].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[48].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[50].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[52].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[54].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[56].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[58].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[60].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[62].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[64].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[66].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[68].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[70].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[72].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[74].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[76].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[78].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[80].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[82].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[84].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[86].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[88].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[90].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[92].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[94].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[96].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[98].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[100].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[102].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[104].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[106].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[108].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[110].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[112].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[114].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[116].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[118].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[120].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[122].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[124].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[126].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[128].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[130].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[132].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[134].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[136].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[138].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: stream_ctrler/HANN_fft_fifo/HANN_RAM/U_ipml_spram_HANN_RAM/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_2/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram1/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm, insts:2.
Mapping instance gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0 to IOCKDLY_237_367.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_pll0/u_pll_e3/goppll to PLL_158_75.
Phase 1.1 1st GP placement started.
Design Utilization : 21%.
First map gop timing takes 0.44 sec
Worst slack after clock region global placement is -4919
Wirelength after clock region global placement is 158538.
1st GP placement takes 2.62 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Mapping instance gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_113.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_114.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_115.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_116.
Clock placement takes 0.06 sec.

Pre global placement takes 2.83 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst b_in_ibuf[0]/opit_1 on IOL_219_6.
Placed fixed group with base inst b_in_ibuf[1]/opit_1 on IOL_183_5.
Placed fixed group with base inst b_in_ibuf[2]/opit_1 on IOL_183_6.
Placed fixed group with base inst b_in_ibuf[3]/opit_1 on IOL_215_5.
Placed fixed group with base inst b_in_ibuf[4]/opit_1 on IOL_215_6.
Placed fixed group with base inst b_in_ibuf[5]/opit_1 on IOL_203_5.
Placed fixed group with base inst b_in_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst b_in_ibuf[7]/opit_1 on IOL_223_5.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst de_in_ibuf/opit_1 on IOL_219_5.
Placed fixed group with base inst de_out_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst g_in_ibuf[0]/opit_1 on IOL_223_6.
Placed fixed group with base inst g_in_ibuf[1]/opit_1 on IOL_319_6.
Placed fixed group with base inst g_in_ibuf[2]/opit_1 on IOL_319_5.
Placed fixed group with base inst g_in_ibuf[3]/opit_1 on IOL_243_5.
Placed fixed group with base inst g_in_ibuf[4]/opit_1 on IOL_227_6.
Placed fixed group with base inst g_in_ibuf[5]/opit_1 on IOL_227_5.
Placed fixed group with base inst g_in_ibuf[6]/opit_1 on IOL_283_5.
Placed fixed group with base inst g_in_ibuf[7]/opit_1 on IOL_283_6.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1 on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1 on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1 on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1 on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1 on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1 on IOL_327_241.
Placed fixed group with base inst gvrd_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL on IOL_71_373.
Placed fixed group with base inst gvrd_test/rgmii_interface/gtp_outbuft1/opit_1_IOL on IOL_311_374.
Placed fixed group with base inst gvrd_test/rgmii_interface/gtp_outbuft6/opit_1_IOL on IOL_299_374.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL on IOL_75_374.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL on IOL_75_373.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL on IOL_251_373.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL on IOL_251_374.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_tx_data[0].gtp_outbuft1/opit_1_IOL on IOL_299_373.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL on IOL_323_374.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL on IOL_323_373.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_tx_data[3].gtp_outbuft1/opit_1_IOL on IOL_311_373.
Placed fixed group with base inst hs_in_ibuf/opit_1 on IOL_211_6.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst keys_ibuf[0]/opit_1 on IOL_327_257.
Placed fixed group with base inst keys_ibuf[1]/opit_1 on IOL_327_134.
Placed fixed group with base inst keys_ibuf[2]/opit_1 on IOL_327_297.
Placed fixed group with base inst keys_ibuf[3]/opit_1 on IOL_327_133.
Placed fixed group with base inst keys_ibuf[4]/opit_1 on IOL_327_298.
Placed fixed group with base inst keys_ibuf[6]/opit_1 on IOL_327_261.
Placed fixed group with base inst keys_ibuf[7]/opit_1 on IOL_327_365.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOL_67_374.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOL_67_373.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOL_47_374.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOL_47_373.
Placed fixed group with base inst ms72xx_ctl.iic_sda_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst phy_rstn_obuf/opit_1 on IOL_319_374.
Placed fixed group with base inst pixclk_in_ibuf/opit_1 on IOL_163_6.
Placed fixed group with base inst pixclk_out_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_in_ibuf[0]/opit_1 on IOL_191_6.
Placed fixed group with base inst r_in_ibuf[1]/opit_1 on IOL_191_5.
Placed fixed group with base inst r_in_ibuf[2]/opit_1 on IOL_291_6.
Placed fixed group with base inst r_in_ibuf[3]/opit_1 on IOL_291_5.
Placed fixed group with base inst r_in_ibuf[4]/opit_1 on IOL_275_6.
Placed fixed group with base inst r_in_ibuf[5]/opit_1 on IOL_275_5.
Placed fixed group with base inst r_in_ibuf[6]/opit_1 on IOL_199_6.
Placed fixed group with base inst r_in_ibuf[7]/opit_1 on IOL_199_5.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1 on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1 on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1 on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1 on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1 on IOL_327_273.
Placed fixed group with base inst rgmii_rxc_ibuf/opit_1 on IOL_243_374.
Placed fixed group with base inst rstn_out_hdmi_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst uart_rx_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst uart_tx_obuf/opit_1 on IOL_43_6.
Placed fixed group with base inst vs_in_ibuf/opit_1 on IOL_211_5.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_113.
Placed fixed instance gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg on USCM_84_109.
Placed fixed instance gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0 on IOCKDLY_237_367.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance u_pll0/u_pll_e3/goppll on PLL_158_75.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.06 sec.

Phase 2.2 Process placement started.
Placed instance gvrd_test/rgmii_interface/clk_dll/gopdll(gopDLL) on DLL_238_363, and placed gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0(gopCLKDELAY) on IOCKDLY_237_367.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -14685.
	7 iterations finished.
	Final slack -7271.
Super clustering done.
Design Utilization : 21%.
Worst slack after global placement is -6508
2nd GP placement takes 1.94 sec.

Wirelength after global placement is 143101.
Global placement takes 2.00 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 184047.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -14685.
	7 iterations finished.
	Final slack -7271.
Super clustering done.
Design Utilization : 21%.
Worst slack after post global placement is -6811
3rd GP placement takes 1.55 sec.

Wirelength after post global placement is 162611.
Post global placement takes 1.58 sec.

Phase 4 Legalization started.
The average distance in LP is 1.085782.
Wirelength after legalization is 202290.
Legalization takes 0.44 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -5563.
Replication placement takes 0.28 sec.

Wirelength after replication placement is 202290.
Phase 5.2 DP placement started.
Legalized cost -5563.000000.
The detailed placement ends at 20th iteration.
DP placement takes 2.88 sec.

Wirelength after detailed placement is 239327.
Timing-driven detailed placement takes 3.16 sec.

Worst slack is -3087, TNS after placement is -292436.
Placement done.
Total placement takes 11.20 sec.
Finished placement.

Routing started.
Building routing graph takes 0.31 sec.
Worst slack is -3087, TNS before global route is -292436.
Processing design graph takes 0.31 sec.
Total memory for routing:
	126.438745 M.
Total nets for routing : 22284.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 87 nets, it takes 0.00 sec.
Unrouted nets 50 at the end of iteration 0.
Unrouted nets 42 at the end of iteration 1.
Unrouted nets 39 at the end of iteration 2.
Unrouted nets 37 at the end of iteration 3.
Unrouted nets 36 at the end of iteration 4.
Unrouted nets 32 at the end of iteration 5.
Unrouted nets 28 at the end of iteration 6.
Unrouted nets 24 at the end of iteration 7.
Unrouted nets 21 at the end of iteration 8.
Unrouted nets 16 at the end of iteration 9.
Unrouted nets 15 at the end of iteration 10.
Unrouted nets 20 at the end of iteration 11.
Unrouted nets 14 at the end of iteration 12.
Unrouted nets 13 at the end of iteration 13.
Unrouted nets 12 at the end of iteration 14.
Unrouted nets 13 at the end of iteration 15.
Unrouted nets 13 at the end of iteration 16.
Unrouted nets 13 at the end of iteration 17.
Unrouted nets 9 at the end of iteration 18.
Unrouted nets 10 at the end of iteration 19.
Unrouted nets 8 at the end of iteration 20.
Unrouted nets 7 at the end of iteration 21.
Unrouted nets 7 at the end of iteration 22.
Unrouted nets 9 at the end of iteration 23.
Unrouted nets 9 at the end of iteration 24.
Unrouted nets 6 at the end of iteration 25.
Unrouted nets 7 at the end of iteration 26.
Unrouted nets 6 at the end of iteration 27.
Unrouted nets 6 at the end of iteration 28.
Unrouted nets 6 at the end of iteration 29.
Unrouted nets 6 at the end of iteration 30.
Unrouted nets 6 at the end of iteration 31.
Unrouted nets 6 at the end of iteration 32.
Unrouted nets 6 at the end of iteration 33.
Unrouted nets 6 at the end of iteration 34.
Unrouted nets 6 at the end of iteration 35.
Unrouted nets 6 at the end of iteration 36.
Unrouted nets 7 at the end of iteration 37.
Unrouted nets 6 at the end of iteration 38.
Unrouted nets 6 at the end of iteration 39.
Unrouted nets 7 at the end of iteration 40.
Unrouted nets 6 at the end of iteration 41.
Unrouted nets 8 at the end of iteration 42.
Unrouted nets 6 at the end of iteration 43.
Unrouted nets 8 at the end of iteration 44.
Unrouted nets 9 at the end of iteration 45.
Unrouted nets 8 at the end of iteration 46.
Unrouted nets 7 at the end of iteration 47.
Unrouted nets 5 at the end of iteration 48.
Unrouted nets 5 at the end of iteration 49.
Unrouted nets 5 at the end of iteration 50.
Unrouted nets 5 at the end of iteration 51.
Unrouted nets 6 at the end of iteration 52.
Unrouted nets 5 at the end of iteration 53.
Unrouted nets 6 at the end of iteration 54.
Unrouted nets 6 at the end of iteration 55.
Unrouted nets 4 at the end of iteration 56.
Unrouted nets 4 at the end of iteration 57.
Unrouted nets 4 at the end of iteration 58.
Unrouted nets 5 at the end of iteration 59.
Unrouted nets 4 at the end of iteration 60.
Unrouted nets 4 at the end of iteration 61.
Unrouted nets 4 at the end of iteration 62.
Unrouted nets 4 at the end of iteration 63.
Unrouted nets 4 at the end of iteration 64.
Unrouted nets 4 at the end of iteration 65.
Unrouted nets 4 at the end of iteration 66.
Unrouted nets 4 at the end of iteration 67.
Unrouted nets 4 at the end of iteration 68.
Unrouted nets 4 at the end of iteration 69.
Unrouted nets 4 at the end of iteration 70.
Unrouted nets 4 at the end of iteration 71.
Unrouted nets 4 at the end of iteration 72.
Unrouted nets 4 at the end of iteration 73.
Unrouted nets 4 at the end of iteration 74.
Unrouted nets 4 at the end of iteration 75.
Unrouted nets 4 at the end of iteration 76.
Unrouted nets 4 at the end of iteration 77.
Unrouted nets 4 at the end of iteration 78.
Unrouted nets 3 at the end of iteration 79.
Unrouted nets 3 at the end of iteration 80.
Unrouted nets 3 at the end of iteration 81.
Unrouted nets 3 at the end of iteration 82.
Unrouted nets 3 at the end of iteration 83.
Unrouted nets 3 at the end of iteration 84.
Unrouted nets 3 at the end of iteration 85.
Unrouted nets 3 at the end of iteration 86.
Unrouted nets 3 at the end of iteration 87.
Unrouted nets 3 at the end of iteration 88.
Unrouted nets 3 at the end of iteration 89.
Unrouted nets 3 at the end of iteration 90.
Unrouted nets 3 at the end of iteration 91.
Unrouted nets 3 at the end of iteration 92.
Unrouted nets 3 at the end of iteration 93.
Unrouted nets 3 at the end of iteration 94.
Unrouted nets 2 at the end of iteration 95.
Unrouted nets 2 at the end of iteration 96.
Unrouted nets 2 at the end of iteration 97.
Unrouted nets 2 at the end of iteration 98.
Unrouted nets 2 at the end of iteration 99.
Unrouted nets 2 at the end of iteration 100.
Unrouted nets 2 at the end of iteration 101.
Unrouted nets 2 at the end of iteration 102.
Unrouted nets 2 at the end of iteration 103.
Unrouted nets 2 at the end of iteration 104.
Unrouted nets 2 at the end of iteration 105.
Unrouted nets 2 at the end of iteration 106.
Unrouted nets 2 at the end of iteration 107.
Unrouted nets 2 at the end of iteration 108.
Unrouted nets 2 at the end of iteration 109.
Unrouted nets 2 at the end of iteration 110.
Unrouted nets 2 at the end of iteration 111.
Unrouted nets 2 at the end of iteration 112.
Unrouted nets 2 at the end of iteration 113.
Unrouted nets 2 at the end of iteration 114.
Unrouted nets 1 at the end of iteration 115.
Unrouted nets 1 at the end of iteration 116.
Unrouted nets 2 at the end of iteration 117.
Unrouted nets 2 at the end of iteration 118.
Unrouted nets 2 at the end of iteration 119.
Unrouted nets 2 at the end of iteration 120.
Unrouted nets 3 at the end of iteration 121.
Unrouted nets 2 at the end of iteration 122.
Unrouted nets 1 at the end of iteration 123.
Unrouted nets 1 at the end of iteration 124.
Unrouted nets 1 at the end of iteration 125.
Unrouted nets 0 at the end of iteration 126.
Global Routing step 2 processed 95 nets, it takes 0.78 sec.
Unrouted nets 287 at the end of iteration 0.
Unrouted nets 178 at the end of iteration 1.
Unrouted nets 123 at the end of iteration 2.
Unrouted nets 83 at the end of iteration 3.
Unrouted nets 66 at the end of iteration 4.
Unrouted nets 43 at the end of iteration 5.
Unrouted nets 27 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 11 at the end of iteration 8.
Unrouted nets 6 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 0 at the end of iteration 16.
Global Routing step 3 processed 546 nets, it takes 1.42 sec.
Global routing takes 2.22 sec.
Total 25597 subnets.
    forward max bucket size 4275 , backward 3403.
        Unrouted nets 16323 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.421875 sec.
    forward max bucket size 2652 , backward 2586.
        Unrouted nets 12954 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.390625 sec.
    forward max bucket size 3324 , backward 2368.
        Unrouted nets 10559 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.437500 sec.
    forward max bucket size 4546 , backward 2594.
        Unrouted nets 8749 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.515625 sec.
    forward max bucket size 3299 , backward 2974.
        Unrouted nets 7327 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.015625 sec.
    forward max bucket size 3297 , backward 3159.
        Unrouted nets 6107 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.828125 sec.
    forward max bucket size 2982 , backward 2526.
        Unrouted nets 5707 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.843750 sec.
    forward max bucket size 3142 , backward 1925.
        Unrouted nets 4820 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.437500 sec.
    forward max bucket size 5060 , backward 3146.
        Unrouted nets 3995 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.578125 sec.
    forward max bucket size 5304 , backward 3157.
        Unrouted nets 3235 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.625000 sec.
    forward max bucket size 7111 , backward 4445.
        Unrouted nets 2700 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.359375 sec.
    forward max bucket size 7084 , backward 5832.
        Unrouted nets 2093 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.296875 sec.
    forward max bucket size 7103 , backward 2751.
        Unrouted nets 1739 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.281250 sec.
    forward max bucket size 7087 , backward 2593.
        Unrouted nets 1428 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.265625 sec.
    forward max bucket size 7265 , backward 2274.
        Unrouted nets 1243 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.109375 sec.
    forward max bucket size 4122 , backward 1745.
        Unrouted nets 1091 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.171875 sec.
    forward max bucket size 4264 , backward 1502.
        Unrouted nets 886 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.187500 sec.
    forward max bucket size 3744 , backward 2143.
        Unrouted nets 787 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.140625 sec.
    forward max bucket size 7273 , backward 1865.
        Unrouted nets 645 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.125000 sec.
    forward max bucket size 7036 , backward 2221.
        Unrouted nets 552 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.218750 sec.
    forward max bucket size 6579 , backward 1547.
        Unrouted nets 440 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.093750 sec.
    forward max bucket size 3104 , backward 1684.
        Unrouted nets 383 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.062500 sec.
    forward max bucket size 7221 , backward 2058.
        Unrouted nets 349 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.109375 sec.
    forward max bucket size 6986 , backward 2426.
        Unrouted nets 313 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.078125 sec.
    forward max bucket size 6828 , backward 2009.
        Unrouted nets 276 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.093750 sec.
    forward max bucket size 3808 , backward 1359.
        Unrouted nets 287 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.093750 sec.
    forward max bucket size 2370 , backward 1836.
        Unrouted nets 254 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.093750 sec.
    forward max bucket size 2722 , backward 1790.
        Unrouted nets 229 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.093750 sec.
    forward max bucket size 1660 , backward 1424.
        Unrouted nets 210 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.062500 sec.
    forward max bucket size 1962 , backward 1187.
        Unrouted nets 190 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.093750 sec.
    forward max bucket size 3670 , backward 1459.
        Unrouted nets 170 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.078125 sec.
    forward max bucket size 3668 , backward 3012.
        Unrouted nets 146 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.046875 sec.
    forward max bucket size 1248 , backward 1231.
        Unrouted nets 95 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.187500 sec.
    forward max bucket size 1003 , backward 1021.
        Unrouted nets 74 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.078125 sec.
    forward max bucket size 1146 , backward 1495.
        Unrouted nets 82 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.015625 sec.
    forward max bucket size 1591 , backward 816.
        Unrouted nets 58 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.078125 sec.
    forward max bucket size 1656 , backward 764.
        Unrouted nets 60 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.078125 sec.
    forward max bucket size 3713 , backward 893.
        Unrouted nets 62 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.062500 sec.
    forward max bucket size 3251 , backward 1196.
        Unrouted nets 58 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.062500 sec.
    forward max bucket size 3436 , backward 1197.
        Unrouted nets 44 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.062500 sec.
    forward max bucket size 1048 , backward 1460.
        Unrouted nets 38 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.031250 sec.
    forward max bucket size 561 , backward 620.
        Unrouted nets 43 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.062500 sec.
    forward max bucket size 373 , backward 690.
        Unrouted nets 34 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.046875 sec.
    forward max bucket size 632 , backward 428.
        Unrouted nets 31 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.046875 sec.
    forward max bucket size 293 , backward 157.
        Unrouted nets 13 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.031250 sec.
    forward max bucket size 100 , backward 95.
        Unrouted nets 4 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 113 , backward 65.
        Unrouted nets 2 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 112 , backward 56.
        Unrouted nets 0 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.031250 sec.
Detailed routing takes 47 iterations
I: Design net nt_rgmii_rxc is routed by general path.
C: Route-2036: The clock path from rgmii_rxc_ibuf/opit_1:OUT to gvrd_test/rgmii_interface/clk_dll/gopdll:CLK is routed by SRB.
I: Design net nt_es1_dsclk is routed by general path.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_5/gopclkbufg:CLK is routed by SRB.
I: Design net clock_i2c is routed by general path.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/config_step_reg[2]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 14.73 sec.
Start fix hold violation.
Build tmp routing results takes 0.05 sec.
Timing analysis takes 0.08 sec.
Hold violation fix iter 0 takes 0.25 sec, total_step_forward 262035.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 1 takes 0.06 sec, total_step_forward 119169.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 2 takes 0.53 sec, total_step_forward 271743.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 3 takes 0.11 sec, total_step_forward 165074.
Incremental timing analysis takes 0.09 sec.
Hold violation fix iter 4 takes 0.20 sec, total_step_forward 271335.
Incremental timing analysis takes 0.09 sec.
Hold violation fix iter 5 takes 0.33 sec, total_step_forward 272063.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.48 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.16 sec.
The timing paths of the clock rgmii_clk have hold violation, the worst slack : -178.
All timing paths hold violation have been fixed.
Hold fix iterated 2 times
The hold violation of the clock rgmii_clk has been fixed successfully, the finally worst slack: 315(slow), 162(fast).
Hold violation fix takes 0.78 sec.
Used SRB routing arc is 204169.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 21.27 sec.
W: Timing-4105: The worst slack of endpoint gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D of clock rgmii_clk is 162ps(fast corner), but required hold violation threshold is 200ps.
C: STA-3017: There are 1 clock cross SRB paths do not meet the required hold violation threshold(200ps).


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 77       | 84            | 92                 
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 2108     | 6450          | 33                 
|   FF                     | 5796     | 38700         | 15                 
|   LUT                    | 5308     | 25800         | 21                 
|   LUT-FF pairs           | 1425     | 25800         | 6                  
| Use of CLMS              | 1292     | 4250          | 31                 
|   FF                     | 3503     | 25500         | 14                 
|   LUT                    | 3438     | 17000         | 21                 
|   LUT-FF pairs           | 782      | 17000         | 5                  
|   Distributed RAM        | 128      | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 92       | 134           | 69                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 1182     | 6672          | 18                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 104      | 296           | 36                 
|   IOBD                   | 32       | 64            | 50                 
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 5        | 8             | 63                 
|   IOBS_LR                | 40       | 161           | 25                 
|   IOBS_TB                | 26       | 56            | 47                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 1        | 40            | 3                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 104      | 400           | 26                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 2        | 5             | 40                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
|  RCKB dataused           | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 10       | 30            | 34                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:2m:41s
Action pnr: CPU time elapsed is 0h:0m:52s
Action pnr: Process CPU time elapsed is 0h:1m:13s
Current time: Sat Aug 17 19:54:54 2024
Action pnr: Peak memory pool usage is 1,640 MB
