{"vcs1":{"timestamp_begin":1731698480.863492045, "rt":1.40, "ut":0.34, "st":0.21}}
{"vcselab":{"timestamp_begin":1731698482.340562305, "rt":1.16, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1731698483.569067966, "rt":0.31, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731698480.251181915}
{"VCS_COMP_START_TIME": 1731698480.251181915}
{"VCS_COMP_END_TIME": 1731698485.744996669}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333676}}
{"stitch_vcselab": {"peak_mem": 231576}}
