
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -251.44

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -21.99

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.99

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.61   18.23   36.17   36.17 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.23    0.01   36.19 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.66    8.97    7.41   43.60 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.98    0.01   43.61 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.61   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.38    8.38   library hold time
                                  8.38   data required time
-----------------------------------------------------------------------------
                                  8.38   data required time
                                -43.61   data arrival time
-----------------------------------------------------------------------------
                                 35.23   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.64   29.00   42.30   42.30 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.01    0.13   42.44 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.80   77.32   69.23  111.67 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.32    0.07  111.74 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.11   19.01   42.60  154.33 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.01    0.03  154.37 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.77   21.89  176.26 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.77    0.01  176.27 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.92   11.94   20.36  196.62 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.95    0.24  196.86 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.60   16.49   20.56  217.42 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.49    0.05  217.48 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.00   24.16  241.64 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.00    0.01  241.65 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.92    9.47   28.33  269.97 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.47    0.02  269.99 ^ resp_msg[13] (out)
                                269.99   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.99   data arrival time
-----------------------------------------------------------------------------
                                -21.99   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.64   29.00   42.30   42.30 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.01    0.13   42.44 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.80   77.32   69.23  111.67 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.32    0.07  111.74 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.11   19.01   42.60  154.33 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.01    0.03  154.37 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.77   21.89  176.26 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.77    0.01  176.27 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.92   11.94   20.36  196.62 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.95    0.24  196.86 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.60   16.49   20.56  217.42 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.49    0.05  217.48 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.00   24.16  241.64 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.00    0.01  241.65 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.92    9.47   28.33  269.97 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.47    0.02  269.99 ^ resp_msg[13] (out)
                                269.99   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.99   data arrival time
-----------------------------------------------------------------------------
                                -21.99   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
235.112548828125

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7347

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.84918212890625

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8181

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.30   42.30 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  69.37  111.67 v _568_/SN (HAxp5_ASAP7_75t_R)
  42.66  154.33 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.18  184.52 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.19  206.71 v _369_/Y (OA21x2_ASAP7_75t_R)
  16.02  222.73 v _370_/Y (AND3x1_ASAP7_75t_R)
  25.56  248.29 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  31.84  280.14 ^ _494_/Y (BUFx3_ASAP7_75t_R)
  15.31  295.44 v _503_/Y (NOR2x1_ASAP7_75t_R)
  10.23  305.67 ^ _506_/Y (NOR2x1_ASAP7_75t_R)
   0.01  305.68 ^ dpath.b_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         305.68   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.b_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -15.39  294.61   library setup time
         294.61   data required time
---------------------------------------------------------
         294.61   data required time
        -305.68   data arrival time
---------------------------------------------------------
         -11.07   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.17   36.17 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.42   43.60 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.61 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.61   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.38    8.38   library hold time
           8.38   data required time
---------------------------------------------------------
           8.38   data required time
         -43.61   data arrival time
---------------------------------------------------------
          35.23   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
269.9911

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-21.9911

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.145120

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.32e-05   5.34e-09   2.34e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.1%      31.9%       0.0%
