
blackpill_soundcard_hal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fd8  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08008170  08008170  00009170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081d0  080081d0  0000a12c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080081d0  080081d0  000091d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081d8  080081d8  0000a12c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081d8  080081d8  000091d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081dc  080081dc  000091dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000012c  20000000  080081e0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022e8  2000012c  0800830c  0000a12c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002414  0800830c  0000a414  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a12c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010dfc  00000000  00000000  0000a15c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034e6  00000000  00000000  0001af58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e30  00000000  00000000  0001e440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a8d  00000000  00000000  0001f270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018850  00000000  00000000  0001fcfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a7a  00000000  00000000  0003854d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000899a6  00000000  00000000  0004bfc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d596d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038e0  00000000  00000000  000d59b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000d9290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000012c 	.word	0x2000012c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008158 	.word	0x08008158

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000130 	.word	0x20000130
 80001d4:	08008158 	.word	0x08008158

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <Fix_DMA_I2S_TX>:
/* USER CODE BEGIN 0 */

extern DMA_HandleTypeDef hdma_spi2_tx;   // use hdma_spi1_tx if you use I2S1

static void Fix_DMA_I2S_TX(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b082      	sub	sp, #8
 8000508:	af00      	add	r7, sp, #0
    DMA_HandleTypeDef *hdma = &hdma_spi2_tx; // or &hdma_spi1_tx
 800050a:	4b08      	ldr	r3, [pc, #32]	@ (800052c <Fix_DMA_I2S_TX+0x28>)
 800050c:	607b      	str	r3, [r7, #4]
    hdma->Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;      // 32-bit from RAM
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000514:	619a      	str	r2, [r3, #24]
    hdma->Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;  // 16-bit to I2S DR
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800051c:	615a      	str	r2, [r3, #20]
    HAL_DMA_Init(hdma);
 800051e:	6878      	ldr	r0, [r7, #4]
 8000520:	f000 fbf4 	bl	8000d0c <HAL_DMA_Init>
}
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	20000190 	.word	0x20000190

08000530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000534:	f000 fa42 	bl	80009bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000538:	f000 f80c 	bl	8000554 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800053c:	f000 f8c0 	bl	80006c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000540:	f000 f89e 	bl	8000680 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8000544:	f007 f856 	bl	80075f4 <MX_USB_DEVICE_Init>
  MX_I2S2_Init();
 8000548:	f000 f86c 	bl	8000624 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */
  Fix_DMA_I2S_TX();
 800054c:	f7ff ffda 	bl	8000504 <Fix_DMA_I2S_TX>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000550:	bf00      	nop
 8000552:	e7fd      	b.n	8000550 <main+0x20>

08000554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b094      	sub	sp, #80	@ 0x50
 8000558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055a:	f107 0320 	add.w	r3, r7, #32
 800055e:	2230      	movs	r2, #48	@ 0x30
 8000560:	2100      	movs	r1, #0
 8000562:	4618      	mov	r0, r3
 8000564:	f007 fdcc 	bl	8008100 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000568:	f107 030c 	add.w	r3, r7, #12
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	605a      	str	r2, [r3, #4]
 8000572:	609a      	str	r2, [r3, #8]
 8000574:	60da      	str	r2, [r3, #12]
 8000576:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000578:	2300      	movs	r3, #0
 800057a:	60bb      	str	r3, [r7, #8]
 800057c:	4b27      	ldr	r3, [pc, #156]	@ (800061c <SystemClock_Config+0xc8>)
 800057e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000580:	4a26      	ldr	r2, [pc, #152]	@ (800061c <SystemClock_Config+0xc8>)
 8000582:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000586:	6413      	str	r3, [r2, #64]	@ 0x40
 8000588:	4b24      	ldr	r3, [pc, #144]	@ (800061c <SystemClock_Config+0xc8>)
 800058a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800058c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000590:	60bb      	str	r3, [r7, #8]
 8000592:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000594:	2300      	movs	r3, #0
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	4b21      	ldr	r3, [pc, #132]	@ (8000620 <SystemClock_Config+0xcc>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a20      	ldr	r2, [pc, #128]	@ (8000620 <SystemClock_Config+0xcc>)
 800059e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005a2:	6013      	str	r3, [r2, #0]
 80005a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000620 <SystemClock_Config+0xcc>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005ac:	607b      	str	r3, [r7, #4]
 80005ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005b0:	2301      	movs	r3, #1
 80005b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ba:	2302      	movs	r3, #2
 80005bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80005c4:	2319      	movs	r3, #25
 80005c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80005c8:	23c0      	movs	r3, #192	@ 0xc0
 80005ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005cc:	2302      	movs	r3, #2
 80005ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80005d0:	2304      	movs	r3, #4
 80005d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005d4:	f107 0320 	add.w	r3, r7, #32
 80005d8:	4618      	mov	r0, r3
 80005da:	f003 f86b 	bl	80036b4 <HAL_RCC_OscConfig>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80005e4:	f000 f8a2 	bl	800072c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e8:	230f      	movs	r3, #15
 80005ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ec:	2302      	movs	r3, #2
 80005ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005f0:	2300      	movs	r3, #0
 80005f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005fa:	2300      	movs	r3, #0
 80005fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80005fe:	f107 030c 	add.w	r3, r7, #12
 8000602:	2103      	movs	r1, #3
 8000604:	4618      	mov	r0, r3
 8000606:	f003 facd 	bl	8003ba4 <HAL_RCC_ClockConfig>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000610:	f000 f88c 	bl	800072c <Error_Handler>
  }
}
 8000614:	bf00      	nop
 8000616:	3750      	adds	r7, #80	@ 0x50
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40023800 	.word	0x40023800
 8000620:	40007000 	.word	0x40007000

08000624 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000628:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <MX_I2S2_Init+0x50>)
 800062a:	4a13      	ldr	r2, [pc, #76]	@ (8000678 <MX_I2S2_Init+0x54>)
 800062c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800062e:	4b11      	ldr	r3, [pc, #68]	@ (8000674 <MX_I2S2_Init+0x50>)
 8000630:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000634:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000636:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <MX_I2S2_Init+0x50>)
 8000638:	2200      	movs	r2, #0
 800063a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 800063c:	4b0d      	ldr	r3, [pc, #52]	@ (8000674 <MX_I2S2_Init+0x50>)
 800063e:	2203      	movs	r2, #3
 8000640:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000642:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <MX_I2S2_Init+0x50>)
 8000644:	2200      	movs	r2, #0
 8000646:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000648:	4b0a      	ldr	r3, [pc, #40]	@ (8000674 <MX_I2S2_Init+0x50>)
 800064a:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <MX_I2S2_Init+0x58>)
 800064c:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800064e:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <MX_I2S2_Init+0x50>)
 8000650:	2200      	movs	r2, #0
 8000652:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000654:	4b07      	ldr	r3, [pc, #28]	@ (8000674 <MX_I2S2_Init+0x50>)
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800065a:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <MX_I2S2_Init+0x50>)
 800065c:	2200      	movs	r2, #0
 800065e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000660:	4804      	ldr	r0, [pc, #16]	@ (8000674 <MX_I2S2_Init+0x50>)
 8000662:	f001 f847 	bl	80016f4 <HAL_I2S_Init>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 800066c:	f000 f85e 	bl	800072c <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000670:	bf00      	nop
 8000672:	bd80      	pop	{r7, pc}
 8000674:	20000148 	.word	0x20000148
 8000678:	40003800 	.word	0x40003800
 800067c:	00017700 	.word	0x00017700

08000680 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000686:	2300      	movs	r3, #0
 8000688:	607b      	str	r3, [r7, #4]
 800068a:	4b0c      	ldr	r3, [pc, #48]	@ (80006bc <MX_DMA_Init+0x3c>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068e:	4a0b      	ldr	r2, [pc, #44]	@ (80006bc <MX_DMA_Init+0x3c>)
 8000690:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000694:	6313      	str	r3, [r2, #48]	@ 0x30
 8000696:	4b09      	ldr	r3, [pc, #36]	@ (80006bc <MX_DMA_Init+0x3c>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 6, 0);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2106      	movs	r1, #6
 80006a6:	200f      	movs	r0, #15
 80006a8:	f000 faf9 	bl	8000c9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80006ac:	200f      	movs	r0, #15
 80006ae:	f000 fb12 	bl	8000cd6 <HAL_NVIC_EnableIRQ>

}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40023800 	.word	0x40023800

080006c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b085      	sub	sp, #20
 80006c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c6:	2300      	movs	r3, #0
 80006c8:	60fb      	str	r3, [r7, #12]
 80006ca:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <MX_GPIO_Init+0x68>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ce:	4a16      	ldr	r2, [pc, #88]	@ (8000728 <MX_GPIO_Init+0x68>)
 80006d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d6:	4b14      	ldr	r3, [pc, #80]	@ (8000728 <MX_GPIO_Init+0x68>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e2:	2300      	movs	r3, #0
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	4b10      	ldr	r3, [pc, #64]	@ (8000728 <MX_GPIO_Init+0x68>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000728 <MX_GPIO_Init+0x68>)
 80006ec:	f043 0302 	orr.w	r3, r3, #2
 80006f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000728 <MX_GPIO_Init+0x68>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	f003 0302 	and.w	r3, r3, #2
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fe:	2300      	movs	r3, #0
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	4b09      	ldr	r3, [pc, #36]	@ (8000728 <MX_GPIO_Init+0x68>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000706:	4a08      	ldr	r2, [pc, #32]	@ (8000728 <MX_GPIO_Init+0x68>)
 8000708:	f043 0301 	orr.w	r3, r3, #1
 800070c:	6313      	str	r3, [r2, #48]	@ 0x30
 800070e:	4b06      	ldr	r3, [pc, #24]	@ (8000728 <MX_GPIO_Init+0x68>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	f003 0301 	and.w	r3, r3, #1
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800071a:	bf00      	nop
 800071c:	3714      	adds	r7, #20
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800

0800072c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000730:	b672      	cpsid	i
}
 8000732:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <Error_Handler+0x8>

08000738 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	4b10      	ldr	r3, [pc, #64]	@ (8000784 <HAL_MspInit+0x4c>)
 8000744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000746:	4a0f      	ldr	r2, [pc, #60]	@ (8000784 <HAL_MspInit+0x4c>)
 8000748:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800074c:	6453      	str	r3, [r2, #68]	@ 0x44
 800074e:	4b0d      	ldr	r3, [pc, #52]	@ (8000784 <HAL_MspInit+0x4c>)
 8000750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000752:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	603b      	str	r3, [r7, #0]
 800075e:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <HAL_MspInit+0x4c>)
 8000760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000762:	4a08      	ldr	r2, [pc, #32]	@ (8000784 <HAL_MspInit+0x4c>)
 8000764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000768:	6413      	str	r3, [r2, #64]	@ 0x40
 800076a:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <HAL_MspInit+0x4c>)
 800076c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800076e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000776:	bf00      	nop
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	40023800 	.word	0x40023800

08000788 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b090      	sub	sp, #64	@ 0x40
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000790:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007a0:	f107 0314 	add.w	r3, r7, #20
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]
 80007b0:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI2)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a3c      	ldr	r2, [pc, #240]	@ (80008a8 <HAL_I2S_MspInit+0x120>)
 80007b8:	4293      	cmp	r3, r2
 80007ba:	d170      	bne.n	800089e <HAL_I2S_MspInit+0x116>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80007bc:	2301      	movs	r3, #1
 80007be:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 393;
 80007c0:	f240 1389 	movw	r3, #393	@ 0x189
 80007c4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 25;
 80007c6:	2319      	movs	r3, #25
 80007c8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 4;
 80007ca:	2304      	movs	r3, #4
 80007cc:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007ce:	f107 0314 	add.w	r3, r7, #20
 80007d2:	4618      	mov	r0, r3
 80007d4:	f003 fb9e 	bl	8003f14 <HAL_RCCEx_PeriphCLKConfig>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 80007de:	f7ff ffa5 	bl	800072c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	613b      	str	r3, [r7, #16]
 80007e6:	4b31      	ldr	r3, [pc, #196]	@ (80008ac <HAL_I2S_MspInit+0x124>)
 80007e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ea:	4a30      	ldr	r2, [pc, #192]	@ (80008ac <HAL_I2S_MspInit+0x124>)
 80007ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80007f2:	4b2e      	ldr	r3, [pc, #184]	@ (80008ac <HAL_I2S_MspInit+0x124>)
 80007f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	4b2a      	ldr	r3, [pc, #168]	@ (80008ac <HAL_I2S_MspInit+0x124>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a29      	ldr	r2, [pc, #164]	@ (80008ac <HAL_I2S_MspInit+0x124>)
 8000808:	f043 0302 	orr.w	r3, r3, #2
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b27      	ldr	r3, [pc, #156]	@ (80008ac <HAL_I2S_MspInit+0x124>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0302 	and.w	r3, r3, #2
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 800081a:	f44f 4314 	mov.w	r3, #37888	@ 0x9400
 800081e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000820:	2302      	movs	r3, #2
 8000822:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000824:	2300      	movs	r3, #0
 8000826:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000828:	2300      	movs	r3, #0
 800082a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800082c:	2305      	movs	r3, #5
 800082e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000830:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000834:	4619      	mov	r1, r3
 8000836:	481e      	ldr	r0, [pc, #120]	@ (80008b0 <HAL_I2S_MspInit+0x128>)
 8000838:	f000 fdd8 	bl	80013ec <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800083c:	4b1d      	ldr	r3, [pc, #116]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 800083e:	4a1e      	ldr	r2, [pc, #120]	@ (80008b8 <HAL_I2S_MspInit+0x130>)
 8000840:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8000842:	4b1c      	ldr	r3, [pc, #112]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 8000844:	2200      	movs	r2, #0
 8000846:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000848:	4b1a      	ldr	r3, [pc, #104]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 800084a:	2240      	movs	r2, #64	@ 0x40
 800084c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800084e:	4b19      	ldr	r3, [pc, #100]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 8000850:	2200      	movs	r2, #0
 8000852:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000854:	4b17      	ldr	r3, [pc, #92]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 8000856:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800085a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800085c:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 800085e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000862:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000864:	4b13      	ldr	r3, [pc, #76]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 8000866:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800086a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800086c:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 800086e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000872:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000874:	4b0f      	ldr	r3, [pc, #60]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 8000876:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800087a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800087c:	4b0d      	ldr	r3, [pc, #52]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 800087e:	2200      	movs	r2, #0
 8000880:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000882:	480c      	ldr	r0, [pc, #48]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 8000884:	f000 fa42 	bl	8000d0c <HAL_DMA_Init>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <HAL_I2S_MspInit+0x10a>
    {
      Error_Handler();
 800088e:	f7ff ff4d 	bl	800072c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4a07      	ldr	r2, [pc, #28]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 8000896:	639a      	str	r2, [r3, #56]	@ 0x38
 8000898:	4a06      	ldr	r2, [pc, #24]	@ (80008b4 <HAL_I2S_MspInit+0x12c>)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800089e:	bf00      	nop
 80008a0:	3740      	adds	r7, #64	@ 0x40
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40003800 	.word	0x40003800
 80008ac:	40023800 	.word	0x40023800
 80008b0:	40020400 	.word	0x40020400
 80008b4:	20000190 	.word	0x20000190
 80008b8:	40026070 	.word	0x40026070

080008bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <NMI_Handler+0x4>

080008c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008c8:	bf00      	nop
 80008ca:	e7fd      	b.n	80008c8 <HardFault_Handler+0x4>

080008cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008d0:	bf00      	nop
 80008d2:	e7fd      	b.n	80008d0 <MemManage_Handler+0x4>

080008d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008d8:	bf00      	nop
 80008da:	e7fd      	b.n	80008d8 <BusFault_Handler+0x4>

080008dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008e0:	bf00      	nop
 80008e2:	e7fd      	b.n	80008e0 <UsageFault_Handler+0x4>

080008e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008e8:	bf00      	nop
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr

080008f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008f6:	bf00      	nop
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr

08000900 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000904:	bf00      	nop
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr

0800090e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800090e:	b580      	push	{r7, lr}
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000912:	f000 f8a5 	bl	8000a60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
	...

0800091c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000920:	4802      	ldr	r0, [pc, #8]	@ (800092c <DMA1_Stream4_IRQHandler+0x10>)
 8000922:	f000 faf9 	bl	8000f18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000190 	.word	0x20000190

08000930 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000934:	4802      	ldr	r0, [pc, #8]	@ (8000940 <OTG_FS_IRQHandler+0x10>)
 8000936:	f001 fdaf 	bl	8002498 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000cdc 	.word	0x20000cdc

08000944 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000948:	4b06      	ldr	r3, [pc, #24]	@ (8000964 <SystemInit+0x20>)
 800094a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800094e:	4a05      	ldr	r2, [pc, #20]	@ (8000964 <SystemInit+0x20>)
 8000950:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000954:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop
 8000964:	e000ed00 	.word	0xe000ed00

08000968 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000968:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800096c:	f7ff ffea 	bl	8000944 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000970:	480c      	ldr	r0, [pc, #48]	@ (80009a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000972:	490d      	ldr	r1, [pc, #52]	@ (80009a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000974:	4a0d      	ldr	r2, [pc, #52]	@ (80009ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000976:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000978:	e002      	b.n	8000980 <LoopCopyDataInit>

0800097a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800097a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800097c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800097e:	3304      	adds	r3, #4

08000980 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000980:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000982:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000984:	d3f9      	bcc.n	800097a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000986:	4a0a      	ldr	r2, [pc, #40]	@ (80009b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000988:	4c0a      	ldr	r4, [pc, #40]	@ (80009b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800098a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800098c:	e001      	b.n	8000992 <LoopFillZerobss>

0800098e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800098e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000990:	3204      	adds	r2, #4

08000992 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000992:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000994:	d3fb      	bcc.n	800098e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000996:	f007 fbbb 	bl	8008110 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800099a:	f7ff fdc9 	bl	8000530 <main>
  bx  lr    
 800099e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80009a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009a8:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 80009ac:	080081e0 	.word	0x080081e0
  ldr r2, =_sbss
 80009b0:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 80009b4:	20002414 	.word	0x20002414

080009b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009b8:	e7fe      	b.n	80009b8 <ADC_IRQHandler>
	...

080009bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009c0:	4b0e      	ldr	r3, [pc, #56]	@ (80009fc <HAL_Init+0x40>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a0d      	ldr	r2, [pc, #52]	@ (80009fc <HAL_Init+0x40>)
 80009c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80009ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009cc:	4b0b      	ldr	r3, [pc, #44]	@ (80009fc <HAL_Init+0x40>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a0a      	ldr	r2, [pc, #40]	@ (80009fc <HAL_Init+0x40>)
 80009d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009d8:	4b08      	ldr	r3, [pc, #32]	@ (80009fc <HAL_Init+0x40>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a07      	ldr	r2, [pc, #28]	@ (80009fc <HAL_Init+0x40>)
 80009de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009e4:	2003      	movs	r0, #3
 80009e6:	f000 f94f 	bl	8000c88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ea:	200f      	movs	r0, #15
 80009ec:	f000 f808 	bl	8000a00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009f0:	f7ff fea2 	bl	8000738 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009f4:	2300      	movs	r3, #0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40023c00 	.word	0x40023c00

08000a00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a08:	4b12      	ldr	r3, [pc, #72]	@ (8000a54 <HAL_InitTick+0x54>)
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <HAL_InitTick+0x58>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	4619      	mov	r1, r3
 8000a12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 f967 	bl	8000cf2 <HAL_SYSTICK_Config>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e00e      	b.n	8000a4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2b0f      	cmp	r3, #15
 8000a32:	d80a      	bhi.n	8000a4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a34:	2200      	movs	r2, #0
 8000a36:	6879      	ldr	r1, [r7, #4]
 8000a38:	f04f 30ff 	mov.w	r0, #4294967295
 8000a3c:	f000 f92f 	bl	8000c9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a40:	4a06      	ldr	r2, [pc, #24]	@ (8000a5c <HAL_InitTick+0x5c>)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a46:	2300      	movs	r3, #0
 8000a48:	e000      	b.n	8000a4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000000 	.word	0x20000000
 8000a58:	20000008 	.word	0x20000008
 8000a5c:	20000004 	.word	0x20000004

08000a60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a64:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <HAL_IncTick+0x20>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	461a      	mov	r2, r3
 8000a6a:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <HAL_IncTick+0x24>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4413      	add	r3, r2
 8000a70:	4a04      	ldr	r2, [pc, #16]	@ (8000a84 <HAL_IncTick+0x24>)
 8000a72:	6013      	str	r3, [r2, #0]
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	20000008 	.word	0x20000008
 8000a84:	200001f0 	.word	0x200001f0

08000a88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a8c:	4b03      	ldr	r3, [pc, #12]	@ (8000a9c <HAL_GetTick+0x14>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	200001f0 	.word	0x200001f0

08000aa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000aa8:	f7ff ffee 	bl	8000a88 <HAL_GetTick>
 8000aac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ab8:	d005      	beq.n	8000ac6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aba:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae4 <HAL_Delay+0x44>)
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	461a      	mov	r2, r3
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	4413      	add	r3, r2
 8000ac4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ac6:	bf00      	nop
 8000ac8:	f7ff ffde 	bl	8000a88 <HAL_GetTick>
 8000acc:	4602      	mov	r2, r0
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	68fa      	ldr	r2, [r7, #12]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d8f7      	bhi.n	8000ac8 <HAL_Delay+0x28>
  {
  }
}
 8000ad8:	bf00      	nop
 8000ada:	bf00      	nop
 8000adc:	3710      	adds	r7, #16
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20000008 	.word	0x20000008

08000ae8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	f003 0307 	and.w	r3, r3, #7
 8000af6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000af8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b2c <__NVIC_SetPriorityGrouping+0x44>)
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000afe:	68ba      	ldr	r2, [r7, #8]
 8000b00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b04:	4013      	ands	r3, r2
 8000b06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b1a:	4a04      	ldr	r2, [pc, #16]	@ (8000b2c <__NVIC_SetPriorityGrouping+0x44>)
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	60d3      	str	r3, [r2, #12]
}
 8000b20:	bf00      	nop
 8000b22:	3714      	adds	r7, #20
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	e000ed00 	.word	0xe000ed00

08000b30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b34:	4b04      	ldr	r3, [pc, #16]	@ (8000b48 <__NVIC_GetPriorityGrouping+0x18>)
 8000b36:	68db      	ldr	r3, [r3, #12]
 8000b38:	0a1b      	lsrs	r3, r3, #8
 8000b3a:	f003 0307 	and.w	r3, r3, #7
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr
 8000b48:	e000ed00 	.word	0xe000ed00

08000b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	db0b      	blt.n	8000b76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b5e:	79fb      	ldrb	r3, [r7, #7]
 8000b60:	f003 021f 	and.w	r2, r3, #31
 8000b64:	4907      	ldr	r1, [pc, #28]	@ (8000b84 <__NVIC_EnableIRQ+0x38>)
 8000b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6a:	095b      	lsrs	r3, r3, #5
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b76:	bf00      	nop
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	e000e100 	.word	0xe000e100

08000b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	6039      	str	r1, [r7, #0]
 8000b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	db0a      	blt.n	8000bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	b2da      	uxtb	r2, r3
 8000ba0:	490c      	ldr	r1, [pc, #48]	@ (8000bd4 <__NVIC_SetPriority+0x4c>)
 8000ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba6:	0112      	lsls	r2, r2, #4
 8000ba8:	b2d2      	uxtb	r2, r2
 8000baa:	440b      	add	r3, r1
 8000bac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bb0:	e00a      	b.n	8000bc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	b2da      	uxtb	r2, r3
 8000bb6:	4908      	ldr	r1, [pc, #32]	@ (8000bd8 <__NVIC_SetPriority+0x50>)
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	f003 030f 	and.w	r3, r3, #15
 8000bbe:	3b04      	subs	r3, #4
 8000bc0:	0112      	lsls	r2, r2, #4
 8000bc2:	b2d2      	uxtb	r2, r2
 8000bc4:	440b      	add	r3, r1
 8000bc6:	761a      	strb	r2, [r3, #24]
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	e000e100 	.word	0xe000e100
 8000bd8:	e000ed00 	.word	0xe000ed00

08000bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b089      	sub	sp, #36	@ 0x24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	60f8      	str	r0, [r7, #12]
 8000be4:	60b9      	str	r1, [r7, #8]
 8000be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	f003 0307 	and.w	r3, r3, #7
 8000bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bf0:	69fb      	ldr	r3, [r7, #28]
 8000bf2:	f1c3 0307 	rsb	r3, r3, #7
 8000bf6:	2b04      	cmp	r3, #4
 8000bf8:	bf28      	it	cs
 8000bfa:	2304      	movcs	r3, #4
 8000bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	3304      	adds	r3, #4
 8000c02:	2b06      	cmp	r3, #6
 8000c04:	d902      	bls.n	8000c0c <NVIC_EncodePriority+0x30>
 8000c06:	69fb      	ldr	r3, [r7, #28]
 8000c08:	3b03      	subs	r3, #3
 8000c0a:	e000      	b.n	8000c0e <NVIC_EncodePriority+0x32>
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c10:	f04f 32ff 	mov.w	r2, #4294967295
 8000c14:	69bb      	ldr	r3, [r7, #24]
 8000c16:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1a:	43da      	mvns	r2, r3
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	401a      	ands	r2, r3
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c24:	f04f 31ff 	mov.w	r1, #4294967295
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2e:	43d9      	mvns	r1, r3
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c34:	4313      	orrs	r3, r2
         );
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3724      	adds	r7, #36	@ 0x24
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
	...

08000c44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	3b01      	subs	r3, #1
 8000c50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c54:	d301      	bcc.n	8000c5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c56:	2301      	movs	r3, #1
 8000c58:	e00f      	b.n	8000c7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c84 <SysTick_Config+0x40>)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	3b01      	subs	r3, #1
 8000c60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c62:	210f      	movs	r1, #15
 8000c64:	f04f 30ff 	mov.w	r0, #4294967295
 8000c68:	f7ff ff8e 	bl	8000b88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c6c:	4b05      	ldr	r3, [pc, #20]	@ (8000c84 <SysTick_Config+0x40>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c72:	4b04      	ldr	r3, [pc, #16]	@ (8000c84 <SysTick_Config+0x40>)
 8000c74:	2207      	movs	r2, #7
 8000c76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c78:	2300      	movs	r3, #0
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	e000e010 	.word	0xe000e010

08000c88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c90:	6878      	ldr	r0, [r7, #4]
 8000c92:	f7ff ff29 	bl	8000ae8 <__NVIC_SetPriorityGrouping>
}
 8000c96:	bf00      	nop
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b086      	sub	sp, #24
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	60b9      	str	r1, [r7, #8]
 8000ca8:	607a      	str	r2, [r7, #4]
 8000caa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cac:	2300      	movs	r3, #0
 8000cae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cb0:	f7ff ff3e 	bl	8000b30 <__NVIC_GetPriorityGrouping>
 8000cb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cb6:	687a      	ldr	r2, [r7, #4]
 8000cb8:	68b9      	ldr	r1, [r7, #8]
 8000cba:	6978      	ldr	r0, [r7, #20]
 8000cbc:	f7ff ff8e 	bl	8000bdc <NVIC_EncodePriority>
 8000cc0:	4602      	mov	r2, r0
 8000cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cc6:	4611      	mov	r1, r2
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f7ff ff5d 	bl	8000b88 <__NVIC_SetPriority>
}
 8000cce:	bf00      	nop
 8000cd0:	3718      	adds	r7, #24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b082      	sub	sp, #8
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	4603      	mov	r3, r0
 8000cde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f7ff ff31 	bl	8000b4c <__NVIC_EnableIRQ>
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b082      	sub	sp, #8
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cfa:	6878      	ldr	r0, [r7, #4]
 8000cfc:	f7ff ffa2 	bl	8000c44 <SysTick_Config>
 8000d00:	4603      	mov	r3, r0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b086      	sub	sp, #24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000d14:	2300      	movs	r3, #0
 8000d16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000d18:	f7ff feb6 	bl	8000a88 <HAL_GetTick>
 8000d1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d101      	bne.n	8000d28 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000d24:	2301      	movs	r3, #1
 8000d26:	e099      	b.n	8000e5c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2202      	movs	r2, #2
 8000d2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2200      	movs	r2, #0
 8000d34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f022 0201 	bic.w	r2, r2, #1
 8000d46:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000d48:	e00f      	b.n	8000d6a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000d4a:	f7ff fe9d 	bl	8000a88 <HAL_GetTick>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	2b05      	cmp	r3, #5
 8000d56:	d908      	bls.n	8000d6a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2220      	movs	r2, #32
 8000d5c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2203      	movs	r2, #3
 8000d62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8000d66:	2303      	movs	r3, #3
 8000d68:	e078      	b.n	8000e5c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d1e8      	bne.n	8000d4a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000d80:	697a      	ldr	r2, [r7, #20]
 8000d82:	4b38      	ldr	r3, [pc, #224]	@ (8000e64 <HAL_DMA_Init+0x158>)
 8000d84:	4013      	ands	r3, r2
 8000d86:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	685a      	ldr	r2, [r3, #4]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000d96:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	691b      	ldr	r3, [r3, #16]
 8000d9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000da2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	6a1b      	ldr	r3, [r3, #32]
 8000db4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000db6:	697a      	ldr	r2, [r7, #20]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dc0:	2b04      	cmp	r3, #4
 8000dc2:	d107      	bne.n	8000dd4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	697a      	ldr	r2, [r7, #20]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	697a      	ldr	r2, [r7, #20]
 8000dda:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	695b      	ldr	r3, [r3, #20]
 8000de2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	f023 0307 	bic.w	r3, r3, #7
 8000dea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000df0:	697a      	ldr	r2, [r7, #20]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dfa:	2b04      	cmp	r3, #4
 8000dfc:	d117      	bne.n	8000e2e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e02:	697a      	ldr	r2, [r7, #20]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d00e      	beq.n	8000e2e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f000 fa6f 	bl	80012f4 <DMA_CheckFifoParam>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d008      	beq.n	8000e2e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2240      	movs	r2, #64	@ 0x40
 8000e20:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2201      	movs	r2, #1
 8000e26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	e016      	b.n	8000e5c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	697a      	ldr	r2, [r7, #20]
 8000e34:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000e36:	6878      	ldr	r0, [r7, #4]
 8000e38:	f000 fa26 	bl	8001288 <DMA_CalcBaseAndBitshift>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e44:	223f      	movs	r2, #63	@ 0x3f
 8000e46:	409a      	lsls	r2, r3
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2201      	movs	r2, #1
 8000e56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8000e5a:	2300      	movs	r3, #0
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3718      	adds	r7, #24
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	f010803f 	.word	0xf010803f

08000e68 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
 8000e74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e76:	2300      	movs	r3, #0
 8000e78:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e7e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d101      	bne.n	8000e8e <HAL_DMA_Start_IT+0x26>
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	e040      	b.n	8000f10 <HAL_DMA_Start_IT+0xa8>
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	2201      	movs	r2, #1
 8000e92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d12f      	bne.n	8000f02 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	2200      	movs	r2, #0
 8000eae:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	68b9      	ldr	r1, [r7, #8]
 8000eb6:	68f8      	ldr	r0, [r7, #12]
 8000eb8:	f000 f9b8 	bl	800122c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ec0:	223f      	movs	r2, #63	@ 0x3f
 8000ec2:	409a      	lsls	r2, r3
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f042 0216 	orr.w	r2, r2, #22
 8000ed6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d007      	beq.n	8000ef0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f042 0208 	orr.w	r2, r2, #8
 8000eee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f042 0201 	orr.w	r2, r2, #1
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	e005      	b.n	8000f0e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	2200      	movs	r2, #0
 8000f06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8000f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3718      	adds	r7, #24
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000f20:	2300      	movs	r3, #0
 8000f22:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000f24:	4b8e      	ldr	r3, [pc, #568]	@ (8001160 <HAL_DMA_IRQHandler+0x248>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a8e      	ldr	r2, [pc, #568]	@ (8001164 <HAL_DMA_IRQHandler+0x24c>)
 8000f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f2e:	0a9b      	lsrs	r3, r3, #10
 8000f30:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f36:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f42:	2208      	movs	r2, #8
 8000f44:	409a      	lsls	r2, r3
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4013      	ands	r3, r2
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d01a      	beq.n	8000f84 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 0304 	and.w	r3, r3, #4
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d013      	beq.n	8000f84 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f022 0204 	bic.w	r2, r2, #4
 8000f6a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f70:	2208      	movs	r2, #8
 8000f72:	409a      	lsls	r2, r3
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f7c:	f043 0201 	orr.w	r2, r3, #1
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f88:	2201      	movs	r2, #1
 8000f8a:	409a      	lsls	r2, r3
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d012      	beq.n	8000fba <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d00b      	beq.n	8000fba <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	409a      	lsls	r2, r3
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000fb2:	f043 0202 	orr.w	r2, r3, #2
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fbe:	2204      	movs	r2, #4
 8000fc0:	409a      	lsls	r2, r3
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d012      	beq.n	8000ff0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f003 0302 	and.w	r3, r3, #2
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d00b      	beq.n	8000ff0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fdc:	2204      	movs	r2, #4
 8000fde:	409a      	lsls	r2, r3
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000fe8:	f043 0204 	orr.w	r2, r3, #4
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ff4:	2210      	movs	r2, #16
 8000ff6:	409a      	lsls	r2, r3
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d043      	beq.n	8001088 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0308 	and.w	r3, r3, #8
 800100a:	2b00      	cmp	r3, #0
 800100c:	d03c      	beq.n	8001088 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001012:	2210      	movs	r2, #16
 8001014:	409a      	lsls	r2, r3
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001024:	2b00      	cmp	r3, #0
 8001026:	d018      	beq.n	800105a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001032:	2b00      	cmp	r3, #0
 8001034:	d108      	bne.n	8001048 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103a:	2b00      	cmp	r3, #0
 800103c:	d024      	beq.n	8001088 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	4798      	blx	r3
 8001046:	e01f      	b.n	8001088 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800104c:	2b00      	cmp	r3, #0
 800104e:	d01b      	beq.n	8001088 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	4798      	blx	r3
 8001058:	e016      	b.n	8001088 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001064:	2b00      	cmp	r3, #0
 8001066:	d107      	bne.n	8001078 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f022 0208 	bic.w	r2, r2, #8
 8001076:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107c:	2b00      	cmp	r3, #0
 800107e:	d003      	beq.n	8001088 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800108c:	2220      	movs	r2, #32
 800108e:	409a      	lsls	r2, r3
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	4013      	ands	r3, r2
 8001094:	2b00      	cmp	r3, #0
 8001096:	f000 808f 	beq.w	80011b8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f003 0310 	and.w	r3, r3, #16
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	f000 8087 	beq.w	80011b8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010ae:	2220      	movs	r2, #32
 80010b0:	409a      	lsls	r2, r3
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	2b05      	cmp	r3, #5
 80010c0:	d136      	bne.n	8001130 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f022 0216 	bic.w	r2, r2, #22
 80010d0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	695a      	ldr	r2, [r3, #20]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80010e0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d103      	bne.n	80010f2 <HAL_DMA_IRQHandler+0x1da>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d007      	beq.n	8001102 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f022 0208 	bic.w	r2, r2, #8
 8001100:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001106:	223f      	movs	r2, #63	@ 0x3f
 8001108:	409a      	lsls	r2, r3
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2201      	movs	r2, #1
 8001112:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2200      	movs	r2, #0
 800111a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001122:	2b00      	cmp	r3, #0
 8001124:	d07e      	beq.n	8001224 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	4798      	blx	r3
        }
        return;
 800112e:	e079      	b.n	8001224 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d01d      	beq.n	800117a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001148:	2b00      	cmp	r3, #0
 800114a:	d10d      	bne.n	8001168 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001150:	2b00      	cmp	r3, #0
 8001152:	d031      	beq.n	80011b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	4798      	blx	r3
 800115c:	e02c      	b.n	80011b8 <HAL_DMA_IRQHandler+0x2a0>
 800115e:	bf00      	nop
 8001160:	20000000 	.word	0x20000000
 8001164:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800116c:	2b00      	cmp	r3, #0
 800116e:	d023      	beq.n	80011b8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	4798      	blx	r3
 8001178:	e01e      	b.n	80011b8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001184:	2b00      	cmp	r3, #0
 8001186:	d10f      	bne.n	80011a8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f022 0210 	bic.w	r2, r2, #16
 8001196:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2201      	movs	r2, #1
 800119c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2200      	movs	r2, #0
 80011a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d032      	beq.n	8001226 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011c4:	f003 0301 	and.w	r3, r3, #1
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d022      	beq.n	8001212 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2205      	movs	r2, #5
 80011d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f022 0201 	bic.w	r2, r2, #1
 80011e2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	3301      	adds	r3, #1
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d307      	bcc.n	8001200 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d1f2      	bne.n	80011e4 <HAL_DMA_IRQHandler+0x2cc>
 80011fe:	e000      	b.n	8001202 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001200:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2201      	movs	r2, #1
 8001206:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	2b00      	cmp	r3, #0
 8001218:	d005      	beq.n	8001226 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	4798      	blx	r3
 8001222:	e000      	b.n	8001226 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001224:	bf00      	nop
    }
  }
}
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800122c:	b480      	push	{r7}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
 8001238:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001248:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	683a      	ldr	r2, [r7, #0]
 8001250:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	2b40      	cmp	r3, #64	@ 0x40
 8001258:	d108      	bne.n	800126c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	68ba      	ldr	r2, [r7, #8]
 8001268:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800126a:	e007      	b.n	800127c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	68ba      	ldr	r2, [r7, #8]
 8001272:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	60da      	str	r2, [r3, #12]
}
 800127c:	bf00      	nop
 800127e:	3714      	adds	r7, #20
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	b2db      	uxtb	r3, r3
 8001296:	3b10      	subs	r3, #16
 8001298:	4a14      	ldr	r2, [pc, #80]	@ (80012ec <DMA_CalcBaseAndBitshift+0x64>)
 800129a:	fba2 2303 	umull	r2, r3, r2, r3
 800129e:	091b      	lsrs	r3, r3, #4
 80012a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80012a2:	4a13      	ldr	r2, [pc, #76]	@ (80012f0 <DMA_CalcBaseAndBitshift+0x68>)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	4413      	add	r3, r2
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	461a      	mov	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2b03      	cmp	r3, #3
 80012b4:	d909      	bls.n	80012ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80012be:	f023 0303 	bic.w	r3, r3, #3
 80012c2:	1d1a      	adds	r2, r3, #4
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	659a      	str	r2, [r3, #88]	@ 0x58
 80012c8:	e007      	b.n	80012da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80012d2:	f023 0303 	bic.w	r3, r3, #3
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3714      	adds	r7, #20
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	aaaaaaab 	.word	0xaaaaaaab
 80012f0:	080081c8 	.word	0x080081c8

080012f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012fc:	2300      	movs	r3, #0
 80012fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001304:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d11f      	bne.n	800134e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	2b03      	cmp	r3, #3
 8001312:	d856      	bhi.n	80013c2 <DMA_CheckFifoParam+0xce>
 8001314:	a201      	add	r2, pc, #4	@ (adr r2, 800131c <DMA_CheckFifoParam+0x28>)
 8001316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131a:	bf00      	nop
 800131c:	0800132d 	.word	0x0800132d
 8001320:	0800133f 	.word	0x0800133f
 8001324:	0800132d 	.word	0x0800132d
 8001328:	080013c3 	.word	0x080013c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001330:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d046      	beq.n	80013c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800133c:	e043      	b.n	80013c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001342:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001346:	d140      	bne.n	80013ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800134c:	e03d      	b.n	80013ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	699b      	ldr	r3, [r3, #24]
 8001352:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001356:	d121      	bne.n	800139c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	2b03      	cmp	r3, #3
 800135c:	d837      	bhi.n	80013ce <DMA_CheckFifoParam+0xda>
 800135e:	a201      	add	r2, pc, #4	@ (adr r2, 8001364 <DMA_CheckFifoParam+0x70>)
 8001360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001364:	08001375 	.word	0x08001375
 8001368:	0800137b 	.word	0x0800137b
 800136c:	08001375 	.word	0x08001375
 8001370:	0800138d 	.word	0x0800138d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	73fb      	strb	r3, [r7, #15]
      break;
 8001378:	e030      	b.n	80013dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800137e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d025      	beq.n	80013d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800138a:	e022      	b.n	80013d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001390:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001394:	d11f      	bne.n	80013d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800139a:	e01c      	b.n	80013d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d903      	bls.n	80013aa <DMA_CheckFifoParam+0xb6>
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	2b03      	cmp	r3, #3
 80013a6:	d003      	beq.n	80013b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80013a8:	e018      	b.n	80013dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	73fb      	strb	r3, [r7, #15]
      break;
 80013ae:	e015      	b.n	80013dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d00e      	beq.n	80013da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	73fb      	strb	r3, [r7, #15]
      break;
 80013c0:	e00b      	b.n	80013da <DMA_CheckFifoParam+0xe6>
      break;
 80013c2:	bf00      	nop
 80013c4:	e00a      	b.n	80013dc <DMA_CheckFifoParam+0xe8>
      break;
 80013c6:	bf00      	nop
 80013c8:	e008      	b.n	80013dc <DMA_CheckFifoParam+0xe8>
      break;
 80013ca:	bf00      	nop
 80013cc:	e006      	b.n	80013dc <DMA_CheckFifoParam+0xe8>
      break;
 80013ce:	bf00      	nop
 80013d0:	e004      	b.n	80013dc <DMA_CheckFifoParam+0xe8>
      break;
 80013d2:	bf00      	nop
 80013d4:	e002      	b.n	80013dc <DMA_CheckFifoParam+0xe8>
      break;   
 80013d6:	bf00      	nop
 80013d8:	e000      	b.n	80013dc <DMA_CheckFifoParam+0xe8>
      break;
 80013da:	bf00      	nop
    }
  } 
  
  return status; 
 80013dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop

080013ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b089      	sub	sp, #36	@ 0x24
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80013f6:	2300      	movs	r3, #0
 80013f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80013fa:	2300      	movs	r3, #0
 80013fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013fe:	2300      	movs	r3, #0
 8001400:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001402:	2300      	movs	r3, #0
 8001404:	61fb      	str	r3, [r7, #28]
 8001406:	e159      	b.n	80016bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001408:	2201      	movs	r2, #1
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	fa02 f303 	lsl.w	r3, r2, r3
 8001410:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	697a      	ldr	r2, [r7, #20]
 8001418:	4013      	ands	r3, r2
 800141a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800141c:	693a      	ldr	r2, [r7, #16]
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	429a      	cmp	r2, r3
 8001422:	f040 8148 	bne.w	80016b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f003 0303 	and.w	r3, r3, #3
 800142e:	2b01      	cmp	r3, #1
 8001430:	d005      	beq.n	800143e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800143a:	2b02      	cmp	r3, #2
 800143c:	d130      	bne.n	80014a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	2203      	movs	r2, #3
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	43db      	mvns	r3, r3
 8001450:	69ba      	ldr	r2, [r7, #24]
 8001452:	4013      	ands	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	68da      	ldr	r2, [r3, #12]
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	005b      	lsls	r3, r3, #1
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	4313      	orrs	r3, r2
 8001466:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001474:	2201      	movs	r2, #1
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	fa02 f303 	lsl.w	r3, r2, r3
 800147c:	43db      	mvns	r3, r3
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	4013      	ands	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	091b      	lsrs	r3, r3, #4
 800148a:	f003 0201 	and.w	r2, r3, #1
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	fa02 f303 	lsl.w	r3, r2, r3
 8001494:	69ba      	ldr	r2, [r7, #24]
 8001496:	4313      	orrs	r3, r2
 8001498:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f003 0303 	and.w	r3, r3, #3
 80014a8:	2b03      	cmp	r3, #3
 80014aa:	d017      	beq.n	80014dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	2203      	movs	r2, #3
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	43db      	mvns	r3, r3
 80014be:	69ba      	ldr	r2, [r7, #24]
 80014c0:	4013      	ands	r3, r2
 80014c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	689a      	ldr	r2, [r3, #8]
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	69ba      	ldr	r2, [r7, #24]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f003 0303 	and.w	r3, r3, #3
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d123      	bne.n	8001530 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	08da      	lsrs	r2, r3, #3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	3208      	adds	r2, #8
 80014f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	f003 0307 	and.w	r3, r3, #7
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	220f      	movs	r2, #15
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	691a      	ldr	r2, [r3, #16]
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	f003 0307 	and.w	r3, r3, #7
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	4313      	orrs	r3, r2
 8001520:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	08da      	lsrs	r2, r3, #3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	3208      	adds	r2, #8
 800152a:	69b9      	ldr	r1, [r7, #24]
 800152c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	2203      	movs	r2, #3
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	43db      	mvns	r3, r3
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	4013      	ands	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f003 0203 	and.w	r2, r3, #3
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	69ba      	ldr	r2, [r7, #24]
 800155a:	4313      	orrs	r3, r2
 800155c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800156c:	2b00      	cmp	r3, #0
 800156e:	f000 80a2 	beq.w	80016b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	4b57      	ldr	r3, [pc, #348]	@ (80016d4 <HAL_GPIO_Init+0x2e8>)
 8001578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800157a:	4a56      	ldr	r2, [pc, #344]	@ (80016d4 <HAL_GPIO_Init+0x2e8>)
 800157c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001580:	6453      	str	r3, [r2, #68]	@ 0x44
 8001582:	4b54      	ldr	r3, [pc, #336]	@ (80016d4 <HAL_GPIO_Init+0x2e8>)
 8001584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001586:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800158e:	4a52      	ldr	r2, [pc, #328]	@ (80016d8 <HAL_GPIO_Init+0x2ec>)
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	089b      	lsrs	r3, r3, #2
 8001594:	3302      	adds	r3, #2
 8001596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800159a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	f003 0303 	and.w	r3, r3, #3
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	220f      	movs	r2, #15
 80015a6:	fa02 f303 	lsl.w	r3, r2, r3
 80015aa:	43db      	mvns	r3, r3
 80015ac:	69ba      	ldr	r2, [r7, #24]
 80015ae:	4013      	ands	r3, r2
 80015b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a49      	ldr	r2, [pc, #292]	@ (80016dc <HAL_GPIO_Init+0x2f0>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d019      	beq.n	80015ee <HAL_GPIO_Init+0x202>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a48      	ldr	r2, [pc, #288]	@ (80016e0 <HAL_GPIO_Init+0x2f4>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d013      	beq.n	80015ea <HAL_GPIO_Init+0x1fe>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a47      	ldr	r2, [pc, #284]	@ (80016e4 <HAL_GPIO_Init+0x2f8>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d00d      	beq.n	80015e6 <HAL_GPIO_Init+0x1fa>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a46      	ldr	r2, [pc, #280]	@ (80016e8 <HAL_GPIO_Init+0x2fc>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d007      	beq.n	80015e2 <HAL_GPIO_Init+0x1f6>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a45      	ldr	r2, [pc, #276]	@ (80016ec <HAL_GPIO_Init+0x300>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d101      	bne.n	80015de <HAL_GPIO_Init+0x1f2>
 80015da:	2304      	movs	r3, #4
 80015dc:	e008      	b.n	80015f0 <HAL_GPIO_Init+0x204>
 80015de:	2307      	movs	r3, #7
 80015e0:	e006      	b.n	80015f0 <HAL_GPIO_Init+0x204>
 80015e2:	2303      	movs	r3, #3
 80015e4:	e004      	b.n	80015f0 <HAL_GPIO_Init+0x204>
 80015e6:	2302      	movs	r3, #2
 80015e8:	e002      	b.n	80015f0 <HAL_GPIO_Init+0x204>
 80015ea:	2301      	movs	r3, #1
 80015ec:	e000      	b.n	80015f0 <HAL_GPIO_Init+0x204>
 80015ee:	2300      	movs	r3, #0
 80015f0:	69fa      	ldr	r2, [r7, #28]
 80015f2:	f002 0203 	and.w	r2, r2, #3
 80015f6:	0092      	lsls	r2, r2, #2
 80015f8:	4093      	lsls	r3, r2
 80015fa:	69ba      	ldr	r2, [r7, #24]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001600:	4935      	ldr	r1, [pc, #212]	@ (80016d8 <HAL_GPIO_Init+0x2ec>)
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	089b      	lsrs	r3, r3, #2
 8001606:	3302      	adds	r3, #2
 8001608:	69ba      	ldr	r2, [r7, #24]
 800160a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800160e:	4b38      	ldr	r3, [pc, #224]	@ (80016f0 <HAL_GPIO_Init+0x304>)
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	43db      	mvns	r3, r3
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	4013      	ands	r3, r2
 800161c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d003      	beq.n	8001632 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800162a:	69ba      	ldr	r2, [r7, #24]
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	4313      	orrs	r3, r2
 8001630:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001632:	4a2f      	ldr	r2, [pc, #188]	@ (80016f0 <HAL_GPIO_Init+0x304>)
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001638:	4b2d      	ldr	r3, [pc, #180]	@ (80016f0 <HAL_GPIO_Init+0x304>)
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	43db      	mvns	r3, r3
 8001642:	69ba      	ldr	r2, [r7, #24]
 8001644:	4013      	ands	r3, r2
 8001646:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001650:	2b00      	cmp	r3, #0
 8001652:	d003      	beq.n	800165c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001654:	69ba      	ldr	r2, [r7, #24]
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	4313      	orrs	r3, r2
 800165a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800165c:	4a24      	ldr	r2, [pc, #144]	@ (80016f0 <HAL_GPIO_Init+0x304>)
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001662:	4b23      	ldr	r3, [pc, #140]	@ (80016f0 <HAL_GPIO_Init+0x304>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	43db      	mvns	r3, r3
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	4013      	ands	r3, r2
 8001670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d003      	beq.n	8001686 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800167e:	69ba      	ldr	r2, [r7, #24]
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	4313      	orrs	r3, r2
 8001684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001686:	4a1a      	ldr	r2, [pc, #104]	@ (80016f0 <HAL_GPIO_Init+0x304>)
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800168c:	4b18      	ldr	r3, [pc, #96]	@ (80016f0 <HAL_GPIO_Init+0x304>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	43db      	mvns	r3, r3
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	4013      	ands	r3, r2
 800169a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d003      	beq.n	80016b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016b0:	4a0f      	ldr	r2, [pc, #60]	@ (80016f0 <HAL_GPIO_Init+0x304>)
 80016b2:	69bb      	ldr	r3, [r7, #24]
 80016b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	3301      	adds	r3, #1
 80016ba:	61fb      	str	r3, [r7, #28]
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	2b0f      	cmp	r3, #15
 80016c0:	f67f aea2 	bls.w	8001408 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016c4:	bf00      	nop
 80016c6:	bf00      	nop
 80016c8:	3724      	adds	r7, #36	@ 0x24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	40023800 	.word	0x40023800
 80016d8:	40013800 	.word	0x40013800
 80016dc:	40020000 	.word	0x40020000
 80016e0:	40020400 	.word	0x40020400
 80016e4:	40020800 	.word	0x40020800
 80016e8:	40020c00 	.word	0x40020c00
 80016ec:	40021000 	.word	0x40021000
 80016f0:	40013c00 	.word	0x40013c00

080016f4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b088      	sub	sp, #32
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e128      	b.n	8001958 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d109      	bne.n	8001726 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a90      	ldr	r2, [pc, #576]	@ (8001960 <HAL_I2S_Init+0x26c>)
 800171e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff f831 	bl	8000788 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2202      	movs	r2, #2
 800172a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	69db      	ldr	r3, [r3, #28]
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	6812      	ldr	r2, [r2, #0]
 8001738:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800173c:	f023 030f 	bic.w	r3, r3, #15
 8001740:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2202      	movs	r2, #2
 8001748:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	695b      	ldr	r3, [r3, #20]
 800174e:	2b02      	cmp	r3, #2
 8001750:	d060      	beq.n	8001814 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d102      	bne.n	8001760 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800175a:	2310      	movs	r3, #16
 800175c:	617b      	str	r3, [r7, #20]
 800175e:	e001      	b.n	8001764 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001760:	2320      	movs	r3, #32
 8001762:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	2b20      	cmp	r3, #32
 800176a:	d802      	bhi.n	8001772 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001772:	2001      	movs	r0, #1
 8001774:	f002 fcbe 	bl	80040f4 <HAL_RCCEx_GetPeriphCLKFreq>
 8001778:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	691b      	ldr	r3, [r3, #16]
 800177e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001782:	d125      	bne.n	80017d0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d010      	beq.n	80017ae <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	68fa      	ldr	r2, [r7, #12]
 8001792:	fbb2 f2f3 	udiv	r2, r2, r3
 8001796:	4613      	mov	r3, r2
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	4413      	add	r3, r2
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	461a      	mov	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	695b      	ldr	r3, [r3, #20]
 80017a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80017a8:	3305      	adds	r3, #5
 80017aa:	613b      	str	r3, [r7, #16]
 80017ac:	e01f      	b.n	80017ee <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	00db      	lsls	r3, r3, #3
 80017b2:	68fa      	ldr	r2, [r7, #12]
 80017b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80017b8:	4613      	mov	r3, r2
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	4413      	add	r3, r2
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	461a      	mov	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	695b      	ldr	r3, [r3, #20]
 80017c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ca:	3305      	adds	r3, #5
 80017cc:	613b      	str	r3, [r7, #16]
 80017ce:	e00e      	b.n	80017ee <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80017d8:	4613      	mov	r3, r2
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	4413      	add	r3, r2
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	461a      	mov	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	695b      	ldr	r3, [r3, #20]
 80017e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ea:	3305      	adds	r3, #5
 80017ec:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	4a5c      	ldr	r2, [pc, #368]	@ (8001964 <HAL_I2S_Init+0x270>)
 80017f2:	fba2 2303 	umull	r2, r3, r2, r3
 80017f6:	08db      	lsrs	r3, r3, #3
 80017f8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	085b      	lsrs	r3, r3, #1
 800180a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	021b      	lsls	r3, r3, #8
 8001810:	61bb      	str	r3, [r7, #24]
 8001812:	e003      	b.n	800181c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001814:	2302      	movs	r3, #2
 8001816:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001818:	2300      	movs	r3, #0
 800181a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d902      	bls.n	8001828 <HAL_I2S_Init+0x134>
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	2bff      	cmp	r3, #255	@ 0xff
 8001826:	d907      	bls.n	8001838 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800182c:	f043 0210 	orr.w	r2, r3, #16
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e08f      	b.n	8001958 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	691a      	ldr	r2, [r3, #16]
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	ea42 0103 	orr.w	r1, r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	69fa      	ldr	r2, [r7, #28]
 8001848:	430a      	orrs	r2, r1
 800184a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	69db      	ldr	r3, [r3, #28]
 8001852:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001856:	f023 030f 	bic.w	r3, r3, #15
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	6851      	ldr	r1, [r2, #4]
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	6892      	ldr	r2, [r2, #8]
 8001862:	4311      	orrs	r1, r2
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	68d2      	ldr	r2, [r2, #12]
 8001868:	4311      	orrs	r1, r2
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	6992      	ldr	r2, [r2, #24]
 800186e:	430a      	orrs	r2, r1
 8001870:	431a      	orrs	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800187a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a1b      	ldr	r3, [r3, #32]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d161      	bne.n	8001948 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a38      	ldr	r2, [pc, #224]	@ (8001968 <HAL_I2S_Init+0x274>)
 8001888:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a37      	ldr	r2, [pc, #220]	@ (800196c <HAL_I2S_Init+0x278>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d101      	bne.n	8001898 <HAL_I2S_Init+0x1a4>
 8001894:	4b36      	ldr	r3, [pc, #216]	@ (8001970 <HAL_I2S_Init+0x27c>)
 8001896:	e001      	b.n	800189c <HAL_I2S_Init+0x1a8>
 8001898:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	6812      	ldr	r2, [r2, #0]
 80018a2:	4932      	ldr	r1, [pc, #200]	@ (800196c <HAL_I2S_Init+0x278>)
 80018a4:	428a      	cmp	r2, r1
 80018a6:	d101      	bne.n	80018ac <HAL_I2S_Init+0x1b8>
 80018a8:	4a31      	ldr	r2, [pc, #196]	@ (8001970 <HAL_I2S_Init+0x27c>)
 80018aa:	e001      	b.n	80018b0 <HAL_I2S_Init+0x1bc>
 80018ac:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80018b0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80018b4:	f023 030f 	bic.w	r3, r3, #15
 80018b8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a2b      	ldr	r2, [pc, #172]	@ (800196c <HAL_I2S_Init+0x278>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d101      	bne.n	80018c8 <HAL_I2S_Init+0x1d4>
 80018c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001970 <HAL_I2S_Init+0x27c>)
 80018c6:	e001      	b.n	80018cc <HAL_I2S_Init+0x1d8>
 80018c8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80018cc:	2202      	movs	r2, #2
 80018ce:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a25      	ldr	r2, [pc, #148]	@ (800196c <HAL_I2S_Init+0x278>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d101      	bne.n	80018de <HAL_I2S_Init+0x1ea>
 80018da:	4b25      	ldr	r3, [pc, #148]	@ (8001970 <HAL_I2S_Init+0x27c>)
 80018dc:	e001      	b.n	80018e2 <HAL_I2S_Init+0x1ee>
 80018de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80018e2:	69db      	ldr	r3, [r3, #28]
 80018e4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018ee:	d003      	beq.n	80018f8 <HAL_I2S_Init+0x204>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d103      	bne.n	8001900 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80018f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018fc:	613b      	str	r3, [r7, #16]
 80018fe:	e001      	b.n	8001904 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001900:	2300      	movs	r3, #0
 8001902:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800190e:	4313      	orrs	r3, r2
 8001910:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001918:	4313      	orrs	r3, r2
 800191a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001922:	4313      	orrs	r3, r2
 8001924:	b29a      	uxth	r2, r3
 8001926:	897b      	ldrh	r3, [r7, #10]
 8001928:	4313      	orrs	r3, r2
 800192a:	b29b      	uxth	r3, r3
 800192c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001930:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a0d      	ldr	r2, [pc, #52]	@ (800196c <HAL_I2S_Init+0x278>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d101      	bne.n	8001940 <HAL_I2S_Init+0x24c>
 800193c:	4b0c      	ldr	r3, [pc, #48]	@ (8001970 <HAL_I2S_Init+0x27c>)
 800193e:	e001      	b.n	8001944 <HAL_I2S_Init+0x250>
 8001940:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001944:	897a      	ldrh	r2, [r7, #10]
 8001946:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2200      	movs	r2, #0
 800194c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2201      	movs	r2, #1
 8001952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8001956:	2300      	movs	r3, #0
}
 8001958:	4618      	mov	r0, r3
 800195a:	3720      	adds	r7, #32
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	08001c49 	.word	0x08001c49
 8001964:	cccccccd 	.word	0xcccccccd
 8001968:	08001d5d 	.word	0x08001d5d
 800196c:	40003800 	.word	0x40003800
 8001970:	40003400 	.word	0x40003400

08001974 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	4613      	mov	r3, r2
 8001980:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d002      	beq.n	800198e <HAL_I2S_Transmit_DMA+0x1a>
 8001988:	88fb      	ldrh	r3, [r7, #6]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d101      	bne.n	8001992 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e08a      	b.n	8001aa8 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001998:	b2db      	uxtb	r3, r3
 800199a:	2b01      	cmp	r3, #1
 800199c:	d001      	beq.n	80019a2 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 800199e:	2302      	movs	r3, #2
 80019a0:	e082      	b.n	8001aa8 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d101      	bne.n	80019b2 <HAL_I2S_Transmit_DMA+0x3e>
 80019ae:	2302      	movs	r3, #2
 80019b0:	e07a      	b.n	8001aa8 <HAL_I2S_Transmit_DMA+0x134>
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	2201      	movs	r2, #1
 80019b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	2203      	movs	r2, #3
 80019be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2200      	movs	r2, #0
 80019c6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	f003 0307 	and.w	r3, r3, #7
 80019d8:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	2b03      	cmp	r3, #3
 80019de:	d002      	beq.n	80019e6 <HAL_I2S_Transmit_DMA+0x72>
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	2b05      	cmp	r3, #5
 80019e4:	d10a      	bne.n	80019fc <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 80019e6:	88fb      	ldrh	r3, [r7, #6]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	b29a      	uxth	r2, r3
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 80019f0:	88fb      	ldrh	r3, [r7, #6]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80019fa:	e005      	b.n	8001a08 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	88fa      	ldrh	r2, [r7, #6]
 8001a00:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	88fa      	ldrh	r2, [r7, #6]
 8001a06:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a0c:	4a28      	ldr	r2, [pc, #160]	@ (8001ab0 <HAL_I2S_Transmit_DMA+0x13c>)
 8001a0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a14:	4a27      	ldr	r2, [pc, #156]	@ (8001ab4 <HAL_I2S_Transmit_DMA+0x140>)
 8001a16:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a1c:	4a26      	ldr	r2, [pc, #152]	@ (8001ab8 <HAL_I2S_Transmit_DMA+0x144>)
 8001a1e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001a28:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001a30:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a36:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001a38:	f7ff fa16 	bl	8000e68 <HAL_DMA_Start_IT>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d00f      	beq.n	8001a62 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a46:	f043 0208 	orr.w	r2, r3, #8
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2201      	movs	r2, #1
 8001a52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e022      	b.n	8001aa8 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2200      	movs	r2, #0
 8001a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d107      	bne.n	8001a88 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	685a      	ldr	r2, [r3, #4]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f042 0202 	orr.w	r2, r2, #2
 8001a86:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d107      	bne.n	8001aa6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	69da      	ldr	r2, [r3, #28]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001aa4:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	08001b27 	.word	0x08001b27
 8001ab4:	08001ae5 	.word	0x08001ae5
 8001ab8:	08001b43 	.word	0x08001b43

08001abc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8001ac4:	bf00      	nop
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001af0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d10e      	bne.n	8001b18 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	685a      	ldr	r2, [r3, #4]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 0202 	bic.w	r2, r2, #2
 8001b08:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f005 fec1 	bl	80078a0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001b1e:	bf00      	nop
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b084      	sub	sp, #16
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b32:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8001b34:	68f8      	ldr	r0, [r7, #12]
 8001b36:	f005 fe9d 	bl	8007874 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001b3a:	bf00      	nop
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b084      	sub	sp, #16
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b4e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	685a      	ldr	r2, [r3, #4]
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f022 0203 	bic.w	r2, r2, #3
 8001b5e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2200      	movs	r2, #0
 8001b64:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b78:	f043 0208 	orr.w	r2, r3, #8
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8001b80:	68f8      	ldr	r0, [r7, #12]
 8001b82:	f7ff ffa5 	bl	8001ad0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001b86:	bf00      	nop
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b082      	sub	sp, #8
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9a:	881a      	ldrh	r2, [r3, #0]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ba6:	1c9a      	adds	r2, r3, #2
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d10e      	bne.n	8001be2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	685a      	ldr	r2, [r3, #4]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001bd2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f005 fe5f 	bl	80078a0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001be2:	bf00      	nop
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	68da      	ldr	r2, [r3, #12]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bfc:	b292      	uxth	r2, r2
 8001bfe:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c04:	1c9a      	adds	r2, r3, #2
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	3b01      	subs	r3, #1
 8001c12:	b29a      	uxth	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d10e      	bne.n	8001c40 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	685a      	ldr	r2, [r3, #4]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001c30:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2201      	movs	r2, #1
 8001c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f7ff ff3e 	bl	8001abc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001c40:	bf00      	nop
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b04      	cmp	r3, #4
 8001c62:	d13a      	bne.n	8001cda <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d109      	bne.n	8001c82 <I2S_IRQHandler+0x3a>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c78:	2b40      	cmp	r3, #64	@ 0x40
 8001c7a:	d102      	bne.n	8001c82 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f7ff ffb4 	bl	8001bea <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c88:	2b40      	cmp	r3, #64	@ 0x40
 8001c8a:	d126      	bne.n	8001cda <I2S_IRQHandler+0x92>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f003 0320 	and.w	r3, r3, #32
 8001c96:	2b20      	cmp	r3, #32
 8001c98:	d11f      	bne.n	8001cda <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001ca8:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	613b      	str	r3, [r7, #16]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	613b      	str	r3, [r7, #16]
 8001cbe:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ccc:	f043 0202 	orr.w	r2, r3, #2
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff fefb 	bl	8001ad0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	2b03      	cmp	r3, #3
 8001ce4:	d136      	bne.n	8001d54 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d109      	bne.n	8001d04 <I2S_IRQHandler+0xbc>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cfa:	2b80      	cmp	r3, #128	@ 0x80
 8001cfc:	d102      	bne.n	8001d04 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f7ff ff45 	bl	8001b8e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	2b08      	cmp	r3, #8
 8001d0c:	d122      	bne.n	8001d54 <I2S_IRQHandler+0x10c>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f003 0320 	and.w	r3, r3, #32
 8001d18:	2b20      	cmp	r3, #32
 8001d1a:	d11b      	bne.n	8001d54 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	685a      	ldr	r2, [r3, #4]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001d2a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d46:	f043 0204 	orr.w	r2, r3, #4
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7ff febe 	bl	8001ad0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001d54:	bf00      	nop
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b088      	sub	sp, #32
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a92      	ldr	r2, [pc, #584]	@ (8001fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d101      	bne.n	8001d7a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8001d76:	4b92      	ldr	r3, [pc, #584]	@ (8001fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001d78:	e001      	b.n	8001d7e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8001d7a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a8b      	ldr	r2, [pc, #556]	@ (8001fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d101      	bne.n	8001d98 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8001d94:	4b8a      	ldr	r3, [pc, #552]	@ (8001fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001d96:	e001      	b.n	8001d9c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8001d98:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001da8:	d004      	beq.n	8001db4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f040 8099 	bne.w	8001ee6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d107      	bne.n	8001dce <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d002      	beq.n	8001dce <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f000 f925 	bl	8002018 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d107      	bne.n	8001de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d002      	beq.n	8001de8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 f9c8 	bl	8002178 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dee:	2b40      	cmp	r3, #64	@ 0x40
 8001df0:	d13a      	bne.n	8001e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	f003 0320 	and.w	r3, r3, #32
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d035      	beq.n	8001e68 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a6e      	ldr	r2, [pc, #440]	@ (8001fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d101      	bne.n	8001e0a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8001e06:	4b6e      	ldr	r3, [pc, #440]	@ (8001fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001e08:	e001      	b.n	8001e0e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8001e0a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001e0e:	685a      	ldr	r2, [r3, #4]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4969      	ldr	r1, [pc, #420]	@ (8001fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001e16:	428b      	cmp	r3, r1
 8001e18:	d101      	bne.n	8001e1e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8001e1a:	4b69      	ldr	r3, [pc, #420]	@ (8001fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001e1c:	e001      	b.n	8001e22 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8001e1e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001e22:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001e26:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	685a      	ldr	r2, [r3, #4]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001e36:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001e38:	2300      	movs	r3, #0
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5a:	f043 0202 	orr.w	r2, r3, #2
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7ff fe34 	bl	8001ad0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	f003 0308 	and.w	r3, r3, #8
 8001e6e:	2b08      	cmp	r3, #8
 8001e70:	f040 80c3 	bne.w	8001ffa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	f003 0320 	and.w	r3, r3, #32
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	f000 80bd 	beq.w	8001ffa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	685a      	ldr	r2, [r3, #4]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001e8e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a49      	ldr	r2, [pc, #292]	@ (8001fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d101      	bne.n	8001e9e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8001e9a:	4b49      	ldr	r3, [pc, #292]	@ (8001fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001e9c:	e001      	b.n	8001ea2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8001e9e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4944      	ldr	r1, [pc, #272]	@ (8001fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001eaa:	428b      	cmp	r3, r1
 8001eac:	d101      	bne.n	8001eb2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8001eae:	4b44      	ldr	r3, [pc, #272]	@ (8001fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001eb0:	e001      	b.n	8001eb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8001eb2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001eb6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001eba:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60bb      	str	r3, [r7, #8]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	60bb      	str	r3, [r7, #8]
 8001ec8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2201      	movs	r2, #1
 8001ece:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed6:	f043 0204 	orr.w	r2, r3, #4
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7ff fdf6 	bl	8001ad0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001ee4:	e089      	b.n	8001ffa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	f003 0302 	and.w	r3, r3, #2
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d107      	bne.n	8001f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d002      	beq.n	8001f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f000 f8be 	bl	800207c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d107      	bne.n	8001f1a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d002      	beq.n	8001f1a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f000 f8fd 	bl	8002114 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f20:	2b40      	cmp	r3, #64	@ 0x40
 8001f22:	d12f      	bne.n	8001f84 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	f003 0320 	and.w	r3, r3, #32
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d02a      	beq.n	8001f84 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001f3c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a1e      	ldr	r2, [pc, #120]	@ (8001fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d101      	bne.n	8001f4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8001f48:	4b1d      	ldr	r3, [pc, #116]	@ (8001fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f4a:	e001      	b.n	8001f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8001f4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f50:	685a      	ldr	r2, [r3, #4]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4919      	ldr	r1, [pc, #100]	@ (8001fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f58:	428b      	cmp	r3, r1
 8001f5a:	d101      	bne.n	8001f60 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8001f5c:	4b18      	ldr	r3, [pc, #96]	@ (8001fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f5e:	e001      	b.n	8001f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8001f60:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f64:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001f68:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	f043 0202 	orr.w	r2, r3, #2
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff fda6 	bl	8001ad0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	f003 0308 	and.w	r3, r3, #8
 8001f8a:	2b08      	cmp	r3, #8
 8001f8c:	d136      	bne.n	8001ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	f003 0320 	and.w	r3, r3, #32
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d031      	beq.n	8001ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a07      	ldr	r2, [pc, #28]	@ (8001fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d101      	bne.n	8001fa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8001fa2:	4b07      	ldr	r3, [pc, #28]	@ (8001fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001fa4:	e001      	b.n	8001faa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8001fa6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001faa:	685a      	ldr	r2, [r3, #4]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4902      	ldr	r1, [pc, #8]	@ (8001fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001fb2:	428b      	cmp	r3, r1
 8001fb4:	d106      	bne.n	8001fc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8001fb6:	4b02      	ldr	r3, [pc, #8]	@ (8001fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001fb8:	e006      	b.n	8001fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8001fba:	bf00      	nop
 8001fbc:	40003800 	.word	0x40003800
 8001fc0:	40003400 	.word	0x40003400
 8001fc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001fc8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001fcc:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001fdc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fea:	f043 0204 	orr.w	r2, r3, #4
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff fd6c 	bl	8001ad0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001ff8:	e000      	b.n	8001ffc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001ffa:	bf00      	nop
}
 8001ffc:	bf00      	nop
 8001ffe:	3720      	adds	r7, #32
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002024:	1c99      	adds	r1, r3, #2
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6251      	str	r1, [r2, #36]	@ 0x24
 800202a:	881a      	ldrh	r2, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002036:	b29b      	uxth	r3, r3
 8002038:	3b01      	subs	r3, #1
 800203a:	b29a      	uxth	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002044:	b29b      	uxth	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d113      	bne.n	8002072 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	685a      	ldr	r2, [r3, #4]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002058:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800205e:	b29b      	uxth	r3, r3
 8002060:	2b00      	cmp	r3, #0
 8002062:	d106      	bne.n	8002072 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2201      	movs	r2, #1
 8002068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f7ff ffc9 	bl	8002004 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
	...

0800207c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002088:	1c99      	adds	r1, r3, #2
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	6251      	str	r1, [r2, #36]	@ 0x24
 800208e:	8819      	ldrh	r1, [r3, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a1d      	ldr	r2, [pc, #116]	@ (800210c <I2SEx_TxISR_I2SExt+0x90>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d101      	bne.n	800209e <I2SEx_TxISR_I2SExt+0x22>
 800209a:	4b1d      	ldr	r3, [pc, #116]	@ (8002110 <I2SEx_TxISR_I2SExt+0x94>)
 800209c:	e001      	b.n	80020a2 <I2SEx_TxISR_I2SExt+0x26>
 800209e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020a2:	460a      	mov	r2, r1
 80020a4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	3b01      	subs	r3, #1
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d121      	bne.n	8002102 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a12      	ldr	r2, [pc, #72]	@ (800210c <I2SEx_TxISR_I2SExt+0x90>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d101      	bne.n	80020cc <I2SEx_TxISR_I2SExt+0x50>
 80020c8:	4b11      	ldr	r3, [pc, #68]	@ (8002110 <I2SEx_TxISR_I2SExt+0x94>)
 80020ca:	e001      	b.n	80020d0 <I2SEx_TxISR_I2SExt+0x54>
 80020cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	490d      	ldr	r1, [pc, #52]	@ (800210c <I2SEx_TxISR_I2SExt+0x90>)
 80020d8:	428b      	cmp	r3, r1
 80020da:	d101      	bne.n	80020e0 <I2SEx_TxISR_I2SExt+0x64>
 80020dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002110 <I2SEx_TxISR_I2SExt+0x94>)
 80020de:	e001      	b.n	80020e4 <I2SEx_TxISR_I2SExt+0x68>
 80020e0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020e4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80020e8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d106      	bne.n	8002102 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff ff81 	bl	8002004 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40003800 	.word	0x40003800
 8002110:	40003400 	.word	0x40003400

08002114 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	68d8      	ldr	r0, [r3, #12]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002126:	1c99      	adds	r1, r3, #2
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800212c:	b282      	uxth	r2, r0
 800212e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002134:	b29b      	uxth	r3, r3
 8002136:	3b01      	subs	r3, #1
 8002138:	b29a      	uxth	r2, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002142:	b29b      	uxth	r3, r3
 8002144:	2b00      	cmp	r3, #0
 8002146:	d113      	bne.n	8002170 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002156:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800215c:	b29b      	uxth	r3, r3
 800215e:	2b00      	cmp	r3, #0
 8002160:	d106      	bne.n	8002170 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2201      	movs	r2, #1
 8002166:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f7ff ff4a 	bl	8002004 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002170:	bf00      	nop
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a20      	ldr	r2, [pc, #128]	@ (8002208 <I2SEx_RxISR_I2SExt+0x90>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d101      	bne.n	800218e <I2SEx_RxISR_I2SExt+0x16>
 800218a:	4b20      	ldr	r3, [pc, #128]	@ (800220c <I2SEx_RxISR_I2SExt+0x94>)
 800218c:	e001      	b.n	8002192 <I2SEx_RxISR_I2SExt+0x1a>
 800218e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002192:	68d8      	ldr	r0, [r3, #12]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002198:	1c99      	adds	r1, r3, #2
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800219e:	b282      	uxth	r2, r0
 80021a0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	3b01      	subs	r3, #1
 80021aa:	b29a      	uxth	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d121      	bne.n	80021fe <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a12      	ldr	r2, [pc, #72]	@ (8002208 <I2SEx_RxISR_I2SExt+0x90>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d101      	bne.n	80021c8 <I2SEx_RxISR_I2SExt+0x50>
 80021c4:	4b11      	ldr	r3, [pc, #68]	@ (800220c <I2SEx_RxISR_I2SExt+0x94>)
 80021c6:	e001      	b.n	80021cc <I2SEx_RxISR_I2SExt+0x54>
 80021c8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80021cc:	685a      	ldr	r2, [r3, #4]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	490d      	ldr	r1, [pc, #52]	@ (8002208 <I2SEx_RxISR_I2SExt+0x90>)
 80021d4:	428b      	cmp	r3, r1
 80021d6:	d101      	bne.n	80021dc <I2SEx_RxISR_I2SExt+0x64>
 80021d8:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <I2SEx_RxISR_I2SExt+0x94>)
 80021da:	e001      	b.n	80021e0 <I2SEx_RxISR_I2SExt+0x68>
 80021dc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80021e0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80021e4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d106      	bne.n	80021fe <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f7ff ff03 	bl	8002004 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40003800 	.word	0x40003800
 800220c:	40003400 	.word	0x40003400

08002210 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af02      	add	r7, sp, #8
 8002216:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e101      	b.n	8002426 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b00      	cmp	r3, #0
 8002232:	d106      	bne.n	8002242 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f005 fc55 	bl	8007aec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2203      	movs	r2, #3
 8002246:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002250:	d102      	bne.n	8002258 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4618      	mov	r0, r3
 800225e:	f002 f8c2 	bl	80043e6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6818      	ldr	r0, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	7c1a      	ldrb	r2, [r3, #16]
 800226a:	f88d 2000 	strb.w	r2, [sp]
 800226e:	3304      	adds	r3, #4
 8002270:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002272:	f001 ffa1 	bl	80041b8 <USB_CoreInit>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d005      	beq.n	8002288 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2202      	movs	r2, #2
 8002280:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e0ce      	b.n	8002426 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2100      	movs	r1, #0
 800228e:	4618      	mov	r0, r3
 8002290:	f002 f8ba 	bl	8004408 <USB_SetCurrentMode>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d005      	beq.n	80022a6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2202      	movs	r2, #2
 800229e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e0bf      	b.n	8002426 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022a6:	2300      	movs	r3, #0
 80022a8:	73fb      	strb	r3, [r7, #15]
 80022aa:	e04a      	b.n	8002342 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80022ac:	7bfa      	ldrb	r2, [r7, #15]
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	4613      	mov	r3, r2
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	4413      	add	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	440b      	add	r3, r1
 80022ba:	3315      	adds	r3, #21
 80022bc:	2201      	movs	r2, #1
 80022be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80022c0:	7bfa      	ldrb	r2, [r7, #15]
 80022c2:	6879      	ldr	r1, [r7, #4]
 80022c4:	4613      	mov	r3, r2
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	4413      	add	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	440b      	add	r3, r1
 80022ce:	3314      	adds	r3, #20
 80022d0:	7bfa      	ldrb	r2, [r7, #15]
 80022d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80022d4:	7bfa      	ldrb	r2, [r7, #15]
 80022d6:	7bfb      	ldrb	r3, [r7, #15]
 80022d8:	b298      	uxth	r0, r3
 80022da:	6879      	ldr	r1, [r7, #4]
 80022dc:	4613      	mov	r3, r2
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	4413      	add	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	440b      	add	r3, r1
 80022e6:	332e      	adds	r3, #46	@ 0x2e
 80022e8:	4602      	mov	r2, r0
 80022ea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80022ec:	7bfa      	ldrb	r2, [r7, #15]
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	4613      	mov	r3, r2
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	4413      	add	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	440b      	add	r3, r1
 80022fa:	3318      	adds	r3, #24
 80022fc:	2200      	movs	r2, #0
 80022fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002300:	7bfa      	ldrb	r2, [r7, #15]
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	4613      	mov	r3, r2
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	4413      	add	r3, r2
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	440b      	add	r3, r1
 800230e:	331c      	adds	r3, #28
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002314:	7bfa      	ldrb	r2, [r7, #15]
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	4613      	mov	r3, r2
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	4413      	add	r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	3320      	adds	r3, #32
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002328:	7bfa      	ldrb	r2, [r7, #15]
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	4613      	mov	r3, r2
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	4413      	add	r3, r2
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	440b      	add	r3, r1
 8002336:	3324      	adds	r3, #36	@ 0x24
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800233c:	7bfb      	ldrb	r3, [r7, #15]
 800233e:	3301      	adds	r3, #1
 8002340:	73fb      	strb	r3, [r7, #15]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	791b      	ldrb	r3, [r3, #4]
 8002346:	7bfa      	ldrb	r2, [r7, #15]
 8002348:	429a      	cmp	r2, r3
 800234a:	d3af      	bcc.n	80022ac <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800234c:	2300      	movs	r3, #0
 800234e:	73fb      	strb	r3, [r7, #15]
 8002350:	e044      	b.n	80023dc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002352:	7bfa      	ldrb	r2, [r7, #15]
 8002354:	6879      	ldr	r1, [r7, #4]
 8002356:	4613      	mov	r3, r2
 8002358:	00db      	lsls	r3, r3, #3
 800235a:	4413      	add	r3, r2
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	440b      	add	r3, r1
 8002360:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002364:	2200      	movs	r2, #0
 8002366:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002368:	7bfa      	ldrb	r2, [r7, #15]
 800236a:	6879      	ldr	r1, [r7, #4]
 800236c:	4613      	mov	r3, r2
 800236e:	00db      	lsls	r3, r3, #3
 8002370:	4413      	add	r3, r2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	440b      	add	r3, r1
 8002376:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800237a:	7bfa      	ldrb	r2, [r7, #15]
 800237c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800237e:	7bfa      	ldrb	r2, [r7, #15]
 8002380:	6879      	ldr	r1, [r7, #4]
 8002382:	4613      	mov	r3, r2
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	4413      	add	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	440b      	add	r3, r1
 800238c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002390:	2200      	movs	r2, #0
 8002392:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002394:	7bfa      	ldrb	r2, [r7, #15]
 8002396:	6879      	ldr	r1, [r7, #4]
 8002398:	4613      	mov	r3, r2
 800239a:	00db      	lsls	r3, r3, #3
 800239c:	4413      	add	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	440b      	add	r3, r1
 80023a2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80023aa:	7bfa      	ldrb	r2, [r7, #15]
 80023ac:	6879      	ldr	r1, [r7, #4]
 80023ae:	4613      	mov	r3, r2
 80023b0:	00db      	lsls	r3, r3, #3
 80023b2:	4413      	add	r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	440b      	add	r3, r1
 80023b8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80023c0:	7bfa      	ldrb	r2, [r7, #15]
 80023c2:	6879      	ldr	r1, [r7, #4]
 80023c4:	4613      	mov	r3, r2
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	4413      	add	r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	440b      	add	r3, r1
 80023ce:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
 80023d8:	3301      	adds	r3, #1
 80023da:	73fb      	strb	r3, [r7, #15]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	791b      	ldrb	r3, [r3, #4]
 80023e0:	7bfa      	ldrb	r2, [r7, #15]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d3b5      	bcc.n	8002352 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6818      	ldr	r0, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	7c1a      	ldrb	r2, [r3, #16]
 80023ee:	f88d 2000 	strb.w	r2, [sp]
 80023f2:	3304      	adds	r3, #4
 80023f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023f6:	f002 f853 	bl	80044a0 <USB_DevInit>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d005      	beq.n	800240c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2202      	movs	r2, #2
 8002404:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e00c      	b.n	8002426 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4618      	mov	r0, r3
 8002420:	f003 f89d 	bl	800555e <USB_DevDisconnect>

  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b084      	sub	sp, #16
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002442:	2b01      	cmp	r3, #1
 8002444:	d101      	bne.n	800244a <HAL_PCD_Start+0x1c>
 8002446:	2302      	movs	r3, #2
 8002448:	e022      	b.n	8002490 <HAL_PCD_Start+0x62>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2201      	movs	r2, #1
 800244e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800245a:	2b00      	cmp	r3, #0
 800245c:	d009      	beq.n	8002472 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002462:	2b01      	cmp	r3, #1
 8002464:	d105      	bne.n	8002472 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800246a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f001 ffa4 	bl	80043c4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4618      	mov	r0, r3
 8002482:	f003 f84b 	bl	800551c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002498:	b590      	push	{r4, r7, lr}
 800249a:	b08d      	sub	sp, #52	@ 0x34
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024a6:	6a3b      	ldr	r3, [r7, #32]
 80024a8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f003 f909 	bl	80056c6 <USB_GetMode>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f040 848c 	bne.w	8002dd4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f003 f86d 	bl	80055a0 <USB_ReadInterrupts>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	f000 8482 	beq.w	8002dd2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	0a1b      	lsrs	r3, r3, #8
 80024d8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f003 f85a 	bl	80055a0 <USB_ReadInterrupts>
 80024ec:	4603      	mov	r3, r0
 80024ee:	f003 0302 	and.w	r3, r3, #2
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d107      	bne.n	8002506 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	695a      	ldr	r2, [r3, #20]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f002 0202 	and.w	r2, r2, #2
 8002504:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f003 f848 	bl	80055a0 <USB_ReadInterrupts>
 8002510:	4603      	mov	r3, r0
 8002512:	f003 0310 	and.w	r3, r3, #16
 8002516:	2b10      	cmp	r3, #16
 8002518:	d161      	bne.n	80025de <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	699a      	ldr	r2, [r3, #24]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 0210 	bic.w	r2, r2, #16
 8002528:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800252a:	6a3b      	ldr	r3, [r7, #32]
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002530:	69bb      	ldr	r3, [r7, #24]
 8002532:	f003 020f 	and.w	r2, r3, #15
 8002536:	4613      	mov	r3, r2
 8002538:	00db      	lsls	r3, r3, #3
 800253a:	4413      	add	r3, r2
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	4413      	add	r3, r2
 8002546:	3304      	adds	r3, #4
 8002548:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002550:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002554:	d124      	bne.n	80025a0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800255c:	4013      	ands	r3, r2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d035      	beq.n	80025ce <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	091b      	lsrs	r3, r3, #4
 800256a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800256c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002570:	b29b      	uxth	r3, r3
 8002572:	461a      	mov	r2, r3
 8002574:	6a38      	ldr	r0, [r7, #32]
 8002576:	f002 fe7f 	bl	8005278 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	68da      	ldr	r2, [r3, #12]
 800257e:	69bb      	ldr	r3, [r7, #24]
 8002580:	091b      	lsrs	r3, r3, #4
 8002582:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002586:	441a      	add	r2, r3
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	695a      	ldr	r2, [r3, #20]
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	091b      	lsrs	r3, r3, #4
 8002594:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002598:	441a      	add	r2, r3
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	615a      	str	r2, [r3, #20]
 800259e:	e016      	b.n	80025ce <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80025a6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80025aa:	d110      	bne.n	80025ce <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80025b2:	2208      	movs	r2, #8
 80025b4:	4619      	mov	r1, r3
 80025b6:	6a38      	ldr	r0, [r7, #32]
 80025b8:	f002 fe5e 	bl	8005278 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	695a      	ldr	r2, [r3, #20]
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	091b      	lsrs	r3, r3, #4
 80025c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025c8:	441a      	add	r2, r3
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	699a      	ldr	r2, [r3, #24]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f042 0210 	orr.w	r2, r2, #16
 80025dc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f002 ffdc 	bl	80055a0 <USB_ReadInterrupts>
 80025e8:	4603      	mov	r3, r0
 80025ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025ee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80025f2:	f040 80a7 	bne.w	8002744 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80025f6:	2300      	movs	r3, #0
 80025f8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f002 ffe1 	bl	80055c6 <USB_ReadDevAllOutEpInterrupt>
 8002604:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002606:	e099      	b.n	800273c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	2b00      	cmp	r3, #0
 8002610:	f000 808e 	beq.w	8002730 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800261a:	b2d2      	uxtb	r2, r2
 800261c:	4611      	mov	r1, r2
 800261e:	4618      	mov	r0, r3
 8002620:	f003 f805 	bl	800562e <USB_ReadDevOutEPInterrupt>
 8002624:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	f003 0301 	and.w	r3, r3, #1
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00c      	beq.n	800264a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002632:	015a      	lsls	r2, r3, #5
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	4413      	add	r3, r2
 8002638:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800263c:	461a      	mov	r2, r3
 800263e:	2301      	movs	r3, #1
 8002640:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002642:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f000 fea3 	bl	8003390 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	f003 0308 	and.w	r3, r3, #8
 8002650:	2b00      	cmp	r3, #0
 8002652:	d00c      	beq.n	800266e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002656:	015a      	lsls	r2, r3, #5
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	4413      	add	r3, r2
 800265c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002660:	461a      	mov	r2, r3
 8002662:	2308      	movs	r3, #8
 8002664:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002666:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f000 ff79 	bl	8003560 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	f003 0310 	and.w	r3, r3, #16
 8002674:	2b00      	cmp	r3, #0
 8002676:	d008      	beq.n	800268a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	015a      	lsls	r2, r3, #5
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	4413      	add	r3, r2
 8002680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002684:	461a      	mov	r2, r3
 8002686:	2310      	movs	r3, #16
 8002688:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d030      	beq.n	80026f6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002694:	6a3b      	ldr	r3, [r7, #32]
 8002696:	695b      	ldr	r3, [r3, #20]
 8002698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800269c:	2b80      	cmp	r3, #128	@ 0x80
 800269e:	d109      	bne.n	80026b4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	69fa      	ldr	r2, [r7, #28]
 80026aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80026ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026b2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80026b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026b6:	4613      	mov	r3, r2
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	4413      	add	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	4413      	add	r3, r2
 80026c6:	3304      	adds	r3, #4
 80026c8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	78db      	ldrb	r3, [r3, #3]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d108      	bne.n	80026e4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	2200      	movs	r2, #0
 80026d6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80026d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	4619      	mov	r1, r3
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f005 fb00 	bl	8007ce4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80026e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e6:	015a      	lsls	r2, r3, #5
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	4413      	add	r3, r2
 80026ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026f0:	461a      	mov	r2, r3
 80026f2:	2302      	movs	r3, #2
 80026f4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	f003 0320 	and.w	r3, r3, #32
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d008      	beq.n	8002712 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002702:	015a      	lsls	r2, r3, #5
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	4413      	add	r3, r2
 8002708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800270c:	461a      	mov	r2, r3
 800270e:	2320      	movs	r3, #32
 8002710:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d009      	beq.n	8002730 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800271c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800271e:	015a      	lsls	r2, r3, #5
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	4413      	add	r3, r2
 8002724:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002728:	461a      	mov	r2, r3
 800272a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800272e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002732:	3301      	adds	r3, #1
 8002734:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002738:	085b      	lsrs	r3, r3, #1
 800273a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800273c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800273e:	2b00      	cmp	r3, #0
 8002740:	f47f af62 	bne.w	8002608 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4618      	mov	r0, r3
 800274a:	f002 ff29 	bl	80055a0 <USB_ReadInterrupts>
 800274e:	4603      	mov	r3, r0
 8002750:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002754:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002758:	f040 80db 	bne.w	8002912 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4618      	mov	r0, r3
 8002762:	f002 ff4a 	bl	80055fa <USB_ReadDevAllInEpInterrupt>
 8002766:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002768:	2300      	movs	r3, #0
 800276a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800276c:	e0cd      	b.n	800290a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800276e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 80c2 	beq.w	80028fe <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002780:	b2d2      	uxtb	r2, r2
 8002782:	4611      	mov	r1, r2
 8002784:	4618      	mov	r0, r3
 8002786:	f002 ff70 	bl	800566a <USB_ReadDevInEPInterrupt>
 800278a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	2b00      	cmp	r3, #0
 8002794:	d057      	beq.n	8002846 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002798:	f003 030f 	and.w	r3, r3, #15
 800279c:	2201      	movs	r2, #1
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	43db      	mvns	r3, r3
 80027b0:	69f9      	ldr	r1, [r7, #28]
 80027b2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80027b6:	4013      	ands	r3, r2
 80027b8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80027ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027bc:	015a      	lsls	r2, r3, #5
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	4413      	add	r3, r2
 80027c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027c6:	461a      	mov	r2, r3
 80027c8:	2301      	movs	r3, #1
 80027ca:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	799b      	ldrb	r3, [r3, #6]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d132      	bne.n	800283a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80027d4:	6879      	ldr	r1, [r7, #4]
 80027d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027d8:	4613      	mov	r3, r2
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	4413      	add	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	440b      	add	r3, r1
 80027e2:	3320      	adds	r3, #32
 80027e4:	6819      	ldr	r1, [r3, #0]
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027ea:	4613      	mov	r3, r2
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	4413      	add	r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	4403      	add	r3, r0
 80027f4:	331c      	adds	r3, #28
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4419      	add	r1, r3
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027fe:	4613      	mov	r3, r2
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	4413      	add	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	4403      	add	r3, r0
 8002808:	3320      	adds	r3, #32
 800280a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800280c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280e:	2b00      	cmp	r3, #0
 8002810:	d113      	bne.n	800283a <HAL_PCD_IRQHandler+0x3a2>
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002816:	4613      	mov	r3, r2
 8002818:	00db      	lsls	r3, r3, #3
 800281a:	4413      	add	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	440b      	add	r3, r1
 8002820:	3324      	adds	r3, #36	@ 0x24
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d108      	bne.n	800283a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6818      	ldr	r0, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002832:	461a      	mov	r2, r3
 8002834:	2101      	movs	r1, #1
 8002836:	f002 ff77 	bl	8005728 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800283a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283c:	b2db      	uxtb	r3, r3
 800283e:	4619      	mov	r1, r3
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f005 f9d4 	bl	8007bee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	f003 0308 	and.w	r3, r3, #8
 800284c:	2b00      	cmp	r3, #0
 800284e:	d008      	beq.n	8002862 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002852:	015a      	lsls	r2, r3, #5
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	4413      	add	r3, r2
 8002858:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800285c:	461a      	mov	r2, r3
 800285e:	2308      	movs	r3, #8
 8002860:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	f003 0310 	and.w	r3, r3, #16
 8002868:	2b00      	cmp	r3, #0
 800286a:	d008      	beq.n	800287e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800286c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286e:	015a      	lsls	r2, r3, #5
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	4413      	add	r3, r2
 8002874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002878:	461a      	mov	r2, r3
 800287a:	2310      	movs	r3, #16
 800287c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002884:	2b00      	cmp	r3, #0
 8002886:	d008      	beq.n	800289a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288a:	015a      	lsls	r2, r3, #5
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	4413      	add	r3, r2
 8002890:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002894:	461a      	mov	r2, r3
 8002896:	2340      	movs	r3, #64	@ 0x40
 8002898:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d023      	beq.n	80028ec <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80028a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80028a6:	6a38      	ldr	r0, [r7, #32]
 80028a8:	f001 ff5e 	bl	8004768 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80028ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ae:	4613      	mov	r3, r2
 80028b0:	00db      	lsls	r3, r3, #3
 80028b2:	4413      	add	r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	3310      	adds	r3, #16
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	4413      	add	r3, r2
 80028bc:	3304      	adds	r3, #4
 80028be:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	78db      	ldrb	r3, [r3, #3]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d108      	bne.n	80028da <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	2200      	movs	r2, #0
 80028cc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80028ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	4619      	mov	r1, r3
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f005 fa17 	bl	8007d08 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80028da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028dc:	015a      	lsls	r2, r3, #5
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	4413      	add	r3, r2
 80028e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028e6:	461a      	mov	r2, r3
 80028e8:	2302      	movs	r3, #2
 80028ea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d003      	beq.n	80028fe <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80028f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 fcbd 	bl	8003278 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80028fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002900:	3301      	adds	r3, #1
 8002902:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002906:	085b      	lsrs	r3, r3, #1
 8002908:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800290a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800290c:	2b00      	cmp	r3, #0
 800290e:	f47f af2e 	bne.w	800276e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4618      	mov	r0, r3
 8002918:	f002 fe42 	bl	80055a0 <USB_ReadInterrupts>
 800291c:	4603      	mov	r3, r0
 800291e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002922:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002926:	d122      	bne.n	800296e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	69fa      	ldr	r2, [r7, #28]
 8002932:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002936:	f023 0301 	bic.w	r3, r3, #1
 800293a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002942:	2b01      	cmp	r3, #1
 8002944:	d108      	bne.n	8002958 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800294e:	2100      	movs	r1, #0
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f000 fea3 	bl	800369c <HAL_PCDEx_LPM_Callback>
 8002956:	e002      	b.n	800295e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f005 f9b5 	bl	8007cc8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	695a      	ldr	r2, [r3, #20]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800296c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4618      	mov	r0, r3
 8002974:	f002 fe14 	bl	80055a0 <USB_ReadInterrupts>
 8002978:	4603      	mov	r3, r0
 800297a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800297e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002982:	d112      	bne.n	80029aa <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f003 0301 	and.w	r3, r3, #1
 8002990:	2b01      	cmp	r3, #1
 8002992:	d102      	bne.n	800299a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f005 f971 	bl	8007c7c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	695a      	ldr	r2, [r3, #20]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80029a8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f002 fdf6 	bl	80055a0 <USB_ReadInterrupts>
 80029b4:	4603      	mov	r3, r0
 80029b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029be:	f040 80b7 	bne.w	8002b30 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	69fa      	ldr	r2, [r7, #28]
 80029cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029d0:	f023 0301 	bic.w	r3, r3, #1
 80029d4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2110      	movs	r1, #16
 80029dc:	4618      	mov	r0, r3
 80029de:	f001 fec3 	bl	8004768 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029e2:	2300      	movs	r3, #0
 80029e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029e6:	e046      	b.n	8002a76 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80029e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029ea:	015a      	lsls	r2, r3, #5
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	4413      	add	r3, r2
 80029f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029f4:	461a      	mov	r2, r3
 80029f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80029fa:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80029fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029fe:	015a      	lsls	r2, r3, #5
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	4413      	add	r3, r2
 8002a04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a0c:	0151      	lsls	r1, r2, #5
 8002a0e:	69fa      	ldr	r2, [r7, #28]
 8002a10:	440a      	add	r2, r1
 8002a12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002a16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a1a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a1e:	015a      	lsls	r2, r3, #5
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	4413      	add	r3, r2
 8002a24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a28:	461a      	mov	r2, r3
 8002a2a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002a2e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a32:	015a      	lsls	r2, r3, #5
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	4413      	add	r3, r2
 8002a38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a40:	0151      	lsls	r1, r2, #5
 8002a42:	69fa      	ldr	r2, [r7, #28]
 8002a44:	440a      	add	r2, r1
 8002a46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002a4a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a4e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a52:	015a      	lsls	r2, r3, #5
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	4413      	add	r3, r2
 8002a58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a60:	0151      	lsls	r1, r2, #5
 8002a62:	69fa      	ldr	r2, [r7, #28]
 8002a64:	440a      	add	r2, r1
 8002a66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002a6a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002a6e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a72:	3301      	adds	r3, #1
 8002a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	791b      	ldrb	r3, [r3, #4]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d3b2      	bcc.n	80029e8 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	69fa      	ldr	r2, [r7, #28]
 8002a8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a90:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002a94:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	7bdb      	ldrb	r3, [r3, #15]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d016      	beq.n	8002acc <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002aa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002aa8:	69fa      	ldr	r2, [r7, #28]
 8002aaa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002aae:	f043 030b 	orr.w	r3, r3, #11
 8002ab2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002abe:	69fa      	ldr	r2, [r7, #28]
 8002ac0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ac4:	f043 030b 	orr.w	r3, r3, #11
 8002ac8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aca:	e015      	b.n	8002af8 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ad2:	695b      	ldr	r3, [r3, #20]
 8002ad4:	69fa      	ldr	r2, [r7, #28]
 8002ad6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ada:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002ade:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002ae2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002aea:	691b      	ldr	r3, [r3, #16]
 8002aec:	69fa      	ldr	r2, [r7, #28]
 8002aee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002af2:	f043 030b 	orr.w	r3, r3, #11
 8002af6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	69fa      	ldr	r2, [r7, #28]
 8002b02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b06:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002b0a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6818      	ldr	r0, [r3, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	f002 fe04 	bl	8005728 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	695a      	ldr	r2, [r3, #20]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002b2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f002 fd33 	bl	80055a0 <USB_ReadInterrupts>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b44:	d123      	bne.n	8002b8e <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f002 fdc9 	bl	80056e2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4618      	mov	r0, r3
 8002b56:	f001 fe80 	bl	800485a <USB_GetDevSpeed>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681c      	ldr	r4, [r3, #0]
 8002b66:	f001 f9c9 	bl	8003efc <HAL_RCC_GetHCLKFreq>
 8002b6a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b70:	461a      	mov	r2, r3
 8002b72:	4620      	mov	r0, r4
 8002b74:	f001 fb84 	bl	8004280 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f005 f860 	bl	8007c3e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695a      	ldr	r2, [r3, #20]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002b8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f002 fd04 	bl	80055a0 <USB_ReadInterrupts>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	f003 0308 	and.w	r3, r3, #8
 8002b9e:	2b08      	cmp	r3, #8
 8002ba0:	d10a      	bne.n	8002bb8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f005 f83d 	bl	8007c22 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	695a      	ldr	r2, [r3, #20]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f002 0208 	and.w	r2, r2, #8
 8002bb6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f002 fcef 	bl	80055a0 <USB_ReadInterrupts>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bc8:	2b80      	cmp	r3, #128	@ 0x80
 8002bca:	d123      	bne.n	8002c14 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002bcc:	6a3b      	ldr	r3, [r7, #32]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002bd4:	6a3b      	ldr	r3, [r7, #32]
 8002bd6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bd8:	2301      	movs	r3, #1
 8002bda:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bdc:	e014      	b.n	8002c08 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002bde:	6879      	ldr	r1, [r7, #4]
 8002be0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002be2:	4613      	mov	r3, r2
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	4413      	add	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	440b      	add	r3, r1
 8002bec:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002bf0:	781b      	ldrb	r3, [r3, #0]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d105      	bne.n	8002c02 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f000 fb0a 	bl	8003216 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c04:	3301      	adds	r3, #1
 8002c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	791b      	ldrb	r3, [r3, #4]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d3e4      	bcc.n	8002bde <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f002 fcc1 	bl	80055a0 <USB_ReadInterrupts>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c28:	d13c      	bne.n	8002ca4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c2e:	e02b      	b.n	8002c88 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c32:	015a      	lsls	r2, r3, #5
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	4413      	add	r3, r2
 8002c38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c40:	6879      	ldr	r1, [r7, #4]
 8002c42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c44:	4613      	mov	r3, r2
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	4413      	add	r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	440b      	add	r3, r1
 8002c4e:	3318      	adds	r3, #24
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d115      	bne.n	8002c82 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002c56:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	da12      	bge.n	8002c82 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002c5c:	6879      	ldr	r1, [r7, #4]
 8002c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c60:	4613      	mov	r3, r2
 8002c62:	00db      	lsls	r3, r3, #3
 8002c64:	4413      	add	r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	440b      	add	r3, r1
 8002c6a:	3317      	adds	r3, #23
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 faca 	bl	8003216 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	3301      	adds	r3, #1
 8002c86:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	791b      	ldrb	r3, [r3, #4]
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d3cd      	bcc.n	8002c30 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	695a      	ldr	r2, [r3, #20]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002ca2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f002 fc79 	bl	80055a0 <USB_ReadInterrupts>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cb4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002cb8:	d156      	bne.n	8002d68 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cba:	2301      	movs	r3, #1
 8002cbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cbe:	e045      	b.n	8002d4c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc2:	015a      	lsls	r2, r3, #5
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002cd0:	6879      	ldr	r1, [r7, #4]
 8002cd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	4413      	add	r3, r2
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	440b      	add	r3, r1
 8002cde:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d12e      	bne.n	8002d46 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002ce8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	da2b      	bge.n	8002d46 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	0c1a      	lsrs	r2, r3, #16
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002cf8:	4053      	eors	r3, r2
 8002cfa:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d121      	bne.n	8002d46 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d06:	4613      	mov	r3, r2
 8002d08:	00db      	lsls	r3, r3, #3
 8002d0a:	4413      	add	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	440b      	add	r3, r1
 8002d10:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002d14:	2201      	movs	r2, #1
 8002d16:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002d18:	6a3b      	ldr	r3, [r7, #32]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002d20:	6a3b      	ldr	r3, [r7, #32]
 8002d22:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002d24:	6a3b      	ldr	r3, [r7, #32]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d10a      	bne.n	8002d46 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	69fa      	ldr	r2, [r7, #28]
 8002d3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d42:	6053      	str	r3, [r2, #4]
            break;
 8002d44:	e008      	b.n	8002d58 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d48:	3301      	adds	r3, #1
 8002d4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	791b      	ldrb	r3, [r3, #4]
 8002d50:	461a      	mov	r2, r3
 8002d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d3b3      	bcc.n	8002cc0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	695a      	ldr	r2, [r3, #20]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002d66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f002 fc17 	bl	80055a0 <USB_ReadInterrupts>
 8002d72:	4603      	mov	r3, r0
 8002d74:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002d78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d7c:	d10a      	bne.n	8002d94 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f004 ffd4 	bl	8007d2c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	695a      	ldr	r2, [r3, #20]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002d92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f002 fc01 	bl	80055a0 <USB_ReadInterrupts>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	f003 0304 	and.w	r3, r3, #4
 8002da4:	2b04      	cmp	r3, #4
 8002da6:	d115      	bne.n	8002dd4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d002      	beq.n	8002dc0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f004 ffc4 	bl	8007d48 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6859      	ldr	r1, [r3, #4]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	69ba      	ldr	r2, [r7, #24]
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	605a      	str	r2, [r3, #4]
 8002dd0:	e000      	b.n	8002dd4 <HAL_PCD_IRQHandler+0x93c>
      return;
 8002dd2:	bf00      	nop
    }
  }
}
 8002dd4:	3734      	adds	r7, #52	@ 0x34
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd90      	pop	{r4, r7, pc}

08002dda <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b082      	sub	sp, #8
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
 8002de2:	460b      	mov	r3, r1
 8002de4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d101      	bne.n	8002df4 <HAL_PCD_SetAddress+0x1a>
 8002df0:	2302      	movs	r3, #2
 8002df2:	e012      	b.n	8002e1a <HAL_PCD_SetAddress+0x40>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	78fa      	ldrb	r2, [r7, #3]
 8002e00:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	78fa      	ldrb	r2, [r7, #3]
 8002e08:	4611      	mov	r1, r2
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f002 fb60 	bl	80054d0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}

08002e22 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002e22:	b580      	push	{r7, lr}
 8002e24:	b084      	sub	sp, #16
 8002e26:	af00      	add	r7, sp, #0
 8002e28:	6078      	str	r0, [r7, #4]
 8002e2a:	4608      	mov	r0, r1
 8002e2c:	4611      	mov	r1, r2
 8002e2e:	461a      	mov	r2, r3
 8002e30:	4603      	mov	r3, r0
 8002e32:	70fb      	strb	r3, [r7, #3]
 8002e34:	460b      	mov	r3, r1
 8002e36:	803b      	strh	r3, [r7, #0]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	da0f      	bge.n	8002e68 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e48:	78fb      	ldrb	r3, [r7, #3]
 8002e4a:	f003 020f 	and.w	r2, r3, #15
 8002e4e:	4613      	mov	r3, r2
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	4413      	add	r3, r2
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	3310      	adds	r3, #16
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2201      	movs	r2, #1
 8002e64:	705a      	strb	r2, [r3, #1]
 8002e66:	e00f      	b.n	8002e88 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e68:	78fb      	ldrb	r3, [r7, #3]
 8002e6a:	f003 020f 	and.w	r2, r3, #15
 8002e6e:	4613      	mov	r3, r2
 8002e70:	00db      	lsls	r3, r3, #3
 8002e72:	4413      	add	r3, r2
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	4413      	add	r3, r2
 8002e7e:	3304      	adds	r3, #4
 8002e80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002e88:	78fb      	ldrb	r3, [r7, #3]
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	b2da      	uxtb	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002e94:	883b      	ldrh	r3, [r7, #0]
 8002e96:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	78ba      	ldrb	r2, [r7, #2]
 8002ea2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	785b      	ldrb	r3, [r3, #1]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d004      	beq.n	8002eb6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002eb6:	78bb      	ldrb	r3, [r7, #2]
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d102      	bne.n	8002ec2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d101      	bne.n	8002ed0 <HAL_PCD_EP_Open+0xae>
 8002ecc:	2302      	movs	r3, #2
 8002ece:	e00e      	b.n	8002eee <HAL_PCD_EP_Open+0xcc>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68f9      	ldr	r1, [r7, #12]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f001 fce0 	bl	80048a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002eec:	7afb      	ldrb	r3, [r7, #11]
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b084      	sub	sp, #16
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
 8002efe:	460b      	mov	r3, r1
 8002f00:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	da0f      	bge.n	8002f2a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f0a:	78fb      	ldrb	r3, [r7, #3]
 8002f0c:	f003 020f 	and.w	r2, r3, #15
 8002f10:	4613      	mov	r3, r2
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	4413      	add	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	3310      	adds	r3, #16
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	3304      	adds	r3, #4
 8002f20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2201      	movs	r2, #1
 8002f26:	705a      	strb	r2, [r3, #1]
 8002f28:	e00f      	b.n	8002f4a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f2a:	78fb      	ldrb	r3, [r7, #3]
 8002f2c:	f003 020f 	and.w	r2, r3, #15
 8002f30:	4613      	mov	r3, r2
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	4413      	add	r3, r2
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	4413      	add	r3, r2
 8002f40:	3304      	adds	r3, #4
 8002f42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2200      	movs	r2, #0
 8002f48:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f4a:	78fb      	ldrb	r3, [r7, #3]
 8002f4c:	f003 030f 	and.w	r3, r3, #15
 8002f50:	b2da      	uxtb	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d101      	bne.n	8002f64 <HAL_PCD_EP_Close+0x6e>
 8002f60:	2302      	movs	r3, #2
 8002f62:	e00e      	b.n	8002f82 <HAL_PCD_EP_Close+0x8c>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68f9      	ldr	r1, [r7, #12]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f001 fd1e 	bl	80049b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3710      	adds	r7, #16
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b086      	sub	sp, #24
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	60f8      	str	r0, [r7, #12]
 8002f92:	607a      	str	r2, [r7, #4]
 8002f94:	603b      	str	r3, [r7, #0]
 8002f96:	460b      	mov	r3, r1
 8002f98:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f9a:	7afb      	ldrb	r3, [r7, #11]
 8002f9c:	f003 020f 	and.w	r2, r3, #15
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	4413      	add	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002fac:	68fa      	ldr	r2, [r7, #12]
 8002fae:	4413      	add	r3, r2
 8002fb0:	3304      	adds	r3, #4
 8002fb2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	683a      	ldr	r2, [r7, #0]
 8002fbe:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002fcc:	7afb      	ldrb	r3, [r7, #11]
 8002fce:	f003 030f 	and.w	r3, r3, #15
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	799b      	ldrb	r3, [r3, #6]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d102      	bne.n	8002fe6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6818      	ldr	r0, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	799b      	ldrb	r3, [r3, #6]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	6979      	ldr	r1, [r7, #20]
 8002ff2:	f001 fdbb 	bl	8004b6c <USB_EPStartXfer>

  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3718      	adds	r7, #24
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	460b      	mov	r3, r1
 800300a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800300c:	78fb      	ldrb	r3, [r7, #3]
 800300e:	f003 020f 	and.w	r2, r3, #15
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	00db      	lsls	r3, r3, #3
 8003018:	4413      	add	r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003022:	681b      	ldr	r3, [r3, #0]
}
 8003024:	4618      	mov	r0, r3
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	607a      	str	r2, [r7, #4]
 800303a:	603b      	str	r3, [r7, #0]
 800303c:	460b      	mov	r3, r1
 800303e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003040:	7afb      	ldrb	r3, [r7, #11]
 8003042:	f003 020f 	and.w	r2, r3, #15
 8003046:	4613      	mov	r3, r2
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	4413      	add	r3, r2
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	3310      	adds	r3, #16
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	4413      	add	r3, r2
 8003054:	3304      	adds	r3, #4
 8003056:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	2200      	movs	r2, #0
 8003068:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	2201      	movs	r2, #1
 800306e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003070:	7afb      	ldrb	r3, [r7, #11]
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	b2da      	uxtb	r2, r3
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	799b      	ldrb	r3, [r3, #6]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d102      	bne.n	800308a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6818      	ldr	r0, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	799b      	ldrb	r3, [r3, #6]
 8003092:	461a      	mov	r2, r3
 8003094:	6979      	ldr	r1, [r7, #20]
 8003096:	f001 fd69 	bl	8004b6c <USB_EPStartXfer>

  return HAL_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	3718      	adds	r7, #24
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	460b      	mov	r3, r1
 80030ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80030b0:	78fb      	ldrb	r3, [r7, #3]
 80030b2:	f003 030f 	and.w	r3, r3, #15
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	7912      	ldrb	r2, [r2, #4]
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d901      	bls.n	80030c2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e04f      	b.n	8003162 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80030c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	da0f      	bge.n	80030ea <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030ca:	78fb      	ldrb	r3, [r7, #3]
 80030cc:	f003 020f 	and.w	r2, r3, #15
 80030d0:	4613      	mov	r3, r2
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	4413      	add	r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	3310      	adds	r3, #16
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	4413      	add	r3, r2
 80030de:	3304      	adds	r3, #4
 80030e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2201      	movs	r2, #1
 80030e6:	705a      	strb	r2, [r3, #1]
 80030e8:	e00d      	b.n	8003106 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80030ea:	78fa      	ldrb	r2, [r7, #3]
 80030ec:	4613      	mov	r3, r2
 80030ee:	00db      	lsls	r3, r3, #3
 80030f0:	4413      	add	r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	4413      	add	r3, r2
 80030fc:	3304      	adds	r3, #4
 80030fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2200      	movs	r2, #0
 8003104:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2201      	movs	r2, #1
 800310a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800310c:	78fb      	ldrb	r3, [r7, #3]
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	b2da      	uxtb	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800311e:	2b01      	cmp	r3, #1
 8003120:	d101      	bne.n	8003126 <HAL_PCD_EP_SetStall+0x82>
 8003122:	2302      	movs	r3, #2
 8003124:	e01d      	b.n	8003162 <HAL_PCD_EP_SetStall+0xbe>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	68f9      	ldr	r1, [r7, #12]
 8003134:	4618      	mov	r0, r3
 8003136:	f002 f8f7 	bl	8005328 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800313a:	78fb      	ldrb	r3, [r7, #3]
 800313c:	f003 030f 	and.w	r3, r3, #15
 8003140:	2b00      	cmp	r3, #0
 8003142:	d109      	bne.n	8003158 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6818      	ldr	r0, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	7999      	ldrb	r1, [r3, #6]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003152:	461a      	mov	r2, r3
 8003154:	f002 fae8 	bl	8005728 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b084      	sub	sp, #16
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
 8003172:	460b      	mov	r3, r1
 8003174:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003176:	78fb      	ldrb	r3, [r7, #3]
 8003178:	f003 030f 	and.w	r3, r3, #15
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	7912      	ldrb	r2, [r2, #4]
 8003180:	4293      	cmp	r3, r2
 8003182:	d901      	bls.n	8003188 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e042      	b.n	800320e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003188:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800318c:	2b00      	cmp	r3, #0
 800318e:	da0f      	bge.n	80031b0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003190:	78fb      	ldrb	r3, [r7, #3]
 8003192:	f003 020f 	and.w	r2, r3, #15
 8003196:	4613      	mov	r3, r2
 8003198:	00db      	lsls	r3, r3, #3
 800319a:	4413      	add	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	3310      	adds	r3, #16
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	4413      	add	r3, r2
 80031a4:	3304      	adds	r3, #4
 80031a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2201      	movs	r2, #1
 80031ac:	705a      	strb	r2, [r3, #1]
 80031ae:	e00f      	b.n	80031d0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031b0:	78fb      	ldrb	r3, [r7, #3]
 80031b2:	f003 020f 	and.w	r2, r3, #15
 80031b6:	4613      	mov	r3, r2
 80031b8:	00db      	lsls	r3, r3, #3
 80031ba:	4413      	add	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	4413      	add	r3, r2
 80031c6:	3304      	adds	r3, #4
 80031c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2200      	movs	r2, #0
 80031ce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031d6:	78fb      	ldrb	r3, [r7, #3]
 80031d8:	f003 030f 	and.w	r3, r3, #15
 80031dc:	b2da      	uxtb	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d101      	bne.n	80031f0 <HAL_PCD_EP_ClrStall+0x86>
 80031ec:	2302      	movs	r3, #2
 80031ee:	e00e      	b.n	800320e <HAL_PCD_EP_ClrStall+0xa4>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68f9      	ldr	r1, [r7, #12]
 80031fe:	4618      	mov	r0, r3
 8003200:	f002 f900 	bl	8005404 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b084      	sub	sp, #16
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
 800321e:	460b      	mov	r3, r1
 8003220:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003222:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003226:	2b00      	cmp	r3, #0
 8003228:	da0c      	bge.n	8003244 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800322a:	78fb      	ldrb	r3, [r7, #3]
 800322c:	f003 020f 	and.w	r2, r3, #15
 8003230:	4613      	mov	r3, r2
 8003232:	00db      	lsls	r3, r3, #3
 8003234:	4413      	add	r3, r2
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	3310      	adds	r3, #16
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	4413      	add	r3, r2
 800323e:	3304      	adds	r3, #4
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	e00c      	b.n	800325e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003244:	78fb      	ldrb	r3, [r7, #3]
 8003246:	f003 020f 	and.w	r2, r3, #15
 800324a:	4613      	mov	r3, r2
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	4413      	add	r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	4413      	add	r3, r2
 800325a:	3304      	adds	r3, #4
 800325c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	68f9      	ldr	r1, [r7, #12]
 8003264:	4618      	mov	r0, r3
 8003266:	f001 ff1f 	bl	80050a8 <USB_EPStopXfer>
 800326a:	4603      	mov	r3, r0
 800326c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800326e:	7afb      	ldrb	r3, [r7, #11]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b08a      	sub	sp, #40	@ 0x28
 800327c:	af02      	add	r7, sp, #8
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	4613      	mov	r3, r2
 8003290:	00db      	lsls	r3, r3, #3
 8003292:	4413      	add	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	3310      	adds	r3, #16
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	4413      	add	r3, r2
 800329c:	3304      	adds	r3, #4
 800329e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	695a      	ldr	r2, [r3, #20]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d901      	bls.n	80032b0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e06b      	b.n	8003388 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	691a      	ldr	r2, [r3, #16]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	69fa      	ldr	r2, [r7, #28]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d902      	bls.n	80032cc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	3303      	adds	r3, #3
 80032d0:	089b      	lsrs	r3, r3, #2
 80032d2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80032d4:	e02a      	b.n	800332c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	691a      	ldr	r2, [r3, #16]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	69fa      	ldr	r2, [r7, #28]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d902      	bls.n	80032f2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	3303      	adds	r3, #3
 80032f6:	089b      	lsrs	r3, r3, #2
 80032f8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	68d9      	ldr	r1, [r3, #12]
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	b2da      	uxtb	r2, r3
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	4603      	mov	r3, r0
 800330e:	6978      	ldr	r0, [r7, #20]
 8003310:	f001 ff74 	bl	80051fc <USB_WritePacket>

    ep->xfer_buff  += len;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	441a      	add	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	695a      	ldr	r2, [r3, #20]
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	441a      	add	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	015a      	lsls	r2, r3, #5
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	4413      	add	r3, r2
 8003334:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	429a      	cmp	r2, r3
 8003340:	d809      	bhi.n	8003356 <PCD_WriteEmptyTxFifo+0xde>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	695a      	ldr	r2, [r3, #20]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800334a:	429a      	cmp	r2, r3
 800334c:	d203      	bcs.n	8003356 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1bf      	bne.n	80032d6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	691a      	ldr	r2, [r3, #16]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	429a      	cmp	r2, r3
 8003360:	d811      	bhi.n	8003386 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	f003 030f 	and.w	r3, r3, #15
 8003368:	2201      	movs	r2, #1
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003376:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	43db      	mvns	r3, r3
 800337c:	6939      	ldr	r1, [r7, #16]
 800337e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003382:	4013      	ands	r3, r2
 8003384:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3720      	adds	r7, #32
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b088      	sub	sp, #32
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	333c      	adds	r3, #60	@ 0x3c
 80033a8:	3304      	adds	r3, #4
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	015a      	lsls	r2, r3, #5
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	4413      	add	r3, r2
 80033b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	799b      	ldrb	r3, [r3, #6]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d17b      	bne.n	80034be <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	f003 0308 	and.w	r3, r3, #8
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d015      	beq.n	80033fc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	4a61      	ldr	r2, [pc, #388]	@ (8003558 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	f240 80b9 	bls.w	800354c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	f000 80b3 	beq.w	800354c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	015a      	lsls	r2, r3, #5
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	4413      	add	r3, r2
 80033ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033f2:	461a      	mov	r2, r3
 80033f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033f8:	6093      	str	r3, [r2, #8]
 80033fa:	e0a7      	b.n	800354c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	f003 0320 	and.w	r3, r3, #32
 8003402:	2b00      	cmp	r3, #0
 8003404:	d009      	beq.n	800341a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	015a      	lsls	r2, r3, #5
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	4413      	add	r3, r2
 800340e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003412:	461a      	mov	r2, r3
 8003414:	2320      	movs	r3, #32
 8003416:	6093      	str	r3, [r2, #8]
 8003418:	e098      	b.n	800354c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003420:	2b00      	cmp	r3, #0
 8003422:	f040 8093 	bne.w	800354c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	4a4b      	ldr	r2, [pc, #300]	@ (8003558 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d90f      	bls.n	800344e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003434:	2b00      	cmp	r3, #0
 8003436:	d00a      	beq.n	800344e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	015a      	lsls	r2, r3, #5
 800343c:	69bb      	ldr	r3, [r7, #24]
 800343e:	4413      	add	r3, r2
 8003440:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003444:	461a      	mov	r2, r3
 8003446:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800344a:	6093      	str	r3, [r2, #8]
 800344c:	e07e      	b.n	800354c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	4613      	mov	r3, r2
 8003452:	00db      	lsls	r3, r3, #3
 8003454:	4413      	add	r3, r2
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	4413      	add	r3, r2
 8003460:	3304      	adds	r3, #4
 8003462:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6a1a      	ldr	r2, [r3, #32]
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	0159      	lsls	r1, r3, #5
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	440b      	add	r3, r1
 8003470:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800347a:	1ad2      	subs	r2, r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d114      	bne.n	80034b0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d109      	bne.n	80034a2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6818      	ldr	r0, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003498:	461a      	mov	r2, r3
 800349a:	2101      	movs	r1, #1
 800349c:	f002 f944 	bl	8005728 <USB_EP0_OutStart>
 80034a0:	e006      	b.n	80034b0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	68da      	ldr	r2, [r3, #12]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	441a      	add	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	4619      	mov	r1, r3
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f004 fb7e 	bl	8007bb8 <HAL_PCD_DataOutStageCallback>
 80034bc:	e046      	b.n	800354c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	4a26      	ldr	r2, [pc, #152]	@ (800355c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d124      	bne.n	8003510 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00a      	beq.n	80034e6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	015a      	lsls	r2, r3, #5
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034dc:	461a      	mov	r2, r3
 80034de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034e2:	6093      	str	r3, [r2, #8]
 80034e4:	e032      	b.n	800354c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	f003 0320 	and.w	r3, r3, #32
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d008      	beq.n	8003502 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	015a      	lsls	r2, r3, #5
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	4413      	add	r3, r2
 80034f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034fc:	461a      	mov	r2, r3
 80034fe:	2320      	movs	r3, #32
 8003500:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	b2db      	uxtb	r3, r3
 8003506:	4619      	mov	r1, r3
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f004 fb55 	bl	8007bb8 <HAL_PCD_DataOutStageCallback>
 800350e:	e01d      	b.n	800354c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d114      	bne.n	8003540 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003516:	6879      	ldr	r1, [r7, #4]
 8003518:	683a      	ldr	r2, [r7, #0]
 800351a:	4613      	mov	r3, r2
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	4413      	add	r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d108      	bne.n	8003540 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6818      	ldr	r0, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003538:	461a      	mov	r2, r3
 800353a:	2100      	movs	r1, #0
 800353c:	f002 f8f4 	bl	8005728 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	b2db      	uxtb	r3, r3
 8003544:	4619      	mov	r1, r3
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f004 fb36 	bl	8007bb8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3720      	adds	r7, #32
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	4f54300a 	.word	0x4f54300a
 800355c:	4f54310a 	.word	0x4f54310a

08003560 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b086      	sub	sp, #24
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	333c      	adds	r3, #60	@ 0x3c
 8003578:	3304      	adds	r3, #4
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	015a      	lsls	r2, r3, #5
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	4413      	add	r3, r2
 8003586:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	4a15      	ldr	r2, [pc, #84]	@ (80035e8 <PCD_EP_OutSetupPacket_int+0x88>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d90e      	bls.n	80035b4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800359c:	2b00      	cmp	r3, #0
 800359e:	d009      	beq.n	80035b4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	015a      	lsls	r2, r3, #5
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	4413      	add	r3, r2
 80035a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035ac:	461a      	mov	r2, r3
 80035ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035b2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f004 faed 	bl	8007b94 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	4a0a      	ldr	r2, [pc, #40]	@ (80035e8 <PCD_EP_OutSetupPacket_int+0x88>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d90c      	bls.n	80035dc <PCD_EP_OutSetupPacket_int+0x7c>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	799b      	ldrb	r3, [r3, #6]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d108      	bne.n	80035dc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6818      	ldr	r0, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035d4:	461a      	mov	r2, r3
 80035d6:	2101      	movs	r1, #1
 80035d8:	f002 f8a6 	bl	8005728 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3718      	adds	r7, #24
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	4f54300a 	.word	0x4f54300a

080035ec <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	460b      	mov	r3, r1
 80035f6:	70fb      	strb	r3, [r7, #3]
 80035f8:	4613      	mov	r3, r2
 80035fa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003602:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003604:	78fb      	ldrb	r3, [r7, #3]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d107      	bne.n	800361a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800360a:	883b      	ldrh	r3, [r7, #0]
 800360c:	0419      	lsls	r1, r3, #16
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	68ba      	ldr	r2, [r7, #8]
 8003614:	430a      	orrs	r2, r1
 8003616:	629a      	str	r2, [r3, #40]	@ 0x28
 8003618:	e028      	b.n	800366c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003620:	0c1b      	lsrs	r3, r3, #16
 8003622:	68ba      	ldr	r2, [r7, #8]
 8003624:	4413      	add	r3, r2
 8003626:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003628:	2300      	movs	r3, #0
 800362a:	73fb      	strb	r3, [r7, #15]
 800362c:	e00d      	b.n	800364a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	7bfb      	ldrb	r3, [r7, #15]
 8003634:	3340      	adds	r3, #64	@ 0x40
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4413      	add	r3, r2
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	0c1b      	lsrs	r3, r3, #16
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	4413      	add	r3, r2
 8003642:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003644:	7bfb      	ldrb	r3, [r7, #15]
 8003646:	3301      	adds	r3, #1
 8003648:	73fb      	strb	r3, [r7, #15]
 800364a:	7bfa      	ldrb	r2, [r7, #15]
 800364c:	78fb      	ldrb	r3, [r7, #3]
 800364e:	3b01      	subs	r3, #1
 8003650:	429a      	cmp	r2, r3
 8003652:	d3ec      	bcc.n	800362e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003654:	883b      	ldrh	r3, [r7, #0]
 8003656:	0418      	lsls	r0, r3, #16
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6819      	ldr	r1, [r3, #0]
 800365c:	78fb      	ldrb	r3, [r7, #3]
 800365e:	3b01      	subs	r3, #1
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	4302      	orrs	r2, r0
 8003664:	3340      	adds	r3, #64	@ 0x40
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	440b      	add	r3, r1
 800366a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3714      	adds	r7, #20
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr

0800367a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800367a:	b480      	push	{r7}
 800367c:	b083      	sub	sp, #12
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
 8003682:	460b      	mov	r3, r1
 8003684:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	887a      	ldrh	r2, [r7, #2]
 800368c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	460b      	mov	r3, r1
 80036a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e267      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d075      	beq.n	80037be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80036d2:	4b88      	ldr	r3, [pc, #544]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 030c 	and.w	r3, r3, #12
 80036da:	2b04      	cmp	r3, #4
 80036dc:	d00c      	beq.n	80036f8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036de:	4b85      	ldr	r3, [pc, #532]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80036e6:	2b08      	cmp	r3, #8
 80036e8:	d112      	bne.n	8003710 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036ea:	4b82      	ldr	r3, [pc, #520]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036f6:	d10b      	bne.n	8003710 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f8:	4b7e      	ldr	r3, [pc, #504]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d05b      	beq.n	80037bc <HAL_RCC_OscConfig+0x108>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d157      	bne.n	80037bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e242      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003718:	d106      	bne.n	8003728 <HAL_RCC_OscConfig+0x74>
 800371a:	4b76      	ldr	r3, [pc, #472]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a75      	ldr	r2, [pc, #468]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003720:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	e01d      	b.n	8003764 <HAL_RCC_OscConfig+0xb0>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003730:	d10c      	bne.n	800374c <HAL_RCC_OscConfig+0x98>
 8003732:	4b70      	ldr	r3, [pc, #448]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a6f      	ldr	r2, [pc, #444]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003738:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4b6d      	ldr	r3, [pc, #436]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a6c      	ldr	r2, [pc, #432]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	e00b      	b.n	8003764 <HAL_RCC_OscConfig+0xb0>
 800374c:	4b69      	ldr	r3, [pc, #420]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a68      	ldr	r2, [pc, #416]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003756:	6013      	str	r3, [r2, #0]
 8003758:	4b66      	ldr	r3, [pc, #408]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a65      	ldr	r2, [pc, #404]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 800375e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d013      	beq.n	8003794 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800376c:	f7fd f98c 	bl	8000a88 <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003774:	f7fd f988 	bl	8000a88 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b64      	cmp	r3, #100	@ 0x64
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e207      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003786:	4b5b      	ldr	r3, [pc, #364]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0f0      	beq.n	8003774 <HAL_RCC_OscConfig+0xc0>
 8003792:	e014      	b.n	80037be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003794:	f7fd f978 	bl	8000a88 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800379c:	f7fd f974 	bl	8000a88 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b64      	cmp	r3, #100	@ 0x64
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e1f3      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ae:	4b51      	ldr	r3, [pc, #324]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f0      	bne.n	800379c <HAL_RCC_OscConfig+0xe8>
 80037ba:	e000      	b.n	80037be <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d063      	beq.n	8003892 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80037ca:	4b4a      	ldr	r3, [pc, #296]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f003 030c 	and.w	r3, r3, #12
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00b      	beq.n	80037ee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037d6:	4b47      	ldr	r3, [pc, #284]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80037de:	2b08      	cmp	r3, #8
 80037e0:	d11c      	bne.n	800381c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037e2:	4b44      	ldr	r3, [pc, #272]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d116      	bne.n	800381c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ee:	4b41      	ldr	r3, [pc, #260]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d005      	beq.n	8003806 <HAL_RCC_OscConfig+0x152>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d001      	beq.n	8003806 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e1c7      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003806:	4b3b      	ldr	r3, [pc, #236]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	4937      	ldr	r1, [pc, #220]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003816:	4313      	orrs	r3, r2
 8003818:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800381a:	e03a      	b.n	8003892 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d020      	beq.n	8003866 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003824:	4b34      	ldr	r3, [pc, #208]	@ (80038f8 <HAL_RCC_OscConfig+0x244>)
 8003826:	2201      	movs	r2, #1
 8003828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800382a:	f7fd f92d 	bl	8000a88 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003830:	e008      	b.n	8003844 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003832:	f7fd f929 	bl	8000a88 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e1a8      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003844:	4b2b      	ldr	r3, [pc, #172]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0f0      	beq.n	8003832 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003850:	4b28      	ldr	r3, [pc, #160]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	4925      	ldr	r1, [pc, #148]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003860:	4313      	orrs	r3, r2
 8003862:	600b      	str	r3, [r1, #0]
 8003864:	e015      	b.n	8003892 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003866:	4b24      	ldr	r3, [pc, #144]	@ (80038f8 <HAL_RCC_OscConfig+0x244>)
 8003868:	2200      	movs	r2, #0
 800386a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386c:	f7fd f90c 	bl	8000a88 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003874:	f7fd f908 	bl	8000a88 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b02      	cmp	r3, #2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e187      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003886:	4b1b      	ldr	r3, [pc, #108]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1f0      	bne.n	8003874 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0308 	and.w	r3, r3, #8
 800389a:	2b00      	cmp	r3, #0
 800389c:	d036      	beq.n	800390c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d016      	beq.n	80038d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038a6:	4b15      	ldr	r3, [pc, #84]	@ (80038fc <HAL_RCC_OscConfig+0x248>)
 80038a8:	2201      	movs	r2, #1
 80038aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ac:	f7fd f8ec 	bl	8000a88 <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038b4:	f7fd f8e8 	bl	8000a88 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e167      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c6:	4b0b      	ldr	r3, [pc, #44]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80038c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d0f0      	beq.n	80038b4 <HAL_RCC_OscConfig+0x200>
 80038d2:	e01b      	b.n	800390c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038d4:	4b09      	ldr	r3, [pc, #36]	@ (80038fc <HAL_RCC_OscConfig+0x248>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038da:	f7fd f8d5 	bl	8000a88 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038e0:	e00e      	b.n	8003900 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038e2:	f7fd f8d1 	bl	8000a88 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d907      	bls.n	8003900 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e150      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
 80038f4:	40023800 	.word	0x40023800
 80038f8:	42470000 	.word	0x42470000
 80038fc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003900:	4b88      	ldr	r3, [pc, #544]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003902:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d1ea      	bne.n	80038e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b00      	cmp	r3, #0
 8003916:	f000 8097 	beq.w	8003a48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800391a:	2300      	movs	r3, #0
 800391c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800391e:	4b81      	ldr	r3, [pc, #516]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10f      	bne.n	800394a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800392a:	2300      	movs	r3, #0
 800392c:	60bb      	str	r3, [r7, #8]
 800392e:	4b7d      	ldr	r3, [pc, #500]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003932:	4a7c      	ldr	r2, [pc, #496]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003938:	6413      	str	r3, [r2, #64]	@ 0x40
 800393a:	4b7a      	ldr	r3, [pc, #488]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 800393c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003942:	60bb      	str	r3, [r7, #8]
 8003944:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003946:	2301      	movs	r3, #1
 8003948:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800394a:	4b77      	ldr	r3, [pc, #476]	@ (8003b28 <HAL_RCC_OscConfig+0x474>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003952:	2b00      	cmp	r3, #0
 8003954:	d118      	bne.n	8003988 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003956:	4b74      	ldr	r3, [pc, #464]	@ (8003b28 <HAL_RCC_OscConfig+0x474>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a73      	ldr	r2, [pc, #460]	@ (8003b28 <HAL_RCC_OscConfig+0x474>)
 800395c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003962:	f7fd f891 	bl	8000a88 <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800396a:	f7fd f88d 	bl	8000a88 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e10c      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397c:	4b6a      	ldr	r3, [pc, #424]	@ (8003b28 <HAL_RCC_OscConfig+0x474>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0f0      	beq.n	800396a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d106      	bne.n	800399e <HAL_RCC_OscConfig+0x2ea>
 8003990:	4b64      	ldr	r3, [pc, #400]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003994:	4a63      	ldr	r2, [pc, #396]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003996:	f043 0301 	orr.w	r3, r3, #1
 800399a:	6713      	str	r3, [r2, #112]	@ 0x70
 800399c:	e01c      	b.n	80039d8 <HAL_RCC_OscConfig+0x324>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	2b05      	cmp	r3, #5
 80039a4:	d10c      	bne.n	80039c0 <HAL_RCC_OscConfig+0x30c>
 80039a6:	4b5f      	ldr	r3, [pc, #380]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039aa:	4a5e      	ldr	r2, [pc, #376]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039ac:	f043 0304 	orr.w	r3, r3, #4
 80039b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80039b2:	4b5c      	ldr	r3, [pc, #368]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b6:	4a5b      	ldr	r2, [pc, #364]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039b8:	f043 0301 	orr.w	r3, r3, #1
 80039bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039be:	e00b      	b.n	80039d8 <HAL_RCC_OscConfig+0x324>
 80039c0:	4b58      	ldr	r3, [pc, #352]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c4:	4a57      	ldr	r2, [pc, #348]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039c6:	f023 0301 	bic.w	r3, r3, #1
 80039ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80039cc:	4b55      	ldr	r3, [pc, #340]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d0:	4a54      	ldr	r2, [pc, #336]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039d2:	f023 0304 	bic.w	r3, r3, #4
 80039d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d015      	beq.n	8003a0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e0:	f7fd f852 	bl	8000a88 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039e6:	e00a      	b.n	80039fe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039e8:	f7fd f84e 	bl	8000a88 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e0cb      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039fe:	4b49      	ldr	r3, [pc, #292]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d0ee      	beq.n	80039e8 <HAL_RCC_OscConfig+0x334>
 8003a0a:	e014      	b.n	8003a36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a0c:	f7fd f83c 	bl	8000a88 <HAL_GetTick>
 8003a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a12:	e00a      	b.n	8003a2a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a14:	f7fd f838 	bl	8000a88 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e0b5      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a2a:	4b3e      	ldr	r3, [pc, #248]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1ee      	bne.n	8003a14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a36:	7dfb      	ldrb	r3, [r7, #23]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d105      	bne.n	8003a48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a3c:	4b39      	ldr	r3, [pc, #228]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	4a38      	ldr	r2, [pc, #224]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a46:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 80a1 	beq.w	8003b94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a52:	4b34      	ldr	r3, [pc, #208]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 030c 	and.w	r3, r3, #12
 8003a5a:	2b08      	cmp	r3, #8
 8003a5c:	d05c      	beq.n	8003b18 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d141      	bne.n	8003aea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a66:	4b31      	ldr	r3, [pc, #196]	@ (8003b2c <HAL_RCC_OscConfig+0x478>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a6c:	f7fd f80c 	bl	8000a88 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a74:	f7fd f808 	bl	8000a88 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e087      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a86:	4b27      	ldr	r3, [pc, #156]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1f0      	bne.n	8003a74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	69da      	ldr	r2, [r3, #28]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa0:	019b      	lsls	r3, r3, #6
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa8:	085b      	lsrs	r3, r3, #1
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	041b      	lsls	r3, r3, #16
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab4:	061b      	lsls	r3, r3, #24
 8003ab6:	491b      	ldr	r1, [pc, #108]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003abc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b2c <HAL_RCC_OscConfig+0x478>)
 8003abe:	2201      	movs	r2, #1
 8003ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac2:	f7fc ffe1 	bl	8000a88 <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aca:	f7fc ffdd 	bl	8000a88 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e05c      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003adc:	4b11      	ldr	r3, [pc, #68]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d0f0      	beq.n	8003aca <HAL_RCC_OscConfig+0x416>
 8003ae8:	e054      	b.n	8003b94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aea:	4b10      	ldr	r3, [pc, #64]	@ (8003b2c <HAL_RCC_OscConfig+0x478>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af0:	f7fc ffca 	bl	8000a88 <HAL_GetTick>
 8003af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003af8:	f7fc ffc6 	bl	8000a88 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e045      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b0a:	4b06      	ldr	r3, [pc, #24]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1f0      	bne.n	8003af8 <HAL_RCC_OscConfig+0x444>
 8003b16:	e03d      	b.n	8003b94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d107      	bne.n	8003b30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e038      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
 8003b24:	40023800 	.word	0x40023800
 8003b28:	40007000 	.word	0x40007000
 8003b2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba0 <HAL_RCC_OscConfig+0x4ec>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d028      	beq.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d121      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d11a      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b60:	4013      	ands	r3, r2
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d111      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b76:	085b      	lsrs	r3, r3, #1
 8003b78:	3b01      	subs	r3, #1
 8003b7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d107      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d001      	beq.n	8003b94 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e000      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3718      	adds	r7, #24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40023800 	.word	0x40023800

08003ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d101      	bne.n	8003bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e0cc      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bb8:	4b68      	ldr	r3, [pc, #416]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d90c      	bls.n	8003be0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bc6:	4b65      	ldr	r3, [pc, #404]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	b2d2      	uxtb	r2, r2
 8003bcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bce:	4b63      	ldr	r3, [pc, #396]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0307 	and.w	r3, r3, #7
 8003bd6:	683a      	ldr	r2, [r7, #0]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d001      	beq.n	8003be0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e0b8      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d020      	beq.n	8003c2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d005      	beq.n	8003c04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bf8:	4b59      	ldr	r3, [pc, #356]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	4a58      	ldr	r2, [pc, #352]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0308 	and.w	r3, r3, #8
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d005      	beq.n	8003c1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c10:	4b53      	ldr	r3, [pc, #332]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	4a52      	ldr	r2, [pc, #328]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c1c:	4b50      	ldr	r3, [pc, #320]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	494d      	ldr	r1, [pc, #308]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d044      	beq.n	8003cc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d107      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c42:	4b47      	ldr	r3, [pc, #284]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d119      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e07f      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d003      	beq.n	8003c62 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c5e:	2b03      	cmp	r3, #3
 8003c60:	d107      	bne.n	8003c72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c62:	4b3f      	ldr	r3, [pc, #252]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d109      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e06f      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c72:	4b3b      	ldr	r3, [pc, #236]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e067      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c82:	4b37      	ldr	r3, [pc, #220]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f023 0203 	bic.w	r2, r3, #3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	4934      	ldr	r1, [pc, #208]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c94:	f7fc fef8 	bl	8000a88 <HAL_GetTick>
 8003c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c9a:	e00a      	b.n	8003cb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c9c:	f7fc fef4 	bl	8000a88 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e04f      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cb2:	4b2b      	ldr	r3, [pc, #172]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	f003 020c 	and.w	r2, r3, #12
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d1eb      	bne.n	8003c9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cc4:	4b25      	ldr	r3, [pc, #148]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0307 	and.w	r3, r3, #7
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d20c      	bcs.n	8003cec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cd2:	4b22      	ldr	r3, [pc, #136]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cd4:	683a      	ldr	r2, [r7, #0]
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cda:	4b20      	ldr	r3, [pc, #128]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d001      	beq.n	8003cec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e032      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0304 	and.w	r3, r3, #4
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d008      	beq.n	8003d0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cf8:	4b19      	ldr	r3, [pc, #100]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	4916      	ldr	r1, [pc, #88]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0308 	and.w	r3, r3, #8
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d009      	beq.n	8003d2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d16:	4b12      	ldr	r3, [pc, #72]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	490e      	ldr	r1, [pc, #56]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d2a:	f000 f821 	bl	8003d70 <HAL_RCC_GetSysClockFreq>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	4b0b      	ldr	r3, [pc, #44]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	091b      	lsrs	r3, r3, #4
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	490a      	ldr	r1, [pc, #40]	@ (8003d64 <HAL_RCC_ClockConfig+0x1c0>)
 8003d3c:	5ccb      	ldrb	r3, [r1, r3]
 8003d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d42:	4a09      	ldr	r2, [pc, #36]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003d44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003d46:	4b09      	ldr	r3, [pc, #36]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c8>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f7fc fe58 	bl	8000a00 <HAL_InitTick>

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	40023c00 	.word	0x40023c00
 8003d60:	40023800 	.word	0x40023800
 8003d64:	080081b8 	.word	0x080081b8
 8003d68:	20000000 	.word	0x20000000
 8003d6c:	20000004 	.word	0x20000004

08003d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d74:	b090      	sub	sp, #64	@ 0x40
 8003d76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003d80:	2300      	movs	r3, #0
 8003d82:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003d84:	2300      	movs	r3, #0
 8003d86:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d88:	4b59      	ldr	r3, [pc, #356]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f003 030c 	and.w	r3, r3, #12
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d00d      	beq.n	8003db0 <HAL_RCC_GetSysClockFreq+0x40>
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	f200 80a1 	bhi.w	8003edc <HAL_RCC_GetSysClockFreq+0x16c>
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d002      	beq.n	8003da4 <HAL_RCC_GetSysClockFreq+0x34>
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	d003      	beq.n	8003daa <HAL_RCC_GetSysClockFreq+0x3a>
 8003da2:	e09b      	b.n	8003edc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003da4:	4b53      	ldr	r3, [pc, #332]	@ (8003ef4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003da6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003da8:	e09b      	b.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003daa:	4b53      	ldr	r3, [pc, #332]	@ (8003ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003dac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dae:	e098      	b.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003db0:	4b4f      	ldr	r3, [pc, #316]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003db8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dba:	4b4d      	ldr	r3, [pc, #308]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d028      	beq.n	8003e18 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dc6:	4b4a      	ldr	r3, [pc, #296]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	099b      	lsrs	r3, r3, #6
 8003dcc:	2200      	movs	r2, #0
 8003dce:	623b      	str	r3, [r7, #32]
 8003dd0:	627a      	str	r2, [r7, #36]	@ 0x24
 8003dd2:	6a3b      	ldr	r3, [r7, #32]
 8003dd4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003dd8:	2100      	movs	r1, #0
 8003dda:	4b47      	ldr	r3, [pc, #284]	@ (8003ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ddc:	fb03 f201 	mul.w	r2, r3, r1
 8003de0:	2300      	movs	r3, #0
 8003de2:	fb00 f303 	mul.w	r3, r0, r3
 8003de6:	4413      	add	r3, r2
 8003de8:	4a43      	ldr	r2, [pc, #268]	@ (8003ef8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003dea:	fba0 1202 	umull	r1, r2, r0, r2
 8003dee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003df0:	460a      	mov	r2, r1
 8003df2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003df4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003df6:	4413      	add	r3, r2
 8003df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	61bb      	str	r3, [r7, #24]
 8003e00:	61fa      	str	r2, [r7, #28]
 8003e02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e06:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003e0a:	f7fc f9e5 	bl	80001d8 <__aeabi_uldivmod>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	460b      	mov	r3, r1
 8003e12:	4613      	mov	r3, r2
 8003e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e16:	e053      	b.n	8003ec0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e18:	4b35      	ldr	r3, [pc, #212]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	099b      	lsrs	r3, r3, #6
 8003e1e:	2200      	movs	r2, #0
 8003e20:	613b      	str	r3, [r7, #16]
 8003e22:	617a      	str	r2, [r7, #20]
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003e2a:	f04f 0b00 	mov.w	fp, #0
 8003e2e:	4652      	mov	r2, sl
 8003e30:	465b      	mov	r3, fp
 8003e32:	f04f 0000 	mov.w	r0, #0
 8003e36:	f04f 0100 	mov.w	r1, #0
 8003e3a:	0159      	lsls	r1, r3, #5
 8003e3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e40:	0150      	lsls	r0, r2, #5
 8003e42:	4602      	mov	r2, r0
 8003e44:	460b      	mov	r3, r1
 8003e46:	ebb2 080a 	subs.w	r8, r2, sl
 8003e4a:	eb63 090b 	sbc.w	r9, r3, fp
 8003e4e:	f04f 0200 	mov.w	r2, #0
 8003e52:	f04f 0300 	mov.w	r3, #0
 8003e56:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003e5a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003e5e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003e62:	ebb2 0408 	subs.w	r4, r2, r8
 8003e66:	eb63 0509 	sbc.w	r5, r3, r9
 8003e6a:	f04f 0200 	mov.w	r2, #0
 8003e6e:	f04f 0300 	mov.w	r3, #0
 8003e72:	00eb      	lsls	r3, r5, #3
 8003e74:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e78:	00e2      	lsls	r2, r4, #3
 8003e7a:	4614      	mov	r4, r2
 8003e7c:	461d      	mov	r5, r3
 8003e7e:	eb14 030a 	adds.w	r3, r4, sl
 8003e82:	603b      	str	r3, [r7, #0]
 8003e84:	eb45 030b 	adc.w	r3, r5, fp
 8003e88:	607b      	str	r3, [r7, #4]
 8003e8a:	f04f 0200 	mov.w	r2, #0
 8003e8e:	f04f 0300 	mov.w	r3, #0
 8003e92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e96:	4629      	mov	r1, r5
 8003e98:	028b      	lsls	r3, r1, #10
 8003e9a:	4621      	mov	r1, r4
 8003e9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ea0:	4621      	mov	r1, r4
 8003ea2:	028a      	lsls	r2, r1, #10
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eaa:	2200      	movs	r2, #0
 8003eac:	60bb      	str	r3, [r7, #8]
 8003eae:	60fa      	str	r2, [r7, #12]
 8003eb0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003eb4:	f7fc f990 	bl	80001d8 <__aeabi_uldivmod>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	460b      	mov	r3, r1
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	0c1b      	lsrs	r3, r3, #16
 8003ec6:	f003 0303 	and.w	r3, r3, #3
 8003eca:	3301      	adds	r3, #1
 8003ecc:	005b      	lsls	r3, r3, #1
 8003ece:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003ed0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003eda:	e002      	b.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003edc:	4b05      	ldr	r3, [pc, #20]	@ (8003ef4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ede:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ee0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3740      	adds	r7, #64	@ 0x40
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003eee:	bf00      	nop
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	00f42400 	.word	0x00f42400
 8003ef8:	017d7840 	.word	0x017d7840

08003efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f00:	4b03      	ldr	r3, [pc, #12]	@ (8003f10 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f02:	681b      	ldr	r3, [r3, #0]
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	20000000 	.word	0x20000000

08003f14 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003f20:	2300      	movs	r3, #0
 8003f22:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d105      	bne.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d038      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003f3c:	4b68      	ldr	r3, [pc, #416]	@ (80040e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f42:	f7fc fda1 	bl	8000a88 <HAL_GetTick>
 8003f46:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f48:	e008      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f4a:	f7fc fd9d 	bl	8000a88 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d901      	bls.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e0bd      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f5c:	4b61      	ldr	r3, [pc, #388]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1f0      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685a      	ldr	r2, [r3, #4]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	019b      	lsls	r3, r3, #6
 8003f72:	431a      	orrs	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	071b      	lsls	r3, r3, #28
 8003f7a:	495a      	ldr	r1, [pc, #360]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003f82:	4b57      	ldr	r3, [pc, #348]	@ (80040e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003f84:	2201      	movs	r2, #1
 8003f86:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f88:	f7fc fd7e 	bl	8000a88 <HAL_GetTick>
 8003f8c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f8e:	e008      	b.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f90:	f7fc fd7a 	bl	8000a88 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e09a      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fa2:	4b50      	ldr	r3, [pc, #320]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d0f0      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	f000 8083 	beq.w	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	4b48      	ldr	r3, [pc, #288]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc4:	4a47      	ldr	r2, [pc, #284]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fca:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fcc:	4b45      	ldr	r3, [pc, #276]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fd4:	60fb      	str	r3, [r7, #12]
 8003fd6:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003fd8:	4b43      	ldr	r3, [pc, #268]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a42      	ldr	r2, [pc, #264]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003fde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fe2:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003fe4:	f7fc fd50 	bl	8000a88 <HAL_GetTick>
 8003fe8:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fec:	f7fc fd4c 	bl	8000a88 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e06c      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003ffe:	4b3a      	ldr	r3, [pc, #232]	@ (80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0f0      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800400a:	4b36      	ldr	r3, [pc, #216]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800400c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800400e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004012:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d02f      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x166>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	429a      	cmp	r2, r3
 8004026:	d028      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004028:	4b2e      	ldr	r3, [pc, #184]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800402a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800402c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004030:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004032:	4b2e      	ldr	r3, [pc, #184]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004034:	2201      	movs	r2, #1
 8004036:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004038:	4b2c      	ldr	r3, [pc, #176]	@ (80040ec <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800403a:	2200      	movs	r2, #0
 800403c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800403e:	4a29      	ldr	r2, [pc, #164]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004044:	4b27      	ldr	r3, [pc, #156]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	2b01      	cmp	r3, #1
 800404e:	d114      	bne.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004050:	f7fc fd1a 	bl	8000a88 <HAL_GetTick>
 8004054:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004056:	e00a      	b.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004058:	f7fc fd16 	bl	8000a88 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004066:	4293      	cmp	r3, r2
 8004068:	d901      	bls.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e034      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800406e:	4b1d      	ldr	r3, [pc, #116]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0ee      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004082:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004086:	d10d      	bne.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004088:	4b16      	ldr	r3, [pc, #88]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	691b      	ldr	r3, [r3, #16]
 8004094:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800409c:	4911      	ldr	r1, [pc, #68]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	608b      	str	r3, [r1, #8]
 80040a2:	e005      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80040a4:	4b0f      	ldr	r3, [pc, #60]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	4a0e      	ldr	r2, [pc, #56]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040aa:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80040ae:	6093      	str	r3, [r2, #8]
 80040b0:	4b0c      	ldr	r3, [pc, #48]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040b2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040bc:	4909      	ldr	r1, [pc, #36]	@ (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0308 	and.w	r3, r3, #8
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d003      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	7d1a      	ldrb	r2, [r3, #20]
 80040d2:	4b07      	ldr	r3, [pc, #28]	@ (80040f0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80040d4:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3718      	adds	r7, #24
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	42470068 	.word	0x42470068
 80040e4:	40023800 	.word	0x40023800
 80040e8:	40007000 	.word	0x40007000
 80040ec:	42470e40 	.word	0x42470e40
 80040f0:	424711e0 	.word	0x424711e0

080040f4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b087      	sub	sp, #28
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004100:	2300      	movs	r3, #0
 8004102:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004104:	2300      	movs	r3, #0
 8004106:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d141      	bne.n	8004196 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004112:	4b25      	ldr	r3, [pc, #148]	@ (80041a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800411a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d006      	beq.n	8004130 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004128:	d131      	bne.n	800418e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800412a:	4b20      	ldr	r3, [pc, #128]	@ (80041ac <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800412c:	617b      	str	r3, [r7, #20]
          break;
 800412e:	e031      	b.n	8004194 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004130:	4b1d      	ldr	r3, [pc, #116]	@ (80041a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004138:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800413c:	d109      	bne.n	8004152 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800413e:	4b1a      	ldr	r3, [pc, #104]	@ (80041a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004140:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004144:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004148:	4a19      	ldr	r2, [pc, #100]	@ (80041b0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800414a:	fbb2 f3f3 	udiv	r3, r2, r3
 800414e:	613b      	str	r3, [r7, #16]
 8004150:	e008      	b.n	8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004152:	4b15      	ldr	r3, [pc, #84]	@ (80041a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004154:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004158:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800415c:	4a15      	ldr	r2, [pc, #84]	@ (80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 800415e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004162:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004164:	4b10      	ldr	r3, [pc, #64]	@ (80041a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004166:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800416a:	099b      	lsrs	r3, r3, #6
 800416c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	fb02 f303 	mul.w	r3, r2, r3
 8004176:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004178:	4b0b      	ldr	r3, [pc, #44]	@ (80041a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800417a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800417e:	0f1b      	lsrs	r3, r3, #28
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	68ba      	ldr	r2, [r7, #8]
 8004186:	fbb2 f3f3 	udiv	r3, r2, r3
 800418a:	617b      	str	r3, [r7, #20]
          break;
 800418c:	e002      	b.n	8004194 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800418e:	2300      	movs	r3, #0
 8004190:	617b      	str	r3, [r7, #20]
          break;
 8004192:	bf00      	nop
        }
      }
      break;
 8004194:	e000      	b.n	8004198 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8004196:	bf00      	nop
    }
  }
  return frequency;
 8004198:	697b      	ldr	r3, [r7, #20]
}
 800419a:	4618      	mov	r0, r3
 800419c:	371c      	adds	r7, #28
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	40023800 	.word	0x40023800
 80041ac:	00bb8000 	.word	0x00bb8000
 80041b0:	017d7840 	.word	0x017d7840
 80041b4:	00f42400 	.word	0x00f42400

080041b8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80041b8:	b084      	sub	sp, #16
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b084      	sub	sp, #16
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
 80041c2:	f107 001c 	add.w	r0, r7, #28
 80041c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80041ca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d123      	bne.n	800421a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80041e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80041fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d105      	bne.n	800420e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f001 fae8 	bl	80057e4 <USB_CoreReset>
 8004214:	4603      	mov	r3, r0
 8004216:	73fb      	strb	r3, [r7, #15]
 8004218:	e01b      	b.n	8004252 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f001 fadc 	bl	80057e4 <USB_CoreReset>
 800422c:	4603      	mov	r3, r0
 800422e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004230:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004234:	2b00      	cmp	r3, #0
 8004236:	d106      	bne.n	8004246 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800423c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	639a      	str	r2, [r3, #56]	@ 0x38
 8004244:	e005      	b.n	8004252 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800424a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004252:	7fbb      	ldrb	r3, [r7, #30]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d10b      	bne.n	8004270 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f043 0206 	orr.w	r2, r3, #6
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	f043 0220 	orr.w	r2, r3, #32
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004270:	7bfb      	ldrb	r3, [r7, #15]
}
 8004272:	4618      	mov	r0, r3
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800427c:	b004      	add	sp, #16
 800427e:	4770      	bx	lr

08004280 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004280:	b480      	push	{r7}
 8004282:	b087      	sub	sp, #28
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	4613      	mov	r3, r2
 800428c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800428e:	79fb      	ldrb	r3, [r7, #7]
 8004290:	2b02      	cmp	r3, #2
 8004292:	d165      	bne.n	8004360 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	4a41      	ldr	r2, [pc, #260]	@ (800439c <USB_SetTurnaroundTime+0x11c>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d906      	bls.n	80042aa <USB_SetTurnaroundTime+0x2a>
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	4a40      	ldr	r2, [pc, #256]	@ (80043a0 <USB_SetTurnaroundTime+0x120>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d202      	bcs.n	80042aa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80042a4:	230f      	movs	r3, #15
 80042a6:	617b      	str	r3, [r7, #20]
 80042a8:	e062      	b.n	8004370 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	4a3c      	ldr	r2, [pc, #240]	@ (80043a0 <USB_SetTurnaroundTime+0x120>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d306      	bcc.n	80042c0 <USB_SetTurnaroundTime+0x40>
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	4a3b      	ldr	r2, [pc, #236]	@ (80043a4 <USB_SetTurnaroundTime+0x124>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d202      	bcs.n	80042c0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80042ba:	230e      	movs	r3, #14
 80042bc:	617b      	str	r3, [r7, #20]
 80042be:	e057      	b.n	8004370 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	4a38      	ldr	r2, [pc, #224]	@ (80043a4 <USB_SetTurnaroundTime+0x124>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d306      	bcc.n	80042d6 <USB_SetTurnaroundTime+0x56>
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	4a37      	ldr	r2, [pc, #220]	@ (80043a8 <USB_SetTurnaroundTime+0x128>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d202      	bcs.n	80042d6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80042d0:	230d      	movs	r3, #13
 80042d2:	617b      	str	r3, [r7, #20]
 80042d4:	e04c      	b.n	8004370 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	4a33      	ldr	r2, [pc, #204]	@ (80043a8 <USB_SetTurnaroundTime+0x128>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d306      	bcc.n	80042ec <USB_SetTurnaroundTime+0x6c>
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	4a32      	ldr	r2, [pc, #200]	@ (80043ac <USB_SetTurnaroundTime+0x12c>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d802      	bhi.n	80042ec <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80042e6:	230c      	movs	r3, #12
 80042e8:	617b      	str	r3, [r7, #20]
 80042ea:	e041      	b.n	8004370 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	4a2f      	ldr	r2, [pc, #188]	@ (80043ac <USB_SetTurnaroundTime+0x12c>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d906      	bls.n	8004302 <USB_SetTurnaroundTime+0x82>
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	4a2e      	ldr	r2, [pc, #184]	@ (80043b0 <USB_SetTurnaroundTime+0x130>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d802      	bhi.n	8004302 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80042fc:	230b      	movs	r3, #11
 80042fe:	617b      	str	r3, [r7, #20]
 8004300:	e036      	b.n	8004370 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	4a2a      	ldr	r2, [pc, #168]	@ (80043b0 <USB_SetTurnaroundTime+0x130>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d906      	bls.n	8004318 <USB_SetTurnaroundTime+0x98>
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	4a29      	ldr	r2, [pc, #164]	@ (80043b4 <USB_SetTurnaroundTime+0x134>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d802      	bhi.n	8004318 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004312:	230a      	movs	r3, #10
 8004314:	617b      	str	r3, [r7, #20]
 8004316:	e02b      	b.n	8004370 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	4a26      	ldr	r2, [pc, #152]	@ (80043b4 <USB_SetTurnaroundTime+0x134>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d906      	bls.n	800432e <USB_SetTurnaroundTime+0xae>
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	4a25      	ldr	r2, [pc, #148]	@ (80043b8 <USB_SetTurnaroundTime+0x138>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d202      	bcs.n	800432e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004328:	2309      	movs	r3, #9
 800432a:	617b      	str	r3, [r7, #20]
 800432c:	e020      	b.n	8004370 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	4a21      	ldr	r2, [pc, #132]	@ (80043b8 <USB_SetTurnaroundTime+0x138>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d306      	bcc.n	8004344 <USB_SetTurnaroundTime+0xc4>
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	4a20      	ldr	r2, [pc, #128]	@ (80043bc <USB_SetTurnaroundTime+0x13c>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d802      	bhi.n	8004344 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800433e:	2308      	movs	r3, #8
 8004340:	617b      	str	r3, [r7, #20]
 8004342:	e015      	b.n	8004370 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	4a1d      	ldr	r2, [pc, #116]	@ (80043bc <USB_SetTurnaroundTime+0x13c>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d906      	bls.n	800435a <USB_SetTurnaroundTime+0xda>
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	4a1c      	ldr	r2, [pc, #112]	@ (80043c0 <USB_SetTurnaroundTime+0x140>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d202      	bcs.n	800435a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004354:	2307      	movs	r3, #7
 8004356:	617b      	str	r3, [r7, #20]
 8004358:	e00a      	b.n	8004370 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800435a:	2306      	movs	r3, #6
 800435c:	617b      	str	r3, [r7, #20]
 800435e:	e007      	b.n	8004370 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004360:	79fb      	ldrb	r3, [r7, #7]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d102      	bne.n	800436c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004366:	2309      	movs	r3, #9
 8004368:	617b      	str	r3, [r7, #20]
 800436a:	e001      	b.n	8004370 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800436c:	2309      	movs	r3, #9
 800436e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	68da      	ldr	r2, [r3, #12]
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	029b      	lsls	r3, r3, #10
 8004384:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004388:	431a      	orrs	r2, r3
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	371c      	adds	r7, #28
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr
 800439c:	00d8acbf 	.word	0x00d8acbf
 80043a0:	00e4e1c0 	.word	0x00e4e1c0
 80043a4:	00f42400 	.word	0x00f42400
 80043a8:	01067380 	.word	0x01067380
 80043ac:	011a499f 	.word	0x011a499f
 80043b0:	01312cff 	.word	0x01312cff
 80043b4:	014ca43f 	.word	0x014ca43f
 80043b8:	016e3600 	.word	0x016e3600
 80043bc:	01a6ab1f 	.word	0x01a6ab1f
 80043c0:	01e84800 	.word	0x01e84800

080043c4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f043 0201 	orr.w	r2, r3, #1
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr

080043e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b083      	sub	sp, #12
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f023 0201 	bic.w	r2, r3, #1
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	460b      	mov	r3, r1
 8004412:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004424:	78fb      	ldrb	r3, [r7, #3]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d115      	bne.n	8004456 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004436:	200a      	movs	r0, #10
 8004438:	f7fc fb32 	bl	8000aa0 <HAL_Delay>
      ms += 10U;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	330a      	adds	r3, #10
 8004440:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f001 f93f 	bl	80056c6 <USB_GetMode>
 8004448:	4603      	mov	r3, r0
 800444a:	2b01      	cmp	r3, #1
 800444c:	d01e      	beq.n	800448c <USB_SetCurrentMode+0x84>
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2bc7      	cmp	r3, #199	@ 0xc7
 8004452:	d9f0      	bls.n	8004436 <USB_SetCurrentMode+0x2e>
 8004454:	e01a      	b.n	800448c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004456:	78fb      	ldrb	r3, [r7, #3]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d115      	bne.n	8004488 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004468:	200a      	movs	r0, #10
 800446a:	f7fc fb19 	bl	8000aa0 <HAL_Delay>
      ms += 10U;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	330a      	adds	r3, #10
 8004472:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f001 f926 	bl	80056c6 <USB_GetMode>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d005      	beq.n	800448c <USB_SetCurrentMode+0x84>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2bc7      	cmp	r3, #199	@ 0xc7
 8004484:	d9f0      	bls.n	8004468 <USB_SetCurrentMode+0x60>
 8004486:	e001      	b.n	800448c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e005      	b.n	8004498 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2bc8      	cmp	r3, #200	@ 0xc8
 8004490:	d101      	bne.n	8004496 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e000      	b.n	8004498 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004496:	2300      	movs	r3, #0
}
 8004498:	4618      	mov	r0, r3
 800449a:	3710      	adds	r7, #16
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80044a0:	b084      	sub	sp, #16
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b086      	sub	sp, #24
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
 80044aa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80044ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80044b2:	2300      	movs	r3, #0
 80044b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80044ba:	2300      	movs	r3, #0
 80044bc:	613b      	str	r3, [r7, #16]
 80044be:	e009      	b.n	80044d4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	3340      	adds	r3, #64	@ 0x40
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4413      	add	r3, r2
 80044ca:	2200      	movs	r2, #0
 80044cc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	3301      	adds	r3, #1
 80044d2:	613b      	str	r3, [r7, #16]
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	2b0e      	cmp	r3, #14
 80044d8:	d9f2      	bls.n	80044c0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80044da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d11c      	bne.n	800451c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	68fa      	ldr	r2, [r7, #12]
 80044ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044f0:	f043 0302 	orr.w	r3, r3, #2
 80044f4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004506:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004512:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	639a      	str	r2, [r3, #56]	@ 0x38
 800451a:	e00b      	b.n	8004534 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004520:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800452c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800453a:	461a      	mov	r2, r3
 800453c:	2300      	movs	r3, #0
 800453e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004540:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004544:	2b01      	cmp	r3, #1
 8004546:	d10d      	bne.n	8004564 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004548:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800454c:	2b00      	cmp	r3, #0
 800454e:	d104      	bne.n	800455a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004550:	2100      	movs	r1, #0
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f968 	bl	8004828 <USB_SetDevSpeed>
 8004558:	e008      	b.n	800456c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800455a:	2101      	movs	r1, #1
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 f963 	bl	8004828 <USB_SetDevSpeed>
 8004562:	e003      	b.n	800456c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004564:	2103      	movs	r1, #3
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 f95e 	bl	8004828 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800456c:	2110      	movs	r1, #16
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f8fa 	bl	8004768 <USB_FlushTxFifo>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f000 f924 	bl	80047cc <USB_FlushRxFifo>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d001      	beq.n	800458e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004594:	461a      	mov	r2, r3
 8004596:	2300      	movs	r3, #0
 8004598:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045a0:	461a      	mov	r2, r3
 80045a2:	2300      	movs	r3, #0
 80045a4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045ac:	461a      	mov	r2, r3
 80045ae:	2300      	movs	r3, #0
 80045b0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045b2:	2300      	movs	r3, #0
 80045b4:	613b      	str	r3, [r7, #16]
 80045b6:	e043      	b.n	8004640 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	015a      	lsls	r2, r3, #5
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	4413      	add	r3, r2
 80045c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80045ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045ce:	d118      	bne.n	8004602 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10a      	bne.n	80045ec <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	015a      	lsls	r2, r3, #5
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	4413      	add	r3, r2
 80045de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045e2:	461a      	mov	r2, r3
 80045e4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80045e8:	6013      	str	r3, [r2, #0]
 80045ea:	e013      	b.n	8004614 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	015a      	lsls	r2, r3, #5
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	4413      	add	r3, r2
 80045f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045f8:	461a      	mov	r2, r3
 80045fa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80045fe:	6013      	str	r3, [r2, #0]
 8004600:	e008      	b.n	8004614 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	015a      	lsls	r2, r3, #5
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	4413      	add	r3, r2
 800460a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800460e:	461a      	mov	r2, r3
 8004610:	2300      	movs	r3, #0
 8004612:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	015a      	lsls	r2, r3, #5
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4413      	add	r3, r2
 800461c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004620:	461a      	mov	r2, r3
 8004622:	2300      	movs	r3, #0
 8004624:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	015a      	lsls	r2, r3, #5
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	4413      	add	r3, r2
 800462e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004632:	461a      	mov	r2, r3
 8004634:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004638:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	3301      	adds	r3, #1
 800463e:	613b      	str	r3, [r7, #16]
 8004640:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004644:	461a      	mov	r2, r3
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	4293      	cmp	r3, r2
 800464a:	d3b5      	bcc.n	80045b8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800464c:	2300      	movs	r3, #0
 800464e:	613b      	str	r3, [r7, #16]
 8004650:	e043      	b.n	80046da <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	015a      	lsls	r2, r3, #5
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	4413      	add	r3, r2
 800465a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004664:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004668:	d118      	bne.n	800469c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d10a      	bne.n	8004686 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	015a      	lsls	r2, r3, #5
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	4413      	add	r3, r2
 8004678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800467c:	461a      	mov	r2, r3
 800467e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004682:	6013      	str	r3, [r2, #0]
 8004684:	e013      	b.n	80046ae <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	015a      	lsls	r2, r3, #5
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	4413      	add	r3, r2
 800468e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004692:	461a      	mov	r2, r3
 8004694:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004698:	6013      	str	r3, [r2, #0]
 800469a:	e008      	b.n	80046ae <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	015a      	lsls	r2, r3, #5
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	4413      	add	r3, r2
 80046a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046a8:	461a      	mov	r2, r3
 80046aa:	2300      	movs	r3, #0
 80046ac:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	015a      	lsls	r2, r3, #5
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	4413      	add	r3, r2
 80046b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ba:	461a      	mov	r2, r3
 80046bc:	2300      	movs	r3, #0
 80046be:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046cc:	461a      	mov	r2, r3
 80046ce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80046d2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	3301      	adds	r3, #1
 80046d8:	613b      	str	r3, [r7, #16]
 80046da:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80046de:	461a      	mov	r2, r3
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d3b5      	bcc.n	8004652 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046f8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004706:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004708:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800470c:	2b00      	cmp	r3, #0
 800470e:	d105      	bne.n	800471c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	f043 0210 	orr.w	r2, r3, #16
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	699a      	ldr	r2, [r3, #24]
 8004720:	4b10      	ldr	r3, [pc, #64]	@ (8004764 <USB_DevInit+0x2c4>)
 8004722:	4313      	orrs	r3, r2
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004728:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800472c:	2b00      	cmp	r3, #0
 800472e:	d005      	beq.n	800473c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	f043 0208 	orr.w	r2, r3, #8
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800473c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004740:	2b01      	cmp	r3, #1
 8004742:	d107      	bne.n	8004754 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800474c:	f043 0304 	orr.w	r3, r3, #4
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004754:	7dfb      	ldrb	r3, [r7, #23]
}
 8004756:	4618      	mov	r0, r3
 8004758:	3718      	adds	r7, #24
 800475a:	46bd      	mov	sp, r7
 800475c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004760:	b004      	add	sp, #16
 8004762:	4770      	bx	lr
 8004764:	803c3800 	.word	0x803c3800

08004768 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004772:	2300      	movs	r3, #0
 8004774:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	3301      	adds	r3, #1
 800477a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004782:	d901      	bls.n	8004788 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e01b      	b.n	80047c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	2b00      	cmp	r3, #0
 800478e:	daf2      	bge.n	8004776 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004790:	2300      	movs	r3, #0
 8004792:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	019b      	lsls	r3, r3, #6
 8004798:	f043 0220 	orr.w	r2, r3, #32
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	3301      	adds	r3, #1
 80047a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80047ac:	d901      	bls.n	80047b2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e006      	b.n	80047c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	f003 0320 	and.w	r3, r3, #32
 80047ba:	2b20      	cmp	r3, #32
 80047bc:	d0f0      	beq.n	80047a0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3714      	adds	r7, #20
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80047d4:	2300      	movs	r3, #0
 80047d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	3301      	adds	r3, #1
 80047dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80047e4:	d901      	bls.n	80047ea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e018      	b.n	800481c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	daf2      	bge.n	80047d8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80047f2:	2300      	movs	r3, #0
 80047f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2210      	movs	r2, #16
 80047fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	3301      	adds	r3, #1
 8004800:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004808:	d901      	bls.n	800480e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e006      	b.n	800481c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	f003 0310 	and.w	r3, r3, #16
 8004816:	2b10      	cmp	r3, #16
 8004818:	d0f0      	beq.n	80047fc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3714      	adds	r7, #20
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004828:	b480      	push	{r7}
 800482a:	b085      	sub	sp, #20
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	460b      	mov	r3, r1
 8004832:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	78fb      	ldrb	r3, [r7, #3]
 8004842:	68f9      	ldr	r1, [r7, #12]
 8004844:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004848:	4313      	orrs	r3, r2
 800484a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3714      	adds	r7, #20
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr

0800485a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800485a:	b480      	push	{r7}
 800485c:	b087      	sub	sp, #28
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f003 0306 	and.w	r3, r3, #6
 8004872:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d102      	bne.n	8004880 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800487a:	2300      	movs	r3, #0
 800487c:	75fb      	strb	r3, [r7, #23]
 800487e:	e00a      	b.n	8004896 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2b02      	cmp	r3, #2
 8004884:	d002      	beq.n	800488c <USB_GetDevSpeed+0x32>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2b06      	cmp	r3, #6
 800488a:	d102      	bne.n	8004892 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800488c:	2302      	movs	r3, #2
 800488e:	75fb      	strb	r3, [r7, #23]
 8004890:	e001      	b.n	8004896 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004892:	230f      	movs	r3, #15
 8004894:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004896:	7dfb      	ldrb	r3, [r7, #23]
}
 8004898:	4618      	mov	r0, r3
 800489a:	371c      	adds	r7, #28
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr

080048a4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	785b      	ldrb	r3, [r3, #1]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d13a      	bne.n	8004936 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048c6:	69da      	ldr	r2, [r3, #28]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	f003 030f 	and.w	r3, r3, #15
 80048d0:	2101      	movs	r1, #1
 80048d2:	fa01 f303 	lsl.w	r3, r1, r3
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	68f9      	ldr	r1, [r7, #12]
 80048da:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80048de:	4313      	orrs	r3, r2
 80048e0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	015a      	lsls	r2, r3, #5
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	4413      	add	r3, r2
 80048ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d155      	bne.n	80049a4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	015a      	lsls	r2, r3, #5
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	4413      	add	r3, r2
 8004900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	791b      	ldrb	r3, [r3, #4]
 8004912:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004914:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	059b      	lsls	r3, r3, #22
 800491a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800491c:	4313      	orrs	r3, r2
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	0151      	lsls	r1, r2, #5
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	440a      	add	r2, r1
 8004926:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800492a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800492e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004932:	6013      	str	r3, [r2, #0]
 8004934:	e036      	b.n	80049a4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800493c:	69da      	ldr	r2, [r3, #28]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	f003 030f 	and.w	r3, r3, #15
 8004946:	2101      	movs	r1, #1
 8004948:	fa01 f303 	lsl.w	r3, r1, r3
 800494c:	041b      	lsls	r3, r3, #16
 800494e:	68f9      	ldr	r1, [r7, #12]
 8004950:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004954:	4313      	orrs	r3, r2
 8004956:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	015a      	lsls	r2, r3, #5
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	4413      	add	r3, r2
 8004960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d11a      	bne.n	80049a4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	015a      	lsls	r2, r3, #5
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	4413      	add	r3, r2
 8004976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	791b      	ldrb	r3, [r3, #4]
 8004988:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800498a:	430b      	orrs	r3, r1
 800498c:	4313      	orrs	r3, r2
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	0151      	lsls	r1, r2, #5
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	440a      	add	r2, r1
 8004996:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800499a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800499e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049a2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80049a4:	2300      	movs	r3, #0
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3714      	adds	r7, #20
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
	...

080049b4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b085      	sub	sp, #20
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	785b      	ldrb	r3, [r3, #1]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d161      	bne.n	8004a94 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	015a      	lsls	r2, r3, #5
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	4413      	add	r3, r2
 80049d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80049e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80049e6:	d11f      	bne.n	8004a28 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	015a      	lsls	r2, r3, #5
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4413      	add	r3, r2
 80049f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	0151      	lsls	r1, r2, #5
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	440a      	add	r2, r1
 80049fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a02:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004a06:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	015a      	lsls	r2, r3, #5
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	4413      	add	r3, r2
 8004a10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68ba      	ldr	r2, [r7, #8]
 8004a18:	0151      	lsls	r1, r2, #5
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	440a      	add	r2, r1
 8004a1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a22:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004a26:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	f003 030f 	and.w	r3, r3, #15
 8004a38:	2101      	movs	r1, #1
 8004a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	43db      	mvns	r3, r3
 8004a42:	68f9      	ldr	r1, [r7, #12]
 8004a44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a48:	4013      	ands	r3, r2
 8004a4a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a52:	69da      	ldr	r2, [r3, #28]
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	f003 030f 	and.w	r3, r3, #15
 8004a5c:	2101      	movs	r1, #1
 8004a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	43db      	mvns	r3, r3
 8004a66:	68f9      	ldr	r1, [r7, #12]
 8004a68:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	015a      	lsls	r2, r3, #5
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	4413      	add	r3, r2
 8004a78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	0159      	lsls	r1, r3, #5
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	440b      	add	r3, r1
 8004a86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	4b35      	ldr	r3, [pc, #212]	@ (8004b64 <USB_DeactivateEndpoint+0x1b0>)
 8004a8e:	4013      	ands	r3, r2
 8004a90:	600b      	str	r3, [r1, #0]
 8004a92:	e060      	b.n	8004b56 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	015a      	lsls	r2, r3, #5
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004aa6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004aaa:	d11f      	bne.n	8004aec <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	015a      	lsls	r2, r3, #5
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	0151      	lsls	r1, r2, #5
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	440a      	add	r2, r1
 8004ac2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ac6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004aca:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	015a      	lsls	r2, r3, #5
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	4413      	add	r3, r2
 8004ad4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68ba      	ldr	r2, [r7, #8]
 8004adc:	0151      	lsls	r1, r2, #5
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	440a      	add	r2, r1
 8004ae2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ae6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004aea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004af2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	781b      	ldrb	r3, [r3, #0]
 8004af8:	f003 030f 	and.w	r3, r3, #15
 8004afc:	2101      	movs	r1, #1
 8004afe:	fa01 f303 	lsl.w	r3, r1, r3
 8004b02:	041b      	lsls	r3, r3, #16
 8004b04:	43db      	mvns	r3, r3
 8004b06:	68f9      	ldr	r1, [r7, #12]
 8004b08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b16:	69da      	ldr	r2, [r3, #28]
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	f003 030f 	and.w	r3, r3, #15
 8004b20:	2101      	movs	r1, #1
 8004b22:	fa01 f303 	lsl.w	r3, r1, r3
 8004b26:	041b      	lsls	r3, r3, #16
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	68f9      	ldr	r1, [r7, #12]
 8004b2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b30:	4013      	ands	r3, r2
 8004b32:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	015a      	lsls	r2, r3, #5
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	0159      	lsls	r1, r3, #5
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	440b      	add	r3, r1
 8004b4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b4e:	4619      	mov	r1, r3
 8004b50:	4b05      	ldr	r3, [pc, #20]	@ (8004b68 <USB_DeactivateEndpoint+0x1b4>)
 8004b52:	4013      	ands	r3, r2
 8004b54:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004b56:	2300      	movs	r3, #0
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3714      	adds	r7, #20
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr
 8004b64:	ec337800 	.word	0xec337800
 8004b68:	eff37800 	.word	0xeff37800

08004b6c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b08a      	sub	sp, #40	@ 0x28
 8004b70:	af02      	add	r7, sp, #8
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	4613      	mov	r3, r2
 8004b78:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	781b      	ldrb	r3, [r3, #0]
 8004b82:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	785b      	ldrb	r3, [r3, #1]
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	f040 817f 	bne.w	8004e8c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d132      	bne.n	8004bfc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	015a      	lsls	r2, r3, #5
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ba2:	691b      	ldr	r3, [r3, #16]
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	0151      	lsls	r1, r2, #5
 8004ba8:	69fa      	ldr	r2, [r7, #28]
 8004baa:	440a      	add	r2, r1
 8004bac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bb0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004bb4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004bb8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	015a      	lsls	r2, r3, #5
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	69ba      	ldr	r2, [r7, #24]
 8004bca:	0151      	lsls	r1, r2, #5
 8004bcc:	69fa      	ldr	r2, [r7, #28]
 8004bce:	440a      	add	r2, r1
 8004bd0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bd4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004bd8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	015a      	lsls	r2, r3, #5
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	4413      	add	r3, r2
 8004be2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	0151      	lsls	r1, r2, #5
 8004bec:	69fa      	ldr	r2, [r7, #28]
 8004bee:	440a      	add	r2, r1
 8004bf0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bf4:	0cdb      	lsrs	r3, r3, #19
 8004bf6:	04db      	lsls	r3, r3, #19
 8004bf8:	6113      	str	r3, [r2, #16]
 8004bfa:	e097      	b.n	8004d2c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	015a      	lsls	r2, r3, #5
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	4413      	add	r3, r2
 8004c04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	0151      	lsls	r1, r2, #5
 8004c0e:	69fa      	ldr	r2, [r7, #28]
 8004c10:	440a      	add	r2, r1
 8004c12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c16:	0cdb      	lsrs	r3, r3, #19
 8004c18:	04db      	lsls	r3, r3, #19
 8004c1a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	015a      	lsls	r2, r3, #5
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	4413      	add	r3, r2
 8004c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	69ba      	ldr	r2, [r7, #24]
 8004c2c:	0151      	lsls	r1, r2, #5
 8004c2e:	69fa      	ldr	r2, [r7, #28]
 8004c30:	440a      	add	r2, r1
 8004c32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c36:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004c3a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004c3e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d11a      	bne.n	8004c7c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	691a      	ldr	r2, [r3, #16]
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d903      	bls.n	8004c5a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	689a      	ldr	r2, [r3, #8]
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	015a      	lsls	r2, r3, #5
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	4413      	add	r3, r2
 8004c62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	0151      	lsls	r1, r2, #5
 8004c6c:	69fa      	ldr	r2, [r7, #28]
 8004c6e:	440a      	add	r2, r1
 8004c70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c74:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c78:	6113      	str	r3, [r2, #16]
 8004c7a:	e044      	b.n	8004d06 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	691a      	ldr	r2, [r3, #16]
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	4413      	add	r3, r2
 8004c86:	1e5a      	subs	r2, r3, #1
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c90:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	015a      	lsls	r2, r3, #5
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	4413      	add	r3, r2
 8004c9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c9e:	691a      	ldr	r2, [r3, #16]
 8004ca0:	8afb      	ldrh	r3, [r7, #22]
 8004ca2:	04d9      	lsls	r1, r3, #19
 8004ca4:	4ba4      	ldr	r3, [pc, #656]	@ (8004f38 <USB_EPStartXfer+0x3cc>)
 8004ca6:	400b      	ands	r3, r1
 8004ca8:	69b9      	ldr	r1, [r7, #24]
 8004caa:	0148      	lsls	r0, r1, #5
 8004cac:	69f9      	ldr	r1, [r7, #28]
 8004cae:	4401      	add	r1, r0
 8004cb0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	791b      	ldrb	r3, [r3, #4]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d122      	bne.n	8004d06 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004cc0:	69bb      	ldr	r3, [r7, #24]
 8004cc2:	015a      	lsls	r2, r3, #5
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	69ba      	ldr	r2, [r7, #24]
 8004cd0:	0151      	lsls	r1, r2, #5
 8004cd2:	69fa      	ldr	r2, [r7, #28]
 8004cd4:	440a      	add	r2, r1
 8004cd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004cda:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004cde:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	015a      	lsls	r2, r3, #5
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cec:	691a      	ldr	r2, [r3, #16]
 8004cee:	8afb      	ldrh	r3, [r7, #22]
 8004cf0:	075b      	lsls	r3, r3, #29
 8004cf2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8004cf6:	69b9      	ldr	r1, [r7, #24]
 8004cf8:	0148      	lsls	r0, r1, #5
 8004cfa:	69f9      	ldr	r1, [r7, #28]
 8004cfc:	4401      	add	r1, r0
 8004cfe:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004d02:	4313      	orrs	r3, r2
 8004d04:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004d06:	69bb      	ldr	r3, [r7, #24]
 8004d08:	015a      	lsls	r2, r3, #5
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d12:	691a      	ldr	r2, [r3, #16]
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	691b      	ldr	r3, [r3, #16]
 8004d18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d1c:	69b9      	ldr	r1, [r7, #24]
 8004d1e:	0148      	lsls	r0, r1, #5
 8004d20:	69f9      	ldr	r1, [r7, #28]
 8004d22:	4401      	add	r1, r0
 8004d24:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004d2c:	79fb      	ldrb	r3, [r7, #7]
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d14b      	bne.n	8004dca <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d009      	beq.n	8004d4e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	015a      	lsls	r2, r3, #5
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	4413      	add	r3, r2
 8004d42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d46:	461a      	mov	r2, r3
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	69db      	ldr	r3, [r3, #28]
 8004d4c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	791b      	ldrb	r3, [r3, #4]
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d128      	bne.n	8004da8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d110      	bne.n	8004d88 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	015a      	lsls	r2, r3, #5
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	0151      	lsls	r1, r2, #5
 8004d78:	69fa      	ldr	r2, [r7, #28]
 8004d7a:	440a      	add	r2, r1
 8004d7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d80:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004d84:	6013      	str	r3, [r2, #0]
 8004d86:	e00f      	b.n	8004da8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	015a      	lsls	r2, r3, #5
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	4413      	add	r3, r2
 8004d90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	69ba      	ldr	r2, [r7, #24]
 8004d98:	0151      	lsls	r1, r2, #5
 8004d9a:	69fa      	ldr	r2, [r7, #28]
 8004d9c:	440a      	add	r2, r1
 8004d9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004da2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004da6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	015a      	lsls	r2, r3, #5
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	4413      	add	r3, r2
 8004db0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	69ba      	ldr	r2, [r7, #24]
 8004db8:	0151      	lsls	r1, r2, #5
 8004dba:	69fa      	ldr	r2, [r7, #28]
 8004dbc:	440a      	add	r2, r1
 8004dbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004dc2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004dc6:	6013      	str	r3, [r2, #0]
 8004dc8:	e166      	b.n	8005098 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	015a      	lsls	r2, r3, #5
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	69ba      	ldr	r2, [r7, #24]
 8004dda:	0151      	lsls	r1, r2, #5
 8004ddc:	69fa      	ldr	r2, [r7, #28]
 8004dde:	440a      	add	r2, r1
 8004de0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004de4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004de8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	791b      	ldrb	r3, [r3, #4]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d015      	beq.n	8004e1e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f000 814e 	beq.w	8005098 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	f003 030f 	and.w	r3, r3, #15
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8004e12:	69f9      	ldr	r1, [r7, #28]
 8004e14:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	634b      	str	r3, [r1, #52]	@ 0x34
 8004e1c:	e13c      	b.n	8005098 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d110      	bne.n	8004e50 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	015a      	lsls	r2, r3, #5
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	4413      	add	r3, r2
 8004e36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	69ba      	ldr	r2, [r7, #24]
 8004e3e:	0151      	lsls	r1, r2, #5
 8004e40:	69fa      	ldr	r2, [r7, #28]
 8004e42:	440a      	add	r2, r1
 8004e44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e48:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004e4c:	6013      	str	r3, [r2, #0]
 8004e4e:	e00f      	b.n	8004e70 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	015a      	lsls	r2, r3, #5
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	4413      	add	r3, r2
 8004e58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	69ba      	ldr	r2, [r7, #24]
 8004e60:	0151      	lsls	r1, r2, #5
 8004e62:	69fa      	ldr	r2, [r7, #28]
 8004e64:	440a      	add	r2, r1
 8004e66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e6e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	68d9      	ldr	r1, [r3, #12]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	781a      	ldrb	r2, [r3, #0]
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	691b      	ldr	r3, [r3, #16]
 8004e7c:	b298      	uxth	r0, r3
 8004e7e:	79fb      	ldrb	r3, [r7, #7]
 8004e80:	9300      	str	r3, [sp, #0]
 8004e82:	4603      	mov	r3, r0
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	f000 f9b9 	bl	80051fc <USB_WritePacket>
 8004e8a:	e105      	b.n	8005098 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	015a      	lsls	r2, r3, #5
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	4413      	add	r3, r2
 8004e94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	69ba      	ldr	r2, [r7, #24]
 8004e9c:	0151      	lsls	r1, r2, #5
 8004e9e:	69fa      	ldr	r2, [r7, #28]
 8004ea0:	440a      	add	r2, r1
 8004ea2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ea6:	0cdb      	lsrs	r3, r3, #19
 8004ea8:	04db      	lsls	r3, r3, #19
 8004eaa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	015a      	lsls	r2, r3, #5
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	0151      	lsls	r1, r2, #5
 8004ebe:	69fa      	ldr	r2, [r7, #28]
 8004ec0:	440a      	add	r2, r1
 8004ec2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ec6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004eca:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004ece:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d132      	bne.n	8004f3c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d003      	beq.n	8004ee6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	689a      	ldr	r2, [r3, #8]
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	689a      	ldr	r2, [r3, #8]
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	015a      	lsls	r2, r3, #5
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004efa:	691a      	ldr	r2, [r3, #16]
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	6a1b      	ldr	r3, [r3, #32]
 8004f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f04:	69b9      	ldr	r1, [r7, #24]
 8004f06:	0148      	lsls	r0, r1, #5
 8004f08:	69f9      	ldr	r1, [r7, #28]
 8004f0a:	4401      	add	r1, r0
 8004f0c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004f10:	4313      	orrs	r3, r2
 8004f12:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	015a      	lsls	r2, r3, #5
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	69ba      	ldr	r2, [r7, #24]
 8004f24:	0151      	lsls	r1, r2, #5
 8004f26:	69fa      	ldr	r2, [r7, #28]
 8004f28:	440a      	add	r2, r1
 8004f2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f2e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004f32:	6113      	str	r3, [r2, #16]
 8004f34:	e062      	b.n	8004ffc <USB_EPStartXfer+0x490>
 8004f36:	bf00      	nop
 8004f38:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	691b      	ldr	r3, [r3, #16]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d123      	bne.n	8004f8c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004f44:	69bb      	ldr	r3, [r7, #24]
 8004f46:	015a      	lsls	r2, r3, #5
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f50:	691a      	ldr	r2, [r3, #16]
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f5a:	69b9      	ldr	r1, [r7, #24]
 8004f5c:	0148      	lsls	r0, r1, #5
 8004f5e:	69f9      	ldr	r1, [r7, #28]
 8004f60:	4401      	add	r1, r0
 8004f62:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004f66:	4313      	orrs	r3, r2
 8004f68:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	015a      	lsls	r2, r3, #5
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	4413      	add	r3, r2
 8004f72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f76:	691b      	ldr	r3, [r3, #16]
 8004f78:	69ba      	ldr	r2, [r7, #24]
 8004f7a:	0151      	lsls	r1, r2, #5
 8004f7c:	69fa      	ldr	r2, [r7, #28]
 8004f7e:	440a      	add	r2, r1
 8004f80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004f88:	6113      	str	r3, [r2, #16]
 8004f8a:	e037      	b.n	8004ffc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	691a      	ldr	r2, [r3, #16]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	4413      	add	r3, r2
 8004f96:	1e5a      	subs	r2, r3, #1
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	8afa      	ldrh	r2, [r7, #22]
 8004fa8:	fb03 f202 	mul.w	r2, r3, r2
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004fb0:	69bb      	ldr	r3, [r7, #24]
 8004fb2:	015a      	lsls	r2, r3, #5
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	4413      	add	r3, r2
 8004fb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fbc:	691a      	ldr	r2, [r3, #16]
 8004fbe:	8afb      	ldrh	r3, [r7, #22]
 8004fc0:	04d9      	lsls	r1, r3, #19
 8004fc2:	4b38      	ldr	r3, [pc, #224]	@ (80050a4 <USB_EPStartXfer+0x538>)
 8004fc4:	400b      	ands	r3, r1
 8004fc6:	69b9      	ldr	r1, [r7, #24]
 8004fc8:	0148      	lsls	r0, r1, #5
 8004fca:	69f9      	ldr	r1, [r7, #28]
 8004fcc:	4401      	add	r1, r0
 8004fce:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	015a      	lsls	r2, r3, #5
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fe2:	691a      	ldr	r2, [r3, #16]
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	6a1b      	ldr	r3, [r3, #32]
 8004fe8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fec:	69b9      	ldr	r1, [r7, #24]
 8004fee:	0148      	lsls	r0, r1, #5
 8004ff0:	69f9      	ldr	r1, [r7, #28]
 8004ff2:	4401      	add	r1, r0
 8004ff4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004ffc:	79fb      	ldrb	r3, [r7, #7]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d10d      	bne.n	800501e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d009      	beq.n	800501e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	68d9      	ldr	r1, [r3, #12]
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	015a      	lsls	r2, r3, #5
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	4413      	add	r3, r2
 8005016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800501a:	460a      	mov	r2, r1
 800501c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	791b      	ldrb	r3, [r3, #4]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d128      	bne.n	8005078 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005032:	2b00      	cmp	r3, #0
 8005034:	d110      	bne.n	8005058 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	015a      	lsls	r2, r3, #5
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	4413      	add	r3, r2
 800503e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	69ba      	ldr	r2, [r7, #24]
 8005046:	0151      	lsls	r1, r2, #5
 8005048:	69fa      	ldr	r2, [r7, #28]
 800504a:	440a      	add	r2, r1
 800504c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005050:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005054:	6013      	str	r3, [r2, #0]
 8005056:	e00f      	b.n	8005078 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	015a      	lsls	r2, r3, #5
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	4413      	add	r3, r2
 8005060:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	69ba      	ldr	r2, [r7, #24]
 8005068:	0151      	lsls	r1, r2, #5
 800506a:	69fa      	ldr	r2, [r7, #28]
 800506c:	440a      	add	r2, r1
 800506e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005076:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	015a      	lsls	r2, r3, #5
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	4413      	add	r3, r2
 8005080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	69ba      	ldr	r2, [r7, #24]
 8005088:	0151      	lsls	r1, r2, #5
 800508a:	69fa      	ldr	r2, [r7, #28]
 800508c:	440a      	add	r2, r1
 800508e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005092:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005096:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3720      	adds	r7, #32
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	1ff80000 	.word	0x1ff80000

080050a8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b087      	sub	sp, #28
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80050b2:	2300      	movs	r3, #0
 80050b4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80050b6:	2300      	movs	r3, #0
 80050b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	785b      	ldrb	r3, [r3, #1]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d14a      	bne.n	800515c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	015a      	lsls	r2, r3, #5
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	4413      	add	r3, r2
 80050d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80050da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050de:	f040 8086 	bne.w	80051ee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	015a      	lsls	r2, r3, #5
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	4413      	add	r3, r2
 80050ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	683a      	ldr	r2, [r7, #0]
 80050f4:	7812      	ldrb	r2, [r2, #0]
 80050f6:	0151      	lsls	r1, r2, #5
 80050f8:	693a      	ldr	r2, [r7, #16]
 80050fa:	440a      	add	r2, r1
 80050fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005100:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005104:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	015a      	lsls	r2, r3, #5
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	4413      	add	r3, r2
 8005110:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	683a      	ldr	r2, [r7, #0]
 8005118:	7812      	ldrb	r2, [r2, #0]
 800511a:	0151      	lsls	r1, r2, #5
 800511c:	693a      	ldr	r2, [r7, #16]
 800511e:	440a      	add	r2, r1
 8005120:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005124:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005128:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	3301      	adds	r3, #1
 800512e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005136:	4293      	cmp	r3, r2
 8005138:	d902      	bls.n	8005140 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	75fb      	strb	r3, [r7, #23]
          break;
 800513e:	e056      	b.n	80051ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	781b      	ldrb	r3, [r3, #0]
 8005144:	015a      	lsls	r2, r3, #5
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	4413      	add	r3, r2
 800514a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005154:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005158:	d0e7      	beq.n	800512a <USB_EPStopXfer+0x82>
 800515a:	e048      	b.n	80051ee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	015a      	lsls	r2, r3, #5
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	4413      	add	r3, r2
 8005166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005170:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005174:	d13b      	bne.n	80051ee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	015a      	lsls	r2, r3, #5
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	4413      	add	r3, r2
 8005180:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	683a      	ldr	r2, [r7, #0]
 8005188:	7812      	ldrb	r2, [r2, #0]
 800518a:	0151      	lsls	r1, r2, #5
 800518c:	693a      	ldr	r2, [r7, #16]
 800518e:	440a      	add	r2, r1
 8005190:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005194:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005198:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	781b      	ldrb	r3, [r3, #0]
 800519e:	015a      	lsls	r2, r3, #5
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	4413      	add	r3, r2
 80051a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	683a      	ldr	r2, [r7, #0]
 80051ac:	7812      	ldrb	r2, [r2, #0]
 80051ae:	0151      	lsls	r1, r2, #5
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	440a      	add	r2, r1
 80051b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051b8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80051bc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	3301      	adds	r3, #1
 80051c2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d902      	bls.n	80051d4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	75fb      	strb	r3, [r7, #23]
          break;
 80051d2:	e00c      	b.n	80051ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	015a      	lsls	r2, r3, #5
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	4413      	add	r3, r2
 80051de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051ec:	d0e7      	beq.n	80051be <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80051ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	371c      	adds	r7, #28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b089      	sub	sp, #36	@ 0x24
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	4611      	mov	r1, r2
 8005208:	461a      	mov	r2, r3
 800520a:	460b      	mov	r3, r1
 800520c:	71fb      	strb	r3, [r7, #7]
 800520e:	4613      	mov	r3, r2
 8005210:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800521a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800521e:	2b00      	cmp	r3, #0
 8005220:	d123      	bne.n	800526a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005222:	88bb      	ldrh	r3, [r7, #4]
 8005224:	3303      	adds	r3, #3
 8005226:	089b      	lsrs	r3, r3, #2
 8005228:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800522a:	2300      	movs	r3, #0
 800522c:	61bb      	str	r3, [r7, #24]
 800522e:	e018      	b.n	8005262 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005230:	79fb      	ldrb	r3, [r7, #7]
 8005232:	031a      	lsls	r2, r3, #12
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	4413      	add	r3, r2
 8005238:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800523c:	461a      	mov	r2, r3
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	3301      	adds	r3, #1
 8005248:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800524a:	69fb      	ldr	r3, [r7, #28]
 800524c:	3301      	adds	r3, #1
 800524e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	3301      	adds	r3, #1
 8005254:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	3301      	adds	r3, #1
 800525a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	3301      	adds	r3, #1
 8005260:	61bb      	str	r3, [r7, #24]
 8005262:	69ba      	ldr	r2, [r7, #24]
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	429a      	cmp	r2, r3
 8005268:	d3e2      	bcc.n	8005230 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3724      	adds	r7, #36	@ 0x24
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005278:	b480      	push	{r7}
 800527a:	b08b      	sub	sp, #44	@ 0x2c
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	4613      	mov	r3, r2
 8005284:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800528e:	88fb      	ldrh	r3, [r7, #6]
 8005290:	089b      	lsrs	r3, r3, #2
 8005292:	b29b      	uxth	r3, r3
 8005294:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005296:	88fb      	ldrh	r3, [r7, #6]
 8005298:	f003 0303 	and.w	r3, r3, #3
 800529c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800529e:	2300      	movs	r3, #0
 80052a0:	623b      	str	r3, [r7, #32]
 80052a2:	e014      	b.n	80052ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ae:	601a      	str	r2, [r3, #0]
    pDest++;
 80052b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b2:	3301      	adds	r3, #1
 80052b4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80052b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b8:	3301      	adds	r3, #1
 80052ba:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80052bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052be:	3301      	adds	r3, #1
 80052c0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80052c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c4:	3301      	adds	r3, #1
 80052c6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80052c8:	6a3b      	ldr	r3, [r7, #32]
 80052ca:	3301      	adds	r3, #1
 80052cc:	623b      	str	r3, [r7, #32]
 80052ce:	6a3a      	ldr	r2, [r7, #32]
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d3e6      	bcc.n	80052a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80052d6:	8bfb      	ldrh	r3, [r7, #30]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d01e      	beq.n	800531a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80052dc:	2300      	movs	r3, #0
 80052de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80052e6:	461a      	mov	r2, r3
 80052e8:	f107 0310 	add.w	r3, r7, #16
 80052ec:	6812      	ldr	r2, [r2, #0]
 80052ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80052f0:	693a      	ldr	r2, [r7, #16]
 80052f2:	6a3b      	ldr	r3, [r7, #32]
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	00db      	lsls	r3, r3, #3
 80052f8:	fa22 f303 	lsr.w	r3, r2, r3
 80052fc:	b2da      	uxtb	r2, r3
 80052fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005300:	701a      	strb	r2, [r3, #0]
      i++;
 8005302:	6a3b      	ldr	r3, [r7, #32]
 8005304:	3301      	adds	r3, #1
 8005306:	623b      	str	r3, [r7, #32]
      pDest++;
 8005308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530a:	3301      	adds	r3, #1
 800530c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800530e:	8bfb      	ldrh	r3, [r7, #30]
 8005310:	3b01      	subs	r3, #1
 8005312:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005314:	8bfb      	ldrh	r3, [r7, #30]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d1ea      	bne.n	80052f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800531a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800531c:	4618      	mov	r0, r3
 800531e:	372c      	adds	r7, #44	@ 0x2c
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005328:	b480      	push	{r7}
 800532a:	b085      	sub	sp, #20
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	781b      	ldrb	r3, [r3, #0]
 800533a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	785b      	ldrb	r3, [r3, #1]
 8005340:	2b01      	cmp	r3, #1
 8005342:	d12c      	bne.n	800539e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	015a      	lsls	r2, r3, #5
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	4413      	add	r3, r2
 800534c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2b00      	cmp	r3, #0
 8005354:	db12      	blt.n	800537c <USB_EPSetStall+0x54>
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00f      	beq.n	800537c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	015a      	lsls	r2, r3, #5
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	4413      	add	r3, r2
 8005364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	0151      	lsls	r1, r2, #5
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	440a      	add	r2, r1
 8005372:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005376:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800537a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	015a      	lsls	r2, r3, #5
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	4413      	add	r3, r2
 8005384:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	0151      	lsls	r1, r2, #5
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	440a      	add	r2, r1
 8005392:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005396:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800539a:	6013      	str	r3, [r2, #0]
 800539c:	e02b      	b.n	80053f6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	015a      	lsls	r2, r3, #5
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	4413      	add	r3, r2
 80053a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	db12      	blt.n	80053d6 <USB_EPSetStall+0xae>
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00f      	beq.n	80053d6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	015a      	lsls	r2, r3, #5
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	4413      	add	r3, r2
 80053be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68ba      	ldr	r2, [r7, #8]
 80053c6:	0151      	lsls	r1, r2, #5
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	440a      	add	r2, r1
 80053cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80053d4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	015a      	lsls	r2, r3, #5
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	4413      	add	r3, r2
 80053de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	0151      	lsls	r1, r2, #5
 80053e8:	68fa      	ldr	r2, [r7, #12]
 80053ea:	440a      	add	r2, r1
 80053ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80053f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80053f6:	2300      	movs	r3, #0
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3714      	adds	r7, #20
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr

08005404 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	785b      	ldrb	r3, [r3, #1]
 800541c:	2b01      	cmp	r3, #1
 800541e:	d128      	bne.n	8005472 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	015a      	lsls	r2, r3, #5
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	4413      	add	r3, r2
 8005428:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68ba      	ldr	r2, [r7, #8]
 8005430:	0151      	lsls	r1, r2, #5
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	440a      	add	r2, r1
 8005436:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800543a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800543e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	791b      	ldrb	r3, [r3, #4]
 8005444:	2b03      	cmp	r3, #3
 8005446:	d003      	beq.n	8005450 <USB_EPClearStall+0x4c>
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	791b      	ldrb	r3, [r3, #4]
 800544c:	2b02      	cmp	r3, #2
 800544e:	d138      	bne.n	80054c2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	015a      	lsls	r2, r3, #5
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	4413      	add	r3, r2
 8005458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	0151      	lsls	r1, r2, #5
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	440a      	add	r2, r1
 8005466:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800546a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	e027      	b.n	80054c2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	015a      	lsls	r2, r3, #5
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	4413      	add	r3, r2
 800547a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68ba      	ldr	r2, [r7, #8]
 8005482:	0151      	lsls	r1, r2, #5
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	440a      	add	r2, r1
 8005488:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800548c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005490:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	791b      	ldrb	r3, [r3, #4]
 8005496:	2b03      	cmp	r3, #3
 8005498:	d003      	beq.n	80054a2 <USB_EPClearStall+0x9e>
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	791b      	ldrb	r3, [r3, #4]
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d10f      	bne.n	80054c2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	015a      	lsls	r2, r3, #5
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	4413      	add	r3, r2
 80054aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	68ba      	ldr	r2, [r7, #8]
 80054b2:	0151      	lsls	r1, r2, #5
 80054b4:	68fa      	ldr	r2, [r7, #12]
 80054b6:	440a      	add	r2, r1
 80054b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80054bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054c0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80054c2:	2300      	movs	r3, #0
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3714      	adds	r7, #20
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	460b      	mov	r3, r1
 80054da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054ee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80054f2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	78fb      	ldrb	r3, [r7, #3]
 80054fe:	011b      	lsls	r3, r3, #4
 8005500:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005504:	68f9      	ldr	r1, [r7, #12]
 8005506:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800550a:	4313      	orrs	r3, r2
 800550c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800550e:	2300      	movs	r3, #0
}
 8005510:	4618      	mov	r0, r3
 8005512:	3714      	adds	r7, #20
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005536:	f023 0303 	bic.w	r3, r3, #3
 800553a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800554a:	f023 0302 	bic.w	r3, r3, #2
 800554e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3714      	adds	r7, #20
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr

0800555e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800555e:	b480      	push	{r7}
 8005560:	b085      	sub	sp, #20
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68fa      	ldr	r2, [r7, #12]
 8005574:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005578:	f023 0303 	bic.w	r3, r3, #3
 800557c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800558c:	f043 0302 	orr.w	r3, r3, #2
 8005590:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3714      	adds	r7, #20
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4013      	ands	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80055b8:	68fb      	ldr	r3, [r7, #12]
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3714      	adds	r7, #20
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b085      	sub	sp, #20
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055d8:	699b      	ldr	r3, [r3, #24]
 80055da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055e2:	69db      	ldr	r3, [r3, #28]
 80055e4:	68ba      	ldr	r2, [r7, #8]
 80055e6:	4013      	ands	r3, r2
 80055e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	0c1b      	lsrs	r3, r3, #16
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3714      	adds	r7, #20
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr

080055fa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80055fa:	b480      	push	{r7}
 80055fc:	b085      	sub	sp, #20
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005616:	69db      	ldr	r3, [r3, #28]
 8005618:	68ba      	ldr	r2, [r7, #8]
 800561a:	4013      	ands	r3, r2
 800561c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	b29b      	uxth	r3, r3
}
 8005622:	4618      	mov	r0, r3
 8005624:	3714      	adds	r7, #20
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr

0800562e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800562e:	b480      	push	{r7}
 8005630:	b085      	sub	sp, #20
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
 8005636:	460b      	mov	r3, r1
 8005638:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800563e:	78fb      	ldrb	r3, [r7, #3]
 8005640:	015a      	lsls	r2, r3, #5
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	4413      	add	r3, r2
 8005646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005654:	695b      	ldr	r3, [r3, #20]
 8005656:	68ba      	ldr	r2, [r7, #8]
 8005658:	4013      	ands	r3, r2
 800565a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800565c:	68bb      	ldr	r3, [r7, #8]
}
 800565e:	4618      	mov	r0, r3
 8005660:	3714      	adds	r7, #20
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr

0800566a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800566a:	b480      	push	{r7}
 800566c:	b087      	sub	sp, #28
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
 8005672:	460b      	mov	r3, r1
 8005674:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800568a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800568c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800568e:	78fb      	ldrb	r3, [r7, #3]
 8005690:	f003 030f 	and.w	r3, r3, #15
 8005694:	68fa      	ldr	r2, [r7, #12]
 8005696:	fa22 f303 	lsr.w	r3, r2, r3
 800569a:	01db      	lsls	r3, r3, #7
 800569c:	b2db      	uxtb	r3, r3
 800569e:	693a      	ldr	r2, [r7, #16]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80056a4:	78fb      	ldrb	r3, [r7, #3]
 80056a6:	015a      	lsls	r2, r3, #5
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	4413      	add	r3, r2
 80056ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	693a      	ldr	r2, [r7, #16]
 80056b4:	4013      	ands	r3, r2
 80056b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80056b8:	68bb      	ldr	r3, [r7, #8]
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	371c      	adds	r7, #28
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr

080056c6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80056c6:	b480      	push	{r7}
 80056c8:	b083      	sub	sp, #12
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	695b      	ldr	r3, [r3, #20]
 80056d2:	f003 0301 	and.w	r3, r3, #1
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	370c      	adds	r7, #12
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr

080056e2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b085      	sub	sp, #20
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80056fc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005700:	f023 0307 	bic.w	r3, r3, #7
 8005704:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005714:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005718:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3714      	adds	r7, #20
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005728:	b480      	push	{r7}
 800572a:	b087      	sub	sp, #28
 800572c:	af00      	add	r7, sp, #0
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	460b      	mov	r3, r1
 8005732:	607a      	str	r2, [r7, #4]
 8005734:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	333c      	adds	r3, #60	@ 0x3c
 800573e:	3304      	adds	r3, #4
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	4a26      	ldr	r2, [pc, #152]	@ (80057e0 <USB_EP0_OutStart+0xb8>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d90a      	bls.n	8005762 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005758:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800575c:	d101      	bne.n	8005762 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800575e:	2300      	movs	r3, #0
 8005760:	e037      	b.n	80057d2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005768:	461a      	mov	r2, r3
 800576a:	2300      	movs	r3, #0
 800576c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	697a      	ldr	r2, [r7, #20]
 8005778:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800577c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005780:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005790:	f043 0318 	orr.w	r3, r3, #24
 8005794:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80057a4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80057a8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80057aa:	7afb      	ldrb	r3, [r7, #11]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d10f      	bne.n	80057d0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057b6:	461a      	mov	r2, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80057ca:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80057ce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	371c      	adds	r7, #28
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
 80057de:	bf00      	nop
 80057e0:	4f54300a 	.word	0x4f54300a

080057e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057ec:	2300      	movs	r3, #0
 80057ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	3301      	adds	r3, #1
 80057f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80057fc:	d901      	bls.n	8005802 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e022      	b.n	8005848 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	2b00      	cmp	r3, #0
 8005808:	daf2      	bge.n	80057f0 <USB_CoreReset+0xc>

  count = 10U;
 800580a:	230a      	movs	r3, #10
 800580c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800580e:	e002      	b.n	8005816 <USB_CoreReset+0x32>
  {
    count--;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	3b01      	subs	r3, #1
 8005814:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1f9      	bne.n	8005810 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	f043 0201 	orr.w	r2, r3, #1
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	3301      	adds	r3, #1
 800582c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005834:	d901      	bls.n	800583a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	e006      	b.n	8005848 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	f003 0301 	and.w	r3, r3, #1
 8005842:	2b01      	cmp	r3, #1
 8005844:	d0f0      	beq.n	8005828 <USB_CoreReset+0x44>

  return HAL_OK;
 8005846:	2300      	movs	r3, #0
}
 8005848:	4618      	mov	r0, r3
 800584a:	3714      	adds	r7, #20
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	460b      	mov	r3, r1
 800585e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 8005860:	f241 2050 	movw	r0, #4688	@ 0x1250
 8005864:	f002 fc08 	bl	8008078 <USBD_static_malloc>
 8005868:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d109      	bne.n	8005884 <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	32b0      	adds	r2, #176	@ 0xb0
 800587a:	2100      	movs	r1, #0
 800587c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005880:	2302      	movs	r3, #2
 8005882:	e07f      	b.n	8005984 <USBD_AUDIO_Init+0x130>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	32b0      	adds	r2, #176	@ 0xb0
 800588e:	68f9      	ldr	r1, [r7, #12]
 8005890:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	32b0      	adds	r2, #176	@ 0xb0
 800589e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	7c1b      	ldrb	r3, [r3, #16]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10e      	bne.n	80058ce <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 80058b0:	4b36      	ldr	r3, [pc, #216]	@ (800598c <USBD_AUDIO_Init+0x138>)
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	f003 020f 	and.w	r2, r3, #15
 80058b8:	6879      	ldr	r1, [r7, #4]
 80058ba:	4613      	mov	r3, r2
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	4413      	add	r3, r2
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	440b      	add	r3, r1
 80058c4:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 80058c8:	2201      	movs	r2, #1
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	e00d      	b.n	80058ea <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 80058ce:	4b2f      	ldr	r3, [pc, #188]	@ (800598c <USBD_AUDIO_Init+0x138>)
 80058d0:	781b      	ldrb	r3, [r3, #0]
 80058d2:	f003 020f 	and.w	r2, r3, #15
 80058d6:	6879      	ldr	r1, [r7, #4]
 80058d8:	4613      	mov	r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	4413      	add	r3, r2
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	440b      	add	r3, r1
 80058e2:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 80058e6:	2201      	movs	r2, #1
 80058e8:	601a      	str	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 80058ea:	4b28      	ldr	r3, [pc, #160]	@ (800598c <USBD_AUDIO_Init+0x138>)
 80058ec:	7819      	ldrb	r1, [r3, #0]
 80058ee:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80058f2:	2201      	movs	r2, #1
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f002 fa9c 	bl	8007e32 <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 80058fa:	4b24      	ldr	r3, [pc, #144]	@ (800598c <USBD_AUDIO_Init+0x138>)
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	f003 020f 	and.w	r2, r3, #15
 8005902:	6879      	ldr	r1, [r7, #4]
 8005904:	4613      	mov	r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	4413      	add	r3, r2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	440b      	add	r3, r1
 800590e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005912:	2201      	movs	r2, #1
 8005914:	701a      	strb	r2, [r3, #0]

  haudio->alt_setting = 0U;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005922:	2203      	movs	r2, #3
 8005924:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
  haudio->wr_ptr = 0U;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800592e:	2200      	movs	r2, #0
 8005930:	f8a3 2208 	strh.w	r2, [r3, #520]	@ 0x208
  haudio->rd_ptr = 0U;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800593a:	2200      	movs	r2, #0
 800593c:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
  haudio->rd_enable = 0U;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005946:	2200      	movs	r2, #0
 8005948:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	33b0      	adds	r3, #176	@ 0xb0
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	4413      	add	r3, r2
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2200      	movs	r2, #0
 8005960:	2146      	movs	r1, #70	@ 0x46
 8005962:	480b      	ldr	r0, [pc, #44]	@ (8005990 <USBD_AUDIO_Init+0x13c>)
 8005964:	4798      	blx	r3
 8005966:	4603      	mov	r3, r0
 8005968:	2b00      	cmp	r3, #0
 800596a:	d001      	beq.n	8005970 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 800596c:	2303      	movs	r3, #3
 800596e:	e009      	b.n	8005984 <USBD_AUDIO_Init+0x130>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 8005970:	4b06      	ldr	r3, [pc, #24]	@ (800598c <USBD_AUDIO_Init+0x138>)
 8005972:	7819      	ldrb	r1, [r3, #0]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	1d1a      	adds	r2, r3, #4
 8005978:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f002 fb47 	bl	8008010 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8005982:	2300      	movs	r3, #0
}
 8005984:	4618      	mov	r0, r3
 8005986:	3710      	adds	r7, #16
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	200000be 	.word	0x200000be
 8005990:	00017700 	.word	0x00017700

08005994 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	460b      	mov	r3, r1
 800599e:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 80059a0:	4b28      	ldr	r3, [pc, #160]	@ (8005a44 <USBD_AUDIO_DeInit+0xb0>)
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	4619      	mov	r1, r3
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f002 fa69 	bl	8007e7e <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 80059ac:	4b25      	ldr	r3, [pc, #148]	@ (8005a44 <USBD_AUDIO_DeInit+0xb0>)
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	f003 020f 	and.w	r2, r3, #15
 80059b4:	6879      	ldr	r1, [r7, #4]
 80059b6:	4613      	mov	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	440b      	add	r3, r1
 80059c0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80059c4:	2200      	movs	r2, #0
 80059c6:	701a      	strb	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 80059c8:	4b1e      	ldr	r3, [pc, #120]	@ (8005a44 <USBD_AUDIO_DeInit+0xb0>)
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	f003 020f 	and.w	r2, r3, #15
 80059d0:	6879      	ldr	r1, [r7, #4]
 80059d2:	4613      	mov	r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	4413      	add	r3, r2
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	440b      	add	r3, r1
 80059dc:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 80059e0:	2200      	movs	r2, #0
 80059e2:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	32b0      	adds	r2, #176	@ 0xb0
 80059ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d020      	beq.n	8005a38 <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	33b0      	adds	r3, #176	@ 0xb0
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4413      	add	r3, r2
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	2000      	movs	r0, #0
 8005a0a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	32b0      	adds	r2, #176	@ 0xb0
 8005a16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f002 fb3a 	bl	8008094 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	32b0      	adds	r2, #176	@ 0xb0
 8005a2a:	2100      	movs	r1, #0
 8005a2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005a38:	2300      	movs	r3, #0
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3708      	adds	r7, #8
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	200000be 	.word	0x200000be

08005a48 <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b086      	sub	sp, #24
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8005a52:	2300      	movs	r3, #0
 8005a54:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 8005a56:	2300      	movs	r3, #0
 8005a58:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	32b0      	adds	r2, #176	@ 0xb0
 8005a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a68:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d101      	bne.n	8005a74 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e0c1      	b.n	8005bf8 <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	781b      	ldrb	r3, [r3, #0]
 8005a78:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d01a      	beq.n	8005ab6 <USBD_AUDIO_Setup+0x6e>
 8005a80:	2b20      	cmp	r3, #32
 8005a82:	f040 80b1 	bne.w	8005be8 <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	785b      	ldrb	r3, [r3, #1]
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d006      	beq.n	8005a9c <USBD_AUDIO_Setup+0x54>
 8005a8e:	2b81      	cmp	r3, #129	@ 0x81
 8005a90:	d109      	bne.n	8005aa6 <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 8005a92:	6839      	ldr	r1, [r7, #0]
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f000 f9f9 	bl	8005e8c <AUDIO_REQ_GetCurrent>
          break;
 8005a9a:	e00b      	b.n	8005ab4 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 8005a9c:	6839      	ldr	r1, [r7, #0]
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 fa20 	bl	8005ee4 <AUDIO_REQ_SetCurrent>
          break;
 8005aa4:	e006      	b.n	8005ab4 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 8005aa6:	6839      	ldr	r1, [r7, #0]
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f001 fc9e 	bl	80073ea <USBD_CtlError>
          ret = USBD_FAIL;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	75fb      	strb	r3, [r7, #23]
          break;
 8005ab2:	bf00      	nop
      }
      break;
 8005ab4:	e09f      	b.n	8005bf6 <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	785b      	ldrb	r3, [r3, #1]
 8005aba:	2b0b      	cmp	r3, #11
 8005abc:	f200 8089 	bhi.w	8005bd2 <USBD_AUDIO_Setup+0x18a>
 8005ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ac8 <USBD_AUDIO_Setup+0x80>)
 8005ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac6:	bf00      	nop
 8005ac8:	08005af9 	.word	0x08005af9
 8005acc:	08005be1 	.word	0x08005be1
 8005ad0:	08005bd3 	.word	0x08005bd3
 8005ad4:	08005bd3 	.word	0x08005bd3
 8005ad8:	08005bd3 	.word	0x08005bd3
 8005adc:	08005bd3 	.word	0x08005bd3
 8005ae0:	08005b23 	.word	0x08005b23
 8005ae4:	08005bd3 	.word	0x08005bd3
 8005ae8:	08005bd3 	.word	0x08005bd3
 8005aec:	08005bd3 	.word	0x08005bd3
 8005af0:	08005b6b 	.word	0x08005b6b
 8005af4:	08005b93 	.word	0x08005b93
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	2b03      	cmp	r3, #3
 8005b02:	d107      	bne.n	8005b14 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005b04:	f107 0308 	add.w	r3, r7, #8
 8005b08:	2202      	movs	r2, #2
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	f001 fce9 	bl	80074e4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005b12:	e068      	b.n	8005be6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005b14:	6839      	ldr	r1, [r7, #0]
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f001 fc67 	bl	80073ea <USBD_CtlError>
            ret = USBD_FAIL;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	75fb      	strb	r3, [r7, #23]
          break;
 8005b20:	e061      	b.n	8005be6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	885b      	ldrh	r3, [r3, #2]
 8005b26:	0a1b      	lsrs	r3, r3, #8
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	2b21      	cmp	r3, #33	@ 0x21
 8005b2c:	d15a      	bne.n	8005be4 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8005b34:	4618      	mov	r0, r3
 8005b36:	f000 fa43 	bl	8005fc0 <USBD_AUDIO_GetAudioHeaderDesc>
 8005b3a:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d00c      	beq.n	8005b5c <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	88db      	ldrh	r3, [r3, #6]
 8005b46:	2b09      	cmp	r3, #9
 8005b48:	bf28      	it	cs
 8005b4a:	2309      	movcs	r3, #9
 8005b4c:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8005b4e:	897b      	ldrh	r3, [r7, #10]
 8005b50:	461a      	mov	r2, r3
 8005b52:	68f9      	ldr	r1, [r7, #12]
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f001 fcc5 	bl	80074e4 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 8005b5a:	e043      	b.n	8005be4 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 8005b5c:	6839      	ldr	r1, [r7, #0]
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f001 fc43 	bl	80073ea <USBD_CtlError>
              ret = USBD_FAIL;
 8005b64:	2303      	movs	r3, #3
 8005b66:	75fb      	strb	r3, [r7, #23]
          break;
 8005b68:	e03c      	b.n	8005be4 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b03      	cmp	r3, #3
 8005b74:	d106      	bne.n	8005b84 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	f001 fcb1 	bl	80074e4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005b82:	e030      	b.n	8005be6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005b84:	6839      	ldr	r1, [r7, #0]
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f001 fc2f 	bl	80073ea <USBD_CtlError>
            ret = USBD_FAIL;
 8005b8c:	2303      	movs	r3, #3
 8005b8e:	75fb      	strb	r3, [r7, #23]
          break;
 8005b90:	e029      	b.n	8005be6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b03      	cmp	r3, #3
 8005b9c:	d112      	bne.n	8005bc4 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	885b      	ldrh	r3, [r3, #2]
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d806      	bhi.n	8005bb6 <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	885b      	ldrh	r3, [r3, #2]
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	461a      	mov	r2, r3
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005bb4:	e017      	b.n	8005be6 <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 8005bb6:	6839      	ldr	r1, [r7, #0]
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f001 fc16 	bl	80073ea <USBD_CtlError>
              ret = USBD_FAIL;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	75fb      	strb	r3, [r7, #23]
          break;
 8005bc2:	e010      	b.n	8005be6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005bc4:	6839      	ldr	r1, [r7, #0]
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f001 fc0f 	bl	80073ea <USBD_CtlError>
            ret = USBD_FAIL;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	75fb      	strb	r3, [r7, #23]
          break;
 8005bd0:	e009      	b.n	8005be6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005bd2:	6839      	ldr	r1, [r7, #0]
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f001 fc08 	bl	80073ea <USBD_CtlError>
          ret = USBD_FAIL;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	75fb      	strb	r3, [r7, #23]
          break;
 8005bde:	e002      	b.n	8005be6 <USBD_AUDIO_Setup+0x19e>
          break;
 8005be0:	bf00      	nop
 8005be2:	e008      	b.n	8005bf6 <USBD_AUDIO_Setup+0x1ae>
          break;
 8005be4:	bf00      	nop
      }
      break;
 8005be6:	e006      	b.n	8005bf6 <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 8005be8:	6839      	ldr	r1, [r7, #0]
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f001 fbfd 	bl	80073ea <USBD_CtlError>
      ret = USBD_FAIL;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	75fb      	strb	r3, [r7, #23]
      break;
 8005bf4:	bf00      	nop
  }

  return (uint8_t)ret;
 8005bf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3718      	adds	r7, #24
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	226d      	movs	r2, #109	@ 0x6d
 8005c0c:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 8005c0e:	4b03      	ldr	r3, [pc, #12]	@ (8005c1c <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr
 8005c1c:	20000044 	.word	0x20000044

08005c20 <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	460b      	mov	r3, r1
 8005c2a:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 8005c2c:	2300      	movs	r3, #0
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	370c      	adds	r7, #12
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr

08005c3a <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005c3a:	b580      	push	{r7, lr}
 8005c3c:	b084      	sub	sp, #16
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	32b0      	adds	r2, #176	@ 0xb0
 8005c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c50:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d101      	bne.n	8005c5c <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e02a      	b.n	8005cb2 <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c62:	f893 320a 	ldrb.w	r3, [r3, #522]	@ 0x20a
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d122      	bne.n	8005cb0 <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c70:	f893 324c 	ldrb.w	r3, [r3, #588]	@ 0x24c
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	d11b      	bne.n	8005cb0 <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	33b0      	adds	r3, #176	@ 0xb0
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	4413      	add	r3, r2
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005c90:	f892 220b 	ldrb.w	r2, [r2, #523]	@ 0x20b
 8005c94:	4610      	mov	r0, r2
 8005c96:	4798      	blx	r3
      haudio->control.cmd = 0U;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 220a 	strb.w	r2, [r3, #522]	@ 0x20a
      haudio->control.len = 0U;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 224b 	strb.w	r2, [r3, #587]	@ 0x24b
    }
  }

  return (uint8_t)USBD_OK;
 8005cb0:	2300      	movs	r3, #0
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3710      	adds	r7, #16
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}

08005cba <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 8005cba:	b480      	push	{r7}
 8005cbc:	b083      	sub	sp, #12
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	370c      	adds	r7, #12
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	370c      	adds	r7, #12
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr

08005ce6 <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005ce6:	b480      	push	{r7}
 8005ce8:	b083      	sub	sp, #12
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	6078      	str	r0, [r7, #4]
 8005cee:	460b      	mov	r3, r1
 8005cf0:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	460b      	mov	r3, r1
 8005d0a:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	32b0      	adds	r2, #176	@ 0xb0
 8005d16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	e017      	b.n	8005d52 <USBD_AUDIO_IsoOutIncomplete+0x52>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	32b0      	adds	r2, #176	@ 0xb0
 8005d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d30:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d38:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8005d3c:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	4413      	add	r3, r2
 8005d42:	1d1a      	adds	r2, r3, #4
 8005d44:	78f9      	ldrb	r1, [r7, #3]
 8005d46:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f002 f960 	bl	8008010 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3710      	adds	r7, #16
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
	...

08005d5c <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	460b      	mov	r3, r1
 8005d66:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	32b0      	adds	r2, #176	@ 0xb0
 8005d72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d76:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d101      	bne.n	8005d82 <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e07d      	b.n	8005e7e <USBD_AUDIO_DataOut+0x122>
  }

  if (epnum == AUDIOOutEpAdd)
 8005d82:	4b41      	ldr	r3, [pc, #260]	@ (8005e88 <USBD_AUDIO_DataOut+0x12c>)
 8005d84:	781b      	ldrb	r3, [r3, #0]
 8005d86:	78fa      	ldrb	r2, [r7, #3]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d177      	bne.n	8005e7c <USBD_AUDIO_DataOut+0x120>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 8005d8c:	78fb      	ldrb	r3, [r7, #3]
 8005d8e:	4619      	mov	r1, r3
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f002 f95e 	bl	8008052 <USBD_LL_GetRxDataSize>
 8005d96:	4603      	mov	r3, r0
 8005d98:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	33b0      	adds	r3, #176	@ 0xb0
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	4413      	add	r3, r2
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	695b      	ldr	r3, [r3, #20]
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005db2:	f8b2 2208 	ldrh.w	r2, [r2, #520]	@ 0x208
 8005db6:	4611      	mov	r1, r2
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	440a      	add	r2, r1
 8005dbc:	1d10      	adds	r0, r2, #4
 8005dbe:	8979      	ldrh	r1, [r7, #10]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005dca:	f8b3 2208 	ldrh.w	r2, [r3, #520]	@ 0x208
 8005dce:	897b      	ldrh	r3, [r7, #10]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	b29a      	uxth	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005dda:	f8a3 2208 	strh.w	r2, [r3, #520]	@ 0x208

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005de4:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8005de8:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8005dec:	d321      	bcc.n	8005e32 <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005df4:	2200      	movs	r2, #0
 8005df6:	f8a3 2208 	strh.w	r2, [r3, #520]	@ 0x208

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e00:	f893 3204 	ldrb.w	r3, [r3, #516]	@ 0x204
 8005e04:	2b03      	cmp	r3, #3
 8005e06:	d114      	bne.n	8005e32 <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	33b0      	adds	r3, #176	@ 0xb0
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	4413      	add	r3, r2
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	1d10      	adds	r0, r2, #4
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f44f 6110 	mov.w	r1, #2304	@ 0x900
 8005e24:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
      }
    }

    if (haudio->rd_enable == 0U)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e38:	f893 3205 	ldrb.w	r3, [r3, #517]	@ 0x205
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d10d      	bne.n	8005e5c <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e46:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8005e4a:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8005e4e:	d105      	bne.n	8005e5c <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8005e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e88 <USBD_AUDIO_DataOut+0x12c>)
 8005e5e:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e66:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8005e6a:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	4413      	add	r3, r2
 8005e70:	1d1a      	adds	r2, r3, #4
 8005e72:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f002 f8ca 	bl	8008010 <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 8005e7c:	2300      	movs	r3, #0
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3710      	adds	r7, #16
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	200000be 	.word	0x200000be

08005e8c <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	32b0      	adds	r2, #176	@ 0xb0
 8005ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ea4:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d017      	beq.n	8005edc <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 8005eb2:	330b      	adds	r3, #11
 8005eb4:	2240      	movs	r2, #64	@ 0x40
 8005eb6:	2100      	movs	r1, #0
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f002 f921 	bl	8008100 <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 8005ec4:	330b      	adds	r3, #11
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 8005ec6:	683a      	ldr	r2, [r7, #0]
 8005ec8:	88d2      	ldrh	r2, [r2, #6]
 8005eca:	2a40      	cmp	r2, #64	@ 0x40
 8005ecc:	bf28      	it	cs
 8005ece:	2240      	movcs	r2, #64	@ 0x40
 8005ed0:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f001 fb05 	bl	80074e4 <USBD_CtlSendData>
 8005eda:	e000      	b.n	8005ede <AUDIO_REQ_GetCurrent+0x52>
    return;
 8005edc:	bf00      	nop
}
 8005ede:	3710      	adds	r7, #16
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}

08005ee4 <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	32b0      	adds	r2, #176	@ 0xb0
 8005ef8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005efc:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d02f      	beq.n	8005f64 <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	88db      	ldrh	r3, [r3, #6]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d02c      	beq.n	8005f66 <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 220a 	strb.w	r2, [r3, #522]	@ 0x20a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	88db      	ldrh	r3, [r3, #6]
 8005f1c:	2b3f      	cmp	r3, #63	@ 0x3f
 8005f1e:	d803      	bhi.n	8005f28 <AUDIO_REQ_SetCurrent+0x44>
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	88db      	ldrh	r3, [r3, #6]
 8005f24:	b2da      	uxtb	r2, r3
 8005f26:	e000      	b.n	8005f2a <AUDIO_REQ_SetCurrent+0x46>
 8005f28:	2240      	movs	r2, #64	@ 0x40
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f30:	f883 224b 	strb.w	r2, [r3, #587]	@ 0x24b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	889b      	ldrh	r3, [r3, #4]
 8005f38:	0a1b      	lsrs	r3, r3, #8
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	b2da      	uxtb	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f44:	f883 224c 	strb.w	r2, [r3, #588]	@ 0x24c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 8005f4e:	330b      	adds	r3, #11
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005f56:	f892 224b 	ldrb.w	r2, [r2, #587]	@ 0x24b
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f001 faf0 	bl	8007542 <USBD_CtlPrepareRx>
 8005f62:	e000      	b.n	8005f66 <AUDIO_REQ_SetCurrent+0x82>
    return;
 8005f64:	bf00      	nop
  }
}
 8005f66:	3710      	adds	r7, #16
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	220a      	movs	r2, #10
 8005f78:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 8005f7a:	4b03      	ldr	r3, [pc, #12]	@ (8005f88 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	370c      	adds	r7, #12
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr
 8005f88:	200000b4 	.word	0x200000b4

08005f8c <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d101      	bne.n	8005fa0 <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005f9c:	2303      	movs	r3, #3
 8005f9e:	e009      	b.n	8005fb4 <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	33b0      	adds	r3, #176	@ 0xb0
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	4413      	add	r3, r2
 8005fae:	683a      	ldr	r2, [r7, #0]
 8005fb0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	370c      	adds	r7, #12
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b086      	sub	sp, #24
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	885b      	ldrh	r3, [r3, #2]
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	7812      	ldrb	r2, [r2, #0]
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d91b      	bls.n	800601a <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8005fe8:	e011      	b.n	800600e <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8005fea:	f107 030a 	add.w	r3, r7, #10
 8005fee:	4619      	mov	r1, r3
 8005ff0:	6978      	ldr	r0, [r7, #20]
 8005ff2:	f000 fbf9 	bl	80067e8 <USBD_GetNextDesc>
 8005ff6:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	785b      	ldrb	r3, [r3, #1]
 8005ffc:	2b24      	cmp	r3, #36	@ 0x24
 8005ffe:	d106      	bne.n	800600e <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8006004:	2b01      	cmp	r3, #1
 8006006:	d102      	bne.n	800600e <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	613b      	str	r3, [r7, #16]
        break;
 800600c:	e005      	b.n	800601a <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	885b      	ldrh	r3, [r3, #2]
 8006012:	b29a      	uxth	r2, r3
 8006014:	897b      	ldrh	r3, [r7, #10]
 8006016:	429a      	cmp	r2, r3
 8006018:	d8e7      	bhi.n	8005fea <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 800601a:	693b      	ldr	r3, [r7, #16]
}
 800601c:	4618      	mov	r0, r3
 800601e:	3718      	adds	r7, #24
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b086      	sub	sp, #24
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	4613      	mov	r3, r2
 8006030:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d101      	bne.n	800603c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006038:	2303      	movs	r3, #3
 800603a:	e01f      	b.n	800607c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2200      	movs	r2, #0
 8006040:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2200      	movs	r2, #0
 8006050:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d003      	beq.n	8006062 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	68ba      	ldr	r2, [r7, #8]
 800605e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2201      	movs	r2, #1
 8006066:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	79fa      	ldrb	r2, [r7, #7]
 800606e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006070:	68f8      	ldr	r0, [r7, #12]
 8006072:	f001 fe77 	bl	8007d64 <USBD_LL_Init>
 8006076:	4603      	mov	r3, r0
 8006078:	75fb      	strb	r3, [r7, #23]

  return ret;
 800607a:	7dfb      	ldrb	r3, [r7, #23]
}
 800607c:	4618      	mov	r0, r3
 800607e:	3718      	adds	r7, #24
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}

08006084 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800608e:	2300      	movs	r3, #0
 8006090:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006098:	2303      	movs	r3, #3
 800609a:	e025      	b.n	80060e8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	32ae      	adds	r2, #174	@ 0xae
 80060ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d00f      	beq.n	80060d8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	32ae      	adds	r2, #174	@ 0xae
 80060c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c8:	f107 020e 	add.w	r2, r7, #14
 80060cc:	4610      	mov	r0, r2
 80060ce:	4798      	blx	r3
 80060d0:	4602      	mov	r2, r0
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80060de:	1c5a      	adds	r2, r3, #1
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f001 fe7f 	bl	8007dfc <USBD_LL_Start>
 80060fe:	4603      	mov	r3, r0
}
 8006100:	4618      	mov	r0, r3
 8006102:	3708      	adds	r7, #8
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006110:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006112:	4618      	mov	r0, r3
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b084      	sub	sp, #16
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
 8006126:	460b      	mov	r3, r1
 8006128:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800612a:	2300      	movs	r3, #0
 800612c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006134:	2b00      	cmp	r3, #0
 8006136:	d009      	beq.n	800614c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	78fa      	ldrb	r2, [r7, #3]
 8006142:	4611      	mov	r1, r2
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	4798      	blx	r3
 8006148:	4603      	mov	r3, r0
 800614a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800614c:	7bfb      	ldrb	r3, [r7, #15]
}
 800614e:	4618      	mov	r0, r3
 8006150:	3710      	adds	r7, #16
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}

08006156 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b084      	sub	sp, #16
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
 800615e:	460b      	mov	r3, r1
 8006160:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006162:	2300      	movs	r3, #0
 8006164:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	78fa      	ldrb	r2, [r7, #3]
 8006170:	4611      	mov	r1, r2
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	4798      	blx	r3
 8006176:	4603      	mov	r3, r0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d001      	beq.n	8006180 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800617c:	2303      	movs	r3, #3
 800617e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006180:	7bfb      	ldrb	r3, [r7, #15]
}
 8006182:	4618      	mov	r0, r3
 8006184:	3710      	adds	r7, #16
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}

0800618a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800618a:	b580      	push	{r7, lr}
 800618c:	b084      	sub	sp, #16
 800618e:	af00      	add	r7, sp, #0
 8006190:	6078      	str	r0, [r7, #4]
 8006192:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800619a:	6839      	ldr	r1, [r7, #0]
 800619c:	4618      	mov	r0, r3
 800619e:	f001 f8ea 	bl	8007376 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80061b0:	461a      	mov	r2, r3
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80061be:	f003 031f 	and.w	r3, r3, #31
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d01a      	beq.n	80061fc <USBD_LL_SetupStage+0x72>
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d822      	bhi.n	8006210 <USBD_LL_SetupStage+0x86>
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d002      	beq.n	80061d4 <USBD_LL_SetupStage+0x4a>
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d00a      	beq.n	80061e8 <USBD_LL_SetupStage+0x5e>
 80061d2:	e01d      	b.n	8006210 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80061da:	4619      	mov	r1, r3
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 fb3f 	bl	8006860 <USBD_StdDevReq>
 80061e2:	4603      	mov	r3, r0
 80061e4:	73fb      	strb	r3, [r7, #15]
      break;
 80061e6:	e020      	b.n	800622a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80061ee:	4619      	mov	r1, r3
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f000 fba7 	bl	8006944 <USBD_StdItfReq>
 80061f6:	4603      	mov	r3, r0
 80061f8:	73fb      	strb	r3, [r7, #15]
      break;
 80061fa:	e016      	b.n	800622a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006202:	4619      	mov	r1, r3
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 fc09 	bl	8006a1c <USBD_StdEPReq>
 800620a:	4603      	mov	r3, r0
 800620c:	73fb      	strb	r3, [r7, #15]
      break;
 800620e:	e00c      	b.n	800622a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006216:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800621a:	b2db      	uxtb	r3, r3
 800621c:	4619      	mov	r1, r3
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f001 fe4c 	bl	8007ebc <USBD_LL_StallEP>
 8006224:	4603      	mov	r3, r0
 8006226:	73fb      	strb	r3, [r7, #15]
      break;
 8006228:	bf00      	nop
  }

  return ret;
 800622a:	7bfb      	ldrb	r3, [r7, #15]
}
 800622c:	4618      	mov	r0, r3
 800622e:	3710      	adds	r7, #16
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}

08006234 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b086      	sub	sp, #24
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	460b      	mov	r3, r1
 800623e:	607a      	str	r2, [r7, #4]
 8006240:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8006242:	2300      	movs	r3, #0
 8006244:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006246:	7afb      	ldrb	r3, [r7, #11]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d177      	bne.n	800633c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006252:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800625a:	2b03      	cmp	r3, #3
 800625c:	f040 80a1 	bne.w	80063a2 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	693a      	ldr	r2, [r7, #16]
 8006266:	8992      	ldrh	r2, [r2, #12]
 8006268:	4293      	cmp	r3, r2
 800626a:	d91c      	bls.n	80062a6 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	693a      	ldr	r2, [r7, #16]
 8006272:	8992      	ldrh	r2, [r2, #12]
 8006274:	1a9a      	subs	r2, r3, r2
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	693a      	ldr	r2, [r7, #16]
 8006280:	8992      	ldrh	r2, [r2, #12]
 8006282:	441a      	add	r2, r3
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	6919      	ldr	r1, [r3, #16]
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	899b      	ldrh	r3, [r3, #12]
 8006290:	461a      	mov	r2, r3
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	4293      	cmp	r3, r2
 8006298:	bf38      	it	cc
 800629a:	4613      	movcc	r3, r2
 800629c:	461a      	mov	r2, r3
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	f001 f970 	bl	8007584 <USBD_CtlContinueRx>
 80062a4:	e07d      	b.n	80063a2 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80062ac:	f003 031f 	and.w	r3, r3, #31
 80062b0:	2b02      	cmp	r3, #2
 80062b2:	d014      	beq.n	80062de <USBD_LL_DataOutStage+0xaa>
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d81d      	bhi.n	80062f4 <USBD_LL_DataOutStage+0xc0>
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d002      	beq.n	80062c2 <USBD_LL_DataOutStage+0x8e>
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d003      	beq.n	80062c8 <USBD_LL_DataOutStage+0x94>
 80062c0:	e018      	b.n	80062f4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80062c2:	2300      	movs	r3, #0
 80062c4:	75bb      	strb	r3, [r7, #22]
            break;
 80062c6:	e018      	b.n	80062fa <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	4619      	mov	r1, r3
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f000 fa6e 	bl	80067b4 <USBD_CoreFindIF>
 80062d8:	4603      	mov	r3, r0
 80062da:	75bb      	strb	r3, [r7, #22]
            break;
 80062dc:	e00d      	b.n	80062fa <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	4619      	mov	r1, r3
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f000 fa70 	bl	80067ce <USBD_CoreFindEP>
 80062ee:	4603      	mov	r3, r0
 80062f0:	75bb      	strb	r3, [r7, #22]
            break;
 80062f2:	e002      	b.n	80062fa <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	75bb      	strb	r3, [r7, #22]
            break;
 80062f8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80062fa:	7dbb      	ldrb	r3, [r7, #22]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d119      	bne.n	8006334 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006306:	b2db      	uxtb	r3, r3
 8006308:	2b03      	cmp	r3, #3
 800630a:	d113      	bne.n	8006334 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800630c:	7dba      	ldrb	r2, [r7, #22]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	32ae      	adds	r2, #174	@ 0xae
 8006312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d00b      	beq.n	8006334 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800631c:	7dba      	ldrb	r2, [r7, #22]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006324:	7dba      	ldrb	r2, [r7, #22]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	32ae      	adds	r2, #174	@ 0xae
 800632a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	f001 f936 	bl	80075a6 <USBD_CtlSendStatus>
 800633a:	e032      	b.n	80063a2 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800633c:	7afb      	ldrb	r3, [r7, #11]
 800633e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006342:	b2db      	uxtb	r3, r3
 8006344:	4619      	mov	r1, r3
 8006346:	68f8      	ldr	r0, [r7, #12]
 8006348:	f000 fa41 	bl	80067ce <USBD_CoreFindEP>
 800634c:	4603      	mov	r3, r0
 800634e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006350:	7dbb      	ldrb	r3, [r7, #22]
 8006352:	2bff      	cmp	r3, #255	@ 0xff
 8006354:	d025      	beq.n	80063a2 <USBD_LL_DataOutStage+0x16e>
 8006356:	7dbb      	ldrb	r3, [r7, #22]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d122      	bne.n	80063a2 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b03      	cmp	r3, #3
 8006366:	d117      	bne.n	8006398 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006368:	7dba      	ldrb	r2, [r7, #22]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	32ae      	adds	r2, #174	@ 0xae
 800636e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006372:	699b      	ldr	r3, [r3, #24]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00f      	beq.n	8006398 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8006378:	7dba      	ldrb	r2, [r7, #22]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006380:	7dba      	ldrb	r2, [r7, #22]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	32ae      	adds	r2, #174	@ 0xae
 8006386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800638a:	699b      	ldr	r3, [r3, #24]
 800638c:	7afa      	ldrb	r2, [r7, #11]
 800638e:	4611      	mov	r1, r2
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	4798      	blx	r3
 8006394:	4603      	mov	r3, r0
 8006396:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006398:	7dfb      	ldrb	r3, [r7, #23]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d001      	beq.n	80063a2 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800639e:	7dfb      	ldrb	r3, [r7, #23]
 80063a0:	e000      	b.n	80063a4 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3718      	adds	r7, #24
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b086      	sub	sp, #24
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	460b      	mov	r3, r1
 80063b6:	607a      	str	r2, [r7, #4]
 80063b8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80063ba:	7afb      	ldrb	r3, [r7, #11]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d178      	bne.n	80064b2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	3314      	adds	r3, #20
 80063c4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80063cc:	2b02      	cmp	r3, #2
 80063ce:	d163      	bne.n	8006498 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	8992      	ldrh	r2, [r2, #12]
 80063d8:	4293      	cmp	r3, r2
 80063da:	d91c      	bls.n	8006416 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	693a      	ldr	r2, [r7, #16]
 80063e2:	8992      	ldrh	r2, [r2, #12]
 80063e4:	1a9a      	subs	r2, r3, r2
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	691b      	ldr	r3, [r3, #16]
 80063ee:	693a      	ldr	r2, [r7, #16]
 80063f0:	8992      	ldrh	r2, [r2, #12]
 80063f2:	441a      	add	r2, r3
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	6919      	ldr	r1, [r3, #16]
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	461a      	mov	r2, r3
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f001 f88c 	bl	8007520 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006408:	2300      	movs	r3, #0
 800640a:	2200      	movs	r2, #0
 800640c:	2100      	movs	r1, #0
 800640e:	68f8      	ldr	r0, [r7, #12]
 8006410:	f001 fdfe 	bl	8008010 <USBD_LL_PrepareReceive>
 8006414:	e040      	b.n	8006498 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	899b      	ldrh	r3, [r3, #12]
 800641a:	461a      	mov	r2, r3
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	429a      	cmp	r2, r3
 8006422:	d11c      	bne.n	800645e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	693a      	ldr	r2, [r7, #16]
 800642a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800642c:	4293      	cmp	r3, r2
 800642e:	d316      	bcc.n	800645e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800643a:	429a      	cmp	r2, r3
 800643c:	d20f      	bcs.n	800645e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800643e:	2200      	movs	r2, #0
 8006440:	2100      	movs	r1, #0
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f001 f86c 	bl	8007520 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2200      	movs	r2, #0
 800644c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006450:	2300      	movs	r3, #0
 8006452:	2200      	movs	r2, #0
 8006454:	2100      	movs	r1, #0
 8006456:	68f8      	ldr	r0, [r7, #12]
 8006458:	f001 fdda 	bl	8008010 <USBD_LL_PrepareReceive>
 800645c:	e01c      	b.n	8006498 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006464:	b2db      	uxtb	r3, r3
 8006466:	2b03      	cmp	r3, #3
 8006468:	d10f      	bne.n	800648a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d009      	beq.n	800648a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2200      	movs	r2, #0
 800647a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800648a:	2180      	movs	r1, #128	@ 0x80
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f001 fd15 	bl	8007ebc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f001 f89a 	bl	80075cc <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d03a      	beq.n	8006518 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80064a2:	68f8      	ldr	r0, [r7, #12]
 80064a4:	f7ff fe30 	bl	8006108 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80064b0:	e032      	b.n	8006518 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80064b2:	7afb      	ldrb	r3, [r7, #11]
 80064b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	4619      	mov	r1, r3
 80064bc:	68f8      	ldr	r0, [r7, #12]
 80064be:	f000 f986 	bl	80067ce <USBD_CoreFindEP>
 80064c2:	4603      	mov	r3, r0
 80064c4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80064c6:	7dfb      	ldrb	r3, [r7, #23]
 80064c8:	2bff      	cmp	r3, #255	@ 0xff
 80064ca:	d025      	beq.n	8006518 <USBD_LL_DataInStage+0x16c>
 80064cc:	7dfb      	ldrb	r3, [r7, #23]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d122      	bne.n	8006518 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b03      	cmp	r3, #3
 80064dc:	d11c      	bne.n	8006518 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80064de:	7dfa      	ldrb	r2, [r7, #23]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	32ae      	adds	r2, #174	@ 0xae
 80064e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064e8:	695b      	ldr	r3, [r3, #20]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d014      	beq.n	8006518 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80064ee:	7dfa      	ldrb	r2, [r7, #23]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80064f6:	7dfa      	ldrb	r2, [r7, #23]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	32ae      	adds	r2, #174	@ 0xae
 80064fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006500:	695b      	ldr	r3, [r3, #20]
 8006502:	7afa      	ldrb	r2, [r7, #11]
 8006504:	4611      	mov	r1, r2
 8006506:	68f8      	ldr	r0, [r7, #12]
 8006508:	4798      	blx	r3
 800650a:	4603      	mov	r3, r0
 800650c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800650e:	7dbb      	ldrb	r3, [r7, #22]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d001      	beq.n	8006518 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8006514:	7dbb      	ldrb	r3, [r7, #22]
 8006516:	e000      	b.n	800651a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3718      	adds	r7, #24
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}

08006522 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006522:	b580      	push	{r7, lr}
 8006524:	b084      	sub	sp, #16
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800652a:	2300      	movs	r3, #0
 800652c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2201      	movs	r2, #1
 8006532:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2200      	movs	r2, #0
 8006542:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800655a:	2b00      	cmp	r3, #0
 800655c:	d014      	beq.n	8006588 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d00e      	beq.n	8006588 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	6852      	ldr	r2, [r2, #4]
 8006576:	b2d2      	uxtb	r2, r2
 8006578:	4611      	mov	r1, r2
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	4798      	blx	r3
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d001      	beq.n	8006588 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006584:	2303      	movs	r3, #3
 8006586:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006588:	2340      	movs	r3, #64	@ 0x40
 800658a:	2200      	movs	r2, #0
 800658c:	2100      	movs	r1, #0
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f001 fc4f 	bl	8007e32 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2201      	movs	r2, #1
 8006598:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2240      	movs	r2, #64	@ 0x40
 80065a0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80065a4:	2340      	movs	r3, #64	@ 0x40
 80065a6:	2200      	movs	r2, #0
 80065a8:	2180      	movs	r1, #128	@ 0x80
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f001 fc41 	bl	8007e32 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2240      	movs	r2, #64	@ 0x40
 80065bc:	841a      	strh	r2, [r3, #32]

  return ret;
 80065be:	7bfb      	ldrb	r3, [r7, #15]
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	460b      	mov	r3, r1
 80065d2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	78fa      	ldrb	r2, [r7, #3]
 80065d8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	370c      	adds	r7, #12
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b04      	cmp	r3, #4
 80065fa:	d006      	beq.n	800660a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006602:	b2da      	uxtb	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2204      	movs	r2, #4
 800660e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006612:	2300      	movs	r3, #0
}
 8006614:	4618      	mov	r0, r3
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800662e:	b2db      	uxtb	r3, r3
 8006630:	2b04      	cmp	r3, #4
 8006632:	d106      	bne.n	8006642 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800663a:	b2da      	uxtb	r2, r3
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b03      	cmp	r3, #3
 8006662:	d110      	bne.n	8006686 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00b      	beq.n	8006686 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006674:	69db      	ldr	r3, [r3, #28]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d005      	beq.n	8006686 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006680:	69db      	ldr	r3, [r3, #28]
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3708      	adds	r7, #8
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	460b      	mov	r3, r1
 800669a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	32ae      	adds	r2, #174	@ 0xae
 80066a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d101      	bne.n	80066b2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80066ae:	2303      	movs	r3, #3
 80066b0:	e01c      	b.n	80066ec <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	2b03      	cmp	r3, #3
 80066bc:	d115      	bne.n	80066ea <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	32ae      	adds	r2, #174	@ 0xae
 80066c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066cc:	6a1b      	ldr	r3, [r3, #32]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00b      	beq.n	80066ea <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	32ae      	adds	r2, #174	@ 0xae
 80066dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066e0:	6a1b      	ldr	r3, [r3, #32]
 80066e2:	78fa      	ldrb	r2, [r7, #3]
 80066e4:	4611      	mov	r1, r2
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80066ea:	2300      	movs	r3, #0
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3708      	adds	r7, #8
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	460b      	mov	r3, r1
 80066fe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	32ae      	adds	r2, #174	@ 0xae
 800670a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d101      	bne.n	8006716 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006712:	2303      	movs	r3, #3
 8006714:	e01c      	b.n	8006750 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800671c:	b2db      	uxtb	r3, r3
 800671e:	2b03      	cmp	r3, #3
 8006720:	d115      	bne.n	800674e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	32ae      	adds	r2, #174	@ 0xae
 800672c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006732:	2b00      	cmp	r3, #0
 8006734:	d00b      	beq.n	800674e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	32ae      	adds	r2, #174	@ 0xae
 8006740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006746:	78fa      	ldrb	r2, [r7, #3]
 8006748:	4611      	mov	r1, r2
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3708      	adds	r7, #8
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	370c      	adds	r7, #12
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr

0800676e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800676e:	b580      	push	{r7, lr}
 8006770:	b084      	sub	sp, #16
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006776:	2300      	movs	r3, #0
 8006778:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00e      	beq.n	80067aa <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	6852      	ldr	r2, [r2, #4]
 8006798:	b2d2      	uxtb	r2, r2
 800679a:	4611      	mov	r1, r2
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	4798      	blx	r3
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d001      	beq.n	80067aa <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80067a6:	2303      	movs	r3, #3
 80067a8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80067aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3710      	adds	r7, #16
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	460b      	mov	r3, r1
 80067be:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80067c0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	370c      	adds	r7, #12
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr

080067ce <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80067ce:	b480      	push	{r7}
 80067d0:	b083      	sub	sp, #12
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	6078      	str	r0, [r7, #4]
 80067d6:	460b      	mov	r3, r1
 80067d8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80067da:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80067dc:	4618      	mov	r0, r3
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	881b      	ldrh	r3, [r3, #0]
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	7812      	ldrb	r2, [r2, #0]
 80067fe:	4413      	add	r3, r2
 8006800:	b29a      	uxth	r2, r3
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	461a      	mov	r2, r3
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4413      	add	r3, r2
 8006810:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006812:	68fb      	ldr	r3, [r7, #12]
}
 8006814:	4618      	mov	r0, r3
 8006816:	3714      	adds	r7, #20
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006820:	b480      	push	{r7}
 8006822:	b087      	sub	sp, #28
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	3301      	adds	r3, #1
 8006836:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800683e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006842:	021b      	lsls	r3, r3, #8
 8006844:	b21a      	sxth	r2, r3
 8006846:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800684a:	4313      	orrs	r3, r2
 800684c:	b21b      	sxth	r3, r3
 800684e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006850:	89fb      	ldrh	r3, [r7, #14]
}
 8006852:	4618      	mov	r0, r3
 8006854:	371c      	adds	r7, #28
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
	...

08006860 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b084      	sub	sp, #16
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800686a:	2300      	movs	r3, #0
 800686c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006876:	2b40      	cmp	r3, #64	@ 0x40
 8006878:	d005      	beq.n	8006886 <USBD_StdDevReq+0x26>
 800687a:	2b40      	cmp	r3, #64	@ 0x40
 800687c:	d857      	bhi.n	800692e <USBD_StdDevReq+0xce>
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00f      	beq.n	80068a2 <USBD_StdDevReq+0x42>
 8006882:	2b20      	cmp	r3, #32
 8006884:	d153      	bne.n	800692e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	32ae      	adds	r2, #174	@ 0xae
 8006890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	6839      	ldr	r1, [r7, #0]
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	4798      	blx	r3
 800689c:	4603      	mov	r3, r0
 800689e:	73fb      	strb	r3, [r7, #15]
      break;
 80068a0:	e04a      	b.n	8006938 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	785b      	ldrb	r3, [r3, #1]
 80068a6:	2b09      	cmp	r3, #9
 80068a8:	d83b      	bhi.n	8006922 <USBD_StdDevReq+0xc2>
 80068aa:	a201      	add	r2, pc, #4	@ (adr r2, 80068b0 <USBD_StdDevReq+0x50>)
 80068ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b0:	08006905 	.word	0x08006905
 80068b4:	08006919 	.word	0x08006919
 80068b8:	08006923 	.word	0x08006923
 80068bc:	0800690f 	.word	0x0800690f
 80068c0:	08006923 	.word	0x08006923
 80068c4:	080068e3 	.word	0x080068e3
 80068c8:	080068d9 	.word	0x080068d9
 80068cc:	08006923 	.word	0x08006923
 80068d0:	080068fb 	.word	0x080068fb
 80068d4:	080068ed 	.word	0x080068ed
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80068d8:	6839      	ldr	r1, [r7, #0]
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 fa3e 	bl	8006d5c <USBD_GetDescriptor>
          break;
 80068e0:	e024      	b.n	800692c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80068e2:	6839      	ldr	r1, [r7, #0]
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 fba3 	bl	8007030 <USBD_SetAddress>
          break;
 80068ea:	e01f      	b.n	800692c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80068ec:	6839      	ldr	r1, [r7, #0]
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 fbe2 	bl	80070b8 <USBD_SetConfig>
 80068f4:	4603      	mov	r3, r0
 80068f6:	73fb      	strb	r3, [r7, #15]
          break;
 80068f8:	e018      	b.n	800692c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80068fa:	6839      	ldr	r1, [r7, #0]
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 fc85 	bl	800720c <USBD_GetConfig>
          break;
 8006902:	e013      	b.n	800692c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006904:	6839      	ldr	r1, [r7, #0]
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 fcb6 	bl	8007278 <USBD_GetStatus>
          break;
 800690c:	e00e      	b.n	800692c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800690e:	6839      	ldr	r1, [r7, #0]
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f000 fce5 	bl	80072e0 <USBD_SetFeature>
          break;
 8006916:	e009      	b.n	800692c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006918:	6839      	ldr	r1, [r7, #0]
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f000 fd09 	bl	8007332 <USBD_ClrFeature>
          break;
 8006920:	e004      	b.n	800692c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006922:	6839      	ldr	r1, [r7, #0]
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f000 fd60 	bl	80073ea <USBD_CtlError>
          break;
 800692a:	bf00      	nop
      }
      break;
 800692c:	e004      	b.n	8006938 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800692e:	6839      	ldr	r1, [r7, #0]
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 fd5a 	bl	80073ea <USBD_CtlError>
      break;
 8006936:	bf00      	nop
  }

  return ret;
 8006938:	7bfb      	ldrb	r3, [r7, #15]
}
 800693a:	4618      	mov	r0, r3
 800693c:	3710      	adds	r7, #16
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop

08006944 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800694e:	2300      	movs	r3, #0
 8006950:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800695a:	2b40      	cmp	r3, #64	@ 0x40
 800695c:	d005      	beq.n	800696a <USBD_StdItfReq+0x26>
 800695e:	2b40      	cmp	r3, #64	@ 0x40
 8006960:	d852      	bhi.n	8006a08 <USBD_StdItfReq+0xc4>
 8006962:	2b00      	cmp	r3, #0
 8006964:	d001      	beq.n	800696a <USBD_StdItfReq+0x26>
 8006966:	2b20      	cmp	r3, #32
 8006968:	d14e      	bne.n	8006a08 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006970:	b2db      	uxtb	r3, r3
 8006972:	3b01      	subs	r3, #1
 8006974:	2b02      	cmp	r3, #2
 8006976:	d840      	bhi.n	80069fa <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	889b      	ldrh	r3, [r3, #4]
 800697c:	b2db      	uxtb	r3, r3
 800697e:	2b01      	cmp	r3, #1
 8006980:	d836      	bhi.n	80069f0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	889b      	ldrh	r3, [r3, #4]
 8006986:	b2db      	uxtb	r3, r3
 8006988:	4619      	mov	r1, r3
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f7ff ff12 	bl	80067b4 <USBD_CoreFindIF>
 8006990:	4603      	mov	r3, r0
 8006992:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006994:	7bbb      	ldrb	r3, [r7, #14]
 8006996:	2bff      	cmp	r3, #255	@ 0xff
 8006998:	d01d      	beq.n	80069d6 <USBD_StdItfReq+0x92>
 800699a:	7bbb      	ldrb	r3, [r7, #14]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d11a      	bne.n	80069d6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80069a0:	7bba      	ldrb	r2, [r7, #14]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	32ae      	adds	r2, #174	@ 0xae
 80069a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00f      	beq.n	80069d0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80069b0:	7bba      	ldrb	r2, [r7, #14]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80069b8:	7bba      	ldrb	r2, [r7, #14]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	32ae      	adds	r2, #174	@ 0xae
 80069be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	6839      	ldr	r1, [r7, #0]
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	4798      	blx	r3
 80069ca:	4603      	mov	r3, r0
 80069cc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80069ce:	e004      	b.n	80069da <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80069d0:	2303      	movs	r3, #3
 80069d2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80069d4:	e001      	b.n	80069da <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80069d6:	2303      	movs	r3, #3
 80069d8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	88db      	ldrh	r3, [r3, #6]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d110      	bne.n	8006a04 <USBD_StdItfReq+0xc0>
 80069e2:	7bfb      	ldrb	r3, [r7, #15]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d10d      	bne.n	8006a04 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 fddc 	bl	80075a6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80069ee:	e009      	b.n	8006a04 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80069f0:	6839      	ldr	r1, [r7, #0]
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 fcf9 	bl	80073ea <USBD_CtlError>
          break;
 80069f8:	e004      	b.n	8006a04 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80069fa:	6839      	ldr	r1, [r7, #0]
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 fcf4 	bl	80073ea <USBD_CtlError>
          break;
 8006a02:	e000      	b.n	8006a06 <USBD_StdItfReq+0xc2>
          break;
 8006a04:	bf00      	nop
      }
      break;
 8006a06:	e004      	b.n	8006a12 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006a08:	6839      	ldr	r1, [r7, #0]
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 fced 	bl	80073ea <USBD_CtlError>
      break;
 8006a10:	bf00      	nop
  }

  return ret;
 8006a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3710      	adds	r7, #16
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006a26:	2300      	movs	r3, #0
 8006a28:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	889b      	ldrh	r3, [r3, #4]
 8006a2e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006a38:	2b40      	cmp	r3, #64	@ 0x40
 8006a3a:	d007      	beq.n	8006a4c <USBD_StdEPReq+0x30>
 8006a3c:	2b40      	cmp	r3, #64	@ 0x40
 8006a3e:	f200 8181 	bhi.w	8006d44 <USBD_StdEPReq+0x328>
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d02a      	beq.n	8006a9c <USBD_StdEPReq+0x80>
 8006a46:	2b20      	cmp	r3, #32
 8006a48:	f040 817c 	bne.w	8006d44 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006a4c:	7bbb      	ldrb	r3, [r7, #14]
 8006a4e:	4619      	mov	r1, r3
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f7ff febc 	bl	80067ce <USBD_CoreFindEP>
 8006a56:	4603      	mov	r3, r0
 8006a58:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006a5a:	7b7b      	ldrb	r3, [r7, #13]
 8006a5c:	2bff      	cmp	r3, #255	@ 0xff
 8006a5e:	f000 8176 	beq.w	8006d4e <USBD_StdEPReq+0x332>
 8006a62:	7b7b      	ldrb	r3, [r7, #13]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	f040 8172 	bne.w	8006d4e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8006a6a:	7b7a      	ldrb	r2, [r7, #13]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006a72:	7b7a      	ldrb	r2, [r7, #13]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	32ae      	adds	r2, #174	@ 0xae
 8006a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	f000 8165 	beq.w	8006d4e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006a84:	7b7a      	ldrb	r2, [r7, #13]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	32ae      	adds	r2, #174	@ 0xae
 8006a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	6839      	ldr	r1, [r7, #0]
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	4798      	blx	r3
 8006a96:	4603      	mov	r3, r0
 8006a98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006a9a:	e158      	b.n	8006d4e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	785b      	ldrb	r3, [r3, #1]
 8006aa0:	2b03      	cmp	r3, #3
 8006aa2:	d008      	beq.n	8006ab6 <USBD_StdEPReq+0x9a>
 8006aa4:	2b03      	cmp	r3, #3
 8006aa6:	f300 8147 	bgt.w	8006d38 <USBD_StdEPReq+0x31c>
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f000 809b 	beq.w	8006be6 <USBD_StdEPReq+0x1ca>
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d03c      	beq.n	8006b2e <USBD_StdEPReq+0x112>
 8006ab4:	e140      	b.n	8006d38 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	2b02      	cmp	r3, #2
 8006ac0:	d002      	beq.n	8006ac8 <USBD_StdEPReq+0xac>
 8006ac2:	2b03      	cmp	r3, #3
 8006ac4:	d016      	beq.n	8006af4 <USBD_StdEPReq+0xd8>
 8006ac6:	e02c      	b.n	8006b22 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ac8:	7bbb      	ldrb	r3, [r7, #14]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d00d      	beq.n	8006aea <USBD_StdEPReq+0xce>
 8006ace:	7bbb      	ldrb	r3, [r7, #14]
 8006ad0:	2b80      	cmp	r3, #128	@ 0x80
 8006ad2:	d00a      	beq.n	8006aea <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006ad4:	7bbb      	ldrb	r3, [r7, #14]
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f001 f9ef 	bl	8007ebc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006ade:	2180      	movs	r1, #128	@ 0x80
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f001 f9eb 	bl	8007ebc <USBD_LL_StallEP>
 8006ae6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006ae8:	e020      	b.n	8006b2c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006aea:	6839      	ldr	r1, [r7, #0]
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 fc7c 	bl	80073ea <USBD_CtlError>
              break;
 8006af2:	e01b      	b.n	8006b2c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	885b      	ldrh	r3, [r3, #2]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d10e      	bne.n	8006b1a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006afc:	7bbb      	ldrb	r3, [r7, #14]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d00b      	beq.n	8006b1a <USBD_StdEPReq+0xfe>
 8006b02:	7bbb      	ldrb	r3, [r7, #14]
 8006b04:	2b80      	cmp	r3, #128	@ 0x80
 8006b06:	d008      	beq.n	8006b1a <USBD_StdEPReq+0xfe>
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	88db      	ldrh	r3, [r3, #6]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d104      	bne.n	8006b1a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006b10:	7bbb      	ldrb	r3, [r7, #14]
 8006b12:	4619      	mov	r1, r3
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f001 f9d1 	bl	8007ebc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 fd43 	bl	80075a6 <USBD_CtlSendStatus>

              break;
 8006b20:	e004      	b.n	8006b2c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006b22:	6839      	ldr	r1, [r7, #0]
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 fc60 	bl	80073ea <USBD_CtlError>
              break;
 8006b2a:	bf00      	nop
          }
          break;
 8006b2c:	e109      	b.n	8006d42 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b34:	b2db      	uxtb	r3, r3
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d002      	beq.n	8006b40 <USBD_StdEPReq+0x124>
 8006b3a:	2b03      	cmp	r3, #3
 8006b3c:	d016      	beq.n	8006b6c <USBD_StdEPReq+0x150>
 8006b3e:	e04b      	b.n	8006bd8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006b40:	7bbb      	ldrb	r3, [r7, #14]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d00d      	beq.n	8006b62 <USBD_StdEPReq+0x146>
 8006b46:	7bbb      	ldrb	r3, [r7, #14]
 8006b48:	2b80      	cmp	r3, #128	@ 0x80
 8006b4a:	d00a      	beq.n	8006b62 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006b4c:	7bbb      	ldrb	r3, [r7, #14]
 8006b4e:	4619      	mov	r1, r3
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f001 f9b3 	bl	8007ebc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006b56:	2180      	movs	r1, #128	@ 0x80
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f001 f9af 	bl	8007ebc <USBD_LL_StallEP>
 8006b5e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006b60:	e040      	b.n	8006be4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006b62:	6839      	ldr	r1, [r7, #0]
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f000 fc40 	bl	80073ea <USBD_CtlError>
              break;
 8006b6a:	e03b      	b.n	8006be4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	885b      	ldrh	r3, [r3, #2]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d136      	bne.n	8006be2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006b74:	7bbb      	ldrb	r3, [r7, #14]
 8006b76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d004      	beq.n	8006b88 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006b7e:	7bbb      	ldrb	r3, [r7, #14]
 8006b80:	4619      	mov	r1, r3
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f001 f9b9 	bl	8007efa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f000 fd0c 	bl	80075a6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006b8e:	7bbb      	ldrb	r3, [r7, #14]
 8006b90:	4619      	mov	r1, r3
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f7ff fe1b 	bl	80067ce <USBD_CoreFindEP>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006b9c:	7b7b      	ldrb	r3, [r7, #13]
 8006b9e:	2bff      	cmp	r3, #255	@ 0xff
 8006ba0:	d01f      	beq.n	8006be2 <USBD_StdEPReq+0x1c6>
 8006ba2:	7b7b      	ldrb	r3, [r7, #13]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d11c      	bne.n	8006be2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006ba8:	7b7a      	ldrb	r2, [r7, #13]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006bb0:	7b7a      	ldrb	r2, [r7, #13]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	32ae      	adds	r2, #174	@ 0xae
 8006bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d010      	beq.n	8006be2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006bc0:	7b7a      	ldrb	r2, [r7, #13]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	32ae      	adds	r2, #174	@ 0xae
 8006bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	6839      	ldr	r1, [r7, #0]
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	4798      	blx	r3
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006bd6:	e004      	b.n	8006be2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006bd8:	6839      	ldr	r1, [r7, #0]
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f000 fc05 	bl	80073ea <USBD_CtlError>
              break;
 8006be0:	e000      	b.n	8006be4 <USBD_StdEPReq+0x1c8>
              break;
 8006be2:	bf00      	nop
          }
          break;
 8006be4:	e0ad      	b.n	8006d42 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b02      	cmp	r3, #2
 8006bf0:	d002      	beq.n	8006bf8 <USBD_StdEPReq+0x1dc>
 8006bf2:	2b03      	cmp	r3, #3
 8006bf4:	d033      	beq.n	8006c5e <USBD_StdEPReq+0x242>
 8006bf6:	e099      	b.n	8006d2c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006bf8:	7bbb      	ldrb	r3, [r7, #14]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d007      	beq.n	8006c0e <USBD_StdEPReq+0x1f2>
 8006bfe:	7bbb      	ldrb	r3, [r7, #14]
 8006c00:	2b80      	cmp	r3, #128	@ 0x80
 8006c02:	d004      	beq.n	8006c0e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006c04:	6839      	ldr	r1, [r7, #0]
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 fbef 	bl	80073ea <USBD_CtlError>
                break;
 8006c0c:	e093      	b.n	8006d36 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	da0b      	bge.n	8006c2e <USBD_StdEPReq+0x212>
 8006c16:	7bbb      	ldrb	r3, [r7, #14]
 8006c18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	009b      	lsls	r3, r3, #2
 8006c20:	4413      	add	r3, r2
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	3310      	adds	r3, #16
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	4413      	add	r3, r2
 8006c2a:	3304      	adds	r3, #4
 8006c2c:	e00b      	b.n	8006c46 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006c2e:	7bbb      	ldrb	r3, [r7, #14]
 8006c30:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006c34:	4613      	mov	r3, r2
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	4413      	add	r3, r2
 8006c3a:	009b      	lsls	r3, r3, #2
 8006c3c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	4413      	add	r3, r2
 8006c44:	3304      	adds	r3, #4
 8006c46:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	330e      	adds	r3, #14
 8006c52:	2202      	movs	r2, #2
 8006c54:	4619      	mov	r1, r3
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 fc44 	bl	80074e4 <USBD_CtlSendData>
              break;
 8006c5c:	e06b      	b.n	8006d36 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006c5e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	da11      	bge.n	8006c8a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006c66:	7bbb      	ldrb	r3, [r7, #14]
 8006c68:	f003 020f 	and.w	r2, r3, #15
 8006c6c:	6879      	ldr	r1, [r7, #4]
 8006c6e:	4613      	mov	r3, r2
 8006c70:	009b      	lsls	r3, r3, #2
 8006c72:	4413      	add	r3, r2
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	440b      	add	r3, r1
 8006c78:	3323      	adds	r3, #35	@ 0x23
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d117      	bne.n	8006cb0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006c80:	6839      	ldr	r1, [r7, #0]
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f000 fbb1 	bl	80073ea <USBD_CtlError>
                  break;
 8006c88:	e055      	b.n	8006d36 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006c8a:	7bbb      	ldrb	r3, [r7, #14]
 8006c8c:	f003 020f 	and.w	r2, r3, #15
 8006c90:	6879      	ldr	r1, [r7, #4]
 8006c92:	4613      	mov	r3, r2
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	4413      	add	r3, r2
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	440b      	add	r3, r1
 8006c9c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006ca0:	781b      	ldrb	r3, [r3, #0]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d104      	bne.n	8006cb0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006ca6:	6839      	ldr	r1, [r7, #0]
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 fb9e 	bl	80073ea <USBD_CtlError>
                  break;
 8006cae:	e042      	b.n	8006d36 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006cb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	da0b      	bge.n	8006cd0 <USBD_StdEPReq+0x2b4>
 8006cb8:	7bbb      	ldrb	r3, [r7, #14]
 8006cba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	4413      	add	r3, r2
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	3310      	adds	r3, #16
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	4413      	add	r3, r2
 8006ccc:	3304      	adds	r3, #4
 8006cce:	e00b      	b.n	8006ce8 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006cd0:	7bbb      	ldrb	r3, [r7, #14]
 8006cd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4413      	add	r3, r2
 8006cdc:	009b      	lsls	r3, r3, #2
 8006cde:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	4413      	add	r3, r2
 8006ce6:	3304      	adds	r3, #4
 8006ce8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006cea:	7bbb      	ldrb	r3, [r7, #14]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d002      	beq.n	8006cf6 <USBD_StdEPReq+0x2da>
 8006cf0:	7bbb      	ldrb	r3, [r7, #14]
 8006cf2:	2b80      	cmp	r3, #128	@ 0x80
 8006cf4:	d103      	bne.n	8006cfe <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	739a      	strb	r2, [r3, #14]
 8006cfc:	e00e      	b.n	8006d1c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006cfe:	7bbb      	ldrb	r3, [r7, #14]
 8006d00:	4619      	mov	r1, r3
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f001 f918 	bl	8007f38 <USBD_LL_IsStallEP>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d003      	beq.n	8006d16 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	2201      	movs	r2, #1
 8006d12:	739a      	strb	r2, [r3, #14]
 8006d14:	e002      	b.n	8006d1c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	330e      	adds	r3, #14
 8006d20:	2202      	movs	r2, #2
 8006d22:	4619      	mov	r1, r3
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f000 fbdd 	bl	80074e4 <USBD_CtlSendData>
              break;
 8006d2a:	e004      	b.n	8006d36 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8006d2c:	6839      	ldr	r1, [r7, #0]
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f000 fb5b 	bl	80073ea <USBD_CtlError>
              break;
 8006d34:	bf00      	nop
          }
          break;
 8006d36:	e004      	b.n	8006d42 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8006d38:	6839      	ldr	r1, [r7, #0]
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f000 fb55 	bl	80073ea <USBD_CtlError>
          break;
 8006d40:	bf00      	nop
      }
      break;
 8006d42:	e005      	b.n	8006d50 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8006d44:	6839      	ldr	r1, [r7, #0]
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 fb4f 	bl	80073ea <USBD_CtlError>
      break;
 8006d4c:	e000      	b.n	8006d50 <USBD_StdEPReq+0x334>
      break;
 8006d4e:	bf00      	nop
  }

  return ret;
 8006d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	3710      	adds	r7, #16
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
	...

08006d5c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006d66:	2300      	movs	r3, #0
 8006d68:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	885b      	ldrh	r3, [r3, #2]
 8006d76:	0a1b      	lsrs	r3, r3, #8
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	3b01      	subs	r3, #1
 8006d7c:	2b06      	cmp	r3, #6
 8006d7e:	f200 8128 	bhi.w	8006fd2 <USBD_GetDescriptor+0x276>
 8006d82:	a201      	add	r2, pc, #4	@ (adr r2, 8006d88 <USBD_GetDescriptor+0x2c>)
 8006d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d88:	08006da5 	.word	0x08006da5
 8006d8c:	08006dbd 	.word	0x08006dbd
 8006d90:	08006dfd 	.word	0x08006dfd
 8006d94:	08006fd3 	.word	0x08006fd3
 8006d98:	08006fd3 	.word	0x08006fd3
 8006d9c:	08006f73 	.word	0x08006f73
 8006da0:	08006f9f 	.word	0x08006f9f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	7c12      	ldrb	r2, [r2, #16]
 8006db0:	f107 0108 	add.w	r1, r7, #8
 8006db4:	4610      	mov	r0, r2
 8006db6:	4798      	blx	r3
 8006db8:	60f8      	str	r0, [r7, #12]
      break;
 8006dba:	e112      	b.n	8006fe2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	7c1b      	ldrb	r3, [r3, #16]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10d      	bne.n	8006de0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dcc:	f107 0208 	add.w	r2, r7, #8
 8006dd0:	4610      	mov	r0, r2
 8006dd2:	4798      	blx	r3
 8006dd4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	3301      	adds	r3, #1
 8006dda:	2202      	movs	r2, #2
 8006ddc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006dde:	e100      	b.n	8006fe2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de8:	f107 0208 	add.w	r2, r7, #8
 8006dec:	4610      	mov	r0, r2
 8006dee:	4798      	blx	r3
 8006df0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	3301      	adds	r3, #1
 8006df6:	2202      	movs	r2, #2
 8006df8:	701a      	strb	r2, [r3, #0]
      break;
 8006dfa:	e0f2      	b.n	8006fe2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	885b      	ldrh	r3, [r3, #2]
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	2b05      	cmp	r3, #5
 8006e04:	f200 80ac 	bhi.w	8006f60 <USBD_GetDescriptor+0x204>
 8006e08:	a201      	add	r2, pc, #4	@ (adr r2, 8006e10 <USBD_GetDescriptor+0xb4>)
 8006e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e0e:	bf00      	nop
 8006e10:	08006e29 	.word	0x08006e29
 8006e14:	08006e5d 	.word	0x08006e5d
 8006e18:	08006e91 	.word	0x08006e91
 8006e1c:	08006ec5 	.word	0x08006ec5
 8006e20:	08006ef9 	.word	0x08006ef9
 8006e24:	08006f2d 	.word	0x08006f2d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d00b      	beq.n	8006e4c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	7c12      	ldrb	r2, [r2, #16]
 8006e40:	f107 0108 	add.w	r1, r7, #8
 8006e44:	4610      	mov	r0, r2
 8006e46:	4798      	blx	r3
 8006e48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e4a:	e091      	b.n	8006f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e4c:	6839      	ldr	r1, [r7, #0]
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f000 facb 	bl	80073ea <USBD_CtlError>
            err++;
 8006e54:	7afb      	ldrb	r3, [r7, #11]
 8006e56:	3301      	adds	r3, #1
 8006e58:	72fb      	strb	r3, [r7, #11]
          break;
 8006e5a:	e089      	b.n	8006f70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d00b      	beq.n	8006e80 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e6e:	689b      	ldr	r3, [r3, #8]
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	7c12      	ldrb	r2, [r2, #16]
 8006e74:	f107 0108 	add.w	r1, r7, #8
 8006e78:	4610      	mov	r0, r2
 8006e7a:	4798      	blx	r3
 8006e7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e7e:	e077      	b.n	8006f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e80:	6839      	ldr	r1, [r7, #0]
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 fab1 	bl	80073ea <USBD_CtlError>
            err++;
 8006e88:	7afb      	ldrb	r3, [r7, #11]
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	72fb      	strb	r3, [r7, #11]
          break;
 8006e8e:	e06f      	b.n	8006f70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d00b      	beq.n	8006eb4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	687a      	ldr	r2, [r7, #4]
 8006ea6:	7c12      	ldrb	r2, [r2, #16]
 8006ea8:	f107 0108 	add.w	r1, r7, #8
 8006eac:	4610      	mov	r0, r2
 8006eae:	4798      	blx	r3
 8006eb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006eb2:	e05d      	b.n	8006f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006eb4:	6839      	ldr	r1, [r7, #0]
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 fa97 	bl	80073ea <USBD_CtlError>
            err++;
 8006ebc:	7afb      	ldrb	r3, [r7, #11]
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	72fb      	strb	r3, [r7, #11]
          break;
 8006ec2:	e055      	b.n	8006f70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d00b      	beq.n	8006ee8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ed6:	691b      	ldr	r3, [r3, #16]
 8006ed8:	687a      	ldr	r2, [r7, #4]
 8006eda:	7c12      	ldrb	r2, [r2, #16]
 8006edc:	f107 0108 	add.w	r1, r7, #8
 8006ee0:	4610      	mov	r0, r2
 8006ee2:	4798      	blx	r3
 8006ee4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006ee6:	e043      	b.n	8006f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006ee8:	6839      	ldr	r1, [r7, #0]
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 fa7d 	bl	80073ea <USBD_CtlError>
            err++;
 8006ef0:	7afb      	ldrb	r3, [r7, #11]
 8006ef2:	3301      	adds	r3, #1
 8006ef4:	72fb      	strb	r3, [r7, #11]
          break;
 8006ef6:	e03b      	b.n	8006f70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006efe:	695b      	ldr	r3, [r3, #20]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d00b      	beq.n	8006f1c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f0a:	695b      	ldr	r3, [r3, #20]
 8006f0c:	687a      	ldr	r2, [r7, #4]
 8006f0e:	7c12      	ldrb	r2, [r2, #16]
 8006f10:	f107 0108 	add.w	r1, r7, #8
 8006f14:	4610      	mov	r0, r2
 8006f16:	4798      	blx	r3
 8006f18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f1a:	e029      	b.n	8006f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f1c:	6839      	ldr	r1, [r7, #0]
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 fa63 	bl	80073ea <USBD_CtlError>
            err++;
 8006f24:	7afb      	ldrb	r3, [r7, #11]
 8006f26:	3301      	adds	r3, #1
 8006f28:	72fb      	strb	r3, [r7, #11]
          break;
 8006f2a:	e021      	b.n	8006f70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f32:	699b      	ldr	r3, [r3, #24]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d00b      	beq.n	8006f50 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f3e:	699b      	ldr	r3, [r3, #24]
 8006f40:	687a      	ldr	r2, [r7, #4]
 8006f42:	7c12      	ldrb	r2, [r2, #16]
 8006f44:	f107 0108 	add.w	r1, r7, #8
 8006f48:	4610      	mov	r0, r2
 8006f4a:	4798      	blx	r3
 8006f4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f4e:	e00f      	b.n	8006f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f50:	6839      	ldr	r1, [r7, #0]
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 fa49 	bl	80073ea <USBD_CtlError>
            err++;
 8006f58:	7afb      	ldrb	r3, [r7, #11]
 8006f5a:	3301      	adds	r3, #1
 8006f5c:	72fb      	strb	r3, [r7, #11]
          break;
 8006f5e:	e007      	b.n	8006f70 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006f60:	6839      	ldr	r1, [r7, #0]
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 fa41 	bl	80073ea <USBD_CtlError>
          err++;
 8006f68:	7afb      	ldrb	r3, [r7, #11]
 8006f6a:	3301      	adds	r3, #1
 8006f6c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006f6e:	bf00      	nop
      }
      break;
 8006f70:	e037      	b.n	8006fe2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	7c1b      	ldrb	r3, [r3, #16]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d109      	bne.n	8006f8e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f82:	f107 0208 	add.w	r2, r7, #8
 8006f86:	4610      	mov	r0, r2
 8006f88:	4798      	blx	r3
 8006f8a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006f8c:	e029      	b.n	8006fe2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006f8e:	6839      	ldr	r1, [r7, #0]
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f000 fa2a 	bl	80073ea <USBD_CtlError>
        err++;
 8006f96:	7afb      	ldrb	r3, [r7, #11]
 8006f98:	3301      	adds	r3, #1
 8006f9a:	72fb      	strb	r3, [r7, #11]
      break;
 8006f9c:	e021      	b.n	8006fe2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	7c1b      	ldrb	r3, [r3, #16]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10d      	bne.n	8006fc2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fae:	f107 0208 	add.w	r2, r7, #8
 8006fb2:	4610      	mov	r0, r2
 8006fb4:	4798      	blx	r3
 8006fb6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	3301      	adds	r3, #1
 8006fbc:	2207      	movs	r2, #7
 8006fbe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006fc0:	e00f      	b.n	8006fe2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006fc2:	6839      	ldr	r1, [r7, #0]
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f000 fa10 	bl	80073ea <USBD_CtlError>
        err++;
 8006fca:	7afb      	ldrb	r3, [r7, #11]
 8006fcc:	3301      	adds	r3, #1
 8006fce:	72fb      	strb	r3, [r7, #11]
      break;
 8006fd0:	e007      	b.n	8006fe2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006fd2:	6839      	ldr	r1, [r7, #0]
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 fa08 	bl	80073ea <USBD_CtlError>
      err++;
 8006fda:	7afb      	ldrb	r3, [r7, #11]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	72fb      	strb	r3, [r7, #11]
      break;
 8006fe0:	bf00      	nop
  }

  if (err != 0U)
 8006fe2:	7afb      	ldrb	r3, [r7, #11]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d11e      	bne.n	8007026 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	88db      	ldrh	r3, [r3, #6]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d016      	beq.n	800701e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8006ff0:	893b      	ldrh	r3, [r7, #8]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d00e      	beq.n	8007014 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	88da      	ldrh	r2, [r3, #6]
 8006ffa:	893b      	ldrh	r3, [r7, #8]
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	bf28      	it	cs
 8007000:	4613      	movcs	r3, r2
 8007002:	b29b      	uxth	r3, r3
 8007004:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007006:	893b      	ldrh	r3, [r7, #8]
 8007008:	461a      	mov	r2, r3
 800700a:	68f9      	ldr	r1, [r7, #12]
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f000 fa69 	bl	80074e4 <USBD_CtlSendData>
 8007012:	e009      	b.n	8007028 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007014:	6839      	ldr	r1, [r7, #0]
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 f9e7 	bl	80073ea <USBD_CtlError>
 800701c:	e004      	b.n	8007028 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 fac1 	bl	80075a6 <USBD_CtlSendStatus>
 8007024:	e000      	b.n	8007028 <USBD_GetDescriptor+0x2cc>
    return;
 8007026:	bf00      	nop
  }
}
 8007028:	3710      	adds	r7, #16
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop

08007030 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	889b      	ldrh	r3, [r3, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d131      	bne.n	80070a6 <USBD_SetAddress+0x76>
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	88db      	ldrh	r3, [r3, #6]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d12d      	bne.n	80070a6 <USBD_SetAddress+0x76>
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	885b      	ldrh	r3, [r3, #2]
 800704e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007050:	d829      	bhi.n	80070a6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	885b      	ldrh	r3, [r3, #2]
 8007056:	b2db      	uxtb	r3, r3
 8007058:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800705c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007064:	b2db      	uxtb	r3, r3
 8007066:	2b03      	cmp	r3, #3
 8007068:	d104      	bne.n	8007074 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800706a:	6839      	ldr	r1, [r7, #0]
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 f9bc 	bl	80073ea <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007072:	e01d      	b.n	80070b0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	7bfa      	ldrb	r2, [r7, #15]
 8007078:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800707c:	7bfb      	ldrb	r3, [r7, #15]
 800707e:	4619      	mov	r1, r3
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f000 ff85 	bl	8007f90 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 fa8d 	bl	80075a6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800708c:	7bfb      	ldrb	r3, [r7, #15]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d004      	beq.n	800709c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2202      	movs	r2, #2
 8007096:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800709a:	e009      	b.n	80070b0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070a4:	e004      	b.n	80070b0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80070a6:	6839      	ldr	r1, [r7, #0]
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 f99e 	bl	80073ea <USBD_CtlError>
  }
}
 80070ae:	bf00      	nop
 80070b0:	bf00      	nop
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80070c2:	2300      	movs	r3, #0
 80070c4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	885b      	ldrh	r3, [r3, #2]
 80070ca:	b2da      	uxtb	r2, r3
 80070cc:	4b4e      	ldr	r3, [pc, #312]	@ (8007208 <USBD_SetConfig+0x150>)
 80070ce:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80070d0:	4b4d      	ldr	r3, [pc, #308]	@ (8007208 <USBD_SetConfig+0x150>)
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d905      	bls.n	80070e4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80070d8:	6839      	ldr	r1, [r7, #0]
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 f985 	bl	80073ea <USBD_CtlError>
    return USBD_FAIL;
 80070e0:	2303      	movs	r3, #3
 80070e2:	e08c      	b.n	80071fe <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d002      	beq.n	80070f6 <USBD_SetConfig+0x3e>
 80070f0:	2b03      	cmp	r3, #3
 80070f2:	d029      	beq.n	8007148 <USBD_SetConfig+0x90>
 80070f4:	e075      	b.n	80071e2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80070f6:	4b44      	ldr	r3, [pc, #272]	@ (8007208 <USBD_SetConfig+0x150>)
 80070f8:	781b      	ldrb	r3, [r3, #0]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d020      	beq.n	8007140 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80070fe:	4b42      	ldr	r3, [pc, #264]	@ (8007208 <USBD_SetConfig+0x150>)
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	461a      	mov	r2, r3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007108:	4b3f      	ldr	r3, [pc, #252]	@ (8007208 <USBD_SetConfig+0x150>)
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	4619      	mov	r1, r3
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f7ff f805 	bl	800611e <USBD_SetClassConfig>
 8007114:	4603      	mov	r3, r0
 8007116:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007118:	7bfb      	ldrb	r3, [r7, #15]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d008      	beq.n	8007130 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800711e:	6839      	ldr	r1, [r7, #0]
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f000 f962 	bl	80073ea <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2202      	movs	r2, #2
 800712a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800712e:	e065      	b.n	80071fc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 fa38 	bl	80075a6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2203      	movs	r2, #3
 800713a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800713e:	e05d      	b.n	80071fc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 fa30 	bl	80075a6 <USBD_CtlSendStatus>
      break;
 8007146:	e059      	b.n	80071fc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007148:	4b2f      	ldr	r3, [pc, #188]	@ (8007208 <USBD_SetConfig+0x150>)
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d112      	bne.n	8007176 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2202      	movs	r2, #2
 8007154:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007158:	4b2b      	ldr	r3, [pc, #172]	@ (8007208 <USBD_SetConfig+0x150>)
 800715a:	781b      	ldrb	r3, [r3, #0]
 800715c:	461a      	mov	r2, r3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007162:	4b29      	ldr	r3, [pc, #164]	@ (8007208 <USBD_SetConfig+0x150>)
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	4619      	mov	r1, r3
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f7fe fff4 	bl	8006156 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 fa19 	bl	80075a6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007174:	e042      	b.n	80071fc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007176:	4b24      	ldr	r3, [pc, #144]	@ (8007208 <USBD_SetConfig+0x150>)
 8007178:	781b      	ldrb	r3, [r3, #0]
 800717a:	461a      	mov	r2, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	429a      	cmp	r2, r3
 8007182:	d02a      	beq.n	80071da <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	b2db      	uxtb	r3, r3
 800718a:	4619      	mov	r1, r3
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f7fe ffe2 	bl	8006156 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007192:	4b1d      	ldr	r3, [pc, #116]	@ (8007208 <USBD_SetConfig+0x150>)
 8007194:	781b      	ldrb	r3, [r3, #0]
 8007196:	461a      	mov	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800719c:	4b1a      	ldr	r3, [pc, #104]	@ (8007208 <USBD_SetConfig+0x150>)
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	4619      	mov	r1, r3
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f7fe ffbb 	bl	800611e <USBD_SetClassConfig>
 80071a8:	4603      	mov	r3, r0
 80071aa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80071ac:	7bfb      	ldrb	r3, [r7, #15]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d00f      	beq.n	80071d2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80071b2:	6839      	ldr	r1, [r7, #0]
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f000 f918 	bl	80073ea <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	4619      	mov	r1, r3
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f7fe ffc7 	bl	8006156 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2202      	movs	r2, #2
 80071cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80071d0:	e014      	b.n	80071fc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 f9e7 	bl	80075a6 <USBD_CtlSendStatus>
      break;
 80071d8:	e010      	b.n	80071fc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f9e3 	bl	80075a6 <USBD_CtlSendStatus>
      break;
 80071e0:	e00c      	b.n	80071fc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80071e2:	6839      	ldr	r1, [r7, #0]
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 f900 	bl	80073ea <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80071ea:	4b07      	ldr	r3, [pc, #28]	@ (8007208 <USBD_SetConfig+0x150>)
 80071ec:	781b      	ldrb	r3, [r3, #0]
 80071ee:	4619      	mov	r1, r3
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f7fe ffb0 	bl	8006156 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80071f6:	2303      	movs	r3, #3
 80071f8:	73fb      	strb	r3, [r7, #15]
      break;
 80071fa:	bf00      	nop
  }

  return ret;
 80071fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3710      	adds	r7, #16
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}
 8007206:	bf00      	nop
 8007208:	200001f4 	.word	0x200001f4

0800720c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b082      	sub	sp, #8
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	88db      	ldrh	r3, [r3, #6]
 800721a:	2b01      	cmp	r3, #1
 800721c:	d004      	beq.n	8007228 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800721e:	6839      	ldr	r1, [r7, #0]
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 f8e2 	bl	80073ea <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007226:	e023      	b.n	8007270 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800722e:	b2db      	uxtb	r3, r3
 8007230:	2b02      	cmp	r3, #2
 8007232:	dc02      	bgt.n	800723a <USBD_GetConfig+0x2e>
 8007234:	2b00      	cmp	r3, #0
 8007236:	dc03      	bgt.n	8007240 <USBD_GetConfig+0x34>
 8007238:	e015      	b.n	8007266 <USBD_GetConfig+0x5a>
 800723a:	2b03      	cmp	r3, #3
 800723c:	d00b      	beq.n	8007256 <USBD_GetConfig+0x4a>
 800723e:	e012      	b.n	8007266 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	3308      	adds	r3, #8
 800724a:	2201      	movs	r2, #1
 800724c:	4619      	mov	r1, r3
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 f948 	bl	80074e4 <USBD_CtlSendData>
        break;
 8007254:	e00c      	b.n	8007270 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	3304      	adds	r3, #4
 800725a:	2201      	movs	r2, #1
 800725c:	4619      	mov	r1, r3
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 f940 	bl	80074e4 <USBD_CtlSendData>
        break;
 8007264:	e004      	b.n	8007270 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007266:	6839      	ldr	r1, [r7, #0]
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 f8be 	bl	80073ea <USBD_CtlError>
        break;
 800726e:	bf00      	nop
}
 8007270:	bf00      	nop
 8007272:	3708      	adds	r7, #8
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007288:	b2db      	uxtb	r3, r3
 800728a:	3b01      	subs	r3, #1
 800728c:	2b02      	cmp	r3, #2
 800728e:	d81e      	bhi.n	80072ce <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	88db      	ldrh	r3, [r3, #6]
 8007294:	2b02      	cmp	r3, #2
 8007296:	d004      	beq.n	80072a2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007298:	6839      	ldr	r1, [r7, #0]
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 f8a5 	bl	80073ea <USBD_CtlError>
        break;
 80072a0:	e01a      	b.n	80072d8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2201      	movs	r2, #1
 80072a6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d005      	beq.n	80072be <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	68db      	ldr	r3, [r3, #12]
 80072b6:	f043 0202 	orr.w	r2, r3, #2
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	330c      	adds	r3, #12
 80072c2:	2202      	movs	r2, #2
 80072c4:	4619      	mov	r1, r3
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 f90c 	bl	80074e4 <USBD_CtlSendData>
      break;
 80072cc:	e004      	b.n	80072d8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80072ce:	6839      	ldr	r1, [r7, #0]
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 f88a 	bl	80073ea <USBD_CtlError>
      break;
 80072d6:	bf00      	nop
  }
}
 80072d8:	bf00      	nop
 80072da:	3708      	adds	r7, #8
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}

080072e0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	885b      	ldrh	r3, [r3, #2]
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d107      	bne.n	8007302 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 f953 	bl	80075a6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007300:	e013      	b.n	800732a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	885b      	ldrh	r3, [r3, #2]
 8007306:	2b02      	cmp	r3, #2
 8007308:	d10b      	bne.n	8007322 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	889b      	ldrh	r3, [r3, #4]
 800730e:	0a1b      	lsrs	r3, r3, #8
 8007310:	b29b      	uxth	r3, r3
 8007312:	b2da      	uxtb	r2, r3
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 f943 	bl	80075a6 <USBD_CtlSendStatus>
}
 8007320:	e003      	b.n	800732a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007322:	6839      	ldr	r1, [r7, #0]
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 f860 	bl	80073ea <USBD_CtlError>
}
 800732a:	bf00      	nop
 800732c:	3708      	adds	r7, #8
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}

08007332 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007332:	b580      	push	{r7, lr}
 8007334:	b082      	sub	sp, #8
 8007336:	af00      	add	r7, sp, #0
 8007338:	6078      	str	r0, [r7, #4]
 800733a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007342:	b2db      	uxtb	r3, r3
 8007344:	3b01      	subs	r3, #1
 8007346:	2b02      	cmp	r3, #2
 8007348:	d80b      	bhi.n	8007362 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	885b      	ldrh	r3, [r3, #2]
 800734e:	2b01      	cmp	r3, #1
 8007350:	d10c      	bne.n	800736c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 f923 	bl	80075a6 <USBD_CtlSendStatus>
      }
      break;
 8007360:	e004      	b.n	800736c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007362:	6839      	ldr	r1, [r7, #0]
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f000 f840 	bl	80073ea <USBD_CtlError>
      break;
 800736a:	e000      	b.n	800736e <USBD_ClrFeature+0x3c>
      break;
 800736c:	bf00      	nop
  }
}
 800736e:	bf00      	nop
 8007370:	3708      	adds	r7, #8
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}

08007376 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	b084      	sub	sp, #16
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
 800737e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	781a      	ldrb	r2, [r3, #0]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	3301      	adds	r3, #1
 8007390:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	781a      	ldrb	r2, [r3, #0]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	3301      	adds	r3, #1
 800739e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80073a0:	68f8      	ldr	r0, [r7, #12]
 80073a2:	f7ff fa3d 	bl	8006820 <SWAPBYTE>
 80073a6:	4603      	mov	r3, r0
 80073a8:	461a      	mov	r2, r3
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	3301      	adds	r3, #1
 80073b2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	3301      	adds	r3, #1
 80073b8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80073ba:	68f8      	ldr	r0, [r7, #12]
 80073bc:	f7ff fa30 	bl	8006820 <SWAPBYTE>
 80073c0:	4603      	mov	r3, r0
 80073c2:	461a      	mov	r2, r3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	3301      	adds	r3, #1
 80073cc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	3301      	adds	r3, #1
 80073d2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80073d4:	68f8      	ldr	r0, [r7, #12]
 80073d6:	f7ff fa23 	bl	8006820 <SWAPBYTE>
 80073da:	4603      	mov	r3, r0
 80073dc:	461a      	mov	r2, r3
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	80da      	strh	r2, [r3, #6]
}
 80073e2:	bf00      	nop
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}

080073ea <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073ea:	b580      	push	{r7, lr}
 80073ec:	b082      	sub	sp, #8
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
 80073f2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80073f4:	2180      	movs	r1, #128	@ 0x80
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f000 fd60 	bl	8007ebc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80073fc:	2100      	movs	r1, #0
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 fd5c 	bl	8007ebc <USBD_LL_StallEP>
}
 8007404:	bf00      	nop
 8007406:	3708      	adds	r7, #8
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007418:	2300      	movs	r3, #0
 800741a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d042      	beq.n	80074a8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007426:	6938      	ldr	r0, [r7, #16]
 8007428:	f000 f842 	bl	80074b0 <USBD_GetLen>
 800742c:	4603      	mov	r3, r0
 800742e:	3301      	adds	r3, #1
 8007430:	005b      	lsls	r3, r3, #1
 8007432:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007436:	d808      	bhi.n	800744a <USBD_GetString+0x3e>
 8007438:	6938      	ldr	r0, [r7, #16]
 800743a:	f000 f839 	bl	80074b0 <USBD_GetLen>
 800743e:	4603      	mov	r3, r0
 8007440:	3301      	adds	r3, #1
 8007442:	b29b      	uxth	r3, r3
 8007444:	005b      	lsls	r3, r3, #1
 8007446:	b29a      	uxth	r2, r3
 8007448:	e001      	b.n	800744e <USBD_GetString+0x42>
 800744a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007452:	7dfb      	ldrb	r3, [r7, #23]
 8007454:	68ba      	ldr	r2, [r7, #8]
 8007456:	4413      	add	r3, r2
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	7812      	ldrb	r2, [r2, #0]
 800745c:	701a      	strb	r2, [r3, #0]
  idx++;
 800745e:	7dfb      	ldrb	r3, [r7, #23]
 8007460:	3301      	adds	r3, #1
 8007462:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007464:	7dfb      	ldrb	r3, [r7, #23]
 8007466:	68ba      	ldr	r2, [r7, #8]
 8007468:	4413      	add	r3, r2
 800746a:	2203      	movs	r2, #3
 800746c:	701a      	strb	r2, [r3, #0]
  idx++;
 800746e:	7dfb      	ldrb	r3, [r7, #23]
 8007470:	3301      	adds	r3, #1
 8007472:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007474:	e013      	b.n	800749e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8007476:	7dfb      	ldrb	r3, [r7, #23]
 8007478:	68ba      	ldr	r2, [r7, #8]
 800747a:	4413      	add	r3, r2
 800747c:	693a      	ldr	r2, [r7, #16]
 800747e:	7812      	ldrb	r2, [r2, #0]
 8007480:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	3301      	adds	r3, #1
 8007486:	613b      	str	r3, [r7, #16]
    idx++;
 8007488:	7dfb      	ldrb	r3, [r7, #23]
 800748a:	3301      	adds	r3, #1
 800748c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800748e:	7dfb      	ldrb	r3, [r7, #23]
 8007490:	68ba      	ldr	r2, [r7, #8]
 8007492:	4413      	add	r3, r2
 8007494:	2200      	movs	r2, #0
 8007496:	701a      	strb	r2, [r3, #0]
    idx++;
 8007498:	7dfb      	ldrb	r3, [r7, #23]
 800749a:	3301      	adds	r3, #1
 800749c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1e7      	bne.n	8007476 <USBD_GetString+0x6a>
 80074a6:	e000      	b.n	80074aa <USBD_GetString+0x9e>
    return;
 80074a8:	bf00      	nop
  }
}
 80074aa:	3718      	adds	r7, #24
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80074b8:	2300      	movs	r3, #0
 80074ba:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80074c0:	e005      	b.n	80074ce <USBD_GetLen+0x1e>
  {
    len++;
 80074c2:	7bfb      	ldrb	r3, [r7, #15]
 80074c4:	3301      	adds	r3, #1
 80074c6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	3301      	adds	r3, #1
 80074cc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d1f5      	bne.n	80074c2 <USBD_GetLen+0x12>
  }

  return len;
 80074d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3714      	adds	r7, #20
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr

080074e4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b084      	sub	sp, #16
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2202      	movs	r2, #2
 80074f4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	687a      	ldr	r2, [r7, #4]
 80074fc:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	68ba      	ldr	r2, [r7, #8]
 800750e:	2100      	movs	r1, #0
 8007510:	68f8      	ldr	r0, [r7, #12]
 8007512:	f000 fd5c 	bl	8007fce <USBD_LL_Transmit>

  return USBD_OK;
 8007516:	2300      	movs	r3, #0
}
 8007518:	4618      	mov	r0, r3
 800751a:	3710      	adds	r7, #16
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	68ba      	ldr	r2, [r7, #8]
 8007530:	2100      	movs	r1, #0
 8007532:	68f8      	ldr	r0, [r7, #12]
 8007534:	f000 fd4b 	bl	8007fce <USBD_LL_Transmit>

  return USBD_OK;
 8007538:	2300      	movs	r3, #0
}
 800753a:	4618      	mov	r0, r3
 800753c:	3710      	adds	r7, #16
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}

08007542 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007542:	b580      	push	{r7, lr}
 8007544:	b084      	sub	sp, #16
 8007546:	af00      	add	r7, sp, #0
 8007548:	60f8      	str	r0, [r7, #12]
 800754a:	60b9      	str	r1, [r7, #8]
 800754c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2203      	movs	r2, #3
 8007552:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	687a      	ldr	r2, [r7, #4]
 800755a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	68ba      	ldr	r2, [r7, #8]
 8007562:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	687a      	ldr	r2, [r7, #4]
 800756a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	68ba      	ldr	r2, [r7, #8]
 8007572:	2100      	movs	r1, #0
 8007574:	68f8      	ldr	r0, [r7, #12]
 8007576:	f000 fd4b 	bl	8008010 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	3710      	adds	r7, #16
 8007580:	46bd      	mov	sp, r7
 8007582:	bd80      	pop	{r7, pc}

08007584 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	60f8      	str	r0, [r7, #12]
 800758c:	60b9      	str	r1, [r7, #8]
 800758e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	68ba      	ldr	r2, [r7, #8]
 8007594:	2100      	movs	r1, #0
 8007596:	68f8      	ldr	r0, [r7, #12]
 8007598:	f000 fd3a 	bl	8008010 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800759c:	2300      	movs	r3, #0
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3710      	adds	r7, #16
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}

080075a6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80075a6:	b580      	push	{r7, lr}
 80075a8:	b082      	sub	sp, #8
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2204      	movs	r2, #4
 80075b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80075b6:	2300      	movs	r3, #0
 80075b8:	2200      	movs	r2, #0
 80075ba:	2100      	movs	r1, #0
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f000 fd06 	bl	8007fce <USBD_LL_Transmit>

  return USBD_OK;
 80075c2:	2300      	movs	r3, #0
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3708      	adds	r7, #8
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b082      	sub	sp, #8
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2205      	movs	r2, #5
 80075d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80075dc:	2300      	movs	r3, #0
 80075de:	2200      	movs	r2, #0
 80075e0:	2100      	movs	r1, #0
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f000 fd14 	bl	8008010 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80075e8:	2300      	movs	r3, #0
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3708      	adds	r7, #8
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}
	...

080075f4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80075f8:	2200      	movs	r2, #0
 80075fa:	4912      	ldr	r1, [pc, #72]	@ (8007644 <MX_USB_DEVICE_Init+0x50>)
 80075fc:	4812      	ldr	r0, [pc, #72]	@ (8007648 <MX_USB_DEVICE_Init+0x54>)
 80075fe:	f7fe fd11 	bl	8006024 <USBD_Init>
 8007602:	4603      	mov	r3, r0
 8007604:	2b00      	cmp	r3, #0
 8007606:	d001      	beq.n	800760c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007608:	f7f9 f890 	bl	800072c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 800760c:	490f      	ldr	r1, [pc, #60]	@ (800764c <MX_USB_DEVICE_Init+0x58>)
 800760e:	480e      	ldr	r0, [pc, #56]	@ (8007648 <MX_USB_DEVICE_Init+0x54>)
 8007610:	f7fe fd38 	bl	8006084 <USBD_RegisterClass>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	d001      	beq.n	800761e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800761a:	f7f9 f887 	bl	800072c <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 800761e:	490c      	ldr	r1, [pc, #48]	@ (8007650 <MX_USB_DEVICE_Init+0x5c>)
 8007620:	4809      	ldr	r0, [pc, #36]	@ (8007648 <MX_USB_DEVICE_Init+0x54>)
 8007622:	f7fe fcb3 	bl	8005f8c <USBD_AUDIO_RegisterInterface>
 8007626:	4603      	mov	r3, r0
 8007628:	2b00      	cmp	r3, #0
 800762a:	d001      	beq.n	8007630 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800762c:	f7f9 f87e 	bl	800072c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007630:	4805      	ldr	r0, [pc, #20]	@ (8007648 <MX_USB_DEVICE_Init+0x54>)
 8007632:	f7fe fd5d 	bl	80060f0 <USBD_Start>
 8007636:	4603      	mov	r3, r0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d001      	beq.n	8007640 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800763c:	f7f9 f876 	bl	800072c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007640:	bf00      	nop
 8007642:	bd80      	pop	{r7, pc}
 8007644:	200000dc 	.word	0x200000dc
 8007648:	200001f8 	.word	0x200001f8
 800764c:	2000000c 	.word	0x2000000c
 8007650:	200000c0 	.word	0x200000c0

08007654 <usb24_to_i2s32_halfwords>:
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd);
static int8_t AUDIO_GetState_FS(void);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
static void usb24_to_i2s32_halfwords(const uint8_t *usb, uint16_t *dst, uint32_t bytes)
{
 8007654:	b480      	push	{r7}
 8007656:	b089      	sub	sp, #36	@ 0x24
 8007658:	af00      	add	r7, sp, #0
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	607a      	str	r2, [r7, #4]
  uint32_t n = bytes / 6U; // frames
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	4a2f      	ldr	r2, [pc, #188]	@ (8007720 <usb24_to_i2s32_halfwords+0xcc>)
 8007664:	fba2 2303 	umull	r2, r3, r2, r3
 8007668:	089b      	lsrs	r3, r3, #2
 800766a:	61bb      	str	r3, [r7, #24]
  for (uint32_t i=0;i<n;i++){
 800766c:	2300      	movs	r3, #0
 800766e:	61fb      	str	r3, [r7, #28]
 8007670:	e04a      	b.n	8007708 <usb24_to_i2s32_halfwords+0xb4>
    uint8_t L0=*usb++, L1=*usb++, L2=*usb++;  // LEFT
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	1c5a      	adds	r2, r3, #1
 8007676:	60fa      	str	r2, [r7, #12]
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	75fb      	strb	r3, [r7, #23]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	1c5a      	adds	r2, r3, #1
 8007680:	60fa      	str	r2, [r7, #12]
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	75bb      	strb	r3, [r7, #22]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	1c5a      	adds	r2, r3, #1
 800768a:	60fa      	str	r2, [r7, #12]
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	757b      	strb	r3, [r7, #21]
    *dst++ = (uint16_t)((L2<<8)|L1);          // high
 8007690:	7d7b      	ldrb	r3, [r7, #21]
 8007692:	b21b      	sxth	r3, r3
 8007694:	021b      	lsls	r3, r3, #8
 8007696:	b21a      	sxth	r2, r3
 8007698:	7dbb      	ldrb	r3, [r7, #22]
 800769a:	b21b      	sxth	r3, r3
 800769c:	4313      	orrs	r3, r2
 800769e:	b219      	sxth	r1, r3
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	1c9a      	adds	r2, r3, #2
 80076a4:	60ba      	str	r2, [r7, #8]
 80076a6:	b28a      	uxth	r2, r1
 80076a8:	801a      	strh	r2, [r3, #0]
    *dst++ = (uint16_t)((L0<<8)|0x00);        // low (pad)
 80076aa:	7dfb      	ldrb	r3, [r7, #23]
 80076ac:	b29a      	uxth	r2, r3
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	1c99      	adds	r1, r3, #2
 80076b2:	60b9      	str	r1, [r7, #8]
 80076b4:	0212      	lsls	r2, r2, #8
 80076b6:	b292      	uxth	r2, r2
 80076b8:	801a      	strh	r2, [r3, #0]
    uint8_t R0=*usb++, R1=*usb++, R2=*usb++;  // RIGHT
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	1c5a      	adds	r2, r3, #1
 80076be:	60fa      	str	r2, [r7, #12]
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	753b      	strb	r3, [r7, #20]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	1c5a      	adds	r2, r3, #1
 80076c8:	60fa      	str	r2, [r7, #12]
 80076ca:	781b      	ldrb	r3, [r3, #0]
 80076cc:	74fb      	strb	r3, [r7, #19]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	1c5a      	adds	r2, r3, #1
 80076d2:	60fa      	str	r2, [r7, #12]
 80076d4:	781b      	ldrb	r3, [r3, #0]
 80076d6:	74bb      	strb	r3, [r7, #18]
    *dst++ = (uint16_t)((R2<<8)|R1);
 80076d8:	7cbb      	ldrb	r3, [r7, #18]
 80076da:	b21b      	sxth	r3, r3
 80076dc:	021b      	lsls	r3, r3, #8
 80076de:	b21a      	sxth	r2, r3
 80076e0:	7cfb      	ldrb	r3, [r7, #19]
 80076e2:	b21b      	sxth	r3, r3
 80076e4:	4313      	orrs	r3, r2
 80076e6:	b219      	sxth	r1, r3
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	1c9a      	adds	r2, r3, #2
 80076ec:	60ba      	str	r2, [r7, #8]
 80076ee:	b28a      	uxth	r2, r1
 80076f0:	801a      	strh	r2, [r3, #0]
    *dst++ = (uint16_t)((R0<<8)|0x00);
 80076f2:	7d3b      	ldrb	r3, [r7, #20]
 80076f4:	b29a      	uxth	r2, r3
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	1c99      	adds	r1, r3, #2
 80076fa:	60b9      	str	r1, [r7, #8]
 80076fc:	0212      	lsls	r2, r2, #8
 80076fe:	b292      	uxth	r2, r2
 8007700:	801a      	strh	r2, [r3, #0]
  for (uint32_t i=0;i<n;i++){
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	3301      	adds	r3, #1
 8007706:	61fb      	str	r3, [r7, #28]
 8007708:	69fa      	ldr	r2, [r7, #28]
 800770a:	69bb      	ldr	r3, [r7, #24]
 800770c:	429a      	cmp	r2, r3
 800770e:	d3b0      	bcc.n	8007672 <usb24_to_i2s32_halfwords+0x1e>
  }
}
 8007710:	bf00      	nop
 8007712:	bf00      	nop
 8007714:	3724      	adds	r7, #36	@ 0x24
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop
 8007720:	aaaaaaab 	.word	0xaaaaaaab

08007724 <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 8007724:	b480      	push	{r7}
 8007726:	b087      	sub	sp, #28
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	60b9      	str	r1, [r7, #8]
 800772e:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 */
  (void)AudioFreq;(void)Volume;(void)options;
  for (uint32_t i=0;i<I2S_DMA_TOTAL_HALFWORDS;i++) i2s_dma_buf[i]=0;
 8007730:	2300      	movs	r3, #0
 8007732:	617b      	str	r3, [r7, #20]
 8007734:	e007      	b.n	8007746 <AUDIO_Init_FS+0x22>
 8007736:	4a0c      	ldr	r2, [pc, #48]	@ (8007768 <AUDIO_Init_FS+0x44>)
 8007738:	697b      	ldr	r3, [r7, #20]
 800773a:	2100      	movs	r1, #0
 800773c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	3301      	adds	r3, #1
 8007744:	617b      	str	r3, [r7, #20]
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800774c:	d3f3      	bcc.n	8007736 <AUDIO_Init_FS+0x12>
  dma_started=0; dma_playing_half=0;
 800774e:	4b07      	ldr	r3, [pc, #28]	@ (800776c <AUDIO_Init_FS+0x48>)
 8007750:	2200      	movs	r2, #0
 8007752:	701a      	strb	r2, [r3, #0]
 8007754:	4b06      	ldr	r3, [pc, #24]	@ (8007770 <AUDIO_Init_FS+0x4c>)
 8007756:	2200      	movs	r2, #0
 8007758:	601a      	str	r2, [r3, #0]
  return USBD_OK;
 800775a:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 800775c:	4618      	mov	r0, r3
 800775e:	371c      	adds	r7, #28
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr
 8007768:	200004d4 	.word	0x200004d4
 800776c:	20000ad4 	.word	0x20000ad4
 8007770:	20000ad8 	.word	0x20000ad8

08007774 <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 1 */
  UNUSED(options);
  return (USBD_OK);
 800777c:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 800777e:	4618      	mov	r0, r3
 8007780:	370c      	adds	r7, #12
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr

0800778a <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 800778a:	b480      	push	{r7}
 800778c:	b085      	sub	sp, #20
 800778e:	af00      	add	r7, sp, #0
 8007790:	60f8      	str	r0, [r7, #12]
 8007792:	60b9      	str	r1, [r7, #8]
 8007794:	4613      	mov	r3, r2
 8007796:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  switch(cmd)
 8007798:	79fb      	ldrb	r3, [r7, #7]
 800779a:	2b01      	cmp	r3, #1
 800779c:	d001      	beq.n	80077a2 <AUDIO_AudioCmd_FS+0x18>
 800779e:	2b02      	cmp	r3, #2
  {
    case AUDIO_CMD_START:
    break;

    case AUDIO_CMD_PLAY:
    break;
 80077a0:	e000      	b.n	80077a4 <AUDIO_AudioCmd_FS+0x1a>
    break;
 80077a2:	bf00      	nop
  }
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 80077a4:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3714      	adds	r7, #20
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr

080077b2 <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 80077b2:	b480      	push	{r7}
 80077b4:	b083      	sub	sp, #12
 80077b6:	af00      	add	r7, sp, #0
 80077b8:	4603      	mov	r3, r0
 80077ba:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */
  UNUSED(vol);
  return (USBD_OK);
 80077bc:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80077be:	4618      	mov	r0, r3
 80077c0:	370c      	adds	r7, #12
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr

080077ca <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b083      	sub	sp, #12
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	4603      	mov	r3, r0
 80077d2:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(cmd);
  return (USBD_OK);
 80077d4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	370c      	adds	r7, #12
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr
	...

080077e4 <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicT_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b086      	sub	sp, #24
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	60f8      	str	r0, [r7, #12]
 80077ec:	60b9      	str	r1, [r7, #8]
 80077ee:	4613      	mov	r3, r2
 80077f0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
	(void)cmd;
	uint32_t write_half = dma_playing_half ^ 1U;
 80077f2:	4b18      	ldr	r3, [pc, #96]	@ (8007854 <AUDIO_PeriodicTC_FS+0x70>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f083 0301 	eor.w	r3, r3, #1
 80077fa:	617b      	str	r3, [r7, #20]
	uint16_t *dst = &i2s_dma_buf[ write_half ? I2S_HALFWORDS_PER_MS : 0 ];
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d002      	beq.n	8007808 <AUDIO_PeriodicTC_FS+0x24>
 8007802:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8007806:	e000      	b.n	800780a <AUDIO_PeriodicTC_FS+0x26>
 8007808:	2300      	movs	r3, #0
 800780a:	005b      	lsls	r3, r3, #1
 800780c:	4a12      	ldr	r2, [pc, #72]	@ (8007858 <AUDIO_PeriodicTC_FS+0x74>)
 800780e:	4413      	add	r3, r2
 8007810:	613b      	str	r3, [r7, #16]

	if (size == AUDIO_OUT_PACKET) usb24_to_i2s32_halfwords(pbuf, dst, size);
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 8007818:	d104      	bne.n	8007824 <AUDIO_PeriodicTC_FS+0x40>
 800781a:	68ba      	ldr	r2, [r7, #8]
 800781c:	6939      	ldr	r1, [r7, #16]
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f7ff ff18 	bl	8007654 <usb24_to_i2s32_halfwords>

	if (!dma_started){
 8007824:	4b0d      	ldr	r3, [pc, #52]	@ (800785c <AUDIO_PeriodicTC_FS+0x78>)
 8007826:	781b      	ldrb	r3, [r3, #0]
 8007828:	b2db      	uxtb	r3, r3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d10d      	bne.n	800784a <AUDIO_PeriodicTC_FS+0x66>
	dma_started = 1;
 800782e:	4b0b      	ldr	r3, [pc, #44]	@ (800785c <AUDIO_PeriodicTC_FS+0x78>)
 8007830:	2201      	movs	r2, #1
 8007832:	701a      	strb	r2, [r3, #0]
	if (HAL_I2S_Transmit_DMA(&I2S_HANDLE, i2s_dma_buf, I2S_DMA_TOTAL_HALFWORDS) != HAL_OK)
 8007834:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8007838:	4907      	ldr	r1, [pc, #28]	@ (8007858 <AUDIO_PeriodicTC_FS+0x74>)
 800783a:	4809      	ldr	r0, [pc, #36]	@ (8007860 <AUDIO_PeriodicTC_FS+0x7c>)
 800783c:	f7fa f89a 	bl	8001974 <HAL_I2S_Transmit_DMA>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d001      	beq.n	800784a <AUDIO_PeriodicTC_FS+0x66>
	  return USBD_FAIL;
 8007846:	2303      	movs	r3, #3
 8007848:	e000      	b.n	800784c <AUDIO_PeriodicTC_FS+0x68>
	}
	return USBD_OK;
 800784a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800784c:	4618      	mov	r0, r3
 800784e:	3718      	adds	r7, #24
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}
 8007854:	20000ad8 	.word	0x20000ad8
 8007858:	200004d4 	.word	0x200004d4
 800785c:	20000ad4 	.word	0x20000ad4
 8007860:	20000148 	.word	0x20000148

08007864 <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 8007864:	b480      	push	{r7}
 8007866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 8007868:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800786a:	4618      	mov	r0, r3
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <HAL_I2S_TxHalfCpltCallback>:
  USBD_AUDIO_Sync(&hUsbDeviceFS, AUDIO_OFFSET_HALF);
  /* USER CODE END 8 */
}

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s){ if (hi2s==&I2S_HANDLE) dma_playing_half=0; }
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4a06      	ldr	r2, [pc, #24]	@ (8007898 <HAL_I2S_TxHalfCpltCallback+0x24>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d102      	bne.n	800788a <HAL_I2S_TxHalfCpltCallback+0x16>
 8007884:	4b05      	ldr	r3, [pc, #20]	@ (800789c <HAL_I2S_TxHalfCpltCallback+0x28>)
 8007886:	2200      	movs	r2, #0
 8007888:	601a      	str	r2, [r3, #0]
 800788a:	bf00      	nop
 800788c:	370c      	adds	r7, #12
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	20000148 	.word	0x20000148
 800789c:	20000ad8 	.word	0x20000ad8

080078a0 <HAL_I2S_TxCpltCallback>:
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s){ if (hi2s==&I2S_HANDLE) dma_playing_half=1; }
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a06      	ldr	r2, [pc, #24]	@ (80078c4 <HAL_I2S_TxCpltCallback+0x24>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d102      	bne.n	80078b6 <HAL_I2S_TxCpltCallback+0x16>
 80078b0:	4b05      	ldr	r3, [pc, #20]	@ (80078c8 <HAL_I2S_TxCpltCallback+0x28>)
 80078b2:	2201      	movs	r2, #1
 80078b4:	601a      	str	r2, [r3, #0]
 80078b6:	bf00      	nop
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	20000148 	.word	0x20000148
 80078c8:	20000ad8 	.word	0x20000ad8

080078cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	4603      	mov	r3, r0
 80078d4:	6039      	str	r1, [r7, #0]
 80078d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	2212      	movs	r2, #18
 80078dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80078de:	4b03      	ldr	r3, [pc, #12]	@ (80078ec <USBD_FS_DeviceDescriptor+0x20>)
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	370c      	adds	r7, #12
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr
 80078ec:	200000f8 	.word	0x200000f8

080078f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b083      	sub	sp, #12
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	4603      	mov	r3, r0
 80078f8:	6039      	str	r1, [r7, #0]
 80078fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	2204      	movs	r2, #4
 8007900:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007902:	4b03      	ldr	r3, [pc, #12]	@ (8007910 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007904:	4618      	mov	r0, r3
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr
 8007910:	2000010c 	.word	0x2000010c

08007914 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b082      	sub	sp, #8
 8007918:	af00      	add	r7, sp, #0
 800791a:	4603      	mov	r3, r0
 800791c:	6039      	str	r1, [r7, #0]
 800791e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007920:	79fb      	ldrb	r3, [r7, #7]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d105      	bne.n	8007932 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007926:	683a      	ldr	r2, [r7, #0]
 8007928:	4907      	ldr	r1, [pc, #28]	@ (8007948 <USBD_FS_ProductStrDescriptor+0x34>)
 800792a:	4808      	ldr	r0, [pc, #32]	@ (800794c <USBD_FS_ProductStrDescriptor+0x38>)
 800792c:	f7ff fd6e 	bl	800740c <USBD_GetString>
 8007930:	e004      	b.n	800793c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007932:	683a      	ldr	r2, [r7, #0]
 8007934:	4904      	ldr	r1, [pc, #16]	@ (8007948 <USBD_FS_ProductStrDescriptor+0x34>)
 8007936:	4805      	ldr	r0, [pc, #20]	@ (800794c <USBD_FS_ProductStrDescriptor+0x38>)
 8007938:	f7ff fd68 	bl	800740c <USBD_GetString>
  }
  return USBD_StrDesc;
 800793c:	4b02      	ldr	r3, [pc, #8]	@ (8007948 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800793e:	4618      	mov	r0, r3
 8007940:	3708      	adds	r7, #8
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	20000adc 	.word	0x20000adc
 800794c:	08008170 	.word	0x08008170

08007950 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
 8007956:	4603      	mov	r3, r0
 8007958:	6039      	str	r1, [r7, #0]
 800795a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800795c:	683a      	ldr	r2, [r7, #0]
 800795e:	4904      	ldr	r1, [pc, #16]	@ (8007970 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007960:	4804      	ldr	r0, [pc, #16]	@ (8007974 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007962:	f7ff fd53 	bl	800740c <USBD_GetString>
  return USBD_StrDesc;
 8007966:	4b02      	ldr	r3, [pc, #8]	@ (8007970 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007968:	4618      	mov	r0, r3
 800796a:	3708      	adds	r7, #8
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}
 8007970:	20000adc 	.word	0x20000adc
 8007974:	08008184 	.word	0x08008184

08007978 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b082      	sub	sp, #8
 800797c:	af00      	add	r7, sp, #0
 800797e:	4603      	mov	r3, r0
 8007980:	6039      	str	r1, [r7, #0]
 8007982:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	221a      	movs	r2, #26
 8007988:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800798a:	f000 f843 	bl	8007a14 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800798e:	4b02      	ldr	r3, [pc, #8]	@ (8007998 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007990:	4618      	mov	r0, r3
 8007992:	3708      	adds	r7, #8
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}
 8007998:	20000110 	.word	0x20000110

0800799c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b082      	sub	sp, #8
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	4603      	mov	r3, r0
 80079a4:	6039      	str	r1, [r7, #0]
 80079a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80079a8:	79fb      	ldrb	r3, [r7, #7]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d105      	bne.n	80079ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80079ae:	683a      	ldr	r2, [r7, #0]
 80079b0:	4907      	ldr	r1, [pc, #28]	@ (80079d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80079b2:	4808      	ldr	r0, [pc, #32]	@ (80079d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80079b4:	f7ff fd2a 	bl	800740c <USBD_GetString>
 80079b8:	e004      	b.n	80079c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80079ba:	683a      	ldr	r2, [r7, #0]
 80079bc:	4904      	ldr	r1, [pc, #16]	@ (80079d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80079be:	4805      	ldr	r0, [pc, #20]	@ (80079d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80079c0:	f7ff fd24 	bl	800740c <USBD_GetString>
  }
  return USBD_StrDesc;
 80079c4:	4b02      	ldr	r3, [pc, #8]	@ (80079d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	3708      	adds	r7, #8
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}
 80079ce:	bf00      	nop
 80079d0:	20000adc 	.word	0x20000adc
 80079d4:	08008198 	.word	0x08008198

080079d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b082      	sub	sp, #8
 80079dc:	af00      	add	r7, sp, #0
 80079de:	4603      	mov	r3, r0
 80079e0:	6039      	str	r1, [r7, #0]
 80079e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80079e4:	79fb      	ldrb	r3, [r7, #7]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d105      	bne.n	80079f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80079ea:	683a      	ldr	r2, [r7, #0]
 80079ec:	4907      	ldr	r1, [pc, #28]	@ (8007a0c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80079ee:	4808      	ldr	r0, [pc, #32]	@ (8007a10 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80079f0:	f7ff fd0c 	bl	800740c <USBD_GetString>
 80079f4:	e004      	b.n	8007a00 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80079f6:	683a      	ldr	r2, [r7, #0]
 80079f8:	4904      	ldr	r1, [pc, #16]	@ (8007a0c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80079fa:	4805      	ldr	r0, [pc, #20]	@ (8007a10 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80079fc:	f7ff fd06 	bl	800740c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007a00:	4b02      	ldr	r3, [pc, #8]	@ (8007a0c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3708      	adds	r7, #8
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	20000adc 	.word	0x20000adc
 8007a10:	080081a8 	.word	0x080081a8

08007a14 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b084      	sub	sp, #16
 8007a18:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8007a58 <Get_SerialNum+0x44>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007a20:	4b0e      	ldr	r3, [pc, #56]	@ (8007a5c <Get_SerialNum+0x48>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007a26:	4b0e      	ldr	r3, [pc, #56]	@ (8007a60 <Get_SerialNum+0x4c>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007a2c:	68fa      	ldr	r2, [r7, #12]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4413      	add	r3, r2
 8007a32:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d009      	beq.n	8007a4e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007a3a:	2208      	movs	r2, #8
 8007a3c:	4909      	ldr	r1, [pc, #36]	@ (8007a64 <Get_SerialNum+0x50>)
 8007a3e:	68f8      	ldr	r0, [r7, #12]
 8007a40:	f000 f814 	bl	8007a6c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007a44:	2204      	movs	r2, #4
 8007a46:	4908      	ldr	r1, [pc, #32]	@ (8007a68 <Get_SerialNum+0x54>)
 8007a48:	68b8      	ldr	r0, [r7, #8]
 8007a4a:	f000 f80f 	bl	8007a6c <IntToUnicode>
  }
}
 8007a4e:	bf00      	nop
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	1fff7a10 	.word	0x1fff7a10
 8007a5c:	1fff7a14 	.word	0x1fff7a14
 8007a60:	1fff7a18 	.word	0x1fff7a18
 8007a64:	20000112 	.word	0x20000112
 8007a68:	20000122 	.word	0x20000122

08007a6c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b087      	sub	sp, #28
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	60f8      	str	r0, [r7, #12]
 8007a74:	60b9      	str	r1, [r7, #8]
 8007a76:	4613      	mov	r3, r2
 8007a78:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007a7e:	2300      	movs	r3, #0
 8007a80:	75fb      	strb	r3, [r7, #23]
 8007a82:	e027      	b.n	8007ad4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	0f1b      	lsrs	r3, r3, #28
 8007a88:	2b09      	cmp	r3, #9
 8007a8a:	d80b      	bhi.n	8007aa4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	0f1b      	lsrs	r3, r3, #28
 8007a90:	b2da      	uxtb	r2, r3
 8007a92:	7dfb      	ldrb	r3, [r7, #23]
 8007a94:	005b      	lsls	r3, r3, #1
 8007a96:	4619      	mov	r1, r3
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	440b      	add	r3, r1
 8007a9c:	3230      	adds	r2, #48	@ 0x30
 8007a9e:	b2d2      	uxtb	r2, r2
 8007aa0:	701a      	strb	r2, [r3, #0]
 8007aa2:	e00a      	b.n	8007aba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	0f1b      	lsrs	r3, r3, #28
 8007aa8:	b2da      	uxtb	r2, r3
 8007aaa:	7dfb      	ldrb	r3, [r7, #23]
 8007aac:	005b      	lsls	r3, r3, #1
 8007aae:	4619      	mov	r1, r3
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	440b      	add	r3, r1
 8007ab4:	3237      	adds	r2, #55	@ 0x37
 8007ab6:	b2d2      	uxtb	r2, r2
 8007ab8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	011b      	lsls	r3, r3, #4
 8007abe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007ac0:	7dfb      	ldrb	r3, [r7, #23]
 8007ac2:	005b      	lsls	r3, r3, #1
 8007ac4:	3301      	adds	r3, #1
 8007ac6:	68ba      	ldr	r2, [r7, #8]
 8007ac8:	4413      	add	r3, r2
 8007aca:	2200      	movs	r2, #0
 8007acc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007ace:	7dfb      	ldrb	r3, [r7, #23]
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	75fb      	strb	r3, [r7, #23]
 8007ad4:	7dfa      	ldrb	r2, [r7, #23]
 8007ad6:	79fb      	ldrb	r3, [r7, #7]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d3d3      	bcc.n	8007a84 <IntToUnicode+0x18>
  }
}
 8007adc:	bf00      	nop
 8007ade:	bf00      	nop
 8007ae0:	371c      	adds	r7, #28
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr
	...

08007aec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b08a      	sub	sp, #40	@ 0x28
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007af4:	f107 0314 	add.w	r3, r7, #20
 8007af8:	2200      	movs	r2, #0
 8007afa:	601a      	str	r2, [r3, #0]
 8007afc:	605a      	str	r2, [r3, #4]
 8007afe:	609a      	str	r2, [r3, #8]
 8007b00:	60da      	str	r2, [r3, #12]
 8007b02:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b0c:	d13a      	bne.n	8007b84 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b0e:	2300      	movs	r3, #0
 8007b10:	613b      	str	r3, [r7, #16]
 8007b12:	4b1e      	ldr	r3, [pc, #120]	@ (8007b8c <HAL_PCD_MspInit+0xa0>)
 8007b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b16:	4a1d      	ldr	r2, [pc, #116]	@ (8007b8c <HAL_PCD_MspInit+0xa0>)
 8007b18:	f043 0301 	orr.w	r3, r3, #1
 8007b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b1e:	4b1b      	ldr	r3, [pc, #108]	@ (8007b8c <HAL_PCD_MspInit+0xa0>)
 8007b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	613b      	str	r3, [r7, #16]
 8007b28:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007b2a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007b2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b30:	2302      	movs	r3, #2
 8007b32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b34:	2300      	movs	r3, #0
 8007b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b38:	2303      	movs	r3, #3
 8007b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007b3c:	230a      	movs	r3, #10
 8007b3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b40:	f107 0314 	add.w	r3, r7, #20
 8007b44:	4619      	mov	r1, r3
 8007b46:	4812      	ldr	r0, [pc, #72]	@ (8007b90 <HAL_PCD_MspInit+0xa4>)
 8007b48:	f7f9 fc50 	bl	80013ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007b4c:	4b0f      	ldr	r3, [pc, #60]	@ (8007b8c <HAL_PCD_MspInit+0xa0>)
 8007b4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b50:	4a0e      	ldr	r2, [pc, #56]	@ (8007b8c <HAL_PCD_MspInit+0xa0>)
 8007b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b56:	6353      	str	r3, [r2, #52]	@ 0x34
 8007b58:	2300      	movs	r3, #0
 8007b5a:	60fb      	str	r3, [r7, #12]
 8007b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b8c <HAL_PCD_MspInit+0xa0>)
 8007b5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b60:	4a0a      	ldr	r2, [pc, #40]	@ (8007b8c <HAL_PCD_MspInit+0xa0>)
 8007b62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007b66:	6453      	str	r3, [r2, #68]	@ 0x44
 8007b68:	4b08      	ldr	r3, [pc, #32]	@ (8007b8c <HAL_PCD_MspInit+0xa0>)
 8007b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b70:	60fb      	str	r3, [r7, #12]
 8007b72:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8007b74:	2200      	movs	r2, #0
 8007b76:	2105      	movs	r1, #5
 8007b78:	2043      	movs	r0, #67	@ 0x43
 8007b7a:	f7f9 f890 	bl	8000c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007b7e:	2043      	movs	r0, #67	@ 0x43
 8007b80:	f7f9 f8a9 	bl	8000cd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007b84:	bf00      	nop
 8007b86:	3728      	adds	r7, #40	@ 0x28
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}
 8007b8c:	40023800 	.word	0x40023800
 8007b90:	40020000 	.word	0x40020000

08007b94 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b082      	sub	sp, #8
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007ba8:	4619      	mov	r1, r3
 8007baa:	4610      	mov	r0, r2
 8007bac:	f7fe faed 	bl	800618a <USBD_LL_SetupStage>
}
 8007bb0:	bf00      	nop
 8007bb2:	3708      	adds	r7, #8
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}

08007bb8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b082      	sub	sp, #8
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	460b      	mov	r3, r1
 8007bc2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007bca:	78fa      	ldrb	r2, [r7, #3]
 8007bcc:	6879      	ldr	r1, [r7, #4]
 8007bce:	4613      	mov	r3, r2
 8007bd0:	00db      	lsls	r3, r3, #3
 8007bd2:	4413      	add	r3, r2
 8007bd4:	009b      	lsls	r3, r3, #2
 8007bd6:	440b      	add	r3, r1
 8007bd8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	78fb      	ldrb	r3, [r7, #3]
 8007be0:	4619      	mov	r1, r3
 8007be2:	f7fe fb27 	bl	8006234 <USBD_LL_DataOutStage>
}
 8007be6:	bf00      	nop
 8007be8:	3708      	adds	r7, #8
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b082      	sub	sp, #8
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
 8007bf6:	460b      	mov	r3, r1
 8007bf8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007c00:	78fa      	ldrb	r2, [r7, #3]
 8007c02:	6879      	ldr	r1, [r7, #4]
 8007c04:	4613      	mov	r3, r2
 8007c06:	00db      	lsls	r3, r3, #3
 8007c08:	4413      	add	r3, r2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	440b      	add	r3, r1
 8007c0e:	3320      	adds	r3, #32
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	78fb      	ldrb	r3, [r7, #3]
 8007c14:	4619      	mov	r1, r3
 8007c16:	f7fe fbc9 	bl	80063ac <USBD_LL_DataInStage>
}
 8007c1a:	bf00      	nop
 8007c1c:	3708      	adds	r7, #8
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}

08007c22 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c22:	b580      	push	{r7, lr}
 8007c24:	b082      	sub	sp, #8
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c30:	4618      	mov	r0, r3
 8007c32:	f7fe fd0d 	bl	8006650 <USBD_LL_SOF>
}
 8007c36:	bf00      	nop
 8007c38:	3708      	adds	r7, #8
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b084      	sub	sp, #16
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007c46:	2301      	movs	r3, #1
 8007c48:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	79db      	ldrb	r3, [r3, #7]
 8007c4e:	2b02      	cmp	r3, #2
 8007c50:	d001      	beq.n	8007c56 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007c52:	f7f8 fd6b 	bl	800072c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c5c:	7bfa      	ldrb	r2, [r7, #15]
 8007c5e:	4611      	mov	r1, r2
 8007c60:	4618      	mov	r0, r3
 8007c62:	f7fe fcb1 	bl	80065c8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f7fe fc58 	bl	8006522 <USBD_LL_Reset>
}
 8007c72:	bf00      	nop
 8007c74:	3710      	adds	r7, #16
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}
	...

08007c7c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b082      	sub	sp, #8
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f7fe fcac 	bl	80065e8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	6812      	ldr	r2, [r2, #0]
 8007c9e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ca2:	f043 0301 	orr.w	r3, r3, #1
 8007ca6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	7adb      	ldrb	r3, [r3, #11]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d005      	beq.n	8007cbc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007cb0:	4b04      	ldr	r3, [pc, #16]	@ (8007cc4 <HAL_PCD_SuspendCallback+0x48>)
 8007cb2:	691b      	ldr	r3, [r3, #16]
 8007cb4:	4a03      	ldr	r2, [pc, #12]	@ (8007cc4 <HAL_PCD_SuspendCallback+0x48>)
 8007cb6:	f043 0306 	orr.w	r3, r3, #6
 8007cba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007cbc:	bf00      	nop
 8007cbe:	3708      	adds	r7, #8
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	e000ed00 	.word	0xe000ed00

08007cc8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b082      	sub	sp, #8
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	f7fe fca2 	bl	8006620 <USBD_LL_Resume>
}
 8007cdc:	bf00      	nop
 8007cde:	3708      	adds	r7, #8
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b082      	sub	sp, #8
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	460b      	mov	r3, r1
 8007cee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007cf6:	78fa      	ldrb	r2, [r7, #3]
 8007cf8:	4611      	mov	r1, r2
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f7fe fcfa 	bl	80066f4 <USBD_LL_IsoOUTIncomplete>
}
 8007d00:	bf00      	nop
 8007d02:	3708      	adds	r7, #8
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b082      	sub	sp, #8
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	460b      	mov	r3, r1
 8007d12:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007d1a:	78fa      	ldrb	r2, [r7, #3]
 8007d1c:	4611      	mov	r1, r2
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f7fe fcb6 	bl	8006690 <USBD_LL_IsoINIncomplete>
}
 8007d24:	bf00      	nop
 8007d26:	3708      	adds	r7, #8
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}

08007d2c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b082      	sub	sp, #8
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f7fe fd0c 	bl	8006758 <USBD_LL_DevConnected>
}
 8007d40:	bf00      	nop
 8007d42:	3708      	adds	r7, #8
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b082      	sub	sp, #8
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7fe fd09 	bl	800676e <USBD_LL_DevDisconnected>
}
 8007d5c:	bf00      	nop
 8007d5e:	3708      	adds	r7, #8
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}

08007d64 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b082      	sub	sp, #8
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	781b      	ldrb	r3, [r3, #0]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d13c      	bne.n	8007dee <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007d74:	4a20      	ldr	r2, [pc, #128]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4a1e      	ldr	r2, [pc, #120]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007d80:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007d84:	4b1c      	ldr	r3, [pc, #112]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007d86:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007d8a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007d8e:	2204      	movs	r2, #4
 8007d90:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007d92:	4b19      	ldr	r3, [pc, #100]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007d94:	2202      	movs	r2, #2
 8007d96:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007d98:	4b17      	ldr	r3, [pc, #92]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007d9e:	4b16      	ldr	r3, [pc, #88]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007da0:	2202      	movs	r2, #2
 8007da2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007da4:	4b14      	ldr	r3, [pc, #80]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007da6:	2200      	movs	r2, #0
 8007da8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007daa:	4b13      	ldr	r3, [pc, #76]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007dac:	2200      	movs	r2, #0
 8007dae:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007db0:	4b11      	ldr	r3, [pc, #68]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007db2:	2200      	movs	r2, #0
 8007db4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007db6:	4b10      	ldr	r3, [pc, #64]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007db8:	2200      	movs	r2, #0
 8007dba:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007dc2:	480d      	ldr	r0, [pc, #52]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007dc4:	f7fa fa24 	bl	8002210 <HAL_PCD_Init>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007dce:	f7f8 fcad 	bl	800072c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007dd2:	2180      	movs	r1, #128	@ 0x80
 8007dd4:	4808      	ldr	r0, [pc, #32]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007dd6:	f7fb fc50 	bl	800367a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007dda:	2240      	movs	r2, #64	@ 0x40
 8007ddc:	2100      	movs	r1, #0
 8007dde:	4806      	ldr	r0, [pc, #24]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007de0:	f7fb fc04 	bl	80035ec <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007de4:	2280      	movs	r2, #128	@ 0x80
 8007de6:	2101      	movs	r1, #1
 8007de8:	4803      	ldr	r0, [pc, #12]	@ (8007df8 <USBD_LL_Init+0x94>)
 8007dea:	f7fb fbff 	bl	80035ec <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007dee:	2300      	movs	r3, #0
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3708      	adds	r7, #8
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}
 8007df8:	20000cdc 	.word	0x20000cdc

08007dfc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b084      	sub	sp, #16
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e04:	2300      	movs	r3, #0
 8007e06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e12:	4618      	mov	r0, r3
 8007e14:	f7fa fb0b 	bl	800242e <HAL_PCD_Start>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e1c:	7bfb      	ldrb	r3, [r7, #15]
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f000 f942 	bl	80080a8 <USBD_Get_USB_Status>
 8007e24:	4603      	mov	r3, r0
 8007e26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e28:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3710      	adds	r7, #16
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}

08007e32 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007e32:	b580      	push	{r7, lr}
 8007e34:	b084      	sub	sp, #16
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
 8007e3a:	4608      	mov	r0, r1
 8007e3c:	4611      	mov	r1, r2
 8007e3e:	461a      	mov	r2, r3
 8007e40:	4603      	mov	r3, r0
 8007e42:	70fb      	strb	r3, [r7, #3]
 8007e44:	460b      	mov	r3, r1
 8007e46:	70bb      	strb	r3, [r7, #2]
 8007e48:	4613      	mov	r3, r2
 8007e4a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e50:	2300      	movs	r3, #0
 8007e52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007e5a:	78bb      	ldrb	r3, [r7, #2]
 8007e5c:	883a      	ldrh	r2, [r7, #0]
 8007e5e:	78f9      	ldrb	r1, [r7, #3]
 8007e60:	f7fa ffdf 	bl	8002e22 <HAL_PCD_EP_Open>
 8007e64:	4603      	mov	r3, r0
 8007e66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e68:	7bfb      	ldrb	r3, [r7, #15]
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f000 f91c 	bl	80080a8 <USBD_Get_USB_Status>
 8007e70:	4603      	mov	r3, r0
 8007e72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e74:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3710      	adds	r7, #16
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}

08007e7e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e7e:	b580      	push	{r7, lr}
 8007e80:	b084      	sub	sp, #16
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	6078      	str	r0, [r7, #4]
 8007e86:	460b      	mov	r3, r1
 8007e88:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e98:	78fa      	ldrb	r2, [r7, #3]
 8007e9a:	4611      	mov	r1, r2
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f7fb f82a 	bl	8002ef6 <HAL_PCD_EP_Close>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ea6:	7bfb      	ldrb	r3, [r7, #15]
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f000 f8fd 	bl	80080a8 <USBD_Get_USB_Status>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007eb2:	7bbb      	ldrb	r3, [r7, #14]
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3710      	adds	r7, #16
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b084      	sub	sp, #16
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007ed6:	78fa      	ldrb	r2, [r7, #3]
 8007ed8:	4611      	mov	r1, r2
 8007eda:	4618      	mov	r0, r3
 8007edc:	f7fb f8e2 	bl	80030a4 <HAL_PCD_EP_SetStall>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ee4:	7bfb      	ldrb	r3, [r7, #15]
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f000 f8de 	bl	80080a8 <USBD_Get_USB_Status>
 8007eec:	4603      	mov	r3, r0
 8007eee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ef0:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3710      	adds	r7, #16
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	b084      	sub	sp, #16
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
 8007f02:	460b      	mov	r3, r1
 8007f04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f06:	2300      	movs	r3, #0
 8007f08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007f14:	78fa      	ldrb	r2, [r7, #3]
 8007f16:	4611      	mov	r1, r2
 8007f18:	4618      	mov	r0, r3
 8007f1a:	f7fb f926 	bl	800316a <HAL_PCD_EP_ClrStall>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f22:	7bfb      	ldrb	r3, [r7, #15]
 8007f24:	4618      	mov	r0, r3
 8007f26:	f000 f8bf 	bl	80080a8 <USBD_Get_USB_Status>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f2e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3710      	adds	r7, #16
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b085      	sub	sp, #20
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	460b      	mov	r3, r1
 8007f42:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007f4a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007f4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	da0b      	bge.n	8007f6c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007f54:	78fb      	ldrb	r3, [r7, #3]
 8007f56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007f5a:	68f9      	ldr	r1, [r7, #12]
 8007f5c:	4613      	mov	r3, r2
 8007f5e:	00db      	lsls	r3, r3, #3
 8007f60:	4413      	add	r3, r2
 8007f62:	009b      	lsls	r3, r3, #2
 8007f64:	440b      	add	r3, r1
 8007f66:	3316      	adds	r3, #22
 8007f68:	781b      	ldrb	r3, [r3, #0]
 8007f6a:	e00b      	b.n	8007f84 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007f6c:	78fb      	ldrb	r3, [r7, #3]
 8007f6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007f72:	68f9      	ldr	r1, [r7, #12]
 8007f74:	4613      	mov	r3, r2
 8007f76:	00db      	lsls	r3, r3, #3
 8007f78:	4413      	add	r3, r2
 8007f7a:	009b      	lsls	r3, r3, #2
 8007f7c:	440b      	add	r3, r1
 8007f7e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8007f82:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3714      	adds	r7, #20
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b084      	sub	sp, #16
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
 8007f98:	460b      	mov	r3, r1
 8007f9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007faa:	78fa      	ldrb	r2, [r7, #3]
 8007fac:	4611      	mov	r1, r2
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f7fa ff13 	bl	8002dda <HAL_PCD_SetAddress>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007fb8:	7bfb      	ldrb	r3, [r7, #15]
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f000 f874 	bl	80080a8 <USBD_Get_USB_Status>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007fc4:	7bbb      	ldrb	r3, [r7, #14]
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3710      	adds	r7, #16
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}

08007fce <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007fce:	b580      	push	{r7, lr}
 8007fd0:	b086      	sub	sp, #24
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	60f8      	str	r0, [r7, #12]
 8007fd6:	607a      	str	r2, [r7, #4]
 8007fd8:	603b      	str	r3, [r7, #0]
 8007fda:	460b      	mov	r3, r1
 8007fdc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007fec:	7af9      	ldrb	r1, [r7, #11]
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	f7fb f81d 	bl	8003030 <HAL_PCD_EP_Transmit>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ffa:	7dfb      	ldrb	r3, [r7, #23]
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f000 f853 	bl	80080a8 <USBD_Get_USB_Status>
 8008002:	4603      	mov	r3, r0
 8008004:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008006:	7dbb      	ldrb	r3, [r7, #22]
}
 8008008:	4618      	mov	r0, r3
 800800a:	3718      	adds	r7, #24
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b086      	sub	sp, #24
 8008014:	af00      	add	r7, sp, #0
 8008016:	60f8      	str	r0, [r7, #12]
 8008018:	607a      	str	r2, [r7, #4]
 800801a:	603b      	str	r3, [r7, #0]
 800801c:	460b      	mov	r3, r1
 800801e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008020:	2300      	movs	r3, #0
 8008022:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008024:	2300      	movs	r3, #0
 8008026:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800802e:	7af9      	ldrb	r1, [r7, #11]
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	f7fa ffa9 	bl	8002f8a <HAL_PCD_EP_Receive>
 8008038:	4603      	mov	r3, r0
 800803a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800803c:	7dfb      	ldrb	r3, [r7, #23]
 800803e:	4618      	mov	r0, r3
 8008040:	f000 f832 	bl	80080a8 <USBD_Get_USB_Status>
 8008044:	4603      	mov	r3, r0
 8008046:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008048:	7dbb      	ldrb	r3, [r7, #22]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3718      	adds	r7, #24
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}

08008052 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008052:	b580      	push	{r7, lr}
 8008054:	b082      	sub	sp, #8
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	460b      	mov	r3, r1
 800805c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008064:	78fa      	ldrb	r2, [r7, #3]
 8008066:	4611      	mov	r1, r2
 8008068:	4618      	mov	r0, r3
 800806a:	f7fa ffc9 	bl	8003000 <HAL_PCD_EP_GetRxCount>
 800806e:	4603      	mov	r3, r0
}
 8008070:	4618      	mov	r0, r3
 8008072:	3708      	adds	r7, #8
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008080:	4b03      	ldr	r3, [pc, #12]	@ (8008090 <USBD_static_malloc+0x18>)
}
 8008082:	4618      	mov	r0, r3
 8008084:	370c      	adds	r7, #12
 8008086:	46bd      	mov	sp, r7
 8008088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808c:	4770      	bx	lr
 800808e:	bf00      	nop
 8008090:	200011c0 	.word	0x200011c0

08008094 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008094:	b480      	push	{r7}
 8008096:	b083      	sub	sp, #12
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]

}
 800809c:	bf00      	nop
 800809e:	370c      	adds	r7, #12
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr

080080a8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b085      	sub	sp, #20
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	4603      	mov	r3, r0
 80080b0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80080b2:	2300      	movs	r3, #0
 80080b4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80080b6:	79fb      	ldrb	r3, [r7, #7]
 80080b8:	2b03      	cmp	r3, #3
 80080ba:	d817      	bhi.n	80080ec <USBD_Get_USB_Status+0x44>
 80080bc:	a201      	add	r2, pc, #4	@ (adr r2, 80080c4 <USBD_Get_USB_Status+0x1c>)
 80080be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c2:	bf00      	nop
 80080c4:	080080d5 	.word	0x080080d5
 80080c8:	080080db 	.word	0x080080db
 80080cc:	080080e1 	.word	0x080080e1
 80080d0:	080080e7 	.word	0x080080e7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80080d4:	2300      	movs	r3, #0
 80080d6:	73fb      	strb	r3, [r7, #15]
    break;
 80080d8:	e00b      	b.n	80080f2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80080da:	2303      	movs	r3, #3
 80080dc:	73fb      	strb	r3, [r7, #15]
    break;
 80080de:	e008      	b.n	80080f2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80080e0:	2301      	movs	r3, #1
 80080e2:	73fb      	strb	r3, [r7, #15]
    break;
 80080e4:	e005      	b.n	80080f2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80080e6:	2303      	movs	r3, #3
 80080e8:	73fb      	strb	r3, [r7, #15]
    break;
 80080ea:	e002      	b.n	80080f2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80080ec:	2303      	movs	r3, #3
 80080ee:	73fb      	strb	r3, [r7, #15]
    break;
 80080f0:	bf00      	nop
  }
  return usb_status;
 80080f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3714      	adds	r7, #20
 80080f8:	46bd      	mov	sp, r7
 80080fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fe:	4770      	bx	lr

08008100 <memset>:
 8008100:	4402      	add	r2, r0
 8008102:	4603      	mov	r3, r0
 8008104:	4293      	cmp	r3, r2
 8008106:	d100      	bne.n	800810a <memset+0xa>
 8008108:	4770      	bx	lr
 800810a:	f803 1b01 	strb.w	r1, [r3], #1
 800810e:	e7f9      	b.n	8008104 <memset+0x4>

08008110 <__libc_init_array>:
 8008110:	b570      	push	{r4, r5, r6, lr}
 8008112:	4d0d      	ldr	r5, [pc, #52]	@ (8008148 <__libc_init_array+0x38>)
 8008114:	4c0d      	ldr	r4, [pc, #52]	@ (800814c <__libc_init_array+0x3c>)
 8008116:	1b64      	subs	r4, r4, r5
 8008118:	10a4      	asrs	r4, r4, #2
 800811a:	2600      	movs	r6, #0
 800811c:	42a6      	cmp	r6, r4
 800811e:	d109      	bne.n	8008134 <__libc_init_array+0x24>
 8008120:	4d0b      	ldr	r5, [pc, #44]	@ (8008150 <__libc_init_array+0x40>)
 8008122:	4c0c      	ldr	r4, [pc, #48]	@ (8008154 <__libc_init_array+0x44>)
 8008124:	f000 f818 	bl	8008158 <_init>
 8008128:	1b64      	subs	r4, r4, r5
 800812a:	10a4      	asrs	r4, r4, #2
 800812c:	2600      	movs	r6, #0
 800812e:	42a6      	cmp	r6, r4
 8008130:	d105      	bne.n	800813e <__libc_init_array+0x2e>
 8008132:	bd70      	pop	{r4, r5, r6, pc}
 8008134:	f855 3b04 	ldr.w	r3, [r5], #4
 8008138:	4798      	blx	r3
 800813a:	3601      	adds	r6, #1
 800813c:	e7ee      	b.n	800811c <__libc_init_array+0xc>
 800813e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008142:	4798      	blx	r3
 8008144:	3601      	adds	r6, #1
 8008146:	e7f2      	b.n	800812e <__libc_init_array+0x1e>
 8008148:	080081d8 	.word	0x080081d8
 800814c:	080081d8 	.word	0x080081d8
 8008150:	080081d8 	.word	0x080081d8
 8008154:	080081dc 	.word	0x080081dc

08008158 <_init>:
 8008158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800815a:	bf00      	nop
 800815c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800815e:	bc08      	pop	{r3}
 8008160:	469e      	mov	lr, r3
 8008162:	4770      	bx	lr

08008164 <_fini>:
 8008164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008166:	bf00      	nop
 8008168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800816a:	bc08      	pop	{r3}
 800816c:	469e      	mov	lr, r3
 800816e:	4770      	bx	lr
