$comment
	File created using the following command:
		vcd file Lab9_and_Lab10.msim.vcd -direction
$end
$date
	Fri Dec 16 22:55:16 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Lab9Part2_vlg_vec_tst $end
$var reg 1 ! Mem_Clock $end
$var reg 1 " Pro_Clock $end
$var reg 1 # Resetn $end
$var reg 1 $ rst_neg $end
$var reg 1 % Run $end
$var wire 1 & Address [4] $end
$var wire 1 ' Address [3] $end
$var wire 1 ( Address [2] $end
$var wire 1 ) Address [1] $end
$var wire 1 * Address [0] $end
$var wire 1 + BusWires [8] $end
$var wire 1 , BusWires [7] $end
$var wire 1 - BusWires [6] $end
$var wire 1 . BusWires [5] $end
$var wire 1 / BusWires [4] $end
$var wire 1 0 BusWires [3] $end
$var wire 1 1 BusWires [2] $end
$var wire 1 2 BusWires [1] $end
$var wire 1 3 BusWires [0] $end
$var wire 1 4 DIN [8] $end
$var wire 1 5 DIN [7] $end
$var wire 1 6 DIN [6] $end
$var wire 1 7 DIN [5] $end
$var wire 1 8 DIN [4] $end
$var wire 1 9 DIN [3] $end
$var wire 1 : DIN [2] $end
$var wire 1 ; DIN [1] $end
$var wire 1 < DIN [0] $end
$var wire 1 = Done $end

$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var tri1 1 A devclrn $end
$var tri1 1 B devpor $end
$var tri1 1 C devoe $end
$var wire 1 D Done~output_o $end
$var wire 1 E Address[4]~output_o $end
$var wire 1 F Address[3]~output_o $end
$var wire 1 G Address[2]~output_o $end
$var wire 1 H Address[1]~output_o $end
$var wire 1 I Address[0]~output_o $end
$var wire 1 J BusWires[8]~output_o $end
$var wire 1 K BusWires[7]~output_o $end
$var wire 1 L BusWires[6]~output_o $end
$var wire 1 M BusWires[5]~output_o $end
$var wire 1 N BusWires[4]~output_o $end
$var wire 1 O BusWires[3]~output_o $end
$var wire 1 P BusWires[2]~output_o $end
$var wire 1 Q BusWires[1]~output_o $end
$var wire 1 R BusWires[0]~output_o $end
$var wire 1 S DIN[8]~output_o $end
$var wire 1 T DIN[7]~output_o $end
$var wire 1 U DIN[6]~output_o $end
$var wire 1 V DIN[5]~output_o $end
$var wire 1 W DIN[4]~output_o $end
$var wire 1 X DIN[3]~output_o $end
$var wire 1 Y DIN[2]~output_o $end
$var wire 1 Z DIN[1]~output_o $end
$var wire 1 [ DIN[0]~output_o $end
$var wire 1 \ Pro_Clock~input_o $end
$var wire 1 ] Mem_Clock~input_o $end
$var wire 1 ^ inst3|Q[0]~12_combout $end
$var wire 1 _ rst_neg~input_o $end
$var wire 1 ` inst3|Q[1]~4_combout $end
$var wire 1 a inst3|Q[1]~5 $end
$var wire 1 b inst3|Q[2]~6_combout $end
$var wire 1 c inst3|Q[2]~7 $end
$var wire 1 d inst3|Q[3]~8_combout $end
$var wire 1 e inst3|Q[3]~9 $end
$var wire 1 f inst3|Q[4]~10_combout $end
$var wire 1 g Run~input_o $end
$var wire 1 h inst|Tstep_D.T1~0_combout $end
$var wire 1 i Resetn~input_o $end
$var wire 1 j inst|Tstep_Q.T1~q $end
$var wire 1 k inst|Selector0~0_combout $end
$var wire 1 l inst|Selector0~1_combout $end
$var wire 1 m inst|Tstep_Q.T0~q $end
$var wire 1 n inst|Tstep_D.T2~0_combout $end
$var wire 1 o inst|Tstep_Q.T2~q $end
$var wire 1 p inst|Tstep_Q.T3~q $end
$var wire 1 q inst|Selector17~0_combout $end
$var wire 1 r inst|Selector10~0_combout $end
$var wire 1 s inst|Selector11~0_combout $end
$var wire 1 t inst|Selector5~0_combout $end
$var wire 1 u inst|Gin~0_combout $end
$var wire 1 v inst|DINout~0_combout $end
$var wire 1 w inst|Selector1~2_combout $end
$var wire 1 x inst|Selector5~1_combout $end
$var wire 1 y inst|Selector4~0_combout $end
$var wire 1 z inst|Selector2~2_combout $end
$var wire 1 { inst|Selector4~1_combout $end
$var wire 1 | inst|Selector7~0_combout $end
$var wire 1 } inst|Selector7~1_combout $end
$var wire 1 ~ inst|Selector8~0_combout $end
$var wire 1 !! inst|Selector8~1_combout $end
$var wire 1 "! inst|Selector8~2_combout $end
$var wire 1 #! inst|Equal6~0_combout $end
$var wire 1 $! inst|Gout~0_combout $end
$var wire 1 %! inst|Selector6~0_combout $end
$var wire 1 &! inst|Selector6~1_combout $end
$var wire 1 '! inst|Equal9~4_combout $end
$var wire 1 (! inst|Selector3~0_combout $end
$var wire 1 )! inst|Selector3~1_combout $end
$var wire 1 *! inst|Selector2~3_combout $end
$var wire 1 +! inst|Selector2~4_combout $end
$var wire 1 ,! inst|Equal9~2_combout $end
$var wire 1 -! inst|Selector1~4_combout $end
$var wire 1 .! inst|Selector1~5_combout $end
$var wire 1 /! inst|Equal9~3_combout $end
$var wire 1 0! inst|Equal10~0_combout $end
$var wire 1 1! inst|Equal10~1_combout $end
$var wire 1 2! inst|Selector18~0_combout $end
$var wire 1 3! inst|Selector9~0_combout $end
$var wire 1 4! inst|Selector15~0_combout $end
$var wire 1 5! inst|Equal4~0_combout $end
$var wire 1 6! inst|Selector1~3_combout $end
$var wire 1 7! inst|Equal4~1_combout $end
$var wire 1 8! inst|Equal7~0_combout $end
$var wire 1 9! inst|Equal5~0_combout $end
$var wire 1 :! inst|Equal5~1_combout $end
$var wire 1 ;! inst|Equal11~0_combout $end
$var wire 1 <! inst|Equal11~1_combout $end
$var wire 1 =! inst|Selector18~1_combout $end
$var wire 1 >! inst|DINout~1_combout $end
$var wire 1 ?! inst|Equal1~0_combout $end
$var wire 1 @! inst|AS|LPM_ADD_SUB_component|auto_generated|_~0_combout $end
$var wire 1 A! inst|Selector19~0_combout $end
$var wire 1 B! inst|Selector19~1_combout $end
$var wire 1 C! inst|Selector20~0_combout $end
$var wire 1 D! inst|Selector20~1_combout $end
$var wire 1 E! inst|Selector21~0_combout $end
$var wire 1 F! inst|Selector21~1_combout $end
$var wire 1 G! inst|Selector22~0_combout $end
$var wire 1 H! inst|Selector22~1_combout $end
$var wire 1 I! inst|Equal8~0_combout $end
$var wire 1 J! inst|Selector12~0_combout $end
$var wire 1 K! inst|Selector22~2_combout $end
$var wire 1 L! inst|Selector23~0_combout $end
$var wire 1 M! inst|Selector23~1_combout $end
$var wire 1 N! inst|Selector24~0_combout $end
$var wire 1 O! inst|Equal8~1_combout $end
$var wire 1 P! inst|Selector25~0_combout $end
$var wire 1 Q! inst|Selector25~1_combout $end
$var wire 1 R! inst|Selector25~2_combout $end
$var wire 1 S! inst|Selector26~0_combout $end
$var wire 1 T! inst|Selector26~1_combout $end
$var wire 1 U! inst|Selector26~2_combout $end
$var wire 1 V! inst|reg_G|Q[0]~10_cout $end
$var wire 1 W! inst|reg_G|Q[0]~11_combout $end
$var wire 1 X! inst|Selector26~3_combout $end
$var wire 1 Y! inst|Equal4~2_combout $end
$var wire 1 Z! inst|Equal4~3_combout $end
$var wire 1 [! inst|Selector16~0_combout $end
$var wire 1 \! inst|Selector26~4_combout $end
$var wire 1 ]! inst|Equal7~1_combout $end
$var wire 1 ^! inst|Equal7~2_combout $end
$var wire 1 _! inst|Equal6~1_combout $end
$var wire 1 `! inst|Equal6~2_combout $end
$var wire 1 a! inst|Selector14~0_combout $end
$var wire 1 b! inst|Selector13~0_combout $end
$var wire 1 c! inst|Selector26~5_combout $end
$var wire 1 d! inst|Selector26~6_combout $end
$var wire 1 e! inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout $end
$var wire 1 f! inst|reg_G|Q[0]~12 $end
$var wire 1 g! inst|reg_G|Q[1]~13_combout $end
$var wire 1 h! inst|Selector25~3_combout $end
$var wire 1 i! inst|Selector25~4_combout $end
$var wire 1 j! inst|Selector25~5_combout $end
$var wire 1 k! inst|Selector25~6_combout $end
$var wire 1 l! inst|AS|LPM_ADD_SUB_component|auto_generated|_~7_combout $end
$var wire 1 m! inst|reg_G|Q[1]~14 $end
$var wire 1 n! inst|reg_G|Q[2]~15_combout $end
$var wire 1 o! inst|Selector24~1_combout $end
$var wire 1 p! inst|Selector24~2_combout $end
$var wire 1 q! inst|Selector24~3_combout $end
$var wire 1 r! inst|Selector24~4_combout $end
$var wire 1 s! inst|Selector24~5_combout $end
$var wire 1 t! inst|Selector24~6_combout $end
$var wire 1 u! inst|AS|LPM_ADD_SUB_component|auto_generated|_~6_combout $end
$var wire 1 v! inst|reg_G|Q[2]~16 $end
$var wire 1 w! inst|reg_G|Q[3]~17_combout $end
$var wire 1 x! inst|Selector23~2_combout $end
$var wire 1 y! inst|Selector23~3_combout $end
$var wire 1 z! inst|Selector23~4_combout $end
$var wire 1 {! inst|Selector23~5_combout $end
$var wire 1 |! inst|Selector23~6_combout $end
$var wire 1 }! inst|AS|LPM_ADD_SUB_component|auto_generated|_~5_combout $end
$var wire 1 ~! inst|reg_G|Q[3]~18 $end
$var wire 1 !" inst|reg_G|Q[4]~19_combout $end
$var wire 1 "" inst|Selector22~3_combout $end
$var wire 1 #" inst|Selector22~4_combout $end
$var wire 1 $" inst|Selector22~5_combout $end
$var wire 1 %" inst|Selector22~6_combout $end
$var wire 1 &" inst|AS|LPM_ADD_SUB_component|auto_generated|_~4_combout $end
$var wire 1 '" inst|reg_G|Q[4]~20 $end
$var wire 1 (" inst|reg_G|Q[5]~21_combout $end
$var wire 1 )" inst|Selector21~2_combout $end
$var wire 1 *" inst|Selector21~3_combout $end
$var wire 1 +" inst|Selector21~4_combout $end
$var wire 1 ," inst|Selector21~5_combout $end
$var wire 1 -" inst|Selector21~6_combout $end
$var wire 1 ." inst|AS|LPM_ADD_SUB_component|auto_generated|_~3_combout $end
$var wire 1 /" inst|reg_G|Q[5]~22 $end
$var wire 1 0" inst|reg_G|Q[6]~23_combout $end
$var wire 1 1" inst|Selector20~2_combout $end
$var wire 1 2" inst|Selector20~3_combout $end
$var wire 1 3" inst|Selector20~4_combout $end
$var wire 1 4" inst|Selector20~5_combout $end
$var wire 1 5" inst|Selector20~6_combout $end
$var wire 1 6" inst|AS|LPM_ADD_SUB_component|auto_generated|_~2_combout $end
$var wire 1 7" inst|reg_G|Q[6]~24 $end
$var wire 1 8" inst|reg_G|Q[7]~25_combout $end
$var wire 1 9" inst|Selector19~2_combout $end
$var wire 1 :" inst|Selector19~3_combout $end
$var wire 1 ;" inst|Selector19~4_combout $end
$var wire 1 <" inst|Selector19~5_combout $end
$var wire 1 =" inst|Selector19~6_combout $end
$var wire 1 >" inst|AS|LPM_ADD_SUB_component|auto_generated|_~1_combout $end
$var wire 1 ?" inst|reg_G|Q[7]~26 $end
$var wire 1 @" inst|reg_G|Q[8]~27_combout $end
$var wire 1 A" inst|Selector18~2_combout $end
$var wire 1 B" inst|Selector18~3_combout $end
$var wire 1 C" inst|Selector18~4_combout $end
$var wire 1 D" inst|Selector18~5_combout $end
$var wire 1 E" inst|Selector18~6_combout $end
$var wire 1 F" inst3|Q [4] $end
$var wire 1 G" inst3|Q [3] $end
$var wire 1 H" inst3|Q [2] $end
$var wire 1 I" inst3|Q [1] $end
$var wire 1 J" inst3|Q [0] $end
$var wire 1 K" inst2|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 L" inst2|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 M" inst2|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 N" inst2|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 O" inst2|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 P" inst2|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 Q" inst2|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 R" inst2|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 S" inst2|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 T" inst|reg_6|Q [8] $end
$var wire 1 U" inst|reg_6|Q [7] $end
$var wire 1 V" inst|reg_6|Q [6] $end
$var wire 1 W" inst|reg_6|Q [5] $end
$var wire 1 X" inst|reg_6|Q [4] $end
$var wire 1 Y" inst|reg_6|Q [3] $end
$var wire 1 Z" inst|reg_6|Q [2] $end
$var wire 1 [" inst|reg_6|Q [1] $end
$var wire 1 \" inst|reg_6|Q [0] $end
$var wire 1 ]" inst|reg_G|Q [8] $end
$var wire 1 ^" inst|reg_G|Q [7] $end
$var wire 1 _" inst|reg_G|Q [6] $end
$var wire 1 `" inst|reg_G|Q [5] $end
$var wire 1 a" inst|reg_G|Q [4] $end
$var wire 1 b" inst|reg_G|Q [3] $end
$var wire 1 c" inst|reg_G|Q [2] $end
$var wire 1 d" inst|reg_G|Q [1] $end
$var wire 1 e" inst|reg_G|Q [0] $end
$var wire 1 f" inst|reg_4|Q [8] $end
$var wire 1 g" inst|reg_4|Q [7] $end
$var wire 1 h" inst|reg_4|Q [6] $end
$var wire 1 i" inst|reg_4|Q [5] $end
$var wire 1 j" inst|reg_4|Q [4] $end
$var wire 1 k" inst|reg_4|Q [3] $end
$var wire 1 l" inst|reg_4|Q [2] $end
$var wire 1 m" inst|reg_4|Q [1] $end
$var wire 1 n" inst|reg_4|Q [0] $end
$var wire 1 o" inst|reg_IR|Q [8] $end
$var wire 1 p" inst|reg_IR|Q [7] $end
$var wire 1 q" inst|reg_IR|Q [6] $end
$var wire 1 r" inst|reg_IR|Q [5] $end
$var wire 1 s" inst|reg_IR|Q [4] $end
$var wire 1 t" inst|reg_IR|Q [3] $end
$var wire 1 u" inst|reg_IR|Q [2] $end
$var wire 1 v" inst|reg_IR|Q [1] $end
$var wire 1 w" inst|reg_IR|Q [0] $end
$var wire 1 x" inst|reg_1|Q [8] $end
$var wire 1 y" inst|reg_1|Q [7] $end
$var wire 1 z" inst|reg_1|Q [6] $end
$var wire 1 {" inst|reg_1|Q [5] $end
$var wire 1 |" inst|reg_1|Q [4] $end
$var wire 1 }" inst|reg_1|Q [3] $end
$var wire 1 ~" inst|reg_1|Q [2] $end
$var wire 1 !# inst|reg_1|Q [1] $end
$var wire 1 "# inst|reg_1|Q [0] $end
$var wire 1 ## inst|reg_5|Q [8] $end
$var wire 1 $# inst|reg_5|Q [7] $end
$var wire 1 %# inst|reg_5|Q [6] $end
$var wire 1 &# inst|reg_5|Q [5] $end
$var wire 1 '# inst|reg_5|Q [4] $end
$var wire 1 (# inst|reg_5|Q [3] $end
$var wire 1 )# inst|reg_5|Q [2] $end
$var wire 1 *# inst|reg_5|Q [1] $end
$var wire 1 +# inst|reg_5|Q [0] $end
$var wire 1 ,# inst|reg_7|Q [8] $end
$var wire 1 -# inst|reg_7|Q [7] $end
$var wire 1 .# inst|reg_7|Q [6] $end
$var wire 1 /# inst|reg_7|Q [5] $end
$var wire 1 0# inst|reg_7|Q [4] $end
$var wire 1 1# inst|reg_7|Q [3] $end
$var wire 1 2# inst|reg_7|Q [2] $end
$var wire 1 3# inst|reg_7|Q [1] $end
$var wire 1 4# inst|reg_7|Q [0] $end
$var wire 1 5# inst|reg_0|Q [8] $end
$var wire 1 6# inst|reg_0|Q [7] $end
$var wire 1 7# inst|reg_0|Q [6] $end
$var wire 1 8# inst|reg_0|Q [5] $end
$var wire 1 9# inst|reg_0|Q [4] $end
$var wire 1 :# inst|reg_0|Q [3] $end
$var wire 1 ;# inst|reg_0|Q [2] $end
$var wire 1 <# inst|reg_0|Q [1] $end
$var wire 1 =# inst|reg_0|Q [0] $end
$var wire 1 ># inst|reg_3|Q [8] $end
$var wire 1 ?# inst|reg_3|Q [7] $end
$var wire 1 @# inst|reg_3|Q [6] $end
$var wire 1 A# inst|reg_3|Q [5] $end
$var wire 1 B# inst|reg_3|Q [4] $end
$var wire 1 C# inst|reg_3|Q [3] $end
$var wire 1 D# inst|reg_3|Q [2] $end
$var wire 1 E# inst|reg_3|Q [1] $end
$var wire 1 F# inst|reg_3|Q [0] $end
$var wire 1 G# inst|reg_2|Q [8] $end
$var wire 1 H# inst|reg_2|Q [7] $end
$var wire 1 I# inst|reg_2|Q [6] $end
$var wire 1 J# inst|reg_2|Q [5] $end
$var wire 1 K# inst|reg_2|Q [4] $end
$var wire 1 L# inst|reg_2|Q [3] $end
$var wire 1 M# inst|reg_2|Q [2] $end
$var wire 1 N# inst|reg_2|Q [1] $end
$var wire 1 O# inst|reg_2|Q [0] $end
$var wire 1 P# inst|reg_A|Q [8] $end
$var wire 1 Q# inst|reg_A|Q [7] $end
$var wire 1 R# inst|reg_A|Q [6] $end
$var wire 1 S# inst|reg_A|Q [5] $end
$var wire 1 T# inst|reg_A|Q [4] $end
$var wire 1 U# inst|reg_A|Q [3] $end
$var wire 1 V# inst|reg_A|Q [2] $end
$var wire 1 W# inst|reg_A|Q [1] $end
$var wire 1 X# inst|reg_A|Q [0] $end
$var wire 1 Y# inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 Z# inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 [# inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 \# inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 ]# inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 ^# inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 _# inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 `# inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 a# inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
0%
0*
0)
0(
0'
0&
03
02
01
00
0/
0.
0-
0,
0+
0<
0;
0:
09
08
07
06
05
04
0=
0>
1?
x@
1A
1B
1C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
1_
0`
0a
0b
1c
0d
0e
0f
0g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
15!
16!
17!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
17"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0J"
0I"
0H"
0G"
0F"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
$end
#10000
1"
1\
#20000
1%
0"
1g
0\
1l
1h
#30000
1"
1\
1m
1j
1v
1k
0h
1q
1D
1w
13!
1=
0l
07!
1.!
08!
1;!
1<!
#40000
1!
0%
0"
0g
1]
0\
1J"
1I
1*
1`
0^
#40001
1[#
1M"
1U
16
#50000
0!
1"
0]
1\
0m
0j
0v
0k
0q
0D
0w
03!
0=
17!
0.!
18!
0;!
0<!
#60000
1%
1!
0"
1g
1]
0\
1l
1h
1I"
0J"
0I
1H
1)
0*
1^
#60001
1_#
1a#
0[#
1Q"
1S"
0M"
0U
1[
1Y
1:
1<
06
#70000
0!
1"
0]
1\
1u"
1w"
1m
1j
06!
1v
1k
0h
1q
1D
1z
13!
1=
0l
1&!
1_!
08!
0'!
1`!
#80000
0%
0"
0g
0\
#90000
1"
1\
0m
0j
0v
0k
0q
0D
0z
03!
0=
0&!
0_!
18!
1'!
0`!
#100000
1%
0"
1g
0\
1l
1h
#110000
1"
1\
1m
1j
1v
1k
0h
1q
1D
1z
13!
1=
0l
1&!
1_!
08!
0'!
1`!
#120000
0%
0"
0g
0\
#130000
1"
1\
0m
0j
0v
0k
0q
0D
0z
03!
0=
0&!
0_!
18!
1'!
0`!
#140000
1!
1%
0"
1g
1]
0\
1l
1h
1J"
1I
1a
1*
0`
0^
1b
#140001
0_#
0a#
1^#
0Q"
0S"
1P"
1X
0[
0Y
0:
0<
19
#150000
0!
1"
0]
1\
0u"
0w"
1t"
1m
1j
16!
1v
1k
0h
1q
1D
1w
1r
1=
0l
07!
1.!
08!
1;!
1<!
#160000
0%
0"
0g
0\
#170000
1"
1\
0m
0j
0v
0k
0q
0D
0w
0r
0=
17!
0.!
18!
0;!
0<!
#180000
1%
0"
1g
0\
1l
1h
#190000
1"
1\
1m
1j
1v
1k
0h
1q
1D
1w
1r
1=
0l
07!
1.!
08!
1;!
1<!
#200000
0%
0"
0g
0\
#210000
1"
1\
0m
0j
0v
0k
0q
0D
0w
0r
0=
17!
0.!
18!
0;!
0<!
#220000
1%
0"
1g
0\
1l
1h
#230000
1"
1\
1m
1j
1v
1k
0h
1q
1D
1w
1r
1=
0l
07!
1.!
08!
1;!
1<!
#240000
0%
0"
0g
0\
#250000
1"
1\
0m
0j
0v
0k
0q
0D
0w
0r
0=
17!
0.!
18!
0;!
0<!
#260000
1%
0"
1g
0\
1l
1h
#270000
1"
1\
1m
1j
1v
1k
0h
1q
1D
1w
1r
1=
0l
07!
1.!
08!
1;!
1<!
#280000
0%
0"
0g
0\
#290000
1"
1\
0m
0j
0v
0k
0q
0D
0w
0r
0=
17!
0.!
18!
0;!
0<!
#300000
1%
0"
1g
0\
1l
1h
#310000
1"
1\
1m
1j
1v
1k
0h
1q
1D
1w
1r
1=
0l
07!
1.!
08!
1;!
1<!
#320000
1!
0%
0"
0g
1]
0\
1H"
0I"
0J"
0I
0H
1G
0c
0a
1(
0)
0*
0b
1^
1c
1d
1b
0d
#320001
1a#
0^#
1Z#
1S"
0P"
1L"
1T
0X
1[
1<
09
15
#330000
0!
1"
0]
1\
0m
0j
0v
0k
0q
0D
0w
0r
0=
17!
0.!
18!
0;!
0<!
#340000
1%
0"
1g
0\
1l
1h
#350000
1"
1\
1w"
0t"
1p"
1m
1j
1n
0h
1-!
07!
1.!
08!
1;!
1<!
#360000
0%
0"
0g
0\
#370000
1"
1\
0j
1o
1u
0n
1z
0-!
1+!
17!
0.!
0;!
10!
0<!
11!
#380000
1%
0"
1g
0\
#390000
1"
1\
1p
0o
1$!
1k
0u
1q
1D
05!
0'!
0z
13!
1=
0l
07!
01!
0+!
00!
#400000
0%
0"
0g
0\
#410000
1"
1\
0p
0m
0$!
0k
0q
0D
15!
1'!
03!
0=
17!
18!
#420000
1%
0"
1g
0\
1l
1h
#430000
1"
1\
1m
1j
0h
1n
1-!
07!
1.!
08!
1;!
1<!
#440000
0%
0"
0g
0\
#450000
1"
1\
0j
1o
1u
0n
1z
0-!
1+!
17!
0.!
0;!
10!
0<!
11!
#460000
1%
0"
1g
0\
#470000
1"
1\
1p
0o
1$!
1k
0u
1q
1D
05!
0'!
0z
13!
1=
0l
07!
01!
0+!
00!
#480000
0%
0"
0g
0\
#490000
1"
1\
0p
0m
0$!
0k
0q
0D
15!
1'!
03!
0=
17!
18!
#500000
1%
0"
1g
0\
1l
1h
#510000
1"
1\
1m
1j
0h
1n
1-!
07!
1.!
08!
1;!
1<!
#520000
0%
0"
0g
0\
#530000
1"
1\
0j
1o
1u
0n
1z
0-!
1+!
17!
0.!
0;!
10!
0<!
11!
#540000
1%
0"
1g
0\
#550000
1"
1\
1p
0o
1$!
1k
0u
1q
1D
05!
0'!
0z
13!
1=
0l
07!
01!
0+!
00!
#560000
0%
0"
0g
0\
#570000
1"
1\
0p
0m
0$!
0k
0q
0D
15!
1'!
03!
0=
17!
18!
#580000
1!
1%
0"
1g
1]
0\
1l
1h
1J"
1I
1*
1`
0^
#580001
0a#
1[#
0S"
1M"
1U
0[
0<
16
#590000
0!
1"
0]
1\
0w"
1q"
1m
1j
1?!
0h
1n
1-!
07!
1.!
08!
1;!
1<!
#600000
0%
0"
0g
0\
#610000
1"
1\
0j
1o
1>"
16"
1."
1&"
1}!
1u!
1l!
1e!
1V!
1@!
1u
0n
0f!
1w
0-!
18"
10"
1("
1!"
1w!
1n!
1g!
1@"
1m!
0g!
0v!
0n!
1~!
0w!
0'"
0!"
1/"
0("
07"
00"
1?"
08"
0@"
#620000
1%
0"
1g
0\
#630000
1"
1\
1p
0o
1$!
1k
0>"
06"
0."
0&"
0}!
0u!
0l!
0e!
0V!
0@!
0u
1q
1D
05!
0'!
0?"
17"
0/"
1'"
0~!
1v!
0m!
1f!
0w
13!
1=
0l
18"
10"
1("
1!"
1w!
1n!
1g!
1@"
0<!
0.!
0@"
08"
00"
0("
0!"
0w!
0n!
0g!
0;!
#640000
0%
0"
0g
0\
#650000
1"
1\
0p
0m
0$!
0k
0q
0D
15!
1'!
03!
0=
17!
18!
#660000
1%
0"
1g
0\
1l
1h
#670000
1"
1\
1m
1j
0h
1n
1-!
07!
1.!
08!
1;!
1<!
#680000
0%
0"
0g
0\
#690000
1"
1\
0j
1o
1>"
16"
1."
1&"
1}!
1u!
1l!
1e!
1V!
1@!
1u
0n
0f!
1w
0-!
18"
10"
1("
1!"
1w!
1n!
1g!
1@"
1m!
0g!
0v!
0n!
1~!
0w!
0'"
0!"
1/"
0("
07"
00"
1?"
08"
0@"
#700000
1%
0"
1g
0\
#710000
1"
1\
1p
0o
1$!
1k
0>"
06"
0."
0&"
0}!
0u!
0l!
0e!
0V!
0@!
0u
1q
1D
05!
0'!
0?"
17"
0/"
1'"
0~!
1v!
0m!
1f!
0w
13!
1=
0l
18"
10"
1("
1!"
1w!
1n!
1g!
1@"
0<!
0.!
0@"
08"
00"
0("
0!"
0w!
0n!
0g!
0;!
#720000
0%
0"
0g
0\
#730000
1"
1\
0p
0m
0$!
0k
0q
0D
15!
1'!
03!
0=
17!
18!
#740000
1%
0"
1g
0\
1l
1h
#750000
1"
1\
1m
1j
0h
1n
1-!
07!
1.!
08!
1;!
1<!
#760000
0%
0"
0g
0\
#770000
1"
1\
0j
1o
1>"
16"
1."
1&"
1}!
1u!
1l!
1e!
1V!
1@!
1u
0n
0f!
1w
0-!
18"
10"
1("
1!"
1w!
1n!
1g!
1@"
1m!
0g!
0v!
0n!
1~!
0w!
0'"
0!"
1/"
0("
07"
00"
1?"
08"
0@"
#780000
1%
0"
1g
0\
#790000
1"
1\
1p
0o
1$!
1k
0>"
06"
0."
0&"
0}!
0u!
0l!
0e!
0V!
0@!
0u
1q
1D
05!
0'!
0?"
17"
0/"
1'"
0~!
1v!
0m!
1f!
0w
13!
1=
0l
18"
10"
1("
1!"
1w!
1n!
1g!
1@"
0<!
0.!
0@"
08"
00"
0("
0!"
0w!
0n!
0g!
0;!
#800000
0%
0"
0g
0\
#810000
1"
1\
0p
0m
0$!
0k
0q
0D
15!
1'!
03!
0=
17!
18!
#820000
1%
0"
1g
0\
1l
1h
#830000
1"
1\
1m
1j
0h
1n
1-!
07!
1.!
08!
1;!
1<!
#840000
0%
0"
0g
0\
#850000
1"
1\
0j
1o
1>"
16"
1."
1&"
1}!
1u!
1l!
1e!
1V!
1@!
1u
0n
0f!
1w
0-!
18"
10"
1("
1!"
1w!
1n!
1g!
1@"
1m!
0g!
0v!
0n!
1~!
0w!
0'"
0!"
1/"
0("
07"
00"
1?"
08"
0@"
#860000
1%
0"
1g
0\
#870000
1"
1\
1p
0o
1$!
1k
0>"
06"
0."
0&"
0}!
0u!
0l!
0e!
0V!
0@!
0u
1q
1D
05!
0'!
0?"
17"
0/"
1'"
0~!
1v!
0m!
1f!
0w
13!
1=
0l
18"
10"
1("
1!"
1w!
1n!
1g!
1@"
0<!
0.!
0@"
08"
00"
0("
0!"
0w!
0n!
0g!
0;!
#880000
0%
0"
0g
0\
#890000
1"
1\
0p
0m
0$!
0k
0q
0D
15!
1'!
03!
0=
17!
18!
#900000
1%
0"
1g
0\
1l
1h
#910000
1"
1\
1m
1j
0h
1n
1-!
07!
1.!
08!
1;!
1<!
#920000
0%
0"
0g
0\
#930000
1"
1\
0j
1o
1>"
16"
1."
1&"
1}!
1u!
1l!
1e!
1V!
1@!
1u
0n
0f!
1w
0-!
18"
10"
1("
1!"
1w!
1n!
1g!
1@"
1m!
0g!
0v!
0n!
1~!
0w!
0'"
0!"
1/"
0("
07"
00"
1?"
08"
0@"
#940000
1%
0"
1g
0\
#950000
1"
1\
1p
0o
1$!
1k
0>"
06"
0."
0&"
0}!
0u!
0l!
0e!
0V!
0@!
0u
1q
1D
05!
0'!
0?"
17"
0/"
1'"
0~!
1v!
0m!
1f!
0w
13!
1=
0l
18"
10"
1("
1!"
1w!
1n!
1g!
1@"
0<!
0.!
0@"
08"
00"
0("
0!"
0w!
0n!
0g!
0;!
#960000
0%
0"
0g
0\
#970000
1"
1\
0p
0m
0$!
0k
0q
0D
15!
1'!
03!
0=
17!
18!
#980000
1%
0"
1g
0\
1l
1h
#990000
1"
1\
1m
1j
0h
1n
1-!
07!
1.!
08!
1;!
1<!
#1000000
