`begin_keywords "1800-2012"
module Q_RBUFZN ( Z, A, OE );
output wire logic Z ;
input wire logic A ;
input wire logic OE ;
endmodule
`end_keywords
/**portGenericDumpBegin Z A OE portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
