module nextPC (instruction, PC_in, PC_out,clk);
	input clk;
	input [31:0]instruction;
	input [31:0]PC_in;
	output reg[31:0] PC_out;

	always @ (posedge clk )
	begin
				 PC_out = 	
							PC_in+1;
	end
	

endmodule
