// Copyright 2020 The Fuchsia Authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.

#ifndef BUILD_BAZEL_SDK_TESTS_FUCHSIA_DEVICETREE_TEST_SOC_INCLUDE_SOC_GPIO_H_
#define BUILD_BAZEL_SDK_TESTS_FUCHSIA_DEVICETREE_TEST_SOC_INCLUDE_SOC_GPIO_H_

#define TEST_SOC_GPIOZ_COUNT 16
#define TEST_SOC_GPIOA_COUNT 16
#define TEST_SOC_GPIOBOOT_COUNT 16
#define TEST_SOC_GPIOC_COUNT 8
#define TEST_SOC_GPIOX_COUNT 20
#define TEST_SOC_GPIOH_COUNT 9
#define TEST_SOC_GPIOAO_COUNT 12
#define TEST_SOC_GPIOE_COUNT 3

#define TEST_SOC_GPIOZ_START 0
#define TEST_SOC_GPIOA_START TEST_SOC_GPIOZ_COUNT
#define TEST_SOC_GPIOBOOT_START (TEST_SOC_GPIOA_START + TEST_SOC_GPIOA_COUNT)
#define TEST_SOC_GPIOC_START (TEST_SOC_GPIOBOOT_START + TEST_SOC_GPIOBOOT_COUNT)
#define TEST_SOC_GPIOX_START (TEST_SOC_GPIOC_START + TEST_SOC_GPIOC_COUNT)
#define TEST_SOC_GPIOH_START (TEST_SOC_GPIOX_START + TEST_SOC_GPIOX_COUNT)
#define TEST_SOC_GPIOAO_START (TEST_SOC_GPIOH_START + TEST_SOC_GPIOH_COUNT)
#define TEST_SOC_GPIOE_START (TEST_SOC_GPIOAO_START + TEST_SOC_GPIOAO_COUNT)

#define TEST_SOC_GPIOA(n) (TEST_SOC_GPIOA_START + n)
#define TEST_SOC_GPIOE(n) (TEST_SOC_GPIOE_START + n)

// GPIOA pin alternate functions
#define TEST_SOC_GPIOA_1_TDMB_SCLK_FN 1
#define TEST_SOC_GPIOA_1_TDMB_SLV_SCLK_FN 2
#define TEST_SOC_GPIOA_2_TDMB_FS_FN 1
#define TEST_SOC_GPIOA_2_TDMB_SLV_FS_FN 2
#define TEST_SOC_GPIOA_3_TDMB_D0_FN 1
#define TEST_SOC_GPIOA_3_TDMB_DIN0_FN 2
#define TEST_SOC_GPIOA_6_PDM_DIN2_FN 1
#define TEST_SOC_GPIOA_6_TDMB_DIN3_FN 2
#define TEST_SOC_GPIOA_6_TDMB_D3_FN 3
#define TEST_SOC_GPIOA_7_PDM_DCLK_FN 1
#define TEST_SOC_GPIOA_7_TDMC_D3_FN 2
#define TEST_SOC_GPIOA_7_TDMC_DIN3_FN 3
#define TEST_SOC_GPIOA_8_PDM_DIN0_FN 1
#define TEST_SOC_GPIOA_8_TDMC_D2_FN 2
#define TEST_SOC_GPIOA_8_TDMC_DIN2_FN 3
#define TEST_SOC_GPIOA_9_PDM_DIN1_FN 1
#define TEST_SOC_GPIOA_9_TDMC_D1_FN 2
#define TEST_SOC_GPIOA_9_TDMC_DIN1_FN 3
#define TEST_SOC_GPIOA_14_I2C_EE_M3_SDA_FN 2
#define TEST_SOC_GPIOA_15_I2C_EE_M3_SCL_FN 2

// GPIOE pin alternate functions
#define TEST_SOC_GPIOE_1_PWM_D_FN 3
#define TEST_SOC_GPIOE_2_PWM_D_FN 3

#endif  // BUILD_BAZEL_SDK_TESTS_FUCHSIA_DEVICETREE_TEST_SOC_INCLUDE_SOC_GPIO_H_
