Warning (10268): Verilog HDL information at bttnReset.v(83): always construct contains both blocking and non-blocking assignments File: /home/samarinbe/Desktop/LabsDig1/entrega-1-proyecto-grupo01-2024-1/ProyectoQuartus/src/Botones/bttnReset.v Line: 83
Warning (10268): Verilog HDL information at ultrasonido.v(117): always construct contains both blocking and non-blocking assignments File: /home/samarinbe/Desktop/LabsDig1/entrega-1-proyecto-grupo01-2024-1/ProyectoQuartus/src/Sensores/ultrasonido/ultrasonido.v Line: 117
Warning (10268): Verilog HDL information at mic.v(70): always construct contains both blocking and non-blocking assignments File: /home/samarinbe/Desktop/LabsDig1/entrega-1-proyecto-grupo01-2024-1/ProyectoQuartus/src/Sensores/microfono/mic.v Line: 70
Warning (10268): Verilog HDL information at mic.v(89): always construct contains both blocking and non-blocking assignments File: /home/samarinbe/Desktop/LabsDig1/entrega-1-proyecto-grupo01-2024-1/ProyectoQuartus/src/Sensores/microfono/mic.v Line: 89
Warning (10268): Verilog HDL information at FSM_Central.v(63): always construct contains both blocking and non-blocking assignments File: /home/samarinbe/Desktop/LabsDig1/entrega-1-proyecto-grupo01-2024-1/ProyectoQuartus/src/UnidadDeControl/FSM_Central.v Line: 63
