{"Source Block": ["hdl/library/axi_sysid/axi_sysid.v@118:135@HdlStmProcess", "    end\n  end\nend\n\n//axi registers write\nalways @(posedge up_clk) begin\n  if (up_rstn == 1'b0) begin\n    up_wack <= 'd0;\n    up_scratch <= 'd0;\n  end else begin\n    up_wack <= up_wreq_s;\n    if ((up_wreq_s == 1'b1) && (up_waddr_s == 8'h02)) begin\n      up_scratch <= up_wdata_s;\n    end\n  end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[123, "always @(posedge up_clk) begin\n"], [124, "  if (up_rstn == 1'b0) begin\n"], [125, "    up_wack <= 'd0;\n"], [126, "    up_scratch <= 'd0;\n"], [127, "  end else begin\n"], [128, "    up_wack <= up_wreq_s;\n"], [129, "    if ((up_wreq_s == 1'b1) && (up_waddr_s == 8'h02)) begin\n"], [130, "      up_scratch <= up_wdata_s;\n"], [133, "end\n"]], "Add": [[130, "  always @(posedge up_clk) begin\n"], [130, "    if (up_rstn == 1'b0) begin\n"], [130, "      up_wack <= 'd0;\n"], [130, "      up_scratch <= 'd0;\n"], [130, "    end else begin\n"], [130, "      up_wack <= up_wreq_s;\n"], [130, "      if ((up_wreq_s == 1'b1) && (up_waddr_s == 8'h02)) begin\n"], [130, "        up_scratch <= up_wdata_s;\n"], [130, "      end\n"]]}}