// Seed: 2826589812
module module_0 (
    input wire id_0,
    input supply1 id_1,
    id_5,
    output supply1 id_2,
    output supply0 id_3
);
  id_6(
      id_7, id_3, id_2, -1, id_5, (1 & id_3 - id_2), 1'h0, id_7, id_0, 'b0 == id_0, -1
  );
  supply0 id_8;
  always id_5 = id_8;
  tri0 id_9;
  assign id_2 = id_0;
  parameter id_10 = -1, id_11 = id_9, id_12 = id_8;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    output wire id_3,
    output tri0 id_4,
    output wand id_5,
    output wand id_6,
    id_54,
    input tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    input wor id_10,
    output wand id_11,
    output uwire id_12,
    output supply1 id_13,
    input supply0 id_14,
    output wand id_15,
    input wire id_16,
    input tri0 id_17,
    output supply1 id_18,
    output tri0 id_19,
    input tri0 id_20,
    input tri1 id_21,
    input tri0 id_22,
    input uwire id_23,
    input tri1 id_24,
    input wire id_25,
    output tri id_26,
    output logic id_27,
    input tri1 id_28,
    output tri id_29,
    input supply1 id_30,
    input tri id_31,
    input uwire id_32,
    output uwire id_33,
    output wor id_34,
    output uwire id_35,
    input wor id_36,
    input supply0 id_37,
    input tri id_38,
    input tri id_39,
    input supply0 id_40,
    input tri1 id_41,
    input uwire id_42,
    output tri0 id_43,
    output wor id_44,
    input tri0 id_45,
    input uwire id_46,
    output tri0 id_47,
    input wand id_48,
    input tri id_49,
    output tri0 id_50,
    output wire id_51,
    output supply0 id_52
);
  wire id_55;
  always_comb id_27 <= -1'b0 == -1;
  module_0 modCall_1 (
      id_40,
      id_25,
      id_44,
      id_19
  );
  assign modCall_1.id_7 = 0;
  assign id_13 = id_10;
endmodule : SymbolIdentifier
