

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy'
================================================================
* Date:           Tue Oct  8 21:19:32 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.199 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    65538|  30.000 ns|  0.655 ms|    3|  65538|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- strd_blk_cpy  |        1|    65536|         3|          1|          1|  0 ~ 65535|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      219|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      109|    -|
|Register             |        -|     -|       69|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       69|      328|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1041_fu_245_p2              |         +|   0|  0|  13|           6|           5|
    |add_ln1046_fu_273_p2              |         +|   0|  0|  13|           6|           4|
    |i_2_fu_227_p2                     |         +|   0|  0|  23|          16|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_319                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_322                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op34_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op47_read_state3     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1035_fu_221_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1042_fu_261_p2             |      icmp|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln1042_fu_267_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln1044_fu_332_p2               |        or|   0|  0|  24|          24|          24|
    |shl_ln1044_fu_322_p2              |       shl|   0|  0|  96|          31|          31|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 219|         110|          92|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_bitbuffer_7339_phi_fu_183_p4  |  14|          3|   31|         93|
    |ap_sig_allocacmp_i_1                     |   9|          2|   16|         32|
    |bitbuffer_6338_fu_108                    |   9|          2|   32|         64|
    |bits_cntr_fu_104                         |  14|          3|    6|         18|
    |done_6_fu_112                            |   9|          2|    1|          2|
    |huffman_eos_stream_blk_n                 |   9|          2|    1|          2|
    |huffman_input_stream_blk_n               |   9|          2|    1|          2|
    |i_fu_100                                 |   9|          2|   16|         32|
    |lz77_output_stream_blk_n                 |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 109|         24|  107|        251|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln1041_reg_414                 |   6|   0|    6|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |bitbuffer_6338_fu_108              |  32|   0|   32|          0|
    |bits_cntr_fu_104                   |   6|   0|    6|          0|
    |done_6_fu_112                      |   1|   0|    1|          0|
    |i_fu_100                           |  16|   0|   16|          0|
    |icmp_ln1035_reg_410                |   1|   0|    1|          0|
    |icmp_ln1035_reg_410_pp0_iter1_reg  |   1|   0|    1|          0|
    |or_ln1042_reg_419                  |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  69|   0|   69|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy|  return value|
|huffman_eos_stream_dout       |   in|    1|     ap_fifo|                            huffman_eos_stream|       pointer|
|huffman_eos_stream_empty_n    |   in|    1|     ap_fifo|                            huffman_eos_stream|       pointer|
|huffman_eos_stream_read       |  out|    1|     ap_fifo|                            huffman_eos_stream|       pointer|
|lz77_output_stream_din        |  out|   16|     ap_fifo|                            lz77_output_stream|       pointer|
|lz77_output_stream_full_n     |   in|    1|     ap_fifo|                            lz77_output_stream|       pointer|
|lz77_output_stream_write      |  out|    1|     ap_fifo|                            lz77_output_stream|       pointer|
|huffman_input_stream_dout     |   in|   16|     ap_fifo|                          huffman_input_stream|       pointer|
|huffman_input_stream_empty_n  |   in|    1|     ap_fifo|                          huffman_input_stream|       pointer|
|huffman_input_stream_read     |  out|    1|     ap_fifo|                          huffman_input_stream|       pointer|
|done_25                       |   in|    1|     ap_none|                                       done_25|        scalar|
|bitbuffer_33                  |   in|   32|     ap_none|                                  bitbuffer_33|        scalar|
|bits_cntr_35                  |   in|    6|     ap_none|                                  bits_cntr_35|        scalar|
|empty                         |   in|   16|     ap_none|                                         empty|        scalar|
|done_6_out                    |  out|    1|      ap_vld|                                    done_6_out|       pointer|
|done_6_out_ap_vld             |  out|    1|      ap_vld|                                    done_6_out|       pointer|
|bitbuffer_6338_out            |  out|   32|      ap_vld|                            bitbuffer_6338_out|       pointer|
|bitbuffer_6338_out_ap_vld     |  out|    1|      ap_vld|                            bitbuffer_6338_out|       pointer|
|bits_cntr_5_out               |  out|    6|      ap_vld|                               bits_cntr_5_out|       pointer|
|bits_cntr_5_out_ap_vld        |  out|    1|      ap_vld|                               bits_cntr_5_out|       pointer|
+------------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bits_cntr = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041]   --->   Operation 7 'alloca' 'bits_cntr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bitbuffer_6338 = alloca i32 1"   --->   Operation 8 'alloca' 'bitbuffer_6338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%done_6 = alloca i32 1"   --->   Operation 9 'alloca' 'done_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lz77_output_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 13 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bits_cntr_35_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_35"   --->   Operation 14 'read' 'bits_cntr_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bitbuffer_33_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_33"   --->   Operation 15 'read' 'bitbuffer_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%done_25_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_25"   --->   Operation 16 'read' 'done_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i1 %done_25_read, i1 %done_6"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %bitbuffer_33_read, i32 %bitbuffer_6338"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.50ns)   --->   "%store_ln1041 = store i6 %bits_cntr_35_read, i6 %bits_cntr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041]   --->   Operation 19 'store' 'store_ln1041' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln1035 = store i16 0, i16 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 20 'store' 'store_ln1035' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.12ns)   --->   "%icmp_ln1035 = icmp_eq  i16 %i_1, i16 %tmp" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 23 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.12ns)   --->   "%i_2 = add i16 %i_1, i16 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 24 'add' 'i_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1035 = br i1 %icmp_ln1035, void %for.body.split, void %if.end405.loopexit.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 25 'br' 'br_ln1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln1035 = store i16 %i_2, i16 %i" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 26 'store' 'store_ln1035' <Predicate = (!icmp_ln1035)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bits_cntr_1 = load i6 %bits_cntr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1046]   --->   Operation 27 'load' 'bits_cntr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%done_6_load = load i1 %done_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042]   --->   Operation 28 'load' 'done_6_load' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.84ns)   --->   "%add_ln1041 = add i6 %bits_cntr_1, i6 56" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041]   --->   Operation 29 'add' 'add_ln1041' <Predicate = (!icmp_ln1035)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %add_ln1041, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042]   --->   Operation 30 'partselect' 'tmp_1' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%icmp_ln1042 = icmp_ne  i2 %tmp_1, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042]   --->   Operation 31 'icmp' 'icmp_ln1042' <Predicate = (!icmp_ln1035)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.14ns)   --->   "%or_ln1042 = or i1 %done_6_load, i1 %icmp_ln1042" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042]   --->   Operation 32 'or' 'or_ln1042' <Predicate = (!icmp_ln1035)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1042 = br i1 %or_ln1042, void %if.then101, void %_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1042]   --->   Operation 33 'br' 'br_ln1042' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.10ns)   --->   "%done = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1045]   --->   Operation 34 'read' 'done' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 35 [1/1] (0.84ns)   --->   "%add_ln1046 = add i6 %bits_cntr_1, i6 8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1046]   --->   Operation 35 'add' 'add_ln1046' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln1045 = store i1 %done, i1 %done_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1045]   --->   Operation 36 'store' 'store_ln1045' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.46>
ST_2 : Operation 37 [1/1] (0.50ns)   --->   "%store_ln1041 = store i6 %add_ln1046, i6 %bits_cntr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041]   --->   Operation 37 'store' 'store_ln1041' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.50>
ST_2 : Operation 38 [1/1] (0.50ns)   --->   "%store_ln1041 = store i6 %add_ln1041, i6 %bits_cntr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1041]   --->   Operation 38 'store' 'store_ln1041' <Predicate = (!icmp_ln1035 & or_ln1042)> <Delay = 0.50>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%bitbuffer_6338_load_1 = load i32 %bitbuffer_6338"   --->   Operation 64 'load' 'bitbuffer_6338_load_1' <Predicate = (icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%done_6_load_1 = load i1 %done_6"   --->   Operation 65 'load' 'done_6_load_1' <Predicate = (icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done_6_out, i1 %done_6_load_1"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bitbuffer_6338_out, i32 %bitbuffer_6338_load_1"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln1046 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %bits_cntr_5_out, i6 %bits_cntr_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1046]   --->   Operation 68 'write' 'write_ln1046' <Predicate = (icmp_ln1035)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln1035)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%bitbuffer_6338_load = load i32 %bitbuffer_6338" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1037]   --->   Operation 39 'load' 'bitbuffer_6338_load' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln1036 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1036]   --->   Operation 40 'specpipeline' 'specpipeline_ln1036' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1035 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln1035' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln1035 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 42 'specloopname' 'specloopname_ln1035' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1037 = trunc i32 %bitbuffer_6338_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1037]   --->   Operation 43 'trunc' 'trunc_ln1037' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmpVal = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 16, i8 %trunc_ln1037" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1038]   --->   Operation 44 'bitconcatenate' 'tmpVal' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1032 = sext i13 %tmpVal" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1032]   --->   Operation 45 'sext' 'sext_ln1032' <Predicate = (!icmp_ln1035)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.10ns)   --->   "%write_ln1039 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %lz77_output_stream, i16 %sext_ln1032" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1039]   --->   Operation 46 'write' 'write_ln1039' <Predicate = (!icmp_ln1035)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (2.10ns)   --->   "%tmp_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1043]   --->   Operation 47 'read' 'tmp_data' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %bitbuffer_6338_load, i32 8, i32 31" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 48 'partselect' 'tmp_5' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i16 %tmp_data" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 49 'zext' 'zext_ln1044' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i6 %add_ln1041" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 50 'zext' 'zext_ln1044_1' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.00ns)   --->   "%shl_ln1044 = shl i31 %zext_ln1044, i31 %zext_ln1044_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 51 'shl' 'shl_ln1044' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1044 = trunc i31 %shl_ln1044" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 52 'trunc' 'trunc_ln1044' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.17ns)   --->   "%or_ln1044 = or i24 %trunc_ln1044, i24 %tmp_5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 53 'or' 'or_ln1044' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.17> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %shl_ln1044, i32 24, i32 30" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 54 'partselect' 'tmp_7' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bitbuffer = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i7.i24, i7 %tmp_7, i24 %or_ln1044" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1044]   --->   Operation 55 'bitconcatenate' 'bitbuffer' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.46ns)   --->   "%br_ln1047 = br void %for.inc" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1047]   --->   Operation 56 'br' 'br_ln1047' <Predicate = (!icmp_ln1035 & !or_ln1042)> <Delay = 0.46>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %bitbuffer_6338_load, i32 8, i32 31" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1048]   --->   Operation 57 'partselect' 'tmp_8' <Predicate = (!icmp_ln1035 & or_ln1042)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1048 = zext i24 %tmp_8" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1048]   --->   Operation 58 'zext' 'zext_ln1048' <Predicate = (!icmp_ln1035 & or_ln1042)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln1035 & or_ln1042)> <Delay = 0.46>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%bitbuffer_7339 = phi i31 %bitbuffer, void %if.then101, i31 %zext_ln1048, void %_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit"   --->   Operation 60 'phi' 'bitbuffer_7339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1035 = zext i31 %bitbuffer_7339" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 61 'zext' 'zext_ln1035' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln1035 = store i32 %zext_ln1035, i32 %bitbuffer_6338" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 62 'store' 'store_ln1035' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1035 = br void %for.body" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1035]   --->   Operation 63 'br' 'br_ln1035' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ done_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitbuffer_33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bits_cntr_35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ huffman_input_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ huffman_eos_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz77_output_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ done_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bitbuffer_6338_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bits_cntr_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 0100]
bits_cntr                (alloca           ) [ 0110]
bitbuffer_6338           (alloca           ) [ 0111]
done_6                   (alloca           ) [ 0110]
specinterface_ln0        (specinterface    ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
tmp                      (read             ) [ 0000]
bits_cntr_35_read        (read             ) [ 0000]
bitbuffer_33_read        (read             ) [ 0000]
done_25_read             (read             ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln1041             (store            ) [ 0000]
store_ln1035             (store            ) [ 0000]
br_ln0                   (br               ) [ 0000]
i_1                      (load             ) [ 0000]
icmp_ln1035              (icmp             ) [ 0111]
i_2                      (add              ) [ 0000]
br_ln1035                (br               ) [ 0000]
store_ln1035             (store            ) [ 0000]
bits_cntr_1              (load             ) [ 0000]
done_6_load              (load             ) [ 0000]
add_ln1041               (add              ) [ 0101]
tmp_1                    (partselect       ) [ 0000]
icmp_ln1042              (icmp             ) [ 0000]
or_ln1042                (or               ) [ 0111]
br_ln1042                (br               ) [ 0000]
done                     (read             ) [ 0000]
add_ln1046               (add              ) [ 0000]
store_ln1045             (store            ) [ 0000]
store_ln1041             (store            ) [ 0000]
store_ln1041             (store            ) [ 0000]
bitbuffer_6338_load      (load             ) [ 0000]
specpipeline_ln1036      (specpipeline     ) [ 0000]
speclooptripcount_ln1035 (speclooptripcount) [ 0000]
specloopname_ln1035      (specloopname     ) [ 0000]
trunc_ln1037             (trunc            ) [ 0000]
tmpVal                   (bitconcatenate   ) [ 0000]
sext_ln1032              (sext             ) [ 0000]
write_ln1039             (write            ) [ 0000]
tmp_data                 (read             ) [ 0000]
tmp_5                    (partselect       ) [ 0000]
zext_ln1044              (zext             ) [ 0000]
zext_ln1044_1            (zext             ) [ 0000]
shl_ln1044               (shl              ) [ 0000]
trunc_ln1044             (trunc            ) [ 0000]
or_ln1044                (or               ) [ 0000]
tmp_7                    (partselect       ) [ 0000]
bitbuffer                (bitconcatenate   ) [ 0000]
br_ln1047                (br               ) [ 0000]
tmp_8                    (partselect       ) [ 0000]
zext_ln1048              (zext             ) [ 0000]
br_ln0                   (br               ) [ 0000]
bitbuffer_7339           (phi              ) [ 0000]
zext_ln1035              (zext             ) [ 0000]
store_ln1035             (store            ) [ 0000]
br_ln1035                (br               ) [ 0000]
bitbuffer_6338_load_1    (load             ) [ 0000]
done_6_load_1            (load             ) [ 0000]
write_ln0                (write            ) [ 0000]
write_ln0                (write            ) [ 0000]
write_ln1046             (write            ) [ 0000]
ret_ln0                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="done_25">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done_25"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bitbuffer_33">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitbuffer_33"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bits_cntr_35">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits_cntr_35"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="huffman_input_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_input_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="huffman_eos_stream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffman_eos_stream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lz77_output_stream">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz77_output_stream"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="done_6_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done_6_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bitbuffer_6338_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitbuffer_6338_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bits_cntr_5_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bits_cntr_5_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i7.i24"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="bits_cntr_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bits_cntr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="bitbuffer_6338_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bitbuffer_6338/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="done_6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="done_6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bits_cntr_35_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="0"/>
<pin id="125" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bits_cntr_35_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="bitbuffer_33_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bitbuffer_33_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="done_25_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="done_25_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="done_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="done/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln1039_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="13" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1039/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_data_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln0_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln0_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln1046_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1046/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="bitbuffer_7339_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="182" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opset="bitbuffer_7339 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="bitbuffer_7339_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="31" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="24" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitbuffer_7339/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="24" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="0" index="3" bw="6" slack="0"/>
<pin id="194" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 tmp_8/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln1041_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="6" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1041/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln1035_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1035/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_1_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln1035_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln1035_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1035/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="bits_cntr_1_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="1"/>
<pin id="240" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bits_cntr_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="done_6_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="done_6_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln1041_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1041/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="0" index="3" bw="4" slack="0"/>
<pin id="256" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln1042_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1042/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="or_ln1042_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1042/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln1046_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1046/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln1045_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="1"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1045/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln1041_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="6" slack="1"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1041/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln1041_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="1"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1041/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bitbuffer_6338_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="2"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bitbuffer_6338_load/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln1037_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1037/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmpVal_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="13" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpVal/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln1032_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="13" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1032/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln1044_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln1044_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="1"/>
<pin id="321" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044_1/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="shl_ln1044_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="6" slack="0"/>
<pin id="325" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1044/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln1044_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1044/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_ln1044_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="24" slack="0"/>
<pin id="334" dir="0" index="1" bw="24" slack="0"/>
<pin id="335" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1044/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_7_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="31" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="0" index="3" bw="6" slack="0"/>
<pin id="343" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="bitbuffer_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="0"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="0" index="2" bw="24" slack="0"/>
<pin id="352" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bitbuffer/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln1048_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="24" slack="0"/>
<pin id="359" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1048/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln1035_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="31" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1035/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln1035_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="31" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1035/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="bitbuffer_6338_load_1_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bitbuffer_6338_load_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="done_6_load_1_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="done_6_load_1/2 "/>
</bind>
</comp>

<comp id="379" class="1005" name="i_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="386" class="1005" name="bits_cntr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="bits_cntr "/>
</bind>
</comp>

<comp id="394" class="1005" name="bitbuffer_6338_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bitbuffer_6338 "/>
</bind>
</comp>

<comp id="402" class="1005" name="done_6_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="done_6 "/>
</bind>
</comp>

<comp id="410" class="1005" name="icmp_ln1035_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1035 "/>
</bind>
</comp>

<comp id="414" class="1005" name="add_ln1041_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="1"/>
<pin id="416" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1041 "/>
</bind>
</comp>

<comp id="419" class="1005" name="or_ln1042_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1042 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="76" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="78" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="94" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="96" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="98" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="195"><net_src comp="80" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="82" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="197"><net_src comp="84" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="134" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="128" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="122" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="116" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="218" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="249"><net_src comp="238" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="265"><net_src comp="251" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="242" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="238" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="140" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="273" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="245" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="318"><net_src comp="153" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="315" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="189" pin="4"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="86" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="322" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="88" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="90" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="353"><net_src comp="92" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="338" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="332" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="356"><net_src comp="348" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="360"><net_src comp="189" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="365"><net_src comp="183" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="382"><net_src comp="100" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="389"><net_src comp="104" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="397"><net_src comp="108" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="405"><net_src comp="112" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="413"><net_src comp="221" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="245" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="422"><net_src comp="267" pin="2"/><net_sink comp="419" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: huffman_input_stream | {}
	Port: huffman_eos_stream | {}
	Port: lz77_output_stream | {3 }
	Port: done_6_out | {2 }
	Port: bitbuffer_6338_out | {2 }
	Port: bits_cntr_5_out | {2 }
 - Input state : 
	Port: huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy : done_25 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy : bitbuffer_33 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy : bits_cntr_35 | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy : empty | {1 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy : huffman_input_stream | {3 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy : huffman_eos_stream | {2 }
	Port: huffmanDecoderLL<2, 0>_Pipeline_strd_blk_cpy : lz77_output_stream | {}
  - Chain level:
	State 1
		store_ln1035 : 1
		i_1 : 1
		icmp_ln1035 : 2
		i_2 : 2
		br_ln1035 : 3
		store_ln1035 : 3
	State 2
		add_ln1041 : 1
		tmp_1 : 2
		icmp_ln1042 : 3
		or_ln1042 : 4
		br_ln1042 : 4
		add_ln1046 : 1
		store_ln1041 : 2
		store_ln1041 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln1046 : 1
	State 3
		trunc_ln1037 : 1
		tmpVal : 2
		sext_ln1032 : 3
		write_ln1039 : 4
		tmp_5 : 1
		shl_ln1044 : 1
		trunc_ln1044 : 2
		or_ln1044 : 3
		tmp_7 : 2
		bitbuffer : 3
		tmp_8 : 1
		zext_ln1048 : 2
		bitbuffer_7339 : 4
		zext_ln1035 : 5
		store_ln1035 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           i_2_fu_227          |    0    |    23   |
|    add   |       add_ln1041_fu_245       |    0    |    13   |
|          |       add_ln1046_fu_273       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    shl   |       shl_ln1044_fu_322       |    0    |    35   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln1035_fu_221      |    0    |    23   |
|          |       icmp_ln1042_fu_261      |    0    |    9    |
|----------|-------------------------------|---------|---------|
|    or    |        or_ln1042_fu_267       |    0    |    2    |
|          |        or_ln1044_fu_332       |    0    |    24   |
|----------|-------------------------------|---------|---------|
|          |        tmp_read_fu_116        |    0    |    0    |
|          | bits_cntr_35_read_read_fu_122 |    0    |    0    |
|   read   | bitbuffer_33_read_read_fu_128 |    0    |    0    |
|          |    done_25_read_read_fu_134   |    0    |    0    |
|          |        done_read_fu_140       |    0    |    0    |
|          |      tmp_data_read_fu_153     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |   write_ln1039_write_fu_146   |    0    |    0    |
|   write  |     write_ln0_write_fu_159    |    0    |    0    |
|          |     write_ln0_write_fu_166    |    0    |    0    |
|          |   write_ln1046_write_fu_173   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_189          |    0    |    0    |
|partselect|          tmp_1_fu_251         |    0    |    0    |
|          |          tmp_7_fu_338         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |      trunc_ln1037_fu_298      |    0    |    0    |
|          |      trunc_ln1044_fu_328      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         tmpVal_fu_302         |    0    |    0    |
|          |        bitbuffer_fu_348       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln1032_fu_310      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln1044_fu_315      |    0    |    0    |
|   zext   |      zext_ln1044_1_fu_319     |    0    |    0    |
|          |       zext_ln1048_fu_357      |    0    |    0    |
|          |       zext_ln1035_fu_362      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   142   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln1041_reg_414  |    6   |
|bitbuffer_6338_reg_394|   32   |
|bitbuffer_7339_reg_180|   31   |
|   bits_cntr_reg_386  |    6   |
|    done_6_reg_402    |    1   |
|       i_reg_379      |   16   |
|  icmp_ln1035_reg_410 |    1   |
|   or_ln1042_reg_419  |    1   |
+----------------------+--------+
|         Total        |   94   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   142  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   94   |    -   |
+-----------+--------+--------+
|   Total   |   94   |   142  |
+-----------+--------+--------+
