DECL|BUFF_CTL|member|__IOM uint32_t BUFF_CTL; /*!< 0x00000220 Buffer control */
DECL|CM0_CLOCK_CTL|member|__IOM uint32_t CM0_CLOCK_CTL; /*!< 0x00000010 CM0+ clock control */
DECL|CM0_CTL|member|__IOM uint32_t CM0_CTL; /*!< 0x00000000 CM0+ control */
DECL|CM0_INT_CTL0|member|__IOM uint32_t CM0_INT_CTL0; /*!< 0x00000020 CM0+ interrupt control 0 */
DECL|CM0_INT_CTL1|member|__IOM uint32_t CM0_INT_CTL1; /*!< 0x00000024 CM0+ interrupt control 1 */
DECL|CM0_INT_CTL2|member|__IOM uint32_t CM0_INT_CTL2; /*!< 0x00000028 CM0+ interrupt control 2 */
DECL|CM0_INT_CTL3|member|__IOM uint32_t CM0_INT_CTL3; /*!< 0x0000002C CM0+ interrupt control 3 */
DECL|CM0_INT_CTL4|member|__IOM uint32_t CM0_INT_CTL4; /*!< 0x00000030 CM0+ interrupt control 4 */
DECL|CM0_INT_CTL5|member|__IOM uint32_t CM0_INT_CTL5; /*!< 0x00000034 CM0+ interrupt control 5 */
DECL|CM0_INT_CTL6|member|__IOM uint32_t CM0_INT_CTL6; /*!< 0x00000038 CM0+ interrupt control 6 */
DECL|CM0_INT_CTL7|member|__IOM uint32_t CM0_INT_CTL7; /*!< 0x0000003C CM0+ interrupt control 7 */
DECL|CM0_NMI_CTL|member|__IOM uint32_t CM0_NMI_CTL; /*!< 0x00000520 CM0+ NMI control */
DECL|CM0_PC0_HANDLER|member|__IOM uint32_t CM0_PC0_HANDLER; /*!< 0x00000320 CM0+ protection context 0 handler */
DECL|CM0_STATUS|member|__IM uint32_t CM0_STATUS; /*!< 0x00000008 CM0+ status */
DECL|CM0_VECTOR_TABLE_BASE|member|__IOM uint32_t CM0_VECTOR_TABLE_BASE; /*!< 0x000002B0 CM0+ vector table base */
DECL|CM4_CLOCK_CTL|member|__IOM uint32_t CM4_CLOCK_CTL; /*!< 0x00000090 CM4 clock control */
DECL|CM4_NMI_CTL|member|__IOM uint32_t CM4_NMI_CTL; /*!< 0x000000A0 CM4 NMI control */
DECL|CM4_PWR_CTL|member|__IOM uint32_t CM4_PWR_CTL; /*!< 0x00000080 CM4 power control */
DECL|CM4_PWR_DELAY_CTL|member|__IOM uint32_t CM4_PWR_DELAY_CTL; /*!< 0x00000084 CM4 power control */
DECL|CM4_STATUS|member|__IM uint32_t CM4_STATUS; /*!< 0x00000088 CM4 status */
DECL|CM4_VECTOR_TABLE_BASE|member|__IOM uint32_t CM4_VECTOR_TABLE_BASE; /*!< 0x000002C0 CM4 vector table base */
DECL|CPUSS_BUFF_CTL_WRITE_BUFF_Msk|macro|CPUSS_BUFF_CTL_WRITE_BUFF_Msk
DECL|CPUSS_BUFF_CTL_WRITE_BUFF_Pos|macro|CPUSS_BUFF_CTL_WRITE_BUFF_Pos
DECL|CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV_Msk|macro|CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV_Msk
DECL|CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV_Pos|macro|CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV_Pos
DECL|CPUSS_CM0_CLOCK_CTL_SLOW_INT_DIV_Msk|macro|CPUSS_CM0_CLOCK_CTL_SLOW_INT_DIV_Msk
DECL|CPUSS_CM0_CLOCK_CTL_SLOW_INT_DIV_Pos|macro|CPUSS_CM0_CLOCK_CTL_SLOW_INT_DIV_Pos
DECL|CPUSS_CM0_CTL_ENABLED_Msk|macro|CPUSS_CM0_CTL_ENABLED_Msk
DECL|CPUSS_CM0_CTL_ENABLED_Pos|macro|CPUSS_CM0_CTL_ENABLED_Pos
DECL|CPUSS_CM0_CTL_SLV_STALL_Msk|macro|CPUSS_CM0_CTL_SLV_STALL_Msk
DECL|CPUSS_CM0_CTL_SLV_STALL_Pos|macro|CPUSS_CM0_CTL_SLV_STALL_Pos
DECL|CPUSS_CM0_CTL_VECTKEYSTAT_Msk|macro|CPUSS_CM0_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_CM0_CTL_VECTKEYSTAT_Pos|macro|CPUSS_CM0_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_CM0_INT_CTL0_MUX0_SEL_Msk|macro|CPUSS_CM0_INT_CTL0_MUX0_SEL_Msk
DECL|CPUSS_CM0_INT_CTL0_MUX0_SEL_Pos|macro|CPUSS_CM0_INT_CTL0_MUX0_SEL_Pos
DECL|CPUSS_CM0_INT_CTL0_MUX1_SEL_Msk|macro|CPUSS_CM0_INT_CTL0_MUX1_SEL_Msk
DECL|CPUSS_CM0_INT_CTL0_MUX1_SEL_Pos|macro|CPUSS_CM0_INT_CTL0_MUX1_SEL_Pos
DECL|CPUSS_CM0_INT_CTL0_MUX2_SEL_Msk|macro|CPUSS_CM0_INT_CTL0_MUX2_SEL_Msk
DECL|CPUSS_CM0_INT_CTL0_MUX2_SEL_Pos|macro|CPUSS_CM0_INT_CTL0_MUX2_SEL_Pos
DECL|CPUSS_CM0_INT_CTL0_MUX3_SEL_Msk|macro|CPUSS_CM0_INT_CTL0_MUX3_SEL_Msk
DECL|CPUSS_CM0_INT_CTL0_MUX3_SEL_Pos|macro|CPUSS_CM0_INT_CTL0_MUX3_SEL_Pos
DECL|CPUSS_CM0_INT_CTL1_MUX0_SEL_Msk|macro|CPUSS_CM0_INT_CTL1_MUX0_SEL_Msk
DECL|CPUSS_CM0_INT_CTL1_MUX0_SEL_Pos|macro|CPUSS_CM0_INT_CTL1_MUX0_SEL_Pos
DECL|CPUSS_CM0_INT_CTL1_MUX1_SEL_Msk|macro|CPUSS_CM0_INT_CTL1_MUX1_SEL_Msk
DECL|CPUSS_CM0_INT_CTL1_MUX1_SEL_Pos|macro|CPUSS_CM0_INT_CTL1_MUX1_SEL_Pos
DECL|CPUSS_CM0_INT_CTL1_MUX2_SEL_Msk|macro|CPUSS_CM0_INT_CTL1_MUX2_SEL_Msk
DECL|CPUSS_CM0_INT_CTL1_MUX2_SEL_Pos|macro|CPUSS_CM0_INT_CTL1_MUX2_SEL_Pos
DECL|CPUSS_CM0_INT_CTL1_MUX3_SEL_Msk|macro|CPUSS_CM0_INT_CTL1_MUX3_SEL_Msk
DECL|CPUSS_CM0_INT_CTL1_MUX3_SEL_Pos|macro|CPUSS_CM0_INT_CTL1_MUX3_SEL_Pos
DECL|CPUSS_CM0_INT_CTL2_MUX0_SEL_Msk|macro|CPUSS_CM0_INT_CTL2_MUX0_SEL_Msk
DECL|CPUSS_CM0_INT_CTL2_MUX0_SEL_Pos|macro|CPUSS_CM0_INT_CTL2_MUX0_SEL_Pos
DECL|CPUSS_CM0_INT_CTL2_MUX1_SEL_Msk|macro|CPUSS_CM0_INT_CTL2_MUX1_SEL_Msk
DECL|CPUSS_CM0_INT_CTL2_MUX1_SEL_Pos|macro|CPUSS_CM0_INT_CTL2_MUX1_SEL_Pos
DECL|CPUSS_CM0_INT_CTL2_MUX2_SEL_Msk|macro|CPUSS_CM0_INT_CTL2_MUX2_SEL_Msk
DECL|CPUSS_CM0_INT_CTL2_MUX2_SEL_Pos|macro|CPUSS_CM0_INT_CTL2_MUX2_SEL_Pos
DECL|CPUSS_CM0_INT_CTL2_MUX3_SEL_Msk|macro|CPUSS_CM0_INT_CTL2_MUX3_SEL_Msk
DECL|CPUSS_CM0_INT_CTL2_MUX3_SEL_Pos|macro|CPUSS_CM0_INT_CTL2_MUX3_SEL_Pos
DECL|CPUSS_CM0_INT_CTL3_MUX0_SEL_Msk|macro|CPUSS_CM0_INT_CTL3_MUX0_SEL_Msk
DECL|CPUSS_CM0_INT_CTL3_MUX0_SEL_Pos|macro|CPUSS_CM0_INT_CTL3_MUX0_SEL_Pos
DECL|CPUSS_CM0_INT_CTL3_MUX1_SEL_Msk|macro|CPUSS_CM0_INT_CTL3_MUX1_SEL_Msk
DECL|CPUSS_CM0_INT_CTL3_MUX1_SEL_Pos|macro|CPUSS_CM0_INT_CTL3_MUX1_SEL_Pos
DECL|CPUSS_CM0_INT_CTL3_MUX2_SEL_Msk|macro|CPUSS_CM0_INT_CTL3_MUX2_SEL_Msk
DECL|CPUSS_CM0_INT_CTL3_MUX2_SEL_Pos|macro|CPUSS_CM0_INT_CTL3_MUX2_SEL_Pos
DECL|CPUSS_CM0_INT_CTL3_MUX3_SEL_Msk|macro|CPUSS_CM0_INT_CTL3_MUX3_SEL_Msk
DECL|CPUSS_CM0_INT_CTL3_MUX3_SEL_Pos|macro|CPUSS_CM0_INT_CTL3_MUX3_SEL_Pos
DECL|CPUSS_CM0_INT_CTL4_MUX0_SEL_Msk|macro|CPUSS_CM0_INT_CTL4_MUX0_SEL_Msk
DECL|CPUSS_CM0_INT_CTL4_MUX0_SEL_Pos|macro|CPUSS_CM0_INT_CTL4_MUX0_SEL_Pos
DECL|CPUSS_CM0_INT_CTL4_MUX1_SEL_Msk|macro|CPUSS_CM0_INT_CTL4_MUX1_SEL_Msk
DECL|CPUSS_CM0_INT_CTL4_MUX1_SEL_Pos|macro|CPUSS_CM0_INT_CTL4_MUX1_SEL_Pos
DECL|CPUSS_CM0_INT_CTL4_MUX2_SEL_Msk|macro|CPUSS_CM0_INT_CTL4_MUX2_SEL_Msk
DECL|CPUSS_CM0_INT_CTL4_MUX2_SEL_Pos|macro|CPUSS_CM0_INT_CTL4_MUX2_SEL_Pos
DECL|CPUSS_CM0_INT_CTL4_MUX3_SEL_Msk|macro|CPUSS_CM0_INT_CTL4_MUX3_SEL_Msk
DECL|CPUSS_CM0_INT_CTL4_MUX3_SEL_Pos|macro|CPUSS_CM0_INT_CTL4_MUX3_SEL_Pos
DECL|CPUSS_CM0_INT_CTL5_MUX0_SEL_Msk|macro|CPUSS_CM0_INT_CTL5_MUX0_SEL_Msk
DECL|CPUSS_CM0_INT_CTL5_MUX0_SEL_Pos|macro|CPUSS_CM0_INT_CTL5_MUX0_SEL_Pos
DECL|CPUSS_CM0_INT_CTL5_MUX1_SEL_Msk|macro|CPUSS_CM0_INT_CTL5_MUX1_SEL_Msk
DECL|CPUSS_CM0_INT_CTL5_MUX1_SEL_Pos|macro|CPUSS_CM0_INT_CTL5_MUX1_SEL_Pos
DECL|CPUSS_CM0_INT_CTL5_MUX2_SEL_Msk|macro|CPUSS_CM0_INT_CTL5_MUX2_SEL_Msk
DECL|CPUSS_CM0_INT_CTL5_MUX2_SEL_Pos|macro|CPUSS_CM0_INT_CTL5_MUX2_SEL_Pos
DECL|CPUSS_CM0_INT_CTL5_MUX3_SEL_Msk|macro|CPUSS_CM0_INT_CTL5_MUX3_SEL_Msk
DECL|CPUSS_CM0_INT_CTL5_MUX3_SEL_Pos|macro|CPUSS_CM0_INT_CTL5_MUX3_SEL_Pos
DECL|CPUSS_CM0_INT_CTL6_MUX0_SEL_Msk|macro|CPUSS_CM0_INT_CTL6_MUX0_SEL_Msk
DECL|CPUSS_CM0_INT_CTL6_MUX0_SEL_Pos|macro|CPUSS_CM0_INT_CTL6_MUX0_SEL_Pos
DECL|CPUSS_CM0_INT_CTL6_MUX1_SEL_Msk|macro|CPUSS_CM0_INT_CTL6_MUX1_SEL_Msk
DECL|CPUSS_CM0_INT_CTL6_MUX1_SEL_Pos|macro|CPUSS_CM0_INT_CTL6_MUX1_SEL_Pos
DECL|CPUSS_CM0_INT_CTL6_MUX2_SEL_Msk|macro|CPUSS_CM0_INT_CTL6_MUX2_SEL_Msk
DECL|CPUSS_CM0_INT_CTL6_MUX2_SEL_Pos|macro|CPUSS_CM0_INT_CTL6_MUX2_SEL_Pos
DECL|CPUSS_CM0_INT_CTL6_MUX3_SEL_Msk|macro|CPUSS_CM0_INT_CTL6_MUX3_SEL_Msk
DECL|CPUSS_CM0_INT_CTL6_MUX3_SEL_Pos|macro|CPUSS_CM0_INT_CTL6_MUX3_SEL_Pos
DECL|CPUSS_CM0_INT_CTL7_MUX0_SEL_Msk|macro|CPUSS_CM0_INT_CTL7_MUX0_SEL_Msk
DECL|CPUSS_CM0_INT_CTL7_MUX0_SEL_Pos|macro|CPUSS_CM0_INT_CTL7_MUX0_SEL_Pos
DECL|CPUSS_CM0_INT_CTL7_MUX1_SEL_Msk|macro|CPUSS_CM0_INT_CTL7_MUX1_SEL_Msk
DECL|CPUSS_CM0_INT_CTL7_MUX1_SEL_Pos|macro|CPUSS_CM0_INT_CTL7_MUX1_SEL_Pos
DECL|CPUSS_CM0_INT_CTL7_MUX2_SEL_Msk|macro|CPUSS_CM0_INT_CTL7_MUX2_SEL_Msk
DECL|CPUSS_CM0_INT_CTL7_MUX2_SEL_Pos|macro|CPUSS_CM0_INT_CTL7_MUX2_SEL_Pos
DECL|CPUSS_CM0_INT_CTL7_MUX3_SEL_Msk|macro|CPUSS_CM0_INT_CTL7_MUX3_SEL_Msk
DECL|CPUSS_CM0_INT_CTL7_MUX3_SEL_Pos|macro|CPUSS_CM0_INT_CTL7_MUX3_SEL_Pos
DECL|CPUSS_CM0_NMI_CTL_MUX0_SEL_Msk|macro|CPUSS_CM0_NMI_CTL_MUX0_SEL_Msk
DECL|CPUSS_CM0_NMI_CTL_MUX0_SEL_Pos|macro|CPUSS_CM0_NMI_CTL_MUX0_SEL_Pos
DECL|CPUSS_CM0_PC0_HANDLER_ADDR_Msk|macro|CPUSS_CM0_PC0_HANDLER_ADDR_Msk
DECL|CPUSS_CM0_PC0_HANDLER_ADDR_Pos|macro|CPUSS_CM0_PC0_HANDLER_ADDR_Pos
DECL|CPUSS_CM0_STATUS_SLEEPDEEP_Msk|macro|CPUSS_CM0_STATUS_SLEEPDEEP_Msk
DECL|CPUSS_CM0_STATUS_SLEEPDEEP_Pos|macro|CPUSS_CM0_STATUS_SLEEPDEEP_Pos
DECL|CPUSS_CM0_STATUS_SLEEPING_Msk|macro|CPUSS_CM0_STATUS_SLEEPING_Msk
DECL|CPUSS_CM0_STATUS_SLEEPING_Pos|macro|CPUSS_CM0_STATUS_SLEEPING_Pos
DECL|CPUSS_CM0_VECTOR_TABLE_BASE_ADDR24_Msk|macro|CPUSS_CM0_VECTOR_TABLE_BASE_ADDR24_Msk
DECL|CPUSS_CM0_VECTOR_TABLE_BASE_ADDR24_Pos|macro|CPUSS_CM0_VECTOR_TABLE_BASE_ADDR24_Pos
DECL|CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV_Msk|macro|CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV_Msk
DECL|CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV_Pos|macro|CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV_Pos
DECL|CPUSS_CM4_NMI_CTL_MUX0_SEL_Msk|macro|CPUSS_CM4_NMI_CTL_MUX0_SEL_Msk
DECL|CPUSS_CM4_NMI_CTL_MUX0_SEL_Pos|macro|CPUSS_CM4_NMI_CTL_MUX0_SEL_Pos
DECL|CPUSS_CM4_PWR_CTL_PWR_MODE_Msk|macro|CPUSS_CM4_PWR_CTL_PWR_MODE_Msk
DECL|CPUSS_CM4_PWR_CTL_PWR_MODE_Pos|macro|CPUSS_CM4_PWR_CTL_PWR_MODE_Pos
DECL|CPUSS_CM4_PWR_CTL_VECTKEYSTAT_Msk|macro|CPUSS_CM4_PWR_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_CM4_PWR_CTL_VECTKEYSTAT_Pos|macro|CPUSS_CM4_PWR_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_CM4_PWR_DELAY_CTL_UP_Msk|macro|CPUSS_CM4_PWR_DELAY_CTL_UP_Msk
DECL|CPUSS_CM4_PWR_DELAY_CTL_UP_Pos|macro|CPUSS_CM4_PWR_DELAY_CTL_UP_Pos
DECL|CPUSS_CM4_STATUS_PWR_DONE_Msk|macro|CPUSS_CM4_STATUS_PWR_DONE_Msk
DECL|CPUSS_CM4_STATUS_PWR_DONE_Pos|macro|CPUSS_CM4_STATUS_PWR_DONE_Pos
DECL|CPUSS_CM4_STATUS_SLEEPDEEP_Msk|macro|CPUSS_CM4_STATUS_SLEEPDEEP_Msk
DECL|CPUSS_CM4_STATUS_SLEEPDEEP_Pos|macro|CPUSS_CM4_STATUS_SLEEPDEEP_Pos
DECL|CPUSS_CM4_STATUS_SLEEPING_Msk|macro|CPUSS_CM4_STATUS_SLEEPING_Msk
DECL|CPUSS_CM4_STATUS_SLEEPING_Pos|macro|CPUSS_CM4_STATUS_SLEEPING_Pos
DECL|CPUSS_CM4_VECTOR_TABLE_BASE_ADDR22_Msk|macro|CPUSS_CM4_VECTOR_TABLE_BASE_ADDR22_Msk
DECL|CPUSS_CM4_VECTOR_TABLE_BASE_ADDR22_Pos|macro|CPUSS_CM4_VECTOR_TABLE_BASE_ADDR22_Pos
DECL|CPUSS_DDFT_CTL_DDFT_OUT0_SEL_Msk|macro|CPUSS_DDFT_CTL_DDFT_OUT0_SEL_Msk
DECL|CPUSS_DDFT_CTL_DDFT_OUT0_SEL_Pos|macro|CPUSS_DDFT_CTL_DDFT_OUT0_SEL_Pos
DECL|CPUSS_DDFT_CTL_DDFT_OUT1_SEL_Msk|macro|CPUSS_DDFT_CTL_DDFT_OUT1_SEL_Msk
DECL|CPUSS_DDFT_CTL_DDFT_OUT1_SEL_Pos|macro|CPUSS_DDFT_CTL_DDFT_OUT1_SEL_Pos
DECL|CPUSS_DP_STATUS_SWJ_CONNECTED_Msk|macro|CPUSS_DP_STATUS_SWJ_CONNECTED_Msk
DECL|CPUSS_DP_STATUS_SWJ_CONNECTED_Pos|macro|CPUSS_DP_STATUS_SWJ_CONNECTED_Pos
DECL|CPUSS_DP_STATUS_SWJ_DEBUG_EN_Msk|macro|CPUSS_DP_STATUS_SWJ_DEBUG_EN_Msk
DECL|CPUSS_DP_STATUS_SWJ_DEBUG_EN_Pos|macro|CPUSS_DP_STATUS_SWJ_DEBUG_EN_Pos
DECL|CPUSS_DP_STATUS_SWJ_JTAG_SEL_Msk|macro|CPUSS_DP_STATUS_SWJ_JTAG_SEL_Msk
DECL|CPUSS_DP_STATUS_SWJ_JTAG_SEL_Pos|macro|CPUSS_DP_STATUS_SWJ_JTAG_SEL_Pos
DECL|CPUSS_IDENTITY_MS_Msk|macro|CPUSS_IDENTITY_MS_Msk
DECL|CPUSS_IDENTITY_MS_Pos|macro|CPUSS_IDENTITY_MS_Pos
DECL|CPUSS_IDENTITY_NS_Msk|macro|CPUSS_IDENTITY_NS_Msk
DECL|CPUSS_IDENTITY_NS_Pos|macro|CPUSS_IDENTITY_NS_Pos
DECL|CPUSS_IDENTITY_PC_Msk|macro|CPUSS_IDENTITY_PC_Msk
DECL|CPUSS_IDENTITY_PC_Pos|macro|CPUSS_IDENTITY_PC_Pos
DECL|CPUSS_IDENTITY_P_Msk|macro|CPUSS_IDENTITY_P_Msk
DECL|CPUSS_IDENTITY_P_Pos|macro|CPUSS_IDENTITY_P_Pos
DECL|CPUSS_MBIST_STAT_SFP_FAIL_Msk|macro|CPUSS_MBIST_STAT_SFP_FAIL_Msk
DECL|CPUSS_MBIST_STAT_SFP_FAIL_Pos|macro|CPUSS_MBIST_STAT_SFP_FAIL_Pos
DECL|CPUSS_MBIST_STAT_SFP_READY_Msk|macro|CPUSS_MBIST_STAT_SFP_READY_Msk
DECL|CPUSS_MBIST_STAT_SFP_READY_Pos|macro|CPUSS_MBIST_STAT_SFP_READY_Pos
DECL|CPUSS_PROTECTION_STATE_Msk|macro|CPUSS_PROTECTION_STATE_Msk
DECL|CPUSS_PROTECTION_STATE_Pos|macro|CPUSS_PROTECTION_STATE_Pos
DECL|CPUSS_RAM0_CTL0_FAST_WS_Msk|macro|CPUSS_RAM0_CTL0_FAST_WS_Msk
DECL|CPUSS_RAM0_CTL0_FAST_WS_Pos|macro|CPUSS_RAM0_CTL0_FAST_WS_Pos
DECL|CPUSS_RAM0_CTL0_SLOW_WS_Msk|macro|CPUSS_RAM0_CTL0_SLOW_WS_Msk
DECL|CPUSS_RAM0_CTL0_SLOW_WS_Pos|macro|CPUSS_RAM0_CTL0_SLOW_WS_Pos
DECL|CPUSS_RAM0_PWR_MACRO_CTL_PWR_MODE_Msk|macro|CPUSS_RAM0_PWR_MACRO_CTL_PWR_MODE_Msk
DECL|CPUSS_RAM0_PWR_MACRO_CTL_PWR_MODE_Pos|macro|CPUSS_RAM0_PWR_MACRO_CTL_PWR_MODE_Pos
DECL|CPUSS_RAM0_PWR_MACRO_CTL_VECTKEYSTAT_Msk|macro|CPUSS_RAM0_PWR_MACRO_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_RAM0_PWR_MACRO_CTL_VECTKEYSTAT_Pos|macro|CPUSS_RAM0_PWR_MACRO_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_RAM1_CTL0_FAST_WS_Msk|macro|CPUSS_RAM1_CTL0_FAST_WS_Msk
DECL|CPUSS_RAM1_CTL0_FAST_WS_Pos|macro|CPUSS_RAM1_CTL0_FAST_WS_Pos
DECL|CPUSS_RAM1_CTL0_SLOW_WS_Msk|macro|CPUSS_RAM1_CTL0_SLOW_WS_Msk
DECL|CPUSS_RAM1_CTL0_SLOW_WS_Pos|macro|CPUSS_RAM1_CTL0_SLOW_WS_Pos
DECL|CPUSS_RAM1_PWR_CTL_PWR_MODE_Msk|macro|CPUSS_RAM1_PWR_CTL_PWR_MODE_Msk
DECL|CPUSS_RAM1_PWR_CTL_PWR_MODE_Pos|macro|CPUSS_RAM1_PWR_CTL_PWR_MODE_Pos
DECL|CPUSS_RAM1_PWR_CTL_VECTKEYSTAT_Msk|macro|CPUSS_RAM1_PWR_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_RAM1_PWR_CTL_VECTKEYSTAT_Pos|macro|CPUSS_RAM1_PWR_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_RAM2_CTL0_FAST_WS_Msk|macro|CPUSS_RAM2_CTL0_FAST_WS_Msk
DECL|CPUSS_RAM2_CTL0_FAST_WS_Pos|macro|CPUSS_RAM2_CTL0_FAST_WS_Pos
DECL|CPUSS_RAM2_CTL0_SLOW_WS_Msk|macro|CPUSS_RAM2_CTL0_SLOW_WS_Msk
DECL|CPUSS_RAM2_CTL0_SLOW_WS_Pos|macro|CPUSS_RAM2_CTL0_SLOW_WS_Pos
DECL|CPUSS_RAM2_PWR_CTL_PWR_MODE_Msk|macro|CPUSS_RAM2_PWR_CTL_PWR_MODE_Msk
DECL|CPUSS_RAM2_PWR_CTL_PWR_MODE_Pos|macro|CPUSS_RAM2_PWR_CTL_PWR_MODE_Pos
DECL|CPUSS_RAM2_PWR_CTL_VECTKEYSTAT_Msk|macro|CPUSS_RAM2_PWR_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_RAM2_PWR_CTL_VECTKEYSTAT_Pos|macro|CPUSS_RAM2_PWR_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_RAM_PWR_DELAY_CTL_UP_Msk|macro|CPUSS_RAM_PWR_DELAY_CTL_UP_Msk
DECL|CPUSS_RAM_PWR_DELAY_CTL_UP_Pos|macro|CPUSS_RAM_PWR_DELAY_CTL_UP_Pos
DECL|CPUSS_ROM_CTL_FAST_WS_Msk|macro|CPUSS_ROM_CTL_FAST_WS_Msk
DECL|CPUSS_ROM_CTL_FAST_WS_Pos|macro|CPUSS_ROM_CTL_FAST_WS_Pos
DECL|CPUSS_ROM_CTL_SLOW_WS_Msk|macro|CPUSS_ROM_CTL_SLOW_WS_Msk
DECL|CPUSS_ROM_CTL_SLOW_WS_Pos|macro|CPUSS_ROM_CTL_SLOW_WS_Pos
DECL|CPUSS_SECTION_SIZE|macro|CPUSS_SECTION_SIZE
DECL|CPUSS_SYSTICK_CTL_CLOCK_SOURCE_Msk|macro|CPUSS_SYSTICK_CTL_CLOCK_SOURCE_Msk
DECL|CPUSS_SYSTICK_CTL_CLOCK_SOURCE_Pos|macro|CPUSS_SYSTICK_CTL_CLOCK_SOURCE_Pos
DECL|CPUSS_SYSTICK_CTL_NOREF_Msk|macro|CPUSS_SYSTICK_CTL_NOREF_Msk
DECL|CPUSS_SYSTICK_CTL_NOREF_Pos|macro|CPUSS_SYSTICK_CTL_NOREF_Pos
DECL|CPUSS_SYSTICK_CTL_SKEW_Msk|macro|CPUSS_SYSTICK_CTL_SKEW_Msk
DECL|CPUSS_SYSTICK_CTL_SKEW_Pos|macro|CPUSS_SYSTICK_CTL_SKEW_Pos
DECL|CPUSS_SYSTICK_CTL_TENMS_Msk|macro|CPUSS_SYSTICK_CTL_TENMS_Msk
DECL|CPUSS_SYSTICK_CTL_TENMS_Pos|macro|CPUSS_SYSTICK_CTL_TENMS_Pos
DECL|CPUSS_TRIM_RAM_CTL_RA_Msk|macro|CPUSS_TRIM_RAM_CTL_RA_Msk
DECL|CPUSS_TRIM_RAM_CTL_RA_Pos|macro|CPUSS_TRIM_RAM_CTL_RA_Pos
DECL|CPUSS_TRIM_RAM_CTL_RME_Msk|macro|CPUSS_TRIM_RAM_CTL_RME_Msk
DECL|CPUSS_TRIM_RAM_CTL_RME_Pos|macro|CPUSS_TRIM_RAM_CTL_RME_Pos
DECL|CPUSS_TRIM_RAM_CTL_RM_Msk|macro|CPUSS_TRIM_RAM_CTL_RM_Msk
DECL|CPUSS_TRIM_RAM_CTL_RM_Pos|macro|CPUSS_TRIM_RAM_CTL_RM_Pos
DECL|CPUSS_TRIM_RAM_CTL_WA_Msk|macro|CPUSS_TRIM_RAM_CTL_WA_Msk
DECL|CPUSS_TRIM_RAM_CTL_WA_Pos|macro|CPUSS_TRIM_RAM_CTL_WA_Pos
DECL|CPUSS_TRIM_RAM_CTL_WPULSE_Msk|macro|CPUSS_TRIM_RAM_CTL_WPULSE_Msk
DECL|CPUSS_TRIM_RAM_CTL_WPULSE_Pos|macro|CPUSS_TRIM_RAM_CTL_WPULSE_Pos
DECL|CPUSS_TRIM_ROM_CTL_RME_Msk|macro|CPUSS_TRIM_ROM_CTL_RME_Msk
DECL|CPUSS_TRIM_ROM_CTL_RME_Pos|macro|CPUSS_TRIM_ROM_CTL_RME_Pos
DECL|CPUSS_TRIM_ROM_CTL_RM_Msk|macro|CPUSS_TRIM_ROM_CTL_RM_Msk
DECL|CPUSS_TRIM_ROM_CTL_RM_Pos|macro|CPUSS_TRIM_ROM_CTL_RM_Pos
DECL|CPUSS_UDB_PWR_CTL_PWR_MODE_Msk|macro|CPUSS_UDB_PWR_CTL_PWR_MODE_Msk
DECL|CPUSS_UDB_PWR_CTL_PWR_MODE_Pos|macro|CPUSS_UDB_PWR_CTL_PWR_MODE_Pos
DECL|CPUSS_UDB_PWR_CTL_VECTKEYSTAT_Msk|macro|CPUSS_UDB_PWR_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_UDB_PWR_CTL_VECTKEYSTAT_Pos|macro|CPUSS_UDB_PWR_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_UDB_PWR_DELAY_CTL_UP_Msk|macro|CPUSS_UDB_PWR_DELAY_CTL_UP_Msk
DECL|CPUSS_UDB_PWR_DELAY_CTL_UP_Pos|macro|CPUSS_UDB_PWR_DELAY_CTL_UP_Pos
DECL|CPUSS_V1_Type|typedef|} CPUSS_V1_Type; /*!< Size = 61448 (0xF008) */
DECL|DDFT_CTL|member|__IOM uint32_t DDFT_CTL; /*!< 0x00000230 DDFT control */
DECL|DP_STATUS|member|__IM uint32_t DP_STATUS; /*!< 0x00000208 Debug port status */
DECL|IDENTITY|member|__IM uint32_t IDENTITY; /*!< 0x00000400 Identity */
DECL|MBIST_STAT|member|__IM uint32_t MBIST_STAT; /*!< 0x000005A0 Memory BIST status */
DECL|PROTECTION|member|__IOM uint32_t PROTECTION; /*!< 0x00000500 Protection status */
DECL|RAM0_CTL0|member|__IOM uint32_t RAM0_CTL0; /*!< 0x00000100 RAM 0 control 0 */
DECL|RAM0_PWR_MACRO_CTL|member|__IOM uint32_t RAM0_PWR_MACRO_CTL[16]; /*!< 0x00000140 RAM 0 power control */
DECL|RAM1_CTL0|member|__IOM uint32_t RAM1_CTL0; /*!< 0x00000180 RAM 1 control 0 */
DECL|RAM1_PWR_CTL|member|__IOM uint32_t RAM1_PWR_CTL; /*!< 0x00000190 RAM1 power control */
DECL|RAM2_CTL0|member|__IOM uint32_t RAM2_CTL0; /*!< 0x000001A0 RAM 2 control 0 */
DECL|RAM2_PWR_CTL|member|__IOM uint32_t RAM2_PWR_CTL; /*!< 0x000001B0 RAM2 power control */
DECL|RAM_PWR_DELAY_CTL|member|__IOM uint32_t RAM_PWR_DELAY_CTL; /*!< 0x000001C0 Power up delay used for all SRAM power domains */
DECL|RESERVED10|member|__IM uint32_t RESERVED10[3];
DECL|RESERVED11|member|__IM uint32_t RESERVED11[3];
DECL|RESERVED12|member|__IM uint32_t RESERVED12[3];
DECL|RESERVED13|member|__IM uint32_t RESERVED13[7];
DECL|RESERVED14|member|__IM uint32_t RESERVED14[4];
DECL|RESERVED15|member|__IM uint32_t RESERVED15[5];
DECL|RESERVED16|member|__IM uint32_t RESERVED16[3];
DECL|RESERVED17|member|__IM uint32_t RESERVED17[3];
DECL|RESERVED18|member|__IM uint32_t RESERVED18[27];
DECL|RESERVED19|member|__IM uint32_t RESERVED19[3];
DECL|RESERVED1|member|__IM uint32_t RESERVED1;
DECL|RESERVED20|member|__IM uint32_t RESERVED20[23];
DECL|RESERVED21|member|__IM uint32_t RESERVED21[55];
DECL|RESERVED22|member|__IM uint32_t RESERVED22[63];
DECL|RESERVED23|member|__IM uint32_t RESERVED23[7];
DECL|RESERVED24|member|__IM uint32_t RESERVED24[31];
DECL|RESERVED25|member|__IM uint32_t RESERVED25[14999];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[3];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[16];
DECL|RESERVED4|member|__IM uint32_t RESERVED4;
DECL|RESERVED5|member|__IM uint32_t RESERVED5[3];
DECL|RESERVED6|member|__IM uint32_t RESERVED6[23];
DECL|RESERVED7|member|__IM uint32_t RESERVED7[15];
DECL|RESERVED8|member|__IM uint32_t RESERVED8[3];
DECL|RESERVED9|member|__IM uint32_t RESERVED9[3];
DECL|RESERVED|member|__IM uint32_t RESERVED;
DECL|ROM_CTL|member|__IOM uint32_t ROM_CTL; /*!< 0x000001D0 ROM control */
DECL|SYSTICK_CTL|member|__IOM uint32_t SYSTICK_CTL; /*!< 0x00000240 SysTick timer control */
DECL|TRIM_RAM_CTL|member|__IOM uint32_t TRIM_RAM_CTL; /*!< 0x0000F004 RAM trim control */
DECL|TRIM_ROM_CTL|member|__IOM uint32_t TRIM_ROM_CTL; /*!< 0x0000F000 ROM trim control */
DECL|UDB_PWR_CTL|member|__IOM uint32_t UDB_PWR_CTL; /*!< 0x000001F0 UDB power control */
DECL|UDB_PWR_DELAY_CTL|member|__IOM uint32_t UDB_PWR_DELAY_CTL; /*!< 0x000001F4 UDB power control */
DECL|_CYIP_CPUSS_H_|macro|_CYIP_CPUSS_H_
