{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559843550194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559843550198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 18:52:30 2019 " "Processing started: Thu Jun 06 18:52:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559843550198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843550198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGABlinky -c FPGABlinky " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGABlinky -c FPGABlinky" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843550198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559843550620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559843550620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialiser.v 1 1 " "Found 1 design units, including 1 entities, in source file serialiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIALISER " "Found entity 1: SERIALISER" {  } { { "serialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/serialiser.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_RX " "Found entity 1: PC_RX" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557218 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "baseline_c5gx.v(396) " "Verilog HDL Module Instantiation warning at baseline_c5gx.v(396): ignored dangling comma in List of Port Connections" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 396 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1559843557220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testfifo/testfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file testfifo/testfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 testFIFO " "Found entity 1: testFIFO" {  } { { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deserialiser.v 1 1 " "Found 1 design units, including 1 entities, in source file deserialiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 DESERIALISER " "Found entity 1: DESERIALISER" {  } { { "deserialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/deserialiser.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557234 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(23) " "Verilog HDL Parameter Declaration warning at uart_rx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843557235 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(24) " "Verilog HDL Parameter Declaration warning at uart_rx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843557235 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(25) " "Verilog HDL Parameter Declaration warning at uart_rx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843557235 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(26) " "Verilog HDL Parameter Declaration warning at uart_rx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843557235 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(27) " "Verilog HDL Parameter Declaration warning at uart_rx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843557235 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(25) " "Verilog HDL Parameter Declaration warning at uart_tx.v(25): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843557235 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(26) " "Verilog HDL Parameter Declaration warning at uart_tx.v(26): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843557236 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(27) " "Verilog HDL Parameter Declaration warning at uart_tx.v(27): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843557236 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(28) " "Verilog HDL Parameter Declaration warning at uart_tx.v(28): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843557236 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(29) " "Verilog HDL Parameter Declaration warning at uart_tx.v(29): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1559843557236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "baseline_c5gx " "Elaborating entity \"baseline_c5gx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559843557272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 baseline_c5gx.v(188) " "Verilog HDL assignment warning at baseline_c5gx.v(188): truncated value with size 32 to match size of target (24)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557273 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG baseline_c5gx.v(132) " "Output port \"LEDG\" at baseline_c5gx.v(132) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559843557274 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR baseline_c5gx.v(135) " "Output port \"LEDR\" at baseline_c5gx.v(135) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559843557274 "|baseline_c5gx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:spi0 " "Elaborating entity \"spi\" for hierarchy \"spi:spi0\"" {  } { { "baseline_c5gx.v" "spi0" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.v(157) " "Verilog HDL assignment warning at spi.v(157): truncated value with size 32 to match size of target (4)" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557293 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable spi.v(172) " "Verilog HDL Always Construct warning at spi.v(172): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559843557294 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start_transfer spi.v(174) " "Verilog HDL Always Construct warning at spi.v(174): variable \"start_transfer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559843557294 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t spi.v(180) " "Verilog HDL Always Construct warning at spi.v(180): variable \"t\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559843557294 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t spi.v(185) " "Verilog HDL Always Construct warning at spi.v(185): variable \"t\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559843557294 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t spi.v(194) " "Verilog HDL Always Construct warning at spi.v(194): variable \"t\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559843557294 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t spi.v(199) " "Verilog HDL Always Construct warning at spi.v(199): variable \"t\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559843557294 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CS spi.v(222) " "Verilog HDL Always Construct warning at spi.v(222): variable \"CS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559843557294 "|baseline_c5gx|spi:spi0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_reg spi.v(223) " "Verilog HDL Always Construct warning at spi.v(223): variable \"state_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559843557294 "|baseline_c5gx|spi:spi0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi.v(242) " "Verilog HDL Case Statement information at spi.v(242): all case item expressions in this case statement are onehot" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 242 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559843557294 "|baseline_c5gx|spi:spi0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi.v(269) " "Verilog HDL Case Statement information at spi.v(269): all case item expressions in this case statement are onehot" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 269 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559843557294 "|baseline_c5gx|spi:spi0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi.v(293) " "Verilog HDL Case Statement information at spi.v(293): all case item expressions in this case statement are onehot" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/spi.v" 293 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559843557294 "|baseline_c5gx|spi:spi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_RX PC_RX:pc_rx " "Elaborating entity \"PC_RX\" for hierarchy \"PC_RX:pc_rx\"" {  } { { "baseline_c5gx.v" "pc_rx" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pc_rx.v(205) " "Verilog HDL assignment warning at pc_rx.v(205): truncated value with size 32 to match size of target (1)" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557295 "|baseline_c5gx|PC_RX:pc_rx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_start_packet_sig pc_rx.v(20) " "Output port \"o_start_packet_sig\" at pc_rx.v(20) has no driver" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559843557296 "|baseline_c5gx|PC_RX:pc_rx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_debug_out_b pc_rx.v(25) " "Output port \"o_debug_out_b\" at pc_rx.v(25) has no driver" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559843557296 "|baseline_c5gx|PC_RX:pc_rx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_debug_out_y pc_rx.v(28) " "Output port \"o_debug_out_y\" at pc_rx.v(28) has no driver" {  } { { "pc_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559843557296 "|baseline_c5gx|PC_RX:pc_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx PC_RX:pc_rx\|uart_rx:pc_rx " "Elaborating entity \"uart_rx\" for hierarchy \"PC_RX:pc_rx\|uart_rx:pc_rx\"" {  } { { "pc_rx.v" "pc_rx" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.v(80) " "Verilog HDL assignment warning at uart_rx.v(80): truncated value with size 32 to match size of target (10)" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557305 "|baseline_c5gx|uart_rx:pc_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.v(91) " "Verilog HDL assignment warning at uart_rx.v(91): truncated value with size 32 to match size of target (10)" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557305 "|baseline_c5gx|uart_rx:pc_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(102) " "Verilog HDL assignment warning at uart_rx.v(102): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557305 "|baseline_c5gx|uart_rx:pc_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.v(120) " "Verilog HDL assignment warning at uart_rx.v(120): truncated value with size 32 to match size of target (10)" {  } { { "uart_rx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_rx.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557305 "|baseline_c5gx|uart_rx:pc_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DESERIALISER PC_RX:pc_rx\|DESERIALISER:deserialiser " "Elaborating entity \"DESERIALISER\" for hierarchy \"PC_RX:pc_rx\|DESERIALISER:deserialiser\"" {  } { { "pc_rx.v" "deserialiser" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 deserialiser.v(34) " "Verilog HDL assignment warning at deserialiser.v(34): truncated value with size 3 to match size of target (2)" {  } { { "deserialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/deserialiser.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557307 "|baseline_c5gx|PC_RX:pc_rx|DESERIALISER:deserialiser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 deserialiser.v(47) " "Verilog HDL assignment warning at deserialiser.v(47): truncated value with size 3 to match size of target (2)" {  } { { "deserialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/deserialiser.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557307 "|baseline_c5gx|PC_RX:pc_rx|DESERIALISER:deserialiser"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 deserialiser.v(53) " "Verilog HDL assignment warning at deserialiser.v(53): truncated value with size 32 to match size of target (2)" {  } { { "deserialiser.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/deserialiser.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557307 "|baseline_c5gx|PC_RX:pc_rx|DESERIALISER:deserialiser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testFIFO PC_RX:pc_rx\|testFIFO:uart_rx_FIFO " "Elaborating entity \"testFIFO\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\"" {  } { { "pc_rx.v" "uart_rx_FIFO" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/pc_rx.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\"" {  } { { "testFIFO/testFIFO.v" "scfifo_component" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\"" {  } { { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559843557471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559843557471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559843557471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559843557471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559843557471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559843557471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559843557471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559843557471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559843557471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559843557471 ""}  } { { "testFIFO/testFIFO.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/testFIFO/testFIFO.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559843557471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_le91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_le91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_le91 " "Found entity 1: scfifo_le91" {  } { { "db/scfifo_le91.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_le91 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated " "Elaborating entity \"scfifo_le91\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8691 " "Found entity 1: a_dpfifo_8691" {  } { { "db/a_dpfifo_8691.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8691 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo " "Elaborating entity \"a_dpfifo_8691\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\"" {  } { { "db/scfifo_le91.tdf" "dpfifo" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/scfifo_le91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0i1 " "Found entity 1: altsyncram_j0i1" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/altsyncram_j0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0i1 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram " "Elaborating entity \"altsyncram_j0i1\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|altsyncram_j0i1:FIFOram\"" {  } { { "db/a_dpfifo_8691.tdf" "FIFOram" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/cmpr_5l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_8691.tdf" "almost_full_comparer" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cmpr_5l8:three_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cmpr_5l8:three_comparison\"" {  } { { "db/a_dpfifo_8691.tdf" "three_comparison" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g2b " "Found entity 1: cntr_g2b" {  } { { "db/cntr_g2b.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/cntr_g2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g2b PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_g2b:rd_ptr_msb " "Elaborating entity \"cntr_g2b\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_g2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_8691.tdf" "rd_ptr_msb" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t27 " "Found entity 1: cntr_t27" {  } { { "db/cntr_t27.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/cntr_t27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t27 PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_t27:usedw_counter " "Elaborating entity \"cntr_t27\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_t27:usedw_counter\"" {  } { { "db/a_dpfifo_8691.tdf" "usedw_counter" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559843557697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843557697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_h2b:wr_ptr " "Elaborating entity \"cntr_h2b\" for hierarchy \"PC_RX:pc_rx\|testFIFO:uart_rx_FIFO\|scfifo:scfifo_component\|scfifo_le91:auto_generated\|a_dpfifo_8691:dpfifo\|cntr_h2b:wr_ptr\"" {  } { { "db/a_dpfifo_8691.tdf" "wr_ptr" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/db/a_dpfifo_8691.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIALISER SERIALISER:serialiser " "Elaborating entity \"SERIALISER\" for hierarchy \"SERIALISER:serialiser\"" {  } { { "baseline_c5gx.v" "serialiser" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:pc_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:pc_tx\"" {  } { { "baseline_c5gx.v" "pc_tx" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843557724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.v(68) " "Verilog HDL assignment warning at uart_tx.v(68): truncated value with size 32 to match size of target (10)" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557725 "|baseline_c5gx|uart_tx:pc_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.v(86) " "Verilog HDL assignment warning at uart_tx.v(86): truncated value with size 32 to match size of target (10)" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557725 "|baseline_c5gx|uart_tx:pc_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(96) " "Verilog HDL assignment warning at uart_tx.v(96): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557725 "|baseline_c5gx|uart_tx:pc_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_tx.v(116) " "Verilog HDL assignment warning at uart_tx.v(116): truncated value with size 32 to match size of target (10)" {  } { { "uart_tx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/uart_tx.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559843557725 "|baseline_c5gx|uart_tx:pc_tx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559843558172 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559843558182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559843558182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559843558182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559843558182 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1559843558182 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1559843558182 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559843558183 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1559843558183 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[0\] VCC pin " "The pin \"GPIO\[0\]\" is fed by VCC" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[12\] GND pin " "The pin \"GPIO\[12\]\" is fed by GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559843558183 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[13\] GND pin " "The pin \"GPIO\[13\]\" is fed by GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559843558183 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1559843558183 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559843558269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559843558269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559843558269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559843558269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559843558269 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1559843558269 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1559843558269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559843558269 "|baseline_c5gx|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559843558269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559843558331 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559843558506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559843558676 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559843558676 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_125_p " "No output dependent on input pin \"CLOCK_125_p\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559843558753 "|baseline_c5gx|CLOCK_125_p"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559843558753 "|baseline_c5gx|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559843558753 "|baseline_c5gx|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/awesome-board-support/uart_fifo/baseline_c5gx.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559843558753 "|baseline_c5gx|CLOCK_50_B8A"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559843558753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559843558754 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559843558754 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559843558754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "320 " "Implemented 320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559843558754 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559843558754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559843558754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559843558778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 18:52:38 2019 " "Processing ended: Thu Jun 06 18:52:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559843558778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559843558778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559843558778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559843558778 ""}
