/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [5:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [13:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  reg [3:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire [7:0] celloutsig_0_68z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [7:0] celloutsig_0_72z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire [3:0] celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_14z | celloutsig_0_15z);
  assign celloutsig_0_50z = ~(celloutsig_0_2z | celloutsig_0_36z);
  assign celloutsig_0_85z = ~(celloutsig_0_33z | celloutsig_0_15z);
  assign celloutsig_1_18z = ~(celloutsig_1_13z | celloutsig_1_17z);
  assign celloutsig_0_25z = ~(celloutsig_0_19z | celloutsig_0_1z);
  assign celloutsig_0_37z = ~celloutsig_0_1z;
  assign celloutsig_0_53z = ~celloutsig_0_38z;
  assign celloutsig_0_70z = ~celloutsig_0_55z;
  assign celloutsig_1_5z = ~celloutsig_1_0z;
  assign celloutsig_1_12z = ~celloutsig_1_3z;
  assign celloutsig_0_10z = ~celloutsig_0_6z[2];
  assign celloutsig_0_27z = ~celloutsig_0_15z;
  assign celloutsig_0_33z = ~celloutsig_0_31z;
  assign celloutsig_0_34z = ~celloutsig_0_16z;
  assign celloutsig_0_35z = ~((celloutsig_0_6z[3] | celloutsig_0_19z) & (celloutsig_0_28z | celloutsig_0_21z[2]));
  assign celloutsig_0_41z = ~((celloutsig_0_5z | celloutsig_0_4z) & (celloutsig_0_18z | celloutsig_0_15z));
  assign celloutsig_0_58z = ~((celloutsig_0_16z | celloutsig_0_35z) & (celloutsig_0_52z | celloutsig_0_53z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_3z) & (celloutsig_0_2z | celloutsig_0_0z));
  assign celloutsig_0_65z = ~((celloutsig_0_33z | celloutsig_0_42z) & (celloutsig_0_13z | celloutsig_0_42z));
  assign celloutsig_1_8z = ~((celloutsig_1_0z | celloutsig_1_1z[0]) & (celloutsig_1_1z[13] | celloutsig_1_4z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_13z = ~((celloutsig_0_11z | celloutsig_0_9z) & (celloutsig_0_11z | celloutsig_0_10z));
  assign celloutsig_0_30z = ~((celloutsig_0_26z | celloutsig_0_6z[1]) & (celloutsig_0_20z[3] | celloutsig_0_12z));
  assign celloutsig_0_36z = celloutsig_0_31z ^ celloutsig_0_25z;
  assign celloutsig_0_38z = celloutsig_0_6z[1] ^ celloutsig_0_5z;
  assign celloutsig_0_51z = celloutsig_0_20z[0] ^ celloutsig_0_11z;
  assign celloutsig_0_52z = celloutsig_0_0z ^ celloutsig_0_26z;
  assign celloutsig_0_8z = celloutsig_0_6z[0] ^ celloutsig_0_2z;
  assign celloutsig_1_10z = celloutsig_1_7z ^ celloutsig_1_8z;
  assign celloutsig_1_13z = celloutsig_1_5z ^ celloutsig_1_12z;
  assign celloutsig_1_16z = celloutsig_1_15z ^ celloutsig_1_3z;
  assign celloutsig_0_9z = celloutsig_0_0z ^ celloutsig_0_2z;
  assign celloutsig_0_23z = celloutsig_0_13z ^ celloutsig_0_14z;
  assign celloutsig_0_32z = celloutsig_0_20z[1] ^ celloutsig_0_9z;
  assign celloutsig_0_61z = ! { celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_60z, celloutsig_0_41z, celloutsig_0_39z, celloutsig_0_47z, celloutsig_0_59z, celloutsig_0_33z, celloutsig_0_51z, celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_52z };
  assign celloutsig_0_76z = ! celloutsig_0_72z[5:2];
  assign celloutsig_1_9z = ! { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_11z = ! { in_data[83:78], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_12z = ! { celloutsig_0_6z[3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_14z = ! { in_data[36], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_18z = ! { in_data[74:72], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_24z = ! { celloutsig_0_21z[3:1], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_31z = ! { celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_20z };
  assign celloutsig_0_40z = celloutsig_0_15z & ~(celloutsig_0_5z);
  assign celloutsig_0_3z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_0_49z = celloutsig_0_5z & ~(celloutsig_0_19z);
  assign celloutsig_1_3z = celloutsig_1_1z[4] & ~(celloutsig_1_2z[4]);
  assign celloutsig_1_4z = celloutsig_1_3z & ~(celloutsig_1_0z);
  assign celloutsig_1_7z = celloutsig_1_4z & ~(celloutsig_1_1z[5]);
  assign celloutsig_1_17z = celloutsig_1_10z & ~(celloutsig_1_16z);
  assign celloutsig_1_19z = celloutsig_1_5z & ~(celloutsig_1_5z);
  assign celloutsig_0_19z = celloutsig_0_9z & ~(celloutsig_0_6z[2]);
  assign celloutsig_0_26z = celloutsig_0_23z & ~(celloutsig_0_24z);
  assign celloutsig_0_29z = celloutsig_0_0z & ~(celloutsig_0_21z[1]);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(in_data[66]);
  assign celloutsig_0_0z = in_data[13] & in_data[7];
  assign celloutsig_0_42z = celloutsig_0_18z & celloutsig_0_32z;
  assign celloutsig_0_44z = in_data[23] & celloutsig_0_2z;
  assign celloutsig_0_60z = celloutsig_0_9z & celloutsig_0_55z;
  assign celloutsig_0_7z = celloutsig_0_4z & celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[102] & in_data[136];
  assign celloutsig_1_6z = celloutsig_1_2z[5] & celloutsig_1_4z;
  assign celloutsig_1_15z = celloutsig_1_9z & celloutsig_1_8z;
  assign celloutsig_0_4z = ^ { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_55z = ^ { in_data[50:39], celloutsig_0_30z, celloutsig_0_50z, celloutsig_0_11z, celloutsig_0_49z, celloutsig_0_50z };
  assign celloutsig_0_59z = ^ { celloutsig_0_47z[11:2], celloutsig_0_9z, celloutsig_0_34z, celloutsig_0_27z, celloutsig_0_50z };
  assign celloutsig_0_62z = ^ { celloutsig_0_60z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_61z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_40z, celloutsig_0_27z, celloutsig_0_21z };
  assign celloutsig_0_86z = ^ { celloutsig_0_59z, celloutsig_0_85z, celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_42z, celloutsig_0_51z, celloutsig_0_41z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_32z };
  assign celloutsig_0_15z = ^ { in_data[30:29], celloutsig_0_7z };
  assign celloutsig_0_16z = ^ { in_data[19:14], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_28z = ^ { celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_19z };
  assign celloutsig_0_47z = { celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_40z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_44z, celloutsig_0_17z, celloutsig_0_15z } >> { celloutsig_0_37z, celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_20z };
  assign celloutsig_0_68z = { celloutsig_0_17z, celloutsig_0_61z } >> { celloutsig_0_17z[6:5], celloutsig_0_60z, celloutsig_0_25z, celloutsig_0_44z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_0z };
  assign celloutsig_0_72z = { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_70z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_49z, celloutsig_0_65z, celloutsig_0_11z } >> { celloutsig_0_68z[4:3], celloutsig_0_28z, celloutsig_0_56z, celloutsig_0_65z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z } >> { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_87z = { celloutsig_0_20z[4], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_58z } >> { celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_62z, celloutsig_0_76z };
  assign celloutsig_1_1z = { in_data[179:168], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> in_data[150:136];
  assign celloutsig_1_2z = in_data[140:135] >> celloutsig_1_1z[5:0];
  assign celloutsig_0_17z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_16z } >> { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_21z = { in_data[21:20], celloutsig_0_19z, celloutsig_0_11z } >> { celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_19z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_56z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_56z = { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_18z };
  always_latch
    if (clkin_data[0]) celloutsig_0_20z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_20z = { celloutsig_0_17z[6:3], celloutsig_0_15z, celloutsig_0_13z };
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
