`timescale 1ns / 1ps
/*å‚æ•°åŒ–åŒæ­¥FIFOè®¾è®¡*/
module para_sync_fifo_ST # (
    //parameter FIFO_TYPE     =  1                     ,	               //ST: standard PRE: prefetch
    parameter DATA_WIDTH    =  64                    ,                 //æ•°æ®ä½å®½ & FIFOä½å®½                 
	parameter DATA_DEPTH    =  9                     ,                 //FIFO æ·±åº¦ = 2 ^ DATA_DEPTH
	parameter PROG_FULL   =  500                    ,                //æŒ‡ç¤ºåŸºæœ¬å†™æ»¡çš„å‚æ•?     ---> prog_full
	parameter PROG_EMPTY  =  50                      ,               //æŒ‡ç¤ºåŸºæœ¬è¯»ç©ºçš„å‚æ•?     ---> prog_empty
	parameter CNT_WIDTH     =  9                                       //è®¡æ•°å™¨æ·±åº?
)(
    input                         clk                ,                //æ—¶é’Ÿï¼ŒåŒæ­¥FIFO ä¸?ä¸ªæ—¶é’?
	input                         srst               ,                //å¤ä½,é«˜ç”µå¹³æœ‰æ•?,åŒæ­¥å¤ä½
	input   [DATA_WIDTH - 1 : 0]  din                ,                //æ•°æ®è¾“å…¥
	input                         wr_en              ,                //å†™ä½¿èƒ?
	input                         rd_en              ,                //è¯»ä½¿èƒ?
	output  [DATA_WIDTH - 1 : 0]  dout               ,                //æ•°æ®è¾“å‡º
	output                        full               ,                //FIFO å†™æ»¡ä¿¡å·
	output                        almost_full        ,                //FIFO åŸºæœ¬å†™æ»¡ä¿¡å·ï¼ŒæŒ‡ç¤ºä¸‹ä¸?ä¸ªæ—¶é’ŸFIFOå°†å†™æ»?
	output                        prog_full          ,                //è‡ªå®šé˜ˆå?¼ï¼ŒæŒ‡ç¤ºFIFOçš„å†™çŠ¶æ??
	output                        empty              ,                //FIFO è¯»ç©ºä¿¡å·
	output                        almost_empty       ,                //FIFO åŸºæœ¬è¯»ç©ºä¿¡å·ï¼ŒæŒ‡ç¤ºä¸‹ä¸?ä¸ªæ—¶é’ŸFIFOå°†è¯»ç©?
	output                        prog_empty         ,                //è‡ªå®šé˜ˆå?¼ï¼ŒæŒ‡ç¤ºFIFOçš„è¯»çŠ¶æ??
	output [CNT_WIDTH      : 0]   data_count                          //è®¡æ•°å½“å‰FIFOçš„æ•°æ®ä¸ªæ•?
);

// Define localparam
//localparam FULL          = {1'b1,{(DATA_DEPTH){1'b0}}} ;          //æŒ‡ç¤ºå†™æ»¡ï¼Œä¸èƒ½å†å†?
localparam ALMOST_FULL   = {(DATA_DEPTH){1'b1}} ;   //å…è®¸å†è¿›è¡Œä¸€æ¬¡å†™         
//localparam EMPTY         = {(DATA_DEPTH){1'b0}}               ;   //æŒ‡ç¤ºè¯»ç©º,ä¸èƒ½å†è¯»
localparam ALMOST_EMPTY  = 1'b1                               ;   //è¿è¡Œå†è¿›è¡Œä¸€æ¬¡è¯»


//Define reg
reg  [DATA_DEPTH     : 0]         wr_addr_ptr   ;                 //å†™åœ°å?
reg  [DATA_DEPTH     : 0]         rd_addr_ptr   ;                 //è¯»åœ°å?
reg  [CNT_WIDTH      : 0]         wr_rd_cnt ;                 //è¯»å†™è®¡æ•°å™?: å†™æœ‰æ•? +1  ï¼? è¯»æœ‰æ•? -1

//reg tepmp
reg                               empty_r        ;
reg                               almost_empty_r ;
reg                               almost_full_r  ;
reg                               full_r         ;
reg                               prog_empty_r   ;
reg                               prog_full_r    ;

//æ•°æ®ä¸ªæ•°è¾“å‡ºç«¯å£

assign almost_empty      = almost_empty_r;
assign almost_full       = almost_full_r ;
assign prog_full         = prog_full_r   ;
assign prog_empty        = prog_empty_r  ;
assign data_count        = wr_rd_cnt     ;
assign full  = (  {~wr_addr_ptr[DATA_DEPTH],wr_addr_ptr[DATA_DEPTH - 1 : 0] } == rd_addr_ptr );
assign empty = ( wr_addr_ptr == rd_addr_ptr ) ? 1'b1 : 1'b0 ;
//ç”Ÿæˆå†™åœ°å?
always @ (posedge clk)begin
    if(srst)
	    wr_addr_ptr <= 0;
	else if ( wr_en && ~full )
	    wr_addr_ptr <= wr_addr_ptr + 1'd1 ;
end
//ç”Ÿæˆè¯»åœ°å?
always @ (posedge clk)begin
    if(srst)
	    rd_addr_ptr <= 0;
	else if ( rd_en && ~empty)
	    rd_addr_ptr <= rd_addr_ptr + 1'd1 ;
end
//è®¡æ•°å½“å‰FIFOçš„æ•°æ®ä¸ªæ•?
always @ (posedge clk)begin
    if(srst)
        wr_rd_cnt <= 0 ;
	else begin 
	    case ({wr_en,rd_en})
	        2'b00 : wr_rd_cnt <= wr_rd_cnt                ;
		    2'b10 : begin
			            if( full == 1'b0 )
			                wr_rd_cnt <= wr_rd_cnt + 1'd1 ;
					end
		    2'b01 : begin
			            if( empty == 1'b0 )
			                wr_rd_cnt <= wr_rd_cnt - 1'd1 ;
					end
		    2'b11 : wr_rd_cnt <= wr_rd_cnt                ;
        default:                                          ;
	    endcase
	end
end
always @ (*)begin
       if( wr_rd_cnt >= ALMOST_FULL )
            almost_full_r = 1'b1 ;
       else
            almost_full_r = 1'b0 ;
end
always @ (*)begin
       if( wr_rd_cnt >= PROG_FULL )
            prog_full_r  = 1'b1 ;
       else
            prog_full_r  = 1'b0  ;
end
always @ (*)begin
      if ( wr_rd_cnt <= ALMOST_EMPTY )
           almost_empty_r = 1'b1 ;
      else
          almost_empty_r  = 1'b0 ;
end
always @ (*) begin
      if ( wr_rd_cnt <  PROG_EMPTY )
          prog_empty_r = 1'b1 ;
      else
          prog_empty_r = 1'b0 ;
end

fifo_ram #(
    .DATA_DEPTH       (DATA_DEPTH),                 //æ•°æ®ä½å®½ & FIFOä½å®½ 
    .DATA_WIDTH       (DATA_WIDTH)                  //FIFO æ·±åº¦ = 2 ^ DATA_DEPTH
)u_fifo_ram(
    .wclk             (clk)       ,                 //å†™æ—¶é’?
    .wr_en            (wr_en)     ,                 //å†™ä½¿èƒ?
    .waddr            (wr_addr_ptr[DATA_DEPTH - 1 : 0])   ,                 //å†™åœ°å?
    .wdata            (din)       ,                 //å†™å…¥çš„æ•°æ?
    .wfull            (full)      ,
    .rclk             (clk)       ,                 //è¯»æ—¶é’?
    .rd_en            (rd_en)     ,
    .raddr            (rd_addr_ptr[DATA_DEPTH - 1 : 0])   ,
    .rempty           (empty)     ,
    .rdata            (dout)
);
endmodule