<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_234f42f82b76b03f6101df18c668b2d0.html">Utils</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUBaseInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUBaseInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPUBaseInfo.cpp - AMDGPU Base encoding information --------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUAsmUtils_8h.html">AMDGPUAsmUtils.h</a>&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetTransformInfo_8h.html">AMDGPUTargetTransformInfo.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Triple_8h.html">llvm/ADT/Triple.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BinaryFormat_2ELF_8h.html">llvm/BinaryFormat/ELF.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GlobalValue_8h.html">llvm/IR/GlobalValue.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IR_2Instruction_8h.html">llvm/IR/Instruction.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;llvm/IR/IntrinsicsR600.h&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Module_8h.html">llvm/IR/Module.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSectionELF_8h.html">llvm/MC/MCSectionELF.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SubtargetFeature_8h.html">llvm/MC/SubtargetFeature.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;cstring&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a16f11ade4c7901484baa40cab9d0d011">   45</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_NAMED_OPS</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a68cd09032654ae05bb2a11b7c60a1cdd">   46</a></span>&#160;<span class="preprocessor">#define GET_INSTRMAP_INFO</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#undef GET_INSTRMAP_INFO</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#undef GET_INSTRINFO_NAMED_OPS</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/// \returns Bit mask for given bit \p Shift and bit \p Width.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getBitMask(<span class="keywordtype">unsigned</span> Shift, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordflow">return</span> ((1 &lt;&lt; Width) - 1) &lt;&lt; Shift;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;}</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/// Packs \p Src into \p Dst for given bit \p Shift and bit \p Width.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/// \returns Packed \p Dst.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> packBits(<span class="keywordtype">unsigned</span> Src, <span class="keywordtype">unsigned</span> Dst, <span class="keywordtype">unsigned</span> Shift, <span class="keywordtype">unsigned</span> Width) {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  Dst &amp;= ~(1 &lt;&lt; Shift) &amp; ~getBitMask(Shift, Width);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  Dst |= (Src &lt;&lt; Shift) &amp; getBitMask(Shift, Width);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">return</span> Dst;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/// Unpacks bits from \p Src for given bit \p Shift and bit \p Width.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/// \returns Unpacked bits.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> unpackBits(<span class="keywordtype">unsigned</span> Src, <span class="keywordtype">unsigned</span> Shift, <span class="keywordtype">unsigned</span> Width) {</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordflow">return</span> (Src &amp; getBitMask(Shift, Width)) &gt;&gt; Shift;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;}</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/// \returns Vmcnt bit shift (lower bits).</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getVmcntBitShiftLo() { <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/// \returns Vmcnt bit width (lower bits).</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getVmcntBitWidthLo() { <span class="keywordflow">return</span> 4; }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/// \returns Expcnt bit shift.</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getExpcntBitShift() { <span class="keywordflow">return</span> 4; }</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/// \returns Expcnt bit width.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getExpcntBitWidth() { <span class="keywordflow">return</span> 3; }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/// \returns Lgkmcnt bit shift.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getLgkmcntBitShift() { <span class="keywordflow">return</span> 8; }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/// \returns Lgkmcnt bit width.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getLgkmcntBitWidth(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a3c2adc2f611cd4e106ad05c5f77261b1">VersionMajor</a>) {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">return</span> (VersionMajor &gt;= 10) ? 6 : 4;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/// \returns Vmcnt bit shift (higher bits).</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getVmcntBitShiftHi() { <span class="keywordflow">return</span> 14; }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/// \returns Vmcnt bit width (higher bits).</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> getVmcntBitWidthHi() { <span class="keywordflow">return</span> 2; }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;} <span class="comment">// end namespace anonymous</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#aeedc58375d6d838ac4e521ddac28ac98">  106</a></span>&#160;<span class="preprocessor">#define GET_MIMGBaseOpcodesTable_IMPL</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a1235f1f0e03a6f578a610c620963c42c">  107</a></span>&#160;<span class="preprocessor">#define GET_MIMGDimInfoTable_IMPL</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a5c156a71819394490993f638ab057234">  108</a></span>&#160;<span class="preprocessor">#define GET_MIMGInfoTable_IMPL</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ac3a9e0583f24f96cc42fa4c8cb5007a5">  109</a></span>&#160;<span class="preprocessor">#define GET_MIMGLZMappingTable_IMPL</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ae3a2ca8ef82e9690c0120f59c9794474">  110</a></span>&#160;<span class="preprocessor">#define GET_MIMGMIPMappingTable_IMPL</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenSearchableTables.inc&quot;</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">  113</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">getMIMGOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpcode, <span class="keywordtype">unsigned</span> MIMGEncoding,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                  <span class="keywordtype">unsigned</span> VDataDwords, <span class="keywordtype">unsigned</span> VAddrDwords) {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMIMGOpcodeHelper(BaseOpcode, MIMGEncoding,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                             VDataDwords, VAddrDwords);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">Opcode</a> : -1;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;}</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a0dd97148e88eb6023823b5398dc7e288">  120</a></span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a0dd97148e88eb6023823b5398dc7e288">getMIMGBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">getMIMGInfo</a>(Opc);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">return</span> Info ? <a class="code" href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">getMIMGBaseOpcodeInfo</a>(Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">BaseOpcode</a>) : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">  125</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">getMaskedMIMGOp</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> NewChannels) {</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *OrigInfo = <a class="code" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">getMIMGInfo</a>(Opc);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *NewInfo =</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      getMIMGOpcodeHelper(OrigInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">BaseOpcode</a>, OrigInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">MIMGEncoding</a>,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                          NewChannels, OrigInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">VAddrDwords</a>);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordflow">return</span> NewInfo ? NewInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">Opcode</a> : -1;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">  133</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> {</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a283d6ab840ad1ba3194604452efdafc3">  134</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a283d6ab840ad1ba3194604452efdafc3">Opcode</a>;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#ac6fe5d86d211d1df6a171c3941817155">  135</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#ac6fe5d86d211d1df6a171c3941817155">BaseOpcode</a>;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a3202f5eb1675b1a1a1e66f6856d4e5c4">  136</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a3202f5eb1675b1a1a1e66f6856d4e5c4">elements</a>;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#aa5e33ab8b158fec450c33071cc86f826">  137</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#aa5e33ab8b158fec450c33071cc86f826">has_vaddr</a>;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a2004b0021ec1f3879174fc8911604d5b">  138</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a2004b0021ec1f3879174fc8911604d5b">has_srsrc</a>;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a7a2b1be112e7c048ecad1412577da271">  139</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a7a2b1be112e7c048ecad1412577da271">has_soffset</a>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;};</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">  142</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> {</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a4eb60cf48b04e699f5f793073c1f9cbe">  143</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a4eb60cf48b04e699f5f793073c1f9cbe">Opcode</a>;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a348095ab29523725f0cc99b5ffbb38c8">  144</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a348095ab29523725f0cc99b5ffbb38c8">BaseOpcode</a>;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a949f6ded07180909656cb198e5668ef1">  145</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a949f6ded07180909656cb198e5668ef1">elements</a>;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a84d3d432d4debdc912d0971c3f51cb99">  146</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a84d3d432d4debdc912d0971c3f51cb99">has_vaddr</a>;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a49959547b1d880d201dfbcb823af4ebf">  147</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a49959547b1d880d201dfbcb823af4ebf">has_srsrc</a>;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#ac99e8aebdd18a3ee95a483f92ab963cf">  148</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#ac99e8aebdd18a3ee95a483f92ab963cf">has_soffset</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;};</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a795831b8d5d12c62186c8b1530f9cd16">  151</a></span>&#160;<span class="preprocessor">#define GET_MTBUFInfoTable_DECL</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ab9d68d6585a5910b95ee6493961837fa">  152</a></span>&#160;<span class="preprocessor">#define GET_MTBUFInfoTable_IMPL</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ab369bb0b1b9c275c7cd9aca930d7fadb">  153</a></span>&#160;<span class="preprocessor">#define GET_MUBUFInfoTable_DECL</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a55ea13975d94af843b9e0334e3ca29cf">  154</a></span>&#160;<span class="preprocessor">#define GET_MUBUFInfoTable_IMPL</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenSearchableTables.inc&quot;</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">  157</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">getMTBUFBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFInfoFromOpcode(Opc);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a348095ab29523725f0cc99b5ffbb38c8">BaseOpcode</a> : -1;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;}</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">  162</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">getMTBUFOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpc, <span class="keywordtype">unsigned</span> Elements) {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFInfoFromBaseOpcodeAndElements(BaseOpc, Elements);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a4eb60cf48b04e699f5f793073c1f9cbe">Opcode</a> : -1;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">  167</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">getMTBUFElements</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFOpcodeHelper(Opc);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a949f6ded07180909656cb198e5668ef1">elements</a> : 0;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;}</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">  172</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">getMTBUFHasVAddr</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFOpcodeHelper(Opc);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a84d3d432d4debdc912d0971c3f51cb99">has_vaddr</a> : <span class="keyword">false</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">  177</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">getMTBUFHasSrsrc</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFOpcodeHelper(Opc);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a49959547b1d880d201dfbcb823af4ebf">has_srsrc</a> : <span class="keyword">false</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">  182</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">getMTBUFHasSoffset</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMTBUFOpcodeHelper(Opc);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#ac99e8aebdd18a3ee95a483f92ab963cf">has_soffset</a> : <span class="keyword">false</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">  187</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">getMUBUFBaseOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFInfoFromOpcode(Opc);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#ac6fe5d86d211d1df6a171c3941817155">BaseOpcode</a> : -1;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">  192</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">getMUBUFOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpc, <span class="keywordtype">unsigned</span> Elements) {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFInfoFromBaseOpcodeAndElements(BaseOpc, Elements);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a283d6ab840ad1ba3194604452efdafc3">Opcode</a> : -1;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">  197</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">getMUBUFElements</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFOpcodeHelper(Opc);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a3202f5eb1675b1a1a1e66f6856d4e5c4">elements</a> : 0;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">  202</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">getMUBUFHasVAddr</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFOpcodeHelper(Opc);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#aa5e33ab8b158fec450c33071cc86f826">has_vaddr</a> : <span class="keyword">false</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">  207</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">getMUBUFHasSrsrc</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFOpcodeHelper(Opc);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a2004b0021ec1f3879174fc8911604d5b">has_srsrc</a> : <span class="keyword">false</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;}</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">  212</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">getMUBUFHasSoffset</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = getMUBUFOpcodeHelper(Opc);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">return</span> Info ? Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a7a2b1be112e7c048ecad1412577da271">has_soffset</a> : <span class="keyword">false</span>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// Wrapper for Tablegen&#39;d function.  enum Subtarget is not defined in any</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">// header files, so we need to wrap it in a function that takes unsigned</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">// instead.</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">  220</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">getMCOpcode</a>(<a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a283d6ab840ad1ba3194604452efdafc3">Opcode</a>, <span class="keywordtype">unsigned</span> Gen) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">return</span> getMCOpcodeGen(Opcode, static_cast&lt;Subtarget&gt;(Gen));</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html">  224</a></span>&#160;<span class="keyword">namespace </span>IsaInfo {</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a01a39b0aacaf112ee788b3566e6f03f1">  226</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a01a39b0aacaf112ee788b3566e6f03f1">streamIsaVersion</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;Stream) {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keyword">auto</span> TargetTriple = STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>();</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  Stream &lt;&lt; TargetTriple.getArchName() &lt;&lt; <span class="charliteral">&#39;-&#39;</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;         &lt;&lt; TargetTriple.getVendorName() &lt;&lt; <span class="charliteral">&#39;-&#39;</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;         &lt;&lt; TargetTriple.getOSName() &lt;&lt; <span class="charliteral">&#39;-&#39;</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;         &lt;&lt; TargetTriple.getEnvironmentName() &lt;&lt; <span class="charliteral">&#39;-&#39;</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;gfx&quot;</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;         &lt;&lt; <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>.Major</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;         &lt;&lt; <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>.Minor</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;         &lt;&lt; <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>.Stepping;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">hasXNACK</a>(*STI))</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    Stream &lt;&lt; <span class="stringliteral">&quot;+xnack&quot;</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">hasSRAMECC</a>(*STI))</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    Stream &lt;&lt; <span class="stringliteral">&quot;+sram-ecc&quot;</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  Stream.<a class="code" href="classllvm_1_1raw__ostream.html#a520bdf57dfe3e73abb53d482893f0a27">flush</a>();</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">  247</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">hasCodeObjectV3</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">return</span> STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a> &amp;&amp;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;             STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureCodeObjectV3);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;}</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">  252</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">getWavefrontSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize16))</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">return</span> 16;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize32))</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">return</span> 32;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">return</span> 64;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">  261</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">getLocalMemorySize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureLocalMemorySize32768))</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">return</span> 32768;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureLocalMemorySize65536))</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">return</span> 65536;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;}</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">  270</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">getEUsPerCU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;}</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">  274</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">getMaxWorkGroupsPerCU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                               <span class="keywordtype">unsigned</span> FlatWorkGroupSize) {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FlatWorkGroupSize != 0);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() != <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">Triple::amdgcn</a>)</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordflow">return</span> 8;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">getWavesPerWorkGroup</a>(STI, FlatWorkGroupSize);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">if</span> (N == 1)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">return</span> 40;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  N = 40 / <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">return</span> std::min(N, 16u);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;}</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a449c207a0f2d3c9fc9efa24990ace2ae">  286</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a5da023af9f53fe3019b9235dc502d124">getMaxWavesPerCU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afe4dc6030f3dd1cd81dddbd5307cd146">getMaxWavesPerEU</a>(STI) * <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">getEUsPerCU</a>(STI);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;}</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a5da023af9f53fe3019b9235dc502d124">  290</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a5da023af9f53fe3019b9235dc502d124">getMaxWavesPerCU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                          <span class="keywordtype">unsigned</span> FlatWorkGroupSize) {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">getWavesPerWorkGroup</a>(STI, FlatWorkGroupSize);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;}</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">  295</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">getMinWavesPerEU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">  299</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afe4dc6030f3dd1cd81dddbd5307cd146">getMaxWavesPerEU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="comment">// FIXME: Need to take scratch memory into account.</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(*STI))</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">return</span> 10;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">return</span> 20;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;}</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afe4dc6030f3dd1cd81dddbd5307cd146">  306</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afe4dc6030f3dd1cd81dddbd5307cd146">getMaxWavesPerEU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                          <span class="keywordtype">unsigned</span> FlatWorkGroupSize) {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a5da023af9f53fe3019b9235dc502d124">getMaxWavesPerCU</a>(STI, FlatWorkGroupSize),</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                 <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">getEUsPerCU</a>(STI)) / <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">getEUsPerCU</a>(STI);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">  312</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">getMinFlatWorkGroupSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;}</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">  316</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">getMaxFlatWorkGroupSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="comment">// Some subtargets allow encoding 2048, but this isn&#39;t tested or supported.</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">return</span> 1024;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;}</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">  321</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">getWavesPerWorkGroup</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                              <span class="keywordtype">unsigned</span> FlatWorkGroupSize) {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(FlatWorkGroupSize, <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">getWavefrontSize</a>(STI)) /</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                 <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">getWavefrontSize</a>(STI);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">  327</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">getSGPRAllocGranule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &gt;= 10)</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a>(STI);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &gt;= 8)</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> 16;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">return</span> 8;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">  336</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">getSGPREncodingGranule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">return</span> 8;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">  340</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">getTotalNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &gt;= 8)</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">return</span> 800;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">return</span> 512;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;}</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">  347</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureSGPRInitBug))</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3">FIXED_NUM_SGPRS_FOR_INIT_BUG</a>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &gt;= 10)</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">return</span> 106;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &gt;= 8)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">return</span> 102;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">return</span> 104;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;}</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">  359</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">getMinNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU) {</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WavesPerEU != 0);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &gt;= 10)</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">if</span> (WavesPerEU &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afe4dc6030f3dd1cd81dddbd5307cd146">getMaxWavesPerEU</a>(STI))</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordtype">unsigned</span> MinNumSGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">getTotalNumSGPRs</a>(STI) / (WavesPerEU + 1);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureTrapHandler))</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    MinNumSGPRs -= std::min(MinNumSGPRs, (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa29e2fa927ce0f8856b11d9a1c4926253">TRAP_NUM_SGPRS</a>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  MinNumSGPRs = <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(MinNumSGPRs, <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">getSGPRAllocGranule</a>(STI)) + 1;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">return</span> std::min(MinNumSGPRs, <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a>(STI));</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;}</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">  376</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">getMaxNumSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU,</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                        <span class="keywordtype">bool</span> Addressable) {</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WavesPerEU != 0);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordtype">unsigned</span> AddressableNumSGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a>(STI);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &gt;= 10)</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">return</span> Addressable ? AddressableNumSGPRs : 108;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &gt;= 8 &amp;&amp; !Addressable)</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    AddressableNumSGPRs = 112;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordtype">unsigned</span> MaxNumSGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">getTotalNumSGPRs</a>(STI) / WavesPerEU;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureTrapHandler))</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    MaxNumSGPRs -= std::min(MaxNumSGPRs, (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa29e2fa927ce0f8856b11d9a1c4926253">TRAP_NUM_SGPRS</a>);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  MaxNumSGPRs = <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(MaxNumSGPRs, <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">getSGPRAllocGranule</a>(STI));</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordflow">return</span> std::min(MaxNumSGPRs, AddressableNumSGPRs);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;}</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">  393</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aae419e2ff2e3882dd0d8e99c97add6b1">getNumExtraSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">bool</span> VCCUsed,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                          <span class="keywordtype">bool</span> FlatScrUsed, <span class="keywordtype">bool</span> XNACKUsed) {</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordtype">unsigned</span> ExtraSGPRs = 0;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">if</span> (VCCUsed)</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    ExtraSGPRs = 2;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &gt;= 10)</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordflow">return</span> ExtraSGPRs;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &lt; 8) {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">if</span> (FlatScrUsed)</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      ExtraSGPRs = 4;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">if</span> (XNACKUsed)</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      ExtraSGPRs = 4;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordflow">if</span> (FlatScrUsed)</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      ExtraSGPRs = 6;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">return</span> ExtraSGPRs;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;}</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aae419e2ff2e3882dd0d8e99c97add6b1">  417</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aae419e2ff2e3882dd0d8e99c97add6b1">getNumExtraSGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">bool</span> VCCUsed,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                          <span class="keywordtype">bool</span> FlatScrUsed) {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aae419e2ff2e3882dd0d8e99c97add6b1">getNumExtraSGPRs</a>(STI, VCCUsed, FlatScrUsed,</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                          STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(AMDGPU::FeatureXNACK));</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">  423</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">getNumSGPRBlocks</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">NumSGPRs</a>) {</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  NumSGPRs = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(1u, NumSGPRs), <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">getSGPREncodingGranule</a>(STI));</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="comment">// SGPRBlocks is actual number of SGPR blocks minus 1.</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">return</span> NumSGPRs / <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">getSGPREncodingGranule</a>(STI) - 1;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;}</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">  429</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">getVGPRAllocGranule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                             <a class="code" href="classllvm_1_1Optional.html">Optional&lt;bool&gt;</a> EnableWavefrontSize32) {</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordtype">bool</span> IsWave32 = EnableWavefrontSize32 ?</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      *EnableWavefrontSize32 :</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize32);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordflow">return</span> IsWave32 ? 8 : 4;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;}</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">  437</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">getVGPREncodingGranule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI,</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                <a class="code" href="classllvm_1_1Optional.html">Optional&lt;bool&gt;</a> EnableWavefrontSize32) {</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">getVGPRAllocGranule</a>(STI, EnableWavefrontSize32);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;}</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">  442</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(*STI))</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">return</span> 256;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">return</span> STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize32) ? 1024 : 512;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;}</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">  448</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">getAddressableNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">return</span> 256;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;}</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">  452</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">getMinNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU) {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WavesPerEU != 0);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">if</span> (WavesPerEU &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afe4dc6030f3dd1cd81dddbd5307cd146">getMaxWavesPerEU</a>(STI))</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordtype">unsigned</span> MinNumVGPRs =</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a>(STI) / (WavesPerEU + 1),</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">getVGPRAllocGranule</a>(STI)) + 1;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">return</span> std::min(MinNumVGPRs, <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">getAddressableNumVGPRs</a>(STI));</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;}</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">  463</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">getMaxNumVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> WavesPerEU) {</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(WavesPerEU != 0);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordtype">unsigned</span> MaxNumVGPRs = <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a>(STI) / WavesPerEU,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                                   <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">getVGPRAllocGranule</a>(STI));</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordtype">unsigned</span> AddressableNumVGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">getAddressableNumVGPRs</a>(STI);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">return</span> std::min(MaxNumVGPRs, AddressableNumVGPRs);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;}</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">  472</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">getNumVGPRBlocks</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a0963ad90c895ee3e4e6d9e463c2d2e23">NumVGPRs</a>,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                          <a class="code" href="classllvm_1_1Optional.html">Optional&lt;bool&gt;</a> EnableWavefrontSize32) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  NumVGPRs = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(1u, NumVGPRs),</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                     <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">getVGPREncodingGranule</a>(STI, EnableWavefrontSize32));</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="comment">// VGPRBlocks is actual number of VGPR blocks minus 1.</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">return</span> NumVGPRs / <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">getVGPREncodingGranule</a>(STI, EnableWavefrontSize32) - 1;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;}</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;} <span class="comment">// end namespace IsaInfo</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">  482</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">initDefaultAMDKernelCodeT</a>(<a class="code" href="structamd__kernel__code__s.html">amd_kernel_code_t</a> &amp;Header,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  memset(&amp;Header, 0, <span class="keyword">sizeof</span>(Header));</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#a1b1471432d05c97aa4c1848c1d852bbf">amd_kernel_code_version_major</a> = 1;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#a2862a0fae72aca5a5d2f736e7c5ecd8f">amd_kernel_code_version_minor</a> = 2;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#a13ec65b2962862fd9dd574d03f703c03">amd_machine_kind</a> = 1; <span class="comment">// AMD_MACHINE_KIND_AMDGPU</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#aabe314d3e44dc3cd05b73b89687cbb0c">amd_machine_version_major</a> = Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#a25ca07a7804433b0e26ecc20d9e1a531">amd_machine_version_minor</a> = Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#acbbd7e0aad3014123d3d6fbadcc26d86">Minor</a>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#a85c41c5ce2132d8a93f27199dfc681f6">amd_machine_version_stepping</a> = Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#ad5b015f59842d7ec2d161da069cdcc06">Stepping</a>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#ab80a7b908b126b9edccb7812d1051e6e">kernel_code_entry_byte_offset</a> = <span class="keyword">sizeof</span>(Header);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#ab1e1a521e8178224bf3e065bbccbd94d">wavefront_size</a> = 6;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="comment">// If the code object does not support indirect functions, then the value must</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="comment">// be 0xffffffff.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#a12bc90ded26f094af7a9c6f8e543c01d">call_convention</a> = -1;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="comment">// These alignment values are specified in powers of two, so alignment =</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="comment">// 2^n.  The minimum alignment is 2^4 = 16.</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#af85002142572904a6c1cfd34a7be4516">kernarg_segment_alignment</a> = 4;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#a1dc095c5422453e140bacab2f6ee4258">group_segment_alignment</a> = 4;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  Header.<a class="code" href="structamd__kernel__code__s.html#a5ec21277f6bea3560d5e94e420c1552b">private_segment_alignment</a> = 4;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &gt;= 10) {</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="keywordflow">if</span> (STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize32)) {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      Header.<a class="code" href="structamd__kernel__code__s.html#ab1e1a521e8178224bf3e065bbccbd94d">wavefront_size</a> = 5;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      Header.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a> |= <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    }</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    Header.<a class="code" href="structamd__kernel__code__s.html#aa4903883a5d71f2a447f17c0ceb65bb9">compute_pgm_resource_registers</a> |=</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      <a class="code" href="SIDefines_8h.html#ac3678dc8908060a15fa8b872ec67cf09">S_00B848_WGP_MODE</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureCuMode) ? 0 : 1) |</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      <a class="code" href="SIDefines_8h.html#a4ab7b070d55d46145ded8ccdd0cd5db5">S_00B848_MEM_ORDERED</a>(1);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;}</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">  518</a></span>&#160;<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">getDefaultAmdhsaKernelDescriptor</a>(</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI) {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">getCPU</a>());</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> KD;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  memset(&amp;KD, 0, <span class="keyword">sizeof</span>(KD));</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.compute_pgm_rsrc1,</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                  amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64,</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                  <a class="code" href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028afb824f28c63151b6dd4d1e1411aeab85">amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE</a>);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.compute_pgm_rsrc1,</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                  amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP, 1);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.compute_pgm_rsrc1,</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                  amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE, 1);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.compute_pgm_rsrc2,</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                  amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X, 1);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &gt;= 10) {</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.kernel_code_properties,</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                    amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32,</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                    STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureWavefrontSize32) ? 1 : 0);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.compute_pgm_rsrc1,</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                    amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE,</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                    STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>().<a class="code" href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">test</a>(FeatureCuMode) ? 0 : 1);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <a class="code" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a>(KD.compute_pgm_rsrc1,</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                    amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED, 1);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  }</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">return</span> KD;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;}</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">  547</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">isGroupSegment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) {</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">return</span> GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;}</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">  551</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">isGlobalSegment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) {</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">return</span> GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;}</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">  555</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">isReadOnlySegment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordtype">unsigned</span> AS = GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>();</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordflow">return</span> AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a> ||</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;         AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">  561</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">shouldEmitConstantsToTextSection</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>) {</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordflow">return</span> TT.<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">Triple::AMDPAL</a> || TT.<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f">Triple::r600</a>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;}</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">  565</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <span class="keywordtype">int</span> Default) {</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> A = F.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(Name);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordtype">int</span> Result = Default;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordflow">if</span> (A.<a class="code" href="classllvm_1_1Attribute.html#a0571df3e57128211e09cba4544aa9ca7">isStringAttribute</a>()) {</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Str = A.<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">if</span> (Str.<a class="code" href="classllvm_1_1StringRef.html#a9e373829f3f1775d30eae9053067f8c3">getAsInteger</a>(0, Result)) {</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;      <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = F.<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;can&#39;t parse integer attribute &quot;</span> + Name);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    }</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;}</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">  580</a></span>&#160;std::pair&lt;int, int&gt; <a class="code" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">getIntegerPairAttribute</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>,</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                            <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>,</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                                            std::pair&lt;int, int&gt; Default,</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                            <span class="keywordtype">bool</span> OnlyFirstRequired) {</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> A = F.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(Name);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordflow">if</span> (!A.<a class="code" href="classllvm_1_1Attribute.html#a0571df3e57128211e09cba4544aa9ca7">isStringAttribute</a>())</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">return</span> Default;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = F.<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  std::pair&lt;int, int&gt; Ints = Default;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  std::pair&lt;StringRef, StringRef&gt; Strs = A.<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>().<a class="code" href="classllvm_1_1StringRef.html#a74783910a317456a47477f21dc8a73de">split</a>(<span class="charliteral">&#39;,&#39;</span>);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">if</span> (Strs.first.trim().getAsInteger(0, Ints.first)) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;can&#39;t parse first integer attribute &quot;</span> + Name);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">return</span> Default;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keywordflow">if</span> (Strs.second.trim().getAsInteger(0, Ints.second)) {</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">if</span> (!OnlyFirstRequired || !Strs.second.trim().empty()) {</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">emitError</a>(<span class="stringliteral">&quot;can&#39;t parse second integer attribute &quot;</span> + Name);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;      <span class="keywordflow">return</span> Default;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    }</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  }</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordflow">return</span> Ints;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;}</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">  605</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">getVmcntBitMask</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>) {</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keywordtype">unsigned</span> VmcntLo = (1 &lt;&lt; getVmcntBitWidthLo()) - 1;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &lt; 9)</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordflow">return</span> VmcntLo;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordtype">unsigned</span> VmcntHi = ((1 &lt;&lt; getVmcntBitWidthHi()) - 1) &lt;&lt; getVmcntBitWidthLo();</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordflow">return</span> VmcntLo | VmcntHi;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;}</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">  614</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">getExpcntBitMask</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>) {</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordflow">return</span> (1 &lt;&lt; getExpcntBitWidth()) - 1;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;}</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">  618</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">getLgkmcntBitMask</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>) {</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordflow">return</span> (1 &lt;&lt; getLgkmcntBitWidth(Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a>)) - 1;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;}</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">  622</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">getWaitcntBitMask</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>) {</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordtype">unsigned</span> VmcntLo = getBitMask(getVmcntBitShiftLo(), getVmcntBitWidthLo());</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordtype">unsigned</span> Expcnt = getBitMask(getExpcntBitShift(), getExpcntBitWidth());</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keywordtype">unsigned</span> Lgkmcnt = getBitMask(getLgkmcntBitShift(),</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                getLgkmcntBitWidth(Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a>));</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> = VmcntLo | Expcnt | Lgkmcnt;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &lt; 9)</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">return</span> Waitcnt;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordtype">unsigned</span> VmcntHi = getBitMask(getVmcntBitShiftHi(), getVmcntBitWidthHi());</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">return</span> Waitcnt | VmcntHi;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;}</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">  635</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>) {</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordtype">unsigned</span> VmcntLo =</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      unpackBits(Waitcnt, getVmcntBitShiftLo(), getVmcntBitWidthLo());</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &lt; 9)</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <span class="keywordflow">return</span> VmcntLo;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordtype">unsigned</span> VmcntHi =</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      unpackBits(Waitcnt, getVmcntBitShiftHi(), getVmcntBitWidthHi());</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  VmcntHi &lt;&lt;= getVmcntBitWidthLo();</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordflow">return</span> VmcntLo | VmcntHi;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;}</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">  647</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>) {</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">return</span> unpackBits(Waitcnt, getExpcntBitShift(), getExpcntBitWidth());</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;}</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">  651</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>) {</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">return</span> unpackBits(Waitcnt, getLgkmcntBitShift(),</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                    getLgkmcntBitWidth(Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a>));</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;}</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">  656</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>,</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                   <span class="keywordtype">unsigned</span> &amp;Vmcnt, <span class="keywordtype">unsigned</span> &amp;Expcnt, <span class="keywordtype">unsigned</span> &amp;Lgkmcnt) {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  Vmcnt = <a class="code" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a>(Version, Waitcnt);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  Expcnt = <a class="code" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a>(Version, Waitcnt);</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  Lgkmcnt = <a class="code" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a>(Version, Waitcnt);</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;}</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5d4a37c23e1caabf8f64de0e64266f3a">  663</a></span>&#160;<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> Encoded) {</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> Decoded;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a>(Version, Encoded);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a>(Version, Encoded);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a>(Version, Encoded);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordflow">return</span> Decoded;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;}</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">  671</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">encodeVmcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>,</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                     <span class="keywordtype">unsigned</span> Vmcnt) {</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  Waitcnt =</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      packBits(Vmcnt, Waitcnt, getVmcntBitShiftLo(), getVmcntBitWidthLo());</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keywordflow">if</span> (Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a> &lt; 9)</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keywordflow">return</span> Waitcnt;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  Vmcnt &gt;&gt;= getVmcntBitWidthLo();</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordflow">return</span> packBits(Vmcnt, Waitcnt, getVmcntBitShiftHi(), getVmcntBitWidthHi());</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">  682</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">encodeExpcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>,</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                      <span class="keywordtype">unsigned</span> Expcnt) {</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordflow">return</span> packBits(Expcnt, Waitcnt, getExpcntBitShift(), getExpcntBitWidth());</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;}</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">  687</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">encodeLgkmcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>,</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                       <span class="keywordtype">unsigned</span> Lgkmcnt) {</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">return</span> packBits(Lgkmcnt, Waitcnt, getLgkmcntBitShift(),</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                                    getLgkmcntBitWidth(Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a>));</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;}</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">  693</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>,</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                       <span class="keywordtype">unsigned</span> Vmcnt, <span class="keywordtype">unsigned</span> Expcnt, <span class="keywordtype">unsigned</span> Lgkmcnt) {</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">getWaitcntBitMask</a>(Version);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  Waitcnt = <a class="code" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">encodeVmcnt</a>(Version, Waitcnt, Vmcnt);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  Waitcnt = <a class="code" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">encodeExpcnt</a>(Version, Waitcnt, Expcnt);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  Waitcnt = <a class="code" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">encodeLgkmcnt</a>(Version, Waitcnt, Lgkmcnt);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="keywordflow">return</span> Waitcnt;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;}</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5f14260fd47f5c55b3d473291b81a302">  702</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;<a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;Decoded) {</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a>(Version, Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">VmCnt</a>, Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">ExpCnt</a>, Decoded.<a class="code" href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">LgkmCnt</a>);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;}</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">// hwreg</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="keyword">namespace </span>Hwreg {</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#abf86e5162d54eb53fc2187397ded1786">  712</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#abf86e5162d54eb53fc2187397ded1786">getHwregId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>) {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205">ID_SYMBOLIC_FIRST_</a>; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a> &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89">ID_SYMBOLIC_LAST_</a>; ++<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>) {</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>] &amp;&amp; Name == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>])</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  }</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac1685fc6c8eec2c84a10554b8cbd1a3d">ID_UNKNOWN_</a>;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;}</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a13db0192b8871a705b4c9e56229ab8ca">  720</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a13db0192b8871a705b4c9e56229ab8ca">getLastSymbolicHwreg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">isSI</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a>(STI))</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a0697ba8ae599aa8e799b247ba07ae0f4">ID_SYMBOLIC_FIRST_GFX9_</a>;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(STI))</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2bf2fb18f13b718678c168390325446">ID_SYMBOLIC_FIRST_GFX10_</a>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89">ID_SYMBOLIC_LAST_</a>;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;}</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1">  729</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">isValidHwreg</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205">ID_SYMBOLIC_FIRST_</a> &lt;= Id &amp;&amp; Id &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a13db0192b8871a705b4c9e56229ab8ca">getLastSymbolicHwreg</a>(STI) &amp;&amp;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;         <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>];</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;}</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">  734</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">isValidHwreg</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>) {</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">return</span> 0 &lt;= Id &amp;&amp; isUInt&lt;ID_WIDTH_&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;}</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">  738</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">isValidHwregOffset</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>) {</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keywordflow">return</span> 0 &lt;= Offset &amp;&amp; isUInt&lt;OFFSET_WIDTH_&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;}</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">  742</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">isValidHwregWidth</a>(int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="keywordflow">return</span> 0 &lt;= (Width - 1) &amp;&amp; isUInt&lt;WIDTH_M1_WIDTH_&gt;(Width - 1);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;}</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">  746</a></span>&#160;uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">encodeHwreg</a>(uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keywordflow">return</span> (Id &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba5a7cd762192e1d19124e157667e0cd02">ID_SHIFT_</a>) |</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;         (Offset &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">OFFSET_SHIFT_</a>) |</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;         ((Width - 1) &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">WIDTH_M1_SHIFT_</a>);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;}</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">  752</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">getHwreg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">isValidHwreg</a>(Id, STI) ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>] : <span class="stringliteral">&quot;&quot;</span>;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;}</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">  756</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">decodeHwreg</a>(<span class="keywordtype">unsigned</span> Val, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>) {</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  Id = (Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba806c4a7ae293ba75cc3a741d89f421e4">ID_MASK_</a>) &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba5a7cd762192e1d19124e157667e0cd02">ID_SHIFT_</a>;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  Offset = (Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8">OFFSET_MASK_</a>) &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">OFFSET_SHIFT_</a>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  Width = ((Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f">WIDTH_M1_MASK_</a>) &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">WIDTH_M1_SHIFT_</a>) + 1;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;}</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;} <span class="comment">// namespace Hwreg</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">// SendMsg</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="keyword">namespace </span>SendMsg {</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a46f951dbda6688e8a86ba8d2ca98a104">  770</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a46f951dbda6688e8a86ba8d2ca98a104">getMsgId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>) {</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa8735398852d9af3e1e5bdf3fc691492">ID_GAPS_FIRST_</a>; i &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42">ID_GAPS_LAST_</a>; ++i) {</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[i] &amp;&amp; Name == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[i])</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;      <span class="keywordflow">return</span> i;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  }</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac1685fc6c8eec2c84a10554b8cbd1a3d">ID_UNKNOWN_</a>;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;}</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae1746606c740a230fed0882a71ac9411">  778</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">isValidMsgId</a>(int64_t MsgId) {</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa8735398852d9af3e1e5bdf3fc691492">ID_GAPS_FIRST_</a> &lt;= MsgId &amp;&amp; MsgId &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42">ID_GAPS_LAST_</a>) &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[MsgId];</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;}</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">  782</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">isValidMsgId</a>(int64_t MsgId, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a>) {</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="keywordflow">if</span> (Strict) {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="keywordflow">if</span> (MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2">ID_GS_ALLOC_REQ</a> || MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8">ID_GET_DOORBELL</a>)</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(STI) || <a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(STI);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">isValidMsgId</a>(MsgId);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="keywordflow">return</span> 0 &lt;= MsgId &amp;&amp; isUInt&lt;ID_WIDTH_&gt;(MsgId);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;}</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">  793</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">getMsgName</a>(int64_t MsgId) {</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">isValidMsgId</a>(MsgId)? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">IdSymbolic</a>[MsgId] : <span class="stringliteral">&quot;&quot;</span>;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;}</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">  797</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">getMsgOpId</a>(int64_t MsgId, <span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>) {</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span>* <span class="keyword">const</span> *S = (MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>) ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae346b8facb737e6630b10b22f397f10a">OpSysSymbolic</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#af8b31d62cbde87fd89fc01dbf50497a5">OpGsSymbolic</a>;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = (MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>) ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">OP_SYS_FIRST_</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">OP_GS_FIRST_</a>;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> L = (MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>) ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">OP_SYS_LAST_</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">OP_GS_LAST_</a>;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = F; i &lt; L; ++i) {</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="keywordflow">if</span> (Name == S[i]) {</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      <span class="keywordflow">return</span> i;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    }</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6">OP_UNKNOWN_</a>;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;}</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aedfb90fc7b42515c5e5e91069469bfea">  809</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aedfb90fc7b42515c5e5e91069469bfea">isValidMsgOp</a>(int64_t MsgId, int64_t OpId, <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a>) {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="keywordflow">if</span> (!Strict)</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="keywordflow">return</span> 0 &lt;= OpId &amp;&amp; isUInt&lt;OP_WIDTH_&gt;(OpId);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordflow">switch</span>(MsgId)</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  {</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">ID_GS</a>:</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">OP_GS_FIRST_</a> &lt;= OpId &amp;&amp; OpId &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">OP_GS_LAST_</a>) &amp;&amp; OpId != <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">OP_GS_NOP</a>;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">ID_GS_DONE</a>:</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">OP_GS_FIRST_</a> &lt;= OpId &amp;&amp; OpId &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">OP_GS_LAST_</a>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>:</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">OP_SYS_FIRST_</a> &lt;= OpId &amp;&amp; OpId &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">OP_SYS_LAST_</a>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="keywordflow">return</span> OpId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1">OP_NONE_</a>;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  }</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;}</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">  827</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">getMsgOpName</a>(int64_t MsgId, int64_t OpId) {</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">msgRequiresOp</a>(MsgId));</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keywordflow">return</span> (MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>)? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae346b8facb737e6630b10b22f397f10a">OpSysSymbolic</a>[OpId] : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#af8b31d62cbde87fd89fc01dbf50497a5">OpGsSymbolic</a>[OpId];</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;}</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aec147a230202e68bf78fc70798b25902">  832</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aec147a230202e68bf78fc70798b25902">isValidMsgStream</a>(int64_t MsgId, int64_t OpId, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>, <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">Strict</a>) {</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keywordflow">if</span> (!Strict)</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keywordflow">return</span> 0 &lt;= StreamId &amp;&amp; isUInt&lt;STREAM_ID_WIDTH_&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">switch</span>(MsgId)</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  {</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">ID_GS</a>:</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">STREAM_ID_FIRST_</a> &lt;= StreamId &amp;&amp; StreamId &lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452">STREAM_ID_LAST_</a>;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">ID_GS_DONE</a>:</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="keywordflow">return</span> (OpId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">OP_GS_NOP</a>)?</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;           (StreamId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">STREAM_ID_NONE_</a>) :</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;           (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">STREAM_ID_FIRST_</a> &lt;= StreamId &amp;&amp; StreamId &lt; STREAM_ID_LAST_);</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="keywordflow">return</span> StreamId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">STREAM_ID_NONE_</a>;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  }</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;}</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">  850</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">msgRequiresOp</a>(int64_t MsgId) {</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="keywordflow">return</span> MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">ID_GS</a> || MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">ID_GS_DONE</a> || MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">ID_SYSMSG</a>;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;}</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">  854</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">msgSupportsStream</a>(int64_t MsgId, int64_t OpId) {</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="keywordflow">return</span> (MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">ID_GS</a> || MsgId == <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">ID_GS_DONE</a>) &amp;&amp; OpId != <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">OP_GS_NOP</a>;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;}</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">  858</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">decodeMsg</a>(<span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;               <a class="code" href="classuint16__t.html">uint16_t</a> &amp;MsgId,</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;               <a class="code" href="classuint16__t.html">uint16_t</a> &amp;OpId,</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;               <a class="code" href="classuint16__t.html">uint16_t</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>) {</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  MsgId = Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba806c4a7ae293ba75cc3a741d89f421e4">ID_MASK_</a>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  OpId = (Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15">OP_MASK_</a>) &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">OP_SHIFT_</a>;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  StreamId = (Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce">STREAM_ID_MASK_</a>) &gt;&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">STREAM_ID_SHIFT_</a>;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;}</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">  867</a></span>&#160;uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">encodeMsg</a>(uint64_t MsgId,</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                   uint64_t OpId,</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                   uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>) {</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">return</span> (MsgId &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba5a7cd762192e1d19124e157667e0cd02">ID_SHIFT_</a>) |</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;         (OpId &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">OP_SHIFT_</a>) |</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;         (StreamId &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">STREAM_ID_SHIFT_</a>);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;}</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;} <span class="comment">// namespace SendMsg</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">  881</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">getInitialPSInputAddr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>) {</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a>(F, <span class="stringliteral">&quot;InitialPSInputAddr&quot;</span>, 0);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;}</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">  885</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">isShader</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> cc) {</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordflow">switch</span>(cc) {</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a>:</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8">CallingConv::AMDGPU_LS</a>:</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>:</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1">CallingConv::AMDGPU_ES</a>:</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>:</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>:</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  }</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;}</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">  900</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">isCompute</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> cc) {</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">isShader</a>(cc) || cc == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;}</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">  904</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">isEntryFunctionCC</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC) {</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>:</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>:</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a>:</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>:</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>:</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1">CallingConv::AMDGPU_ES</a>:</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>:</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8">CallingConv::AMDGPU_LS</a>:</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  }</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;}</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">  921</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">hasXNACK</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureXNACK];</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;}</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">  925</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">hasSRAMECC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureSRAMECC];</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;}</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">  929</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">hasMIMG_R128</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureMIMG_R128];</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;}</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">  933</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">hasPackedD16</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keywordflow">return</span> !STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureUnpackedD16VMem];</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;}</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">  937</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">isSI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureSouthernIslands];</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;}</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">  941</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureSeaIslands];</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;}</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">  945</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVolcanicIslands];</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;}</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">  949</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX9];</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;}</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">  953</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10];</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;}</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">  957</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">isGCN3Encoding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keywordflow">return</span> STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGCN3Encoding];</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;}</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">  961</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">isSGPR</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>* <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> SGPRClass = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">getRegClass</a>(AMDGPU::SReg_32RegClassID);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> FirstSubReg = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">getSubReg</a>(Reg, 1);</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keywordflow">return</span> SGPRClass.<a class="code" href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">contains</a>(FirstSubReg != 0 ? FirstSubReg : Reg) ||</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    Reg == AMDGPU::SCC;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;}</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4">  968</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4">isRegIntersect</a>(<span class="keywordtype">unsigned</span> Reg0, <span class="keywordtype">unsigned</span> Reg1, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>* <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> R(Reg0, TRI, <span class="keyword">true</span>); R.isValid(); ++R) {</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <span class="keywordflow">if</span> (*R == Reg1) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  }</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;}</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a965c8524f06b1f0afafea805a732fd8c">  975</a></span>&#160;<span class="preprocessor">#define MAP_REG2REG \</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">  using namespace AMDGPU; \</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">  switch(Reg) { \</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">  default: return Reg; \</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">  CASE_CI_VI(FLAT_SCR) \</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">  CASE_CI_VI(FLAT_SCR_LO) \</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">  CASE_CI_VI(FLAT_SCR_HI) \</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP0) \</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP1) \</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP2) \</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP3) \</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP4) \</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP5) \</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP6) \</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP7) \</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP8) \</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP9) \</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP10) \</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP11) \</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP12) \</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP13) \</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP14) \</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP15) \</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP0_TTMP1) \</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP2_TTMP3) \</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP4_TTMP5) \</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP6_TTMP7) \</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP8_TTMP9) \</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP10_TTMP11) \</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP12_TTMP13) \</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP14_TTMP15) \</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP0_TTMP1_TTMP2_TTMP3) \</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP4_TTMP5_TTMP6_TTMP7) \</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP8_TTMP9_TTMP10_TTMP11) \</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP12_TTMP13_TTMP14_TTMP15) \</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7) \</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11) \</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15) \</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">  CASE_VI_GFX9_GFX10(TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15) \</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define CASE_CI_VI(node) \</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">  assert(!isSI(STI)); \</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">  case node: return isCI(STI) ? node##_ci : node##_vi;</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define CASE_VI_GFX9_GFX10(node) \</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">  case node: return (isGFX9(STI) || isGFX10(STI)) ? node##_gfx9_gfx10 : node##_vi;</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"> 1023</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">getMCReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f">Triple::r600</a>)</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="keywordflow">return</span> Reg;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <a class="code" href="AMDGPUBaseInfo_8cpp.html#a965c8524f06b1f0afafea805a732fd8c">MAP_REG2REG</a></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;}</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#undef CASE_CI_VI</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#undef CASE_VI_GFX9_GFX10</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a7f824f6ccc78b34ec1988744023e2f41"> 1032</a></span>&#160;<span class="preprocessor">#define CASE_CI_VI(node)   case node##_ci: case node##_vi:   return node;</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a48ae369bbc0c60ee0ee454d17ea175d7"> 1033</a></span>&#160;<span class="preprocessor">#define CASE_VI_GFX9_GFX10(node) case node##_vi: case node##_gfx9_gfx10: return node;</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4"> 1035</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">mc2PseudoReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <a class="code" href="AMDGPUBaseInfo_8cpp.html#a965c8524f06b1f0afafea805a732fd8c">MAP_REG2REG</a></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;}</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#undef CASE_CI_VI</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#undef CASE_VI_GFX9_GFX10</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#undef MAP_REG2REG</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7"> 1043</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">isSISrcOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> OpNo) {</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpNo &lt; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a>);</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordtype">unsigned</span> OpType = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">return</span> OpType &gt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">AMDGPU::OPERAND_SRC_FIRST</a> &amp;&amp;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;         OpType &lt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">AMDGPU::OPERAND_SRC_LAST</a>;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;}</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802"> 1050</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">isSISrcFPOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> OpNo) {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpNo &lt; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a>);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="keywordtype">unsigned</span> OpType = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keywordflow">switch</span> (OpType) {</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>:</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">AMDGPU::OPERAND_REG_IMM_FP16</a>:</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">AMDGPU::OPERAND_REG_IMM_V2FP16</a>:</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">AMDGPU::OPERAND_REG_IMM_V2INT16</a>:</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a>:</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a>:</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>:</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>:</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a>:</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a>:</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  }</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;}</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da"> 1074</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">isSISrcInlinableOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> OpNo) {</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpNo &lt; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a>);</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="keywordtype">unsigned</span> OpType = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">return</span> OpType &gt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">AMDGPU::OPERAND_REG_INLINE_C_FIRST</a> &amp;&amp;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;         OpType &lt;= <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">AMDGPU::OPERAND_REG_INLINE_C_LAST</a>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;}</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">// Avoid using MCRegisterClass::getSize, since that function will go away</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">// (move from MC* level to Target* level). Return size in bits.</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba"> 1083</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(<span class="keywordtype">unsigned</span> RCID) {</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keywordflow">switch</span> (RCID) {</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_32RegClassID:</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VGPR_32RegClassID:</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VRegOrLds_32RegClassID:</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AGPR_32RegClassID:</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VS_32RegClassID:</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_32RegClassID:</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_32RegClassID:</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_32_XM0RegClassID:</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SRegOrLds_32RegClassID:</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keywordflow">return</span> 32;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_64RegClassID:</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VS_64RegClassID:</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AV_64RegClassID:</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_64RegClassID:</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_64RegClassID:</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_64RegClassID:</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_64_XEXECRegClassID:</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <span class="keywordflow">return</span> 64;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_96RegClassID:</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_96RegClassID:</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_96RegClassID:</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">return</span> 96;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_128RegClassID:</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_128RegClassID:</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_128RegClassID:</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_128RegClassID:</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="keywordflow">return</span> 128;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_160RegClassID:</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_160RegClassID:</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_160RegClassID:</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="keywordflow">return</span> 160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_256RegClassID:</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_256RegClassID:</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keywordflow">return</span> 256;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_512RegClassID:</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_512RegClassID:</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_512RegClassID:</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="keywordflow">return</span> 512;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SReg_1024RegClassID:</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="keywordflow">case</span> AMDGPU::VReg_1024RegClassID:</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AReg_1024RegClassID:</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="keywordflow">return</span> 1024;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register class&quot;</span>);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  }</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;}</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a66660cdfdd20a89a328844f1396a4269"> 1132</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC) {</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(RC.<a class="code" href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">getID</a>());</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;}</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe"> 1136</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">getRegOperandSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc,</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                           <span class="keywordtype">unsigned</span> OpNo) {</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpNo &lt; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a>);</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="keywordtype">unsigned</span> RCID = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a>(MRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">getRegClass</a>(RCID)) / 8;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;}</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae"> 1143</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">isInlinableLiteral64</a>(int64_t Literal, <span class="keywordtype">bool</span> HasInv2Pi) {</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="keywordflow">if</span> (Literal &gt;= -16 &amp;&amp; Literal &lt;= 64)</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  uint64_t Val = <span class="keyword">static_cast&lt;</span>uint64_t<span class="keyword">&gt;</span>(Literal);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  <span class="keywordflow">return</span> (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(0.0)) ||</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(1.0)) ||</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-1.0)) ||</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(0.5)) ||</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-0.5)) ||</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(2.0)) ||</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-2.0)) ||</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(4.0)) ||</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-4.0)) ||</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;         (Val == 0x3fc45f306dc9c882 &amp;&amp; HasInv2Pi);</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;}</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9"> 1160</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">isInlinableLiteral32</a>(int32_t Literal, <span class="keywordtype">bool</span> HasInv2Pi) {</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="keywordflow">if</span> (Literal &gt;= -16 &amp;&amp; Literal &lt;= 64)</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="comment">// The actual type of the operand does not seem to matter as long</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="comment">// as the bits match one of the inline immediate values.  For example:</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="comment">// -nan has the hexadecimal encoding of 0xfffffffe which is -2 in decimal,</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="comment">// so it is a legal inline immediate.</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="comment">// 1065353216 has the hexadecimal encoding 0x3f800000 which is 1.0f in</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="comment">// floating-point, so it is a legal inline immediate.</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Val = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(Literal);</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="keywordflow">return</span> (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(0.0f)) ||</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(1.0f)) ||</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-1.0f)) ||</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(0.5f)) ||</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-0.5f)) ||</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(2.0f)) ||</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-2.0f)) ||</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(4.0f)) ||</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;         (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-4.0f)) ||</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;         (Val == 0x3e22f983 &amp;&amp; HasInv2Pi);</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938"> 1186</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">isInlinableLiteral16</a>(int16_t Literal, <span class="keywordtype">bool</span> HasInv2Pi) {</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keywordflow">if</span> (!HasInv2Pi)</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">if</span> (Literal &gt;= -16 &amp;&amp; Literal &lt;= 64)</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Val = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint16__t.html">uint16_t</a><span class="keyword">&gt;</span>(Literal);</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="keywordflow">return</span> Val == 0x3C00 || <span class="comment">// 1.0</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;         Val == 0xBC00 || <span class="comment">// -1.0</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;         Val == 0x3800 || <span class="comment">// 0.5</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;         Val == 0xB800 || <span class="comment">// -0.5</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;         Val == 0x4000 || <span class="comment">// 2.0</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;         Val == 0xC000 || <span class="comment">// -2.0</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;         Val == 0x4400 || <span class="comment">// 4.0</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;         Val == 0xC400 || <span class="comment">// -4.0</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;         Val == 0x3118;   <span class="comment">// 1/2pi</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;}</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0"> 1205</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">isInlinableLiteralV216</a>(int32_t Literal, <span class="keywordtype">bool</span> HasInv2Pi) {</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HasInv2Pi);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Literal) || <a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(Literal)) {</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    int16_t Trunc = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(Literal);</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">AMDGPU::isInlinableLiteral16</a>(Trunc, HasInv2Pi);</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  }</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keywordflow">if</span> (!(Literal &amp; 0xffff))</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">AMDGPU::isInlinableLiteral16</a>(Literal &gt;&gt; 16, HasInv2Pi);</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  int16_t Lo16 = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(Literal);</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  int16_t Hi16 = <span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(Literal &gt;&gt; 16);</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">return</span> Lo16 == Hi16 &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">isInlinableLiteral16</a>(Lo16, HasInv2Pi);</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;}</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387"> 1220</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">isArgPassedInSGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Argument.html">Argument</a> *A) {</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = A-&gt;<a class="code" href="classllvm_1_1Argument.html#a5f34652800248706092e53ddede5fb40">getParent</a>();</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <span class="comment">// Arguments to compute shaders are never a source of divergence.</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC = F-&gt;<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>:</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>:</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a>:</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8">CallingConv::AMDGPU_LS</a>:</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>:</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1">CallingConv::AMDGPU_ES</a>:</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>:</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>:</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <span class="comment">// For non-compute shaders, SGPR inputs are marked with either inreg or byval.</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <span class="comment">// Everything else is in VGPRs.</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="keywordflow">return</span> F-&gt;<a class="code" href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">getAttributes</a>().<a class="code" href="classllvm_1_1AttributeList.html#a8b89571cbeb97be380547fe909d82bc5">hasParamAttribute</a>(A-&gt;<a class="code" href="classllvm_1_1Argument.html#ab205d366b1137026c32f5678f7cc2726">getArgNo</a>(), Attribute::InReg) ||</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;           F-&gt;<a class="code" href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">getAttributes</a>().<a class="code" href="classllvm_1_1AttributeList.html#a8b89571cbeb97be380547fe909d82bc5">hasParamAttribute</a>(A-&gt;<a class="code" href="classllvm_1_1Argument.html#ab205d366b1137026c32f5678f7cc2726">getArgNo</a>(), Attribute::ByVal);</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <span class="comment">// TODO: Should calls support inreg for SGPR inputs?</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  }</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;}</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca"> 1246</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">hasSMEMByteOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) {</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">isGCN3Encoding</a>(ST) || <a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(ST);</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;}</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651"> 1250</a></span>&#160;int64_t <a class="code" href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">getSMRDEncodedOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, int64_t ByteOffset) {</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">hasSMEMByteOffset</a>(ST))</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <span class="keywordflow">return</span> ByteOffset;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keywordflow">return</span> ByteOffset &gt;&gt; 2;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;}</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7"> 1256</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">isLegalSMRDImmOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, int64_t ByteOffset) {</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  int64_t EncodedOffset = <a class="code" href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">getSMRDEncodedOffset</a>(ST, ByteOffset);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">hasSMEMByteOffset</a>(ST)) ?</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    isUInt&lt;20&gt;(EncodedOffset) : <a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(EncodedOffset);</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;}</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">// Given Imm, split it into the values to put into the SOffset and ImmOffset</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">// fields in an MUBUF instruction. Return false if it is not possible (due to a</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">// hardware bug needing a workaround).</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">// The required alignment ensures that individual address components remain</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">// aligned if they are aligned to begin with. It also ensures that additional</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">// offsets within the given alignment can be added to the resulting ImmOffset.</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a006a1bf1a9b127d61b8fdba861f59cb1"> 1269</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a006a1bf1a9b127d61b8fdba861f59cb1">splitMUBUFOffset</a>(<a class="code" href="classuint32__t.html">uint32_t</a> Imm, <a class="code" href="classuint32__t.html">uint32_t</a> &amp;SOffset, <a class="code" href="classuint32__t.html">uint32_t</a> &amp;ImmOffset,</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget, <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1Align.html">Align</a>) {</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> MaxImm = <a class="code" href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">alignDown</a>(4095, Align);</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Overflow = 0;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="keywordflow">if</span> (Imm &gt; MaxImm) {</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <span class="keywordflow">if</span> (Imm &lt;= MaxImm + 64) {</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;      <span class="comment">// Use an SOffset inline constant for 4..64</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      Overflow = Imm - MaxImm;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;      Imm = MaxImm;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;      <span class="comment">// Try to keep the same value in SOffset for adjacent loads, so that</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;      <span class="comment">// the corresponding register contents can be re-used.</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;      <span class="comment">// Load values with all low-bits (except for alignment bits) set into</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;      <span class="comment">// SOffset, so that a larger range of values can be covered using</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;      <span class="comment">// s_movk_i32.</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;      <span class="comment">// Atomic operations fail to work correctly when individual address</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;      <span class="comment">// components are unaligned, even if their sum is aligned.</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a> = (Imm + <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>) &amp; ~4095;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> Low = (Imm + <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>) &amp; 4095;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;      Imm = Low;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;      Overflow = High - <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    }</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  }</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="comment">// There is a hardware bug in SI and CI which prevents address clamping in</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <span class="comment">// MUBUF instructions from working correctly with SOffsets. The immediate</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="comment">// offset is unaffected.</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="keywordflow">if</span> (Overflow &gt; 0 &amp;&amp;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;      Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a>)</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  ImmOffset = Imm;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  SOffset = Overflow;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;}</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a19844558264e279293e795000ed95bf7"> 1308</a></span>&#160;<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7">SIModeRegisterDefaults::SIModeRegisterDefaults</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>,</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) {</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  *<span class="keyword">this</span> = getDefaultForCallingConv(F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> IEEEAttr = F.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;amdgpu-ieee&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordflow">if</span> (!IEEEAttr.empty())</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    IEEE = IEEEAttr == <span class="stringliteral">&quot;true&quot;</span>;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> DX10ClampAttr</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    = F.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;amdgpu-dx10-clamp&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">if</span> (!DX10ClampAttr.<a class="code" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>())</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    DX10Clamp = DX10ClampAttr == <span class="stringliteral">&quot;true&quot;</span>;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  FP32Denormals = ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a7b1389f477270e0a2e4c8b4bc06d16a4">hasFP32Denormals</a>(F);</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  FP64FP16Denormals = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a78c8b4afab1dc7506ed47bf4e26a90e0">hasFP64FP16Denormals</a>(F);</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;}</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="keyword">struct </span>SourceOfDivergence {</div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e"> 1328</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;};</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="keyword">const</span> SourceOfDivergence *lookupSourceOfDivergence(<span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>);</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a33ff117090a6debe5086fc6028ccf2ac"> 1332</a></span>&#160;<span class="preprocessor">#define GET_SourcesOfDivergence_IMPL</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#a97c04a6923265e21f26f705b2f6645ae"> 1333</a></span>&#160;<span class="preprocessor">#define GET_Gfx9BufferFormat_IMPL</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="AMDGPUBaseInfo_8cpp.html#ac8d8e243633714e306f6672e66848f3e"> 1334</a></span>&#160;<span class="preprocessor">#define GET_Gfx10PlusBufferFormat_IMPL</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenSearchableTables.inc&quot;</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363"> 1339</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">isIntrinsicSourceOfDivergence</a>(<span class="keywordtype">unsigned</span> IntrID) {</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">return</span> lookupSourceOfDivergence(IntrID);</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;}</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f"> 1343</a></span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">getGcnBufferFormatInfo</a>(uint8_t BitsPerComp,</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;                                                  uint8_t NumComponents,</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;                                                  uint8_t NumFormat,</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;                                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(STI)</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;             ? getGfx10PlusBufferFormatInfo(BitsPerComp, NumComponents,</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;                                            NumFormat)</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;             : getGfx9BufferFormatInfo(BitsPerComp, NumComponents, NumFormat);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;}</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a7e6b695a4f4a36f151ce18252d4dde6f"> 1353</a></span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">getGcnBufferFormatInfo</a>(uint8_t Format,</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a>(STI) ? getGfx10PlusBufferFormatInfo(Format)</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                      : getGfx9BufferFormatInfo(Format);</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;}</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;} <span class="comment">// namespace AMDGPU</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da29baa186d96919b2b0a178c7fc14487f">llvm::AMDGPU::SendMsg::OP_SYS_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00298">SIDefines.h:298</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a9cfefd75f3bd9d50b30002aeee4befe0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">llvm::AMDGPU::SendMsg::isValidMsgId</a></div><div class="ttdeci">bool isValidMsgId(int64_t MsgId, const MCSubtargetInfo &amp;STI, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00782">AMDGPUBaseInfo.cpp:782</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="IR_2Instruction_8h_html"><div class="ttname"><a href="IR_2Instruction_8h.html">Instruction.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00164">AMDGPUMetadata.h:164</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a2f3aae596e814997a248deb911f898d4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">llvm::AMDGPU::mc2PseudoReg</a></div><div class="ttdeci">unsigned mc2PseudoReg(unsigned Reg)</div><div class="ttdoc">Convert hardware register Reg to a pseudo register. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01035">AMDGPUBaseInfo.cpp:1035</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">llvm::AMDGPU::OPERAND_REG_INLINE_C_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00158">SIDefines.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">llvm::CallingConv::AMDGPU_HS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL hull shaders (= tessellation control shaders). </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00218">CallingConv.h:218</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="AMDGPUTargetTransformInfo_8h_html"><div class="ttname"><a href="AMDGPUTargetTransformInfo_8h.html">AMDGPUTargetTransformInfo.h</a></div><div class="ttdoc">This file a TargetTransformInfo::Concept conforming object specific to the AMDGPU target machine...</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a3856884676648fe8f7af93f6c5e60e1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a></div><div class="ttdeci">bool hasPackedD16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00933">AMDGPUBaseInfo.cpp:933</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_abf86e5162d54eb53fc2187397ded1786"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#abf86e5162d54eb53fc2187397ded1786">llvm::AMDGPU::Hwreg::getHwregId</a></div><div class="ttdeci">int64_t getHwregId(const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00712">AMDGPUBaseInfo.cpp:712</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a8e769562ff1c9df9cbc0330f8df589b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">llvm::AMDGPU::Hwreg::encodeHwreg</a></div><div class="ttdeci">uint64_t encodeHwreg(uint64_t Id, uint64_t Offset, uint64_t Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00746">AMDGPUBaseInfo.cpp:746</a></div></div>
<div class="ttc" id="classllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function. </div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00029">Argument.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_afd9dbd4307d57a7043f5412176674de4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">llvm::AMDGPU::getMUBUFHasSrsrc</a></div><div class="ttdeci">bool getMUBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00207">AMDGPUBaseInfo.cpp:207</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a39e69d5fb3189d3fd8be51974c96d5be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a84523da702070291b39d0a00f285e6ce">llvm::AMDGPU::SendMsg::STREAM_ID_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00306">SIDefines.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a13db0192b8871a705b4c9e56229ab8ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a13db0192b8871a705b4c9e56229ab8ca">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg</a></div><div class="ttdeci">static unsigned getLastSymbolicHwreg(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00720">AMDGPUBaseInfo.cpp:720</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00141">SIDefines.h:141</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_aa78b630d1bc4436769105c87b8e6ffce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">llvm::AMDGPU::Hwreg::isValidHwregWidth</a></div><div class="ttdeci">bool isValidHwregWidth(int64_t Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00742">AMDGPUBaseInfo.cpp:742</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MTBUFInfo_html_a84d3d432d4debdc912d0971c3f51cb99"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a84d3d432d4debdc912d0971c3f51cb99">llvm::AMDGPU::MTBUFInfo::has_vaddr</a></div><div class="ttdeci">bool has_vaddr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00146">AMDGPUBaseInfo.cpp:146</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a2d0c61cd3e4d53626ffdb34031766f08"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU</a></div><div class="ttdeci">unsigned getMaxWorkGroupsPerCU(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00274">AMDGPUBaseInfo.cpp:274</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa214c98bde27112b9cec6bc4e1dba715"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">llvm::AMDGPU::getExpcntBitMask</a></div><div class="ttdeci">unsigned getExpcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00614">AMDGPUBaseInfo.cpp:614</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da35b691cfbe4138fb857986cc49cb16e6">llvm::AMDGPU::SendMsg::OP_UNKNOWN_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00279">SIDefines.h:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_ac19c5d82adec186ac56e94115530daa8"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value const Twine &amp; Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00225">AMDGPULibCalls.cpp:225</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a5a777de4cd152c5b22b9d28439326d50"><div class="ttname"><a href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">llvm::Triple::getOS</a></div><div class="ttdeci">OSType getOS() const</div><div class="ttdoc">getOS - Get the parsed operating system type of this triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00306">Triple.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21a87dc8c966eee8fa4eb7c4d526effcdc8">llvm::AMDGPU::Hwreg::OFFSET_MASK_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00346">SIDefines.h:346</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1Waitcnt_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html">llvm::AMDGPU::Waitcnt</a></div><div class="ttdoc">Represents the counter values to wait for in an s_waitcnt instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00362">AMDGPUBaseInfo.h:362</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00356">SIDefines.h:356</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a99da801bb8854a35e3ae6d1d0a9f8232"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule</a></div><div class="ttdeci">unsigned getVGPRAllocGranule(const MCSubtargetInfo *STI, Optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00429">AMDGPUBaseInfo.cpp:429</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1IsaVersion_html_ad5b015f59842d7ec2d161da069cdcc06"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1IsaVersion.html#ad5b015f59842d7ec2d161da069cdcc06">llvm::AMDGPU::IsaVersion::Stepping</a></div><div class="ttdeci">unsigned Stepping</div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8h_source.html#l00139">TargetParser.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a></div><div class="ttdoc">Address space for global memory (RAT0, VTX0). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00272">AMDGPU.h:272</a></div></div>
<div class="ttc" id="Triple_8h_html"><div class="ttname"><a href="Triple_8h.html">Triple.h</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">llvm::AMDGPU::OPERAND_REG_INLINE_C_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00157">SIDefines.h:157</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a18b32cda4aa104e7092cd79c9c234401"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">llvm::AMDGPU::SendMsg::encodeMsg</a></div><div class="ttdeci">uint64_t encodeMsg(uint64_t MsgId, uint64_t OpId, uint64_t StreamId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00867">AMDGPUBaseInfo.cpp:867</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4d8680fb761cf1d88232de86f8fcecba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a></div><div class="ttdeci">unsigned getRegBitWidth(unsigned RCID)</div><div class="ttdoc">Get the size in bits of a register from the register class RC. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01083">AMDGPUBaseInfo.cpp:1083</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a5da023af9f53fe3019b9235dc502d124"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a5da023af9f53fe3019b9235dc502d124">llvm::AMDGPU::IsaInfo::getMaxWavesPerCU</a></div><div class="ttdeci">unsigned getMaxWavesPerCU(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00290">AMDGPUBaseInfo.cpp:290</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1IsaVersion_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1IsaVersion.html">llvm::AMDGPU::IsaVersion</a></div><div class="ttdoc">Instruction set architecture version. </div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8h_source.html#l00136">TargetParser.h:136</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aef5f5f2f99f041ac50a50e80446dd80c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">llvm::AMDGPU::decodeVmcnt</a></div><div class="ttdeci">unsigned decodeVmcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00635">AMDGPUBaseInfo.cpp:635</a></div></div>
<div class="ttc" id="BinaryFormat_2ELF_8h_html"><div class="ttname"><a href="BinaryFormat_2ELF_8h.html">ELF.h</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html_a90dbb771e48583f0ab7ae9debe31bc89"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">llvm::AMDGPU::MIMGInfo::MIMGEncoding</a></div><div class="ttdeci">uint8_t MIMGEncoding</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00266">AMDGPUBaseInfo.h:266</a></div></div>
<div class="ttc" id="SIDefines_8h_html_ac3678dc8908060a15fa8b872ec67cf09"><div class="ttname"><a href="SIDefines_8h.html#ac3678dc8908060a15fa8b872ec67cf09">S_00B848_WGP_MODE</a></div><div class="ttdeci">#define S_00B848_WGP_MODE(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00576">SIDefines.h:576</a></div></div>
<div class="ttc" id="namespacellvm_html_a4c325dfb28ee59541a0c1aef2e66c80f"><div class="ttname"><a href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00342">MathExtras.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ae0aedd4d5c55b5e5e71effbb234624b0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">llvm::AMDGPU::isInlinableLiteralV216</a></div><div class="ttdeci">bool isInlinableLiteralV216(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01205">AMDGPUBaseInfo.cpp:1205</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00134">SIDefines.h:134</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a12bc90ded26f094af7a9c6f8e543c01d"><div class="ttname"><a href="structamd__kernel__code__s.html#a12bc90ded26f094af7a9c6f8e543c01d">amd_kernel_code_s::call_convention</a></div><div class="ttdeci">int32_t call_convention</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00649">AMDKernelCodeT.h:649</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">llvm::Triple::amdgcn</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00067">Triple.h:67</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ac95f41127d78da414e20eb091961726c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">llvm::AMDGPU::encodeVmcnt</a></div><div class="ttdeci">unsigned encodeVmcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Vmcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00671">AMDGPUBaseInfo.cpp:671</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8">llvm::CallingConv::AMDGPU_LS</a></div><div class="ttdoc">Calling convention used for AMDPAL vertex shader if tessellation is in use. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00226">CallingConv.h:226</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00131">SIDefines.h:131</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afaa91f0dbc4e45dc42bb7bd4bb64a4ce">llvm::AMDGPU::SendMsg::STREAM_ID_MASK_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00308">SIDefines.h:308</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_aedfb90fc7b42515c5e5e91069469bfea"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aedfb90fc7b42515c5e5e91069469bfea">llvm::AMDGPU::SendMsg::isValidMsgOp</a></div><div class="ttdeci">bool isValidMsgOp(int64_t MsgId, int64_t OpId, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00809">AMDGPUBaseInfo.cpp:809</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ac9ad1c3b2c132bb923532658442fa53d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">llvm::AMDGPU::decodeExpcnt</a></div><div class="ttdeci">unsigned decodeExpcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00647">AMDGPUBaseInfo.cpp:647</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a7df34dbf636f2fbbb00f2b86eccdb1eb"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a7df34dbf636f2fbbb00f2b86eccdb1eb">High</a></div><div class="ttdeci">uint64_t High</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">llvm::CallingConv::AMDGPU_GS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL geometry shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00202">CallingConv.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da162b6acf292531412ed38334f95ed09b">llvm::AMDGPU::SendMsg::OP_GS_NOP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00286">SIDefines.h:286</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f89565a53fec2d53160be82c292202e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">llvm::AMDGPU::IsaInfo::getSGPREncodingGranule</a></div><div class="ttdeci">unsigned getSGPREncodingGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00336">AMDGPUBaseInfo.cpp:336</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a272fc2c1f64096529cd75dbf22890148"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">llvm::AMDGPU::getIntegerPairAttribute</a></div><div class="ttdeci">std::pair&lt; int, int &gt; getIntegerPairAttribute(const Function &amp;F, StringRef Name, std::pair&lt; int, int &gt; Default, bool OnlyFirstRequired)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00580">AMDGPUBaseInfo.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_ade49ed181f638745d20791212153660d"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">llvm::MCSubtargetInfo::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00104">MCSubtargetInfo.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4a4a77076f7d09c69bdb019b177bda4452">llvm::AMDGPU::SendMsg::STREAM_ID_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00304">SIDefines.h:304</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab3c030cff32b7d9d50fb47d37a1fcef6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">llvm::AMDGPU::isGlobalSegment</a></div><div class="ttdeci">bool isGlobalSegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00551">AMDGPUBaseInfo.cpp:551</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a04097b4ec5e8da48a2fb3c407900f938"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a></div><div class="ttdeci">bool isInlinableLiteral16(int16_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01186">AMDGPUBaseInfo.cpp:1186</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a2e62a0441086f18af773153241b2df44"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a2e62a0441086f18af773153241b2df44">llvm::MCRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">getID() - Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00047">MCRegisterInfo.h:47</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1Waitcnt_html_aef8cc873f32a01d3ad1f742193977561"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#aef8cc873f32a01d3ad1f742193977561">llvm::AMDGPU::Waitcnt::VmCnt</a></div><div class="ttdeci">unsigned VmCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00363">AMDGPUBaseInfo.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; bool &gt;</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a4ab7b070d55d46145ded8ccdd0cd5db5"><div class="ttname"><a href="SIDefines_8h.html#a4ab7b070d55d46145ded8ccdd0cd5db5">S_00B848_MEM_ORDERED</a></div><div class="ttdeci">#define S_00B848_MEM_ORDERED(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00579">SIDefines.h:579</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a1b1471432d05c97aa4c1848c1d852bbf"><div class="ttname"><a href="structamd__kernel__code__s.html#a1b1471432d05c97aa4c1848c1d852bbf">amd_kernel_code_s::amd_kernel_code_version_major</a></div><div class="ttdeci">uint32_t amd_kernel_code_version_major</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00531">AMDKernelCodeT.h:531</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MUBUFInfo_html_a2004b0021ec1f3879174fc8911604d5b"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a2004b0021ec1f3879174fc8911604d5b">llvm::AMDGPU::MUBUFInfo::has_srsrc</a></div><div class="ttdeci">bool has_srsrc</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00138">AMDGPUBaseInfo.cpp:138</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac221a9a4a935f5542f244ea2f2efb845">llvm::AMDGPU::SendMsg::ID_GS</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00266">SIDefines.h:266</a></div></div>
<div class="ttc" id="namespacellvm_html_ad9be86c95736bfa4bb0dc52322a0002a"><div class="ttname"><a href="namespacellvm.html#ad9be86c95736bfa4bb0dc52322a0002a">llvm::alignDown</a></div><div class="ttdeci">uint64_t alignDown(uint64_t Value, uint64_t Align, uint64_t Skew=0)</div><div class="ttdoc">Returns the largest uint64_t less than or equal to Value and is Skew mod Align. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00742">MathExtras.h:742</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a3a1bb613dbce7e5d95d7008343cc5263"><div class="ttname"><a href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">amd_kernel_code_s::code_properties</a></div><div class="ttdeci">uint32_t code_properties</div><div class="ttdoc">Code properties. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00566">AMDKernelCodeT.h:566</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00140">SIDefines.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4827353185cf1cc7bff9e44e818aa3a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup</a></div><div class="ttdeci">unsigned getWavesPerWorkGroup(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00321">AMDGPUBaseInfo.cpp:321</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860">llvm::CallingConv::SPIR_KERNEL</a></div><div class="ttdoc">SPIR_KERNEL - Calling convention for SPIR kernel functions. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00147">CallingConv.h:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00149">SIDefines.h:149</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab8c60862a609ee4c6f33be67afddd7f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4">llvm::AMDGPU::isRegIntersect</a></div><div class="ttdeci">bool isRegIntersect(unsigned Reg0, unsigned Reg1, const MCRegisterInfo *TRI)</div><div class="ttdoc">Is there any intersection between registers. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00968">AMDGPUBaseInfo.cpp:968</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_a0571df3e57128211e09cba4544aa9ca7"><div class="ttname"><a href="classllvm_1_1Attribute.html#a0571df3e57128211e09cba4544aa9ca7">llvm::Attribute::isStringAttribute</a></div><div class="ttdeci">bool isStringAttribute() const</div><div class="ttdoc">Return true if the attribute is a string (target-dependent) attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00191">Attributes.cpp:191</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a46f951dbda6688e8a86ba8d2ca98a104"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a46f951dbda6688e8a86ba8d2ca98a104">llvm::AMDGPU::SendMsg::getMsgId</a></div><div class="ttdeci">int64_t getMsgId(const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00770">AMDGPUBaseInfo.cpp:770</a></div></div>
<div class="ttc" id="MCSectionELF_8h_html"><div class="ttname"><a href="MCSectionELF_8h.html">MCSectionELF.h</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html"><div class="ttname"><a href="structamd__kernel__code__s.html">amd_kernel_code_s</a></div><div class="ttdoc">AMD Kernel Code Object (amd_kernel_code_t). </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00530">AMDKernelCodeT.h:530</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6a404dcfcc397b46c1658356bbae054f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">llvm::AMDGPU::IsaInfo::getLocalMemorySize</a></div><div class="ttdeci">unsigned getLocalMemorySize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00261">AMDGPUBaseInfo.cpp:261</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">llvm::AMDGPU::OPERAND_SRC_FIRST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00163">SIDefines.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a0b6787b5a5707dd03d00d305247873fe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">llvm::AMDGPU::getRegOperandSize</a></div><div class="ttdeci">unsigned getRegOperandSize(const MCRegisterInfo *MRI, const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Get size of register operand. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01136">AMDGPUBaseInfo.cpp:1136</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_aabe314d3e44dc3cd05b73b89687cbb0c"><div class="ttname"><a href="structamd__kernel__code__s.html#aabe314d3e44dc3cd05b73b89687cbb0c">amd_kernel_code_s::amd_machine_version_major</a></div><div class="ttdeci">uint16_t amd_machine_version_major</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00534">AMDKernelCodeT.h:534</a></div></div>
<div class="ttc" id="Attributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div><div class="ttdoc">This file contains the simple types necessary to represent the attributes associated with functions a...</div></div>
<div class="ttc" id="AMDGPUBaseInfo_8cpp_html_ad18f9973176b870e59d30b81d8a1091e"><div class="ttname"><a href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a></div><div class="ttdeci">unsigned Intr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01328">AMDGPUBaseInfo.cpp:1328</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_af8ef23452a5c4ddf85e45cc9884ea3f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">llvm::AMDGPU::getMUBUFElements</a></div><div class="ttdeci">int getMUBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00197">AMDGPUBaseInfo.cpp:197</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a9c26c5e0b091dffd780ac854e30a2d40"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">llvm::AMDGPU::getMTBUFOpcode</a></div><div class="ttdeci">int getMTBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00162">AMDGPUBaseInfo.cpp:162</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a></div><div class="ttdoc">Address space for 32-bit constant memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00279">AMDGPU.h:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a0c141eeb27b318543ac938178c8e1e8f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">llvm::AMDGPU::SendMsg::getMsgOpName</a></div><div class="ttdeci">StringRef getMsgOpName(int64_t MsgId, int64_t OpId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00827">AMDGPUBaseInfo.cpp:827</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbac1685fc6c8eec2c84a10554b8cbd1a3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbac1685fc6c8eec2c84a10554b8cbd1a3d">llvm::AMDGPU::SendMsg::ID_UNKNOWN_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00264">SIDefines.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a78c8b4afab1dc7506ed47bf4e26a90e0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a78c8b4afab1dc7506ed47bf4e26a90e0">llvm::GCNSubtarget::hasFP64FP16Denormals</a></div><div class="ttdeci">bool hasFP64FP16Denormals(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00630">AMDGPUSubtarget.h:630</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MTBUFInfo_html_a949f6ded07180909656cb198e5668ef1"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a949f6ded07180909656cb198e5668ef1">llvm::AMDGPU::MTBUFInfo::elements</a></div><div class="ttdeci">uint8_t elements</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00145">AMDGPUBaseInfo.cpp:145</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aeb7e711869d94366080bcf9e7b8b1382"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">llvm::AMDGPU::getMaskedMIMGOp</a></div><div class="ttdeci">int getMaskedMIMGOp(unsigned Opc, unsigned NewChannels)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00125">AMDGPUBaseInfo.cpp:125</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ae415c9b5bbaab9c349061d3392c1b198"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">llvm::StringRef::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdoc">empty - Check if the string is empty. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00147">StringRef.h:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a98803f3d3a9a7e50ad0f40bdf8cd8190"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU, bool Addressable)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00376">AMDGPUBaseInfo.cpp:376</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a691ded89f8b1fa4ed71d526df0a7f277"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">llvm::AMDGPU::IsaInfo::hasCodeObjectV3</a></div><div class="ttdeci">bool hasCodeObjectV3(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00247">AMDGPUBaseInfo.cpp:247</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a14accda22ecd133d48fa434165e690a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs</a></div><div class="ttdeci">unsigned getTotalNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00442">AMDGPUBaseInfo.cpp:442</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ad079e8a6a0505ccce0ad2463d95aff73"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">llvm::AMDGPU::getMCOpcode</a></div><div class="ttdeci">int getMCOpcode(uint16_t Opcode, unsigned Gen)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00220">AMDGPUBaseInfo.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html_acff246b19234d38be83663af581f05ac"><div class="ttname"><a href="classllvm_1_1LLVMContext.html#acff246b19234d38be83663af581f05ac">llvm::LLVMContext::emitError</a></div><div class="ttdeci">void emitError(unsigned LocCookie, const Twine &amp;ErrorStr)</div><div class="ttdoc">emitError - Emit an error message to the currently installed error handler with optional location inf...</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8cpp_source.html#l00238">LLVMContext.cpp:238</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">Information about the type of the operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00087">MCInstrDesc.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a9a0082c7f646f15a4a1a7fe1bad0ec89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">llvm::AMDGPU::IsaInfo::getMinWavesPerEU</a></div><div class="ttdeci">unsigned getMinWavesPerEU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00295">AMDGPUBaseInfo.cpp:295</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00133">SIDefines.h:133</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_af85002142572904a6c1cfd34a7be4516"><div class="ttname"><a href="structamd__kernel__code__s.html#af85002142572904a6c1cfd34a7be4516">amd_kernel_code_s::kernarg_segment_alignment</a></div><div class="ttdeci">uint8_t kernarg_segment_alignment</div><div class="ttdoc">The maximum byte alignment of variables used by the kernel in the specified memory segment...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00638">AMDKernelCodeT.h:638</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MTBUFInfo_html_a4eb60cf48b04e699f5f793073c1f9cbe"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a4eb60cf48b04e699f5f793073c1f9cbe">llvm::AMDGPU::MTBUFInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00143">AMDGPUBaseInfo.cpp:143</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MUBUFInfo_html_aa5e33ab8b158fec450c33071cc86f826"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#aa5e33ab8b158fec450c33071cc86f826">llvm::AMDGPU::MUBUFInfo::has_vaddr</a></div><div class="ttdeci">bool has_vaddr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00137">AMDGPUBaseInfo.cpp:137</a></div></div>
<div class="ttc" id="classllvm_1_1FeatureBitset_html_a4fce0696a3465a5f24d788288f23f6bf"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html#a4fce0696a3465a5f24d788288f23f6bf">llvm::FeatureBitset::test</a></div><div class="ttdeci">constexpr bool test(unsigned I) const</div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00090">SubtargetFeature.h:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a8dd1efaf10bea58df5259c9a0c223d9a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMinFlatWorkGroupSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00312">AMDGPUBaseInfo.cpp:312</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a006a1bf1a9b127d61b8fdba861f59cb1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a006a1bf1a9b127d61b8fdba861f59cb1">llvm::AMDGPU::splitMUBUFOffset</a></div><div class="ttdeci">bool splitMUBUFOffset(uint32_t Imm, uint32_t &amp;SOffset, uint32_t &amp;ImmOffset, const GCNSubtarget *Subtarget, uint32_t Align)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01269">AMDGPUBaseInfo.cpp:1269</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f">llvm::Triple::r600</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00066">Triple.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a5fc23559f17bbe5ff83ec0fed0a5fdcf"><div class="ttname"><a href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">llvm::Triple::getArch</a></div><div class="ttdeci">ArchType getArch() const</div><div class="ttdoc">getArch - Get the parsed architecture type of this triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00297">Triple.h:297</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a1dc095c5422453e140bacab2f6ee4258"><div class="ttname"><a href="structamd__kernel__code__s.html#a1dc095c5422453e140bacab2f6ee4258">amd_kernel_code_s::group_segment_alignment</a></div><div class="ttdeci">uint8_t group_segment_alignment</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00639">AMDKernelCodeT.h:639</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a49897e4c6b2b01d68f4cc65cbb4e93e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">llvm::AMDGPU::isGroupSegment</a></div><div class="ttdeci">bool isGroupSegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00547">AMDGPUBaseInfo.cpp:547</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ad183dc79953e350b769b1dcfda4f0f1c"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad183dc79953e350b769b1dcfda4f0f1c">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(MCRegister Reg) const</div><div class="ttdoc">contains - Return true if the specified register is included in this register class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00067">MCRegisterInfo.h:67</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a538a5f491696e8b8ef0987e3aaedbb37"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">llvm::AMDGPU::encodeWaitcnt</a></div><div class="ttdeci">unsigned encodeWaitcnt(const IsaVersion &amp;Version, unsigned Vmcnt, unsigned Expcnt, unsigned Lgkmcnt)</div><div class="ttdoc">Encodes Vmcnt, Expcnt and Lgkmcnt into Waitcnt for given isa Version. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00693">AMDGPUBaseInfo.cpp:693</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_ac865befe5b2563e7df0c82f5ff5ba5f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">llvm::AMDGPU::IsaInfo::getMaxNumVGPRs</a></div><div class="ttdeci">unsigned getMaxNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00463">AMDGPUBaseInfo.cpp:463</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5b6a1089ecf2f169db2202ce3340c17b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">llvm::AMDGPU::isReadOnlySegment</a></div><div class="ttdeci">bool isReadOnlySegment(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00555">AMDGPUBaseInfo.cpp:555</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a7d9da1d38203f7899139c8dedb15d97c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">llvm::AMDGPU::encodeExpcnt</a></div><div class="ttdeci">unsigned encodeExpcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Expcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00682">AMDGPUBaseInfo.cpp:682</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">llvm::AMDGPU::SendMsg::StreamId</a></div><div class="ttdeci">StreamId</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00301">SIDefines.h:301</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a641c1e8816f4092890d4175640c3c759"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="classllvm_1_1Function_html_a7477aafbbe989ad35b96fac186d8e9fd"><div class="ttname"><a href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">llvm::Function::getAttributes</a></div><div class="ttdeci">AttributeList getAttributes() const</div><div class="ttdoc">Return the attribute list for this Function. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00223">Function.h:223</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a25ca07a7804433b0e26ecc20d9e1a531"><div class="ttname"><a href="structamd__kernel__code__s.html#a25ca07a7804433b0e26ecc20d9e1a531">amd_kernel_code_s::amd_machine_version_minor</a></div><div class="ttdeci">uint16_t amd_machine_version_minor</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00535">AMDKernelCodeT.h:535</a></div></div>
<div class="ttc" id="AMDGPUAsmUtils_8h_html"><div class="ttname"><a href="AMDGPUAsmUtils_8h.html">AMDGPUAsmUtils.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5fb6ac70a302c2950012a955ef7b1d6a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">llvm::AMDGPU::decodeLgkmcnt</a></div><div class="ttdeci">unsigned decodeLgkmcnt(const IsaVersion &amp;Version, unsigned Waitcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00651">AMDGPUBaseInfo.cpp:651</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a2862a0fae72aca5a5d2f736e7c5ecd8f"><div class="ttname"><a href="structamd__kernel__code__s.html#a2862a0fae72aca5a5d2f736e7c5ecd8f">amd_kernel_code_s::amd_kernel_code_version_minor</a></div><div class="ttdeci">uint32_t amd_kernel_code_version_minor</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00532">AMDKernelCodeT.h:532</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a0697ba8ae599aa8e799b247ba07ae0f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a0697ba8ae599aa8e799b247ba07ae0f4">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX9_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00326">SIDefines.h:326</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00031">MCRegisterInfo.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbae76e300e567617c2a69eff733dcffc90">llvm::AMDGPU::SendMsg::ID_GS_DONE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00267">SIDefines.h:267</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_aa4903883a5d71f2a447f17c0ceb65bb9"><div class="ttname"><a href="structamd__kernel__code__s.html#aa4903883a5d71f2a447f17c0ceb65bb9">amd_kernel_code_s::compute_pgm_resource_registers</a></div><div class="ttdeci">uint64_t compute_pgm_resource_registers</div><div class="ttdoc">Shader program settings for CS. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00562">AMDKernelCodeT.h:562</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1IsaVersion_html_acbbd7e0aad3014123d3d6fbadcc26d86"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1IsaVersion.html#acbbd7e0aad3014123d3d6fbadcc26d86">llvm::AMDGPU::IsaVersion::Minor</a></div><div class="ttdeci">unsigned Minor</div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8h_source.html#l00138">TargetParser.h:138</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a53c07a5f15c9d1ccad93dc1c57f79c09"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a53c07a5f15c9d1ccad93dc1c57f79c09">llvm::MCInstrDesc::NumOperands</a></div><div class="ttdeci">unsigned short NumOperands</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00191">MCInstrDesc.h:191</a></div></div>
<div class="ttc" id="namespacellvm_html_a5537d2c18e3c7cf4e9b70986bb7c90db"><div class="ttname"><a href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">llvm::FloatToBits</a></div><div class="ttdeci">uint32_t FloatToBits(float Float)</div><div class="ttdoc">This function takes a float and returns the bit equivalent 32-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00652">MathExtras.h:652</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da4c6e1231407d8f2c735947f02cbcee1f">llvm::AMDGPU::Hwreg::WIDTH_M1_MASK_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00358">SIDefines.h:358</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1IsaVersion_html_aef8b56009a9935038a8cd0c4e0495554"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">llvm::AMDGPU::IsaVersion::Major</a></div><div class="ttdeci">unsigned Major</div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8h_source.html#l00137">TargetParser.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">llvm::CallingConv::AMDGPU_CS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL compute shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00208">CallingConv.h:208</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa773b952c1097dcbb09e99bd4cd3b802"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">llvm::AMDGPU::isSISrcFPOperand</a></div><div class="ttdeci">bool isSISrcFPOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Is this floating-point operand? </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01050">AMDGPUBaseInfo.cpp:1050</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a138245e67e795c1b5314eb9847d2c2ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">llvm::AMDGPU::hasSMEMByteOffset</a></div><div class="ttdeci">static bool hasSMEMByteOffset(const MCSubtargetInfo &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01246">AMDGPUBaseInfo.cpp:1246</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_afd56d792a341cdace91959b9e34d5e24"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">llvm::AMDGPU::Hwreg::decodeHwreg</a></div><div class="ttdeci">void decodeHwreg(unsigned Val, unsigned &amp;Id, unsigned &amp;Offset, unsigned &amp;Width)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00756">AMDGPUBaseInfo.cpp:756</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a6ce57c75a70c3b721b00dede60435d7a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">llvm::AMDGPU::hasSRAMECC</a></div><div class="ttdeci">bool hasSRAMECC(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00925">AMDGPUBaseInfo.cpp:925</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aee6b630ac15f65f731a072177d51207c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">llvm::AMDGPU::getMTBUFHasVAddr</a></div><div class="ttdeci">bool getMTBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00172">AMDGPUBaseInfo.cpp:172</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aedabe9a341c4f2ec7f3604472d597651"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">llvm::AMDGPU::getSMRDEncodedOffset</a></div><div class="ttdeci">int64_t getSMRDEncodedOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01250">AMDGPUBaseInfo.cpp:1250</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5688c3d8cf734f824f2637b7bc91e2cb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a></div><div class="ttdeci">bool isCompute(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00900">AMDGPUBaseInfo.cpp:900</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_af4cb2c8159c390d78b6a547ac87179ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a></div><div class="ttdeci">bool isInlinableLiteral64(int64_t Literal, bool HasInv2Pi)</div><div class="ttdoc">Is this literal inlinable. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01143">AMDGPUBaseInfo.cpp:1143</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a58f60f9ac04e27846a67a951d920837e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">llvm::AMDGPU::isSI</a></div><div class="ttdeci">bool isSI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00937">AMDGPUBaseInfo.cpp:937</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a8712096d79b8b76954f261f06351c34f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">llvm::AMDGPU::IsaInfo::getMinNumSGPRs</a></div><div class="ttdeci">unsigned getMinNumSGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00359">AMDGPUBaseInfo.cpp:359</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a516592563eb2b1d624821d400e9ed1"><div class="ttname"><a href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">llvm::isUInt&lt; 8 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 8 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00379">MathExtras.h:379</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1Waitcnt_html_a49bff4908daae259709685d4bbf1a4dc"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a49bff4908daae259709685d4bbf1a4dc">llvm::AMDGPU::Waitcnt::LgkmCnt</a></div><div class="ttdeci">unsigned LgkmCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00365">AMDGPUBaseInfo.h:365</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa303bfa4cd838f547ba84ab62cd93c95"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">llvm::AMDGPU::getMUBUFHasSoffset</a></div><div class="ttdeci">bool getMUBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00212">AMDGPUBaseInfo.cpp:212</a></div></div>
<div class="ttc" id="GlobalValue_8h_html"><div class="ttname"><a href="GlobalValue_8h.html">GlobalValue.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a705a7512f5b23ec9b3bb19f032040285"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">llvm::AMDGPU::IsaInfo::getEUsPerCU</a></div><div class="ttdeci">unsigned getEUsPerCU(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00270">AMDGPUBaseInfo.cpp:270</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27e5626ce22d0cd09916837dc88b7efe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a></div><div class="ttdeci">bool isGFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00953">AMDGPUBaseInfo.cpp:953</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00131">AMDKernelCodeT.h:131</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_ac973cf6ead9a91dde90f88333cf3d885"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">llvm::AMDGPU::Hwreg::getHwreg</a></div><div class="ttdeci">StringRef getHwreg(unsigned Id, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00752">AMDGPUBaseInfo.cpp:752</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a9896067acfdb72b73caeb1ede75c9479"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">llvm::AMDGPU::hasMIMG_R128</a></div><div class="ttdeci">bool hasMIMG_R128(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00929">AMDGPUBaseInfo.cpp:929</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_abb8926689b569c862c494983726522d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#abb8926689b569c862c494983726522d2">llvm::AMDGPU::SendMsg::IdSymbolic</a></div><div class="ttdeci">const char *const IdSymbolic[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00015">AMDGPUAsmUtils.cpp:15</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a3c65c76a817d60e322ff750366674a92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a></div><div class="ttdeci">bool isEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00904">AMDGPUBaseInfo.cpp:904</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5f0dcf0fee31f552637de794eef6696e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">llvm::AMDGPU::getMUBUFBaseOpcode</a></div><div class="ttdeci">int getMUBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00187">AMDGPUBaseInfo.cpp:187</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a5ec21277f6bea3560d5e94e420c1552b"><div class="ttname"><a href="structamd__kernel__code__s.html#a5ec21277f6bea3560d5e94e420c1552b">amd_kernel_code_s::private_segment_alignment</a></div><div class="ttdeci">uint8_t private_segment_alignment</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00640">AMDKernelCodeT.h:640</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a8ab2011ec30da8a5edbd54bf0e498363"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">llvm::AMDGPU::isIntrinsicSourceOfDivergence</a></div><div class="ttdeci">bool isIntrinsicSourceOfDivergence(unsigned IntrID)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01339">AMDGPUBaseInfo.cpp:1339</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MUBUFInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">llvm::AMDGPU::MUBUFInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00133">AMDGPUBaseInfo.cpp:133</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a0a486fedaf3c912973ec197de1b37084"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">llvm::AMDGPU::Hwreg::isValidHwreg</a></div><div class="ttdeci">bool isValidHwreg(int64_t Id)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00734">AMDGPUBaseInfo.cpp:734</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">llvm::Triple::AMDHSA</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00183">Triple.h:183</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">llvm::AMDGPU::OPERAND_SRC_LAST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00164">SIDefines.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00772">MCRegisterInfo.h:772</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a55c87ec01cfedf7c509d68763d1e0ac3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a></div><div class="ttdeci">int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00192">AMDGPUBaseInfo.cpp:192</a></div></div>
<div class="ttc" id="namespacellvm_1_1amdhsa_html_ab127cbd0bde97e7c631684a6787ff028afb824f28c63151b6dd4d1e1411aeab85"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ab127cbd0bde97e7c631684a6787ff028afb824f28c63151b6dd4d1e1411aeab85">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00063">AMDHSAKernelDescriptor.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a23d9368d9915a85d5b54f9e0eda046dd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">llvm::AMDGPU::getMTBUFElements</a></div><div class="ttdeci">int getMTBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00167">AMDGPUBaseInfo.cpp:167</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a0557bd873ed2afae533faa02e3168d70"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">llvm::GlobalValue::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="Globals_8cpp_source.html#l00111">Globals.cpp:111</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00452">AMDGPUSubtarget.h:452</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba3c96838594520f27473be49b25fa4b42">llvm::AMDGPU::SendMsg::ID_GAPS_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00271">SIDefines.h:271</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a847f632e8de2b09521e5e9861ae3503f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">llvm::AMDGPU::Hwreg::isValidHwregOffset</a></div><div class="ttdeci">bool isValidHwregOffset(int64_t Offset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00738">AMDGPUBaseInfo.cpp:738</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8abc19ea9267f3ee629dc790945e073e89">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00336">SIDefines.h:336</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ae3ba9f77f723402ff1e1f6d8ac0e3b36"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae3ba9f77f723402ff1e1f6d8ac0e3b36">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">MCRegister getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00032">MCRegisterInfo.cpp:32</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a7ff290402c84552fd9fd3caedb9b00e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">llvm::AMDGPU::isLegalSMRDImmOffset</a></div><div class="ttdeci">bool isLegalSMRDImmOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01256">AMDGPUBaseInfo.cpp:1256</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a1f8110d15ce3aad630ec2e52906226da"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">llvm::AMDGPU::isSISrcInlinableOperand</a></div><div class="ttdeci">bool isSISrcInlinableOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Does this opearnd support only inlinable literals? </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01074">AMDGPUBaseInfo.cpp:1074</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a51007be6be1ef9dfe8e094f67ea3bdf7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a51007be6be1ef9dfe8e094f67ea3bdf7">llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults</a></div><div class="ttdeci">SIModeRegisterDefaults()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00689">AMDGPUBaseInfo.h:689</a></div></div>
<div class="ttc" id="AMDHSAKernelDescriptor_8h_html_adce610366807c48cc27d759a245b20cd"><div class="ttname"><a href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">AMDHSA_BITS_SET</a></div><div class="ttdeci">#define AMDHSA_BITS_SET(DST, MSK, VAL)</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00042">AMDHSAKernelDescriptor.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00142">SIDefines.h:142</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_ab3ae015c304377afcbc3ae1ed54578e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#ab3ae015c304377afcbc3ae1ed54578e8">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::NumSGPRs</a></div><div class="ttdeci">constexpr char NumSGPRs[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mNumSGPRs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00243">AMDGPUMetadata.h:243</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00144">SIDefines.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a67f499628638fafe3c0df5d4464e50ffa29e2fa927ce0f8856b11d9a1c4926253"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa29e2fa927ce0f8856b11d9a1c4926253">llvm::AMDGPU::IsaInfo::TRAP_NUM_SGPRS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00065">AMDGPUBaseInfo.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00113">AMDGPUBaseInfo.cpp:113</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466dae4598eaece72c19bb567c97e57889be8">llvm::AMDGPU::SendMsg::OP_GS_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00291">SIDefines.h:291</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a9e373829f3f1775d30eae9053067f8c3"><div class="ttname"><a href="classllvm_1_1StringRef.html#a9e373829f3f1775d30eae9053067f8c3">llvm::StringRef::getAsInteger</a></div><div class="ttdeci">std::enable_if&lt; std::numeric_limits&lt; T &gt;::is_signed, bool &gt;::type getAsInteger(unsigned Radix, T &amp;Result) const</div><div class="ttdoc">Parse the current string as an integer of the specified radix. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00499">StringRef.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html"><div class="ttname"><a href="classllvm_1_1Attribute.html">llvm::Attribute</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00051">Attributes.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4c450943f424116a9b6b9a3db451af6c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">llvm::AMDGPU::getIsaVersion</a></div><div class="ttdeci">IsaVersion getIsaVersion(StringRef GPU)</div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8cpp_source.html#l00175">TargetParser.cpp:175</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4afec82ae1bf5379f91bdbb2ebeb7d73b4">llvm::AMDGPU::SendMsg::STREAM_ID_NONE_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00302">SIDefines.h:302</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MUBUFInfo_html_a283d6ab840ad1ba3194604452efdafc3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a283d6ab840ad1ba3194604452efdafc3">llvm::AMDGPU::MUBUFInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00134">AMDGPUBaseInfo.cpp:134</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da95be651f5ad5ae0e70cf1d83cd493282">llvm::AMDGPU::SendMsg::OP_GS_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00290">SIDefines.h:290</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a52dca8a795e8fc62e2ddb051101acbc8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">llvm::AMDGPU::IsaInfo::getVGPREncodingGranule</a></div><div class="ttdeci">unsigned getVGPREncodingGranule(const MCSubtargetInfo *STI, Optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00437">AMDGPUBaseInfo.cpp:437</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00044">AMDGPUBaseInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a7b1389f477270e0a2e4c8b4bc06d16a4"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a7b1389f477270e0a2e4c8b4bc06d16a4">llvm::AMDGPUSubtarget::hasFP32Denormals</a></div><div class="ttdeci">bool hasFP32Denormals(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00151">AMDGPUSubtarget.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_a8b89571cbeb97be380547fe909d82bc5"><div class="ttname"><a href="classllvm_1_1AttributeList.html#a8b89571cbeb97be380547fe909d82bc5">llvm::AttributeList::hasParamAttribute</a></div><div class="ttdeci">bool hasParamAttribute(unsigned ArgNo, Attribute::AttrKind Kind) const</div><div class="ttdoc">Equivalent to hasAttribute(ArgNo + FirstArgIndex, Kind). </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01322">Attributes.cpp:1322</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1Waitcnt_html_a0ba828f2b59dbcb07106063c09d66fda"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#a0ba828f2b59dbcb07106063c09d66fda">llvm::AMDGPU::Waitcnt::ExpCnt</a></div><div class="ttdeci">unsigned ExpCnt</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00364">AMDGPUBaseInfo.h:364</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a20f21352639512a028b2297e3cba9094"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">llvm::AMDGPU::IsaInfo::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00252">AMDGPUBaseInfo.cpp:252</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_afeb7e0bccf88c9d23d02454609eb431a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs</a></div><div class="ttdeci">unsigned getTotalNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00340">AMDGPUBaseInfo.cpp:340</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdoc">Address space for local memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00276">AMDGPU.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a7baaa91927748c04ac388e82788a973d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs</a></div><div class="ttdeci">unsigned getAddressableNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00347">AMDGPUBaseInfo.cpp:347</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL pixel shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00205">CallingConv.h:205</a></div></div>
<div class="ttc" id="Module_8h_html"><div class="ttname"><a href="Module_8h.html">Module.h</a></div><div class="ttdoc">Module.h This file contains the declarations for the Module class. </div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4d33ed416833f75e97045b3ce8380132"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">llvm::AMDGPU::getMTBUFHasSoffset</a></div><div class="ttdeci">bool getMTBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00182">AMDGPUBaseInfo.cpp:182</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MUBUFInfo_html_ac6fe5d86d211d1df6a171c3941817155"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#ac6fe5d86d211d1df6a171c3941817155">llvm::AMDGPU::MUBUFInfo::BaseOpcode</a></div><div class="ttdeci">uint16_t BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00135">AMDGPUBaseInfo.cpp:135</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a74783910a317456a47477f21dc8a73de"><div class="ttname"><a href="classllvm_1_1StringRef.html#a74783910a317456a47477f21dc8a73de">llvm::StringRef::split</a></div><div class="ttdeci">LLVM_NODISCARD std::pair&lt; StringRef, StringRef &gt; split(char Separator) const</div><div class="ttdoc">Split into two substrings around the first occurrence of a separator character. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00718">StringRef.h:718</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a181d2e596332f4062206a62830426b86"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">llvm::AMDGPU::getMTBUFHasSrsrc</a></div><div class="ttdeci">bool getMTBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00177">AMDGPUBaseInfo.cpp:177</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">llvm::AMDGPU::Hwreg::OFFSET_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00344">SIDefines.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_aec147a230202e68bf78fc70798b25902"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aec147a230202e68bf78fc70798b25902">llvm::AMDGPU::SendMsg::isValidMsgStream</a></div><div class="ttdeci">bool isValidMsgStream(int64_t MsgId, int64_t OpId, int64_t StreamId, bool Strict)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00832">AMDGPUBaseInfo.cpp:832</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466daa619ceec748cf1879249f9eab71bae15">llvm::AMDGPU::SendMsg::OP_MASK_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00284">SIDefines.h:284</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a85c41c5ce2132d8a93f27199dfc681f6"><div class="ttname"><a href="structamd__kernel__code__s.html#a85c41c5ce2132d8a93f27199dfc681f6">amd_kernel_code_s::amd_machine_version_stepping</a></div><div class="ttdeci">uint16_t amd_machine_version_stepping</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00536">AMDKernelCodeT.h:536</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba5a7cd762192e1d19124e157667e0cd02"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba5a7cd762192e1d19124e157667e0cd02">llvm::AMDGPU::SendMsg::ID_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00273">SIDefines.h:273</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4ad981bdbb0307f5825a6c2a2d540b1df3">llvm::AMDGPU::SendMsg::STREAM_ID_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00305">SIDefines.h:305</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00130">SIDefines.h:130</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_ab1e1a521e8178224bf3e065bbccbd94d"><div class="ttname"><a href="structamd__kernel__code__s.html#ab1e1a521e8178224bf3e065bbccbd94d">amd_kernel_code_s::wavefront_size</a></div><div class="ttdeci">uint8_t wavefront_size</div><div class="ttdoc">Wavefront size expressed as a power of two. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00647">AMDKernelCodeT.h:647</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5d7d70152f1d904df03f92ba26418387"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">llvm::AMDGPU::isArgPassedInSGPR</a></div><div class="ttdeci">bool isArgPassedInSGPR(const Argument *A)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01220">AMDGPUBaseInfo.cpp:1220</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a786cf48409e2aaae4ed20445baaa2654"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">llvm::AMDGPU::SendMsg::getMsgOpId</a></div><div class="ttdeci">int64_t getMsgOpId(int64_t MsgId, const StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00797">AMDGPUBaseInfo.cpp:797</a></div></div>
<div class="ttc" id="namespacellvm_html_a1c07fedf398a07f6c0d9fe707bf855ad"><div class="ttname"><a href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">llvm::DoubleToBits</a></div><div class="ttdeci">uint64_t DoubleToBits(double Double)</div><div class="ttdoc">This function takes a double and returns the bit equivalent 64-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00642">MathExtras.h:642</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_aae419e2ff2e3882dd0d8e99c97add6b1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aae419e2ff2e3882dd0d8e99c97add6b1">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a></div><div class="ttdeci">unsigned getNumExtraSGPRs(const MCSubtargetInfo *STI, bool VCCUsed, bool FlatScrUsed)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00417">AMDGPUBaseInfo.cpp:417</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a5d5452528429597f223826cbc63ca867"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a5d5452528429597f223826cbc63ca867">llvm::MCSubtargetInfo::getCPU</a></div><div class="ttdeci">StringRef getCPU() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00105">MCSubtargetInfo.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_ae081bfd156ee8426026761c3c28005b6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">llvm::AMDGPU::SendMsg::msgSupportsStream</a></div><div class="ttdeci">bool msgSupportsStream(int64_t MsgId, int64_t OpId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00854">AMDGPUBaseInfo.cpp:854</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_af9b193879809ccd5812dd91ec719fa1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a></div><div class="ttdeci">const GcnBufferFormatInfo * getGcnBufferFormatInfo(uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01343">AMDGPUBaseInfo.cpp:1343</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa813940c0ad88b3c4419f65af3e89e5e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a></div><div class="ttdeci">bool isShader(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00885">AMDGPUBaseInfo.cpp:885</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_ae346b8facb737e6630b10b22f397f10a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae346b8facb737e6630b10b22f397f10a">llvm::AMDGPU::SendMsg::OpSysSymbolic</a></div><div class="ttdeci">const char *const OpSysSymbolic[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00035">AMDGPUAsmUtils.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1Argument_html_ab205d366b1137026c32f5678f7cc2726"><div class="ttname"><a href="classllvm_1_1Argument.html#ab205d366b1137026c32f5678f7cc2726">llvm::Argument::getArgNo</a></div><div class="ttdeci">unsigned getArgNo() const</div><div class="ttdoc">Return the index of this formal argument in its containing function. </div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00047">Argument.h:47</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html_a85602257219e604394ae8ca11229da08"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">llvm::AMDGPU::MIMGInfo::VAddrDwords</a></div><div class="ttdeci">uint8_t VAddrDwords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00268">AMDGPUBaseInfo.h:268</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a329b5f490df50f14bf5c359c0a01e99a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMaxFlatWorkGroupSize(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00316">AMDGPUBaseInfo.cpp:316</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_ad625cf3c6650d45df86276f8672a88ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">llvm::AMDGPU::SendMsg::msgRequiresOp</a></div><div class="ttdeci">bool msgRequiresOp(int64_t MsgId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00850">AMDGPUBaseInfo.cpp:850</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key_html_a0963ad90c895ee3e4e6d9e463c2d2e23"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1CodeProps_1_1Key.html#a0963ad90c895ee3e4e6d9e463c2d2e23">llvm::AMDGPU::HSAMD::Kernel::CodeProps::Key::NumVGPRs</a></div><div class="ttdeci">constexpr char NumVGPRs[]</div><div class="ttdoc">Key for Kernel::CodeProps::Metadata::mNumVGPRs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00245">AMDGPUMetadata.h:245</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da4fd68f389956f8ba7df3b7c868a587f1">llvm::AMDGPU::SendMsg::OP_NONE_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00281">SIDefines.h:281</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a1e1747b3b393845d360d121fc2fc9223"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">llvm::AMDGPU::IsaInfo::getNumVGPRBlocks</a></div><div class="ttdeci">unsigned getNumVGPRBlocks(const MCSubtargetInfo *STI, unsigned NumVGPRs, Optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00472">AMDGPUBaseInfo.cpp:472</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a00cd25f8d9ef48abfa9b651262d6c741"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">llvm::AMDGPU::isGCN3Encoding</a></div><div class="ttdeci">bool isGCN3Encoding(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00957">AMDGPUBaseInfo.cpp:957</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8cpp_html_a965c8524f06b1f0afafea805a732fd8c"><div class="ttname"><a href="AMDGPUBaseInfo_8cpp.html#a965c8524f06b1f0afafea805a732fd8c">MAP_REG2REG</a></div><div class="ttdeci">#define MAP_REG2REG</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00975">AMDGPUBaseInfo.cpp:975</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html_a520bdf57dfe3e73abb53d482893f0a27"><div class="ttname"><a href="classllvm_1_1raw__ostream.html#a520bdf57dfe3e73abb53d482893f0a27">llvm::raw_ostream::flush</a></div><div class="ttdeci">void flush()</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00155">raw_ostream.h:155</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">llvm::amdhsa::kernel_descriptor_t</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00152">AMDHSAKernelDescriptor.h:152</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ade135e9169df98a7457505a0ea5b6179"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">llvm::AMDGPU::isCI</a></div><div class="ttdeci">bool isCI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00941">AMDGPUBaseInfo.cpp:941</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a688f3c46ebc34c00ea80c22c15a0b0c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">llvm::AMDGPU::getMTBUFBaseOpcode</a></div><div class="ttdeci">int getMTBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00157">AMDGPUBaseInfo.cpp:157</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a842a99d2928e264423f0ac73b0910ec9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs</a></div><div class="ttdeci">unsigned getAddressableNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00448">AMDGPUBaseInfo.cpp:448</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html_a4329e8b5b79e5905cf638e7e5e278734"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">llvm::AMDGPU::MIMGInfo::BaseOpcode</a></div><div class="ttdeci">uint16_t BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00265">AMDGPUBaseInfo.h:265</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a7b581c7318ec95ec6176a880d45a6f62"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">llvm::AMDGPU::getInitialPSInputAddr</a></div><div class="ttdeci">unsigned getInitialPSInputAddr(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00881">AMDGPUBaseInfo.cpp:881</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">llvm::AMDGPU::Hwreg::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00315">SIDefines.h:315</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a626413fe751b97e13812bb7b635e6dd5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a></div><div class="ttdeci">bool isGFX9(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00949">AMDGPUBaseInfo.cpp:949</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_af8b31d62cbde87fd89fc01dbf50497a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#af8b31d62cbde87fd89fc01dbf50497a5">llvm::AMDGPU::SendMsg::OpGsSymbolic</a></div><div class="ttdeci">const char *const OpGsSymbolic[]</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmUtils_8cpp_source.html#l00043">AMDGPUAsmUtils.cpp:43</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_adf4bf704a730b8d3f9ce8497eddf5aee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor</a></div><div class="ttdeci">amdhsa::kernel_descriptor_t getDefaultAmdhsaKernelDescriptor(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00518">AMDGPUBaseInfo.cpp:518</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ada9fcba644bde1f8d02c03362f5f4205">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00317">SIDefines.h:317</a></div></div>
<div class="ttc" id="namespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00163">Alignment.h:163</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html_a5779a9eb60048bf4ff930445561e64d1"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a5779a9eb60048bf4ff930445561e64d1">llvm::AMDGPU::MIMGInfo::Opcode</a></div><div class="ttdeci">uint16_t Opcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00264">AMDGPUBaseInfo.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1Argument_html_a5f34652800248706092e53ddede5fb40"><div class="ttname"><a href="classllvm_1_1Argument.html#a5f34652800248706092e53ddede5fb40">llvm::Argument::getParent</a></div><div class="ttdeci">const Function * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00041">Argument.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ad198ccff657f64471c12cc36d9aa1969"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">llvm::AMDGPU::isVI</a></div><div class="ttdeci">bool isVI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00945">AMDGPUBaseInfo.cpp:945</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MTBUFInfo_html_ac99e8aebdd18a3ee95a483f92ab963cf"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#ac99e8aebdd18a3ee95a483f92ab963cf">llvm::AMDGPU::MTBUFInfo::has_soffset</a></div><div class="ttdeci">bool has_soffset</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00148">AMDGPUBaseInfo.cpp:148</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">llvm::AMDGPUSubtarget::SEA_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00056">AMDGPUSubtarget.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_a968930aea9d9efa8d46dd890fce75643"><div class="ttname"><a href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">llvm::Attribute::getValueAsString</a></div><div class="ttdeci">StringRef getValueAsString() const</div><div class="ttdoc">Return the attribute&amp;#39;s value as a string. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00220">Attributes.cpp:220</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a99d8e5747c69e74d27f050f13c4809b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">llvm::AMDGPU::IsaInfo::getNumSGPRBlocks</a></div><div class="ttdeci">unsigned getNumSGPRBlocks(const MCSubtargetInfo *STI, unsigned NumSGPRs)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00423">AMDGPUBaseInfo.cpp:423</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdoc">This specifies the register class enumeration of the operand if the operand is a register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00081">MCInstrDesc.h:81</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4db49adcedbc90eef2e5c105510f7811"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">llvm::AMDGPU::hasXNACK</a></div><div class="ttdeci">bool hasXNACK(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00921">AMDGPUBaseInfo.cpp:921</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MTBUFInfo_html_a348095ab29523725f0cc99b5ffbb38c8"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a348095ab29523725f0cc99b5ffbb38c8">llvm::AMDGPU::MTBUFInfo::BaseOpcode</a></div><div class="ttdeci">uint16_t BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00144">AMDGPUBaseInfo.cpp:144</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">llvm::CallingConv::AMDGPU_VS</a></div><div class="ttdoc">Calling convention used for Mesa vertex shaders, or AMDPAL last shader stage before rasterization (ve...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00199">CallingConv.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a34bedf6819d66a1319b6509e6a0f14a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">llvm::AMDGPU::getIntegerAttribute</a></div><div class="ttdeci">int getIntegerAttribute(const Function &amp;F, StringRef Name, int Default)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00565">AMDGPUBaseInfo.cpp:565</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba806c4a7ae293ba75cc3a741d89f421e4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba806c4a7ae293ba75cc3a741d89f421e4">llvm::AMDGPU::SendMsg::ID_MASK_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00275">SIDefines.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1FPOpFusion_html_a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f"><div class="ttname"><a href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5a451b4af21652249f72a40a7f9b88ca4f">llvm::FPOpFusion::Strict</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00035">TargetOptions.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00151">SIDefines.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a602bf9c2a80b4f1561e755b693886e25"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">llvm::AMDGPU::getWaitcntBitMask</a></div><div class="ttdeci">unsigned getWaitcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00622">AMDGPUBaseInfo.cpp:622</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a21cbc76ff7fd60513dea122b45e00325"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">llvm::AMDGPU::shouldEmitConstantsToTextSection</a></div><div class="ttdeci">bool shouldEmitConstantsToTextSection(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00561">AMDGPUBaseInfo.cpp:561</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00132">SIDefines.h:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3">llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00064">AMDGPUBaseInfo.h:64</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a3b4b736315e94fd7120f6030d12a32"><div class="ttname"><a href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">llvm::isUInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 16 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00382">MathExtras.h:382</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">llvm::Triple::AMDPAL</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00190">Triple.h:190</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00150">SIDefines.h:150</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_ab80a7b908b126b9edccb7812d1051e6e"><div class="ttname"><a href="structamd__kernel__code__s.html#ab80a7b908b126b9edccb7812d1051e6e">amd_kernel_code_s::kernel_code_entry_byte_offset</a></div><div class="ttdeci">int64_t kernel_code_entry_byte_offset</div><div class="ttdoc">Byte offset (possibly negative) from start of amd_kernel_code_t object to kernel&amp;#39;s entry point instru...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00548">AMDKernelCodeT.h:548</a></div></div>
<div class="ttc" id="LLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a7fba5af4359eeeef753f1c286ea8d0d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a></div><div class="ttdeci">bool isSISrcOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Can this operand also contain immediate values? </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01043">AMDGPUBaseInfo.cpp:1043</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00263">AMDGPUBaseInfo.h:263</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">llvm::AMDGPU::VGPRIndexMode::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00204">SIDefines.h:204</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_ab517735e25ea7d55615efcb72f410d91"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">llvm::AMDGPU::SendMsg::decodeMsg</a></div><div class="ttdeci">void decodeMsg(unsigned Val, uint16_t &amp;MsgId, uint16_t &amp;OpId, uint16_t &amp;StreamId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00858">AMDGPUBaseInfo.cpp:858</a></div></div>
<div class="ttc" id="SIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01160">AMDGPUBaseInfo.cpp:1160</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00152">SIDefines.h:152</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00199">MCInstrDesc.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a3fe81bf8ec280aadc0e37a4b11408fa6"><div class="ttname"><a href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">llvm::Function::getFnAttribute</a></div><div class="ttdeci">Attribute getFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return the attribute for the given attribute kind. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00333">Function.h:333</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a></div><div class="ttdeci">unsigned getMCReg(unsigned Reg, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">If Reg is a pseudo reg, return the correct hardware register given STI otherwise return Reg...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01023">AMDGPUBaseInfo.cpp:1023</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba2ceaee8363897f7b875879de0e6023f5">llvm::AMDGPU::SendMsg::ID_SYSMSG</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00270">SIDefines.h:270</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a13ec65b2962862fd9dd574d03f703c03"><div class="ttname"><a href="structamd__kernel__code__s.html#a13ec65b2962862fd9dd574d03f703c03">amd_kernel_code_s::amd_machine_kind</a></div><div class="ttdeci">uint16_t amd_machine_kind</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00533">AMDKernelCodeT.h:533</a></div></div>
<div class="ttc" id="Casting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a6fd9b23b6adf6877d2baba38030b77c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">llvm::AMDGPU::IsaInfo::getMinNumVGPRs</a></div><div class="ttdeci">unsigned getMinNumVGPRs(const MCSubtargetInfo *STI, unsigned WavesPerEU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00452">AMDGPUBaseInfo.cpp:452</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da7b5c643b35728e84a4e3eb771a1c0207">llvm::AMDGPU::SendMsg::OP_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00280">SIDefines.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a906595c44094cbae6a0cca1b1a8b1304"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">llvm::AMDGPU::getLgkmcntBitMask</a></div><div class="ttdeci">unsigned getLgkmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00618">AMDGPUBaseInfo.cpp:618</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a723087d5f4635793f28b71ee6cdafecd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">llvm::AMDGPU::getMUBUFHasVAddr</a></div><div class="ttdeci">bool getMUBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00202">AMDGPUBaseInfo.cpp:202</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a0dd97148e88eb6023823b5398dc7e288"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0dd97148e88eb6023823b5398dc7e288">llvm::AMDGPU::getMIMGBaseOpcode</a></div><div class="ttdeci">const MIMGBaseOpcodeInfo * getMIMGBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00120">AMDGPUBaseInfo.cpp:120</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a938abb1637130185772f6e9d2b851841"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">llvm::AMDGPU::isSGPR</a></div><div class="ttdeci">bool isSGPR(unsigned Reg, const MCRegisterInfo *TRI)</div><div class="ttdoc">Is Reg - scalar register. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00961">AMDGPUBaseInfo.cpp:961</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbafa31a7b9c2cb4e59a4fefa5a14a184f2">llvm::AMDGPU::SendMsg::ID_GS_ALLOC_REQ</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00268">SIDefines.h:268</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MTBUFInfo_html_a49959547b1d880d201dfbcb823af4ebf"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html#a49959547b1d880d201dfbcb823af4ebf">llvm::AMDGPU::MTBUFInfo::has_srsrc</a></div><div class="ttdeci">bool has_srsrc</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00147">AMDGPUBaseInfo.cpp:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dba8835ee4332849edaf126016ce45fbbe8">llvm::AMDGPU::SendMsg::ID_GET_DOORBELL</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00269">SIDefines.h:269</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MUBUFInfo_html_a3202f5eb1675b1a1a1e66f6856d4e5c4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a3202f5eb1675b1a1a1e66f6856d4e5c4">llvm::AMDGPU::MUBUFInfo::elements</a></div><div class="ttdeci">uint8_t elements</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00136">AMDGPUBaseInfo.cpp:136</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_afe4dc6030f3dd1cd81dddbd5307cd146"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afe4dc6030f3dd1cd81dddbd5307cd146">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU</a></div><div class="ttdeci">unsigned getMaxWavesPerEU(const MCSubtargetInfo *STI, unsigned FlatWorkGroupSize)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00306">AMDGPUBaseInfo.cpp:306</a></div></div>
<div class="ttc" id="SubtargetFeature_8h_html"><div class="ttname"><a href="SubtargetFeature_8h.html">SubtargetFeature.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00143">SIDefines.h:143</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a3a326b706ed4c9caaca05063b47c98dbaa8735398852d9af3e1e5bdf3fc691492"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a3a326b706ed4c9caaca05063b47c98dbaa8735398852d9af3e1e5bdf3fc691492">llvm::AMDGPU::SendMsg::ID_GAPS_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00272">SIDefines.h:272</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466da843fe93a6d897ef65223277bde871855">llvm::AMDGPU::SendMsg::OP_SYS_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00297">SIDefines.h:297</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a298e739dde06173007b96fbd230a4c42"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">llvm::AMDGPU::initDefaultAMDKernelCodeT</a></div><div class="ttdeci">void initDefaultAMDKernelCodeT(amd_kernel_code_t &amp;Header, const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00482">AMDGPUBaseInfo.cpp:482</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MUBUFInfo_html_a7a2b1be112e7c048ecad1412577da271"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html#a7a2b1be112e7c048ecad1412577da271">llvm::AMDGPU::MUBUFInfo::has_soffset</a></div><div class="ttdeci">bool has_soffset</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00139">AMDGPUBaseInfo.cpp:139</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdoc">Calling convention for AMDGPU code object kernels. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00211">CallingConv.h:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1IndexedInstrProf_html_a3890d6a47a6ff8b8c4ecc8a1f9040a04"><div class="ttname"><a href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">llvm::IndexedInstrProf::Version</a></div><div class="ttdeci">const uint64_t Version</div><div class="ttdef"><b>Definition:</b> <a href="InstrProf_8h_source.html#l00980">InstrProf.h:980</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_aa5ba3ce3926fe3393e6b79ef3728cbc1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">llvm::AMDGPU::SendMsg::getMsgName</a></div><div class="ttdeci">StringRef getMsgName(int64_t MsgId)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00793">AMDGPUBaseInfo.cpp:793</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MTBUFInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">llvm::AMDGPU::MTBUFInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00142">AMDGPUBaseInfo.cpp:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ae2bf2fb18f13b718678c168390325446"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2bf2fb18f13b718678c168390325446">llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_GFX10_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00328">SIDefines.h:328</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_aa82573eec93913f61c5fe97062d60c7e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule</a></div><div class="ttdeci">unsigned getSGPRAllocGranule(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00327">AMDGPUBaseInfo.cpp:327</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ade75980e3c0b71d253a7381a15d8ed00"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">llvm::AMDGPU::encodeLgkmcnt</a></div><div class="ttdeci">unsigned encodeLgkmcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned Lgkmcnt)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00687">AMDGPUBaseInfo.cpp:687</a></div></div>
<div class="ttc" id="namespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPTNote_8h_source.html#l00019">AMDGPUPTNote.h:19</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdoc">Address space for constant memory (VTX2). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00275">AMDGPU.h:275</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_html_a3c2adc2f611cd4e106ad05c5f77261b1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD.html#a3c2adc2f611cd4e106ad05c5f77261b1">llvm::AMDGPU::HSAMD::VersionMajor</a></div><div class="ttdeci">constexpr uint32_t VersionMajor</div><div class="ttdoc">HSA metadata major version. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00032">AMDGPUMetadata.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a01a39b0aacaf112ee788b3566e6f03f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a01a39b0aacaf112ee788b3566e6f03f1">llvm::AMDGPU::IsaInfo::streamIsaVersion</a></div><div class="ttdeci">void streamIsaVersion(const MCSubtargetInfo *STI, raw_ostream &amp;Stream)</div><div class="ttdoc">Streams isa version string for given subtarget STI into Stream. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00226">AMDGPUBaseInfo.cpp:226</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab9fbd0d154ab99458acf91eb9add02f4"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab9fbd0d154ab99458acf91eb9add02f4">llvm::MCRegisterInfo::getRegClass</a></div><div class="ttdeci">const MCRegisterClass &amp; getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00536">MCRegisterInfo.h:536</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1">llvm::CallingConv::AMDGPU_ES</a></div><div class="ttdoc">Calling convention used for AMDPAL shader stage before geometry shader if geometry is in use...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00231">CallingConv.h:231</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a84f97b2884502eab6b0196da9e29e178"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">llvm::AMDGPU::getVmcntBitMask</a></div><div class="ttdeci">unsigned getVmcntBitMask(const IsaVersion &amp;Version)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00605">AMDGPUBaseInfo.cpp:605</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a0d3e0a75774a86f6c8302eee2dfe1326"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">llvm::AMDGPU::decodeWaitcnt</a></div><div class="ttdeci">void decodeWaitcnt(const IsaVersion &amp;Version, unsigned Waitcnt, unsigned &amp;Vmcnt, unsigned &amp;Expcnt, unsigned &amp;Lgkmcnt)</div><div class="ttdoc">Decodes Vmcnt, Expcnt and Lgkmcnt from given Waitcnt for given isa Version, and writes decoded values...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00656">AMDGPUBaseInfo.cpp:656</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00204">AMDGPUBaseInfo.h:204</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:41 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
