#ifndef BCM56880_A0_ENUM_H
#define BCM56880_A0_ENUM_H
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 * Tool: INTERNAL/regs/xgs/generate-chip.pl
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * Enum definitions for the BCM56880_A0.
 */

#define ALPM_KEY_MUX_BITP_PROFILEm 0
#define ALPM_KEY_MUX_CTRL_PRE_SELm 1
#define AM_TABLEm 2
#define AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr 3
#define AVS_CEN_ROSC_STATUSr 4
#define AVS_CLEAR_PMB_ERROR_STATUSr 5
#define AVS_HW_MNTR_AC_DCN_CEN_ROSC_0r 6
#define AVS_HW_MNTR_AC_PATGEN_HI_LO_DURr 7
#define AVS_HW_MNTR_ADC_SETTLING_TIMEr 8
#define AVS_HW_MNTR_AVS_INTR_FLAGSr 9
#define AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARr 10
#define AVS_HW_MNTR_AVS_REGISTERS_LOCKSr 11
#define AVS_HW_MNTR_AVS_SPAREr 12
#define AVS_HW_MNTR_AVS_SPARE_0r 13
#define AVS_HW_MNTR_AVS_SPARE_1r 14
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r 15
#define AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr 16
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r 17
#define AVS_HW_MNTR_INTR_POW_WDOG_ENr 18
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_1r 19
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_2r 20
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_3r 21
#define AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENr 22
#define AVS_HW_MNTR_LAST_MEASURED_SENSORr 23
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r 24
#define AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr 25
#define AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr 26
#define AVS_HW_MNTR_ROSC_COUNTING_MODEr 27
#define AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr 28
#define AVS_HW_MNTR_SEQUENCER_INITr 29
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r 30
#define AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr 31
#define AVS_HW_MNTR_SW_CONTROLSr 32
#define AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr 33
#define AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr 34
#define AVS_HW_MNTR_TEMPERATURE_THRESHOLDr 35
#define AVS_MISC_CONTROL_0r 36
#define AVS_MISC_CONTROL_1r 37
#define AVS_MISC_CONTROL_2r 38
#define AVS_MISC_CONTROL_3r 39
#define AVS_MISC_STATUSr 40
#define AVS_MISC_STATUS_0r 41
#define AVS_MISC_STATUS_1r 42
#define AVS_PMB_ERROR_STATUSr 43
#define AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLr 44
#define AVS_PMB_SLAVE_AVS_PWD_CONTROLr 45
#define AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDr 46
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLr 47
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTr 48
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDr 49
#define AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLr 50
#define AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDr 51
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLr 52
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTr 53
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDr 54
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDr 55
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDr 56
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLr 57
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTr 58
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr 59
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r 60
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r 61
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r 62
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r 63
#define AVS_PMB_TIMEOUTr 64
#define AVS_PVT_LOCAL_DIODE_SENSOR_STATUSr 65
#define AVS_PVT_MAIN_THERMAL_SENSOR_STATUSr 66
#define AVS_PVT_MNTR_CONFIG_DAC_CODEr 67
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr 68
#define AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr 69
#define AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr 70
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr 71
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr 72
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr 73
#define AVS_PVT_PAD_ADC_STATUSr 74
#define AVS_PVT_PAD_DAC_STATUSr 75
#define AVS_PVT_REMOTE_0_SENSOR_STATUSr 76
#define AVS_PVT_REMOTE_1_SENSOR_STATUSr 77
#define AVS_PVT_REMOTE_2_SENSOR_STATUSr 78
#define AVS_PVT_REMOTE_3_SENSOR_STATUSr 79
#define AVS_PVT_REMOTE_4_SENSOR_STATUSr 80
#define AVS_PVT_REMOTE_5_SENSOR_STATUSr 81
#define AVS_PVT_REMOTE_6_SENSOR_STATUSr 82
#define AVS_PVT_REMOTE_7_SENSOR_STATUSr 83
#define AVS_PVT_REMOTE_SENSOR_STATUSr 84
#define AVS_PVT_VMON_1P8V_STATUSr 85
#define AVS_PVT_VMON_1V_0_STATUSr 86
#define AVS_PVT_VMON_1V_1_STATUSr 87
#define AVS_PVT_VMON_1V_2_STATUSr 88
#define AVS_PVT_VMON_1V_3_STATUSr 89
#define AVS_PVT_VMON_1V_4_STATUSr 90
#define AVS_PVT_VMON_1V_5_STATUSr 91
#define AVS_PVT_VMON_1V_STATUSr 92
#define AVS_PVT_VMON_3P3V_STATUSr 93
#define AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0r 94
#define AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0r 95
#define AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORr 96
#define AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORr 97
#define AVS_ROSC_THRESHOLD1_CEN_ROSCr 98
#define AVS_ROSC_THRESHOLD1_DIRECTIONr 99
#define AVS_ROSC_THRESHOLD2_CEN_ROSCr 100
#define AVS_ROSC_THRESHOLD2_DIRECTIONr 101
#define AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETr 102
#define AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESr 103
#define AVS_TMON_SPARE_0r 104
#define AVS_TMON_TEMPERATURE_INTR_IDLE_TIMEr 105
#define AVS_TMON_TEMPERATURE_INTR_TEMPERATUREr 106
#define AVS_TMON_TEMPERATURE_INTR_THRESHOLDSr 107
#define AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSr 108
#define AVS_TMON_TEMPERATURE_RESET_THRESHOLDr 109
#define AVS_TMON_TP_TMON_TEST_ENABLEr 110
#define AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSr 111
#define AVS_TOP_CTRL_AVS_STATUS_INr 112
#define AVS_TOP_CTRL_AVS_STATUS_OUTr 113
#define AVS_TOP_CTRL_MEMORY_ASSISTr 114
#define AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr 115
#define AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECr 116
#define AVS_TOP_CTRL_OTP_AVS_INFOr 117
#define AVS_TOP_CTRL_OTP_STATUSr 118
#define AVS_TOP_CTRL_PVT_MNTR1_DAC_CODEr 119
#define AVS_TOP_CTRL_PVT_MNTR2_DAC_CODEr 120
#define AVS_TOP_CTRL_PVT_MNTR3_DAC_CODEr 121
#define AVS_TOP_CTRL_PVT_MNTR4_DAC_CODEr 122
#define AVS_TOP_CTRL_PVT_MNTR5_DAC_CODEr 123
#define AVS_TOP_CTRL_PVT_MNTR_DAC_CODEr 124
#define AVS_TOP_CTRL_REVIDr 125
#define AVS_TOP_CTRL_RMON_HZr 126
#define AVS_TOP_CTRL_RMON_RAWR_EXTr 127
#define AVS_TOP_CTRL_RMON_RAWR_INT_HZr 128
#define AVS_TOP_CTRL_RMON_RAWR_INT_VTr 129
#define AVS_TOP_CTRL_RMON_VTr 130
#define AVS_TOP_CTRL_S2_STANDBY_STATUSr 131
#define AVS_TOP_CTRL_SPARE_HIGHr 132
#define AVS_TOP_CTRL_SPARE_LOWr 133
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECr 134
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECr 135
#define AVS_TOP_CTRL_START_AVS_CPUr 136
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr 137
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr 138
#define AVS_TOP_CTRL_VTRAP_STATUSr 139
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEARr 140
#define CDMAC_CLOCK_CTRLr 141
#define CDMAC_CTRLr 142
#define CDMAC_ECC_CTRLr 143
#define CDMAC_ECC_STATUSr 144
#define CDMAC_FIFO_STATUSr 145
#define CDMAC_INTR_ENABLEr 146
#define CDMAC_INTR_STATUSr 147
#define CDMAC_LAG_FAILOVER_STATUSr 148
#define CDMAC_LINK_INTR_CTRLr 149
#define CDMAC_LINK_INTR_STATUSr 150
#define CDMAC_MEM_CTRLr 151
#define CDMAC_MIB_COUNTER_CTRLr 152
#define CDMAC_MIB_COUNTER_MODEr 153
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0r 154
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1r 155
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2r 156
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3r 157
#define CDMAC_MODEr 158
#define CDMAC_PAUSE_CTRLr 159
#define CDMAC_PFC_CTRLr 160
#define CDMAC_PFC_DAr 161
#define CDMAC_PFC_OPCODEr 162
#define CDMAC_PFC_TYPEr 163
#define CDMAC_RSV_MASKr 164
#define CDMAC_RX_CTRLr 165
#define CDMAC_RX_LSS_CTRLr 166
#define CDMAC_RX_LSS_STATUSr 167
#define CDMAC_RX_MAC_SAr 168
#define CDMAC_RX_MAX_SIZEr 169
#define CDMAC_RX_VLAN_TAGr 170
#define CDMAC_SPAREr 171
#define CDMAC_TXFIFO_STATUSr 172
#define CDMAC_TX_CTRLr 173
#define CDMAC_TX_MAC_SAr 174
#define CDMAC_VERSION_IDr 175
#define CDMIB_MEMm 176
#define CDPORT_FAULT_LINK_STATUSr 177
#define CDPORT_FLOW_CONTROL_CONFIGr 178
#define CDPORT_GENERAL_SPARE0_REGr 179
#define CDPORT_GENERAL_SPARE1_REGr 180
#define CDPORT_GENERAL_SPARE2_REGr 181
#define CDPORT_GENERAL_SPARE3_REGr 182
#define CDPORT_INTR_ENABLEr 183
#define CDPORT_INTR_STATUSr 184
#define CDPORT_LAG_FAILOVER_CONFIGr 185
#define CDPORT_LED_CONTROLr 186
#define CDPORT_LINKSTATUS_DOWNr 187
#define CDPORT_MAC_CONTROLr 188
#define CDPORT_MODE_REGr 189
#define CDPORT_PM_VERSION_IDr 190
#define CDPORT_SBUS_CONTROLr 191
#define CDPORT_SPARE0_REGr 192
#define CDPORT_SPARE1_REGr 193
#define CDPORT_SPARE2_REGr 194
#define CDPORT_SPARE3_REGr 195
#define CDPORT_SW_FLOW_CONTROLr 196
#define CDPORT_TSC_INTR_STATUSr 197
#define CDPORT_TSC_MEM_CTRLr 198
#define CDPORT_TSC_PLL_LOCK_STATUSr 199
#define CDPORT_TSC_UCMEM_DATAm 200
#define CDPORT_XGXS0_CTRL_REGr 201
#define CDPORT_XGXS0_LN0_STATUS_REGr 202
#define CDPORT_XGXS0_LN1_STATUS_REGr 203
#define CDPORT_XGXS0_LN2_STATUS_REGr 204
#define CDPORT_XGXS0_LN3_STATUS_REGr 205
#define CDPORT_XGXS0_LN4_STATUS_REGr 206
#define CDPORT_XGXS0_LN5_STATUS_REGr 207
#define CDPORT_XGXS0_LN6_STATUS_REGr 208
#define CDPORT_XGXS0_LN7_STATUS_REGr 209
#define CDPORT_XGXS0_STATUS_REGr 210
#define CENTRAL_CTR_EVICTION_CONTROLr 211
#define CENTRAL_CTR_EVICTION_COUNTER_FLAGr 212
#define CENTRAL_CTR_EVICTION_FIFOm 213
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr 214
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr 215
#define CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr 216
#define CENTRAL_CTR_EVICTION_FIFO_STATUSr 217
#define CENTRAL_CTR_EVICTION_INTR_ENABLEr 218
#define CENTRAL_CTR_EVICTION_INTR_STATUSr 219
#define DLB_ECMP_AUX_BOTP_PROFILEm 220
#define DLB_ECMP_BITP_PROFILEm 221
#define DLB_ECMP_BOTP_PROFILEm 222
#define DLB_ECMP_CTRL_PRE_SELm 223
#define DLB_ECMP_CURRENT_TIMEr 224
#define DLB_ECMP_DLB_ID_0_TO_63_ENABLEr 225
#define DLB_ECMP_DLB_ID_64_TO_127_ENABLEr 226
#define DLB_ECMP_DLB_ID_OFFSETr 227
#define DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREm 228
#define DLB_ECMP_FLOWSETm 229
#define DLB_ECMP_FLOWSET_MEMBERm 230
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGEm 231
#define DLB_ECMP_GLB_QUANTIZE_THRESHOLDm 232
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15m 233
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31m 234
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47m 235
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63m 236
#define DLB_ECMP_GROUP_CONTROLm 237
#define DLB_ECMP_GROUP_MEMBERSHIPm 238
#define DLB_ECMP_GROUP_MONITOR_CONTROLm 239
#define DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15m 240
#define DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31m 241
#define DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47m 242
#define DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63m 243
#define DLB_ECMP_GROUP_STATSm 244
#define DLB_ECMP_HW_RESET_CONTROLr 245
#define DLB_ECMP_INTR_ENABLEr 246
#define DLB_ECMP_INTR_STATUSr 247
#define DLB_ECMP_LINK_CONTROLm 248
#define DLB_ECMP_MONITOR_CONTROLr 249
#define DLB_ECMP_MONITOR_IFP_CONTROLr 250
#define DLB_ECMP_OPTIMAL_CANDIDATEm 251
#define DLB_ECMP_PORT_AVG_QUALITY_MEASUREm 252
#define DLB_ECMP_PORT_INST_QUALITY_MEASUREm 253
#define DLB_ECMP_PORT_QUALITY_MAPPINGm 254
#define DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLm 255
#define DLB_ECMP_PORT_STATEm 256
#define DLB_ECMP_QUALITY_MEASURE_CONTROLr 257
#define DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREm 258
#define DLB_ECMP_QUANTIZE_CONTROLm 259
#define DLB_ECMP_RAM_CONTROL_0r 260
#define DLB_ECMP_RAM_CONTROL_1r 261
#define DLB_ECMP_RANDOM_SELECTION_CONTROLr 262
#define DLB_ECMP_REFRESH_DISABLEr 263
#define DLB_ECMP_REFRESH_INDEXr 264
#define DLB_ECMP_SER_CONTROLr 265
#define DLB_ECMP_SER_CONTROL_2r 266
#define DLB_ECMP_SER_FIFOm 267
#define DLB_ECMP_SER_FIFO_CTRLr 268
#define DLB_ECMP_SER_FIFO_STATUSr 269
#define DLB_LAG_AUX_BOTP_PROFILEm 270
#define DLB_LAG_BITP_PROFILEm 271
#define DLB_LAG_BOTP_PROFILEm 272
#define DLB_LAG_CTRL_PRE_SELm 273
#define DLB_LAG_CURRENT_TIMEr 274
#define DLB_LAG_DLB_ID_0_TO_63_ENABLEr 275
#define DLB_LAG_DLB_ID_64_TO_127_ENABLEr 276
#define DLB_LAG_DLB_ID_OFFSETr 277
#define DLB_LAG_FLOWSETm 278
#define DLB_LAG_FLOWSET_MEMBERm 279
#define DLB_LAG_FLOWSET_TIMESTAMP_PAGEm 280
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_0_TO_15m 281
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_16_TO_31m 282
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_32_TO_47m 283
#define DLB_LAG_GROUP_ALT_PORT_MEMBERS_48_TO_63m 284
#define DLB_LAG_GROUP_CONTROLm 285
#define DLB_LAG_GROUP_MEMBERSHIPm 286
#define DLB_LAG_GROUP_MONITOR_CONTROLm 287
#define DLB_LAG_GROUP_PORT_MEMBERS_0_TO_15m 288
#define DLB_LAG_GROUP_PORT_MEMBERS_16_TO_31m 289
#define DLB_LAG_GROUP_PORT_MEMBERS_32_TO_47m 290
#define DLB_LAG_GROUP_PORT_MEMBERS_48_TO_63m 291
#define DLB_LAG_GROUP_STATSm 292
#define DLB_LAG_LINK_CONTROLm 293
#define DLB_LAG_MONITOR_CONTROLr 294
#define DLB_LAG_MONITOR_IFP_CONTROLr 295
#define DLB_LAG_OPTIMAL_CANDIDATEm 296
#define DLB_LAG_PORT_STATEm 297
#define DLB_LAG_RAM_CONTROL_0r 298
#define DLB_LAG_RANDOM_SELECTION_CONTROLr 299
#define DLB_LAG_REFRESH_DISABLEr 300
#define DLB_LAG_REFRESH_INDEXr 301
#define DLB_LAG_SER_CONTROLr 302
#define EBTOQ_DEBUGr 303
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGr 304
#define EBTOQ_STATUSr 305
#define ECMP_GROUP_LEVEL0_BITP_PROFILEm 306
#define ECMP_GROUP_LEVEL0_BOTP_PROFILEm 307
#define ECMP_GROUP_LEVEL0_CONFIG_PROFILEm 308
#define ECMP_GROUP_LEVEL0_CTRL_PRE_SELm 309
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0m 310
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0_SER_CONTROLr 311
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1m 312
#define ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1_SER_CONTROLr 313
#define ECMP_GROUP_LEVEL0_ECMP_DEBUGr 314
#define ECMP_GROUP_LEVEL0_GROUP_TABLEm 315
#define ECMP_GROUP_LEVEL0_GROUP_TABLE_SER_CONTROLr 316
#define ECMP_GROUP_LEVEL0_RAM_TM_CONTROLr 317
#define ECMP_GROUP_LEVEL0_RANDOM_SEEDr 318
#define ECMP_GROUP_LEVEL0_SHUFFLE_DEBUGr 319
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0m 320
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0_SER_CONTROLr 321
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1m 322
#define ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1_SER_CONTROLr 323
#define ECMP_GROUP_LEVEL1_BITP_PROFILEm 324
#define ECMP_GROUP_LEVEL1_BOTP_PROFILEm 325
#define ECMP_GROUP_LEVEL1_CONFIG_PROFILEm 326
#define ECMP_GROUP_LEVEL1_CTRL_PRE_SELm 327
#define ECMP_GROUP_LEVEL1_ECMP_DEBUGr 328
#define ECMP_GROUP_LEVEL1_GROUP_TABLEm 329
#define ECMP_GROUP_LEVEL1_GROUP_TABLE_SER_CONTROLr 330
#define ECMP_GROUP_LEVEL1_RAM_TM_CONTROLr 331
#define ECMP_GROUP_LEVEL1_RANDOM_SEEDr 332
#define ECMP_GROUP_LEVEL1_SHUFFLE_DEBUGr 333
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0m 334
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0_SER_CONTROLr 335
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1m 336
#define ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1_SER_CONTROLr 337
#define EDB_BUF_CFG_OVERRIDEr 338
#define EDB_CONTROL_BUFFER_ECC_ENr 339
#define EDB_CONTROL_BUFFER_EN_COR_ERR_RPTr 340
#define EDB_DATA_BUFFER_ECC_ENr 341
#define EDB_DATA_BUFFER_EN_COR_ERR_RPTr 342
#define EDB_DBG_Ar 343
#define EDB_DBG_Br 344
#define EDB_DBG_Cr 345
#define EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm 346
#define EDB_INTR_ENABLEr 347
#define EDB_INTR_STATUSr 348
#define EDB_IP_CUT_THRU_CLASSm 349
#define EDB_LPBK_RESERVED_CREDIT_COUNTr 350
#define EDB_MISC_CTRLr 351
#define EDB_PM0_BUF_START_END_ADDRr 352
#define EDB_PM0_BUF_START_END_ADDR_0_1r 353
#define EDB_PM0_BUF_START_END_ADDR_2_3r 354
#define EDB_PM0_BUF_START_END_ADDR_4_5r 355
#define EDB_PM0_BUF_START_END_ADDR_6_7r 356
#define EDB_PM1_BUF_START_END_ADDRr 357
#define EDB_PM1_BUF_START_END_ADDR_0_1r 358
#define EDB_PM1_BUF_START_END_ADDR_2_3r 359
#define EDB_PM1_BUF_START_END_ADDR_4_5r 360
#define EDB_PM1_BUF_START_END_ADDR_6_7r 361
#define EDB_PM2_BUF_START_END_ADDRr 362
#define EDB_PM2_BUF_START_END_ADDR_0_1r 363
#define EDB_PM2_BUF_START_END_ADDR_2_3r 364
#define EDB_PM2_BUF_START_END_ADDR_4_5r 365
#define EDB_PM2_BUF_START_END_ADDR_6_7r 366
#define EDB_PM3_BUF_START_END_ADDRr 367
#define EDB_PM3_BUF_START_END_ADDR_0_1r 368
#define EDB_PM3_BUF_START_END_ADDR_2_3r 369
#define EDB_PM3_BUF_START_END_ADDR_4_5r 370
#define EDB_PM3_BUF_START_END_ADDR_6_7r 371
#define EDB_PORT_MODE_OVERRIDEr 372
#define EDB_RAM_TM_CONTROLr 373
#define EDB_RAM_TM_CONTROL_0r 374
#define EDB_RAM_TM_CONTROL_1r 375
#define EDB_SER_FIFOm 376
#define EDB_SER_FIFO_CTRLr 377
#define EDB_SER_FIFO_STATUSr 378
#define EDB_SPECIAL_DROP_DEBUGr 379
#define EDB_XMIT_START_COUNTm 380
#define EDIT_CTRL_BITP_PROFILE_0m 381
#define EDIT_CTRL_BITP_PROFILE_1m 382
#define EDIT_CTRL_BITP_PROFILE_2m 383
#define EDIT_CTRL_BITP_PROFILE_3m 384
#define EDIT_CTRL_BITP_PROFILE_4m 385
#define EDIT_CTRL_RAM_TM_CONTROLr 386
#define EDIT_CTRL_TCAM_0_A_CAM_TM_CONTROLr 387
#define EDIT_CTRL_TCAM_0_A_DATA_ONLYm 388
#define EDIT_CTRL_TCAM_0_A_DATA_ONLY_SER_CONTROLr 389
#define EDIT_CTRL_TCAM_0_A_ONLYm 390
#define EDIT_CTRL_TCAM_0_A_ONLY_SER_CONTROLr 391
#define EDIT_CTRL_TCAM_0_B_CAM_TM_CONTROLr 392
#define EDIT_CTRL_TCAM_0_B_DATA_ONLYm 393
#define EDIT_CTRL_TCAM_0_B_DATA_ONLY_SER_CONTROLr 394
#define EDIT_CTRL_TCAM_0_B_ONLYm 395
#define EDIT_CTRL_TCAM_0_B_ONLY_SER_CONTROLr 396
#define EDIT_CTRL_TCAM_0_C_CAM_TM_CONTROLr 397
#define EDIT_CTRL_TCAM_0_C_DATA_ONLYm 398
#define EDIT_CTRL_TCAM_0_C_DATA_ONLY_SER_CONTROLr 399
#define EDIT_CTRL_TCAM_0_C_ONLYm 400
#define EDIT_CTRL_TCAM_0_C_ONLY_SER_CONTROLr 401
#define EDIT_CTRL_TCAM_1_A_CAM_TM_CONTROLr 402
#define EDIT_CTRL_TCAM_1_A_DATA_ONLYm 403
#define EDIT_CTRL_TCAM_1_A_DATA_ONLY_SER_CONTROLr 404
#define EDIT_CTRL_TCAM_1_A_ONLYm 405
#define EDIT_CTRL_TCAM_1_A_ONLY_SER_CONTROLr 406
#define EDIT_CTRL_TCAM_1_B_CAM_TM_CONTROLr 407
#define EDIT_CTRL_TCAM_1_B_DATA_ONLYm 408
#define EDIT_CTRL_TCAM_1_B_DATA_ONLY_SER_CONTROLr 409
#define EDIT_CTRL_TCAM_1_B_ONLYm 410
#define EDIT_CTRL_TCAM_1_B_ONLY_SER_CONTROLr 411
#define EDIT_CTRL_TCAM_1_C_CAM_TM_CONTROLr 412
#define EDIT_CTRL_TCAM_1_C_DATA_ONLYm 413
#define EDIT_CTRL_TCAM_1_C_DATA_ONLY_SER_CONTROLr 414
#define EDIT_CTRL_TCAM_1_C_ONLYm 415
#define EDIT_CTRL_TCAM_1_C_ONLY_SER_CONTROLr 416
#define EDIT_CTRL_TCAM_2_A_CAM_TM_CONTROLr 417
#define EDIT_CTRL_TCAM_2_A_DATA_ONLYm 418
#define EDIT_CTRL_TCAM_2_A_DATA_ONLY_SER_CONTROLr 419
#define EDIT_CTRL_TCAM_2_A_ONLYm 420
#define EDIT_CTRL_TCAM_2_A_ONLY_SER_CONTROLr 421
#define EDIT_CTRL_TCAM_2_B_CAM_TM_CONTROLr 422
#define EDIT_CTRL_TCAM_2_B_DATA_ONLYm 423
#define EDIT_CTRL_TCAM_2_B_DATA_ONLY_SER_CONTROLr 424
#define EDIT_CTRL_TCAM_2_B_ONLYm 425
#define EDIT_CTRL_TCAM_2_B_ONLY_SER_CONTROLr 426
#define EDIT_CTRL_TCAM_2_C_CAM_TM_CONTROLr 427
#define EDIT_CTRL_TCAM_2_C_DATA_ONLYm 428
#define EDIT_CTRL_TCAM_2_C_DATA_ONLY_SER_CONTROLr 429
#define EDIT_CTRL_TCAM_2_C_ONLYm 430
#define EDIT_CTRL_TCAM_2_C_ONLY_SER_CONTROLr 431
#define EDIT_CTRL_TCAM_3_A_CAM_TM_CONTROLr 432
#define EDIT_CTRL_TCAM_3_A_DATA_ONLYm 433
#define EDIT_CTRL_TCAM_3_A_DATA_ONLY_SER_CONTROLr 434
#define EDIT_CTRL_TCAM_3_A_ONLYm 435
#define EDIT_CTRL_TCAM_3_A_ONLY_SER_CONTROLr 436
#define EDIT_CTRL_TCAM_3_B_CAM_TM_CONTROLr 437
#define EDIT_CTRL_TCAM_3_B_DATA_ONLYm 438
#define EDIT_CTRL_TCAM_3_B_DATA_ONLY_SER_CONTROLr 439
#define EDIT_CTRL_TCAM_3_B_ONLYm 440
#define EDIT_CTRL_TCAM_3_B_ONLY_SER_CONTROLr 441
#define EDIT_CTRL_TCAM_3_C_CAM_TM_CONTROLr 442
#define EDIT_CTRL_TCAM_3_C_DATA_ONLYm 443
#define EDIT_CTRL_TCAM_3_C_DATA_ONLY_SER_CONTROLr 444
#define EDIT_CTRL_TCAM_3_C_ONLYm 445
#define EDIT_CTRL_TCAM_3_C_ONLY_SER_CONTROLr 446
#define EDIT_CTRL_TCAM_4_A_CAM_TM_CONTROLr 447
#define EDIT_CTRL_TCAM_4_A_DATA_ONLYm 448
#define EDIT_CTRL_TCAM_4_A_DATA_ONLY_SER_CONTROLr 449
#define EDIT_CTRL_TCAM_4_A_ONLYm 450
#define EDIT_CTRL_TCAM_4_A_ONLY_SER_CONTROLr 451
#define EDIT_CTRL_TCAM_4_B_CAM_TM_CONTROLr 452
#define EDIT_CTRL_TCAM_4_B_DATA_ONLYm 453
#define EDIT_CTRL_TCAM_4_B_DATA_ONLY_SER_CONTROLr 454
#define EDIT_CTRL_TCAM_4_B_ONLYm 455
#define EDIT_CTRL_TCAM_4_B_ONLY_SER_CONTROLr 456
#define EDIT_CTRL_TCAM_4_C_CAM_TM_CONTROLr 457
#define EDIT_CTRL_TCAM_4_C_DATA_ONLYm 458
#define EDIT_CTRL_TCAM_4_C_DATA_ONLY_SER_CONTROLr 459
#define EDIT_CTRL_TCAM_4_C_ONLYm 460
#define EDIT_CTRL_TCAM_4_C_ONLY_SER_CONTROLr 461
#define EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 462
#define EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 463
#define EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 464
#define EFP_METER_BITP_PROFILEm 465
#define EFP_METER_BOTP_PROFILEm 466
#define EFP_METER_COLOR_TABLE_0m 467
#define EFP_METER_COLOR_TABLE_0_SER_CONTROLr 468
#define EFP_METER_COUNT_ON_SER_ERRORr 469
#define EFP_METER_CTRL_PRE_SELm 470
#define EFP_METER_METER_TABLEm 471
#define EFP_METER_PDD_PROFILE_TABLEm 472
#define EFP_METER_RAM_TM_CONTROLr 473
#define EFP_METER_SBR_INDEX_COLOR_OFFSETr 474
#define EFP_METER_SBR_PROFILE_TABLE_0m 475
#define EFSL20_CAPU8_LUT_0_0_0m 476
#define EFSL20_CAPU8_LUT_0_0_1m 477
#define EFSL20_CAPU8_LUT_1_0_0m 478
#define EFSL20_CAPU8_LUT_1_0_1m 479
#define EFSL20_CAPU8_LUT_2_0_0m 480
#define EFSL20_CAPU8_LUT_2_0_1m 481
#define EFSL20_CAPU8_LUT_3_0_0m 482
#define EFSL20_CAPU8_LUT_3_0_1m 483
#define EFSL20_CAPU8_LUT_4_0_0m 484
#define EFSL20_CAPU8_LUT_4_0_1m 485
#define EFSL20_CAPU8_LUT_5_0_0m 486
#define EFSL20_CAPU8_LUT_5_0_1m 487
#define EFSL20_CAPU8_LUT_6_0_0m 488
#define EFSL20_CAPU8_LUT_6_0_1m 489
#define EFSL20_CAPU8_LUT_7_0_0m 490
#define EFSL20_CAPU8_LUT_7_0_1m 491
#define EFSL20_DATA_CONSTANTm 492
#define EFSL20_DROP_CODE_0r 493
#define EFSL20_DROP_CODE_10r 494
#define EFSL20_DROP_CODE_11r 495
#define EFSL20_DROP_CODE_12r 496
#define EFSL20_DROP_CODE_13r 497
#define EFSL20_DROP_CODE_14r 498
#define EFSL20_DROP_CODE_15r 499
#define EFSL20_DROP_CODE_1r 500
#define EFSL20_DROP_CODE_2r 501
#define EFSL20_DROP_CODE_3r 502
#define EFSL20_DROP_CODE_4r 503
#define EFSL20_DROP_CODE_5r 504
#define EFSL20_DROP_CODE_6r 505
#define EFSL20_DROP_CODE_7r 506
#define EFSL20_DROP_CODE_8r 507
#define EFSL20_DROP_CODE_9r 508
#define EFSL20_FSL_FLOOR_0_PROFILEm 509
#define EFSL20_FSL_FLOOR_1_PROFILEm 510
#define EFSL20_FSL_FLOOR_2_PROFILEm 511
#define EFSL20_FSL_FLOOR_3_PROFILEm 512
#define EFSL20_FSL_FLOOR_4_PROFILEm 513
#define EFSL20_FSL_FLOOR_5_PROFILEm 514
#define EFSL20_FSL_FLOOR_6_PROFILEm 515
#define EFSL20_FSL_FLOOR_7_PROFILEm 516
#define EFSL20_INPUT_FLOOR_0_PROFILEm 517
#define EFSL20_INPUT_FLOOR_1_PROFILEm 518
#define EFSL20_LTS_POLICYm 519
#define EFSL20_LTS_PRE_SELm 520
#define EFSL20_LTS_TCAMm 521
#define EFSL20_OUTPUT_FLOOR_PROFILEm 522
#define EFSL20_STATE_16_0r 523
#define EFSL20_STATE_16_10r 524
#define EFSL20_STATE_16_11r 525
#define EFSL20_STATE_16_12r 526
#define EFSL20_STATE_16_13r 527
#define EFSL20_STATE_16_14r 528
#define EFSL20_STATE_16_15r 529
#define EFSL20_STATE_16_1r 530
#define EFSL20_STATE_16_2r 531
#define EFSL20_STATE_16_3r 532
#define EFSL20_STATE_16_4r 533
#define EFSL20_STATE_16_5r 534
#define EFSL20_STATE_16_6r 535
#define EFSL20_STATE_16_7r 536
#define EFSL20_STATE_16_8r 537
#define EFSL20_STATE_16_9r 538
#define EFSL20_STATE_16_LOCK_0r 539
#define EFSL20_STATE_16_LOCK_10r 540
#define EFSL20_STATE_16_LOCK_11r 541
#define EFSL20_STATE_16_LOCK_12r 542
#define EFSL20_STATE_16_LOCK_13r 543
#define EFSL20_STATE_16_LOCK_14r 544
#define EFSL20_STATE_16_LOCK_15r 545
#define EFSL20_STATE_16_LOCK_1r 546
#define EFSL20_STATE_16_LOCK_2r 547
#define EFSL20_STATE_16_LOCK_3r 548
#define EFSL20_STATE_16_LOCK_4r 549
#define EFSL20_STATE_16_LOCK_5r 550
#define EFSL20_STATE_16_LOCK_6r 551
#define EFSL20_STATE_16_LOCK_7r 552
#define EFSL20_STATE_16_LOCK_8r 553
#define EFSL20_STATE_16_LOCK_9r 554
#define EFSL20_STATE_8_0r 555
#define EFSL20_STATE_8_10r 556
#define EFSL20_STATE_8_11r 557
#define EFSL20_STATE_8_12r 558
#define EFSL20_STATE_8_13r 559
#define EFSL20_STATE_8_14r 560
#define EFSL20_STATE_8_15r 561
#define EFSL20_STATE_8_1r 562
#define EFSL20_STATE_8_2r 563
#define EFSL20_STATE_8_3r 564
#define EFSL20_STATE_8_4r 565
#define EFSL20_STATE_8_5r 566
#define EFSL20_STATE_8_6r 567
#define EFSL20_STATE_8_7r 568
#define EFSL20_STATE_8_8r 569
#define EFSL20_STATE_8_9r 570
#define EFSL20_STATE_8_LOCK_0r 571
#define EFSL20_STATE_8_LOCK_10r 572
#define EFSL20_STATE_8_LOCK_11r 573
#define EFSL20_STATE_8_LOCK_12r 574
#define EFSL20_STATE_8_LOCK_13r 575
#define EFSL20_STATE_8_LOCK_14r 576
#define EFSL20_STATE_8_LOCK_15r 577
#define EFSL20_STATE_8_LOCK_1r 578
#define EFSL20_STATE_8_LOCK_2r 579
#define EFSL20_STATE_8_LOCK_3r 580
#define EFSL20_STATE_8_LOCK_4r 581
#define EFSL20_STATE_8_LOCK_5r 582
#define EFSL20_STATE_8_LOCK_6r 583
#define EFSL20_STATE_8_LOCK_7r 584
#define EFSL20_STATE_8_LOCK_8r 585
#define EFSL20_STATE_8_LOCK_9r 586
#define EFSL20_STATE_RD_PROFILEm 587
#define EFSL20_STATE_WR_PROFILEm 588
#define EFSL30_CAPU8_LUT_0_0_0m 589
#define EFSL30_CAPU8_LUT_0_0_1m 590
#define EFSL30_CAPU8_LUT_1_0_0m 591
#define EFSL30_CAPU8_LUT_1_0_1m 592
#define EFSL30_CAPU8_LUT_2_0_0m 593
#define EFSL30_CAPU8_LUT_2_0_1m 594
#define EFSL30_CAPU8_LUT_3_0_0m 595
#define EFSL30_CAPU8_LUT_3_0_1m 596
#define EFSL30_CAPU8_LUT_4_0_0m 597
#define EFSL30_CAPU8_LUT_4_0_1m 598
#define EFSL30_CAPU8_LUT_5_0_0m 599
#define EFSL30_CAPU8_LUT_5_0_1m 600
#define EFSL30_CAPU8_LUT_6_0_0m 601
#define EFSL30_CAPU8_LUT_6_0_1m 602
#define EFSL30_CAPU8_LUT_7_0_0m 603
#define EFSL30_CAPU8_LUT_7_0_1m 604
#define EFSL30_DATA_CONSTANTm 605
#define EFSL30_DROP_CODE_0r 606
#define EFSL30_DROP_CODE_10r 607
#define EFSL30_DROP_CODE_11r 608
#define EFSL30_DROP_CODE_12r 609
#define EFSL30_DROP_CODE_13r 610
#define EFSL30_DROP_CODE_14r 611
#define EFSL30_DROP_CODE_15r 612
#define EFSL30_DROP_CODE_1r 613
#define EFSL30_DROP_CODE_2r 614
#define EFSL30_DROP_CODE_3r 615
#define EFSL30_DROP_CODE_4r 616
#define EFSL30_DROP_CODE_5r 617
#define EFSL30_DROP_CODE_6r 618
#define EFSL30_DROP_CODE_7r 619
#define EFSL30_DROP_CODE_8r 620
#define EFSL30_DROP_CODE_9r 621
#define EFSL30_FSL_FLOOR_0_PROFILEm 622
#define EFSL30_FSL_FLOOR_1_PROFILEm 623
#define EFSL30_FSL_FLOOR_2_PROFILEm 624
#define EFSL30_FSL_FLOOR_3_PROFILEm 625
#define EFSL30_FSL_FLOOR_4_PROFILEm 626
#define EFSL30_FSL_FLOOR_5_PROFILEm 627
#define EFSL30_FSL_FLOOR_6_PROFILEm 628
#define EFSL30_FSL_FLOOR_7_PROFILEm 629
#define EFSL30_INPUT_FLOOR_0_PROFILEm 630
#define EFSL30_INPUT_FLOOR_1_PROFILEm 631
#define EFSL30_LTS_POLICYm 632
#define EFSL30_LTS_PRE_SELm 633
#define EFSL30_LTS_TCAMm 634
#define EFSL30_OUTPUT_FLOOR_PROFILEm 635
#define EFSL30_STATE_16_0r 636
#define EFSL30_STATE_16_10r 637
#define EFSL30_STATE_16_11r 638
#define EFSL30_STATE_16_12r 639
#define EFSL30_STATE_16_13r 640
#define EFSL30_STATE_16_14r 641
#define EFSL30_STATE_16_15r 642
#define EFSL30_STATE_16_1r 643
#define EFSL30_STATE_16_2r 644
#define EFSL30_STATE_16_3r 645
#define EFSL30_STATE_16_4r 646
#define EFSL30_STATE_16_5r 647
#define EFSL30_STATE_16_6r 648
#define EFSL30_STATE_16_7r 649
#define EFSL30_STATE_16_8r 650
#define EFSL30_STATE_16_9r 651
#define EFSL30_STATE_16_LOCK_0r 652
#define EFSL30_STATE_16_LOCK_10r 653
#define EFSL30_STATE_16_LOCK_11r 654
#define EFSL30_STATE_16_LOCK_12r 655
#define EFSL30_STATE_16_LOCK_13r 656
#define EFSL30_STATE_16_LOCK_14r 657
#define EFSL30_STATE_16_LOCK_15r 658
#define EFSL30_STATE_16_LOCK_1r 659
#define EFSL30_STATE_16_LOCK_2r 660
#define EFSL30_STATE_16_LOCK_3r 661
#define EFSL30_STATE_16_LOCK_4r 662
#define EFSL30_STATE_16_LOCK_5r 663
#define EFSL30_STATE_16_LOCK_6r 664
#define EFSL30_STATE_16_LOCK_7r 665
#define EFSL30_STATE_16_LOCK_8r 666
#define EFSL30_STATE_16_LOCK_9r 667
#define EFSL30_STATE_8_0r 668
#define EFSL30_STATE_8_10r 669
#define EFSL30_STATE_8_11r 670
#define EFSL30_STATE_8_12r 671
#define EFSL30_STATE_8_13r 672
#define EFSL30_STATE_8_14r 673
#define EFSL30_STATE_8_15r 674
#define EFSL30_STATE_8_1r 675
#define EFSL30_STATE_8_2r 676
#define EFSL30_STATE_8_3r 677
#define EFSL30_STATE_8_4r 678
#define EFSL30_STATE_8_5r 679
#define EFSL30_STATE_8_6r 680
#define EFSL30_STATE_8_7r 681
#define EFSL30_STATE_8_8r 682
#define EFSL30_STATE_8_9r 683
#define EFSL30_STATE_8_LOCK_0r 684
#define EFSL30_STATE_8_LOCK_10r 685
#define EFSL30_STATE_8_LOCK_11r 686
#define EFSL30_STATE_8_LOCK_12r 687
#define EFSL30_STATE_8_LOCK_13r 688
#define EFSL30_STATE_8_LOCK_14r 689
#define EFSL30_STATE_8_LOCK_15r 690
#define EFSL30_STATE_8_LOCK_1r 691
#define EFSL30_STATE_8_LOCK_2r 692
#define EFSL30_STATE_8_LOCK_3r 693
#define EFSL30_STATE_8_LOCK_4r 694
#define EFSL30_STATE_8_LOCK_5r 695
#define EFSL30_STATE_8_LOCK_6r 696
#define EFSL30_STATE_8_LOCK_7r 697
#define EFSL30_STATE_8_LOCK_8r 698
#define EFSL30_STATE_8_LOCK_9r 699
#define EFSL30_STATE_RD_PROFILEm 700
#define EFSL30_STATE_WR_PROFILEm 701
#define EFTA10_I1T_00_HIT_INDEX_PROFILE_0m 702
#define EFTA10_I1T_00_LTS_PRE_SELm 703
#define EFTA10_I1T_00_LTS_TCAM_0m 704
#define EFTA10_I1T_00_PDD_PROFILE_TABLE_0m 705
#define EFTA10_I1T_01_HIT_INDEX_PROFILE_0m 706
#define EFTA10_I1T_01_LTS_PRE_SELm 707
#define EFTA10_I1T_01_LTS_TCAM_0m 708
#define EFTA10_I1T_01_PDD_PROFILE_TABLE_0m 709
#define EFTA10_I1T_02_HIT_INDEX_PROFILE_0m 710
#define EFTA10_I1T_02_LTS_PRE_SELm 711
#define EFTA10_I1T_02_LTS_TCAM_0m 712
#define EFTA10_I1T_02_PDD_PROFILE_TABLE_0m 713
#define EFTA10_I1T_03_HIT_INDEX_PROFILE_0m 714
#define EFTA10_I1T_03_LTS_PRE_SELm 715
#define EFTA10_I1T_03_LTS_TCAM_0m 716
#define EFTA10_I1T_03_PDD_PROFILE_TABLE_0m 717
#define EFTA10_SBR_BSTR_SELm 718
#define EFTA10_SBR_BUS_STR_ENBr 719
#define EFTA10_SBR_PROFILE_TABLE_0m 720
#define EFTA10_SBR_PROFILE_TABLE_0_EXTm 721
#define EFTA10_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr 722
#define EFTA10_SBR_PROFILE_TABLE_0_SER_CONTROLr 723
#define EFTA10_SBR_RAM_TM_CONTROLr 724
#define EFTA20_I1T_00_HIT_INDEX_PROFILE_0m 725
#define EFTA20_I1T_00_LTS_PRE_SELm 726
#define EFTA20_I1T_00_LTS_TCAM_0m 727
#define EFTA20_I1T_00_PDD_PROFILE_TABLE_0m 728
#define EFTA20_I1T_01_HIT_INDEX_PROFILE_0m 729
#define EFTA20_I1T_01_LTS_PRE_SELm 730
#define EFTA20_I1T_01_LTS_TCAM_0m 731
#define EFTA20_I1T_01_PDD_PROFILE_TABLE_0m 732
#define EFTA20_I1T_02_HIT_INDEX_PROFILE_0m 733
#define EFTA20_I1T_02_LTS_PRE_SELm 734
#define EFTA20_I1T_02_LTS_TCAM_0m 735
#define EFTA20_I1T_02_PDD_PROFILE_TABLE_0m 736
#define EFTA20_I1T_03_HIT_INDEX_PROFILE_0m 737
#define EFTA20_I1T_03_LTS_PRE_SELm 738
#define EFTA20_I1T_03_LTS_TCAM_0m 739
#define EFTA20_I1T_03_PDD_PROFILE_TABLE_0m 740
#define EFTA20_I1T_04_HIT_INDEX_PROFILE_0m 741
#define EFTA20_I1T_04_LTS_PRE_SELm 742
#define EFTA20_I1T_04_LTS_TCAM_0m 743
#define EFTA20_I1T_04_PDD_PROFILE_TABLE_0m 744
#define EFTA20_I1T_05_HIT_INDEX_PROFILE_0m 745
#define EFTA20_I1T_05_LTS_PRE_SELm 746
#define EFTA20_I1T_05_LTS_TCAM_0m 747
#define EFTA20_I1T_05_PDD_PROFILE_TABLE_0m 748
#define EFTA20_SBR_BSTR_SELm 749
#define EFTA20_SBR_BUS_STR_ENBr 750
#define EFTA20_SBR_PROFILE_TABLE_0m 751
#define EFTA20_SBR_PROFILE_TABLE_0_EXTm 752
#define EFTA20_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr 753
#define EFTA20_SBR_PROFILE_TABLE_0_SER_CONTROLr 754
#define EFTA20_SBR_PROFILE_TABLE_1m 755
#define EFTA20_SBR_PROFILE_TABLE_1_EXTm 756
#define EFTA20_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLr 757
#define EFTA20_SBR_PROFILE_TABLE_1_SER_CONTROLr 758
#define EFTA20_SBR_RAM_TM_CONTROLr 759
#define EFTA30_E2T_00_ACTION_TABLE_Am 760
#define EFTA30_E2T_00_ACTION_TABLE_Bm 761
#define EFTA30_E2T_00_ARRAY_MISS_POLICYm 762
#define EFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr 763
#define EFTA30_E2T_00_B0_DOUBLEm 764
#define EFTA30_E2T_00_B0_ECCm 765
#define EFTA30_E2T_00_B0_LPm 766
#define EFTA30_E2T_00_B0_QUADm 767
#define EFTA30_E2T_00_B0_SINGLEm 768
#define EFTA30_E2T_00_B1_DOUBLEm 769
#define EFTA30_E2T_00_B1_ECCm 770
#define EFTA30_E2T_00_B1_LPm 771
#define EFTA30_E2T_00_B1_QUADm 772
#define EFTA30_E2T_00_B1_SINGLEm 773
#define EFTA30_E2T_00_HASH_CONTROLm 774
#define EFTA30_E2T_00_HIT_INDEX_PROFILEm 775
#define EFTA30_E2T_00_HT_DEBUG_CMDm 776
#define EFTA30_E2T_00_HT_DEBUG_KEYm 777
#define EFTA30_E2T_00_HT_DEBUG_RESULTm 778
#define EFTA30_E2T_00_KEY_ATTRIBUTESm 779
#define EFTA30_E2T_00_KEY_MASK_TABLEm 780
#define EFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLr 781
#define EFTA30_E2T_00_LTS_POLICY_EXT_0m 782
#define EFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr 783
#define EFTA30_E2T_00_LTS_POLICY_EXT_1m 784
#define EFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr 785
#define EFTA30_E2T_00_LTS_POLICY_FLOP_0m 786
#define EFTA30_E2T_00_LTS_POLICY_FLOP_1m 787
#define EFTA30_E2T_00_LTS_PRE_SELm 788
#define EFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 789
#define EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYm 790
#define EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 791
#define EFTA30_E2T_00_LTS_TCAM_0_ONLYm 792
#define EFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr 793
#define EFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 794
#define EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYm 795
#define EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 796
#define EFTA30_E2T_00_LTS_TCAM_1_ONLYm 797
#define EFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr 798
#define EFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEm 799
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_0m 800
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 801
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_1m 802
#define EFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 803
#define EFTA30_E2T_00_RAM_CONTROLm 804
#define EFTA30_E2T_00_RAM_TM_CONTROLr 805
#define EFTA30_E2T_00_REMAP_TABLE_Am 806
#define EFTA30_E2T_00_REMAP_TABLE_Bm 807
#define EFTA30_E2T_00_SHARED_BANKS_CONTROLm 808
#define EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 809
#define EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 810
#define EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 811
#define EFTA30_E2T_00_TILE_CONFIGr 812
#define EFTA30_SBR_BSTR_SELm 813
#define EFTA30_SBR_BUS_STR_ENBr 814
#define EFTA30_SBR_PROFILE_TABLE_0m 815
#define EFTA30_SBR_PROFILE_TABLE_0_EXTm 816
#define EFTA30_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr 817
#define EFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLr 818
#define EFTA30_SBR_PROFILE_TABLE_1m 819
#define EFTA30_SBR_PROFILE_TABLE_1_EXTm 820
#define EFTA30_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLr 821
#define EFTA30_SBR_PROFILE_TABLE_1_SER_CONTROLr 822
#define EFTA30_SBR_RAM_TM_CONTROLr 823
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_0m 824
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_1m 825
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_2m 826
#define EFTA30_T4T_00_HIT_INDEX_PROFILE_3m 827
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_0m 828
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_1m 829
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_2m 830
#define EFTA30_T4T_00_LTPR_PROFILE_TABLE_3m 831
#define EFTA30_T4T_00_LTS_PRE_SELm 832
#define EFTA30_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr 833
#define EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLYm 834
#define EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 835
#define EFTA30_T4T_00_LTS_TCAM_0_ONLYm 836
#define EFTA30_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr 837
#define EFTA30_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr 838
#define EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLYm 839
#define EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 840
#define EFTA30_T4T_00_LTS_TCAM_1_ONLYm 841
#define EFTA30_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr 842
#define EFTA30_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr 843
#define EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLYm 844
#define EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr 845
#define EFTA30_T4T_00_LTS_TCAM_2_ONLYm 846
#define EFTA30_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr 847
#define EFTA30_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr 848
#define EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLYm 849
#define EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr 850
#define EFTA30_T4T_00_LTS_TCAM_3_ONLYm 851
#define EFTA30_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr 852
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_0m 853
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 854
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_1m 855
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 856
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_2m 857
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr 858
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_3m 859
#define EFTA30_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr 860
#define EFTA30_T4T_00_RAM_TM_CONTROLr 861
#define EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 862
#define EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 863
#define EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 864
#define EFTA30_T4T_00_TILE_CONFIGr 865
#define EGR_COMPOSITES_EGR_COMPOSITES_BUFFERm 866
#define EGR_DII_AUX_ARB_CONTROLr 867
#define EGR_DII_DEBUG_CONFIGr 868
#define EGR_DII_DPP_CTRLr 869
#define EGR_DII_ECC_CONTROLr 870
#define EGR_DII_EVENT_FIFO_STATUSr 871
#define EGR_DII_HW_RESET_CONTROL_0r 872
#define EGR_DII_HW_STATUSr 873
#define EGR_DII_INTR_ENABLEr 874
#define EGR_DII_INTR_STATUSr 875
#define EGR_DII_Q_BEGINr 876
#define EGR_DII_RAM_CONTROLr 877
#define EGR_DII_SER_CONTROLr 878
#define EGR_DII_SER_SCAN_CONFIGr 879
#define EGR_DII_SER_SCAN_STATUSr 880
#define EGR_DOI_EVENT_FIFO_STATUSr 881
#define EGR_DOI_INTR_ENABLEr 882
#define EGR_DOI_INTR_STATUSr 883
#define EGR_DOI_RAM_CONTROLr 884
#define EGR_DOI_SER_CONTROL_0r 885
#define EGR_DOI_SER_CONTROL_1r 886
#define EGR_DOI_SER_FIFOm 887
#define EGR_DOI_SER_FIFO_CTRLr 888
#define EGR_DOI_SER_FIFO_STATUSr 889
#define EGR_DOP_CTRL_0_64r 890
#define EGR_DOP_CTRL_1_64r 891
#define EGR_DOP_CTRL_2_64r 892
#define EGR_ENABLEm 893
#define EGR_MAX_USED_ENTRIESm 894
#define EGR_MEMBERSHIP_BITP_PROFILEm 895
#define EGR_MEMBERSHIP_BOTP_PROFILEm 896
#define EGR_MEMBERSHIP_CTRL_PRE_SELm 897
#define EGR_MEMBERSHIP_FIELD_BITMAPm 898
#define EGR_MEMBERSHIP_FIELD_BITMAP_SER_CONTROLr 899
#define EGR_MEMBERSHIP_MEMBERSHIP_PROFILEm 900
#define EGR_MEMBERSHIP_MEMBERSHIP_PROFILE_SER_CONTROLr 901
#define EGR_MEMBERSHIP_RAM_TM_CONTROLr 902
#define EGR_MEMBERSHIP_STATE_PROFILE_LOWERm 903
#define EGR_MEMBERSHIP_STATE_PROFILE_LOWER_SER_CONTROLr 904
#define EGR_MEMBERSHIP_STATE_PROFILE_UPPERm 905
#define EGR_MEMBERSHIP_STATE_PROFILE_UPPER_SER_CONTROLr 906
#define EGR_MEMBERSHIP_UNTAG_BITMAPm 907
#define EGR_MEMBERSHIP_UNTAG_BITMAP_SER_CONTROLr 908
#define EGR_METADATA_BITP_PROFILEm 909
#define EGR_METADATA_BITP_PROFILE_SER_CONTROLr 910
#define EGR_METADATA_CONFIGr 911
#define EGR_METADATA_CTRL_PRE_SELm 912
#define EGR_METADATA_EXTRACTION_FIFO_CTRLr 913
#define EGR_METADATA_EXTRACTION_FIFO_DOUBLEm 914
#define EGR_METADATA_EXTRACTION_FIFO_QUADm 915
#define EGR_METADATA_EXTRACTION_FIFO_SER_CONTROLr 916
#define EGR_METADATA_EXTRACTION_FIFO_SINGLEm 917
#define EGR_METADATA_EXTRACTION_FIFO_STATUSr 918
#define EGR_METADATA_RAM_TM_CONTROLr 919
#define EGR_MIRROR_BITP_PROFILEm 920
#define EGR_MIRROR_BOTP_PROFILEm 921
#define EGR_MIRROR_CTRL_PRE_SELm 922
#define EGR_MIRROR_ENCAP_TABLEm 923
#define EGR_MMU_CELL_CREDITm 924
#define EGR_MMU_REQUESTSm 925
#define EGR_PER_PORT_BUFFER_SFT_RESETm 926
#define EGR_PORT_CREDIT_RESETm 927
#define EGR_PORT_REQUESTSm 928
#define EGR_SBS_CONTROLr 929
#define EGR_SEQUENCE_BITP_PROFILEm 930
#define EGR_SEQUENCE_BOTP_PROFILEm 931
#define EGR_SEQUENCE_CTRL_PRE_SELm 932
#define EGR_SEQUENCE_MIRROR_SEQUENCE_NUMBER_PROFILEm 933
#define EGR_SEQUENCE_NUMBER_TABLEm 934
#define EGR_SEQUENCE_NUMBER_TABLE_SER_CONTROLr 935
#define EGR_SEQUENCE_PROFILEm 936
#define EGR_SEQUENCE_RAM_TM_CONTROLr 937
#define EGR_TIMESTAMP_AUX_BOTP_PROFILEm 938
#define EGR_TIMESTAMP_BITP_PROFILEm 939
#define EGR_TIMESTAMP_BOTP_PROFILEm 940
#define EGR_TIMESTAMP_CTRL_PRE_SELm 941
#define EGR_TIMESTAMP_EGR_1588_EGRESS_CTRLm 942
#define EGR_TIMESTAMP_EGR_1588_INGRESS_CTRLm 943
#define EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64m 944
#define EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64_SER_CONTROLr 945
#define EGR_TIMESTAMP_EGR_1588_PARSING_CONTROLr 946
#define EGR_TIMESTAMP_EGR_1588_SAm 947
#define EGR_TIMESTAMP_EGR_1588_SA_SER_CONTROLr 948
#define EGR_TIMESTAMP_EGR_INT_EGRESS_TIME_DELTAr 949
#define EGR_TIMESTAMP_EGR_TS_PROFILEm 950
#define EGR_TIMESTAMP_EGR_TS_TOD_CONVERSIONm 951
#define EGR_TIMESTAMP_RAM_TM_CONTROLr 952
#define EPARSER0_HFE_POLICY_TABLE_0m 953
#define EPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLr 954
#define EPARSER0_HFE_RAM_TM_CONTROLr 955
#define EPARSER1_HFE_POLICY_TABLE_0m 956
#define EPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLr 957
#define EPARSER1_HFE_POLICY_TABLE_1m 958
#define EPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLr 959
#define EPARSER1_HFE_POLICY_TABLE_2m 960
#define EPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLr 961
#define EPARSER1_HFE_POLICY_TABLE_3m 962
#define EPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLr 963
#define EPARSER1_HFE_RAM_TM_CONTROLr 964
#define EPOST_AUX_BOTP_PROFILEm 965
#define EPOST_BITP_PROFILEm 966
#define EPOST_CTRL_PRE_SELm 967
#define EPOST_EGR_COUNTER_CONTROLm 968
#define EPOST_EGR_DBGm 969
#define EPOST_EGR_DOP_STATUS_0r 970
#define EPOST_EGR_DOP_STATUS_1r 971
#define EPOST_EGR_DOP_STORAGE_MEMm 972
#define EPOST_EGR_DOP_STORAGE_MEM_SER_CONTROLr 973
#define EPOST_EGR_DROP_MASK_PROFILEm 974
#define EPOST_EGR_FIRST_DROP_STATUSm 975
#define EPOST_EGR_INTR_ENABLEr 976
#define EPOST_EGR_INTR_STATUSr 977
#define EPOST_EGR_MTUm 978
#define EPOST_EGR_PERQ_CNTR_UPDATE_CONTROLr 979
#define EPOST_EGR_PERQ_EVICTION_CMD_A_THRESHOLDr 980
#define EPOST_EGR_PERQ_EVICTION_CMD_B_THRESHOLDr 981
#define EPOST_EGR_PERQ_EVICTION_CONTROLr 982
#define EPOST_EGR_PERQ_EVICTION_FAILr 983
#define EPOST_EGR_PERQ_EVICTION_SEEDr 984
#define EPOST_EGR_PERQ_XMT_COUNTERS_0m 985
#define EPOST_EGR_PERQ_XMT_COUNTERS_0_SER_CONTROLr 986
#define EPOST_EGR_PORT_MIN_PKT_SIZEm 987
#define EPOST_EGR_SER_FIFOm 988
#define EPOST_EGR_SER_FIFO_CTRLr 989
#define EPOST_EGR_SER_FIFO_STATUSr 990
#define EPOST_EGR_SER_PKT_DROP_COUNTm 991
#define EPOST_EGR_SHAPING_CONTROLm 992
#define EPOST_EGR_SOBMH_PKT_COUNTm 993
#define EPOST_EGR_TS_CONTROLm 994
#define EPOST_EGR_TS_CONTROL_SER_CONTROLr 995
#define EPOST_EGR_TS_ING_PORT_MAPm 996
#define EPOST_EGR_TS_TOD_CONVERSION_2m 997
#define EPOST_RAM_TM_CONTROLr 998
#define EPOST_TRACE_DROP_EVENT_EGR_DROP_BUS_STATUSm 999
#define EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTERm 1000
#define EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTER_SER_CONTROLr 1001
#define EPOST_TRACE_DROP_EVENT_EGR_RAM_TM_CONTROLr 1002
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_0r 1003
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_10r 1004
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_11r 1005
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_12r 1006
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_13r 1007
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_14r 1008
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_15r 1009
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_16r 1010
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_17r 1011
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_18r 1012
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_19r 1013
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_1r 1014
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_20r 1015
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_21r 1016
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_22r 1017
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_23r 1018
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_24r 1019
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_25r 1020
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_26r 1021
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_27r 1022
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_28r 1023
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_29r 1024
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_2r 1025
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_30r 1026
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_31r 1027
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_32r 1028
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_33r 1029
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_34r 1030
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_35r 1031
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_36r 1032
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_37r 1033
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_38r 1034
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_39r 1035
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_3r 1036
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_40r 1037
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_41r 1038
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_42r 1039
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_43r 1040
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_44r 1041
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_45r 1042
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_46r 1043
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_47r 1044
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_4r 1045
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_5r 1046
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_6r 1047
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_7r 1048
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_8r 1049
#define EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_9r 1050
#define EPRE_EDEV_CONFIG_BOTP_PROFILEm 1051
#define EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAPm 1052
#define EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_CTRLr 1053
#define EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_SER_CONTROLr 1054
#define EPRE_EDEV_CONFIG_CONFIGr 1055
#define EPRE_EDEV_CONFIG_DBG_0r 1056
#define EPRE_EDEV_CONFIG_DBG_10r 1057
#define EPRE_EDEV_CONFIG_DBG_11r 1058
#define EPRE_EDEV_CONFIG_DBG_12r 1059
#define EPRE_EDEV_CONFIG_DBG_13r 1060
#define EPRE_EDEV_CONFIG_DBG_14r 1061
#define EPRE_EDEV_CONFIG_DBG_15r 1062
#define EPRE_EDEV_CONFIG_DBG_16r 1063
#define EPRE_EDEV_CONFIG_DBG_17r 1064
#define EPRE_EDEV_CONFIG_DBG_18r 1065
#define EPRE_EDEV_CONFIG_DBG_19r 1066
#define EPRE_EDEV_CONFIG_DBG_1r 1067
#define EPRE_EDEV_CONFIG_DBG_20r 1068
#define EPRE_EDEV_CONFIG_DBG_21r 1069
#define EPRE_EDEV_CONFIG_DBG_22r 1070
#define EPRE_EDEV_CONFIG_DBG_23r 1071
#define EPRE_EDEV_CONFIG_DBG_24r 1072
#define EPRE_EDEV_CONFIG_DBG_25r 1073
#define EPRE_EDEV_CONFIG_DBG_26r 1074
#define EPRE_EDEV_CONFIG_DBG_27r 1075
#define EPRE_EDEV_CONFIG_DBG_28r 1076
#define EPRE_EDEV_CONFIG_DBG_29r 1077
#define EPRE_EDEV_CONFIG_DBG_2r 1078
#define EPRE_EDEV_CONFIG_DBG_30r 1079
#define EPRE_EDEV_CONFIG_DBG_31r 1080
#define EPRE_EDEV_CONFIG_DBG_32r 1081
#define EPRE_EDEV_CONFIG_DBG_33r 1082
#define EPRE_EDEV_CONFIG_DBG_34r 1083
#define EPRE_EDEV_CONFIG_DBG_35r 1084
#define EPRE_EDEV_CONFIG_DBG_36r 1085
#define EPRE_EDEV_CONFIG_DBG_37r 1086
#define EPRE_EDEV_CONFIG_DBG_38r 1087
#define EPRE_EDEV_CONFIG_DBG_39r 1088
#define EPRE_EDEV_CONFIG_DBG_3r 1089
#define EPRE_EDEV_CONFIG_DBG_4r 1090
#define EPRE_EDEV_CONFIG_DBG_5r 1091
#define EPRE_EDEV_CONFIG_DBG_6r 1092
#define EPRE_EDEV_CONFIG_DBG_7r 1093
#define EPRE_EDEV_CONFIG_DBG_8r 1094
#define EPRE_EDEV_CONFIG_DBG_9r 1095
#define EPRE_EDEV_CONFIG_DEVICE_PORT_TABLEm 1096
#define EPRE_EDEV_CONFIG_EGR_INT_CN_UPDATEm 1097
#define EPRE_EDEV_CONFIG_EGR_TABLE_INDEX_UPDATE_PROFILEm 1098
#define EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLEm 1099
#define EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLE_SER_CONTROLr 1100
#define EPRE_EDEV_CONFIG_ING_DEVICE_PORT_TABLEm 1101
#define EPRE_EDEV_CONFIG_INITBUFr 1102
#define EPRE_EDEV_CONFIG_MIRROR_ATTRIBUTES_TABLEm 1103
#define EPRE_EDEV_CONFIG_MIRROR_TYPEr 1104
#define EPRE_EDEV_CONFIG_RAM_TM_CONTROLr 1105
#define EPRE_EDEV_CONFIG_TPCE_0r 1106
#define EPRE_EDEV_CONFIG_TPCE_10r 1107
#define EPRE_EDEV_CONFIG_TPCE_11r 1108
#define EPRE_EDEV_CONFIG_TPCE_12r 1109
#define EPRE_EDEV_CONFIG_TPCE_13r 1110
#define EPRE_EDEV_CONFIG_TPCE_14r 1111
#define EPRE_EDEV_CONFIG_TPCE_15r 1112
#define EPRE_EDEV_CONFIG_TPCE_16r 1113
#define EPRE_EDEV_CONFIG_TPCE_17r 1114
#define EPRE_EDEV_CONFIG_TPCE_18r 1115
#define EPRE_EDEV_CONFIG_TPCE_19r 1116
#define EPRE_EDEV_CONFIG_TPCE_1r 1117
#define EPRE_EDEV_CONFIG_TPCE_20r 1118
#define EPRE_EDEV_CONFIG_TPCE_21r 1119
#define EPRE_EDEV_CONFIG_TPCE_22r 1120
#define EPRE_EDEV_CONFIG_TPCE_23r 1121
#define EPRE_EDEV_CONFIG_TPCE_24r 1122
#define EPRE_EDEV_CONFIG_TPCE_25r 1123
#define EPRE_EDEV_CONFIG_TPCE_26r 1124
#define EPRE_EDEV_CONFIG_TPCE_27r 1125
#define EPRE_EDEV_CONFIG_TPCE_28r 1126
#define EPRE_EDEV_CONFIG_TPCE_29r 1127
#define EPRE_EDEV_CONFIG_TPCE_2r 1128
#define EPRE_EDEV_CONFIG_TPCE_30r 1129
#define EPRE_EDEV_CONFIG_TPCE_31r 1130
#define EPRE_EDEV_CONFIG_TPCE_32r 1131
#define EPRE_EDEV_CONFIG_TPCE_33r 1132
#define EPRE_EDEV_CONFIG_TPCE_34r 1133
#define EPRE_EDEV_CONFIG_TPCE_35r 1134
#define EPRE_EDEV_CONFIG_TPCE_36r 1135
#define EPRE_EDEV_CONFIG_TPCE_37r 1136
#define EPRE_EDEV_CONFIG_TPCE_38r 1137
#define EPRE_EDEV_CONFIG_TPCE_39r 1138
#define EPRE_EDEV_CONFIG_TPCE_3r 1139
#define EPRE_EDEV_CONFIG_TPCE_4r 1140
#define EPRE_EDEV_CONFIG_TPCE_5r 1141
#define EPRE_EDEV_CONFIG_TPCE_6r 1142
#define EPRE_EDEV_CONFIG_TPCE_7r 1143
#define EPRE_EDEV_CONFIG_TPCE_8r 1144
#define EPRE_EDEV_CONFIG_TPCE_9r 1145
#define EPRE_MPB_DECODE_PDD_PROFILE_TABLEm 1146
#define EPRE_MPB_DECODE_PDD_PROFILE_TABLE_SER_CONTROLr 1147
#define EPRE_MPB_DECODE_RAM_TM_CONTROLr 1148
#define EPRE_PARSER_ZONE_REMAP_FIELD_EXTRACTION_PROFILE_CONTROLm 1149
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLEm 1150
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLE_SER_CONTROLr 1151
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLEm 1152
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLE_SER_CONTROLr 1153
#define EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_INDEX_SELr 1154
#define EPRE_PARSER_ZONE_REMAP_RAM_TM_CONTROLr 1155
#define EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLEm 1156
#define EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr 1157
#define EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLEm 1158
#define EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr 1159
#define EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLEm 1160
#define EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr 1161
#define EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLEm 1162
#define EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr 1163
#define EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLEm 1164
#define EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr 1165
#define EPRE_PARSER_ZONE_REMAP_ZONE_EPARSE_EXTRACT_OFFSET_CTRLr 1166
#define EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_ATTRIBUTES_INDEX_SELr 1167
#define EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_CONFIGr 1168
#define EP_DPR_LATENCY_CONFIGr 1169
#define EP_TO_CMIC_INTR_ENABLEr 1170
#define EP_TO_CMIC_INTR_STATUSr 1171
#define ETRAP_BITP_PROFILEm 1172
#define ETRAP_BOTP_PROFILEm 1173
#define ETRAP_CTRL_PRE_SELm 1174
#define ETRAP_DEBUG_CTRLr 1175
#define ETRAP_EN_COR_ERR_RPTr 1176
#define ETRAP_FILTER_0_TABLEm 1177
#define ETRAP_FILTER_1_TABLEm 1178
#define ETRAP_FILTER_2_TABLEm 1179
#define ETRAP_FILTER_3_TABLEm 1180
#define ETRAP_FILT_CFGr 1181
#define ETRAP_FILT_EXCEED_CTRr 1182
#define ETRAP_FILT_THRESHr 1183
#define ETRAP_FLOW_CFGr 1184
#define ETRAP_FLOW_COUNT_LEFT_TABLEm 1185
#define ETRAP_FLOW_COUNT_RIGHT_TABLEm 1186
#define ETRAP_FLOW_CTRL_LEFT_TABLEm 1187
#define ETRAP_FLOW_CTRL_RIGHT_TABLEm 1188
#define ETRAP_FLOW_DETECT_CTRr 1189
#define ETRAP_FLOW_ELEPH_THRESHOLDr 1190
#define ETRAP_FLOW_ELEPH_THR_REDr 1191
#define ETRAP_FLOW_ELEPH_THR_YELr 1192
#define ETRAP_FLOW_HASH_L0_TABLEm 1193
#define ETRAP_FLOW_HASH_L1_TABLEm 1194
#define ETRAP_FLOW_HASH_L2_TABLEm 1195
#define ETRAP_FLOW_HASH_L3_TABLEm 1196
#define ETRAP_FLOW_HASH_L4_TABLEm 1197
#define ETRAP_FLOW_HASH_R0_TABLEm 1198
#define ETRAP_FLOW_HASH_R1_TABLEm 1199
#define ETRAP_FLOW_HASH_R2_TABLEm 1200
#define ETRAP_FLOW_HASH_R3_TABLEm 1201
#define ETRAP_FLOW_HASH_R4_TABLEm 1202
#define ETRAP_FLOW_INS_FAIL_CTRr 1203
#define ETRAP_FLOW_INS_SUCCESS_CTRr 1204
#define ETRAP_FLOW_RESET_THRESHOLDr 1205
#define ETRAP_MSECr 1206
#define ETRAP_PROC_ENr 1207
#define ETRAP_RAM_TM_CONTROLr 1208
#define ETRAP_SAMPLE_ADDRr 1209
#define ETRAP_SAMPLE_FLOW_COUNT_LEFTm 1210
#define ETRAP_SAMPLE_FLOW_COUNT_RIGHTm 1211
#define ETRAP_SAMPLE_FLOW_CTRL_LEFTm 1212
#define ETRAP_SAMPLE_FLOW_CTRL_RIGHTm 1213
#define ETRAP_SAMPLE_FLOW_HASH_L0m 1214
#define ETRAP_SAMPLE_FLOW_HASH_L1m 1215
#define ETRAP_SAMPLE_FLOW_HASH_L2m 1216
#define ETRAP_SAMPLE_FLOW_HASH_L3m 1217
#define ETRAP_SAMPLE_FLOW_HASH_L4m 1218
#define ETRAP_SAMPLE_FLOW_HASH_R0m 1219
#define ETRAP_SAMPLE_FLOW_HASH_R1m 1220
#define ETRAP_SAMPLE_FLOW_HASH_R2m 1221
#define ETRAP_SAMPLE_FLOW_HASH_R3m 1222
#define ETRAP_SAMPLE_FLOW_HASH_R4m 1223
#define ETRAP_SER_CONTROLr 1224
#define ETRAP_TIMEBASEr 1225
#define ETRAP_USECr 1226
#define FBINIT_EFTA30_CONFIGm 1227
#define FBINIT_IFTA100_CONFIGm 1228
#define FBINIT_IFTA150_CONFIGm 1229
#define FBINIT_IFTA40_CONFIGm 1230
#define FBINIT_IFTA50_CONFIGm 1231
#define FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_0m 1232
#define FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_1m 1233
#define FIELD_COMPRESSION_ENGINE_BITP_PROFILEm 1234
#define FIELD_COMPRESSION_ENGINE_BOTP_PROFILEm 1235
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0m 1236
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0_SER_CONTROLr 1237
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1m 1238
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1_SER_CONTROLr 1239
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2m 1240
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2_SER_CONTROLr 1241
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3m 1242
#define FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3_SER_CONTROLr 1243
#define FIELD_COMPRESSION_ENGINE_RAM_TM_CONTROLr 1244
#define FIELD_COMPRESSION_ENGINE_RANGE_CHECKm 1245
#define FIELD_COMPRESSION_ENGINE_RANGE_CHECK_MASKm 1246
#define FIELD_MUX2_BITP_PROFILEm 1247
#define FIELD_MUX_CTRL_PRE_SELm 1248
#define FIELD_MUX_PROFILEm 1249
#define FIXED_HVE_IPARSER1_BOTP_PROFILEm 1250
#define FIXED_HVE_IPARSER1_IPV4_DIP_TABLEm 1251
#define FIXED_HVE_IPARSER1_IPV4_SIP_TABLEm 1252
#define FIXED_HVE_IPARSER1_IPV6_DIP_TABLEm 1253
#define FIXED_HVE_IPARSER1_IPV6_SIP_TABLEm 1254
#define FIXED_HVE_IPARSER1_IP_SMALL_BIG_PKT_CHECKr 1255
#define FIXED_HVE_IPARSER1_MACDA_TABLEm 1256
#define FIXED_HVE_IPARSER1_MACSA_TABLEm 1257
#define FIXED_HVE_IPARSER2_BOTP_PROFILEm 1258
#define FIXED_HVE_IPARSER2_IPV4_DIP_TABLEm 1259
#define FIXED_HVE_IPARSER2_IPV4_SIP_TABLEm 1260
#define FIXED_HVE_IPARSER2_IPV6_DIP_TABLEm 1261
#define FIXED_HVE_IPARSER2_IPV6_SIP_TABLEm 1262
#define FIXED_HVE_IPARSER2_IP_SMALL_BIG_PKT_CHECKr 1263
#define FIXED_HVE_IPARSER2_MACDA_TABLEm 1264
#define FIXED_HVE_IPARSER2_MACSA_TABLEm 1265
#define FLEX_CTR_EGR_BITP_PROFILEm 1266
#define FLEX_CTR_EGR_COUNTER_ACTION_ENABLEr 1267
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0m 1268
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1m 1269
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0m 1270
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1m 1271
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2m 1272
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3m 1273
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4m 1274
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5m 1275
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6m 1276
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7m 1277
#define FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLEm 1278
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr 1279
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm 1280
#define FLEX_CTR_EGR_COUNTER_TABLE_0m 1281
#define FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROLr 1282
#define FLEX_CTR_EGR_COUNTER_TABLE_1m 1283
#define FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROLr 1284
#define FLEX_CTR_EGR_COUNTER_TABLE_2m 1285
#define FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROLr 1286
#define FLEX_CTR_EGR_COUNTER_TABLE_3m 1287
#define FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROLr 1288
#define FLEX_CTR_EGR_COUNTER_TABLE_4m 1289
#define FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROLr 1290
#define FLEX_CTR_EGR_COUNTER_TABLE_5m 1291
#define FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROLr 1292
#define FLEX_CTR_EGR_COUNTER_TABLE_6m 1293
#define FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROLr 1294
#define FLEX_CTR_EGR_COUNTER_TABLE_7m 1295
#define FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROLr 1296
#define FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVEr 1297
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0r 1298
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10r 1299
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11r 1300
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12r 1301
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13r 1302
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14r 1303
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15r 1304
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_16r 1305
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_17r 1306
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_18r 1307
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_19r 1308
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1r 1309
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_20r 1310
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_21r 1311
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_22r 1312
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_23r 1313
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_24r 1314
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_25r 1315
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_26r 1316
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_27r 1317
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_28r 1318
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_29r 1319
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2r 1320
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_30r 1321
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_31r 1322
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_32r 1323
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_33r 1324
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_34r 1325
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_35r 1326
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_36r 1327
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_37r 1328
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_38r 1329
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_39r 1330
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3r 1331
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_40r 1332
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_41r 1333
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_42r 1334
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_43r 1335
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_44r 1336
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_45r 1337
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_46r 1338
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_47r 1339
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_48r 1340
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_49r 1341
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4r 1342
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_50r 1343
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_51r 1344
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_52r 1345
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_53r 1346
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_54r 1347
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_55r 1348
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_56r 1349
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_57r 1350
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_58r 1351
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_59r 1352
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5r 1353
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_60r 1354
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_61r 1355
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_62r 1356
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_63r 1357
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6r 1358
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7r 1359
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8r 1360
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9r 1361
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0r 1362
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1r 1363
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2r 1364
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3r 1365
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4r 1366
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5r 1367
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6r 1368
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7r 1369
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0r 1370
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1r 1371
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2r 1372
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3r 1373
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4r 1374
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5r 1375
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6r 1376
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7r 1377
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0r 1378
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1r 1379
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2r 1380
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3r 1381
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4r 1382
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5r 1383
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6r 1384
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7r 1385
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0r 1386
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1r 1387
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2r 1388
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3r 1389
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4r 1390
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5r 1391
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6r 1392
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7r 1393
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_0r 1394
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_1r 1395
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_2r 1396
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_3r 1397
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_4r 1398
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_5r 1399
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_6r 1400
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_7r 1401
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0r 1402
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1r 1403
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2r 1404
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3r 1405
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4r 1406
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5r 1407
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6r 1408
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7r 1409
#define FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTERr 1410
#define FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTERr 1411
#define FLEX_CTR_EGR_GROUP_ACTION_0r 1412
#define FLEX_CTR_EGR_GROUP_ACTION_1r 1413
#define FLEX_CTR_EGR_GROUP_ACTION_2r 1414
#define FLEX_CTR_EGR_GROUP_ACTION_3r 1415
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0r 1416
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1r 1417
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2r 1418
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3r 1419
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRLr 1420
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm 1421
#define FLEX_CTR_EGR_RAM_TM_CONTROLr 1422
#define FLEX_CTR_ING_BITP_PROFILEm 1423
#define FLEX_CTR_ING_COUNTER_ACTION_ENABLEr 1424
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_0m 1425
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_1m 1426
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_0m 1427
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_10m 1428
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_11m 1429
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_1m 1430
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_2m 1431
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_3m 1432
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_4m 1433
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_5m 1434
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_6m 1435
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_7m 1436
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_8m 1437
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_9m 1438
#define FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLEm 1439
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr 1440
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm 1441
#define FLEX_CTR_ING_COUNTER_TABLE_0m 1442
#define FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROLr 1443
#define FLEX_CTR_ING_COUNTER_TABLE_10m 1444
#define FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROLr 1445
#define FLEX_CTR_ING_COUNTER_TABLE_11m 1446
#define FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROLr 1447
#define FLEX_CTR_ING_COUNTER_TABLE_12m 1448
#define FLEX_CTR_ING_COUNTER_TABLE_12_SER_CONTROLr 1449
#define FLEX_CTR_ING_COUNTER_TABLE_13m 1450
#define FLEX_CTR_ING_COUNTER_TABLE_13_SER_CONTROLr 1451
#define FLEX_CTR_ING_COUNTER_TABLE_14m 1452
#define FLEX_CTR_ING_COUNTER_TABLE_14_SER_CONTROLr 1453
#define FLEX_CTR_ING_COUNTER_TABLE_15m 1454
#define FLEX_CTR_ING_COUNTER_TABLE_15_SER_CONTROLr 1455
#define FLEX_CTR_ING_COUNTER_TABLE_16m 1456
#define FLEX_CTR_ING_COUNTER_TABLE_16_SER_CONTROLr 1457
#define FLEX_CTR_ING_COUNTER_TABLE_17m 1458
#define FLEX_CTR_ING_COUNTER_TABLE_17_SER_CONTROLr 1459
#define FLEX_CTR_ING_COUNTER_TABLE_18m 1460
#define FLEX_CTR_ING_COUNTER_TABLE_18_SER_CONTROLr 1461
#define FLEX_CTR_ING_COUNTER_TABLE_19m 1462
#define FLEX_CTR_ING_COUNTER_TABLE_19_SER_CONTROLr 1463
#define FLEX_CTR_ING_COUNTER_TABLE_1m 1464
#define FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROLr 1465
#define FLEX_CTR_ING_COUNTER_TABLE_2m 1466
#define FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROLr 1467
#define FLEX_CTR_ING_COUNTER_TABLE_3m 1468
#define FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROLr 1469
#define FLEX_CTR_ING_COUNTER_TABLE_4m 1470
#define FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROLr 1471
#define FLEX_CTR_ING_COUNTER_TABLE_5m 1472
#define FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROLr 1473
#define FLEX_CTR_ING_COUNTER_TABLE_6m 1474
#define FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROLr 1475
#define FLEX_CTR_ING_COUNTER_TABLE_7m 1476
#define FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROLr 1477
#define FLEX_CTR_ING_COUNTER_TABLE_8m 1478
#define FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROLr 1479
#define FLEX_CTR_ING_COUNTER_TABLE_9m 1480
#define FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROLr 1481
#define FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVEr 1482
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0r 1483
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10r 1484
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11r 1485
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12r 1486
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13r 1487
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14r 1488
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15r 1489
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16r 1490
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17r 1491
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18r 1492
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19r 1493
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1r 1494
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20r 1495
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21r 1496
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22r 1497
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23r 1498
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24r 1499
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25r 1500
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26r 1501
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27r 1502
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28r 1503
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29r 1504
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2r 1505
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30r 1506
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31r 1507
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_32r 1508
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_33r 1509
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_34r 1510
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_35r 1511
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_36r 1512
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_37r 1513
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_38r 1514
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_39r 1515
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3r 1516
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_40r 1517
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_41r 1518
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_42r 1519
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_43r 1520
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_44r 1521
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_45r 1522
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_46r 1523
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_47r 1524
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_48r 1525
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_49r 1526
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4r 1527
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_50r 1528
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_51r 1529
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_52r 1530
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_53r 1531
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_54r 1532
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_55r 1533
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_56r 1534
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_57r 1535
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_58r 1536
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_59r 1537
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5r 1538
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_60r 1539
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_61r 1540
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_62r 1541
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_63r 1542
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6r 1543
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7r 1544
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8r 1545
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9r 1546
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0r 1547
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10r 1548
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11r 1549
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_12r 1550
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_13r 1551
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_14r 1552
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_15r 1553
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_16r 1554
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_17r 1555
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_18r 1556
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_19r 1557
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1r 1558
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2r 1559
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3r 1560
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4r 1561
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5r 1562
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6r 1563
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7r 1564
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8r 1565
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9r 1566
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0r 1567
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10r 1568
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11r 1569
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_12r 1570
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_13r 1571
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_14r 1572
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_15r 1573
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_16r 1574
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_17r 1575
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_18r 1576
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_19r 1577
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1r 1578
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2r 1579
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3r 1580
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4r 1581
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5r 1582
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6r 1583
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7r 1584
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8r 1585
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9r 1586
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0r 1587
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10r 1588
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11r 1589
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_12r 1590
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_13r 1591
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_14r 1592
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_15r 1593
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_16r 1594
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_17r 1595
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_18r 1596
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_19r 1597
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1r 1598
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2r 1599
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3r 1600
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4r 1601
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5r 1602
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6r 1603
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7r 1604
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8r 1605
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9r 1606
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_0r 1607
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_10r 1608
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_11r 1609
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_12r 1610
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_13r 1611
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_14r 1612
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_15r 1613
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_16r 1614
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_17r 1615
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_18r 1616
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_19r 1617
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_1r 1618
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_2r 1619
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_3r 1620
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_4r 1621
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_5r 1622
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_6r 1623
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_7r 1624
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_8r 1625
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_9r 1626
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_0r 1627
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_10r 1628
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_11r 1629
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_12r 1630
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_13r 1631
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_14r 1632
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_15r 1633
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_16r 1634
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_17r 1635
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_18r 1636
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_19r 1637
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_1r 1638
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_2r 1639
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_3r 1640
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_4r 1641
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_5r 1642
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_6r 1643
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_7r 1644
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_8r 1645
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_9r 1646
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0r 1647
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10r 1648
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11r 1649
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_12r 1650
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_13r 1651
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_14r 1652
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_15r 1653
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_16r 1654
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_17r 1655
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_18r 1656
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_19r 1657
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1r 1658
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2r 1659
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3r 1660
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4r 1661
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5r 1662
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6r 1663
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7r 1664
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8r 1665
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9r 1666
#define FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTERr 1667
#define FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTERr 1668
#define FLEX_CTR_ING_GROUP_ACTION_0r 1669
#define FLEX_CTR_ING_GROUP_ACTION_1r 1670
#define FLEX_CTR_ING_GROUP_ACTION_2r 1671
#define FLEX_CTR_ING_GROUP_ACTION_3r 1672
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_0r 1673
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_1r 1674
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_2r 1675
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_3r 1676
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRLr 1677
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm 1678
#define FLEX_CTR_ING_RAM_TM_CONTROLr 1679
#define FLEX_CTR_ST_EGR_BITP_PROFILEm 1680
#define FLEX_CTR_ST_EGR_BOTP_PROFILEm 1681
#define FLEX_CTR_ST_EGR_COUNTER_ACTION_ENABLEr 1682
#define FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_0m 1683
#define FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_1m 1684
#define FLEX_CTR_ST_EGR_COUNTER_OP_PROFILE_TABLEm 1685
#define FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr 1686
#define FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm 1687
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_0m 1688
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_0_SER_CONTROLr 1689
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_1m 1690
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_1_SER_CONTROLr 1691
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_2m 1692
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_2_SER_CONTROLr 1693
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_3m 1694
#define FLEX_CTR_ST_EGR_COUNTER_TABLE_3_SER_CONTROLr 1695
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_ACTIVEr 1696
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_0r 1697
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_10r 1698
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_11r 1699
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_12r 1700
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_13r 1701
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_14r 1702
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_15r 1703
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_1r 1704
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_2r 1705
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_3r 1706
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_4r 1707
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_5r 1708
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_6r 1709
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_7r 1710
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_8r 1711
#define FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_9r 1712
#define FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_0r 1713
#define FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_1r 1714
#define FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_2r 1715
#define FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_3r 1716
#define FLEX_CTR_ST_EGR_FC_ACTION_MISCONFIG_COUNTERr 1717
#define FLEX_CTR_ST_EGR_FC_TOO_MANY_ACTIONS_COUNTERr 1718
#define FLEX_CTR_ST_EGR_GROUP_ACTION_0r 1719
#define FLEX_CTR_ST_EGR_GROUP_ACTION_1r 1720
#define FLEX_CTR_ST_EGR_GROUP_ACTION_2r 1721
#define FLEX_CTR_ST_EGR_GROUP_ACTION_3r 1722
#define FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_0r 1723
#define FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_1r 1724
#define FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_2r 1725
#define FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_3r 1726
#define FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_CTRLr 1727
#define FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm 1728
#define FLEX_CTR_ST_EGR_RAM_TM_CONTROLr 1729
#define FLEX_CTR_ST_ING0_BITP_PROFILEm 1730
#define FLEX_CTR_ST_ING0_BOTP_PROFILEm 1731
#define FLEX_CTR_ST_ING0_COUNTER_ACTION_ENABLEr 1732
#define FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_0m 1733
#define FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_1m 1734
#define FLEX_CTR_ST_ING0_COUNTER_OP_PROFILE_TABLEm 1735
#define FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr 1736
#define FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm 1737
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_0m 1738
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_0_SER_CONTROLr 1739
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_1m 1740
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_1_SER_CONTROLr 1741
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_2m 1742
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_2_SER_CONTROLr 1743
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_3m 1744
#define FLEX_CTR_ST_ING0_COUNTER_TABLE_3_SER_CONTROLr 1745
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_ACTIVEr 1746
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_0r 1747
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_10r 1748
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_11r 1749
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_12r 1750
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_13r 1751
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_14r 1752
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_15r 1753
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_1r 1754
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_2r 1755
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_3r 1756
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_4r 1757
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_5r 1758
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_6r 1759
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_7r 1760
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_8r 1761
#define FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_9r 1762
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_0r 1763
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_1r 1764
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_2r 1765
#define FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_3r 1766
#define FLEX_CTR_ST_ING0_FC_ACTION_MISCONFIG_COUNTERr 1767
#define FLEX_CTR_ST_ING0_FC_TOO_MANY_ACTIONS_COUNTERr 1768
#define FLEX_CTR_ST_ING0_GROUP_ACTION_0r 1769
#define FLEX_CTR_ST_ING0_GROUP_ACTION_1r 1770
#define FLEX_CTR_ST_ING0_GROUP_ACTION_2r 1771
#define FLEX_CTR_ST_ING0_GROUP_ACTION_3r 1772
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_0r 1773
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_1r 1774
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_2r 1775
#define FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_3r 1776
#define FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_CTRLr 1777
#define FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm 1778
#define FLEX_CTR_ST_ING0_RAM_TM_CONTROLr 1779
#define FLEX_CTR_ST_ING1_BITP_PROFILEm 1780
#define FLEX_CTR_ST_ING1_BOTP_PROFILEm 1781
#define FLEX_CTR_ST_ING1_COUNTER_ACTION_ENABLEr 1782
#define FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_0m 1783
#define FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_1m 1784
#define FLEX_CTR_ST_ING1_COUNTER_OP_PROFILE_TABLEm 1785
#define FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr 1786
#define FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm 1787
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_0m 1788
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_0_SER_CONTROLr 1789
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_1m 1790
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_1_SER_CONTROLr 1791
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_2m 1792
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_2_SER_CONTROLr 1793
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_3m 1794
#define FLEX_CTR_ST_ING1_COUNTER_TABLE_3_SER_CONTROLr 1795
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_ACTIVEr 1796
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_0r 1797
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_10r 1798
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_11r 1799
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_12r 1800
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_13r 1801
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_14r 1802
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_15r 1803
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_1r 1804
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_2r 1805
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_3r 1806
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_4r 1807
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_5r 1808
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_6r 1809
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_7r 1810
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_8r 1811
#define FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_9r 1812
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_0r 1813
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_1r 1814
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_2r 1815
#define FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_3r 1816
#define FLEX_CTR_ST_ING1_FC_ACTION_MISCONFIG_COUNTERr 1817
#define FLEX_CTR_ST_ING1_FC_TOO_MANY_ACTIONS_COUNTERr 1818
#define FLEX_CTR_ST_ING1_GROUP_ACTION_0r 1819
#define FLEX_CTR_ST_ING1_GROUP_ACTION_1r 1820
#define FLEX_CTR_ST_ING1_GROUP_ACTION_2r 1821
#define FLEX_CTR_ST_ING1_GROUP_ACTION_3r 1822
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_0r 1823
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_1r 1824
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_2r 1825
#define FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_3r 1826
#define FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_CTRLr 1827
#define FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm 1828
#define FLEX_CTR_ST_ING1_RAM_TM_CONTROLr 1829
#define FLEX_DIGEST_HASH_BITP_PROFILEm 1830
#define FLEX_DIGEST_HASH_BOTP_PROFILEm 1831
#define FLEX_DIGEST_HASH_HASH_CONFIGm 1832
#define FLEX_DIGEST_HASH_XOR_SALTS_A_0r 1833
#define FLEX_DIGEST_HASH_XOR_SALTS_A_10r 1834
#define FLEX_DIGEST_HASH_XOR_SALTS_A_11r 1835
#define FLEX_DIGEST_HASH_XOR_SALTS_A_12r 1836
#define FLEX_DIGEST_HASH_XOR_SALTS_A_13r 1837
#define FLEX_DIGEST_HASH_XOR_SALTS_A_14r 1838
#define FLEX_DIGEST_HASH_XOR_SALTS_A_15r 1839
#define FLEX_DIGEST_HASH_XOR_SALTS_A_1r 1840
#define FLEX_DIGEST_HASH_XOR_SALTS_A_2r 1841
#define FLEX_DIGEST_HASH_XOR_SALTS_A_3r 1842
#define FLEX_DIGEST_HASH_XOR_SALTS_A_4r 1843
#define FLEX_DIGEST_HASH_XOR_SALTS_A_5r 1844
#define FLEX_DIGEST_HASH_XOR_SALTS_A_6r 1845
#define FLEX_DIGEST_HASH_XOR_SALTS_A_7r 1846
#define FLEX_DIGEST_HASH_XOR_SALTS_A_8r 1847
#define FLEX_DIGEST_HASH_XOR_SALTS_A_9r 1848
#define FLEX_DIGEST_HASH_XOR_SALTS_B_0r 1849
#define FLEX_DIGEST_HASH_XOR_SALTS_B_10r 1850
#define FLEX_DIGEST_HASH_XOR_SALTS_B_11r 1851
#define FLEX_DIGEST_HASH_XOR_SALTS_B_12r 1852
#define FLEX_DIGEST_HASH_XOR_SALTS_B_13r 1853
#define FLEX_DIGEST_HASH_XOR_SALTS_B_14r 1854
#define FLEX_DIGEST_HASH_XOR_SALTS_B_15r 1855
#define FLEX_DIGEST_HASH_XOR_SALTS_B_1r 1856
#define FLEX_DIGEST_HASH_XOR_SALTS_B_2r 1857
#define FLEX_DIGEST_HASH_XOR_SALTS_B_3r 1858
#define FLEX_DIGEST_HASH_XOR_SALTS_B_4r 1859
#define FLEX_DIGEST_HASH_XOR_SALTS_B_5r 1860
#define FLEX_DIGEST_HASH_XOR_SALTS_B_6r 1861
#define FLEX_DIGEST_HASH_XOR_SALTS_B_7r 1862
#define FLEX_DIGEST_HASH_XOR_SALTS_B_8r 1863
#define FLEX_DIGEST_HASH_XOR_SALTS_B_9r 1864
#define FLEX_DIGEST_HASH_XOR_SALTS_C_0r 1865
#define FLEX_DIGEST_HASH_XOR_SALTS_C_10r 1866
#define FLEX_DIGEST_HASH_XOR_SALTS_C_11r 1867
#define FLEX_DIGEST_HASH_XOR_SALTS_C_12r 1868
#define FLEX_DIGEST_HASH_XOR_SALTS_C_13r 1869
#define FLEX_DIGEST_HASH_XOR_SALTS_C_14r 1870
#define FLEX_DIGEST_HASH_XOR_SALTS_C_15r 1871
#define FLEX_DIGEST_HASH_XOR_SALTS_C_1r 1872
#define FLEX_DIGEST_HASH_XOR_SALTS_C_2r 1873
#define FLEX_DIGEST_HASH_XOR_SALTS_C_3r 1874
#define FLEX_DIGEST_HASH_XOR_SALTS_C_4r 1875
#define FLEX_DIGEST_HASH_XOR_SALTS_C_5r 1876
#define FLEX_DIGEST_HASH_XOR_SALTS_C_6r 1877
#define FLEX_DIGEST_HASH_XOR_SALTS_C_7r 1878
#define FLEX_DIGEST_HASH_XOR_SALTS_C_8r 1879
#define FLEX_DIGEST_HASH_XOR_SALTS_C_9r 1880
#define FLEX_DIGEST_LKUP_CTRL_PRE_SELm 1881
#define FLEX_DIGEST_LKUP_MASK_PROFILEm 1882
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0m 1883
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0_SER_CONTROLr 1884
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1m 1885
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1_SER_CONTROLr 1886
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2m 1887
#define FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2_SER_CONTROLr 1888
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_CAM_TM_CONTROLr 1889
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLYm 1890
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLY_SER_CONTROLr 1891
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLYm 1892
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLY_SER_CONTROLr 1893
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_CAM_TM_CONTROLr 1894
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLYm 1895
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLY_SER_CONTROLr 1896
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLYm 1897
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLY_SER_CONTROLr 1898
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_CAM_TM_CONTROLr 1899
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLYm 1900
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLY_SER_CONTROLr 1901
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLYm 1902
#define FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLY_SER_CONTROLr 1903
#define FLEX_DIGEST_LKUP_RAM_TM_CONTROLr 1904
#define FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr 1905
#define FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr 1906
#define FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr 1907
#define FLEX_DIGEST_NORM_BITP_PROFILEm 1908
#define FLEX_DIGEST_NORM_CTRL_PRE_SELm 1909
#define FLEX_DIGEST_NORM_SEED_0r 1910
#define FLEX_DIGEST_NORM_SEED_1r 1911
#define FLEX_DIGEST_NORM_SEED_2r 1912
#define FLEX_DIGEST_NORM_SEED_3r 1913
#define FLEX_DIGEST_NORM_SEED_4r 1914
#define FLEX_DIGEST_NORM_SEED_5r 1915
#define FLEX_EDITOR_AUX_BOTP_PROFILEm 1916
#define FLEX_EDITOR_CMD_CONT_SEL_64r 1917
#define FLEX_EDITOR_CONT_MERGE_SELm 1918
#define FLEX_EDITOR_ECC_PARITY_CONTROL_1r 1919
#define FLEX_EDITOR_ECC_PARITY_CONTROL_2r 1920
#define FLEX_EDITOR_EGR_COMPOSITES_RAM_CONTROL_64r 1921
#define FLEX_EDITOR_EINITBUF_RAM_CONTROL_64r 1922
#define FLEX_EDITOR_EN_COR_ERR_RPT_1r 1923
#define FLEX_EDITOR_EN_COR_ERR_RPT_2r 1924
#define FLEX_EDITOR_EN_COR_ERR_RPT_3r 1925
#define FLEX_EDITOR_ERROR_VECTORr 1926
#define FLEX_EDITOR_ERROR_VECTOR_MASKr 1927
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEm 1928
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEm 1929
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_HC_PROFILE_TABLEm 1930
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_0r 1931
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_1r 1932
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_2r 1933
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_3r 1934
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_4r 1935
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_5r 1936
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_6r 1937
#define FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_7r 1938
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEm 1939
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEm 1940
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_HC_PROFILE_TABLEm 1941
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_0r 1942
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_1r 1943
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_2r 1944
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_3r 1945
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_4r 1946
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_5r 1947
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_6r 1948
#define FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_7r 1949
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEm 1950
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEm 1951
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_HC_PROFILE_TABLEm 1952
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_0r 1953
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_1r 1954
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_2r 1955
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_3r 1956
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_4r 1957
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_5r 1958
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_6r 1959
#define FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_7r 1960
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_16BIT_FS_PROFILE_TABLEm 1961
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_32BIT_FS_PROFILE_TABLEm 1962
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_HC_PROFILE_TABLEm 1963
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_0r 1964
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_1r 1965
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_2r 1966
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_3r 1967
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_4r 1968
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_5r 1969
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_6r 1970
#define FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_7r 1971
#define FLEX_EDITOR_MATCH_ID_INDEX_SELr 1972
#define FLEX_EDITOR_MHC_CHECKSUM_0_PROFILE_TABLEm 1973
#define FLEX_EDITOR_MHC_CHECKSUM_1_PROFILE_TABLEm 1974
#define FLEX_EDITOR_MHC_CHECKSUM_2_PROFILE_TABLEm 1975
#define FLEX_EDITOR_MHC_CHECKSUM_MASK_0_BITMAP_64r 1976
#define FLEX_EDITOR_MHC_CHECKSUM_MASK_1_BITMAP_64r 1977
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_0r 1978
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_1r 1979
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_2r 1980
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_3r 1981
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_4r 1982
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_5r 1983
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_6r 1984
#define FLEX_EDITOR_MIRROR_0_USER_FIELD_7r 1985
#define FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_1_TABLEm 1986
#define FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_2_TABLEm 1987
#define FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_3_TABLEm 1988
#define FLEX_EDITOR_MIRROR_ENCAP_FIELD_0_PROFILE_TABLEm 1989
#define FLEX_EDITOR_MIRROR_MMU_PKT_LENGTH_CONFIGr 1990
#define FLEX_EDITOR_MMU_PKT_LENGTH_ADJUSTm 1991
#define FLEX_EDITOR_OFFSET_EXTRACT_HDR_IDr 1992
#define FLEX_EDITOR_RAM_CONTROL_64r 1993
#define FLEX_EDITOR_RW_0_FS_PROFILE_TABLEm 1994
#define FLEX_EDITOR_RW_0_HC_PROFILE_TABLEm 1995
#define FLEX_EDITOR_RW_0_USER_FIELD_0r 1996
#define FLEX_EDITOR_RW_0_USER_FIELD_1r 1997
#define FLEX_EDITOR_RW_0_USER_FIELD_2r 1998
#define FLEX_EDITOR_RW_0_USER_FIELD_3r 1999
#define FLEX_EDITOR_RW_0_USER_FIELD_4r 2000
#define FLEX_EDITOR_RW_0_USER_FIELD_5r 2001
#define FLEX_EDITOR_RW_0_USER_FIELD_6r 2002
#define FLEX_EDITOR_RW_0_USER_FIELD_7r 2003
#define FLEX_EDITOR_RW_1_FS_PROFILE_TABLEm 2004
#define FLEX_EDITOR_RW_1_HC_PROFILE_TABLEm 2005
#define FLEX_EDITOR_RW_1_USER_FIELD_0r 2006
#define FLEX_EDITOR_RW_1_USER_FIELD_1r 2007
#define FLEX_EDITOR_RW_1_USER_FIELD_2r 2008
#define FLEX_EDITOR_RW_1_USER_FIELD_3r 2009
#define FLEX_EDITOR_RW_1_USER_FIELD_4r 2010
#define FLEX_EDITOR_RW_1_USER_FIELD_5r 2011
#define FLEX_EDITOR_RW_1_USER_FIELD_6r 2012
#define FLEX_EDITOR_RW_1_USER_FIELD_7r 2013
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEm 2014
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEm 2015
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_HC_PROFILE_TABLEm 2016
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_0r 2017
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_1r 2018
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_2r 2019
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_3r 2020
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_4r 2021
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_5r 2022
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_6r 2023
#define FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_7r 2024
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEm 2025
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEm 2026
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_HC_PROFILE_TABLEm 2027
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_0r 2028
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_1r 2029
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_2r 2030
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_3r 2031
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_4r 2032
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_5r 2033
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_6r 2034
#define FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_7r 2035
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEm 2036
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEm 2037
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_HC_PROFILE_TABLEm 2038
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_0r 2039
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_1r 2040
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_2r 2041
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_3r 2042
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_4r 2043
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_5r 2044
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_6r 2045
#define FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_7r 2046
#define FLEX_EDITOR_TRUNCATE_DEFAULT_CONFIGr 2047
#define FLEX_EDITOR_TRUNCATE_EN_SELr 2048
#define FLEX_EDITOR_TRUNCATE_LENGTH_ADJUSTm 2049
#define FLEX_EDITOR_ZONE_0_EDIT_ID_DEL_TABLEm 2050
#define FLEX_EDITOR_ZONE_0_EDIT_ID_INS_1_TABLEm 2051
#define FLEX_EDITOR_ZONE_0_EDIT_ID_INS_2_TABLEm 2052
#define FLEX_EDITOR_ZONE_0_EDIT_ID_RW_TABLEm 2053
#define FLEX_EDITOR_ZONE_0_MATCH_ID_COMMAND_PROFILE_TABLEm 2054
#define FLEX_EDITOR_ZONE_0_MATCH_ID_TABLEm 2055
#define FLEX_EDITOR_ZONE_1_EDIT_ID_DEL_TABLEm 2056
#define FLEX_EDITOR_ZONE_1_EDIT_ID_INS_1_TABLEm 2057
#define FLEX_EDITOR_ZONE_1_EDIT_ID_INS_2_TABLEm 2058
#define FLEX_EDITOR_ZONE_1_EDIT_ID_RW_TABLEm 2059
#define FLEX_EDITOR_ZONE_1_MATCH_ID_COMMAND_PROFILE_TABLEm 2060
#define FLEX_EDITOR_ZONE_1_MATCH_ID_TABLEm 2061
#define FLEX_EDITOR_ZONE_2_EDIT_ID_DEL_TABLEm 2062
#define FLEX_EDITOR_ZONE_2_EDIT_ID_INS_1_TABLEm 2063
#define FLEX_EDITOR_ZONE_2_EDIT_ID_INS_2_TABLEm 2064
#define FLEX_EDITOR_ZONE_2_EDIT_ID_RW_TABLEm 2065
#define FLEX_EDITOR_ZONE_2_MATCH_ID_COMMAND_PROFILE_TABLEm 2066
#define FLEX_EDITOR_ZONE_2_MATCH_ID_TABLEm 2067
#define FLEX_EDITOR_ZONE_3_EDIT_ID_DEL_TABLEm 2068
#define FLEX_EDITOR_ZONE_3_EDIT_ID_INS_1_TABLEm 2069
#define FLEX_EDITOR_ZONE_3_EDIT_ID_INS_2_TABLEm 2070
#define FLEX_EDITOR_ZONE_3_EDIT_ID_RW_TABLEm 2071
#define FLEX_EDITOR_ZONE_3_MATCH_ID_COMMAND_PROFILE_TABLEm 2072
#define FLEX_EDITOR_ZONE_3_MATCH_ID_TABLEm 2073
#define FLEX_EDITOR_ZONE_4_EDIT_ID_DEL_TABLEm 2074
#define FLEX_EDITOR_ZONE_4_EDIT_ID_INS_1_TABLEm 2075
#define FLEX_EDITOR_ZONE_4_EDIT_ID_INS_2_TABLEm 2076
#define FLEX_EDITOR_ZONE_4_EDIT_ID_RW_TABLEm 2077
#define FLEX_EDITOR_ZONE_4_MATCH_ID_COMMAND_PROFILE_TABLEm 2078
#define FLEX_EDITOR_ZONE_4_MATCH_ID_TABLEm 2079
#define FLEX_HVE_IPARSER1_BOTP_PROFILEm 2080
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_0m 2081
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_10m 2082
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_11m 2083
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_12m 2084
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_13m 2085
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_14m 2086
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_15m 2087
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_1m 2088
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_2m 2089
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_3m 2090
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_4m 2091
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_5m 2092
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_6m 2093
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_7m 2094
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_8m 2095
#define FLEX_HVE_IPARSER1_SCC_PROFILE1_9m 2096
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_0m 2097
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_10m 2098
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_11m 2099
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_12m 2100
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_13m 2101
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_14m 2102
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_15m 2103
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_1m 2104
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_2m 2105
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_3m 2106
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_4m 2107
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_5m 2108
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_6m 2109
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_7m 2110
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_8m 2111
#define FLEX_HVE_IPARSER1_SCC_PROFILE2_9m 2112
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_0m 2113
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_1m 2114
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_2m 2115
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_3m 2116
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_4m 2117
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_5m 2118
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_6m 2119
#define FLEX_HVE_IPARSER1_SCF_PROFILE1_7m 2120
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_0m 2121
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_1m 2122
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_2m 2123
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_3m 2124
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_4m 2125
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_5m 2126
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_6m 2127
#define FLEX_HVE_IPARSER1_SCF_PROFILE2_7m 2128
#define FLEX_HVE_IPARSER2_BOTP_PROFILEm 2129
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_0m 2130
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_10m 2131
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_11m 2132
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_12m 2133
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_13m 2134
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_14m 2135
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_15m 2136
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_1m 2137
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_2m 2138
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_3m 2139
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_4m 2140
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_5m 2141
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_6m 2142
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_7m 2143
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_8m 2144
#define FLEX_HVE_IPARSER2_SCC_PROFILE1_9m 2145
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_0m 2146
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_10m 2147
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_11m 2148
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_12m 2149
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_13m 2150
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_14m 2151
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_15m 2152
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_1m 2153
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_2m 2154
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_3m 2155
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_4m 2156
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_5m 2157
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_6m 2158
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_7m 2159
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_8m 2160
#define FLEX_HVE_IPARSER2_SCC_PROFILE2_9m 2161
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_0m 2162
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_1m 2163
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_2m 2164
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_3m 2165
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_4m 2166
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_5m 2167
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_6m 2168
#define FLEX_HVE_IPARSER2_SCF_PROFILE1_7m 2169
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_0m 2170
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_1m 2171
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_2m 2172
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_3m 2173
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_4m 2174
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_5m 2175
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_6m 2176
#define FLEX_HVE_IPARSER2_SCF_PROFILE2_7m 2177
#define FLEX_QOS_PHB2_BOTP_PROFILEm 2178
#define FLEX_QOS_PHB2_BOTP_PROFILE_SER_CONTROLr 2179
#define FLEX_QOS_PHB2_CTRL_PRE_SELm 2180
#define FLEX_QOS_PHB2_LTS_TCAM_CAM_TM_CONTROLr 2181
#define FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLYm 2182
#define FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLY_SER_CONTROLr 2183
#define FLEX_QOS_PHB2_LTS_TCAM_ONLYm 2184
#define FLEX_QOS_PHB2_LTS_TCAM_ONLY_SER_CONTROLr 2185
#define FLEX_QOS_PHB2_MAP_TABLEm 2186
#define FLEX_QOS_PHB2_MAP_TABLE_SER_CONTROLr 2187
#define FLEX_QOS_PHB2_RAM_TM_CONTROLr 2188
#define FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 2189
#define FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 2190
#define FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 2191
#define FLEX_QOS_PHB_BOTP_PROFILEm 2192
#define FLEX_QOS_PHB_BOTP_PROFILE_SER_CONTROLr 2193
#define FLEX_QOS_PHB_CNG_STRm 2194
#define FLEX_QOS_PHB_CTRL_POLICY_SWm 2195
#define FLEX_QOS_PHB_CTRL_POLICY_SW_SER_CONTROLr 2196
#define FLEX_QOS_PHB_CTRL_PRE_SELm 2197
#define FLEX_QOS_PHB_INT_CNm 2198
#define FLEX_QOS_PHB_INT_PRI_STRm 2199
#define FLEX_QOS_PHB_LTS_TCAM_CAM_TM_CONTROLr 2200
#define FLEX_QOS_PHB_LTS_TCAM_DATA_ONLYm 2201
#define FLEX_QOS_PHB_LTS_TCAM_DATA_ONLY_SER_CONTROLr 2202
#define FLEX_QOS_PHB_LTS_TCAM_ONLYm 2203
#define FLEX_QOS_PHB_LTS_TCAM_ONLY_SER_CONTROLr 2204
#define FLEX_QOS_PHB_MAP_TABLEm 2205
#define FLEX_QOS_PHB_MAP_TABLE_SER_CONTROLr 2206
#define FLEX_QOS_PHB_RAM_TM_CONTROLr 2207
#define FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 2208
#define FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 2209
#define FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 2210
#define FT_COMMANDm 2211
#define FT_GLOBAL_TABLE_CNTm 2212
#define FT_GLOBAL_TABLE_CONFIGm 2213
#define FT_GROUP_ID_MUX_BITP_PROFILEm 2214
#define FT_GROUP_TABLE_CNTm 2215
#define FT_GROUP_TABLE_CONFIGm 2216
#define FT_HITBITm 2217
#define HVE_CMD_MERGE_BITP_PROFILEm 2218
#define HVE_CMD_MERGE_BOTP_PROFILEm 2219
#define HVE_CMD_MERGE_CTRL_PRE_SELm 2220
#define IDB_CA0_BUFFER_CONFIGr 2221
#define IDB_CA0_CONTROLr 2222
#define IDB_CA0_CT_CONTROLr 2223
#define IDB_CA0_DBG_Ar 2224
#define IDB_CA0_DBG_Br 2225
#define IDB_CA0_HW_STATUSr 2226
#define IDB_CA0_HW_STATUS_1r 2227
#define IDB_CA0_HW_STATUS_2r 2228
#define IDB_CA0_SER_CONTROLr 2229
#define IDB_CA1_BUFFER_CONFIGr 2230
#define IDB_CA1_CONTROLr 2231
#define IDB_CA1_CT_CONTROLr 2232
#define IDB_CA1_DBG_Ar 2233
#define IDB_CA1_DBG_Br 2234
#define IDB_CA1_HW_STATUSr 2235
#define IDB_CA1_HW_STATUS_1r 2236
#define IDB_CA1_HW_STATUS_2r 2237
#define IDB_CA1_SER_CONTROLr 2238
#define IDB_CA2_BUFFER_CONFIGr 2239
#define IDB_CA2_CONTROLr 2240
#define IDB_CA2_CT_CONTROLr 2241
#define IDB_CA2_DBG_Ar 2242
#define IDB_CA2_DBG_Br 2243
#define IDB_CA2_HW_STATUSr 2244
#define IDB_CA2_HW_STATUS_1r 2245
#define IDB_CA2_HW_STATUS_2r 2246
#define IDB_CA2_SER_CONTROLr 2247
#define IDB_CA3_BUFFER_CONFIGr 2248
#define IDB_CA3_CONTROLr 2249
#define IDB_CA3_CT_CONTROLr 2250
#define IDB_CA3_DBG_Ar 2251
#define IDB_CA3_DBG_Br 2252
#define IDB_CA3_HW_STATUSr 2253
#define IDB_CA3_HW_STATUS_1r 2254
#define IDB_CA3_HW_STATUS_2r 2255
#define IDB_CA3_SER_CONTROLr 2256
#define IDB_CA_CONTROL_1r 2257
#define IDB_CA_CONTROL_2r 2258
#define IDB_CA_CPU_CONTROLr 2259
#define IDB_CA_CPU_ECC_STATUSr 2260
#define IDB_CA_CPU_HW_STATUSr 2261
#define IDB_CA_CPU_SER_CONTROLr 2262
#define IDB_CA_ECC_STATUSr 2263
#define IDB_CA_LPBK_CONTROLr 2264
#define IDB_CA_LPBK_ECC_STATUSr 2265
#define IDB_CA_LPBK_HW_STATUSr 2266
#define IDB_CA_LPBK_SER_CONTROLr 2267
#define IDB_CA_RAM_CONTROLr 2268
#define IDB_DBG_Br 2269
#define IDB_HW_RESET_CONTROLr 2270
#define IDB_INTR_ENABLEr 2271
#define IDB_INTR_STATUSr 2272
#define IDB_NULL_SLOT_PORT_NUMr 2273
#define IDB_OBM0_BUFFER_CONFIGr 2274
#define IDB_OBM0_CONTROLr 2275
#define IDB_OBM0_CTRL_ECC_STATUSr 2276
#define IDB_OBM0_CT_THRESHOLDr 2277
#define IDB_OBM0_DATA_ECC_STATUSr 2278
#define IDB_OBM0_DBG_Ar 2279
#define IDB_OBM0_DBG_Br 2280
#define IDB_OBM0_DSCP_MAP_PORT0m 2281
#define IDB_OBM0_DSCP_MAP_PORT1m 2282
#define IDB_OBM0_DSCP_MAP_PORT2m 2283
#define IDB_OBM0_DSCP_MAP_PORT3m 2284
#define IDB_OBM0_DSCP_MAP_PORT4m 2285
#define IDB_OBM0_DSCP_MAP_PORT5m 2286
#define IDB_OBM0_DSCP_MAP_PORT6m 2287
#define IDB_OBM0_DSCP_MAP_PORT7m 2288
#define IDB_OBM0_ETAG_MAP_PORT0m 2289
#define IDB_OBM0_ETAG_MAP_PORT1m 2290
#define IDB_OBM0_ETAG_MAP_PORT2m 2291
#define IDB_OBM0_ETAG_MAP_PORT3m 2292
#define IDB_OBM0_ETAG_MAP_PORT4m 2293
#define IDB_OBM0_ETAG_MAP_PORT5m 2294
#define IDB_OBM0_ETAG_MAP_PORT6m 2295
#define IDB_OBM0_ETAG_MAP_PORT7m 2296
#define IDB_OBM0_FC_THRESHOLDr 2297
#define IDB_OBM0_FC_THRESHOLD_1r 2298
#define IDB_OBM0_FLOW_CONTROL_CONFIGr 2299
#define IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr 2300
#define IDB_OBM0_GSH_ETHERTYPEr 2301
#define IDB_OBM0_HW_STATUSr 2302
#define IDB_OBM0_INNER_TPIDr 2303
#define IDB_OBM0_IOM_STATS_WINDOW_RESULTSm 2304
#define IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr 2305
#define IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr 2306
#define IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr 2307
#define IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr 2308
#define IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr 2309
#define IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr 2310
#define IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr 2311
#define IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr 2312
#define IDB_OBM0_MAX_USAGEr 2313
#define IDB_OBM0_MAX_USAGE_1r 2314
#define IDB_OBM0_MAX_USAGE_2r 2315
#define IDB_OBM0_MAX_USAGE_SELECTr 2316
#define IDB_OBM0_MONITOR_STATS_CONFIGr 2317
#define IDB_OBM0_NIV_ETHERTYPEr 2318
#define IDB_OBM0_OPAQUE_TAG_CONFIGr 2319
#define IDB_OBM0_OPAQUE_TAG_CONFIG_0r 2320
#define IDB_OBM0_OPAQUE_TAG_CONFIG_1r 2321
#define IDB_OBM0_OUTER_TPIDr 2322
#define IDB_OBM0_OUTER_TPID_0r 2323
#define IDB_OBM0_OUTER_TPID_1r 2324
#define IDB_OBM0_OUTER_TPID_2r 2325
#define IDB_OBM0_OUTER_TPID_3r 2326
#define IDB_OBM0_OVERSUB_MON_ECC_STATUSr 2327
#define IDB_OBM0_PE_ETHERTYPEr 2328
#define IDB_OBM0_PORT_CONFIGr 2329
#define IDB_OBM0_PRI_MAP_PORT0m 2330
#define IDB_OBM0_PRI_MAP_PORT1m 2331
#define IDB_OBM0_PRI_MAP_PORT2m 2332
#define IDB_OBM0_PRI_MAP_PORT3m 2333
#define IDB_OBM0_PRI_MAP_PORT4m 2334
#define IDB_OBM0_PRI_MAP_PORT5m 2335
#define IDB_OBM0_PRI_MAP_PORT6m 2336
#define IDB_OBM0_PRI_MAP_PORT7m 2337
#define IDB_OBM0_PROTOCOL_CONTROL_0r 2338
#define IDB_OBM0_PROTOCOL_CONTROL_1r 2339
#define IDB_OBM0_PROTOCOL_CONTROL_2r 2340
#define IDB_OBM0_RAM_CONTROLr 2341
#define IDB_OBM0_SER_CONTROLr 2342
#define IDB_OBM0_SHARED_CONFIGr 2343
#define IDB_OBM0_TC_MAP_PORT0m 2344
#define IDB_OBM0_TC_MAP_PORT1m 2345
#define IDB_OBM0_TC_MAP_PORT2m 2346
#define IDB_OBM0_TC_MAP_PORT3m 2347
#define IDB_OBM0_TC_MAP_PORT4m 2348
#define IDB_OBM0_TC_MAP_PORT5m 2349
#define IDB_OBM0_TC_MAP_PORT6m 2350
#define IDB_OBM0_TC_MAP_PORT7m 2351
#define IDB_OBM0_TDMr 2352
#define IDB_OBM0_THRESHOLDr 2353
#define IDB_OBM0_THRESHOLD_1r 2354
#define IDB_OBM0_USAGEr 2355
#define IDB_OBM0_USAGE_1r 2356
#define IDB_OBM1_BUFFER_CONFIGr 2357
#define IDB_OBM1_CONTROLr 2358
#define IDB_OBM1_CTRL_ECC_STATUSr 2359
#define IDB_OBM1_CT_THRESHOLDr 2360
#define IDB_OBM1_DATA_ECC_STATUSr 2361
#define IDB_OBM1_DBG_Ar 2362
#define IDB_OBM1_DBG_Br 2363
#define IDB_OBM1_DSCP_MAP_PORT0m 2364
#define IDB_OBM1_DSCP_MAP_PORT1m 2365
#define IDB_OBM1_DSCP_MAP_PORT2m 2366
#define IDB_OBM1_DSCP_MAP_PORT3m 2367
#define IDB_OBM1_DSCP_MAP_PORT4m 2368
#define IDB_OBM1_DSCP_MAP_PORT5m 2369
#define IDB_OBM1_DSCP_MAP_PORT6m 2370
#define IDB_OBM1_DSCP_MAP_PORT7m 2371
#define IDB_OBM1_ETAG_MAP_PORT0m 2372
#define IDB_OBM1_ETAG_MAP_PORT1m 2373
#define IDB_OBM1_ETAG_MAP_PORT2m 2374
#define IDB_OBM1_ETAG_MAP_PORT3m 2375
#define IDB_OBM1_ETAG_MAP_PORT4m 2376
#define IDB_OBM1_ETAG_MAP_PORT5m 2377
#define IDB_OBM1_ETAG_MAP_PORT6m 2378
#define IDB_OBM1_ETAG_MAP_PORT7m 2379
#define IDB_OBM1_FC_THRESHOLDr 2380
#define IDB_OBM1_FC_THRESHOLD_1r 2381
#define IDB_OBM1_FLOW_CONTROL_CONFIGr 2382
#define IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr 2383
#define IDB_OBM1_GSH_ETHERTYPEr 2384
#define IDB_OBM1_HW_STATUSr 2385
#define IDB_OBM1_INNER_TPIDr 2386
#define IDB_OBM1_IOM_STATS_WINDOW_RESULTSm 2387
#define IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr 2388
#define IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr 2389
#define IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr 2390
#define IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr 2391
#define IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr 2392
#define IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr 2393
#define IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr 2394
#define IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr 2395
#define IDB_OBM1_MAX_USAGEr 2396
#define IDB_OBM1_MAX_USAGE_1r 2397
#define IDB_OBM1_MAX_USAGE_2r 2398
#define IDB_OBM1_MAX_USAGE_SELECTr 2399
#define IDB_OBM1_MONITOR_STATS_CONFIGr 2400
#define IDB_OBM1_NIV_ETHERTYPEr 2401
#define IDB_OBM1_OPAQUE_TAG_CONFIGr 2402
#define IDB_OBM1_OPAQUE_TAG_CONFIG_0r 2403
#define IDB_OBM1_OPAQUE_TAG_CONFIG_1r 2404
#define IDB_OBM1_OUTER_TPIDr 2405
#define IDB_OBM1_OUTER_TPID_0r 2406
#define IDB_OBM1_OUTER_TPID_1r 2407
#define IDB_OBM1_OUTER_TPID_2r 2408
#define IDB_OBM1_OUTER_TPID_3r 2409
#define IDB_OBM1_OVERSUB_MON_ECC_STATUSr 2410
#define IDB_OBM1_PE_ETHERTYPEr 2411
#define IDB_OBM1_PORT_CONFIGr 2412
#define IDB_OBM1_PRI_MAP_PORT0m 2413
#define IDB_OBM1_PRI_MAP_PORT1m 2414
#define IDB_OBM1_PRI_MAP_PORT2m 2415
#define IDB_OBM1_PRI_MAP_PORT3m 2416
#define IDB_OBM1_PRI_MAP_PORT4m 2417
#define IDB_OBM1_PRI_MAP_PORT5m 2418
#define IDB_OBM1_PRI_MAP_PORT6m 2419
#define IDB_OBM1_PRI_MAP_PORT7m 2420
#define IDB_OBM1_PROTOCOL_CONTROL_0r 2421
#define IDB_OBM1_PROTOCOL_CONTROL_1r 2422
#define IDB_OBM1_PROTOCOL_CONTROL_2r 2423
#define IDB_OBM1_RAM_CONTROLr 2424
#define IDB_OBM1_SER_CONTROLr 2425
#define IDB_OBM1_SHARED_CONFIGr 2426
#define IDB_OBM1_TC_MAP_PORT0m 2427
#define IDB_OBM1_TC_MAP_PORT1m 2428
#define IDB_OBM1_TC_MAP_PORT2m 2429
#define IDB_OBM1_TC_MAP_PORT3m 2430
#define IDB_OBM1_TC_MAP_PORT4m 2431
#define IDB_OBM1_TC_MAP_PORT5m 2432
#define IDB_OBM1_TC_MAP_PORT6m 2433
#define IDB_OBM1_TC_MAP_PORT7m 2434
#define IDB_OBM1_TDMr 2435
#define IDB_OBM1_THRESHOLDr 2436
#define IDB_OBM1_THRESHOLD_1r 2437
#define IDB_OBM1_USAGEr 2438
#define IDB_OBM1_USAGE_1r 2439
#define IDB_OBM2_BUFFER_CONFIGr 2440
#define IDB_OBM2_CONTROLr 2441
#define IDB_OBM2_CTRL_ECC_STATUSr 2442
#define IDB_OBM2_CT_THRESHOLDr 2443
#define IDB_OBM2_DATA_ECC_STATUSr 2444
#define IDB_OBM2_DBG_Ar 2445
#define IDB_OBM2_DBG_Br 2446
#define IDB_OBM2_DSCP_MAP_PORT0m 2447
#define IDB_OBM2_DSCP_MAP_PORT1m 2448
#define IDB_OBM2_DSCP_MAP_PORT2m 2449
#define IDB_OBM2_DSCP_MAP_PORT3m 2450
#define IDB_OBM2_DSCP_MAP_PORT4m 2451
#define IDB_OBM2_DSCP_MAP_PORT5m 2452
#define IDB_OBM2_DSCP_MAP_PORT6m 2453
#define IDB_OBM2_DSCP_MAP_PORT7m 2454
#define IDB_OBM2_ETAG_MAP_PORT0m 2455
#define IDB_OBM2_ETAG_MAP_PORT1m 2456
#define IDB_OBM2_ETAG_MAP_PORT2m 2457
#define IDB_OBM2_ETAG_MAP_PORT3m 2458
#define IDB_OBM2_ETAG_MAP_PORT4m 2459
#define IDB_OBM2_ETAG_MAP_PORT5m 2460
#define IDB_OBM2_ETAG_MAP_PORT6m 2461
#define IDB_OBM2_ETAG_MAP_PORT7m 2462
#define IDB_OBM2_FC_THRESHOLDr 2463
#define IDB_OBM2_FC_THRESHOLD_1r 2464
#define IDB_OBM2_FLOW_CONTROL_CONFIGr 2465
#define IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr 2466
#define IDB_OBM2_GSH_ETHERTYPEr 2467
#define IDB_OBM2_HW_STATUSr 2468
#define IDB_OBM2_INNER_TPIDr 2469
#define IDB_OBM2_IOM_STATS_WINDOW_RESULTSm 2470
#define IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr 2471
#define IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr 2472
#define IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr 2473
#define IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr 2474
#define IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr 2475
#define IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr 2476
#define IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr 2477
#define IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr 2478
#define IDB_OBM2_MAX_USAGEr 2479
#define IDB_OBM2_MAX_USAGE_1r 2480
#define IDB_OBM2_MAX_USAGE_2r 2481
#define IDB_OBM2_MAX_USAGE_SELECTr 2482
#define IDB_OBM2_MONITOR_STATS_CONFIGr 2483
#define IDB_OBM2_NIV_ETHERTYPEr 2484
#define IDB_OBM2_OPAQUE_TAG_CONFIGr 2485
#define IDB_OBM2_OPAQUE_TAG_CONFIG_0r 2486
#define IDB_OBM2_OPAQUE_TAG_CONFIG_1r 2487
#define IDB_OBM2_OUTER_TPIDr 2488
#define IDB_OBM2_OUTER_TPID_0r 2489
#define IDB_OBM2_OUTER_TPID_1r 2490
#define IDB_OBM2_OUTER_TPID_2r 2491
#define IDB_OBM2_OUTER_TPID_3r 2492
#define IDB_OBM2_OVERSUB_MON_ECC_STATUSr 2493
#define IDB_OBM2_PE_ETHERTYPEr 2494
#define IDB_OBM2_PORT_CONFIGr 2495
#define IDB_OBM2_PRI_MAP_PORT0m 2496
#define IDB_OBM2_PRI_MAP_PORT1m 2497
#define IDB_OBM2_PRI_MAP_PORT2m 2498
#define IDB_OBM2_PRI_MAP_PORT3m 2499
#define IDB_OBM2_PRI_MAP_PORT4m 2500
#define IDB_OBM2_PRI_MAP_PORT5m 2501
#define IDB_OBM2_PRI_MAP_PORT6m 2502
#define IDB_OBM2_PRI_MAP_PORT7m 2503
#define IDB_OBM2_PROTOCOL_CONTROL_0r 2504
#define IDB_OBM2_PROTOCOL_CONTROL_1r 2505
#define IDB_OBM2_PROTOCOL_CONTROL_2r 2506
#define IDB_OBM2_RAM_CONTROLr 2507
#define IDB_OBM2_SER_CONTROLr 2508
#define IDB_OBM2_SHARED_CONFIGr 2509
#define IDB_OBM2_TC_MAP_PORT0m 2510
#define IDB_OBM2_TC_MAP_PORT1m 2511
#define IDB_OBM2_TC_MAP_PORT2m 2512
#define IDB_OBM2_TC_MAP_PORT3m 2513
#define IDB_OBM2_TC_MAP_PORT4m 2514
#define IDB_OBM2_TC_MAP_PORT5m 2515
#define IDB_OBM2_TC_MAP_PORT6m 2516
#define IDB_OBM2_TC_MAP_PORT7m 2517
#define IDB_OBM2_TDMr 2518
#define IDB_OBM2_THRESHOLDr 2519
#define IDB_OBM2_THRESHOLD_1r 2520
#define IDB_OBM2_USAGEr 2521
#define IDB_OBM2_USAGE_1r 2522
#define IDB_OBM3_BUFFER_CONFIGr 2523
#define IDB_OBM3_CONTROLr 2524
#define IDB_OBM3_CTRL_ECC_STATUSr 2525
#define IDB_OBM3_CT_THRESHOLDr 2526
#define IDB_OBM3_DATA_ECC_STATUSr 2527
#define IDB_OBM3_DBG_Ar 2528
#define IDB_OBM3_DBG_Br 2529
#define IDB_OBM3_DSCP_MAP_PORT0m 2530
#define IDB_OBM3_DSCP_MAP_PORT1m 2531
#define IDB_OBM3_DSCP_MAP_PORT2m 2532
#define IDB_OBM3_DSCP_MAP_PORT3m 2533
#define IDB_OBM3_DSCP_MAP_PORT4m 2534
#define IDB_OBM3_DSCP_MAP_PORT5m 2535
#define IDB_OBM3_DSCP_MAP_PORT6m 2536
#define IDB_OBM3_DSCP_MAP_PORT7m 2537
#define IDB_OBM3_ETAG_MAP_PORT0m 2538
#define IDB_OBM3_ETAG_MAP_PORT1m 2539
#define IDB_OBM3_ETAG_MAP_PORT2m 2540
#define IDB_OBM3_ETAG_MAP_PORT3m 2541
#define IDB_OBM3_ETAG_MAP_PORT4m 2542
#define IDB_OBM3_ETAG_MAP_PORT5m 2543
#define IDB_OBM3_ETAG_MAP_PORT6m 2544
#define IDB_OBM3_ETAG_MAP_PORT7m 2545
#define IDB_OBM3_FC_THRESHOLDr 2546
#define IDB_OBM3_FC_THRESHOLD_1r 2547
#define IDB_OBM3_FLOW_CONTROL_CONFIGr 2548
#define IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr 2549
#define IDB_OBM3_GSH_ETHERTYPEr 2550
#define IDB_OBM3_HW_STATUSr 2551
#define IDB_OBM3_INNER_TPIDr 2552
#define IDB_OBM3_IOM_STATS_WINDOW_RESULTSm 2553
#define IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr 2554
#define IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr 2555
#define IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr 2556
#define IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr 2557
#define IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr 2558
#define IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr 2559
#define IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr 2560
#define IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr 2561
#define IDB_OBM3_MAX_USAGEr 2562
#define IDB_OBM3_MAX_USAGE_1r 2563
#define IDB_OBM3_MAX_USAGE_2r 2564
#define IDB_OBM3_MAX_USAGE_SELECTr 2565
#define IDB_OBM3_MONITOR_STATS_CONFIGr 2566
#define IDB_OBM3_NIV_ETHERTYPEr 2567
#define IDB_OBM3_OPAQUE_TAG_CONFIGr 2568
#define IDB_OBM3_OPAQUE_TAG_CONFIG_0r 2569
#define IDB_OBM3_OPAQUE_TAG_CONFIG_1r 2570
#define IDB_OBM3_OUTER_TPIDr 2571
#define IDB_OBM3_OUTER_TPID_0r 2572
#define IDB_OBM3_OUTER_TPID_1r 2573
#define IDB_OBM3_OUTER_TPID_2r 2574
#define IDB_OBM3_OUTER_TPID_3r 2575
#define IDB_OBM3_OVERSUB_MON_ECC_STATUSr 2576
#define IDB_OBM3_PE_ETHERTYPEr 2577
#define IDB_OBM3_PORT_CONFIGr 2578
#define IDB_OBM3_PRI_MAP_PORT0m 2579
#define IDB_OBM3_PRI_MAP_PORT1m 2580
#define IDB_OBM3_PRI_MAP_PORT2m 2581
#define IDB_OBM3_PRI_MAP_PORT3m 2582
#define IDB_OBM3_PRI_MAP_PORT4m 2583
#define IDB_OBM3_PRI_MAP_PORT5m 2584
#define IDB_OBM3_PRI_MAP_PORT6m 2585
#define IDB_OBM3_PRI_MAP_PORT7m 2586
#define IDB_OBM3_PROTOCOL_CONTROL_0r 2587
#define IDB_OBM3_PROTOCOL_CONTROL_1r 2588
#define IDB_OBM3_PROTOCOL_CONTROL_2r 2589
#define IDB_OBM3_RAM_CONTROLr 2590
#define IDB_OBM3_SER_CONTROLr 2591
#define IDB_OBM3_SHARED_CONFIGr 2592
#define IDB_OBM3_TC_MAP_PORT0m 2593
#define IDB_OBM3_TC_MAP_PORT1m 2594
#define IDB_OBM3_TC_MAP_PORT2m 2595
#define IDB_OBM3_TC_MAP_PORT3m 2596
#define IDB_OBM3_TC_MAP_PORT4m 2597
#define IDB_OBM3_TC_MAP_PORT5m 2598
#define IDB_OBM3_TC_MAP_PORT6m 2599
#define IDB_OBM3_TC_MAP_PORT7m 2600
#define IDB_OBM3_TDMr 2601
#define IDB_OBM3_THRESHOLDr 2602
#define IDB_OBM3_THRESHOLD_1r 2603
#define IDB_OBM3_USAGEr 2604
#define IDB_OBM3_USAGE_1r 2605
#define IDB_OBM_MONITOR_CONFIGr 2606
#define IDB_PA_RESET_CONTROLr 2607
#define IDEV_CONFIG_BOTP_PROFILEm 2608
#define IDEV_CONFIG_CPU_NIH_ENTRYm 2609
#define IDEV_CONFIG_DOP_TRIGGER_DETECT_MASKr 2610
#define IDEV_CONFIG_TABLEm 2611
#define IFP_METER_AUX_BOTP_PROFILEm 2612
#define IFP_METER_BITP_PROFILEm 2613
#define IFP_METER_BOTP_PROFILEm 2614
#define IFP_METER_COLOR_TABLE_0m 2615
#define IFP_METER_COLOR_TABLE_0_SER_CONTROLr 2616
#define IFP_METER_COLOR_TABLE_1m 2617
#define IFP_METER_COLOR_TABLE_1_SER_CONTROLr 2618
#define IFP_METER_COLOR_TABLE_2m 2619
#define IFP_METER_COLOR_TABLE_2_SER_CONTROLr 2620
#define IFP_METER_COLOR_TABLE_3m 2621
#define IFP_METER_COLOR_TABLE_3_SER_CONTROLr 2622
#define IFP_METER_COUNT_ON_SER_ERRORr 2623
#define IFP_METER_CTRL_PRE_SELm 2624
#define IFP_METER_METER_CONFIGm 2625
#define IFP_METER_METER_TABLEm 2626
#define IFP_METER_METER_TABLE_SER_CONTROLr 2627
#define IFP_METER_PDD_PROFILE_TABLEm 2628
#define IFP_METER_RAM_TM_CONTROLr 2629
#define IFP_METER_SBR_BSTR_SELm 2630
#define IFP_METER_SBR_BUS_STR_ENBr 2631
#define IFP_METER_SBR_INDEX_COLOR_OFFSETr 2632
#define IFP_METER_SBR_PROFILE_TABLE_0m 2633
#define IFP_METER_SBR_PROFILE_TABLE_0_SER_CONTROLr 2634
#define IFP_METER_SBR_RAM_TM_CONTROLr 2635
#define IFP_METER_STORM_CONTROL_METER_CONFIGm 2636
#define IFP_METER_STORM_CONTROL_METER_TABLEm 2637
#define IFP_METER_STORM_CONTROL_METER_TABLE_SER_CONTROLr 2638
#define IFSL100_CAPU8_LUT_0_0_0m 2639
#define IFSL100_CAPU8_LUT_0_0_1m 2640
#define IFSL100_CAPU8_LUT_1_0_0m 2641
#define IFSL100_CAPU8_LUT_1_0_1m 2642
#define IFSL100_CAPU8_LUT_2_0_0m 2643
#define IFSL100_CAPU8_LUT_2_0_1m 2644
#define IFSL100_CAPU8_LUT_3_0_0m 2645
#define IFSL100_CAPU8_LUT_3_0_1m 2646
#define IFSL100_CAPU8_LUT_4_0_0m 2647
#define IFSL100_CAPU8_LUT_4_0_1m 2648
#define IFSL100_CAPU8_LUT_5_0_0m 2649
#define IFSL100_CAPU8_LUT_5_0_1m 2650
#define IFSL100_CAPU8_LUT_6_0_0m 2651
#define IFSL100_CAPU8_LUT_6_0_1m 2652
#define IFSL100_CAPU8_LUT_7_0_0m 2653
#define IFSL100_CAPU8_LUT_7_0_1m 2654
#define IFSL100_DATA_CONSTANTm 2655
#define IFSL100_DROP_CODE_0r 2656
#define IFSL100_DROP_CODE_10r 2657
#define IFSL100_DROP_CODE_11r 2658
#define IFSL100_DROP_CODE_12r 2659
#define IFSL100_DROP_CODE_13r 2660
#define IFSL100_DROP_CODE_14r 2661
#define IFSL100_DROP_CODE_15r 2662
#define IFSL100_DROP_CODE_1r 2663
#define IFSL100_DROP_CODE_2r 2664
#define IFSL100_DROP_CODE_3r 2665
#define IFSL100_DROP_CODE_4r 2666
#define IFSL100_DROP_CODE_5r 2667
#define IFSL100_DROP_CODE_6r 2668
#define IFSL100_DROP_CODE_7r 2669
#define IFSL100_DROP_CODE_8r 2670
#define IFSL100_DROP_CODE_9r 2671
#define IFSL100_FSL_FLOOR_0_PROFILEm 2672
#define IFSL100_FSL_FLOOR_1_PROFILEm 2673
#define IFSL100_FSL_FLOOR_2_PROFILEm 2674
#define IFSL100_FSL_FLOOR_3_PROFILEm 2675
#define IFSL100_FSL_FLOOR_4_PROFILEm 2676
#define IFSL100_FSL_FLOOR_5_PROFILEm 2677
#define IFSL100_FSL_FLOOR_6_PROFILEm 2678
#define IFSL100_FSL_FLOOR_7_PROFILEm 2679
#define IFSL100_INPUT_FLOOR_0_PROFILEm 2680
#define IFSL100_INPUT_FLOOR_1_PROFILEm 2681
#define IFSL100_LTS_POLICYm 2682
#define IFSL100_LTS_PRE_SELm 2683
#define IFSL100_LTS_TCAMm 2684
#define IFSL100_OUTPUT_FLOOR_PROFILEm 2685
#define IFSL100_STATE_16_0r 2686
#define IFSL100_STATE_16_10r 2687
#define IFSL100_STATE_16_11r 2688
#define IFSL100_STATE_16_12r 2689
#define IFSL100_STATE_16_13r 2690
#define IFSL100_STATE_16_14r 2691
#define IFSL100_STATE_16_15r 2692
#define IFSL100_STATE_16_1r 2693
#define IFSL100_STATE_16_2r 2694
#define IFSL100_STATE_16_3r 2695
#define IFSL100_STATE_16_4r 2696
#define IFSL100_STATE_16_5r 2697
#define IFSL100_STATE_16_6r 2698
#define IFSL100_STATE_16_7r 2699
#define IFSL100_STATE_16_8r 2700
#define IFSL100_STATE_16_9r 2701
#define IFSL100_STATE_16_LOCK_0r 2702
#define IFSL100_STATE_16_LOCK_10r 2703
#define IFSL100_STATE_16_LOCK_11r 2704
#define IFSL100_STATE_16_LOCK_12r 2705
#define IFSL100_STATE_16_LOCK_13r 2706
#define IFSL100_STATE_16_LOCK_14r 2707
#define IFSL100_STATE_16_LOCK_15r 2708
#define IFSL100_STATE_16_LOCK_1r 2709
#define IFSL100_STATE_16_LOCK_2r 2710
#define IFSL100_STATE_16_LOCK_3r 2711
#define IFSL100_STATE_16_LOCK_4r 2712
#define IFSL100_STATE_16_LOCK_5r 2713
#define IFSL100_STATE_16_LOCK_6r 2714
#define IFSL100_STATE_16_LOCK_7r 2715
#define IFSL100_STATE_16_LOCK_8r 2716
#define IFSL100_STATE_16_LOCK_9r 2717
#define IFSL100_STATE_8_0r 2718
#define IFSL100_STATE_8_10r 2719
#define IFSL100_STATE_8_11r 2720
#define IFSL100_STATE_8_12r 2721
#define IFSL100_STATE_8_13r 2722
#define IFSL100_STATE_8_14r 2723
#define IFSL100_STATE_8_15r 2724
#define IFSL100_STATE_8_1r 2725
#define IFSL100_STATE_8_2r 2726
#define IFSL100_STATE_8_3r 2727
#define IFSL100_STATE_8_4r 2728
#define IFSL100_STATE_8_5r 2729
#define IFSL100_STATE_8_6r 2730
#define IFSL100_STATE_8_7r 2731
#define IFSL100_STATE_8_8r 2732
#define IFSL100_STATE_8_9r 2733
#define IFSL100_STATE_8_LOCK_0r 2734
#define IFSL100_STATE_8_LOCK_10r 2735
#define IFSL100_STATE_8_LOCK_11r 2736
#define IFSL100_STATE_8_LOCK_12r 2737
#define IFSL100_STATE_8_LOCK_13r 2738
#define IFSL100_STATE_8_LOCK_14r 2739
#define IFSL100_STATE_8_LOCK_15r 2740
#define IFSL100_STATE_8_LOCK_1r 2741
#define IFSL100_STATE_8_LOCK_2r 2742
#define IFSL100_STATE_8_LOCK_3r 2743
#define IFSL100_STATE_8_LOCK_4r 2744
#define IFSL100_STATE_8_LOCK_5r 2745
#define IFSL100_STATE_8_LOCK_6r 2746
#define IFSL100_STATE_8_LOCK_7r 2747
#define IFSL100_STATE_8_LOCK_8r 2748
#define IFSL100_STATE_8_LOCK_9r 2749
#define IFSL100_STATE_RD_PROFILEm 2750
#define IFSL100_STATE_WR_PROFILEm 2751
#define IFSL140_CAPU8_LUT_0_0_0m 2752
#define IFSL140_CAPU8_LUT_0_0_1m 2753
#define IFSL140_CAPU8_LUT_1_0_0m 2754
#define IFSL140_CAPU8_LUT_1_0_1m 2755
#define IFSL140_CAPU8_LUT_2_0_0m 2756
#define IFSL140_CAPU8_LUT_2_0_1m 2757
#define IFSL140_CAPU8_LUT_3_0_0m 2758
#define IFSL140_CAPU8_LUT_3_0_1m 2759
#define IFSL140_CAPU8_LUT_4_0_0m 2760
#define IFSL140_CAPU8_LUT_4_0_1m 2761
#define IFSL140_CAPU8_LUT_5_0_0m 2762
#define IFSL140_CAPU8_LUT_5_0_1m 2763
#define IFSL140_DATA_CONSTANTm 2764
#define IFSL140_FSL_FLOOR_0_PROFILEm 2765
#define IFSL140_FSL_FLOOR_1_PROFILEm 2766
#define IFSL140_FSL_FLOOR_2_PROFILEm 2767
#define IFSL140_FSL_FLOOR_3_PROFILEm 2768
#define IFSL140_FSL_FLOOR_4_PROFILEm 2769
#define IFSL140_FSL_FLOOR_5_PROFILEm 2770
#define IFSL140_INPUT_FLOOR_0_PROFILEm 2771
#define IFSL140_INPUT_FLOOR_1_PROFILEm 2772
#define IFSL140_LTS_POLICYm 2773
#define IFSL140_LTS_PRE_SELm 2774
#define IFSL140_LTS_TCAMm 2775
#define IFSL140_OUTPUT_FLOOR_PROFILEm 2776
#define IFSL40_CAPU8_LUT_0_0_0m 2777
#define IFSL40_CAPU8_LUT_0_0_1m 2778
#define IFSL40_CAPU8_LUT_1_0_0m 2779
#define IFSL40_CAPU8_LUT_1_0_1m 2780
#define IFSL40_CAPU8_LUT_2_0_0m 2781
#define IFSL40_CAPU8_LUT_2_0_1m 2782
#define IFSL40_CAPU8_LUT_3_0_0m 2783
#define IFSL40_CAPU8_LUT_3_0_1m 2784
#define IFSL40_CAPU8_LUT_4_0_0m 2785
#define IFSL40_CAPU8_LUT_4_0_1m 2786
#define IFSL40_CAPU8_LUT_5_0_0m 2787
#define IFSL40_CAPU8_LUT_5_0_1m 2788
#define IFSL40_CAPU8_LUT_6_0_0m 2789
#define IFSL40_CAPU8_LUT_6_0_1m 2790
#define IFSL40_CAPU8_LUT_7_0_0m 2791
#define IFSL40_CAPU8_LUT_7_0_1m 2792
#define IFSL40_DATA_CONSTANTm 2793
#define IFSL40_DROP_CODE_0r 2794
#define IFSL40_DROP_CODE_10r 2795
#define IFSL40_DROP_CODE_11r 2796
#define IFSL40_DROP_CODE_12r 2797
#define IFSL40_DROP_CODE_13r 2798
#define IFSL40_DROP_CODE_14r 2799
#define IFSL40_DROP_CODE_15r 2800
#define IFSL40_DROP_CODE_1r 2801
#define IFSL40_DROP_CODE_2r 2802
#define IFSL40_DROP_CODE_3r 2803
#define IFSL40_DROP_CODE_4r 2804
#define IFSL40_DROP_CODE_5r 2805
#define IFSL40_DROP_CODE_6r 2806
#define IFSL40_DROP_CODE_7r 2807
#define IFSL40_DROP_CODE_8r 2808
#define IFSL40_DROP_CODE_9r 2809
#define IFSL40_FSL_FLOOR_0_PROFILEm 2810
#define IFSL40_FSL_FLOOR_1_PROFILEm 2811
#define IFSL40_FSL_FLOOR_2_PROFILEm 2812
#define IFSL40_FSL_FLOOR_3_PROFILEm 2813
#define IFSL40_FSL_FLOOR_4_PROFILEm 2814
#define IFSL40_FSL_FLOOR_5_PROFILEm 2815
#define IFSL40_FSL_FLOOR_6_PROFILEm 2816
#define IFSL40_FSL_FLOOR_7_PROFILEm 2817
#define IFSL40_INPUT_FLOOR_0_PROFILEm 2818
#define IFSL40_INPUT_FLOOR_1_PROFILEm 2819
#define IFSL40_LTS_POLICYm 2820
#define IFSL40_LTS_PRE_SELm 2821
#define IFSL40_LTS_TCAMm 2822
#define IFSL40_OUTPUT_FLOOR_PROFILEm 2823
#define IFSL40_STATE_16_0r 2824
#define IFSL40_STATE_16_10r 2825
#define IFSL40_STATE_16_11r 2826
#define IFSL40_STATE_16_12r 2827
#define IFSL40_STATE_16_13r 2828
#define IFSL40_STATE_16_14r 2829
#define IFSL40_STATE_16_15r 2830
#define IFSL40_STATE_16_1r 2831
#define IFSL40_STATE_16_2r 2832
#define IFSL40_STATE_16_3r 2833
#define IFSL40_STATE_16_4r 2834
#define IFSL40_STATE_16_5r 2835
#define IFSL40_STATE_16_6r 2836
#define IFSL40_STATE_16_7r 2837
#define IFSL40_STATE_16_8r 2838
#define IFSL40_STATE_16_9r 2839
#define IFSL40_STATE_16_LOCK_0r 2840
#define IFSL40_STATE_16_LOCK_10r 2841
#define IFSL40_STATE_16_LOCK_11r 2842
#define IFSL40_STATE_16_LOCK_12r 2843
#define IFSL40_STATE_16_LOCK_13r 2844
#define IFSL40_STATE_16_LOCK_14r 2845
#define IFSL40_STATE_16_LOCK_15r 2846
#define IFSL40_STATE_16_LOCK_1r 2847
#define IFSL40_STATE_16_LOCK_2r 2848
#define IFSL40_STATE_16_LOCK_3r 2849
#define IFSL40_STATE_16_LOCK_4r 2850
#define IFSL40_STATE_16_LOCK_5r 2851
#define IFSL40_STATE_16_LOCK_6r 2852
#define IFSL40_STATE_16_LOCK_7r 2853
#define IFSL40_STATE_16_LOCK_8r 2854
#define IFSL40_STATE_16_LOCK_9r 2855
#define IFSL40_STATE_8_0r 2856
#define IFSL40_STATE_8_10r 2857
#define IFSL40_STATE_8_11r 2858
#define IFSL40_STATE_8_12r 2859
#define IFSL40_STATE_8_13r 2860
#define IFSL40_STATE_8_14r 2861
#define IFSL40_STATE_8_15r 2862
#define IFSL40_STATE_8_1r 2863
#define IFSL40_STATE_8_2r 2864
#define IFSL40_STATE_8_3r 2865
#define IFSL40_STATE_8_4r 2866
#define IFSL40_STATE_8_5r 2867
#define IFSL40_STATE_8_6r 2868
#define IFSL40_STATE_8_7r 2869
#define IFSL40_STATE_8_8r 2870
#define IFSL40_STATE_8_9r 2871
#define IFSL40_STATE_8_LOCK_0r 2872
#define IFSL40_STATE_8_LOCK_10r 2873
#define IFSL40_STATE_8_LOCK_11r 2874
#define IFSL40_STATE_8_LOCK_12r 2875
#define IFSL40_STATE_8_LOCK_13r 2876
#define IFSL40_STATE_8_LOCK_14r 2877
#define IFSL40_STATE_8_LOCK_15r 2878
#define IFSL40_STATE_8_LOCK_1r 2879
#define IFSL40_STATE_8_LOCK_2r 2880
#define IFSL40_STATE_8_LOCK_3r 2881
#define IFSL40_STATE_8_LOCK_4r 2882
#define IFSL40_STATE_8_LOCK_5r 2883
#define IFSL40_STATE_8_LOCK_6r 2884
#define IFSL40_STATE_8_LOCK_7r 2885
#define IFSL40_STATE_8_LOCK_8r 2886
#define IFSL40_STATE_8_LOCK_9r 2887
#define IFSL40_STATE_RD_PROFILEm 2888
#define IFSL40_STATE_WR_PROFILEm 2889
#define IFSL41_CAPU8_LUT_0_0_0m 2890
#define IFSL41_CAPU8_LUT_0_0_1m 2891
#define IFSL41_CAPU8_LUT_1_0_0m 2892
#define IFSL41_CAPU8_LUT_1_0_1m 2893
#define IFSL41_CAPU8_LUT_2_0_0m 2894
#define IFSL41_CAPU8_LUT_2_0_1m 2895
#define IFSL41_CAPU8_LUT_3_0_0m 2896
#define IFSL41_CAPU8_LUT_3_0_1m 2897
#define IFSL41_DATA_CONSTANTm 2898
#define IFSL41_DROP_CODE_0r 2899
#define IFSL41_DROP_CODE_10r 2900
#define IFSL41_DROP_CODE_11r 2901
#define IFSL41_DROP_CODE_12r 2902
#define IFSL41_DROP_CODE_13r 2903
#define IFSL41_DROP_CODE_14r 2904
#define IFSL41_DROP_CODE_15r 2905
#define IFSL41_DROP_CODE_1r 2906
#define IFSL41_DROP_CODE_2r 2907
#define IFSL41_DROP_CODE_3r 2908
#define IFSL41_DROP_CODE_4r 2909
#define IFSL41_DROP_CODE_5r 2910
#define IFSL41_DROP_CODE_6r 2911
#define IFSL41_DROP_CODE_7r 2912
#define IFSL41_DROP_CODE_8r 2913
#define IFSL41_DROP_CODE_9r 2914
#define IFSL41_FSL_FLOOR_0_PROFILEm 2915
#define IFSL41_FSL_FLOOR_1_PROFILEm 2916
#define IFSL41_FSL_FLOOR_2_PROFILEm 2917
#define IFSL41_FSL_FLOOR_3_PROFILEm 2918
#define IFSL41_INPUT_FLOOR_0_PROFILEm 2919
#define IFSL41_INPUT_FLOOR_1_PROFILEm 2920
#define IFSL41_LTS_POLICYm 2921
#define IFSL41_LTS_PRE_SELm 2922
#define IFSL41_LTS_TCAMm 2923
#define IFSL41_OUTPUT_FLOOR_PROFILEm 2924
#define IFSL41_STATE_16_0r 2925
#define IFSL41_STATE_16_10r 2926
#define IFSL41_STATE_16_11r 2927
#define IFSL41_STATE_16_12r 2928
#define IFSL41_STATE_16_13r 2929
#define IFSL41_STATE_16_14r 2930
#define IFSL41_STATE_16_15r 2931
#define IFSL41_STATE_16_1r 2932
#define IFSL41_STATE_16_2r 2933
#define IFSL41_STATE_16_3r 2934
#define IFSL41_STATE_16_4r 2935
#define IFSL41_STATE_16_5r 2936
#define IFSL41_STATE_16_6r 2937
#define IFSL41_STATE_16_7r 2938
#define IFSL41_STATE_16_8r 2939
#define IFSL41_STATE_16_9r 2940
#define IFSL41_STATE_16_LOCK_0r 2941
#define IFSL41_STATE_16_LOCK_10r 2942
#define IFSL41_STATE_16_LOCK_11r 2943
#define IFSL41_STATE_16_LOCK_12r 2944
#define IFSL41_STATE_16_LOCK_13r 2945
#define IFSL41_STATE_16_LOCK_14r 2946
#define IFSL41_STATE_16_LOCK_15r 2947
#define IFSL41_STATE_16_LOCK_1r 2948
#define IFSL41_STATE_16_LOCK_2r 2949
#define IFSL41_STATE_16_LOCK_3r 2950
#define IFSL41_STATE_16_LOCK_4r 2951
#define IFSL41_STATE_16_LOCK_5r 2952
#define IFSL41_STATE_16_LOCK_6r 2953
#define IFSL41_STATE_16_LOCK_7r 2954
#define IFSL41_STATE_16_LOCK_8r 2955
#define IFSL41_STATE_16_LOCK_9r 2956
#define IFSL41_STATE_8_0r 2957
#define IFSL41_STATE_8_10r 2958
#define IFSL41_STATE_8_11r 2959
#define IFSL41_STATE_8_12r 2960
#define IFSL41_STATE_8_13r 2961
#define IFSL41_STATE_8_14r 2962
#define IFSL41_STATE_8_15r 2963
#define IFSL41_STATE_8_1r 2964
#define IFSL41_STATE_8_2r 2965
#define IFSL41_STATE_8_3r 2966
#define IFSL41_STATE_8_4r 2967
#define IFSL41_STATE_8_5r 2968
#define IFSL41_STATE_8_6r 2969
#define IFSL41_STATE_8_7r 2970
#define IFSL41_STATE_8_8r 2971
#define IFSL41_STATE_8_9r 2972
#define IFSL41_STATE_8_LOCK_0r 2973
#define IFSL41_STATE_8_LOCK_10r 2974
#define IFSL41_STATE_8_LOCK_11r 2975
#define IFSL41_STATE_8_LOCK_12r 2976
#define IFSL41_STATE_8_LOCK_13r 2977
#define IFSL41_STATE_8_LOCK_14r 2978
#define IFSL41_STATE_8_LOCK_15r 2979
#define IFSL41_STATE_8_LOCK_1r 2980
#define IFSL41_STATE_8_LOCK_2r 2981
#define IFSL41_STATE_8_LOCK_3r 2982
#define IFSL41_STATE_8_LOCK_4r 2983
#define IFSL41_STATE_8_LOCK_5r 2984
#define IFSL41_STATE_8_LOCK_6r 2985
#define IFSL41_STATE_8_LOCK_7r 2986
#define IFSL41_STATE_8_LOCK_8r 2987
#define IFSL41_STATE_8_LOCK_9r 2988
#define IFSL41_STATE_RD_PROFILEm 2989
#define IFSL41_STATE_WR_PROFILEm 2990
#define IFSL70_CAPU8_LUT_0_0_0m 2991
#define IFSL70_CAPU8_LUT_0_0_1m 2992
#define IFSL70_CAPU8_LUT_1_0_0m 2993
#define IFSL70_CAPU8_LUT_1_0_1m 2994
#define IFSL70_CAPU8_LUT_2_0_0m 2995
#define IFSL70_CAPU8_LUT_2_0_1m 2996
#define IFSL70_CAPU8_LUT_3_0_0m 2997
#define IFSL70_CAPU8_LUT_3_0_1m 2998
#define IFSL70_CAPU8_LUT_4_0_0m 2999
#define IFSL70_CAPU8_LUT_4_0_1m 3000
#define IFSL70_CAPU8_LUT_5_0_0m 3001
#define IFSL70_CAPU8_LUT_5_0_1m 3002
#define IFSL70_CAPU8_LUT_6_0_0m 3003
#define IFSL70_CAPU8_LUT_6_0_1m 3004
#define IFSL70_CAPU8_LUT_7_0_0m 3005
#define IFSL70_CAPU8_LUT_7_0_1m 3006
#define IFSL70_DATA_CONSTANTm 3007
#define IFSL70_DROP_CODE_0r 3008
#define IFSL70_DROP_CODE_10r 3009
#define IFSL70_DROP_CODE_11r 3010
#define IFSL70_DROP_CODE_12r 3011
#define IFSL70_DROP_CODE_13r 3012
#define IFSL70_DROP_CODE_14r 3013
#define IFSL70_DROP_CODE_15r 3014
#define IFSL70_DROP_CODE_1r 3015
#define IFSL70_DROP_CODE_2r 3016
#define IFSL70_DROP_CODE_3r 3017
#define IFSL70_DROP_CODE_4r 3018
#define IFSL70_DROP_CODE_5r 3019
#define IFSL70_DROP_CODE_6r 3020
#define IFSL70_DROP_CODE_7r 3021
#define IFSL70_DROP_CODE_8r 3022
#define IFSL70_DROP_CODE_9r 3023
#define IFSL70_FSL_FLOOR_0_PROFILEm 3024
#define IFSL70_FSL_FLOOR_1_PROFILEm 3025
#define IFSL70_FSL_FLOOR_2_PROFILEm 3026
#define IFSL70_FSL_FLOOR_3_PROFILEm 3027
#define IFSL70_FSL_FLOOR_4_PROFILEm 3028
#define IFSL70_FSL_FLOOR_5_PROFILEm 3029
#define IFSL70_FSL_FLOOR_6_PROFILEm 3030
#define IFSL70_FSL_FLOOR_7_PROFILEm 3031
#define IFSL70_INPUT_FLOOR_0_PROFILEm 3032
#define IFSL70_INPUT_FLOOR_1_PROFILEm 3033
#define IFSL70_LTS_POLICYm 3034
#define IFSL70_LTS_PRE_SELm 3035
#define IFSL70_LTS_TCAMm 3036
#define IFSL70_OUTPUT_FLOOR_PROFILEm 3037
#define IFSL70_STATE_16_0r 3038
#define IFSL70_STATE_16_10r 3039
#define IFSL70_STATE_16_11r 3040
#define IFSL70_STATE_16_12r 3041
#define IFSL70_STATE_16_13r 3042
#define IFSL70_STATE_16_14r 3043
#define IFSL70_STATE_16_15r 3044
#define IFSL70_STATE_16_1r 3045
#define IFSL70_STATE_16_2r 3046
#define IFSL70_STATE_16_3r 3047
#define IFSL70_STATE_16_4r 3048
#define IFSL70_STATE_16_5r 3049
#define IFSL70_STATE_16_6r 3050
#define IFSL70_STATE_16_7r 3051
#define IFSL70_STATE_16_8r 3052
#define IFSL70_STATE_16_9r 3053
#define IFSL70_STATE_16_LOCK_0r 3054
#define IFSL70_STATE_16_LOCK_10r 3055
#define IFSL70_STATE_16_LOCK_11r 3056
#define IFSL70_STATE_16_LOCK_12r 3057
#define IFSL70_STATE_16_LOCK_13r 3058
#define IFSL70_STATE_16_LOCK_14r 3059
#define IFSL70_STATE_16_LOCK_15r 3060
#define IFSL70_STATE_16_LOCK_1r 3061
#define IFSL70_STATE_16_LOCK_2r 3062
#define IFSL70_STATE_16_LOCK_3r 3063
#define IFSL70_STATE_16_LOCK_4r 3064
#define IFSL70_STATE_16_LOCK_5r 3065
#define IFSL70_STATE_16_LOCK_6r 3066
#define IFSL70_STATE_16_LOCK_7r 3067
#define IFSL70_STATE_16_LOCK_8r 3068
#define IFSL70_STATE_16_LOCK_9r 3069
#define IFSL70_STATE_8_0r 3070
#define IFSL70_STATE_8_10r 3071
#define IFSL70_STATE_8_11r 3072
#define IFSL70_STATE_8_12r 3073
#define IFSL70_STATE_8_13r 3074
#define IFSL70_STATE_8_14r 3075
#define IFSL70_STATE_8_15r 3076
#define IFSL70_STATE_8_1r 3077
#define IFSL70_STATE_8_2r 3078
#define IFSL70_STATE_8_3r 3079
#define IFSL70_STATE_8_4r 3080
#define IFSL70_STATE_8_5r 3081
#define IFSL70_STATE_8_6r 3082
#define IFSL70_STATE_8_7r 3083
#define IFSL70_STATE_8_8r 3084
#define IFSL70_STATE_8_9r 3085
#define IFSL70_STATE_8_LOCK_0r 3086
#define IFSL70_STATE_8_LOCK_10r 3087
#define IFSL70_STATE_8_LOCK_11r 3088
#define IFSL70_STATE_8_LOCK_12r 3089
#define IFSL70_STATE_8_LOCK_13r 3090
#define IFSL70_STATE_8_LOCK_14r 3091
#define IFSL70_STATE_8_LOCK_15r 3092
#define IFSL70_STATE_8_LOCK_1r 3093
#define IFSL70_STATE_8_LOCK_2r 3094
#define IFSL70_STATE_8_LOCK_3r 3095
#define IFSL70_STATE_8_LOCK_4r 3096
#define IFSL70_STATE_8_LOCK_5r 3097
#define IFSL70_STATE_8_LOCK_6r 3098
#define IFSL70_STATE_8_LOCK_7r 3099
#define IFSL70_STATE_8_LOCK_8r 3100
#define IFSL70_STATE_8_LOCK_9r 3101
#define IFSL70_STATE_RD_PROFILEm 3102
#define IFSL70_STATE_WR_PROFILEm 3103
#define IFSL90_CAPU8_LUT_0_0_0m 3104
#define IFSL90_CAPU8_LUT_0_0_1m 3105
#define IFSL90_CAPU8_LUT_1_0_0m 3106
#define IFSL90_CAPU8_LUT_1_0_1m 3107
#define IFSL90_CAPU8_LUT_2_0_0m 3108
#define IFSL90_CAPU8_LUT_2_0_1m 3109
#define IFSL90_CAPU8_LUT_3_0_0m 3110
#define IFSL90_CAPU8_LUT_3_0_1m 3111
#define IFSL90_CAPU8_LUT_4_0_0m 3112
#define IFSL90_CAPU8_LUT_4_0_1m 3113
#define IFSL90_CAPU8_LUT_5_0_0m 3114
#define IFSL90_CAPU8_LUT_5_0_1m 3115
#define IFSL90_CAPU8_LUT_6_0_0m 3116
#define IFSL90_CAPU8_LUT_6_0_1m 3117
#define IFSL90_CAPU8_LUT_7_0_0m 3118
#define IFSL90_CAPU8_LUT_7_0_1m 3119
#define IFSL90_DATA_CONSTANTm 3120
#define IFSL90_DROP_CODE_0r 3121
#define IFSL90_DROP_CODE_10r 3122
#define IFSL90_DROP_CODE_11r 3123
#define IFSL90_DROP_CODE_12r 3124
#define IFSL90_DROP_CODE_13r 3125
#define IFSL90_DROP_CODE_14r 3126
#define IFSL90_DROP_CODE_15r 3127
#define IFSL90_DROP_CODE_1r 3128
#define IFSL90_DROP_CODE_2r 3129
#define IFSL90_DROP_CODE_3r 3130
#define IFSL90_DROP_CODE_4r 3131
#define IFSL90_DROP_CODE_5r 3132
#define IFSL90_DROP_CODE_6r 3133
#define IFSL90_DROP_CODE_7r 3134
#define IFSL90_DROP_CODE_8r 3135
#define IFSL90_DROP_CODE_9r 3136
#define IFSL90_FSL_FLOOR_0_PROFILEm 3137
#define IFSL90_FSL_FLOOR_1_PROFILEm 3138
#define IFSL90_FSL_FLOOR_2_PROFILEm 3139
#define IFSL90_FSL_FLOOR_3_PROFILEm 3140
#define IFSL90_FSL_FLOOR_4_PROFILEm 3141
#define IFSL90_FSL_FLOOR_5_PROFILEm 3142
#define IFSL90_FSL_FLOOR_6_PROFILEm 3143
#define IFSL90_FSL_FLOOR_7_PROFILEm 3144
#define IFSL90_INPUT_FLOOR_0_PROFILEm 3145
#define IFSL90_INPUT_FLOOR_1_PROFILEm 3146
#define IFSL90_LTS_POLICYm 3147
#define IFSL90_LTS_PRE_SELm 3148
#define IFSL90_LTS_TCAMm 3149
#define IFSL90_OUTPUT_FLOOR_PROFILEm 3150
#define IFSL90_STATE_16_0r 3151
#define IFSL90_STATE_16_10r 3152
#define IFSL90_STATE_16_11r 3153
#define IFSL90_STATE_16_12r 3154
#define IFSL90_STATE_16_13r 3155
#define IFSL90_STATE_16_14r 3156
#define IFSL90_STATE_16_15r 3157
#define IFSL90_STATE_16_1r 3158
#define IFSL90_STATE_16_2r 3159
#define IFSL90_STATE_16_3r 3160
#define IFSL90_STATE_16_4r 3161
#define IFSL90_STATE_16_5r 3162
#define IFSL90_STATE_16_6r 3163
#define IFSL90_STATE_16_7r 3164
#define IFSL90_STATE_16_8r 3165
#define IFSL90_STATE_16_9r 3166
#define IFSL90_STATE_16_LOCK_0r 3167
#define IFSL90_STATE_16_LOCK_10r 3168
#define IFSL90_STATE_16_LOCK_11r 3169
#define IFSL90_STATE_16_LOCK_12r 3170
#define IFSL90_STATE_16_LOCK_13r 3171
#define IFSL90_STATE_16_LOCK_14r 3172
#define IFSL90_STATE_16_LOCK_15r 3173
#define IFSL90_STATE_16_LOCK_1r 3174
#define IFSL90_STATE_16_LOCK_2r 3175
#define IFSL90_STATE_16_LOCK_3r 3176
#define IFSL90_STATE_16_LOCK_4r 3177
#define IFSL90_STATE_16_LOCK_5r 3178
#define IFSL90_STATE_16_LOCK_6r 3179
#define IFSL90_STATE_16_LOCK_7r 3180
#define IFSL90_STATE_16_LOCK_8r 3181
#define IFSL90_STATE_16_LOCK_9r 3182
#define IFSL90_STATE_8_0r 3183
#define IFSL90_STATE_8_10r 3184
#define IFSL90_STATE_8_11r 3185
#define IFSL90_STATE_8_12r 3186
#define IFSL90_STATE_8_13r 3187
#define IFSL90_STATE_8_14r 3188
#define IFSL90_STATE_8_15r 3189
#define IFSL90_STATE_8_1r 3190
#define IFSL90_STATE_8_2r 3191
#define IFSL90_STATE_8_3r 3192
#define IFSL90_STATE_8_4r 3193
#define IFSL90_STATE_8_5r 3194
#define IFSL90_STATE_8_6r 3195
#define IFSL90_STATE_8_7r 3196
#define IFSL90_STATE_8_8r 3197
#define IFSL90_STATE_8_9r 3198
#define IFSL90_STATE_8_LOCK_0r 3199
#define IFSL90_STATE_8_LOCK_10r 3200
#define IFSL90_STATE_8_LOCK_11r 3201
#define IFSL90_STATE_8_LOCK_12r 3202
#define IFSL90_STATE_8_LOCK_13r 3203
#define IFSL90_STATE_8_LOCK_14r 3204
#define IFSL90_STATE_8_LOCK_15r 3205
#define IFSL90_STATE_8_LOCK_1r 3206
#define IFSL90_STATE_8_LOCK_2r 3207
#define IFSL90_STATE_8_LOCK_3r 3208
#define IFSL90_STATE_8_LOCK_4r 3209
#define IFSL90_STATE_8_LOCK_5r 3210
#define IFSL90_STATE_8_LOCK_6r 3211
#define IFSL90_STATE_8_LOCK_7r 3212
#define IFSL90_STATE_8_LOCK_8r 3213
#define IFSL90_STATE_8_LOCK_9r 3214
#define IFSL90_STATE_RD_PROFILEm 3215
#define IFSL90_STATE_WR_PROFILEm 3216
#define IFSL91_CAPU8_LUT_0_0_0m 3217
#define IFSL91_CAPU8_LUT_0_0_1m 3218
#define IFSL91_CAPU8_LUT_1_0_0m 3219
#define IFSL91_CAPU8_LUT_1_0_1m 3220
#define IFSL91_CAPU8_LUT_2_0_0m 3221
#define IFSL91_CAPU8_LUT_2_0_1m 3222
#define IFSL91_CAPU8_LUT_3_0_0m 3223
#define IFSL91_CAPU8_LUT_3_0_1m 3224
#define IFSL91_DATA_CONSTANTm 3225
#define IFSL91_DROP_CODE_0r 3226
#define IFSL91_DROP_CODE_10r 3227
#define IFSL91_DROP_CODE_11r 3228
#define IFSL91_DROP_CODE_12r 3229
#define IFSL91_DROP_CODE_13r 3230
#define IFSL91_DROP_CODE_14r 3231
#define IFSL91_DROP_CODE_15r 3232
#define IFSL91_DROP_CODE_1r 3233
#define IFSL91_DROP_CODE_2r 3234
#define IFSL91_DROP_CODE_3r 3235
#define IFSL91_DROP_CODE_4r 3236
#define IFSL91_DROP_CODE_5r 3237
#define IFSL91_DROP_CODE_6r 3238
#define IFSL91_DROP_CODE_7r 3239
#define IFSL91_DROP_CODE_8r 3240
#define IFSL91_DROP_CODE_9r 3241
#define IFSL91_FSL_FLOOR_0_PROFILEm 3242
#define IFSL91_FSL_FLOOR_1_PROFILEm 3243
#define IFSL91_FSL_FLOOR_2_PROFILEm 3244
#define IFSL91_FSL_FLOOR_3_PROFILEm 3245
#define IFSL91_INPUT_FLOOR_0_PROFILEm 3246
#define IFSL91_INPUT_FLOOR_1_PROFILEm 3247
#define IFSL91_LTS_POLICYm 3248
#define IFSL91_LTS_PRE_SELm 3249
#define IFSL91_LTS_TCAMm 3250
#define IFSL91_OUTPUT_FLOOR_PROFILEm 3251
#define IFSL91_STATE_16_0r 3252
#define IFSL91_STATE_16_10r 3253
#define IFSL91_STATE_16_11r 3254
#define IFSL91_STATE_16_12r 3255
#define IFSL91_STATE_16_13r 3256
#define IFSL91_STATE_16_14r 3257
#define IFSL91_STATE_16_15r 3258
#define IFSL91_STATE_16_1r 3259
#define IFSL91_STATE_16_2r 3260
#define IFSL91_STATE_16_3r 3261
#define IFSL91_STATE_16_4r 3262
#define IFSL91_STATE_16_5r 3263
#define IFSL91_STATE_16_6r 3264
#define IFSL91_STATE_16_7r 3265
#define IFSL91_STATE_16_8r 3266
#define IFSL91_STATE_16_9r 3267
#define IFSL91_STATE_16_LOCK_0r 3268
#define IFSL91_STATE_16_LOCK_10r 3269
#define IFSL91_STATE_16_LOCK_11r 3270
#define IFSL91_STATE_16_LOCK_12r 3271
#define IFSL91_STATE_16_LOCK_13r 3272
#define IFSL91_STATE_16_LOCK_14r 3273
#define IFSL91_STATE_16_LOCK_15r 3274
#define IFSL91_STATE_16_LOCK_1r 3275
#define IFSL91_STATE_16_LOCK_2r 3276
#define IFSL91_STATE_16_LOCK_3r 3277
#define IFSL91_STATE_16_LOCK_4r 3278
#define IFSL91_STATE_16_LOCK_5r 3279
#define IFSL91_STATE_16_LOCK_6r 3280
#define IFSL91_STATE_16_LOCK_7r 3281
#define IFSL91_STATE_16_LOCK_8r 3282
#define IFSL91_STATE_16_LOCK_9r 3283
#define IFSL91_STATE_8_0r 3284
#define IFSL91_STATE_8_10r 3285
#define IFSL91_STATE_8_11r 3286
#define IFSL91_STATE_8_12r 3287
#define IFSL91_STATE_8_13r 3288
#define IFSL91_STATE_8_14r 3289
#define IFSL91_STATE_8_15r 3290
#define IFSL91_STATE_8_1r 3291
#define IFSL91_STATE_8_2r 3292
#define IFSL91_STATE_8_3r 3293
#define IFSL91_STATE_8_4r 3294
#define IFSL91_STATE_8_5r 3295
#define IFSL91_STATE_8_6r 3296
#define IFSL91_STATE_8_7r 3297
#define IFSL91_STATE_8_8r 3298
#define IFSL91_STATE_8_9r 3299
#define IFSL91_STATE_8_LOCK_0r 3300
#define IFSL91_STATE_8_LOCK_10r 3301
#define IFSL91_STATE_8_LOCK_11r 3302
#define IFSL91_STATE_8_LOCK_12r 3303
#define IFSL91_STATE_8_LOCK_13r 3304
#define IFSL91_STATE_8_LOCK_14r 3305
#define IFSL91_STATE_8_LOCK_15r 3306
#define IFSL91_STATE_8_LOCK_1r 3307
#define IFSL91_STATE_8_LOCK_2r 3308
#define IFSL91_STATE_8_LOCK_3r 3309
#define IFSL91_STATE_8_LOCK_4r 3310
#define IFSL91_STATE_8_LOCK_5r 3311
#define IFSL91_STATE_8_LOCK_6r 3312
#define IFSL91_STATE_8_LOCK_7r 3313
#define IFSL91_STATE_8_LOCK_8r 3314
#define IFSL91_STATE_8_LOCK_9r 3315
#define IFSL91_STATE_RD_PROFILEm 3316
#define IFSL91_STATE_WR_PROFILEm 3317
#define IFTA100_SBR_BSTR_SELm 3318
#define IFTA100_SBR_BUS_STR_ENBr 3319
#define IFTA100_SBR_PROFILE_TABLE_0m 3320
#define IFTA100_SBR_PROFILE_TABLE_0_SER_CONTROLr 3321
#define IFTA100_SBR_PROFILE_TABLE_1m 3322
#define IFTA100_SBR_PROFILE_TABLE_1_SER_CONTROLr 3323
#define IFTA100_SBR_PROFILE_TABLE_2m 3324
#define IFTA100_SBR_PROFILE_TABLE_2_SER_CONTROLr 3325
#define IFTA100_SBR_RAM_TM_CONTROLr 3326
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_0m 3327
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_1m 3328
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_2m 3329
#define IFTA100_T4T_00_HIT_INDEX_PROFILE_3m 3330
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_0m 3331
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_1m 3332
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_2m 3333
#define IFTA100_T4T_00_LTPR_PROFILE_TABLE_3m 3334
#define IFTA100_T4T_00_LTS_PRE_SELm 3335
#define IFTA100_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3336
#define IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLYm 3337
#define IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 3338
#define IFTA100_T4T_00_LTS_TCAM_0_ONLYm 3339
#define IFTA100_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr 3340
#define IFTA100_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3341
#define IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLYm 3342
#define IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 3343
#define IFTA100_T4T_00_LTS_TCAM_1_ONLYm 3344
#define IFTA100_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr 3345
#define IFTA100_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr 3346
#define IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLYm 3347
#define IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr 3348
#define IFTA100_T4T_00_LTS_TCAM_2_ONLYm 3349
#define IFTA100_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr 3350
#define IFTA100_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr 3351
#define IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLYm 3352
#define IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr 3353
#define IFTA100_T4T_00_LTS_TCAM_3_ONLYm 3354
#define IFTA100_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr 3355
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_0m 3356
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3357
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_1m 3358
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3359
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_2m 3360
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr 3361
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_3m 3362
#define IFTA100_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr 3363
#define IFTA100_T4T_00_RAM_TM_CONTROLr 3364
#define IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 3365
#define IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 3366
#define IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 3367
#define IFTA100_T4T_00_TILE_CONFIGr 3368
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_0m 3369
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_1m 3370
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_2m 3371
#define IFTA100_T4T_01_HIT_INDEX_PROFILE_3m 3372
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_0m 3373
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_1m 3374
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_2m 3375
#define IFTA100_T4T_01_LTPR_PROFILE_TABLE_3m 3376
#define IFTA100_T4T_01_LTS_PRE_SELm 3377
#define IFTA100_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLr 3378
#define IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLYm 3379
#define IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 3380
#define IFTA100_T4T_01_LTS_TCAM_0_ONLYm 3381
#define IFTA100_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLr 3382
#define IFTA100_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLr 3383
#define IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLYm 3384
#define IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 3385
#define IFTA100_T4T_01_LTS_TCAM_1_ONLYm 3386
#define IFTA100_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLr 3387
#define IFTA100_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLr 3388
#define IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLYm 3389
#define IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr 3390
#define IFTA100_T4T_01_LTS_TCAM_2_ONLYm 3391
#define IFTA100_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLr 3392
#define IFTA100_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLr 3393
#define IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLYm 3394
#define IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr 3395
#define IFTA100_T4T_01_LTS_TCAM_3_ONLYm 3396
#define IFTA100_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLr 3397
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_0m 3398
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 3399
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_1m 3400
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 3401
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_2m 3402
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLr 3403
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_3m 3404
#define IFTA100_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLr 3405
#define IFTA100_T4T_01_RAM_TM_CONTROLr 3406
#define IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 3407
#define IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 3408
#define IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 3409
#define IFTA100_T4T_01_TILE_CONFIGr 3410
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_0m 3411
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_1m 3412
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_2m 3413
#define IFTA100_T4T_02_HIT_INDEX_PROFILE_3m 3414
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_0m 3415
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_1m 3416
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_2m 3417
#define IFTA100_T4T_02_LTPR_PROFILE_TABLE_3m 3418
#define IFTA100_T4T_02_LTS_PRE_SELm 3419
#define IFTA100_T4T_02_LTS_TCAM_0_CAM_TM_CONTROLr 3420
#define IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLYm 3421
#define IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 3422
#define IFTA100_T4T_02_LTS_TCAM_0_ONLYm 3423
#define IFTA100_T4T_02_LTS_TCAM_0_ONLY_SER_CONTROLr 3424
#define IFTA100_T4T_02_LTS_TCAM_1_CAM_TM_CONTROLr 3425
#define IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLYm 3426
#define IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 3427
#define IFTA100_T4T_02_LTS_TCAM_1_ONLYm 3428
#define IFTA100_T4T_02_LTS_TCAM_1_ONLY_SER_CONTROLr 3429
#define IFTA100_T4T_02_LTS_TCAM_2_CAM_TM_CONTROLr 3430
#define IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLYm 3431
#define IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr 3432
#define IFTA100_T4T_02_LTS_TCAM_2_ONLYm 3433
#define IFTA100_T4T_02_LTS_TCAM_2_ONLY_SER_CONTROLr 3434
#define IFTA100_T4T_02_LTS_TCAM_3_CAM_TM_CONTROLr 3435
#define IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLYm 3436
#define IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr 3437
#define IFTA100_T4T_02_LTS_TCAM_3_ONLYm 3438
#define IFTA100_T4T_02_LTS_TCAM_3_ONLY_SER_CONTROLr 3439
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_0m 3440
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr 3441
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_1m 3442
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr 3443
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_2m 3444
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_2_SER_CONTROLr 3445
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_3m 3446
#define IFTA100_T4T_02_PDD_PROFILE_TABLE_3_SER_CONTROLr 3447
#define IFTA100_T4T_02_RAM_TM_CONTROLr 3448
#define IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 3449
#define IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 3450
#define IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 3451
#define IFTA100_T4T_02_TILE_CONFIGr 3452
#define IFTA10_I1T_00_HIT_INDEX_PROFILE_0m 3453
#define IFTA10_I1T_00_LTS_PRE_SELm 3454
#define IFTA10_I1T_00_LTS_TCAM_0m 3455
#define IFTA10_I1T_00_PDD_PROFILE_TABLE_0m 3456
#define IFTA10_SBR_PROFILE_TABLE_0m 3457
#define IFTA110_I1T_00_HIT_INDEX_PROFILE_0m 3458
#define IFTA110_I1T_00_LTS_PRE_SELm 3459
#define IFTA110_I1T_00_LTS_TCAM_0m 3460
#define IFTA110_I1T_00_PDD_PROFILE_TABLE_0m 3461
#define IFTA110_SBR_BSTR_SELm 3462
#define IFTA110_SBR_BUS_STR_ENBr 3463
#define IFTA110_SBR_PROFILE_TABLE_0m 3464
#define IFTA120_I1T_00_HIT_INDEX_PROFILE_0m 3465
#define IFTA120_I1T_00_LTS_PRE_SELm 3466
#define IFTA120_I1T_00_LTS_TCAM_0m 3467
#define IFTA120_I1T_00_PDD_PROFILE_TABLE_0m 3468
#define IFTA120_I1T_01_HIT_INDEX_PROFILE_0m 3469
#define IFTA120_I1T_01_LTS_PRE_SELm 3470
#define IFTA120_I1T_01_LTS_TCAM_0m 3471
#define IFTA120_I1T_01_PDD_PROFILE_TABLE_0m 3472
#define IFTA120_I1T_02_HIT_INDEX_PROFILE_0m 3473
#define IFTA120_I1T_02_LTS_PRE_SELm 3474
#define IFTA120_I1T_02_LTS_TCAM_0m 3475
#define IFTA120_I1T_02_PDD_PROFILE_TABLE_0m 3476
#define IFTA120_I1T_03_HIT_INDEX_PROFILE_0m 3477
#define IFTA120_I1T_03_LTS_PRE_SELm 3478
#define IFTA120_I1T_03_LTS_TCAM_0m 3479
#define IFTA120_I1T_03_PDD_PROFILE_TABLE_0m 3480
#define IFTA120_SBR_BSTR_SELm 3481
#define IFTA120_SBR_BUS_STR_ENBr 3482
#define IFTA120_SBR_PROFILE_TABLE_0m 3483
#define IFTA120_SBR_PROFILE_TABLE_0_SER_CONTROLr 3484
#define IFTA120_SBR_RAM_TM_CONTROLr 3485
#define IFTA130_I1T_00_HIT_INDEX_PROFILE_0m 3486
#define IFTA130_I1T_00_LTS_PRE_SELm 3487
#define IFTA130_I1T_00_LTS_TCAM_0m 3488
#define IFTA130_I1T_00_PDD_PROFILE_TABLE_0m 3489
#define IFTA130_I1T_01_HIT_INDEX_PROFILE_0m 3490
#define IFTA130_I1T_01_LTS_PRE_SELm 3491
#define IFTA130_I1T_01_LTS_TCAM_0m 3492
#define IFTA130_I1T_01_PDD_PROFILE_TABLE_0m 3493
#define IFTA130_I1T_02_HIT_INDEX_PROFILE_0m 3494
#define IFTA130_I1T_02_LTS_PRE_SELm 3495
#define IFTA130_I1T_02_LTS_TCAM_0m 3496
#define IFTA130_I1T_02_PDD_PROFILE_TABLE_0m 3497
#define IFTA130_I1T_03_HIT_INDEX_PROFILE_0m 3498
#define IFTA130_I1T_03_LTS_PRE_SELm 3499
#define IFTA130_I1T_03_LTS_TCAM_0m 3500
#define IFTA130_I1T_03_PDD_PROFILE_TABLE_0m 3501
#define IFTA130_SBR_BSTR_SELm 3502
#define IFTA130_SBR_BUS_STR_ENBr 3503
#define IFTA130_SBR_PROFILE_TABLE_0m 3504
#define IFTA130_SBR_PROFILE_TABLE_0_SER_CONTROLr 3505
#define IFTA130_SBR_RAM_TM_CONTROLr 3506
#define IFTA140_I1T_00_HIT_INDEX_PROFILE_0m 3507
#define IFTA140_I1T_00_LTS_PRE_SELm 3508
#define IFTA140_I1T_00_LTS_TCAM_0m 3509
#define IFTA140_I1T_00_PDD_PROFILE_TABLE_0m 3510
#define IFTA140_SBR_BSTR_SELm 3511
#define IFTA140_SBR_BUS_STR_ENBr 3512
#define IFTA140_SBR_PROFILE_TABLE_0m 3513
#define IFTA150_SBR_BSTR_SELm 3514
#define IFTA150_SBR_BUS_STR_ENBr 3515
#define IFTA150_SBR_PROFILE_TABLE_0m 3516
#define IFTA150_SBR_PROFILE_TABLE_0_SER_CONTROLr 3517
#define IFTA150_SBR_RAM_TM_CONTROLr 3518
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_0m 3519
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_1m 3520
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_2m 3521
#define IFTA150_T4T_00_HIT_INDEX_PROFILE_3m 3522
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_0m 3523
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_1m 3524
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_2m 3525
#define IFTA150_T4T_00_LTPR_PROFILE_TABLE_3m 3526
#define IFTA150_T4T_00_LTS_PRE_SELm 3527
#define IFTA150_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3528
#define IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLYm 3529
#define IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 3530
#define IFTA150_T4T_00_LTS_TCAM_0_ONLYm 3531
#define IFTA150_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr 3532
#define IFTA150_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3533
#define IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLYm 3534
#define IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 3535
#define IFTA150_T4T_00_LTS_TCAM_1_ONLYm 3536
#define IFTA150_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr 3537
#define IFTA150_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr 3538
#define IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLYm 3539
#define IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr 3540
#define IFTA150_T4T_00_LTS_TCAM_2_ONLYm 3541
#define IFTA150_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr 3542
#define IFTA150_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr 3543
#define IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLYm 3544
#define IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr 3545
#define IFTA150_T4T_00_LTS_TCAM_3_ONLYm 3546
#define IFTA150_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr 3547
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_0m 3548
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3549
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_1m 3550
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3551
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_2m 3552
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr 3553
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_3m 3554
#define IFTA150_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr 3555
#define IFTA150_T4T_00_RAM_TM_CONTROLr 3556
#define IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 3557
#define IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 3558
#define IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 3559
#define IFTA150_T4T_00_TILE_CONFIGr 3560
#define IFTA20_I1T_00_HIT_INDEX_PROFILE_0m 3561
#define IFTA20_I1T_00_LTS_PRE_SELm 3562
#define IFTA20_I1T_00_LTS_TCAM_0m 3563
#define IFTA20_I1T_00_PDD_PROFILE_TABLE_0m 3564
#define IFTA20_SBR_BSTR_SELm 3565
#define IFTA20_SBR_BUS_STR_ENBr 3566
#define IFTA20_SBR_PROFILE_TABLE_0m 3567
#define IFTA30_E2T_00_ACTION_TABLE_Am 3568
#define IFTA30_E2T_00_ACTION_TABLE_Bm 3569
#define IFTA30_E2T_00_ARRAY_MISS_POLICYm 3570
#define IFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr 3571
#define IFTA30_E2T_00_B0_DOUBLEm 3572
#define IFTA30_E2T_00_B0_ECCm 3573
#define IFTA30_E2T_00_B0_LPm 3574
#define IFTA30_E2T_00_B0_QUADm 3575
#define IFTA30_E2T_00_B0_SINGLEm 3576
#define IFTA30_E2T_00_B1_DOUBLEm 3577
#define IFTA30_E2T_00_B1_ECCm 3578
#define IFTA30_E2T_00_B1_LPm 3579
#define IFTA30_E2T_00_B1_QUADm 3580
#define IFTA30_E2T_00_B1_SINGLEm 3581
#define IFTA30_E2T_00_HASH_CONTROLm 3582
#define IFTA30_E2T_00_HIT_INDEX_PROFILEm 3583
#define IFTA30_E2T_00_HT_DEBUG_CMDm 3584
#define IFTA30_E2T_00_HT_DEBUG_KEYm 3585
#define IFTA30_E2T_00_HT_DEBUG_RESULTm 3586
#define IFTA30_E2T_00_KEY_ATTRIBUTESm 3587
#define IFTA30_E2T_00_KEY_MASK_TABLEm 3588
#define IFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLr 3589
#define IFTA30_E2T_00_LTS_POLICY_EXT_0m 3590
#define IFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr 3591
#define IFTA30_E2T_00_LTS_POLICY_EXT_1m 3592
#define IFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr 3593
#define IFTA30_E2T_00_LTS_POLICY_FLOP_0m 3594
#define IFTA30_E2T_00_LTS_POLICY_FLOP_1m 3595
#define IFTA30_E2T_00_LTS_PRE_SELm 3596
#define IFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3597
#define IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYm 3598
#define IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 3599
#define IFTA30_E2T_00_LTS_TCAM_0_ONLYm 3600
#define IFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr 3601
#define IFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3602
#define IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYm 3603
#define IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 3604
#define IFTA30_E2T_00_LTS_TCAM_1_ONLYm 3605
#define IFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr 3606
#define IFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEm 3607
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_0m 3608
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3609
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_1m 3610
#define IFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3611
#define IFTA30_E2T_00_RAM_CONTROLm 3612
#define IFTA30_E2T_00_RAM_TM_CONTROLr 3613
#define IFTA30_E2T_00_REMAP_TABLE_Am 3614
#define IFTA30_E2T_00_REMAP_TABLE_Bm 3615
#define IFTA30_E2T_00_SHARED_BANKS_CONTROLm 3616
#define IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 3617
#define IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 3618
#define IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 3619
#define IFTA30_E2T_00_TILE_CONFIGr 3620
#define IFTA30_SBR_BSTR_SELm 3621
#define IFTA30_SBR_BUS_STR_ENBr 3622
#define IFTA30_SBR_PROFILE_TABLE_0m 3623
#define IFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLr 3624
#define IFTA30_SBR_RAM_TM_CONTROLr 3625
#define IFTA40_E2T_00_ACTION_TABLE_Am 3626
#define IFTA40_E2T_00_ACTION_TABLE_Bm 3627
#define IFTA40_E2T_00_ARRAY_MISS_POLICYm 3628
#define IFTA40_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr 3629
#define IFTA40_E2T_00_B0_DOUBLEm 3630
#define IFTA40_E2T_00_B0_ECCm 3631
#define IFTA40_E2T_00_B0_LPm 3632
#define IFTA40_E2T_00_B0_QUADm 3633
#define IFTA40_E2T_00_B0_SINGLEm 3634
#define IFTA40_E2T_00_B1_DOUBLEm 3635
#define IFTA40_E2T_00_B1_ECCm 3636
#define IFTA40_E2T_00_B1_LPm 3637
#define IFTA40_E2T_00_B1_QUADm 3638
#define IFTA40_E2T_00_B1_SINGLEm 3639
#define IFTA40_E2T_00_HASH_CONTROLm 3640
#define IFTA40_E2T_00_HIT_INDEX_PROFILEm 3641
#define IFTA40_E2T_00_HT_DEBUG_CMDm 3642
#define IFTA40_E2T_00_HT_DEBUG_KEYm 3643
#define IFTA40_E2T_00_HT_DEBUG_RESULTm 3644
#define IFTA40_E2T_00_KEY_ATTRIBUTESm 3645
#define IFTA40_E2T_00_KEY_MASK_TABLEm 3646
#define IFTA40_E2T_00_KEY_MASK_TABLE_SER_CONTROLr 3647
#define IFTA40_E2T_00_LTS_POLICY_EXT_0m 3648
#define IFTA40_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr 3649
#define IFTA40_E2T_00_LTS_POLICY_EXT_1m 3650
#define IFTA40_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr 3651
#define IFTA40_E2T_00_LTS_POLICY_FLOP_0m 3652
#define IFTA40_E2T_00_LTS_POLICY_FLOP_1m 3653
#define IFTA40_E2T_00_LTS_PRE_SELm 3654
#define IFTA40_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3655
#define IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLYm 3656
#define IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 3657
#define IFTA40_E2T_00_LTS_TCAM_0_ONLYm 3658
#define IFTA40_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr 3659
#define IFTA40_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3660
#define IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLYm 3661
#define IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 3662
#define IFTA40_E2T_00_LTS_TCAM_1_ONLYm 3663
#define IFTA40_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr 3664
#define IFTA40_E2T_00_MISS_LTPR_PROFILE_TABLEm 3665
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_0m 3666
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3667
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_1m 3668
#define IFTA40_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3669
#define IFTA40_E2T_00_RAM_CONTROLm 3670
#define IFTA40_E2T_00_RAM_TM_CONTROLr 3671
#define IFTA40_E2T_00_REMAP_TABLE_Am 3672
#define IFTA40_E2T_00_REMAP_TABLE_Bm 3673
#define IFTA40_E2T_00_SHARED_BANKS_CONTROLm 3674
#define IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 3675
#define IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 3676
#define IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 3677
#define IFTA40_E2T_00_TILE_CONFIGr 3678
#define IFTA40_E2T_01_ACTION_TABLE_Am 3679
#define IFTA40_E2T_01_ACTION_TABLE_Bm 3680
#define IFTA40_E2T_01_ARRAY_MISS_POLICYm 3681
#define IFTA40_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr 3682
#define IFTA40_E2T_01_B0_DOUBLEm 3683
#define IFTA40_E2T_01_B0_ECCm 3684
#define IFTA40_E2T_01_B0_LPm 3685
#define IFTA40_E2T_01_B0_QUADm 3686
#define IFTA40_E2T_01_B0_SINGLEm 3687
#define IFTA40_E2T_01_B1_DOUBLEm 3688
#define IFTA40_E2T_01_B1_ECCm 3689
#define IFTA40_E2T_01_B1_LPm 3690
#define IFTA40_E2T_01_B1_QUADm 3691
#define IFTA40_E2T_01_B1_SINGLEm 3692
#define IFTA40_E2T_01_HASH_CONTROLm 3693
#define IFTA40_E2T_01_HIT_INDEX_PROFILEm 3694
#define IFTA40_E2T_01_HT_DEBUG_CMDm 3695
#define IFTA40_E2T_01_HT_DEBUG_KEYm 3696
#define IFTA40_E2T_01_HT_DEBUG_RESULTm 3697
#define IFTA40_E2T_01_KEY_ATTRIBUTESm 3698
#define IFTA40_E2T_01_KEY_MASK_TABLEm 3699
#define IFTA40_E2T_01_KEY_MASK_TABLE_SER_CONTROLr 3700
#define IFTA40_E2T_01_LTS_POLICY_EXT_0m 3701
#define IFTA40_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr 3702
#define IFTA40_E2T_01_LTS_POLICY_EXT_1m 3703
#define IFTA40_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr 3704
#define IFTA40_E2T_01_LTS_POLICY_FLOP_0m 3705
#define IFTA40_E2T_01_LTS_POLICY_FLOP_1m 3706
#define IFTA40_E2T_01_LTS_PRE_SELm 3707
#define IFTA40_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr 3708
#define IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLYm 3709
#define IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 3710
#define IFTA40_E2T_01_LTS_TCAM_0_ONLYm 3711
#define IFTA40_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr 3712
#define IFTA40_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr 3713
#define IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLYm 3714
#define IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 3715
#define IFTA40_E2T_01_LTS_TCAM_1_ONLYm 3716
#define IFTA40_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr 3717
#define IFTA40_E2T_01_MISS_LTPR_PROFILE_TABLEm 3718
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_0m 3719
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 3720
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_1m 3721
#define IFTA40_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 3722
#define IFTA40_E2T_01_RAM_CONTROLm 3723
#define IFTA40_E2T_01_RAM_TM_CONTROLr 3724
#define IFTA40_E2T_01_REMAP_TABLE_Am 3725
#define IFTA40_E2T_01_REMAP_TABLE_Bm 3726
#define IFTA40_E2T_01_SHARED_BANKS_CONTROLm 3727
#define IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 3728
#define IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 3729
#define IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 3730
#define IFTA40_E2T_01_TILE_CONFIGr 3731
#define IFTA40_SBR_BSTR_SELm 3732
#define IFTA40_SBR_BUS_STR_ENBr 3733
#define IFTA40_SBR_PROFILE_TABLE_0m 3734
#define IFTA40_SBR_PROFILE_TABLE_0_SER_CONTROLr 3735
#define IFTA40_SBR_PROFILE_TABLE_1m 3736
#define IFTA40_SBR_PROFILE_TABLE_1_SER_CONTROLr 3737
#define IFTA40_SBR_PROFILE_TABLE_2m 3738
#define IFTA40_SBR_PROFILE_TABLE_2_SER_CONTROLr 3739
#define IFTA40_SBR_RAM_TM_CONTROLr 3740
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_0m 3741
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_1m 3742
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_2m 3743
#define IFTA40_T4T_00_HIT_INDEX_PROFILE_3m 3744
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_0m 3745
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_1m 3746
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_2m 3747
#define IFTA40_T4T_00_LTPR_PROFILE_TABLE_3m 3748
#define IFTA40_T4T_00_LTS_POLICY_EXT_0m 3749
#define IFTA40_T4T_00_LTS_POLICY_EXT_0_SER_CONTROLr 3750
#define IFTA40_T4T_00_LTS_POLICY_EXT_1m 3751
#define IFTA40_T4T_00_LTS_POLICY_EXT_1_SER_CONTROLr 3752
#define IFTA40_T4T_00_LTS_POLICY_EXT_2m 3753
#define IFTA40_T4T_00_LTS_POLICY_EXT_2_SER_CONTROLr 3754
#define IFTA40_T4T_00_LTS_POLICY_EXT_3m 3755
#define IFTA40_T4T_00_LTS_POLICY_EXT_3_SER_CONTROLr 3756
#define IFTA40_T4T_00_LTS_PRE_SELm 3757
#define IFTA40_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3758
#define IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLYm 3759
#define IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 3760
#define IFTA40_T4T_00_LTS_TCAM_0_ONLYm 3761
#define IFTA40_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr 3762
#define IFTA40_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3763
#define IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLYm 3764
#define IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 3765
#define IFTA40_T4T_00_LTS_TCAM_1_ONLYm 3766
#define IFTA40_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr 3767
#define IFTA40_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr 3768
#define IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLYm 3769
#define IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr 3770
#define IFTA40_T4T_00_LTS_TCAM_2_ONLYm 3771
#define IFTA40_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr 3772
#define IFTA40_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr 3773
#define IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLYm 3774
#define IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr 3775
#define IFTA40_T4T_00_LTS_TCAM_3_ONLYm 3776
#define IFTA40_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr 3777
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_0m 3778
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3779
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_1m 3780
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3781
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_2m 3782
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr 3783
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_3m 3784
#define IFTA40_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr 3785
#define IFTA40_T4T_00_RAM_TM_CONTROLr 3786
#define IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 3787
#define IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 3788
#define IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 3789
#define IFTA40_T4T_00_TILE_CONFIGr 3790
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_0m 3791
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_1m 3792
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_2m 3793
#define IFTA40_T4T_01_HIT_INDEX_PROFILE_3m 3794
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_0m 3795
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_1m 3796
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_2m 3797
#define IFTA40_T4T_01_LTPR_PROFILE_TABLE_3m 3798
#define IFTA40_T4T_01_LTS_POLICY_EXT_0m 3799
#define IFTA40_T4T_01_LTS_POLICY_EXT_0_SER_CONTROLr 3800
#define IFTA40_T4T_01_LTS_POLICY_EXT_1m 3801
#define IFTA40_T4T_01_LTS_POLICY_EXT_1_SER_CONTROLr 3802
#define IFTA40_T4T_01_LTS_POLICY_EXT_2m 3803
#define IFTA40_T4T_01_LTS_POLICY_EXT_2_SER_CONTROLr 3804
#define IFTA40_T4T_01_LTS_POLICY_EXT_3m 3805
#define IFTA40_T4T_01_LTS_POLICY_EXT_3_SER_CONTROLr 3806
#define IFTA40_T4T_01_LTS_PRE_SELm 3807
#define IFTA40_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLr 3808
#define IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLYm 3809
#define IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 3810
#define IFTA40_T4T_01_LTS_TCAM_0_ONLYm 3811
#define IFTA40_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLr 3812
#define IFTA40_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLr 3813
#define IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLYm 3814
#define IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 3815
#define IFTA40_T4T_01_LTS_TCAM_1_ONLYm 3816
#define IFTA40_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLr 3817
#define IFTA40_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLr 3818
#define IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLYm 3819
#define IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr 3820
#define IFTA40_T4T_01_LTS_TCAM_2_ONLYm 3821
#define IFTA40_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLr 3822
#define IFTA40_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLr 3823
#define IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLYm 3824
#define IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr 3825
#define IFTA40_T4T_01_LTS_TCAM_3_ONLYm 3826
#define IFTA40_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLr 3827
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_0m 3828
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 3829
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_1m 3830
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 3831
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_2m 3832
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLr 3833
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_3m 3834
#define IFTA40_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLr 3835
#define IFTA40_T4T_01_RAM_TM_CONTROLr 3836
#define IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 3837
#define IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 3838
#define IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 3839
#define IFTA40_T4T_01_TILE_CONFIGr 3840
#define IFTA50_I1T_00_HIT_INDEX_PROFILE_0m 3841
#define IFTA50_I1T_00_LTS_PRE_SELm 3842
#define IFTA50_I1T_00_LTS_TCAM_0m 3843
#define IFTA50_I1T_00_PDD_PROFILE_TABLE_0m 3844
#define IFTA50_I1T_01_HIT_INDEX_PROFILE_0m 3845
#define IFTA50_I1T_01_LTS_PRE_SELm 3846
#define IFTA50_I1T_01_LTS_TCAM_0m 3847
#define IFTA50_I1T_01_PDD_PROFILE_TABLE_0m 3848
#define IFTA50_SBR_BSTR_SELm 3849
#define IFTA50_SBR_BUS_STR_ENBr 3850
#define IFTA50_SBR_PROFILE_TABLE_0m 3851
#define IFTA50_SBR_PROFILE_TABLE_0_SER_CONTROLr 3852
#define IFTA50_SBR_PROFILE_TABLE_1m 3853
#define IFTA50_SBR_PROFILE_TABLE_1_SER_CONTROLr 3854
#define IFTA50_SBR_RAM_TM_CONTROLr 3855
#define IFTA50_T4T_00_HIT_INDEX_PROFILE_0m 3856
#define IFTA50_T4T_00_HIT_INDEX_PROFILE_1m 3857
#define IFTA50_T4T_00_HIT_INDEX_PROFILE_2m 3858
#define IFTA50_T4T_00_HIT_INDEX_PROFILE_3m 3859
#define IFTA50_T4T_00_LTPR_PROFILE_TABLE_0m 3860
#define IFTA50_T4T_00_LTPR_PROFILE_TABLE_1m 3861
#define IFTA50_T4T_00_LTPR_PROFILE_TABLE_2m 3862
#define IFTA50_T4T_00_LTPR_PROFILE_TABLE_3m 3863
#define IFTA50_T4T_00_LTS_PRE_SELm 3864
#define IFTA50_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3865
#define IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLYm 3866
#define IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 3867
#define IFTA50_T4T_00_LTS_TCAM_0_ONLYm 3868
#define IFTA50_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr 3869
#define IFTA50_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3870
#define IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLYm 3871
#define IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 3872
#define IFTA50_T4T_00_LTS_TCAM_1_ONLYm 3873
#define IFTA50_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr 3874
#define IFTA50_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr 3875
#define IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLYm 3876
#define IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr 3877
#define IFTA50_T4T_00_LTS_TCAM_2_ONLYm 3878
#define IFTA50_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr 3879
#define IFTA50_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr 3880
#define IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLYm 3881
#define IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr 3882
#define IFTA50_T4T_00_LTS_TCAM_3_ONLYm 3883
#define IFTA50_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr 3884
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_0m 3885
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3886
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_1m 3887
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3888
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_2m 3889
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr 3890
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_3m 3891
#define IFTA50_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr 3892
#define IFTA50_T4T_00_RAM_TM_CONTROLr 3893
#define IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 3894
#define IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 3895
#define IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 3896
#define IFTA50_T4T_00_TILE_CONFIGr 3897
#define IFTA60_I1T_00_HIT_INDEX_PROFILE_0m 3898
#define IFTA60_I1T_00_LTS_PRE_SELm 3899
#define IFTA60_I1T_00_LTS_TCAM_0m 3900
#define IFTA60_I1T_00_PDD_PROFILE_TABLE_0m 3901
#define IFTA60_I1T_01_HIT_INDEX_PROFILE_0m 3902
#define IFTA60_I1T_01_LTS_PRE_SELm 3903
#define IFTA60_I1T_01_LTS_TCAM_0m 3904
#define IFTA60_I1T_01_PDD_PROFILE_TABLE_0m 3905
#define IFTA60_I1T_02_HIT_INDEX_PROFILE_0m 3906
#define IFTA60_I1T_02_LTS_PRE_SELm 3907
#define IFTA60_I1T_02_LTS_TCAM_0m 3908
#define IFTA60_I1T_02_PDD_PROFILE_TABLE_0m 3909
#define IFTA60_SBR_BSTR_SELm 3910
#define IFTA60_SBR_BUS_STR_ENBr 3911
#define IFTA60_SBR_PROFILE_TABLE_0m 3912
#define IFTA60_SBR_PROFILE_TABLE_0_SER_CONTROLr 3913
#define IFTA60_SBR_RAM_TM_CONTROLr 3914
#define IFTA70_I1T_00_HIT_INDEX_PROFILE_0m 3915
#define IFTA70_I1T_00_LTS_PRE_SELm 3916
#define IFTA70_I1T_00_LTS_TCAM_0m 3917
#define IFTA70_I1T_00_PDD_PROFILE_TABLE_0m 3918
#define IFTA70_I1T_01_HIT_INDEX_PROFILE_0m 3919
#define IFTA70_I1T_01_LTS_PRE_SELm 3920
#define IFTA70_I1T_01_LTS_TCAM_0m 3921
#define IFTA70_I1T_01_PDD_PROFILE_TABLE_0m 3922
#define IFTA70_SBR_BSTR_SELm 3923
#define IFTA70_SBR_BUS_STR_ENBr 3924
#define IFTA70_SBR_PROFILE_TABLE_0m 3925
#define IFTA70_SBR_PROFILE_TABLE_0_SER_CONTROLr 3926
#define IFTA70_SBR_RAM_TM_CONTROLr 3927
#define IFTA80_E2T_00_ACTION_TABLE_Am 3928
#define IFTA80_E2T_00_ACTION_TABLE_Bm 3929
#define IFTA80_E2T_00_ARRAY_MISS_POLICYm 3930
#define IFTA80_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr 3931
#define IFTA80_E2T_00_B0_DOUBLEm 3932
#define IFTA80_E2T_00_B0_ECCm 3933
#define IFTA80_E2T_00_B0_LPm 3934
#define IFTA80_E2T_00_B0_QUADm 3935
#define IFTA80_E2T_00_B0_SINGLEm 3936
#define IFTA80_E2T_00_B1_DOUBLEm 3937
#define IFTA80_E2T_00_B1_ECCm 3938
#define IFTA80_E2T_00_B1_LPm 3939
#define IFTA80_E2T_00_B1_QUADm 3940
#define IFTA80_E2T_00_B1_SINGLEm 3941
#define IFTA80_E2T_00_HASH_CONTROLm 3942
#define IFTA80_E2T_00_HIT_INDEX_PROFILEm 3943
#define IFTA80_E2T_00_HT_DEBUG_CMDm 3944
#define IFTA80_E2T_00_HT_DEBUG_KEYm 3945
#define IFTA80_E2T_00_HT_DEBUG_RESULTm 3946
#define IFTA80_E2T_00_KEY_ATTRIBUTESm 3947
#define IFTA80_E2T_00_KEY_MASK_TABLEm 3948
#define IFTA80_E2T_00_KEY_MASK_TABLE_SER_CONTROLr 3949
#define IFTA80_E2T_00_LTS_POLICY_EXT_0m 3950
#define IFTA80_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr 3951
#define IFTA80_E2T_00_LTS_POLICY_EXT_1m 3952
#define IFTA80_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr 3953
#define IFTA80_E2T_00_LTS_POLICY_FLOP_0m 3954
#define IFTA80_E2T_00_LTS_POLICY_FLOP_1m 3955
#define IFTA80_E2T_00_LTS_PRE_SELm 3956
#define IFTA80_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 3957
#define IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLYm 3958
#define IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 3959
#define IFTA80_E2T_00_LTS_TCAM_0_ONLYm 3960
#define IFTA80_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr 3961
#define IFTA80_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 3962
#define IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLYm 3963
#define IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 3964
#define IFTA80_E2T_00_LTS_TCAM_1_ONLYm 3965
#define IFTA80_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr 3966
#define IFTA80_E2T_00_MISS_LTPR_PROFILE_TABLEm 3967
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_0m 3968
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 3969
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_1m 3970
#define IFTA80_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 3971
#define IFTA80_E2T_00_RAM_CONTROLm 3972
#define IFTA80_E2T_00_RAM_TM_CONTROLr 3973
#define IFTA80_E2T_00_REMAP_TABLE_Am 3974
#define IFTA80_E2T_00_REMAP_TABLE_Bm 3975
#define IFTA80_E2T_00_SHARED_BANKS_CONTROLm 3976
#define IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 3977
#define IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 3978
#define IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 3979
#define IFTA80_E2T_00_TILE_CONFIGr 3980
#define IFTA80_E2T_01_ACTION_TABLE_Am 3981
#define IFTA80_E2T_01_ACTION_TABLE_Bm 3982
#define IFTA80_E2T_01_ARRAY_MISS_POLICYm 3983
#define IFTA80_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr 3984
#define IFTA80_E2T_01_B0_DOUBLEm 3985
#define IFTA80_E2T_01_B0_ECCm 3986
#define IFTA80_E2T_01_B0_LPm 3987
#define IFTA80_E2T_01_B0_QUADm 3988
#define IFTA80_E2T_01_B0_SINGLEm 3989
#define IFTA80_E2T_01_B1_DOUBLEm 3990
#define IFTA80_E2T_01_B1_ECCm 3991
#define IFTA80_E2T_01_B1_LPm 3992
#define IFTA80_E2T_01_B1_QUADm 3993
#define IFTA80_E2T_01_B1_SINGLEm 3994
#define IFTA80_E2T_01_HASH_CONTROLm 3995
#define IFTA80_E2T_01_HIT_INDEX_PROFILEm 3996
#define IFTA80_E2T_01_HT_DEBUG_CMDm 3997
#define IFTA80_E2T_01_HT_DEBUG_KEYm 3998
#define IFTA80_E2T_01_HT_DEBUG_RESULTm 3999
#define IFTA80_E2T_01_KEY_ATTRIBUTESm 4000
#define IFTA80_E2T_01_KEY_MASK_TABLEm 4001
#define IFTA80_E2T_01_KEY_MASK_TABLE_SER_CONTROLr 4002
#define IFTA80_E2T_01_LTS_POLICY_EXT_0m 4003
#define IFTA80_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr 4004
#define IFTA80_E2T_01_LTS_POLICY_EXT_1m 4005
#define IFTA80_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr 4006
#define IFTA80_E2T_01_LTS_POLICY_FLOP_0m 4007
#define IFTA80_E2T_01_LTS_POLICY_FLOP_1m 4008
#define IFTA80_E2T_01_LTS_PRE_SELm 4009
#define IFTA80_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr 4010
#define IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLYm 4011
#define IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 4012
#define IFTA80_E2T_01_LTS_TCAM_0_ONLYm 4013
#define IFTA80_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr 4014
#define IFTA80_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr 4015
#define IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLYm 4016
#define IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 4017
#define IFTA80_E2T_01_LTS_TCAM_1_ONLYm 4018
#define IFTA80_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr 4019
#define IFTA80_E2T_01_MISS_LTPR_PROFILE_TABLEm 4020
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_0m 4021
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 4022
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_1m 4023
#define IFTA80_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 4024
#define IFTA80_E2T_01_RAM_CONTROLm 4025
#define IFTA80_E2T_01_RAM_TM_CONTROLr 4026
#define IFTA80_E2T_01_REMAP_TABLE_Am 4027
#define IFTA80_E2T_01_REMAP_TABLE_Bm 4028
#define IFTA80_E2T_01_SHARED_BANKS_CONTROLm 4029
#define IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 4030
#define IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 4031
#define IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 4032
#define IFTA80_E2T_01_TILE_CONFIGr 4033
#define IFTA80_E2T_02_ACTION_TABLE_Am 4034
#define IFTA80_E2T_02_ACTION_TABLE_Bm 4035
#define IFTA80_E2T_02_ARRAY_MISS_POLICYm 4036
#define IFTA80_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLr 4037
#define IFTA80_E2T_02_B0_DOUBLEm 4038
#define IFTA80_E2T_02_B0_ECCm 4039
#define IFTA80_E2T_02_B0_LPm 4040
#define IFTA80_E2T_02_B0_QUADm 4041
#define IFTA80_E2T_02_B0_SINGLEm 4042
#define IFTA80_E2T_02_B1_DOUBLEm 4043
#define IFTA80_E2T_02_B1_ECCm 4044
#define IFTA80_E2T_02_B1_LPm 4045
#define IFTA80_E2T_02_B1_QUADm 4046
#define IFTA80_E2T_02_B1_SINGLEm 4047
#define IFTA80_E2T_02_HASH_CONTROLm 4048
#define IFTA80_E2T_02_HIT_INDEX_PROFILEm 4049
#define IFTA80_E2T_02_HT_DEBUG_CMDm 4050
#define IFTA80_E2T_02_HT_DEBUG_KEYm 4051
#define IFTA80_E2T_02_HT_DEBUG_RESULTm 4052
#define IFTA80_E2T_02_KEY_ATTRIBUTESm 4053
#define IFTA80_E2T_02_KEY_MASK_TABLEm 4054
#define IFTA80_E2T_02_KEY_MASK_TABLE_SER_CONTROLr 4055
#define IFTA80_E2T_02_LTS_POLICY_EXT_0m 4056
#define IFTA80_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLr 4057
#define IFTA80_E2T_02_LTS_POLICY_EXT_1m 4058
#define IFTA80_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLr 4059
#define IFTA80_E2T_02_LTS_POLICY_FLOP_0m 4060
#define IFTA80_E2T_02_LTS_POLICY_FLOP_1m 4061
#define IFTA80_E2T_02_LTS_PRE_SELm 4062
#define IFTA80_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLr 4063
#define IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLYm 4064
#define IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 4065
#define IFTA80_E2T_02_LTS_TCAM_0_ONLYm 4066
#define IFTA80_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLr 4067
#define IFTA80_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLr 4068
#define IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLYm 4069
#define IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 4070
#define IFTA80_E2T_02_LTS_TCAM_1_ONLYm 4071
#define IFTA80_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLr 4072
#define IFTA80_E2T_02_MISS_LTPR_PROFILE_TABLEm 4073
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_0m 4074
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr 4075
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_1m 4076
#define IFTA80_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr 4077
#define IFTA80_E2T_02_RAM_CONTROLm 4078
#define IFTA80_E2T_02_RAM_TM_CONTROLr 4079
#define IFTA80_E2T_02_REMAP_TABLE_Am 4080
#define IFTA80_E2T_02_REMAP_TABLE_Bm 4081
#define IFTA80_E2T_02_SHARED_BANKS_CONTROLm 4082
#define IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 4083
#define IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 4084
#define IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 4085
#define IFTA80_E2T_02_TILE_CONFIGr 4086
#define IFTA80_E2T_03_ACTION_TABLE_Am 4087
#define IFTA80_E2T_03_ACTION_TABLE_Bm 4088
#define IFTA80_E2T_03_ARRAY_MISS_POLICYm 4089
#define IFTA80_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLr 4090
#define IFTA80_E2T_03_B0_DOUBLEm 4091
#define IFTA80_E2T_03_B0_ECCm 4092
#define IFTA80_E2T_03_B0_LPm 4093
#define IFTA80_E2T_03_B0_QUADm 4094
#define IFTA80_E2T_03_B0_SINGLEm 4095
#define IFTA80_E2T_03_B1_DOUBLEm 4096
#define IFTA80_E2T_03_B1_ECCm 4097
#define IFTA80_E2T_03_B1_LPm 4098
#define IFTA80_E2T_03_B1_QUADm 4099
#define IFTA80_E2T_03_B1_SINGLEm 4100
#define IFTA80_E2T_03_HASH_CONTROLm 4101
#define IFTA80_E2T_03_HIT_INDEX_PROFILEm 4102
#define IFTA80_E2T_03_HT_DEBUG_CMDm 4103
#define IFTA80_E2T_03_HT_DEBUG_KEYm 4104
#define IFTA80_E2T_03_HT_DEBUG_RESULTm 4105
#define IFTA80_E2T_03_KEY_ATTRIBUTESm 4106
#define IFTA80_E2T_03_KEY_MASK_TABLEm 4107
#define IFTA80_E2T_03_KEY_MASK_TABLE_SER_CONTROLr 4108
#define IFTA80_E2T_03_LTS_POLICY_EXT_0m 4109
#define IFTA80_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLr 4110
#define IFTA80_E2T_03_LTS_POLICY_EXT_1m 4111
#define IFTA80_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLr 4112
#define IFTA80_E2T_03_LTS_POLICY_FLOP_0m 4113
#define IFTA80_E2T_03_LTS_POLICY_FLOP_1m 4114
#define IFTA80_E2T_03_LTS_PRE_SELm 4115
#define IFTA80_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLr 4116
#define IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLYm 4117
#define IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 4118
#define IFTA80_E2T_03_LTS_TCAM_0_ONLYm 4119
#define IFTA80_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLr 4120
#define IFTA80_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLr 4121
#define IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLYm 4122
#define IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 4123
#define IFTA80_E2T_03_LTS_TCAM_1_ONLYm 4124
#define IFTA80_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLr 4125
#define IFTA80_E2T_03_MISS_LTPR_PROFILE_TABLEm 4126
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_0m 4127
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLr 4128
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_1m 4129
#define IFTA80_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLr 4130
#define IFTA80_E2T_03_RAM_CONTROLm 4131
#define IFTA80_E2T_03_RAM_TM_CONTROLr 4132
#define IFTA80_E2T_03_REMAP_TABLE_Am 4133
#define IFTA80_E2T_03_REMAP_TABLE_Bm 4134
#define IFTA80_E2T_03_SHARED_BANKS_CONTROLm 4135
#define IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 4136
#define IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 4137
#define IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 4138
#define IFTA80_E2T_03_TILE_CONFIGr 4139
#define IFTA80_SBR_BSTR_SELm 4140
#define IFTA80_SBR_BUS_STR_ENBr 4141
#define IFTA80_SBR_PROFILE_TABLE_0m 4142
#define IFTA80_SBR_PROFILE_TABLE_0_SER_CONTROLr 4143
#define IFTA80_SBR_PROFILE_TABLE_1m 4144
#define IFTA80_SBR_PROFILE_TABLE_1_SER_CONTROLr 4145
#define IFTA80_SBR_PROFILE_TABLE_2m 4146
#define IFTA80_SBR_PROFILE_TABLE_2_SER_CONTROLr 4147
#define IFTA80_SBR_RAM_TM_CONTROLr 4148
#define IFTA80_T2T_00_HIT_INDEX_PROFILE_0m 4149
#define IFTA80_T2T_00_HIT_INDEX_PROFILE_1m 4150
#define IFTA80_T2T_00_LTPR_PROFILE_TABLE_0m 4151
#define IFTA80_T2T_00_LTPR_PROFILE_TABLE_1m 4152
#define IFTA80_T2T_00_LTS_POLICY_EXT_0m 4153
#define IFTA80_T2T_00_LTS_POLICY_EXT_0_SER_CONTROLr 4154
#define IFTA80_T2T_00_LTS_POLICY_EXT_1m 4155
#define IFTA80_T2T_00_LTS_POLICY_EXT_1_SER_CONTROLr 4156
#define IFTA80_T2T_00_LTS_PRE_SELm 4157
#define IFTA80_T2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 4158
#define IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLYm 4159
#define IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 4160
#define IFTA80_T2T_00_LTS_TCAM_0_ONLYm 4161
#define IFTA80_T2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr 4162
#define IFTA80_T2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 4163
#define IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLYm 4164
#define IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 4165
#define IFTA80_T2T_00_LTS_TCAM_1_ONLYm 4166
#define IFTA80_T2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr 4167
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_0m 4168
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 4169
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_1m 4170
#define IFTA80_T2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 4171
#define IFTA80_T2T_00_RAM_TM_CONTROLr 4172
#define IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 4173
#define IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 4174
#define IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 4175
#define IFTA80_T2T_00_TILE_CONFIGr 4176
#define IFTA80_T2T_01_HIT_INDEX_PROFILE_0m 4177
#define IFTA80_T2T_01_HIT_INDEX_PROFILE_1m 4178
#define IFTA80_T2T_01_LTPR_PROFILE_TABLE_0m 4179
#define IFTA80_T2T_01_LTPR_PROFILE_TABLE_1m 4180
#define IFTA80_T2T_01_LTS_POLICY_EXT_0m 4181
#define IFTA80_T2T_01_LTS_POLICY_EXT_0_SER_CONTROLr 4182
#define IFTA80_T2T_01_LTS_POLICY_EXT_1m 4183
#define IFTA80_T2T_01_LTS_POLICY_EXT_1_SER_CONTROLr 4184
#define IFTA80_T2T_01_LTS_PRE_SELm 4185
#define IFTA80_T2T_01_LTS_TCAM_0_CAM_TM_CONTROLr 4186
#define IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLYm 4187
#define IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 4188
#define IFTA80_T2T_01_LTS_TCAM_0_ONLYm 4189
#define IFTA80_T2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr 4190
#define IFTA80_T2T_01_LTS_TCAM_1_CAM_TM_CONTROLr 4191
#define IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLYm 4192
#define IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 4193
#define IFTA80_T2T_01_LTS_TCAM_1_ONLYm 4194
#define IFTA80_T2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr 4195
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_0m 4196
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 4197
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_1m 4198
#define IFTA80_T2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 4199
#define IFTA80_T2T_01_RAM_TM_CONTROLr 4200
#define IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 4201
#define IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 4202
#define IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 4203
#define IFTA80_T2T_01_TILE_CONFIGr 4204
#define IFTA90_E2T_00_ACTION_TABLE_Am 4205
#define IFTA90_E2T_00_ACTION_TABLE_Bm 4206
#define IFTA90_E2T_00_ARRAY_MISS_POLICYm 4207
#define IFTA90_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr 4208
#define IFTA90_E2T_00_B0_DOUBLEm 4209
#define IFTA90_E2T_00_B0_ECCm 4210
#define IFTA90_E2T_00_B0_LPm 4211
#define IFTA90_E2T_00_B0_QUADm 4212
#define IFTA90_E2T_00_B0_SINGLEm 4213
#define IFTA90_E2T_00_B1_DOUBLEm 4214
#define IFTA90_E2T_00_B1_ECCm 4215
#define IFTA90_E2T_00_B1_LPm 4216
#define IFTA90_E2T_00_B1_QUADm 4217
#define IFTA90_E2T_00_B1_SINGLEm 4218
#define IFTA90_E2T_00_HASH_CONTROLm 4219
#define IFTA90_E2T_00_HIT_INDEX_PROFILEm 4220
#define IFTA90_E2T_00_HT_DEBUG_CMDm 4221
#define IFTA90_E2T_00_HT_DEBUG_KEYm 4222
#define IFTA90_E2T_00_HT_DEBUG_RESULTm 4223
#define IFTA90_E2T_00_KEY_ATTRIBUTESm 4224
#define IFTA90_E2T_00_KEY_MASK_TABLEm 4225
#define IFTA90_E2T_00_KEY_MASK_TABLE_SER_CONTROLr 4226
#define IFTA90_E2T_00_LTS_POLICY_EXT_0m 4227
#define IFTA90_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr 4228
#define IFTA90_E2T_00_LTS_POLICY_EXT_1m 4229
#define IFTA90_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr 4230
#define IFTA90_E2T_00_LTS_POLICY_FLOP_0m 4231
#define IFTA90_E2T_00_LTS_POLICY_FLOP_1m 4232
#define IFTA90_E2T_00_LTS_PRE_SELm 4233
#define IFTA90_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr 4234
#define IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLYm 4235
#define IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 4236
#define IFTA90_E2T_00_LTS_TCAM_0_ONLYm 4237
#define IFTA90_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr 4238
#define IFTA90_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr 4239
#define IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLYm 4240
#define IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 4241
#define IFTA90_E2T_00_LTS_TCAM_1_ONLYm 4242
#define IFTA90_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr 4243
#define IFTA90_E2T_00_MISS_LTPR_PROFILE_TABLEm 4244
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_0m 4245
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr 4246
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_1m 4247
#define IFTA90_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr 4248
#define IFTA90_E2T_00_RAM_CONTROLm 4249
#define IFTA90_E2T_00_RAM_TM_CONTROLr 4250
#define IFTA90_E2T_00_REMAP_TABLE_Am 4251
#define IFTA90_E2T_00_REMAP_TABLE_Bm 4252
#define IFTA90_E2T_00_SHARED_BANKS_CONTROLm 4253
#define IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 4254
#define IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 4255
#define IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 4256
#define IFTA90_E2T_00_TILE_CONFIGr 4257
#define IFTA90_E2T_01_ACTION_TABLE_Am 4258
#define IFTA90_E2T_01_ACTION_TABLE_Bm 4259
#define IFTA90_E2T_01_ARRAY_MISS_POLICYm 4260
#define IFTA90_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr 4261
#define IFTA90_E2T_01_B0_DOUBLEm 4262
#define IFTA90_E2T_01_B0_ECCm 4263
#define IFTA90_E2T_01_B0_LPm 4264
#define IFTA90_E2T_01_B0_QUADm 4265
#define IFTA90_E2T_01_B0_SINGLEm 4266
#define IFTA90_E2T_01_B1_DOUBLEm 4267
#define IFTA90_E2T_01_B1_ECCm 4268
#define IFTA90_E2T_01_B1_LPm 4269
#define IFTA90_E2T_01_B1_QUADm 4270
#define IFTA90_E2T_01_B1_SINGLEm 4271
#define IFTA90_E2T_01_HASH_CONTROLm 4272
#define IFTA90_E2T_01_HIT_INDEX_PROFILEm 4273
#define IFTA90_E2T_01_HT_DEBUG_CMDm 4274
#define IFTA90_E2T_01_HT_DEBUG_KEYm 4275
#define IFTA90_E2T_01_HT_DEBUG_RESULTm 4276
#define IFTA90_E2T_01_KEY_ATTRIBUTESm 4277
#define IFTA90_E2T_01_KEY_MASK_TABLEm 4278
#define IFTA90_E2T_01_KEY_MASK_TABLE_SER_CONTROLr 4279
#define IFTA90_E2T_01_LTS_POLICY_EXT_0m 4280
#define IFTA90_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr 4281
#define IFTA90_E2T_01_LTS_POLICY_EXT_1m 4282
#define IFTA90_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr 4283
#define IFTA90_E2T_01_LTS_POLICY_FLOP_0m 4284
#define IFTA90_E2T_01_LTS_POLICY_FLOP_1m 4285
#define IFTA90_E2T_01_LTS_PRE_SELm 4286
#define IFTA90_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr 4287
#define IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLYm 4288
#define IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 4289
#define IFTA90_E2T_01_LTS_TCAM_0_ONLYm 4290
#define IFTA90_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr 4291
#define IFTA90_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr 4292
#define IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLYm 4293
#define IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 4294
#define IFTA90_E2T_01_LTS_TCAM_1_ONLYm 4295
#define IFTA90_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr 4296
#define IFTA90_E2T_01_MISS_LTPR_PROFILE_TABLEm 4297
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_0m 4298
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr 4299
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_1m 4300
#define IFTA90_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr 4301
#define IFTA90_E2T_01_RAM_CONTROLm 4302
#define IFTA90_E2T_01_RAM_TM_CONTROLr 4303
#define IFTA90_E2T_01_REMAP_TABLE_Am 4304
#define IFTA90_E2T_01_REMAP_TABLE_Bm 4305
#define IFTA90_E2T_01_SHARED_BANKS_CONTROLm 4306
#define IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 4307
#define IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 4308
#define IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 4309
#define IFTA90_E2T_01_TILE_CONFIGr 4310
#define IFTA90_E2T_02_ACTION_TABLE_Am 4311
#define IFTA90_E2T_02_ACTION_TABLE_Bm 4312
#define IFTA90_E2T_02_ARRAY_MISS_POLICYm 4313
#define IFTA90_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLr 4314
#define IFTA90_E2T_02_B0_DOUBLEm 4315
#define IFTA90_E2T_02_B0_ECCm 4316
#define IFTA90_E2T_02_B0_LPm 4317
#define IFTA90_E2T_02_B0_QUADm 4318
#define IFTA90_E2T_02_B0_SINGLEm 4319
#define IFTA90_E2T_02_B1_DOUBLEm 4320
#define IFTA90_E2T_02_B1_ECCm 4321
#define IFTA90_E2T_02_B1_LPm 4322
#define IFTA90_E2T_02_B1_QUADm 4323
#define IFTA90_E2T_02_B1_SINGLEm 4324
#define IFTA90_E2T_02_HASH_CONTROLm 4325
#define IFTA90_E2T_02_HIT_INDEX_PROFILEm 4326
#define IFTA90_E2T_02_HT_DEBUG_CMDm 4327
#define IFTA90_E2T_02_HT_DEBUG_KEYm 4328
#define IFTA90_E2T_02_HT_DEBUG_RESULTm 4329
#define IFTA90_E2T_02_KEY_ATTRIBUTESm 4330
#define IFTA90_E2T_02_KEY_MASK_TABLEm 4331
#define IFTA90_E2T_02_KEY_MASK_TABLE_SER_CONTROLr 4332
#define IFTA90_E2T_02_LTS_POLICY_EXT_0m 4333
#define IFTA90_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLr 4334
#define IFTA90_E2T_02_LTS_POLICY_EXT_1m 4335
#define IFTA90_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLr 4336
#define IFTA90_E2T_02_LTS_POLICY_FLOP_0m 4337
#define IFTA90_E2T_02_LTS_POLICY_FLOP_1m 4338
#define IFTA90_E2T_02_LTS_PRE_SELm 4339
#define IFTA90_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLr 4340
#define IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLYm 4341
#define IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 4342
#define IFTA90_E2T_02_LTS_TCAM_0_ONLYm 4343
#define IFTA90_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLr 4344
#define IFTA90_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLr 4345
#define IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLYm 4346
#define IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 4347
#define IFTA90_E2T_02_LTS_TCAM_1_ONLYm 4348
#define IFTA90_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLr 4349
#define IFTA90_E2T_02_MISS_LTPR_PROFILE_TABLEm 4350
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_0m 4351
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr 4352
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_1m 4353
#define IFTA90_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr 4354
#define IFTA90_E2T_02_RAM_CONTROLm 4355
#define IFTA90_E2T_02_RAM_TM_CONTROLr 4356
#define IFTA90_E2T_02_REMAP_TABLE_Am 4357
#define IFTA90_E2T_02_REMAP_TABLE_Bm 4358
#define IFTA90_E2T_02_SHARED_BANKS_CONTROLm 4359
#define IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 4360
#define IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 4361
#define IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 4362
#define IFTA90_E2T_02_TILE_CONFIGr 4363
#define IFTA90_E2T_03_ACTION_TABLE_Am 4364
#define IFTA90_E2T_03_ACTION_TABLE_Bm 4365
#define IFTA90_E2T_03_ARRAY_MISS_POLICYm 4366
#define IFTA90_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLr 4367
#define IFTA90_E2T_03_B0_DOUBLEm 4368
#define IFTA90_E2T_03_B0_ECCm 4369
#define IFTA90_E2T_03_B0_LPm 4370
#define IFTA90_E2T_03_B0_QUADm 4371
#define IFTA90_E2T_03_B0_SINGLEm 4372
#define IFTA90_E2T_03_B1_DOUBLEm 4373
#define IFTA90_E2T_03_B1_ECCm 4374
#define IFTA90_E2T_03_B1_LPm 4375
#define IFTA90_E2T_03_B1_QUADm 4376
#define IFTA90_E2T_03_B1_SINGLEm 4377
#define IFTA90_E2T_03_HASH_CONTROLm 4378
#define IFTA90_E2T_03_HIT_INDEX_PROFILEm 4379
#define IFTA90_E2T_03_HT_DEBUG_CMDm 4380
#define IFTA90_E2T_03_HT_DEBUG_KEYm 4381
#define IFTA90_E2T_03_HT_DEBUG_RESULTm 4382
#define IFTA90_E2T_03_KEY_ATTRIBUTESm 4383
#define IFTA90_E2T_03_KEY_MASK_TABLEm 4384
#define IFTA90_E2T_03_KEY_MASK_TABLE_SER_CONTROLr 4385
#define IFTA90_E2T_03_LTS_POLICY_EXT_0m 4386
#define IFTA90_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLr 4387
#define IFTA90_E2T_03_LTS_POLICY_EXT_1m 4388
#define IFTA90_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLr 4389
#define IFTA90_E2T_03_LTS_POLICY_FLOP_0m 4390
#define IFTA90_E2T_03_LTS_POLICY_FLOP_1m 4391
#define IFTA90_E2T_03_LTS_PRE_SELm 4392
#define IFTA90_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLr 4393
#define IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLYm 4394
#define IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr 4395
#define IFTA90_E2T_03_LTS_TCAM_0_ONLYm 4396
#define IFTA90_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLr 4397
#define IFTA90_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLr 4398
#define IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLYm 4399
#define IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr 4400
#define IFTA90_E2T_03_LTS_TCAM_1_ONLYm 4401
#define IFTA90_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLr 4402
#define IFTA90_E2T_03_MISS_LTPR_PROFILE_TABLEm 4403
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_0m 4404
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLr 4405
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_1m 4406
#define IFTA90_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLr 4407
#define IFTA90_E2T_03_RAM_CONTROLm 4408
#define IFTA90_E2T_03_RAM_TM_CONTROLr 4409
#define IFTA90_E2T_03_REMAP_TABLE_Am 4410
#define IFTA90_E2T_03_REMAP_TABLE_Bm 4411
#define IFTA90_E2T_03_SHARED_BANKS_CONTROLm 4412
#define IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr 4413
#define IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr 4414
#define IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr 4415
#define IFTA90_E2T_03_TILE_CONFIGr 4416
#define IFTA90_SBR_BSTR_SELm 4417
#define IFTA90_SBR_BUS_STR_ENBr 4418
#define IFTA90_SBR_PROFILE_TABLE_0m 4419
#define IFTA90_SBR_PROFILE_TABLE_0_SER_CONTROLr 4420
#define IFTA90_SBR_PROFILE_TABLE_1m 4421
#define IFTA90_SBR_PROFILE_TABLE_1_SER_CONTROLr 4422
#define IFTA90_SBR_RAM_TM_CONTROLr 4423
#define ING_DII_AUX_ARB_CONTROLr 4424
#define ING_DII_DEBUG_CONFIGr 4425
#define ING_DII_DPP_CTRLr 4426
#define ING_DII_ECC_CONTROLr 4427
#define ING_DII_EVENT_FIFO_STATUSr 4428
#define ING_DII_HW_RESET_CONTROL_0r 4429
#define ING_DII_HW_STATUSr 4430
#define ING_DII_INTR_ENABLEr 4431
#define ING_DII_INTR_STATUSr 4432
#define ING_DII_Q_BEGINr 4433
#define ING_DII_RAM_CONTROLr 4434
#define ING_DII_SER_CONTROLr 4435
#define ING_DII_SER_SCAN_CONFIGr 4436
#define ING_DII_SER_SCAN_STATUSr 4437
#define ING_DOI_EVENT_FIFO_STATUSr 4438
#define ING_DOI_INTR_ENABLEr 4439
#define ING_DOI_INTR_STATUSr 4440
#define ING_DOI_RAM_CONTROLr 4441
#define ING_DOI_SER_CONTROL_0r 4442
#define ING_DOI_SER_CONTROL_1r 4443
#define ING_DOI_SER_FIFOm 4444
#define ING_DOI_SER_FIFO_CTRLr 4445
#define ING_DOI_SER_FIFO_STATUSr 4446
#define ING_DOP_CTRL_0_64r 4447
#define ING_DOP_CTRL_1_64r 4448
#define ING_DOP_CTRL_2_64r 4449
#define ING_IDB_TO_DEVICE_PORT_MAPm 4450
#define ING_PHY_TO_IDB_PORT_MAPm 4451
#define IPARSER0_HFE_POLICY_TABLE_0m 4452
#define IPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLr 4453
#define IPARSER0_HFE_RAM_TM_CONTROLr 4454
#define IPARSER0_HME_INIT_CONTROLr 4455
#define IPARSER0_HME_INIT_PROFILEm 4456
#define IPARSER0_HME_RAM_TM_CONTROLr 4457
#define IPARSER0_HME_STAGE0_CONFIGr 4458
#define IPARSER0_HME_STAGE0_POLICY_FLOPm 4459
#define IPARSER0_HME_STAGE0_TCAM_CAM_TM_CONTROLr 4460
#define IPARSER0_HME_STAGE0_TCAM_DATA_ONLYm 4461
#define IPARSER0_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr 4462
#define IPARSER0_HME_STAGE0_TCAM_ONLYm 4463
#define IPARSER0_HME_STAGE0_TCAM_ONLY_SER_CONTROLr 4464
#define IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr 4465
#define IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr 4466
#define IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr 4467
#define IPARSER1_HFE_POLICY_TABLE_0m 4468
#define IPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLr 4469
#define IPARSER1_HFE_POLICY_TABLE_1m 4470
#define IPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLr 4471
#define IPARSER1_HFE_POLICY_TABLE_2m 4472
#define IPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLr 4473
#define IPARSER1_HFE_POLICY_TABLE_3m 4474
#define IPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLr 4475
#define IPARSER1_HFE_POLICY_TABLE_4m 4476
#define IPARSER1_HFE_POLICY_TABLE_4_SER_CONTROLr 4477
#define IPARSER1_HFE_POLICY_TABLE_5m 4478
#define IPARSER1_HFE_POLICY_TABLE_5_SER_CONTROLr 4479
#define IPARSER1_HFE_RAM_TM_CONTROLr 4480
#define IPARSER1_HME_INIT_CONTROLr 4481
#define IPARSER1_HME_INIT_PROFILEm 4482
#define IPARSER1_HME_RAM_TM_CONTROLr 4483
#define IPARSER1_HME_STAGE0_CONFIGr 4484
#define IPARSER1_HME_STAGE0_KEY_VALID_BYTES_CHECKm 4485
#define IPARSER1_HME_STAGE0_POLICY_FLOPm 4486
#define IPARSER1_HME_STAGE0_TCAM_CAM_TM_CONTROLr 4487
#define IPARSER1_HME_STAGE0_TCAM_DATA_ONLYm 4488
#define IPARSER1_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr 4489
#define IPARSER1_HME_STAGE0_TCAM_ONLYm 4490
#define IPARSER1_HME_STAGE0_TCAM_ONLY_SER_CONTROLr 4491
#define IPARSER1_HME_STAGE1_CONFIGr 4492
#define IPARSER1_HME_STAGE1_KEY_VALID_BYTES_CHECKm 4493
#define IPARSER1_HME_STAGE1_POLICY_FLOPm 4494
#define IPARSER1_HME_STAGE1_TCAM_CAM_TM_CONTROLr 4495
#define IPARSER1_HME_STAGE1_TCAM_DATA_ONLYm 4496
#define IPARSER1_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLr 4497
#define IPARSER1_HME_STAGE1_TCAM_ONLYm 4498
#define IPARSER1_HME_STAGE1_TCAM_ONLY_SER_CONTROLr 4499
#define IPARSER1_HME_STAGE2_CONFIGr 4500
#define IPARSER1_HME_STAGE2_KEY_VALID_BYTES_CHECKm 4501
#define IPARSER1_HME_STAGE2_POLICY_FLOPm 4502
#define IPARSER1_HME_STAGE2_TCAM_CAM_TM_CONTROLr 4503
#define IPARSER1_HME_STAGE2_TCAM_DATA_ONLYm 4504
#define IPARSER1_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLr 4505
#define IPARSER1_HME_STAGE2_TCAM_ONLYm 4506
#define IPARSER1_HME_STAGE2_TCAM_ONLY_SER_CONTROLr 4507
#define IPARSER1_HME_STAGE3_CONFIGr 4508
#define IPARSER1_HME_STAGE3_KEY_VALID_BYTES_CHECKm 4509
#define IPARSER1_HME_STAGE3_POLICY_FLOPm 4510
#define IPARSER1_HME_STAGE3_TCAM_CAM_TM_CONTROLr 4511
#define IPARSER1_HME_STAGE3_TCAM_DATA_ONLYm 4512
#define IPARSER1_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLr 4513
#define IPARSER1_HME_STAGE3_TCAM_ONLYm 4514
#define IPARSER1_HME_STAGE3_TCAM_ONLY_SER_CONTROLr 4515
#define IPARSER1_HME_STAGE4_CONFIGr 4516
#define IPARSER1_HME_STAGE4_KEY_VALID_BYTES_CHECKm 4517
#define IPARSER1_HME_STAGE4_POLICY_FLOPm 4518
#define IPARSER1_HME_STAGE4_TCAM_CAM_TM_CONTROLr 4519
#define IPARSER1_HME_STAGE4_TCAM_DATA_ONLYm 4520
#define IPARSER1_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLr 4521
#define IPARSER1_HME_STAGE4_TCAM_ONLYm 4522
#define IPARSER1_HME_STAGE4_TCAM_ONLY_SER_CONTROLr 4523
#define IPARSER1_HME_STAGE5_CONFIGr 4524
#define IPARSER1_HME_STAGE5_KEY_VALID_BYTES_CHECKm 4525
#define IPARSER1_HME_STAGE5_POLICY_FLOPm 4526
#define IPARSER1_HME_STAGE5_TCAM_CAM_TM_CONTROLr 4527
#define IPARSER1_HME_STAGE5_TCAM_DATA_ONLYm 4528
#define IPARSER1_HME_STAGE5_TCAM_DATA_ONLY_SER_CONTROLr 4529
#define IPARSER1_HME_STAGE5_TCAM_ONLYm 4530
#define IPARSER1_HME_STAGE5_TCAM_ONLY_SER_CONTROLr 4531
#define IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr 4532
#define IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr 4533
#define IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr 4534
#define IPARSER2_HFE_POLICY_TABLE_0m 4535
#define IPARSER2_HFE_POLICY_TABLE_0_SER_CONTROLr 4536
#define IPARSER2_HFE_POLICY_TABLE_1m 4537
#define IPARSER2_HFE_POLICY_TABLE_1_SER_CONTROLr 4538
#define IPARSER2_HFE_POLICY_TABLE_2m 4539
#define IPARSER2_HFE_POLICY_TABLE_2_SER_CONTROLr 4540
#define IPARSER2_HFE_POLICY_TABLE_3m 4541
#define IPARSER2_HFE_POLICY_TABLE_3_SER_CONTROLr 4542
#define IPARSER2_HFE_POLICY_TABLE_4m 4543
#define IPARSER2_HFE_POLICY_TABLE_4_SER_CONTROLr 4544
#define IPARSER2_HFE_RAM_TM_CONTROLr 4545
#define IPARSER2_HME_INIT_CONTROLr 4546
#define IPARSER2_HME_INIT_PROFILEm 4547
#define IPARSER2_HME_RAM_TM_CONTROLr 4548
#define IPARSER2_HME_STAGE0_CONFIGr 4549
#define IPARSER2_HME_STAGE0_KEY_VALID_BYTES_CHECKm 4550
#define IPARSER2_HME_STAGE0_POLICY_FLOPm 4551
#define IPARSER2_HME_STAGE0_TCAM_CAM_TM_CONTROLr 4552
#define IPARSER2_HME_STAGE0_TCAM_DATA_ONLYm 4553
#define IPARSER2_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr 4554
#define IPARSER2_HME_STAGE0_TCAM_ONLYm 4555
#define IPARSER2_HME_STAGE0_TCAM_ONLY_SER_CONTROLr 4556
#define IPARSER2_HME_STAGE1_CONFIGr 4557
#define IPARSER2_HME_STAGE1_KEY_VALID_BYTES_CHECKm 4558
#define IPARSER2_HME_STAGE1_POLICY_FLOPm 4559
#define IPARSER2_HME_STAGE1_TCAM_CAM_TM_CONTROLr 4560
#define IPARSER2_HME_STAGE1_TCAM_DATA_ONLYm 4561
#define IPARSER2_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLr 4562
#define IPARSER2_HME_STAGE1_TCAM_ONLYm 4563
#define IPARSER2_HME_STAGE1_TCAM_ONLY_SER_CONTROLr 4564
#define IPARSER2_HME_STAGE2_CONFIGr 4565
#define IPARSER2_HME_STAGE2_KEY_VALID_BYTES_CHECKm 4566
#define IPARSER2_HME_STAGE2_POLICY_FLOPm 4567
#define IPARSER2_HME_STAGE2_TCAM_CAM_TM_CONTROLr 4568
#define IPARSER2_HME_STAGE2_TCAM_DATA_ONLYm 4569
#define IPARSER2_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLr 4570
#define IPARSER2_HME_STAGE2_TCAM_ONLYm 4571
#define IPARSER2_HME_STAGE2_TCAM_ONLY_SER_CONTROLr 4572
#define IPARSER2_HME_STAGE3_CONFIGr 4573
#define IPARSER2_HME_STAGE3_KEY_VALID_BYTES_CHECKm 4574
#define IPARSER2_HME_STAGE3_POLICY_FLOPm 4575
#define IPARSER2_HME_STAGE3_TCAM_CAM_TM_CONTROLr 4576
#define IPARSER2_HME_STAGE3_TCAM_DATA_ONLYm 4577
#define IPARSER2_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLr 4578
#define IPARSER2_HME_STAGE3_TCAM_ONLYm 4579
#define IPARSER2_HME_STAGE3_TCAM_ONLY_SER_CONTROLr 4580
#define IPARSER2_HME_STAGE4_CONFIGr 4581
#define IPARSER2_HME_STAGE4_KEY_VALID_BYTES_CHECKm 4582
#define IPARSER2_HME_STAGE4_POLICY_FLOPm 4583
#define IPARSER2_HME_STAGE4_TCAM_CAM_TM_CONTROLr 4584
#define IPARSER2_HME_STAGE4_TCAM_DATA_ONLYm 4585
#define IPARSER2_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLr 4586
#define IPARSER2_HME_STAGE4_TCAM_ONLYm 4587
#define IPARSER2_HME_STAGE4_TCAM_ONLY_SER_CONTROLr 4588
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr 4589
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr 4590
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr 4591
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_CONFIGr 4592
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_DEBUGr 4593
#define IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_STATUSr 4594
#define IPOST_CPU_COS_BITP_PROFILEm 4595
#define IPOST_CPU_COS_BOTP_PROFILEm 4596
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_CAM_TM_CONTROLr 4597
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLYm 4598
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLY_SER_CONTROLr 4599
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLYm 4600
#define IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLY_SER_CONTROLr 4601
#define IPOST_CPU_COS_CTRL_PRE_SELm 4602
#define IPOST_CPU_COS_RAM_TM_CONTROLr 4603
#define IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr 4604
#define IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr 4605
#define IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr 4606
#define IPOST_LAG_AUX_BOTP_PROFILEm 4607
#define IPOST_LAG_BITP_PROFILEm 4608
#define IPOST_LAG_BOTP_PROFILEm 4609
#define IPOST_LAG_CONFIG_PROFILEm 4610
#define IPOST_LAG_CTRL_PRE_SELm 4611
#define IPOST_LAG_DLB_SHUFFLE_DEBUG_0r 4612
#define IPOST_LAG_DLB_SHUFFLE_TABLE_0m 4613
#define IPOST_LAG_DLB_SHUFFLE_TABLE_0_SER_CONTROLr 4614
#define IPOST_LAG_DLB_SHUFFLE_TABLE_1m 4615
#define IPOST_LAG_DLB_SHUFFLE_TABLE_1_SER_CONTROLr 4616
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_DEBUG_0r 4617
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0m 4618
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0_SER_CONTROLr 4619
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1m 4620
#define IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1_SER_CONTROLr 4621
#define IPOST_LAG_FAILOVER_SHUFFLE_DEBUG_0r 4622
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0m 4623
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLr 4624
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1m 4625
#define IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLr 4626
#define IPOST_LAG_L2OIFm 4627
#define IPOST_LAG_L2OIF_SER_CONTROLr 4628
#define IPOST_LAG_LAG_BITMAPm 4629
#define IPOST_LAG_LAG_BITMAP_SER_CONTROLr 4630
#define IPOST_LAG_LAG_GROUPm 4631
#define IPOST_LAG_LAG_GROUP_SER_CONTROLr 4632
#define IPOST_LAG_LAG_MEMBERm 4633
#define IPOST_LAG_LAG_MEMBER_SER_CONTROLr 4634
#define IPOST_LAG_LAG_SHUFFLE_DEBUG_0r 4635
#define IPOST_LAG_LAG_SHUFFLE_TABLE_0m 4636
#define IPOST_LAG_LAG_SHUFFLE_TABLE_0_SER_CONTROLr 4637
#define IPOST_LAG_LAG_SHUFFLE_TABLE_1m 4638
#define IPOST_LAG_LAG_SHUFFLE_TABLE_1_SER_CONTROLr 4639
#define IPOST_LAG_LINK_STATUSm 4640
#define IPOST_LAG_LINK_STATUS_HW_CTRLr 4641
#define IPOST_LAG_LOOPBACK_PORT_BMP_0m 4642
#define IPOST_LAG_NONUCAST_LAG_BLOCK_MASKm 4643
#define IPOST_LAG_NONUCAST_LAG_BLOCK_MASK_SER_CONTROLr 4644
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_DEBUG_0r 4645
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0m 4646
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0_SER_CONTROLr 4647
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1m 4648
#define IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1_SER_CONTROLr 4649
#define IPOST_LAG_PORT_AND_LAG_FAILOVERm 4650
#define IPOST_LAG_PORT_AND_LAG_FAILOVER_SER_CONTROLr 4651
#define IPOST_LAG_RAM_TM_CONTROLr 4652
#define IPOST_LAG_RAND_NUM_CTRL_0r 4653
#define IPOST_LAG_RAND_NUM_CTRL_1r 4654
#define IPOST_LAG_RAND_NUM_CTRL_2r 4655
#define IPOST_LAG_SYSTEM_LAG_BITMAP_0m 4656
#define IPOST_LAG_SYSTEM_LAG_CONFIG_0r 4657
#define IPOST_LAG_SYSTEM_LAG_CONFIG_10r 4658
#define IPOST_LAG_SYSTEM_LAG_CONFIG_11r 4659
#define IPOST_LAG_SYSTEM_LAG_CONFIG_12r 4660
#define IPOST_LAG_SYSTEM_LAG_CONFIG_13r 4661
#define IPOST_LAG_SYSTEM_LAG_CONFIG_14r 4662
#define IPOST_LAG_SYSTEM_LAG_CONFIG_15r 4663
#define IPOST_LAG_SYSTEM_LAG_CONFIG_16r 4664
#define IPOST_LAG_SYSTEM_LAG_CONFIG_17r 4665
#define IPOST_LAG_SYSTEM_LAG_CONFIG_18r 4666
#define IPOST_LAG_SYSTEM_LAG_CONFIG_19r 4667
#define IPOST_LAG_SYSTEM_LAG_CONFIG_1r 4668
#define IPOST_LAG_SYSTEM_LAG_CONFIG_20r 4669
#define IPOST_LAG_SYSTEM_LAG_CONFIG_21r 4670
#define IPOST_LAG_SYSTEM_LAG_CONFIG_22r 4671
#define IPOST_LAG_SYSTEM_LAG_CONFIG_23r 4672
#define IPOST_LAG_SYSTEM_LAG_CONFIG_24r 4673
#define IPOST_LAG_SYSTEM_LAG_CONFIG_25r 4674
#define IPOST_LAG_SYSTEM_LAG_CONFIG_26r 4675
#define IPOST_LAG_SYSTEM_LAG_CONFIG_27r 4676
#define IPOST_LAG_SYSTEM_LAG_CONFIG_28r 4677
#define IPOST_LAG_SYSTEM_LAG_CONFIG_29r 4678
#define IPOST_LAG_SYSTEM_LAG_CONFIG_2r 4679
#define IPOST_LAG_SYSTEM_LAG_CONFIG_30r 4680
#define IPOST_LAG_SYSTEM_LAG_CONFIG_31r 4681
#define IPOST_LAG_SYSTEM_LAG_CONFIG_32r 4682
#define IPOST_LAG_SYSTEM_LAG_CONFIG_33r 4683
#define IPOST_LAG_SYSTEM_LAG_CONFIG_34r 4684
#define IPOST_LAG_SYSTEM_LAG_CONFIG_35r 4685
#define IPOST_LAG_SYSTEM_LAG_CONFIG_36r 4686
#define IPOST_LAG_SYSTEM_LAG_CONFIG_37r 4687
#define IPOST_LAG_SYSTEM_LAG_CONFIG_38r 4688
#define IPOST_LAG_SYSTEM_LAG_CONFIG_39r 4689
#define IPOST_LAG_SYSTEM_LAG_CONFIG_3r 4690
#define IPOST_LAG_SYSTEM_LAG_CONFIG_40r 4691
#define IPOST_LAG_SYSTEM_LAG_CONFIG_41r 4692
#define IPOST_LAG_SYSTEM_LAG_CONFIG_42r 4693
#define IPOST_LAG_SYSTEM_LAG_CONFIG_43r 4694
#define IPOST_LAG_SYSTEM_LAG_CONFIG_44r 4695
#define IPOST_LAG_SYSTEM_LAG_CONFIG_45r 4696
#define IPOST_LAG_SYSTEM_LAG_CONFIG_46r 4697
#define IPOST_LAG_SYSTEM_LAG_CONFIG_47r 4698
#define IPOST_LAG_SYSTEM_LAG_CONFIG_48r 4699
#define IPOST_LAG_SYSTEM_LAG_CONFIG_49r 4700
#define IPOST_LAG_SYSTEM_LAG_CONFIG_4r 4701
#define IPOST_LAG_SYSTEM_LAG_CONFIG_50r 4702
#define IPOST_LAG_SYSTEM_LAG_CONFIG_51r 4703
#define IPOST_LAG_SYSTEM_LAG_CONFIG_52r 4704
#define IPOST_LAG_SYSTEM_LAG_CONFIG_53r 4705
#define IPOST_LAG_SYSTEM_LAG_CONFIG_54r 4706
#define IPOST_LAG_SYSTEM_LAG_CONFIG_55r 4707
#define IPOST_LAG_SYSTEM_LAG_CONFIG_56r 4708
#define IPOST_LAG_SYSTEM_LAG_CONFIG_57r 4709
#define IPOST_LAG_SYSTEM_LAG_CONFIG_58r 4710
#define IPOST_LAG_SYSTEM_LAG_CONFIG_59r 4711
#define IPOST_LAG_SYSTEM_LAG_CONFIG_5r 4712
#define IPOST_LAG_SYSTEM_LAG_CONFIG_60r 4713
#define IPOST_LAG_SYSTEM_LAG_CONFIG_61r 4714
#define IPOST_LAG_SYSTEM_LAG_CONFIG_62r 4715
#define IPOST_LAG_SYSTEM_LAG_CONFIG_63r 4716
#define IPOST_LAG_SYSTEM_LAG_CONFIG_6r 4717
#define IPOST_LAG_SYSTEM_LAG_CONFIG_7r 4718
#define IPOST_LAG_SYSTEM_LAG_CONFIG_8r 4719
#define IPOST_LAG_SYSTEM_LAG_CONFIG_9r 4720
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_0m 4721
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_10m 4722
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_11m 4723
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_12m 4724
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_13m 4725
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_14m 4726
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_15m 4727
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_16m 4728
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_17m 4729
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_18m 4730
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_19m 4731
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_1m 4732
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_20m 4733
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_21m 4734
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_22m 4735
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_23m 4736
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_24m 4737
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_25m 4738
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_26m 4739
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_27m 4740
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_28m 4741
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_29m 4742
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_2m 4743
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_30m 4744
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_31m 4745
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_32m 4746
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_33m 4747
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_34m 4748
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_35m 4749
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_36m 4750
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_37m 4751
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_38m 4752
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_39m 4753
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_3m 4754
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_40m 4755
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_41m 4756
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_42m 4757
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_43m 4758
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_44m 4759
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_45m 4760
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_46m 4761
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_47m 4762
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_48m 4763
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_49m 4764
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_4m 4765
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_50m 4766
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_51m 4767
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_52m 4768
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_53m 4769
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_54m 4770
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_55m 4771
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_56m 4772
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_57m 4773
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_58m 4774
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_59m 4775
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_5m 4776
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_60m 4777
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_61m 4778
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_62m 4779
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_63m 4780
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_6m 4781
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_7m 4782
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_8m 4783
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_9m 4784
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_BACKUP_PORT_0m 4785
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_ENABLEm 4786
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_DEBUG_0r 4787
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0m 4788
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLr 4789
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1m 4790
#define IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLr 4791
#define IPOST_LAG_SYSTEM_LAG_GROUP_0m 4792
#define IPOST_LAG_SYSTEM_LAG_MEMBER_0m 4793
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_DEBUG_0r 4794
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0m 4795
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0_SER_CONTROLr 4796
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1m 4797
#define IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1_SER_CONTROLr 4798
#define IPOST_LAG_SYSTEM_PORTm 4799
#define IPOST_LAG_SYSTEM_PORT_INDEX_SELECT_0r 4800
#define IPOST_LAG_SYSTEM_PORT_SER_CONTROLr 4801
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_AUX_BOTP_PROFILEm 4802
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0m 4803
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0_SER_CONTROLr 4804
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1m 4805
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1_SER_CONTROLr 4806
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2m 4807
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2_SER_CONTROLr 4808
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3m 4809
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3_SER_CONTROLr 4810
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITP_PROFILEm 4811
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CONFIG_PROFILEm 4812
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CPU_BMPm 4813
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CTRL_PRE_SELm 4814
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUSm 4815
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUS_HW_CTRLr 4816
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_BMPm 4817
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_DROP_MASKm 4818
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAPm 4819
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAP_SER_CONTROLr 4820
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWERm 4821
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWER_SER_CONTROLr 4822
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPERm 4823
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPER_SER_CONTROLr 4824
#define IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_RAM_TM_CONTROLr 4825
#define IPOST_MIRROR_SAMPLER_AUX_BOTP_PROFILEm 4826
#define IPOST_MIRROR_SAMPLER_BITP_PROFILEm 4827
#define IPOST_MIRROR_SAMPLER_BOTP_PROFILEm 4828
#define IPOST_MIRROR_SAMPLER_CPU_BMPm 4829
#define IPOST_MIRROR_SAMPLER_CTRL_PRE_SELm 4830
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_0m 4831
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_100m 4832
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_101m 4833
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_102m 4834
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_103m 4835
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_104m 4836
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_105m 4837
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_106m 4838
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_107m 4839
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_108m 4840
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_109m 4841
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_10m 4842
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_110m 4843
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_111m 4844
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_112m 4845
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_113m 4846
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_114m 4847
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_115m 4848
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_116m 4849
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_117m 4850
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_118m 4851
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_119m 4852
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_11m 4853
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_120m 4854
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_121m 4855
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_122m 4856
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_123m 4857
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_124m 4858
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_125m 4859
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_126m 4860
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_127m 4861
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_128m 4862
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_129m 4863
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_12m 4864
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_130m 4865
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_131m 4866
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_132m 4867
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_133m 4868
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_134m 4869
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_135m 4870
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_136m 4871
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_137m 4872
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_138m 4873
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_139m 4874
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_13m 4875
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_140m 4876
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_141m 4877
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_142m 4878
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_143m 4879
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_144m 4880
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_145m 4881
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_146m 4882
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_147m 4883
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_148m 4884
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_149m 4885
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_14m 4886
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_150m 4887
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_151m 4888
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_152m 4889
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_153m 4890
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_154m 4891
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_155m 4892
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_156m 4893
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_157m 4894
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_158m 4895
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_159m 4896
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_15m 4897
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_16m 4898
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_17m 4899
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_18m 4900
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_19m 4901
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_1m 4902
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_20m 4903
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_21m 4904
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_22m 4905
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_23m 4906
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_24m 4907
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_25m 4908
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_26m 4909
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_27m 4910
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_28m 4911
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_29m 4912
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_2m 4913
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_30m 4914
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_31m 4915
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_32m 4916
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_33m 4917
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_34m 4918
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_35m 4919
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_36m 4920
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_37m 4921
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_38m 4922
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_39m 4923
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_3m 4924
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_40m 4925
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_41m 4926
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_42m 4927
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_43m 4928
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_44m 4929
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_45m 4930
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_46m 4931
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_47m 4932
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_48m 4933
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_49m 4934
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_4m 4935
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_50m 4936
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_51m 4937
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_52m 4938
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_53m 4939
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_54m 4940
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_55m 4941
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_56m 4942
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_57m 4943
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_58m 4944
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_59m 4945
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_5m 4946
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_60m 4947
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_61m 4948
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_62m 4949
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_63m 4950
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_64m 4951
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_65m 4952
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_66m 4953
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_67m 4954
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_68m 4955
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_69m 4956
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_6m 4957
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_70m 4958
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_71m 4959
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_72m 4960
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_73m 4961
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_74m 4962
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_75m 4963
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_76m 4964
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_77m 4965
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_78m 4966
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_79m 4967
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_7m 4968
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_80m 4969
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_81m 4970
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_82m 4971
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_83m 4972
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_84m 4973
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_85m 4974
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_86m 4975
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_87m 4976
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_88m 4977
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_89m 4978
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_8m 4979
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_90m 4980
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_91m 4981
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_92m 4982
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_93m 4983
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_94m 4984
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_95m 4985
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_96m 4986
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_97m 4987
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_98m 4988
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_99m 4989
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_9m 4990
#define IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_POOL_CTRL_0m 4991
#define IPOST_MIRROR_SAMPLER_EMIRROR_CONTROL_0m 4992
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0m 4993
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0_SER_CONTROLr 4994
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1m 4995
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1_SER_CONTROLr 4996
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2m 4997
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2_SER_CONTROLr 4998
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3m 4999
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3_SER_CONTROLr 5000
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4m 5001
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4_SER_CONTROLr 5002
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5m 5003
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5_SER_CONTROLr 5004
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6m 5005
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6_SER_CONTROLr 5006
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7m 5007
#define IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7_SER_CONTROLr 5008
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_0m 5009
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_1m 5010
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_2m 5011
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_3m 5012
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_4m 5013
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_5m 5014
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_6m 5015
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_7m 5016
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_0m 5017
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_1m 5018
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_2m 5019
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_3m 5020
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_4m 5021
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_5m 5022
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_6m 5023
#define IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_7m 5024
#define IPOST_MIRROR_SAMPLER_RAM_TM_CONTROLr 5025
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0m 5026
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0_SER_CONTROLr 5027
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1m 5028
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1_SER_CONTROLr 5029
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2m 5030
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2_SER_CONTROLr 5031
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3m 5032
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3_SER_CONTROLr 5033
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_0m 5034
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_1m 5035
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_2m 5036
#define IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_3m 5037
#define IPOST_MPB_CCBI_FIXED_BITP_PROFILEm 5038
#define IPOST_MPB_CCBI_FIXED_CPU_PORTm 5039
#define IPOST_MPB_CCBI_FIXED_ING_DEST_PORT_ENABLEm 5040
#define IPOST_MPB_CCBI_FIXED_ING_SOBMH_PKT_COUNTr 5041
#define IPOST_MPB_CCBI_FIXED_INT_CN_TO_MMUIF_MAPPINGm 5042
#define IPOST_MPB_CCBI_FIXED_UNICAST_DROP_CONFIGr 5043
#define IPOST_MPB_ENCODE_CTRL_PRE_SELm 5044
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_CONFIGr 5045
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_DEBUGr 5046
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_STATUSr 5047
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_CAM_TM_CONTROLr 5048
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLYm 5049
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLY_SER_CONTROLr 5050
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLYm 5051
#define IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLY_SER_CONTROLr 5052
#define IPOST_MPB_ENCODE_RAM_TM_CONTROLr 5053
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_0m 5054
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_0_SER_CONTROLr 5055
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_1m 5056
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_1_SER_CONTROLr 5057
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_2m 5058
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_2_SER_CONTROLr 5059
#define IPOST_QUEUE_ASSIGNMENT_COS_MAP_INDEX_OFFSET_MASK_0r 5060
#define IPOST_QUEUE_ASSIGNMENT_CPU_COS_MAP_STRENGTH_PROFILE_0m 5061
#define IPOST_QUEUE_ASSIGNMENT_CTRL_PRE_SELm 5062
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_CAM_TM_CONTROLr 5063
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLYm 5064
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLY_SER_CONTROLr 5065
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLYm 5066
#define IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLY_SER_CONTROLr 5067
#define IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_0m 5068
#define IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_1m 5069
#define IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_2m 5070
#define IPOST_QUEUE_ASSIGNMENT_RAM_TM_CONTROLr 5071
#define IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr 5072
#define IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr 5073
#define IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr 5074
#define IPOST_REPLICATION_BITP_PROFILEm 5075
#define IPOST_REPLICATION_BOTP_PROFILEm 5076
#define IPOST_REPLICATION_CTRL_PRE_SELm 5077
#define IPOST_REPLICATION_L2_BITMAP_PROFILEm 5078
#define IPOST_REPLICATION_L2_BITMAP_PROFILE_SER_CONTROLr 5079
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWERm 5080
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWER_SER_CONTROLr 5081
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPERm 5082
#define IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPER_SER_CONTROLr 5083
#define IPOST_REPLICATION_RAM_TM_CONTROLr 5084
#define IPOST_SEQ_NUM_MTU_CHECK_AUX_BOTP_PROFILEm 5085
#define IPOST_SEQ_NUM_MTU_CHECK_BITP_PROFILEm 5086
#define IPOST_SEQ_NUM_MTU_CHECK_CTRL_PRE_SELm 5087
#define IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUMm 5088
#define IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_RANGEr 5089
#define IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_SER_CONTROLr 5090
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILEm 5091
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILE_SER_CONTROLr 5092
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILEm 5093
#define IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILE_SER_CONTROLr 5094
#define IPOST_SEQ_NUM_MTU_CHECK_RAM_TM_CONTROLr 5095
#define IPOST_SER_STATUS_BLK_ING_DOP_STATUS_0r 5096
#define IPOST_SER_STATUS_BLK_ING_DOP_STATUS_1r 5097
#define IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEMm 5098
#define IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEM_SER_CONTROLr 5099
#define IPOST_SER_STATUS_BLK_ING_INTR_ENABLEr 5100
#define IPOST_SER_STATUS_BLK_ING_INTR_STATUSr 5101
#define IPOST_SER_STATUS_BLK_ING_SER_FIFOm 5102
#define IPOST_SER_STATUS_BLK_ING_SER_FIFO_CTRLr 5103
#define IPOST_SER_STATUS_BLK_ING_SER_FIFO_STATUSr 5104
#define IPOST_SER_STATUS_BLK_ING_SER_PKT_DROP_COUNTr 5105
#define IPOST_SER_STATUS_BLK_RAM_TM_CONTROLr 5106
#define IPOST_TRACE_DROP_EVENT_DROP_BUS_STATUSm 5107
#define IPOST_TRACE_DROP_EVENT_DROP_EVENT_COPYTOCPU_MASKm 5108
#define IPOST_TRACE_DROP_EVENT_DROP_EVENT_MIRROR_CONTAINER_MASK_0m 5109
#define IPOST_TRACE_DROP_EVENT_FIRST_DROP_STATUSm 5110
#define IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTERm 5111
#define IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTER_SER_CONTROLr 5112
#define IPOST_TRACE_DROP_EVENT_RAM_TM_CONTROLr 5113
#define IPOST_TRACE_DROP_EVENT_TRACE_BUS_STATUSm 5114
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COPYTOCPU_MASKm 5115
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_0r 5116
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_10r 5117
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_11r 5118
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_12r 5119
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_13r 5120
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_14r 5121
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_15r 5122
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_16r 5123
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_17r 5124
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_18r 5125
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_19r 5126
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_1r 5127
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_20r 5128
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_21r 5129
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_22r 5130
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_23r 5131
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_24r 5132
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_25r 5133
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_26r 5134
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_27r 5135
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_28r 5136
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_29r 5137
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_2r 5138
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_30r 5139
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_31r 5140
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_32r 5141
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_33r 5142
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_34r 5143
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_35r 5144
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_36r 5145
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_37r 5146
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_38r 5147
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_39r 5148
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_3r 5149
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_40r 5150
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_41r 5151
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_42r 5152
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_43r 5153
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_44r 5154
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_45r 5155
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_46r 5156
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_47r 5157
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_4r 5158
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_5r 5159
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_6r 5160
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_7r 5161
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_8r 5162
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_9r 5163
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_0m 5164
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_1m 5165
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_2m 5166
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_3m 5167
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_4m 5168
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_5m 5169
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_6m 5170
#define IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_7m 5171
#define IP_DPR_LATENCY_CONFIGr 5172
#define IP_TO_CMIC_INTR_ENABLEr 5173
#define IP_TO_CMIC_INTR_STATUSr 5174
#define IS_CAL_CONFIGr 5175
#define IS_CBMG_VALUEr 5176
#define IS_CMIC_RESERVEDr 5177
#define IS_CPU_MGMT_LB_RATIOSr 5178
#define IS_FEATURE_CTRLr 5179
#define IS_MAX_SPACINGr 5180
#define IS_MIN_CELL_SPACINGr 5181
#define IS_MIN_CELL_SPACING_EOP_TO_SOPr 5182
#define IS_MIN_PORT_PICK_SPACING_WITHIN_PKTr 5183
#define IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr 5184
#define IS_PKSCH_CAL_CONFIGr 5185
#define IS_PKSCH_CPU_MGMT_LB_RATIOSr 5186
#define IS_PKSCH_CREDIT_STSr 5187
#define IS_PKSCH_PKT_CREDITS_PER_PIPEr 5188
#define IS_PKSCH_PKT_CREDITS_PER_PORTr 5189
#define IS_URG_CELL_SPACINGr 5190
#define L3_DEFIP_ALPM_LEVEL2_B0m 5191
#define L3_DEFIP_ALPM_LEVEL2_B0_ECCm 5192
#define L3_DEFIP_ALPM_LEVEL2_B0_SINGLEm 5193
#define L3_DEFIP_ALPM_LEVEL2_B1m 5194
#define L3_DEFIP_ALPM_LEVEL2_B1_ECCm 5195
#define L3_DEFIP_ALPM_LEVEL2_B1_SINGLEm 5196
#define L3_DEFIP_ALPM_LEVEL2_B2m 5197
#define L3_DEFIP_ALPM_LEVEL2_B2_ECCm 5198
#define L3_DEFIP_ALPM_LEVEL2_B2_SINGLEm 5199
#define L3_DEFIP_ALPM_LEVEL2_B3m 5200
#define L3_DEFIP_ALPM_LEVEL2_B3_ECCm 5201
#define L3_DEFIP_ALPM_LEVEL2_B3_SINGLEm 5202
#define L3_DEFIP_ALPM_LEVEL2_B4m 5203
#define L3_DEFIP_ALPM_LEVEL2_B4_ECCm 5204
#define L3_DEFIP_ALPM_LEVEL2_B4_SINGLEm 5205
#define L3_DEFIP_ALPM_LEVEL2_B5m 5206
#define L3_DEFIP_ALPM_LEVEL2_B5_ECCm 5207
#define L3_DEFIP_ALPM_LEVEL2_B5_SINGLEm 5208
#define L3_DEFIP_ALPM_LEVEL2_RAM_CONTROLm 5209
#define L3_DEFIP_ALPM_LEVEL3_B0m 5210
#define L3_DEFIP_ALPM_LEVEL3_B0_ECCm 5211
#define L3_DEFIP_ALPM_LEVEL3_B0_SINGLEm 5212
#define L3_DEFIP_ALPM_LEVEL3_B1m 5213
#define L3_DEFIP_ALPM_LEVEL3_B1_ECCm 5214
#define L3_DEFIP_ALPM_LEVEL3_B1_SINGLEm 5215
#define L3_DEFIP_ALPM_LEVEL3_B2m 5216
#define L3_DEFIP_ALPM_LEVEL3_B2_ECCm 5217
#define L3_DEFIP_ALPM_LEVEL3_B2_SINGLEm 5218
#define L3_DEFIP_ALPM_LEVEL3_B3m 5219
#define L3_DEFIP_ALPM_LEVEL3_B3_ECCm 5220
#define L3_DEFIP_ALPM_LEVEL3_B3_SINGLEm 5221
#define L3_DEFIP_ALPM_LEVEL3_B4m 5222
#define L3_DEFIP_ALPM_LEVEL3_B4_ECCm 5223
#define L3_DEFIP_ALPM_LEVEL3_B4_SINGLEm 5224
#define L3_DEFIP_ALPM_LEVEL3_B5m 5225
#define L3_DEFIP_ALPM_LEVEL3_B5_ECCm 5226
#define L3_DEFIP_ALPM_LEVEL3_B5_SINGLEm 5227
#define L3_DEFIP_ALPM_LEVEL3_B6m 5228
#define L3_DEFIP_ALPM_LEVEL3_B6_ECCm 5229
#define L3_DEFIP_ALPM_LEVEL3_B6_SINGLEm 5230
#define L3_DEFIP_ALPM_LEVEL3_B7m 5231
#define L3_DEFIP_ALPM_LEVEL3_B7_ECCm 5232
#define L3_DEFIP_ALPM_LEVEL3_B7_SINGLEm 5233
#define LEARN_CACHE_BITP_PROFILEm 5234
#define LEARN_CACHE_BOTP_PROFILEm 5235
#define LEARN_CACHE_CACHEm 5236
#define LEARN_CACHE_CTRLr 5237
#define LEARN_CACHE_CTRL_PRE_SELm 5238
#define LEARN_CACHE_STATUSr 5239
#define LPM_IP_CONTROLm 5240
#define MEMBERSHIP_CHECK_ING0_BITMAPm 5241
#define MEMBERSHIP_CHECK_ING0_BITMAP_SER_CONTROLr 5242
#define MEMBERSHIP_CHECK_ING0_BITP_PROFILEm 5243
#define MEMBERSHIP_CHECK_ING0_BOTP_PROFILEm 5244
#define MEMBERSHIP_CHECK_ING0_CTRL_PRE_SELm 5245
#define MEMBERSHIP_CHECK_ING0_RAM_TM_CONTROLr 5246
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWERm 5247
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWER_SER_CONTROLr 5248
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPERm 5249
#define MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPER_SER_CONTROLr 5250
#define MEMDB_EFTA10_ACC_MODESr 5251
#define MEMDB_EFTA10_MEM0m 5252
#define MEMDB_EFTA10_MEM0_MEM1m 5253
#define MEMDB_EFTA10_MEM0_SER_CONTROLr 5254
#define MEMDB_EFTA10_MEM1m 5255
#define MEMDB_EFTA10_MEM1_SER_CONTROLr 5256
#define MEMDB_EFTA10_MEM2m 5257
#define MEMDB_EFTA10_MEM2_MEM3m 5258
#define MEMDB_EFTA10_MEM2_SER_CONTROLr 5259
#define MEMDB_EFTA10_MEM3m 5260
#define MEMDB_EFTA10_MEM3_SER_CONTROLr 5261
#define MEMDB_EFTA10_MEM4m 5262
#define MEMDB_EFTA10_MEM4_MEM5m 5263
#define MEMDB_EFTA10_MEM4_SER_CONTROLr 5264
#define MEMDB_EFTA10_MEM5m 5265
#define MEMDB_EFTA10_MEM5_SER_CONTROLr 5266
#define MEMDB_EFTA10_MEM6m 5267
#define MEMDB_EFTA10_MEM6_MEM7m 5268
#define MEMDB_EFTA10_MEM6_SER_CONTROLr 5269
#define MEMDB_EFTA10_MEM7m 5270
#define MEMDB_EFTA10_MEM7_SER_CONTROLr 5271
#define MEMDB_EFTA10_RAM_TM_CONTROLr 5272
#define MEMDB_EFTA20_ACC_MODESr 5273
#define MEMDB_EFTA20_MEM0m 5274
#define MEMDB_EFTA20_MEM0_MEM1m 5275
#define MEMDB_EFTA20_MEM0_SER_CONTROLr 5276
#define MEMDB_EFTA20_MEM10m 5277
#define MEMDB_EFTA20_MEM10_MEM11m 5278
#define MEMDB_EFTA20_MEM10_SER_CONTROLr 5279
#define MEMDB_EFTA20_MEM11m 5280
#define MEMDB_EFTA20_MEM11_SER_CONTROLr 5281
#define MEMDB_EFTA20_MEM1m 5282
#define MEMDB_EFTA20_MEM1_SER_CONTROLr 5283
#define MEMDB_EFTA20_MEM2m 5284
#define MEMDB_EFTA20_MEM2_MEM3m 5285
#define MEMDB_EFTA20_MEM2_SER_CONTROLr 5286
#define MEMDB_EFTA20_MEM3m 5287
#define MEMDB_EFTA20_MEM3_SER_CONTROLr 5288
#define MEMDB_EFTA20_MEM4m 5289
#define MEMDB_EFTA20_MEM4_MEM5m 5290
#define MEMDB_EFTA20_MEM4_SER_CONTROLr 5291
#define MEMDB_EFTA20_MEM5m 5292
#define MEMDB_EFTA20_MEM5_SER_CONTROLr 5293
#define MEMDB_EFTA20_MEM6m 5294
#define MEMDB_EFTA20_MEM6_MEM7m 5295
#define MEMDB_EFTA20_MEM6_SER_CONTROLr 5296
#define MEMDB_EFTA20_MEM7m 5297
#define MEMDB_EFTA20_MEM7_SER_CONTROLr 5298
#define MEMDB_EFTA20_MEM8m 5299
#define MEMDB_EFTA20_MEM8_MEM9m 5300
#define MEMDB_EFTA20_MEM8_SER_CONTROLr 5301
#define MEMDB_EFTA20_MEM9m 5302
#define MEMDB_EFTA20_MEM9_SER_CONTROLr 5303
#define MEMDB_EFTA20_RAM_TM_CONTROLr 5304
#define MEMDB_IFTA100_MEM0_0_CAM_TM_CONTROLr 5305
#define MEMDB_IFTA100_MEM0_0_DATA_ONLYm 5306
#define MEMDB_IFTA100_MEM0_0_DATA_ONLY_SER_CONTROLr 5307
#define MEMDB_IFTA100_MEM0_0_ONLYm 5308
#define MEMDB_IFTA100_MEM0_0_ONLY_SER_CONTROLr 5309
#define MEMDB_IFTA100_MEM0_1_CAM_TM_CONTROLr 5310
#define MEMDB_IFTA100_MEM0_1_DATA_ONLYm 5311
#define MEMDB_IFTA100_MEM0_1_DATA_ONLY_SER_CONTROLr 5312
#define MEMDB_IFTA100_MEM0_1_ONLYm 5313
#define MEMDB_IFTA100_MEM0_1_ONLY_SER_CONTROLr 5314
#define MEMDB_IFTA100_MEM0_2_CAM_TM_CONTROLr 5315
#define MEMDB_IFTA100_MEM0_2_DATA_ONLYm 5316
#define MEMDB_IFTA100_MEM0_2_DATA_ONLY_SER_CONTROLr 5317
#define MEMDB_IFTA100_MEM0_2_ONLYm 5318
#define MEMDB_IFTA100_MEM0_2_ONLY_SER_CONTROLr 5319
#define MEMDB_IFTA100_MEM0_3_CAM_TM_CONTROLr 5320
#define MEMDB_IFTA100_MEM0_3_DATA_ONLYm 5321
#define MEMDB_IFTA100_MEM0_3_DATA_ONLY_SER_CONTROLr 5322
#define MEMDB_IFTA100_MEM0_3_ONLYm 5323
#define MEMDB_IFTA100_MEM0_3_ONLY_SER_CONTROLr 5324
#define MEMDB_IFTA100_MEM0_BIST_CONFIGr 5325
#define MEMDB_IFTA100_MEM0_BIST_DEBUGr 5326
#define MEMDB_IFTA100_MEM0_BIST_STATUSr 5327
#define MEMDB_IFTA100_MEM10_0_CAM_TM_CONTROLr 5328
#define MEMDB_IFTA100_MEM10_0_DATA_ONLYm 5329
#define MEMDB_IFTA100_MEM10_0_DATA_ONLY_SER_CONTROLr 5330
#define MEMDB_IFTA100_MEM10_0_ONLYm 5331
#define MEMDB_IFTA100_MEM10_0_ONLY_SER_CONTROLr 5332
#define MEMDB_IFTA100_MEM10_1_CAM_TM_CONTROLr 5333
#define MEMDB_IFTA100_MEM10_1_DATA_ONLYm 5334
#define MEMDB_IFTA100_MEM10_1_DATA_ONLY_SER_CONTROLr 5335
#define MEMDB_IFTA100_MEM10_1_ONLYm 5336
#define MEMDB_IFTA100_MEM10_1_ONLY_SER_CONTROLr 5337
#define MEMDB_IFTA100_MEM10_2_CAM_TM_CONTROLr 5338
#define MEMDB_IFTA100_MEM10_2_DATA_ONLYm 5339
#define MEMDB_IFTA100_MEM10_2_DATA_ONLY_SER_CONTROLr 5340
#define MEMDB_IFTA100_MEM10_2_ONLYm 5341
#define MEMDB_IFTA100_MEM10_2_ONLY_SER_CONTROLr 5342
#define MEMDB_IFTA100_MEM10_3_CAM_TM_CONTROLr 5343
#define MEMDB_IFTA100_MEM10_3_DATA_ONLYm 5344
#define MEMDB_IFTA100_MEM10_3_DATA_ONLY_SER_CONTROLr 5345
#define MEMDB_IFTA100_MEM10_3_ONLYm 5346
#define MEMDB_IFTA100_MEM10_3_ONLY_SER_CONTROLr 5347
#define MEMDB_IFTA100_MEM10_BIST_CONFIGr 5348
#define MEMDB_IFTA100_MEM10_BIST_DEBUGr 5349
#define MEMDB_IFTA100_MEM10_BIST_STATUSr 5350
#define MEMDB_IFTA100_MEM11_0_CAM_TM_CONTROLr 5351
#define MEMDB_IFTA100_MEM11_0_DATA_ONLYm 5352
#define MEMDB_IFTA100_MEM11_0_DATA_ONLY_SER_CONTROLr 5353
#define MEMDB_IFTA100_MEM11_0_ONLYm 5354
#define MEMDB_IFTA100_MEM11_0_ONLY_SER_CONTROLr 5355
#define MEMDB_IFTA100_MEM11_1_CAM_TM_CONTROLr 5356
#define MEMDB_IFTA100_MEM11_1_DATA_ONLYm 5357
#define MEMDB_IFTA100_MEM11_1_DATA_ONLY_SER_CONTROLr 5358
#define MEMDB_IFTA100_MEM11_1_ONLYm 5359
#define MEMDB_IFTA100_MEM11_1_ONLY_SER_CONTROLr 5360
#define MEMDB_IFTA100_MEM11_2_CAM_TM_CONTROLr 5361
#define MEMDB_IFTA100_MEM11_2_DATA_ONLYm 5362
#define MEMDB_IFTA100_MEM11_2_DATA_ONLY_SER_CONTROLr 5363
#define MEMDB_IFTA100_MEM11_2_ONLYm 5364
#define MEMDB_IFTA100_MEM11_2_ONLY_SER_CONTROLr 5365
#define MEMDB_IFTA100_MEM11_3_CAM_TM_CONTROLr 5366
#define MEMDB_IFTA100_MEM11_3_DATA_ONLYm 5367
#define MEMDB_IFTA100_MEM11_3_DATA_ONLY_SER_CONTROLr 5368
#define MEMDB_IFTA100_MEM11_3_ONLYm 5369
#define MEMDB_IFTA100_MEM11_3_ONLY_SER_CONTROLr 5370
#define MEMDB_IFTA100_MEM11_BIST_CONFIGr 5371
#define MEMDB_IFTA100_MEM11_BIST_DEBUGr 5372
#define MEMDB_IFTA100_MEM11_BIST_STATUSr 5373
#define MEMDB_IFTA100_MEM1_0_CAM_TM_CONTROLr 5374
#define MEMDB_IFTA100_MEM1_0_DATA_ONLYm 5375
#define MEMDB_IFTA100_MEM1_0_DATA_ONLY_SER_CONTROLr 5376
#define MEMDB_IFTA100_MEM1_0_ONLYm 5377
#define MEMDB_IFTA100_MEM1_0_ONLY_SER_CONTROLr 5378
#define MEMDB_IFTA100_MEM1_1_CAM_TM_CONTROLr 5379
#define MEMDB_IFTA100_MEM1_1_DATA_ONLYm 5380
#define MEMDB_IFTA100_MEM1_1_DATA_ONLY_SER_CONTROLr 5381
#define MEMDB_IFTA100_MEM1_1_ONLYm 5382
#define MEMDB_IFTA100_MEM1_1_ONLY_SER_CONTROLr 5383
#define MEMDB_IFTA100_MEM1_2_CAM_TM_CONTROLr 5384
#define MEMDB_IFTA100_MEM1_2_DATA_ONLYm 5385
#define MEMDB_IFTA100_MEM1_2_DATA_ONLY_SER_CONTROLr 5386
#define MEMDB_IFTA100_MEM1_2_ONLYm 5387
#define MEMDB_IFTA100_MEM1_2_ONLY_SER_CONTROLr 5388
#define MEMDB_IFTA100_MEM1_3_CAM_TM_CONTROLr 5389
#define MEMDB_IFTA100_MEM1_3_DATA_ONLYm 5390
#define MEMDB_IFTA100_MEM1_3_DATA_ONLY_SER_CONTROLr 5391
#define MEMDB_IFTA100_MEM1_3_ONLYm 5392
#define MEMDB_IFTA100_MEM1_3_ONLY_SER_CONTROLr 5393
#define MEMDB_IFTA100_MEM1_BIST_CONFIGr 5394
#define MEMDB_IFTA100_MEM1_BIST_DEBUGr 5395
#define MEMDB_IFTA100_MEM1_BIST_STATUSr 5396
#define MEMDB_IFTA100_MEM2_0_CAM_TM_CONTROLr 5397
#define MEMDB_IFTA100_MEM2_0_DATA_ONLYm 5398
#define MEMDB_IFTA100_MEM2_0_DATA_ONLY_SER_CONTROLr 5399
#define MEMDB_IFTA100_MEM2_0_ONLYm 5400
#define MEMDB_IFTA100_MEM2_0_ONLY_SER_CONTROLr 5401
#define MEMDB_IFTA100_MEM2_1_CAM_TM_CONTROLr 5402
#define MEMDB_IFTA100_MEM2_1_DATA_ONLYm 5403
#define MEMDB_IFTA100_MEM2_1_DATA_ONLY_SER_CONTROLr 5404
#define MEMDB_IFTA100_MEM2_1_ONLYm 5405
#define MEMDB_IFTA100_MEM2_1_ONLY_SER_CONTROLr 5406
#define MEMDB_IFTA100_MEM2_2_CAM_TM_CONTROLr 5407
#define MEMDB_IFTA100_MEM2_2_DATA_ONLYm 5408
#define MEMDB_IFTA100_MEM2_2_DATA_ONLY_SER_CONTROLr 5409
#define MEMDB_IFTA100_MEM2_2_ONLYm 5410
#define MEMDB_IFTA100_MEM2_2_ONLY_SER_CONTROLr 5411
#define MEMDB_IFTA100_MEM2_3_CAM_TM_CONTROLr 5412
#define MEMDB_IFTA100_MEM2_3_DATA_ONLYm 5413
#define MEMDB_IFTA100_MEM2_3_DATA_ONLY_SER_CONTROLr 5414
#define MEMDB_IFTA100_MEM2_3_ONLYm 5415
#define MEMDB_IFTA100_MEM2_3_ONLY_SER_CONTROLr 5416
#define MEMDB_IFTA100_MEM2_BIST_CONFIGr 5417
#define MEMDB_IFTA100_MEM2_BIST_DEBUGr 5418
#define MEMDB_IFTA100_MEM2_BIST_STATUSr 5419
#define MEMDB_IFTA100_MEM3_0_CAM_TM_CONTROLr 5420
#define MEMDB_IFTA100_MEM3_0_DATA_ONLYm 5421
#define MEMDB_IFTA100_MEM3_0_DATA_ONLY_SER_CONTROLr 5422
#define MEMDB_IFTA100_MEM3_0_ONLYm 5423
#define MEMDB_IFTA100_MEM3_0_ONLY_SER_CONTROLr 5424
#define MEMDB_IFTA100_MEM3_1_CAM_TM_CONTROLr 5425
#define MEMDB_IFTA100_MEM3_1_DATA_ONLYm 5426
#define MEMDB_IFTA100_MEM3_1_DATA_ONLY_SER_CONTROLr 5427
#define MEMDB_IFTA100_MEM3_1_ONLYm 5428
#define MEMDB_IFTA100_MEM3_1_ONLY_SER_CONTROLr 5429
#define MEMDB_IFTA100_MEM3_2_CAM_TM_CONTROLr 5430
#define MEMDB_IFTA100_MEM3_2_DATA_ONLYm 5431
#define MEMDB_IFTA100_MEM3_2_DATA_ONLY_SER_CONTROLr 5432
#define MEMDB_IFTA100_MEM3_2_ONLYm 5433
#define MEMDB_IFTA100_MEM3_2_ONLY_SER_CONTROLr 5434
#define MEMDB_IFTA100_MEM3_3_CAM_TM_CONTROLr 5435
#define MEMDB_IFTA100_MEM3_3_DATA_ONLYm 5436
#define MEMDB_IFTA100_MEM3_3_DATA_ONLY_SER_CONTROLr 5437
#define MEMDB_IFTA100_MEM3_3_ONLYm 5438
#define MEMDB_IFTA100_MEM3_3_ONLY_SER_CONTROLr 5439
#define MEMDB_IFTA100_MEM3_BIST_CONFIGr 5440
#define MEMDB_IFTA100_MEM3_BIST_DEBUGr 5441
#define MEMDB_IFTA100_MEM3_BIST_STATUSr 5442
#define MEMDB_IFTA100_MEM4_0_CAM_TM_CONTROLr 5443
#define MEMDB_IFTA100_MEM4_0_DATA_ONLYm 5444
#define MEMDB_IFTA100_MEM4_0_DATA_ONLY_SER_CONTROLr 5445
#define MEMDB_IFTA100_MEM4_0_ONLYm 5446
#define MEMDB_IFTA100_MEM4_0_ONLY_SER_CONTROLr 5447
#define MEMDB_IFTA100_MEM4_1_CAM_TM_CONTROLr 5448
#define MEMDB_IFTA100_MEM4_1_DATA_ONLYm 5449
#define MEMDB_IFTA100_MEM4_1_DATA_ONLY_SER_CONTROLr 5450
#define MEMDB_IFTA100_MEM4_1_ONLYm 5451
#define MEMDB_IFTA100_MEM4_1_ONLY_SER_CONTROLr 5452
#define MEMDB_IFTA100_MEM4_2_CAM_TM_CONTROLr 5453
#define MEMDB_IFTA100_MEM4_2_DATA_ONLYm 5454
#define MEMDB_IFTA100_MEM4_2_DATA_ONLY_SER_CONTROLr 5455
#define MEMDB_IFTA100_MEM4_2_ONLYm 5456
#define MEMDB_IFTA100_MEM4_2_ONLY_SER_CONTROLr 5457
#define MEMDB_IFTA100_MEM4_3_CAM_TM_CONTROLr 5458
#define MEMDB_IFTA100_MEM4_3_DATA_ONLYm 5459
#define MEMDB_IFTA100_MEM4_3_DATA_ONLY_SER_CONTROLr 5460
#define MEMDB_IFTA100_MEM4_3_ONLYm 5461
#define MEMDB_IFTA100_MEM4_3_ONLY_SER_CONTROLr 5462
#define MEMDB_IFTA100_MEM4_BIST_CONFIGr 5463
#define MEMDB_IFTA100_MEM4_BIST_DEBUGr 5464
#define MEMDB_IFTA100_MEM4_BIST_STATUSr 5465
#define MEMDB_IFTA100_MEM5_0_CAM_TM_CONTROLr 5466
#define MEMDB_IFTA100_MEM5_0_DATA_ONLYm 5467
#define MEMDB_IFTA100_MEM5_0_DATA_ONLY_SER_CONTROLr 5468
#define MEMDB_IFTA100_MEM5_0_ONLYm 5469
#define MEMDB_IFTA100_MEM5_0_ONLY_SER_CONTROLr 5470
#define MEMDB_IFTA100_MEM5_1_CAM_TM_CONTROLr 5471
#define MEMDB_IFTA100_MEM5_1_DATA_ONLYm 5472
#define MEMDB_IFTA100_MEM5_1_DATA_ONLY_SER_CONTROLr 5473
#define MEMDB_IFTA100_MEM5_1_ONLYm 5474
#define MEMDB_IFTA100_MEM5_1_ONLY_SER_CONTROLr 5475
#define MEMDB_IFTA100_MEM5_2_CAM_TM_CONTROLr 5476
#define MEMDB_IFTA100_MEM5_2_DATA_ONLYm 5477
#define MEMDB_IFTA100_MEM5_2_DATA_ONLY_SER_CONTROLr 5478
#define MEMDB_IFTA100_MEM5_2_ONLYm 5479
#define MEMDB_IFTA100_MEM5_2_ONLY_SER_CONTROLr 5480
#define MEMDB_IFTA100_MEM5_3_CAM_TM_CONTROLr 5481
#define MEMDB_IFTA100_MEM5_3_DATA_ONLYm 5482
#define MEMDB_IFTA100_MEM5_3_DATA_ONLY_SER_CONTROLr 5483
#define MEMDB_IFTA100_MEM5_3_ONLYm 5484
#define MEMDB_IFTA100_MEM5_3_ONLY_SER_CONTROLr 5485
#define MEMDB_IFTA100_MEM5_BIST_CONFIGr 5486
#define MEMDB_IFTA100_MEM5_BIST_DEBUGr 5487
#define MEMDB_IFTA100_MEM5_BIST_STATUSr 5488
#define MEMDB_IFTA100_MEM6_0_CAM_TM_CONTROLr 5489
#define MEMDB_IFTA100_MEM6_0_DATA_ONLYm 5490
#define MEMDB_IFTA100_MEM6_0_DATA_ONLY_SER_CONTROLr 5491
#define MEMDB_IFTA100_MEM6_0_ONLYm 5492
#define MEMDB_IFTA100_MEM6_0_ONLY_SER_CONTROLr 5493
#define MEMDB_IFTA100_MEM6_1_CAM_TM_CONTROLr 5494
#define MEMDB_IFTA100_MEM6_1_DATA_ONLYm 5495
#define MEMDB_IFTA100_MEM6_1_DATA_ONLY_SER_CONTROLr 5496
#define MEMDB_IFTA100_MEM6_1_ONLYm 5497
#define MEMDB_IFTA100_MEM6_1_ONLY_SER_CONTROLr 5498
#define MEMDB_IFTA100_MEM6_2_CAM_TM_CONTROLr 5499
#define MEMDB_IFTA100_MEM6_2_DATA_ONLYm 5500
#define MEMDB_IFTA100_MEM6_2_DATA_ONLY_SER_CONTROLr 5501
#define MEMDB_IFTA100_MEM6_2_ONLYm 5502
#define MEMDB_IFTA100_MEM6_2_ONLY_SER_CONTROLr 5503
#define MEMDB_IFTA100_MEM6_3_CAM_TM_CONTROLr 5504
#define MEMDB_IFTA100_MEM6_3_DATA_ONLYm 5505
#define MEMDB_IFTA100_MEM6_3_DATA_ONLY_SER_CONTROLr 5506
#define MEMDB_IFTA100_MEM6_3_ONLYm 5507
#define MEMDB_IFTA100_MEM6_3_ONLY_SER_CONTROLr 5508
#define MEMDB_IFTA100_MEM6_BIST_CONFIGr 5509
#define MEMDB_IFTA100_MEM6_BIST_DEBUGr 5510
#define MEMDB_IFTA100_MEM6_BIST_STATUSr 5511
#define MEMDB_IFTA100_MEM7_0_CAM_TM_CONTROLr 5512
#define MEMDB_IFTA100_MEM7_0_DATA_ONLYm 5513
#define MEMDB_IFTA100_MEM7_0_DATA_ONLY_SER_CONTROLr 5514
#define MEMDB_IFTA100_MEM7_0_ONLYm 5515
#define MEMDB_IFTA100_MEM7_0_ONLY_SER_CONTROLr 5516
#define MEMDB_IFTA100_MEM7_1_CAM_TM_CONTROLr 5517
#define MEMDB_IFTA100_MEM7_1_DATA_ONLYm 5518
#define MEMDB_IFTA100_MEM7_1_DATA_ONLY_SER_CONTROLr 5519
#define MEMDB_IFTA100_MEM7_1_ONLYm 5520
#define MEMDB_IFTA100_MEM7_1_ONLY_SER_CONTROLr 5521
#define MEMDB_IFTA100_MEM7_2_CAM_TM_CONTROLr 5522
#define MEMDB_IFTA100_MEM7_2_DATA_ONLYm 5523
#define MEMDB_IFTA100_MEM7_2_DATA_ONLY_SER_CONTROLr 5524
#define MEMDB_IFTA100_MEM7_2_ONLYm 5525
#define MEMDB_IFTA100_MEM7_2_ONLY_SER_CONTROLr 5526
#define MEMDB_IFTA100_MEM7_3_CAM_TM_CONTROLr 5527
#define MEMDB_IFTA100_MEM7_3_DATA_ONLYm 5528
#define MEMDB_IFTA100_MEM7_3_DATA_ONLY_SER_CONTROLr 5529
#define MEMDB_IFTA100_MEM7_3_ONLYm 5530
#define MEMDB_IFTA100_MEM7_3_ONLY_SER_CONTROLr 5531
#define MEMDB_IFTA100_MEM7_BIST_CONFIGr 5532
#define MEMDB_IFTA100_MEM7_BIST_DEBUGr 5533
#define MEMDB_IFTA100_MEM7_BIST_STATUSr 5534
#define MEMDB_IFTA100_MEM8_0_CAM_TM_CONTROLr 5535
#define MEMDB_IFTA100_MEM8_0_DATA_ONLYm 5536
#define MEMDB_IFTA100_MEM8_0_DATA_ONLY_SER_CONTROLr 5537
#define MEMDB_IFTA100_MEM8_0_ONLYm 5538
#define MEMDB_IFTA100_MEM8_0_ONLY_SER_CONTROLr 5539
#define MEMDB_IFTA100_MEM8_1_CAM_TM_CONTROLr 5540
#define MEMDB_IFTA100_MEM8_1_DATA_ONLYm 5541
#define MEMDB_IFTA100_MEM8_1_DATA_ONLY_SER_CONTROLr 5542
#define MEMDB_IFTA100_MEM8_1_ONLYm 5543
#define MEMDB_IFTA100_MEM8_1_ONLY_SER_CONTROLr 5544
#define MEMDB_IFTA100_MEM8_2_CAM_TM_CONTROLr 5545
#define MEMDB_IFTA100_MEM8_2_DATA_ONLYm 5546
#define MEMDB_IFTA100_MEM8_2_DATA_ONLY_SER_CONTROLr 5547
#define MEMDB_IFTA100_MEM8_2_ONLYm 5548
#define MEMDB_IFTA100_MEM8_2_ONLY_SER_CONTROLr 5549
#define MEMDB_IFTA100_MEM8_3_CAM_TM_CONTROLr 5550
#define MEMDB_IFTA100_MEM8_3_DATA_ONLYm 5551
#define MEMDB_IFTA100_MEM8_3_DATA_ONLY_SER_CONTROLr 5552
#define MEMDB_IFTA100_MEM8_3_ONLYm 5553
#define MEMDB_IFTA100_MEM8_3_ONLY_SER_CONTROLr 5554
#define MEMDB_IFTA100_MEM8_BIST_CONFIGr 5555
#define MEMDB_IFTA100_MEM8_BIST_DEBUGr 5556
#define MEMDB_IFTA100_MEM8_BIST_STATUSr 5557
#define MEMDB_IFTA100_MEM9_0_CAM_TM_CONTROLr 5558
#define MEMDB_IFTA100_MEM9_0_DATA_ONLYm 5559
#define MEMDB_IFTA100_MEM9_0_DATA_ONLY_SER_CONTROLr 5560
#define MEMDB_IFTA100_MEM9_0_ONLYm 5561
#define MEMDB_IFTA100_MEM9_0_ONLY_SER_CONTROLr 5562
#define MEMDB_IFTA100_MEM9_1_CAM_TM_CONTROLr 5563
#define MEMDB_IFTA100_MEM9_1_DATA_ONLYm 5564
#define MEMDB_IFTA100_MEM9_1_DATA_ONLY_SER_CONTROLr 5565
#define MEMDB_IFTA100_MEM9_1_ONLYm 5566
#define MEMDB_IFTA100_MEM9_1_ONLY_SER_CONTROLr 5567
#define MEMDB_IFTA100_MEM9_2_CAM_TM_CONTROLr 5568
#define MEMDB_IFTA100_MEM9_2_DATA_ONLYm 5569
#define MEMDB_IFTA100_MEM9_2_DATA_ONLY_SER_CONTROLr 5570
#define MEMDB_IFTA100_MEM9_2_ONLYm 5571
#define MEMDB_IFTA100_MEM9_2_ONLY_SER_CONTROLr 5572
#define MEMDB_IFTA100_MEM9_3_CAM_TM_CONTROLr 5573
#define MEMDB_IFTA100_MEM9_3_DATA_ONLYm 5574
#define MEMDB_IFTA100_MEM9_3_DATA_ONLY_SER_CONTROLr 5575
#define MEMDB_IFTA100_MEM9_3_ONLYm 5576
#define MEMDB_IFTA100_MEM9_3_ONLY_SER_CONTROLr 5577
#define MEMDB_IFTA100_MEM9_BIST_CONFIGr 5578
#define MEMDB_IFTA100_MEM9_BIST_DEBUGr 5579
#define MEMDB_IFTA100_MEM9_BIST_STATUSr 5580
#define MEMDB_IFTA100_RAM_TM_CONTROLr 5581
#define MEMDB_IFTA10_ACC_MODESr 5582
#define MEMDB_IFTA10_MEM0m 5583
#define MEMDB_IFTA10_MEM0_MEM1m 5584
#define MEMDB_IFTA10_MEM0_SER_CONTROLr 5585
#define MEMDB_IFTA10_MEM1m 5586
#define MEMDB_IFTA10_MEM1_SER_CONTROLr 5587
#define MEMDB_IFTA10_RAM_TM_CONTROLr 5588
#define MEMDB_IFTA110_ACC_MODESr 5589
#define MEMDB_IFTA110_MEM0m 5590
#define MEMDB_IFTA110_MEM0_MEM1m 5591
#define MEMDB_IFTA110_MEM0_SER_CONTROLr 5592
#define MEMDB_IFTA110_MEM1m 5593
#define MEMDB_IFTA110_MEM1_SER_CONTROLr 5594
#define MEMDB_IFTA110_RAM_TM_CONTROLr 5595
#define MEMDB_IFTA120_ACC_MODESr 5596
#define MEMDB_IFTA120_MEM0m 5597
#define MEMDB_IFTA120_MEM0_MEM1m 5598
#define MEMDB_IFTA120_MEM0_SER_CONTROLr 5599
#define MEMDB_IFTA120_MEM1m 5600
#define MEMDB_IFTA120_MEM1_SER_CONTROLr 5601
#define MEMDB_IFTA120_MEM2m 5602
#define MEMDB_IFTA120_MEM2_MEM3m 5603
#define MEMDB_IFTA120_MEM2_SER_CONTROLr 5604
#define MEMDB_IFTA120_MEM3m 5605
#define MEMDB_IFTA120_MEM3_SER_CONTROLr 5606
#define MEMDB_IFTA120_MEM4m 5607
#define MEMDB_IFTA120_MEM4_MEM5m 5608
#define MEMDB_IFTA120_MEM4_SER_CONTROLr 5609
#define MEMDB_IFTA120_MEM5m 5610
#define MEMDB_IFTA120_MEM5_SER_CONTROLr 5611
#define MEMDB_IFTA120_MEM6m 5612
#define MEMDB_IFTA120_MEM6_MEM7m 5613
#define MEMDB_IFTA120_MEM6_SER_CONTROLr 5614
#define MEMDB_IFTA120_MEM7m 5615
#define MEMDB_IFTA120_MEM7_SER_CONTROLr 5616
#define MEMDB_IFTA120_RAM_TM_CONTROLr 5617
#define MEMDB_IFTA130_ACC_MODESr 5618
#define MEMDB_IFTA130_MEM0m 5619
#define MEMDB_IFTA130_MEM0_MEM1m 5620
#define MEMDB_IFTA130_MEM0_SER_CONTROLr 5621
#define MEMDB_IFTA130_MEM1m 5622
#define MEMDB_IFTA130_MEM1_SER_CONTROLr 5623
#define MEMDB_IFTA130_MEM2m 5624
#define MEMDB_IFTA130_MEM2_MEM3m 5625
#define MEMDB_IFTA130_MEM2_SER_CONTROLr 5626
#define MEMDB_IFTA130_MEM3m 5627
#define MEMDB_IFTA130_MEM3_SER_CONTROLr 5628
#define MEMDB_IFTA130_MEM4m 5629
#define MEMDB_IFTA130_MEM4_MEM5m 5630
#define MEMDB_IFTA130_MEM4_SER_CONTROLr 5631
#define MEMDB_IFTA130_MEM5m 5632
#define MEMDB_IFTA130_MEM5_SER_CONTROLr 5633
#define MEMDB_IFTA130_MEM6m 5634
#define MEMDB_IFTA130_MEM6_MEM7m 5635
#define MEMDB_IFTA130_MEM6_SER_CONTROLr 5636
#define MEMDB_IFTA130_MEM7m 5637
#define MEMDB_IFTA130_MEM7_SER_CONTROLr 5638
#define MEMDB_IFTA130_RAM_TM_CONTROLr 5639
#define MEMDB_IFTA140_ACC_MODESr 5640
#define MEMDB_IFTA140_MEM0m 5641
#define MEMDB_IFTA140_MEM0_MEM1m 5642
#define MEMDB_IFTA140_MEM0_SER_CONTROLr 5643
#define MEMDB_IFTA140_MEM1m 5644
#define MEMDB_IFTA140_MEM1_SER_CONTROLr 5645
#define MEMDB_IFTA140_RAM_TM_CONTROLr 5646
#define MEMDB_IFTA150_MEM0_0_CAM_TM_CONTROLr 5647
#define MEMDB_IFTA150_MEM0_0_DATA_ONLYm 5648
#define MEMDB_IFTA150_MEM0_0_DATA_ONLY_SER_CONTROLr 5649
#define MEMDB_IFTA150_MEM0_0_ONLYm 5650
#define MEMDB_IFTA150_MEM0_0_ONLY_SER_CONTROLr 5651
#define MEMDB_IFTA150_MEM0_1_CAM_TM_CONTROLr 5652
#define MEMDB_IFTA150_MEM0_1_DATA_ONLYm 5653
#define MEMDB_IFTA150_MEM0_1_DATA_ONLY_SER_CONTROLr 5654
#define MEMDB_IFTA150_MEM0_1_ONLYm 5655
#define MEMDB_IFTA150_MEM0_1_ONLY_SER_CONTROLr 5656
#define MEMDB_IFTA150_MEM0_2_CAM_TM_CONTROLr 5657
#define MEMDB_IFTA150_MEM0_2_DATA_ONLYm 5658
#define MEMDB_IFTA150_MEM0_2_DATA_ONLY_SER_CONTROLr 5659
#define MEMDB_IFTA150_MEM0_2_ONLYm 5660
#define MEMDB_IFTA150_MEM0_2_ONLY_SER_CONTROLr 5661
#define MEMDB_IFTA150_MEM0_3_CAM_TM_CONTROLr 5662
#define MEMDB_IFTA150_MEM0_3_DATA_ONLYm 5663
#define MEMDB_IFTA150_MEM0_3_DATA_ONLY_SER_CONTROLr 5664
#define MEMDB_IFTA150_MEM0_3_ONLYm 5665
#define MEMDB_IFTA150_MEM0_3_ONLY_SER_CONTROLr 5666
#define MEMDB_IFTA150_MEM0_BIST_CONFIGr 5667
#define MEMDB_IFTA150_MEM0_BIST_DEBUGr 5668
#define MEMDB_IFTA150_MEM0_BIST_STATUSr 5669
#define MEMDB_IFTA150_RAM_TM_CONTROLr 5670
#define MEMDB_IFTA20_ACC_MODESr 5671
#define MEMDB_IFTA20_MEM0m 5672
#define MEMDB_IFTA20_MEM0_MEM1m 5673
#define MEMDB_IFTA20_MEM0_SER_CONTROLr 5674
#define MEMDB_IFTA20_MEM1m 5675
#define MEMDB_IFTA20_MEM1_SER_CONTROLr 5676
#define MEMDB_IFTA20_RAM_TM_CONTROLr 5677
#define MEMDB_IFTA50_ACC_MODESr 5678
#define MEMDB_IFTA50_MEM0m 5679
#define MEMDB_IFTA50_MEM0_MEM1m 5680
#define MEMDB_IFTA50_MEM0_SER_CONTROLr 5681
#define MEMDB_IFTA50_MEM1m 5682
#define MEMDB_IFTA50_MEM1_SER_CONTROLr 5683
#define MEMDB_IFTA50_MEM2m 5684
#define MEMDB_IFTA50_MEM2_MEM3m 5685
#define MEMDB_IFTA50_MEM2_SER_CONTROLr 5686
#define MEMDB_IFTA50_MEM3m 5687
#define MEMDB_IFTA50_MEM3_SER_CONTROLr 5688
#define MEMDB_IFTA50_RAM_TM_CONTROLr 5689
#define MEMDB_IFTA60_ACC_MODESr 5690
#define MEMDB_IFTA60_MEM0m 5691
#define MEMDB_IFTA60_MEM0_MEM1m 5692
#define MEMDB_IFTA60_MEM0_SER_CONTROLr 5693
#define MEMDB_IFTA60_MEM1m 5694
#define MEMDB_IFTA60_MEM1_SER_CONTROLr 5695
#define MEMDB_IFTA60_MEM2m 5696
#define MEMDB_IFTA60_MEM2_MEM3m 5697
#define MEMDB_IFTA60_MEM2_SER_CONTROLr 5698
#define MEMDB_IFTA60_MEM3m 5699
#define MEMDB_IFTA60_MEM3_SER_CONTROLr 5700
#define MEMDB_IFTA60_MEM4m 5701
#define MEMDB_IFTA60_MEM4_MEM5m 5702
#define MEMDB_IFTA60_MEM4_SER_CONTROLr 5703
#define MEMDB_IFTA60_MEM5m 5704
#define MEMDB_IFTA60_MEM5_SER_CONTROLr 5705
#define MEMDB_IFTA60_RAM_TM_CONTROLr 5706
#define MEMDB_IFTA70_ACC_MODESr 5707
#define MEMDB_IFTA70_MEM0m 5708
#define MEMDB_IFTA70_MEM0_MEM1m 5709
#define MEMDB_IFTA70_MEM0_SER_CONTROLr 5710
#define MEMDB_IFTA70_MEM1m 5711
#define MEMDB_IFTA70_MEM1_SER_CONTROLr 5712
#define MEMDB_IFTA70_MEM2m 5713
#define MEMDB_IFTA70_MEM2_MEM3m 5714
#define MEMDB_IFTA70_MEM2_SER_CONTROLr 5715
#define MEMDB_IFTA70_MEM3m 5716
#define MEMDB_IFTA70_MEM3_SER_CONTROLr 5717
#define MEMDB_IFTA70_RAM_TM_CONTROLr 5718
#define MEMDB_TCAM_EFTA30_MEM0_0_CAM_TM_CONTROLr 5719
#define MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLYm 5720
#define MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLY_SER_CONTROLr 5721
#define MEMDB_TCAM_EFTA30_MEM0_0_ONLYm 5722
#define MEMDB_TCAM_EFTA30_MEM0_0_ONLY_SER_CONTROLr 5723
#define MEMDB_TCAM_EFTA30_MEM0_1_CAM_TM_CONTROLr 5724
#define MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLYm 5725
#define MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLY_SER_CONTROLr 5726
#define MEMDB_TCAM_EFTA30_MEM0_1_ONLYm 5727
#define MEMDB_TCAM_EFTA30_MEM0_1_ONLY_SER_CONTROLr 5728
#define MEMDB_TCAM_EFTA30_MEM0_2_CAM_TM_CONTROLr 5729
#define MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLYm 5730
#define MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLY_SER_CONTROLr 5731
#define MEMDB_TCAM_EFTA30_MEM0_2_ONLYm 5732
#define MEMDB_TCAM_EFTA30_MEM0_2_ONLY_SER_CONTROLr 5733
#define MEMDB_TCAM_EFTA30_MEM0_3_CAM_TM_CONTROLr 5734
#define MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLYm 5735
#define MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLY_SER_CONTROLr 5736
#define MEMDB_TCAM_EFTA30_MEM0_3_ONLYm 5737
#define MEMDB_TCAM_EFTA30_MEM0_3_ONLY_SER_CONTROLr 5738
#define MEMDB_TCAM_EFTA30_MEM0_BIST_CONFIGr 5739
#define MEMDB_TCAM_EFTA30_MEM0_BIST_DEBUGr 5740
#define MEMDB_TCAM_EFTA30_MEM0_BIST_STATUSr 5741
#define MEMDB_TCAM_EFTA30_RAM_TM_CONTROLr 5742
#define MEMDB_TCAM_IFTA40_MEM0_0_CAM_TM_CONTROLr 5743
#define MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLYm 5744
#define MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLY_SER_CONTROLr 5745
#define MEMDB_TCAM_IFTA40_MEM0_0_ONLYm 5746
#define MEMDB_TCAM_IFTA40_MEM0_0_ONLY_SER_CONTROLr 5747
#define MEMDB_TCAM_IFTA40_MEM0_1_CAM_TM_CONTROLr 5748
#define MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLYm 5749
#define MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLY_SER_CONTROLr 5750
#define MEMDB_TCAM_IFTA40_MEM0_1_ONLYm 5751
#define MEMDB_TCAM_IFTA40_MEM0_1_ONLY_SER_CONTROLr 5752
#define MEMDB_TCAM_IFTA40_MEM0_2_CAM_TM_CONTROLr 5753
#define MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLYm 5754
#define MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLY_SER_CONTROLr 5755
#define MEMDB_TCAM_IFTA40_MEM0_2_ONLYm 5756
#define MEMDB_TCAM_IFTA40_MEM0_2_ONLY_SER_CONTROLr 5757
#define MEMDB_TCAM_IFTA40_MEM0_3_CAM_TM_CONTROLr 5758
#define MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLYm 5759
#define MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLY_SER_CONTROLr 5760
#define MEMDB_TCAM_IFTA40_MEM0_3_ONLYm 5761
#define MEMDB_TCAM_IFTA40_MEM0_3_ONLY_SER_CONTROLr 5762
#define MEMDB_TCAM_IFTA40_MEM0_BIST_CONFIGr 5763
#define MEMDB_TCAM_IFTA40_MEM0_BIST_DEBUGr 5764
#define MEMDB_TCAM_IFTA40_MEM0_BIST_STATUSr 5765
#define MEMDB_TCAM_IFTA40_MEM1_0_CAM_TM_CONTROLr 5766
#define MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLYm 5767
#define MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLY_SER_CONTROLr 5768
#define MEMDB_TCAM_IFTA40_MEM1_0_ONLYm 5769
#define MEMDB_TCAM_IFTA40_MEM1_0_ONLY_SER_CONTROLr 5770
#define MEMDB_TCAM_IFTA40_MEM1_1_CAM_TM_CONTROLr 5771
#define MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLYm 5772
#define MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLY_SER_CONTROLr 5773
#define MEMDB_TCAM_IFTA40_MEM1_1_ONLYm 5774
#define MEMDB_TCAM_IFTA40_MEM1_1_ONLY_SER_CONTROLr 5775
#define MEMDB_TCAM_IFTA40_MEM1_2_CAM_TM_CONTROLr 5776
#define MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLYm 5777
#define MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLY_SER_CONTROLr 5778
#define MEMDB_TCAM_IFTA40_MEM1_2_ONLYm 5779
#define MEMDB_TCAM_IFTA40_MEM1_2_ONLY_SER_CONTROLr 5780
#define MEMDB_TCAM_IFTA40_MEM1_3_CAM_TM_CONTROLr 5781
#define MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLYm 5782
#define MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLY_SER_CONTROLr 5783
#define MEMDB_TCAM_IFTA40_MEM1_3_ONLYm 5784
#define MEMDB_TCAM_IFTA40_MEM1_3_ONLY_SER_CONTROLr 5785
#define MEMDB_TCAM_IFTA40_MEM1_BIST_CONFIGr 5786
#define MEMDB_TCAM_IFTA40_MEM1_BIST_DEBUGr 5787
#define MEMDB_TCAM_IFTA40_MEM1_BIST_STATUSr 5788
#define MEMDB_TCAM_IFTA40_RAM_TM_CONTROLr 5789
#define MEMDB_TCAM_IFTA50_MEM0_0_CAM_TM_CONTROLr 5790
#define MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLYm 5791
#define MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLY_SER_CONTROLr 5792
#define MEMDB_TCAM_IFTA50_MEM0_0_ONLYm 5793
#define MEMDB_TCAM_IFTA50_MEM0_0_ONLY_SER_CONTROLr 5794
#define MEMDB_TCAM_IFTA50_MEM0_1_CAM_TM_CONTROLr 5795
#define MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLYm 5796
#define MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLY_SER_CONTROLr 5797
#define MEMDB_TCAM_IFTA50_MEM0_1_ONLYm 5798
#define MEMDB_TCAM_IFTA50_MEM0_1_ONLY_SER_CONTROLr 5799
#define MEMDB_TCAM_IFTA50_MEM0_2_CAM_TM_CONTROLr 5800
#define MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLYm 5801
#define MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLY_SER_CONTROLr 5802
#define MEMDB_TCAM_IFTA50_MEM0_2_ONLYm 5803
#define MEMDB_TCAM_IFTA50_MEM0_2_ONLY_SER_CONTROLr 5804
#define MEMDB_TCAM_IFTA50_MEM0_3_CAM_TM_CONTROLr 5805
#define MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLYm 5806
#define MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLY_SER_CONTROLr 5807
#define MEMDB_TCAM_IFTA50_MEM0_3_ONLYm 5808
#define MEMDB_TCAM_IFTA50_MEM0_3_ONLY_SER_CONTROLr 5809
#define MEMDB_TCAM_IFTA50_MEM0_BIST_CONFIGr 5810
#define MEMDB_TCAM_IFTA50_MEM0_BIST_DEBUGr 5811
#define MEMDB_TCAM_IFTA50_MEM0_BIST_STATUSr 5812
#define MEMDB_TCAM_IFTA50_RAM_TM_CONTROLr 5813
#define MEMDB_TCAM_IFTA80_ACC_MODESr 5814
#define MEMDB_TCAM_IFTA80_MEM0_0m 5815
#define MEMDB_TCAM_IFTA80_MEM0_0_CAM_TM_CONTROLr 5816
#define MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLYm 5817
#define MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLY_SER_CONTROLr 5818
#define MEMDB_TCAM_IFTA80_MEM0_0_MEM0_1m 5819
#define MEMDB_TCAM_IFTA80_MEM0_0_ONLYm 5820
#define MEMDB_TCAM_IFTA80_MEM0_0_ONLY_SER_CONTROLr 5821
#define MEMDB_TCAM_IFTA80_MEM0_1m 5822
#define MEMDB_TCAM_IFTA80_MEM0_1_CAM_TM_CONTROLr 5823
#define MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLYm 5824
#define MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLY_SER_CONTROLr 5825
#define MEMDB_TCAM_IFTA80_MEM0_1_ONLYm 5826
#define MEMDB_TCAM_IFTA80_MEM0_1_ONLY_SER_CONTROLr 5827
#define MEMDB_TCAM_IFTA80_MEM0_BIST_CONFIGr 5828
#define MEMDB_TCAM_IFTA80_MEM0_BIST_DEBUGr 5829
#define MEMDB_TCAM_IFTA80_MEM0_BIST_STATUSr 5830
#define MEMDB_TCAM_IFTA80_MEM1_0m 5831
#define MEMDB_TCAM_IFTA80_MEM1_0_CAM_TM_CONTROLr 5832
#define MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLYm 5833
#define MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLY_SER_CONTROLr 5834
#define MEMDB_TCAM_IFTA80_MEM1_0_MEM1_1m 5835
#define MEMDB_TCAM_IFTA80_MEM1_0_ONLYm 5836
#define MEMDB_TCAM_IFTA80_MEM1_0_ONLY_SER_CONTROLr 5837
#define MEMDB_TCAM_IFTA80_MEM1_1m 5838
#define MEMDB_TCAM_IFTA80_MEM1_1_CAM_TM_CONTROLr 5839
#define MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLYm 5840
#define MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLY_SER_CONTROLr 5841
#define MEMDB_TCAM_IFTA80_MEM1_1_ONLYm 5842
#define MEMDB_TCAM_IFTA80_MEM1_1_ONLY_SER_CONTROLr 5843
#define MEMDB_TCAM_IFTA80_MEM1_BIST_CONFIGr 5844
#define MEMDB_TCAM_IFTA80_MEM1_BIST_DEBUGr 5845
#define MEMDB_TCAM_IFTA80_MEM1_BIST_STATUSr 5846
#define MEMDB_TCAM_IFTA80_MEM2_0m 5847
#define MEMDB_TCAM_IFTA80_MEM2_0_CAM_TM_CONTROLr 5848
#define MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLYm 5849
#define MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLY_SER_CONTROLr 5850
#define MEMDB_TCAM_IFTA80_MEM2_0_MEM2_1m 5851
#define MEMDB_TCAM_IFTA80_MEM2_0_ONLYm 5852
#define MEMDB_TCAM_IFTA80_MEM2_0_ONLY_SER_CONTROLr 5853
#define MEMDB_TCAM_IFTA80_MEM2_1m 5854
#define MEMDB_TCAM_IFTA80_MEM2_1_CAM_TM_CONTROLr 5855
#define MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLYm 5856
#define MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLY_SER_CONTROLr 5857
#define MEMDB_TCAM_IFTA80_MEM2_1_ONLYm 5858
#define MEMDB_TCAM_IFTA80_MEM2_1_ONLY_SER_CONTROLr 5859
#define MEMDB_TCAM_IFTA80_MEM2_BIST_CONFIGr 5860
#define MEMDB_TCAM_IFTA80_MEM2_BIST_DEBUGr 5861
#define MEMDB_TCAM_IFTA80_MEM2_BIST_STATUSr 5862
#define MEMDB_TCAM_IFTA80_MEM3_0m 5863
#define MEMDB_TCAM_IFTA80_MEM3_0_CAM_TM_CONTROLr 5864
#define MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLYm 5865
#define MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLY_SER_CONTROLr 5866
#define MEMDB_TCAM_IFTA80_MEM3_0_MEM3_1m 5867
#define MEMDB_TCAM_IFTA80_MEM3_0_ONLYm 5868
#define MEMDB_TCAM_IFTA80_MEM3_0_ONLY_SER_CONTROLr 5869
#define MEMDB_TCAM_IFTA80_MEM3_1m 5870
#define MEMDB_TCAM_IFTA80_MEM3_1_CAM_TM_CONTROLr 5871
#define MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLYm 5872
#define MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLY_SER_CONTROLr 5873
#define MEMDB_TCAM_IFTA80_MEM3_1_ONLYm 5874
#define MEMDB_TCAM_IFTA80_MEM3_1_ONLY_SER_CONTROLr 5875
#define MEMDB_TCAM_IFTA80_MEM3_BIST_CONFIGr 5876
#define MEMDB_TCAM_IFTA80_MEM3_BIST_DEBUGr 5877
#define MEMDB_TCAM_IFTA80_MEM3_BIST_STATUSr 5878
#define MEMDB_TCAM_IFTA80_MEM4_0m 5879
#define MEMDB_TCAM_IFTA80_MEM4_0_CAM_TM_CONTROLr 5880
#define MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLYm 5881
#define MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLY_SER_CONTROLr 5882
#define MEMDB_TCAM_IFTA80_MEM4_0_MEM4_1m 5883
#define MEMDB_TCAM_IFTA80_MEM4_0_ONLYm 5884
#define MEMDB_TCAM_IFTA80_MEM4_0_ONLY_SER_CONTROLr 5885
#define MEMDB_TCAM_IFTA80_MEM4_1m 5886
#define MEMDB_TCAM_IFTA80_MEM4_1_CAM_TM_CONTROLr 5887
#define MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLYm 5888
#define MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLY_SER_CONTROLr 5889
#define MEMDB_TCAM_IFTA80_MEM4_1_ONLYm 5890
#define MEMDB_TCAM_IFTA80_MEM4_1_ONLY_SER_CONTROLr 5891
#define MEMDB_TCAM_IFTA80_MEM4_BIST_CONFIGr 5892
#define MEMDB_TCAM_IFTA80_MEM4_BIST_DEBUGr 5893
#define MEMDB_TCAM_IFTA80_MEM4_BIST_STATUSr 5894
#define MEMDB_TCAM_IFTA80_MEM5_0m 5895
#define MEMDB_TCAM_IFTA80_MEM5_0_CAM_TM_CONTROLr 5896
#define MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLYm 5897
#define MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLY_SER_CONTROLr 5898
#define MEMDB_TCAM_IFTA80_MEM5_0_MEM5_1m 5899
#define MEMDB_TCAM_IFTA80_MEM5_0_ONLYm 5900
#define MEMDB_TCAM_IFTA80_MEM5_0_ONLY_SER_CONTROLr 5901
#define MEMDB_TCAM_IFTA80_MEM5_1m 5902
#define MEMDB_TCAM_IFTA80_MEM5_1_CAM_TM_CONTROLr 5903
#define MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLYm 5904
#define MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLY_SER_CONTROLr 5905
#define MEMDB_TCAM_IFTA80_MEM5_1_ONLYm 5906
#define MEMDB_TCAM_IFTA80_MEM5_1_ONLY_SER_CONTROLr 5907
#define MEMDB_TCAM_IFTA80_MEM5_BIST_CONFIGr 5908
#define MEMDB_TCAM_IFTA80_MEM5_BIST_DEBUGr 5909
#define MEMDB_TCAM_IFTA80_MEM5_BIST_STATUSr 5910
#define MEMDB_TCAM_IFTA80_MEM6_0m 5911
#define MEMDB_TCAM_IFTA80_MEM6_0_CAM_TM_CONTROLr 5912
#define MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLYm 5913
#define MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLY_SER_CONTROLr 5914
#define MEMDB_TCAM_IFTA80_MEM6_0_MEM6_1m 5915
#define MEMDB_TCAM_IFTA80_MEM6_0_ONLYm 5916
#define MEMDB_TCAM_IFTA80_MEM6_0_ONLY_SER_CONTROLr 5917
#define MEMDB_TCAM_IFTA80_MEM6_1m 5918
#define MEMDB_TCAM_IFTA80_MEM6_1_CAM_TM_CONTROLr 5919
#define MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLYm 5920
#define MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLY_SER_CONTROLr 5921
#define MEMDB_TCAM_IFTA80_MEM6_1_ONLYm 5922
#define MEMDB_TCAM_IFTA80_MEM6_1_ONLY_SER_CONTROLr 5923
#define MEMDB_TCAM_IFTA80_MEM6_BIST_CONFIGr 5924
#define MEMDB_TCAM_IFTA80_MEM6_BIST_DEBUGr 5925
#define MEMDB_TCAM_IFTA80_MEM6_BIST_STATUSr 5926
#define MEMDB_TCAM_IFTA80_MEM7_0m 5927
#define MEMDB_TCAM_IFTA80_MEM7_0_CAM_TM_CONTROLr 5928
#define MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLYm 5929
#define MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLY_SER_CONTROLr 5930
#define MEMDB_TCAM_IFTA80_MEM7_0_MEM7_1m 5931
#define MEMDB_TCAM_IFTA80_MEM7_0_ONLYm 5932
#define MEMDB_TCAM_IFTA80_MEM7_0_ONLY_SER_CONTROLr 5933
#define MEMDB_TCAM_IFTA80_MEM7_1m 5934
#define MEMDB_TCAM_IFTA80_MEM7_1_CAM_TM_CONTROLr 5935
#define MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLYm 5936
#define MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLY_SER_CONTROLr 5937
#define MEMDB_TCAM_IFTA80_MEM7_1_ONLYm 5938
#define MEMDB_TCAM_IFTA80_MEM7_1_ONLY_SER_CONTROLr 5939
#define MEMDB_TCAM_IFTA80_MEM7_BIST_CONFIGr 5940
#define MEMDB_TCAM_IFTA80_MEM7_BIST_DEBUGr 5941
#define MEMDB_TCAM_IFTA80_MEM7_BIST_STATUSr 5942
#define MEMDB_TCAM_IFTA80_RAM_TM_CONTROLr 5943
#define MINI_UFT_SHARED_BANKS_CONTROLm 5944
#define MMU_CCP_CMIC_RESERVEDr 5945
#define MMU_CCP_COPY_COUNT_INFO_SPLIT0m 5946
#define MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM0_ITM0m 5947
#define MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM1_ITM1m 5948
#define MMU_CCP_COPY_COUNT_INFO_SPLIT1m 5949
#define MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM0_ITM0m 5950
#define MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM1_ITM1m 5951
#define MMU_CCP_ENABLE_ECCP_MEMr 5952
#define MMU_CCP_EN_COR_ERR_RPTr 5953
#define MMU_CCP_TMBUSr 5954
#define MMU_CFAP_ARBITER_BNK0_RANKERr 5955
#define MMU_CFAP_ARBITER_BNK10_RANKERr 5956
#define MMU_CFAP_ARBITER_BNK11_RANKERr 5957
#define MMU_CFAP_ARBITER_BNK12_RANKERr 5958
#define MMU_CFAP_ARBITER_BNK13_RANKERr 5959
#define MMU_CFAP_ARBITER_BNK14_RANKERr 5960
#define MMU_CFAP_ARBITER_BNK15_RANKERr 5961
#define MMU_CFAP_ARBITER_BNK16_RANKERr 5962
#define MMU_CFAP_ARBITER_BNK17_RANKERr 5963
#define MMU_CFAP_ARBITER_BNK18_RANKERr 5964
#define MMU_CFAP_ARBITER_BNK19_RANKERr 5965
#define MMU_CFAP_ARBITER_BNK1_RANKERr 5966
#define MMU_CFAP_ARBITER_BNK20_RANKERr 5967
#define MMU_CFAP_ARBITER_BNK21_RANKERr 5968
#define MMU_CFAP_ARBITER_BNK22_RANKERr 5969
#define MMU_CFAP_ARBITER_BNK23_RANKERr 5970
#define MMU_CFAP_ARBITER_BNK24_RANKERr 5971
#define MMU_CFAP_ARBITER_BNK25_RANKERr 5972
#define MMU_CFAP_ARBITER_BNK26_RANKERr 5973
#define MMU_CFAP_ARBITER_BNK27_RANKERr 5974
#define MMU_CFAP_ARBITER_BNK28_RANKERr 5975
#define MMU_CFAP_ARBITER_BNK29_RANKERr 5976
#define MMU_CFAP_ARBITER_BNK2_RANKERr 5977
#define MMU_CFAP_ARBITER_BNK30_RANKERr 5978
#define MMU_CFAP_ARBITER_BNK31_RANKERr 5979
#define MMU_CFAP_ARBITER_BNK32_RANKERr 5980
#define MMU_CFAP_ARBITER_BNK33_RANKERr 5981
#define MMU_CFAP_ARBITER_BNK3_RANKERr 5982
#define MMU_CFAP_ARBITER_BNK4_RANKERr 5983
#define MMU_CFAP_ARBITER_BNK5_RANKERr 5984
#define MMU_CFAP_ARBITER_BNK6_RANKERr 5985
#define MMU_CFAP_ARBITER_BNK7_RANKERr 5986
#define MMU_CFAP_ARBITER_BNK8_RANKERr 5987
#define MMU_CFAP_ARBITER_BNK9_RANKERr 5988
#define MMU_CFAP_ARBITER_CONTROLr 5989
#define MMU_CFAP_ARBITER_MASKr 5990
#define MMU_CFAP_ARBITER_RANDOM_SEEDr 5991
#define MMU_CFAP_BANK0m 5992
#define MMU_CFAP_BANK10m 5993
#define MMU_CFAP_BANK11m 5994
#define MMU_CFAP_BANK12m 5995
#define MMU_CFAP_BANK13m 5996
#define MMU_CFAP_BANK14m 5997
#define MMU_CFAP_BANK15m 5998
#define MMU_CFAP_BANK16m 5999
#define MMU_CFAP_BANK17m 6000
#define MMU_CFAP_BANK18m 6001
#define MMU_CFAP_BANK19m 6002
#define MMU_CFAP_BANK1m 6003
#define MMU_CFAP_BANK20m 6004
#define MMU_CFAP_BANK21m 6005
#define MMU_CFAP_BANK22m 6006
#define MMU_CFAP_BANK23m 6007
#define MMU_CFAP_BANK24m 6008
#define MMU_CFAP_BANK25m 6009
#define MMU_CFAP_BANK26m 6010
#define MMU_CFAP_BANK27m 6011
#define MMU_CFAP_BANK28m 6012
#define MMU_CFAP_BANK29m 6013
#define MMU_CFAP_BANK2m 6014
#define MMU_CFAP_BANK30m 6015
#define MMU_CFAP_BANK31m 6016
#define MMU_CFAP_BANK32m 6017
#define MMU_CFAP_BANK33m 6018
#define MMU_CFAP_BANK3m 6019
#define MMU_CFAP_BANK4m 6020
#define MMU_CFAP_BANK5m 6021
#define MMU_CFAP_BANK6m 6022
#define MMU_CFAP_BANK7m 6023
#define MMU_CFAP_BANK8m 6024
#define MMU_CFAP_BANK9m 6025
#define MMU_CFAP_BANKDISABLE_64r 6026
#define MMU_CFAP_BANKFULLr 6027
#define MMU_CFAP_BANKSTATUSr 6028
#define MMU_CFAP_BANK_PREFETCH_FIFO_LHr 6029
#define MMU_CFAP_BANK_PREFETCH_FIFO_UHr 6030
#define MMU_CFAP_BANK_SCRATCHPADr 6031
#define MMU_CFAP_BSTCONFIGr 6032
#define MMU_CFAP_BSTSTATr 6033
#define MMU_CFAP_BSTTHRSr 6034
#define MMU_CFAP_CMIC_RESERVEDr 6035
#define MMU_CFAP_CONFIGr 6036
#define MMU_CFAP_DROP_CBPr 6037
#define MMU_CFAP_DROP_COLLISIONr 6038
#define MMU_CFAP_DROP_FULLr 6039
#define MMU_CFAP_ENABLE_ECCP_MEMr 6040
#define MMU_CFAP_EN_COR_ERR_RPTr 6041
#define MMU_CFAP_FULLCOL_CONTROLr 6042
#define MMU_CFAP_FULLTHRESHOLDSETr 6043
#define MMU_CFAP_FULL_RESUME_OFFSETr 6044
#define MMU_CFAP_INIT_64r 6045
#define MMU_CFAP_INT_ENr 6046
#define MMU_CFAP_INT_SETr 6047
#define MMU_CFAP_INT_STATr 6048
#define MMU_CFAP_RESERVED_KNOBSr 6049
#define MMU_CFAP_STATUSr 6050
#define MMU_CFAP_TMBUSr 6051
#define MMU_CRB_CELL_CREDITr 6052
#define MMU_CRB_CMIC_RESERVEDr 6053
#define MMU_CRB_CONFIGr 6054
#define MMU_CRB_CPU_INT_ENr 6055
#define MMU_CRB_CPU_INT_SETr 6056
#define MMU_CRB_CPU_INT_STATr 6057
#define MMU_CRB_CPU_INT_STAT_LOGr 6058
#define MMU_CRB_CREDIT_DROP_CONFIGr 6059
#define MMU_CRB_CREDIT_DROP_PKT_COUNTr 6060
#define MMU_CRB_CT_DELAY_LINE_IP_MEMm 6061
#define MMU_CRB_CT_DELAY_LINE_RQE_MEMm 6062
#define MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr 6063
#define MMU_CRB_ENABLE_ECCP_MEMr 6064
#define MMU_CRB_EN_COR_ERR_RPTr 6065
#define MMU_CRB_INVALID_DESTINATION_PKT_COUNTr 6066
#define MMU_CRB_INVALID_DESTINATION_PKT_IDr 6067
#define MMU_CRB_PKT_DROP_CNTR_STATr 6068
#define MMU_CRB_SRC_PORT_CFGr 6069
#define MMU_CRB_TMBUSr 6070
#define MMU_EBCFG_CMIC_RESERVEDr 6071
#define MMU_EBCFG_CPU_INT_ENr 6072
#define MMU_EBCFG_CPU_INT_SETr 6073
#define MMU_EBCFG_CPU_INT_STATr 6074
#define MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr 6075
#define MMU_EBCFG_MEM_FAIL_ADDR_64m 6076
#define MMU_EBCFG_MEM_FAIL_INT_CTRr 6077
#define MMU_EBCFG_MEM_SER_FIFO_STSr 6078
#define MMU_EBCFP_CMIC_RESERVEDr 6079
#define MMU_EBCFP_CPU_INT_ENr 6080
#define MMU_EBCFP_CPU_INT_SETr 6081
#define MMU_EBCFP_CPU_INT_STATr 6082
#define MMU_EBCFP_DD_PURGE_STATUSr 6083
#define MMU_EBCFP_EGR_PORT_CFGr 6084
#define MMU_EBCFP_ENABLE_ECCP_MEMr 6085
#define MMU_EBCFP_EN_COR_ERR_RPTr 6086
#define MMU_EBCFP_FAP_BITMAP_MEMm 6087
#define MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr 6088
#define MMU_EBCFP_FAP_FULL_THRESHOLD_SETr 6089
#define MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr 6090
#define MMU_EBCFP_INIT_DONEr 6091
#define MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG0r 6092
#define MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG1r 6093
#define MMU_EBCFP_LAT_ABS_FIFOm 6094
#define MMU_EBCFP_MMUQ_EBGRP_PROFILEr 6095
#define MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr 6096
#define MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr 6097
#define MMU_EBCFP_MTU_VIOLATION_STATUSr 6098
#define MMU_EBCFP_MXM_TAG_MEMm 6099
#define MMU_EBCFP_OPT_EBGRP_MTU_PROFILEr 6100
#define MMU_EBCFP_OPT_EBGRP_REDUCED_MTUr 6101
#define MMU_EBCFP_POOL_COUNTERr 6102
#define MMU_EBCFP_TMBUSr 6103
#define MMU_EBCR_CELL_INFO_TILE0m 6104
#define MMU_EBCR_CELL_INFO_TILE1m 6105
#define MMU_EBCR_CMIC_RESERVEDr 6106
#define MMU_EBCR_ENABLE_ECCP_MEMr 6107
#define MMU_EBCR_EN_COR_ERR_RPTr 6108
#define MMU_EBCR_TILE0_STATE_VECTORr 6109
#define MMU_EBCR_TILE1_STATE_VECTORr 6110
#define MMU_EBCR_TMBUSr 6111
#define MMU_EBCTM_BURST_CTRL_STSr 6112
#define MMU_EBCTM_CMIC_RESERVEDr 6113
#define MMU_EBCTM_CNTR_0_STSr 6114
#define MMU_EBCTM_CNTR_1_STSr 6115
#define MMU_EBCTM_CNTR_2_STSr 6116
#define MMU_EBCTM_CNTR_3_STSr 6117
#define MMU_EBCTM_CPU_INT_ENr 6118
#define MMU_EBCTM_CPU_INT_SETr 6119
#define MMU_EBCTM_CPU_INT_STATr 6120
#define MMU_EBCTM_CPU_INT_STAT_LOGr 6121
#define MMU_EBCTM_CT_BUDGET_CFGr 6122
#define MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr 6123
#define MMU_EBCTM_CT_FSM_STSr 6124
#define MMU_EBCTM_CT_SPEED_0_CFGr 6125
#define MMU_EBCTM_CT_SPEED_1_CFGr 6126
#define MMU_EBCTM_CT_SPEED_2_CFGr 6127
#define MMU_EBCTM_CT_SPEED_3_CFGr 6128
#define MMU_EBCTM_CT_SPEED_4_CFGr 6129
#define MMU_EBCTM_CT_SPEED_5_CFGr 6130
#define MMU_EBCTM_CT_SPEED_6_CFGr 6131
#define MMU_EBCTM_CT_SPEED_CFGr 6132
#define MMU_EBCTM_EB_TCT_CFGr 6133
#define MMU_EBCTM_EPIPE_CT_CFGr 6134
#define MMU_EBCTM_EPORT_CT_CFGr 6135
#define MMU_EBCTM_EPORT_TCT_CFGr 6136
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr 6137
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr 6138
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr 6139
#define MMU_EBCTM_PORT_EMPTY_STSr 6140
#define MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr 6141
#define MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr 6142
#define MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr 6143
#define MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr 6144
#define MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr 6145
#define MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr 6146
#define MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr 6147
#define MMU_EBCTM_TCT_ENTER_SPEED_CFGr 6148
#define MMU_EBCTM_TCT_EXIT_SPEED_CFGr 6149
#define MMU_EBMB_CCBE_SLICEm 6150
#define MMU_EBMB_CCBE_SLICE_CPUm 6151
#define MMU_EBMB_CMIC_RESERVEDr 6152
#define MMU_EBMB_DEBUGr 6153
#define MMU_EBMB_ENABLE_ECCP_MEMr 6154
#define MMU_EBMB_EN_COR_ERR_RPTr 6155
#define MMU_EBMB_PAYLOAD_ITM0_CH0H_SERm 6156
#define MMU_EBMB_PAYLOAD_ITM0_CH0L_SERm 6157
#define MMU_EBMB_PAYLOAD_ITM0_CH1H_SERm 6158
#define MMU_EBMB_PAYLOAD_ITM0_CH1L_SERm 6159
#define MMU_EBMB_PAYLOAD_ITM1_CH0H_SERm 6160
#define MMU_EBMB_PAYLOAD_ITM1_CH0L_SERm 6161
#define MMU_EBMB_PAYLOAD_ITM1_CH1H_SERm 6162
#define MMU_EBMB_PAYLOAD_ITM1_CH1L_SERm 6163
#define MMU_EBMB_PAYLOAD_SLICE0_CPUm 6164
#define MMU_EBMB_PAYLOAD_SLICE1_CPUm 6165
#define MMU_EBMB_PAYLOAD_SLICE2_CPUm 6166
#define MMU_EBMB_PAYLOAD_SLICE3_CPUm 6167
#define MMU_EBMB_PAYLOAD_SLICE4_CPUm 6168
#define MMU_EBMB_PAYLOAD_SLICE5_CPUm 6169
#define MMU_EBMB_PAYLOAD_SLICE6_CPUm 6170
#define MMU_EBMB_PAYLOAD_SLICE7_CPUm 6171
#define MMU_EBMB_PAYLOAD_SLICEm 6172
#define MMU_EBMB_TMBUSr 6173
#define MMU_EBPCC_COUNTER_OVERFLOWr 6174
#define MMU_EBPCC_COUNTER_UNDERFLOWr 6175
#define MMU_EBPCC_CPU_INT_ENr 6176
#define MMU_EBPCC_CPU_INT_SETr 6177
#define MMU_EBPCC_CPU_INT_STATr 6178
#define MMU_EBPCC_EBQUEUE_CELL_CNT_STSr 6179
#define MMU_EBPCC_EPORT_CFGr 6180
#define MMU_EBPCC_MAX_CELL_THDr 6181
#define MMU_EBPCC_MMUQ_SCHQ_CFGr 6182
#define MMU_EBPCC_MMUQ_SCHQ_PROFILEr 6183
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr 6184
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr 6185
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr 6186
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr 6187
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr 6188
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr 6189
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr 6190
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr 6191
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr 6192
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr 6193
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr 6194
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr 6195
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr 6196
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr 6197
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr 6198
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr 6199
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr 6200
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr 6201
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr 6202
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr 6203
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr 6204
#define MMU_EBPCC_RSVD_REGr 6205
#define MMU_EBPCC_TCT_SPEED_0_CFGr 6206
#define MMU_EBPCC_TCT_SPEED_1_CFGr 6207
#define MMU_EBPCC_TCT_SPEED_2_CFGr 6208
#define MMU_EBPCC_TCT_SPEED_3_CFGr 6209
#define MMU_EBPCC_TCT_SPEED_4_CFGr 6210
#define MMU_EBPCC_TCT_SPEED_5_CFGr 6211
#define MMU_EBPCC_TCT_SPEED_6_CFGr 6212
#define MMU_EBPTS_CAL_CONFIGr 6213
#define MMU_EBPTS_CBMG_VALUEr 6214
#define MMU_EBPTS_CMIC_RESERVEDr 6215
#define MMU_EBPTS_CPU_MGMT_LB_RATIOSr 6216
#define MMU_EBPTS_EBSHP_DEBUGr 6217
#define MMU_EBPTS_EBSHP_GLB_CONFIGr 6218
#define MMU_EBPTS_EBSHP_PORT_CFGr 6219
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r 6220
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r 6221
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r 6222
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r 6223
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r 6224
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r 6225
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r 6226
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r 6227
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r 6228
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r 6229
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r 6230
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r 6231
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r 6232
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r 6233
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm 6234
#define MMU_EBPTS_EDB_CREDIT_COUNTERr 6235
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r 6236
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r 6237
#define MMU_EBPTS_ENABLE_ECCP_MEMr 6238
#define MMU_EBPTS_EN_COR_ERR_RPTr 6239
#define MMU_EBPTS_FEATURE_CTRLr 6240
#define MMU_EBPTS_MAX_SPACINGr 6241
#define MMU_EBPTS_MIN_CELL_SPACINGr 6242
#define MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr 6243
#define MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr 6244
#define MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr 6245
#define MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr 6246
#define MMU_EBPTS_PKSCH_CAL_CONFIGr 6247
#define MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr 6248
#define MMU_EBPTS_PKSCH_CREDIT_STSr 6249
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr 6250
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr 6251
#define MMU_EBPTS_TMBUSr 6252
#define MMU_EBPTS_URG_CELL_SPACINGr 6253
#define MMU_EBQS_CMIC_RESERVEDr 6254
#define MMU_EBQS_CPU_INT_ENr 6255
#define MMU_EBQS_CPU_INT_SETr 6256
#define MMU_EBQS_CPU_INT_STATr 6257
#define MMU_EBQS_CPU_INT_STAT_LOGr 6258
#define MMU_EBQS_DEBUGr 6259
#define MMU_EBQS_EBPTS_PREFETCH_CNTLr 6260
#define MMU_EBQS_EBQ_PROFILEr 6261
#define MMU_EBQS_PFC_XOFF_CNTLr 6262
#define MMU_EBQS_PORT_CFGr 6263
#define MMU_EBQS_PORT_FLUSHr 6264
#define MMU_EBTOQ_CBm 6265
#define MMU_EBTOQ_CBNm 6266
#define MMU_EBTOQ_CFPm 6267
#define MMU_EBTOQ_CMIC_RESERVEDr 6268
#define MMU_EBTOQ_CPU_INT_ENr 6269
#define MMU_EBTOQ_CPU_INT_SETr 6270
#define MMU_EBTOQ_CPU_INT_STATr 6271
#define MMU_EBTOQ_ENABLE_ECCP_MEMr 6272
#define MMU_EBTOQ_EN_COR_ERR_RPTr 6273
#define MMU_EBTOQ_FORCE_CPU_INITr 6274
#define MMU_EBTOQ_QDBm 6275
#define MMU_EBTOQ_TMBUSr 6276
#define MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr 6277
#define MMU_GLBCFG_BST_TRACKING_ENABLEr 6278
#define MMU_GLBCFG_CMIC_RESERVEDr 6279
#define MMU_GLBCFG_CPU_INT_ENr 6280
#define MMU_GLBCFG_CPU_INT_SETr 6281
#define MMU_GLBCFG_CPU_INT_STATr 6282
#define MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr 6283
#define MMU_GLBCFG_MEM_FAIL_ADDR_64m 6284
#define MMU_GLBCFG_MEM_FAIL_INT_CTRr 6285
#define MMU_GLBCFG_MEM_SER_FIFO_STSr 6286
#define MMU_GLBCFG_MISCCONFIGr 6287
#define MMU_GLBCFG_PKTSTATr 6288
#define MMU_GLBCFG_SPLITTERr 6289
#define MMU_GLBCFG_SPLITTER_RESP_STATUSr 6290
#define MMU_GLBCFG_SPLITTER_SBUS_ERR_CAPTUREr 6291
#define MMU_GLBCFG_TIMESTAMPr 6292
#define MMU_GLBCFG_TMBUSr 6293
#define MMU_GLBCFG_TOD_TIMESTAMPm 6294
#define MMU_GLBCFG_UTC_TIMESTAMPr 6295
#define MMU_INTFI_CMIC_RESERVEDr 6296
#define MMU_INTFI_CPU_INT_ENr 6297
#define MMU_INTFI_CPU_INT_SETr 6298
#define MMU_INTFI_CPU_INT_STATr 6299
#define MMU_INTFI_DD_TIMERr 6300
#define MMU_INTFI_DD_TIMER_CFGr 6301
#define MMU_INTFI_DD_TIMER_ENABLEr 6302
#define MMU_INTFI_DD_TIMER_INT_MASKr 6303
#define MMU_INTFI_DD_TIMER_INT_SETr 6304
#define MMU_INTFI_DD_TIMER_INT_STATUSr 6305
#define MMU_INTFI_EGR_PORT_CFGr 6306
#define MMU_INTFI_ENABLEr 6307
#define MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr 6308
#define MMU_INTFI_IGNORE_PORT_PFC_XOFFr 6309
#define MMU_INTFI_MMU_PORT_TO_EBGRP_FC_BKPr 6310
#define MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr 6311
#define MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr 6312
#define MMU_INTFI_PFCPRI_PROFILEr 6313
#define MMU_INTFI_PORT_BKP_CFGr 6314
#define MMU_INTFI_PORT_FC_BKPr 6315
#define MMU_INTFI_PORT_PFC_STATEr 6316
#define MMU_INTFO_CMIC_RESERVEDr 6317
#define MMU_INTFO_CONFIG0r 6318
#define MMU_INTFO_ENABLE_ECCP_MEMr 6319
#define MMU_INTFO_ENG_CONGST_STm 6320
#define MMU_INTFO_EN_COR_ERR_RPTr 6321
#define MMU_INTFO_FC_TX_CONFIG_1r 6322
#define MMU_INTFO_FC_TX_CONFIG_2r 6323
#define MMU_INTFO_HW_UPDATE_DISr 6324
#define MMU_INTFO_ING_CONGST_STm 6325
#define MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDIm 6326
#define MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO0m 6327
#define MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO1m 6328
#define MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr 6329
#define MMU_INTFO_OOBFC_CHANNEL_BASE_64r 6330
#define MMU_INTFO_OOBFC_CONGST_ST_EN0_64r 6331
#define MMU_INTFO_OOBFC_CONGST_ST_EN1_64r 6332
#define MMU_INTFO_OOBFC_CONGST_ST_EN2r 6333
#define MMU_INTFO_OOBFC_ENG_PORT_EN0_64r 6334
#define MMU_INTFO_OOBFC_ENG_PORT_EN1_64r 6335
#define MMU_INTFO_OOBFC_ENG_PORT_EN2r 6336
#define MMU_INTFO_OOBFC_ENG_PORT_PSELm 6337
#define MMU_INTFO_OOBFC_ENG_Q_MAP0r 6338
#define MMU_INTFO_OOBFC_ENG_Q_MAP1r 6339
#define MMU_INTFO_OOBFC_ENG_Q_MAP2r 6340
#define MMU_INTFO_OOBFC_ENG_Q_MAP3r 6341
#define MMU_INTFO_OOBFC_ENG_Q_MAPr 6342
#define MMU_INTFO_OOBFC_GCSr 6343
#define MMU_INTFO_OOBFC_ING_PORT_EN0_64r 6344
#define MMU_INTFO_OOBFC_ING_PORT_EN1_64r 6345
#define MMU_INTFO_OOBFC_ING_PORT_EN2r 6346
#define MMU_INTFO_OOBFC_MSG_TX_CNTr 6347
#define MMU_INTFO_OOBFC_STSr 6348
#define MMU_INTFO_OOBFC_TX_IDLEr 6349
#define MMU_INTFO_OOBIF_TX_TESTr 6350
#define MMU_INTFO_THDI_TO_OOBFC_SP_STr 6351
#define MMU_INTFO_THDO_TO_OOBFC_SP_MC_STr 6352
#define MMU_INTFO_THDO_TO_OOBFC_SP_MERGED_STr 6353
#define MMU_INTFO_THDO_TO_OOBFC_SP_STr 6354
#define MMU_INTFO_THDR_TO_OOBFC_SP_STr 6355
#define MMU_INTFO_TMBUSr 6356
#define MMU_INTFO_TO_XPORT_BKPr 6357
#define MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr 6358
#define MMU_ITMCFG_CMIC_RESERVEDr 6359
#define MMU_ITMCFG_CPU_INT_ENr 6360
#define MMU_ITMCFG_CPU_INT_SETr 6361
#define MMU_ITMCFG_CPU_INT_STATr 6362
#define MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr 6363
#define MMU_ITMCFG_MEM_FAIL_ADDR_64m 6364
#define MMU_ITMCFG_MEM_FAIL_INT_CTRr 6365
#define MMU_ITMCFG_MEM_SER_FIFO_STSr 6366
#define MMU_MB_CMIC_RESERVEDr 6367
#define MMU_MB_DEBUGr 6368
#define MMU_MB_ENABLE_ECCP_MEMr 6369
#define MMU_MB_EN_COR_ERR_RPTr 6370
#define MMU_MB_PAYLOAD_SER_CH0m 6371
#define MMU_MB_PAYLOAD_SER_CH0_MMU_ITM0_ITM0m 6372
#define MMU_MB_PAYLOAD_SER_CH0_MMU_ITM1_ITM1m 6373
#define MMU_MB_PAYLOAD_SER_CH1m 6374
#define MMU_MB_PAYLOAD_SER_CH1_MMU_ITM0_ITM0m 6375
#define MMU_MB_PAYLOAD_SER_CH1_MMU_ITM1_ITM1m 6376
#define MMU_MB_PAYLOAD_SER_CH2m 6377
#define MMU_MB_PAYLOAD_SER_CH2_MMU_ITM0_ITM0m 6378
#define MMU_MB_PAYLOAD_SER_CH2_MMU_ITM1_ITM1m 6379
#define MMU_MB_PAYLOAD_SER_CH3m 6380
#define MMU_MB_PAYLOAD_SER_CH3_MMU_ITM0_ITM0m 6381
#define MMU_MB_PAYLOAD_SER_CH3_MMU_ITM1_ITM1m 6382
#define MMU_MB_PAYLOAD_SLICE0H_CPUm 6383
#define MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM0_ITM0m 6384
#define MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM1_ITM1m 6385
#define MMU_MB_PAYLOAD_SLICE0L_CPUm 6386
#define MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM0_ITM0m 6387
#define MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM1_ITM1m 6388
#define MMU_MB_PAYLOAD_SLICE1H_CPUm 6389
#define MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM0_ITM0m 6390
#define MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM1_ITM1m 6391
#define MMU_MB_PAYLOAD_SLICE1L_CPUm 6392
#define MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM0_ITM0m 6393
#define MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM1_ITM1m 6394
#define MMU_MB_PAYLOAD_SLICE2H_CPUm 6395
#define MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM0_ITM0m 6396
#define MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM1_ITM1m 6397
#define MMU_MB_PAYLOAD_SLICE2L_CPUm 6398
#define MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM0_ITM0m 6399
#define MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM1_ITM1m 6400
#define MMU_MB_PAYLOAD_SLICE3H_CPUm 6401
#define MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM0_ITM0m 6402
#define MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM1_ITM1m 6403
#define MMU_MB_PAYLOAD_SLICE3L_CPUm 6404
#define MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM0_ITM0m 6405
#define MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM1_ITM1m 6406
#define MMU_MB_PAYLOAD_SLICE4H_CPUm 6407
#define MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM0_ITM0m 6408
#define MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM1_ITM1m 6409
#define MMU_MB_PAYLOAD_SLICE4L_CPUm 6410
#define MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM0_ITM0m 6411
#define MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM1_ITM1m 6412
#define MMU_MB_PAYLOAD_SLICE5H_CPUm 6413
#define MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM0_ITM0m 6414
#define MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM1_ITM1m 6415
#define MMU_MB_PAYLOAD_SLICE5L_CPUm 6416
#define MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM0_ITM0m 6417
#define MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM1_ITM1m 6418
#define MMU_MB_PAYLOAD_SLICE6H_CPUm 6419
#define MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM0_ITM0m 6420
#define MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM1_ITM1m 6421
#define MMU_MB_PAYLOAD_SLICE6L_CPUm 6422
#define MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM0_ITM0m 6423
#define MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM1_ITM1m 6424
#define MMU_MB_PAYLOAD_SLICE7H_CPUm 6425
#define MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM0_ITM0m 6426
#define MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM1_ITM1m 6427
#define MMU_MB_PAYLOAD_SLICE7L_CPUm 6428
#define MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM0_ITM0m 6429
#define MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM1_ITM1m 6430
#define MMU_MB_TMBUSr 6431
#define MMU_MTP_COSr 6432
#define MMU_MTP_CPU_COSr 6433
#define MMU_MTRO_BUCKET_CPU_L1m 6434
#define MMU_MTRO_BUCKET_L0m 6435
#define MMU_MTRO_CONFIGr 6436
#define MMU_MTRO_COUNTER_OVERFLOWr 6437
#define MMU_MTRO_CPU_INT_ENr 6438
#define MMU_MTRO_CPU_INT_SETr 6439
#define MMU_MTRO_CPU_INT_STATr 6440
#define MMU_MTRO_CPU_L1_Am 6441
#define MMU_MTRO_CPU_L1_Bm 6442
#define MMU_MTRO_CPU_L1_Cm 6443
#define MMU_MTRO_CPU_L1_TO_L0_MAPPINGr 6444
#define MMU_MTRO_EGRMETERINGBUCKETm 6445
#define MMU_MTRO_EGRMETERINGCONFIGm 6446
#define MMU_MTRO_ENABLE_ECCP_MEMr 6447
#define MMU_MTRO_EN_COR_ERR_RPTr 6448
#define MMU_MTRO_HULL_MODE_ENABLEr 6449
#define MMU_MTRO_L0_Am 6450
#define MMU_MTRO_L0_Bm 6451
#define MMU_MTRO_L0_Cm 6452
#define MMU_MTRO_MMUQ_SCHQ_CFGr 6453
#define MMU_MTRO_MMUQ_SCHQ_PROFILEr 6454
#define MMU_MTRO_PORT_ENTITY_DISABLEr 6455
#define MMU_MTRO_RSVD_REGr 6456
#define MMU_MTRO_TMBUSr 6457
#define MMU_OQS_AGED_STATUS0r 6458
#define MMU_OQS_AGED_STATUS1r 6459
#define MMU_OQS_AGED_STATUS2r 6460
#define MMU_OQS_AGER_DST_PORT_MAPr 6461
#define MMU_OQS_AGER_LIMITr 6462
#define MMU_OQS_AGER_Q_PROFILE_HP_MMUQr 6463
#define MMU_OQS_ARBITER_CONFIGr 6464
#define MMU_OQS_CMIC_RESERVEDr 6465
#define MMU_OQS_CPU_INT_ENr 6466
#define MMU_OQS_CPU_INT_SETr 6467
#define MMU_OQS_CPU_INT_STATr 6468
#define MMU_OQS_DEBUGr 6469
#define MMU_OQS_EMERGENCY_TIMEOUTr 6470
#define MMU_OQS_ENABLE_ECCP_MEMr 6471
#define MMU_OQS_ENQ_CONFIGr 6472
#define MMU_OQS_EN_COR_ERR_RPTr 6473
#define MMU_OQS_RECEPTION_FIFOm 6474
#define MMU_OQS_RECEPTION_FIFO_CONTROLr 6475
#define MMU_OQS_SEG0_BANK0_FIFO_MEMm 6476
#define MMU_OQS_SEG0_BANK1_FIFO_MEMm 6477
#define MMU_OQS_SEG0_BANK2_FIFO_MEMm 6478
#define MMU_OQS_SEG0_BANK3_FIFO_MEMm 6479
#define MMU_OQS_SEG0_BANK4_FIFO_MEMm 6480
#define MMU_OQS_SEG0_BANK5_FIFO_MEMm 6481
#define MMU_OQS_SEG1_BANK0_FIFO_MEMm 6482
#define MMU_OQS_SEG1_BANK1_FIFO_MEMm 6483
#define MMU_OQS_SEG1_BANK2_FIFO_MEMm 6484
#define MMU_OQS_SEG1_BANK3_FIFO_MEMm 6485
#define MMU_OQS_SEG1_BANK4_FIFO_MEMm 6486
#define MMU_OQS_SEG1_BANK5_FIFO_MEMm 6487
#define MMU_OQS_TMBUSr 6488
#define MMU_OQS_TOQ_CELL_TX_CREDITr 6489
#define MMU_OQS_WATERMARKr 6490
#define MMU_OQS_WATERMARK_CONTROLr 6491
#define MMU_PORT_MMUQ_SCHQ_CFGr 6492
#define MMU_PPSCH_CMIC_RESERVEDr 6493
#define MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr 6494
#define MMU_PPSCH_RL_CREDITr 6495
#define MMU_PPSCH_SATISFIED_EB_INTERVALr 6496
#define MMU_PPSCH_SCHQ_MMUQ_PROFILEr 6497
#define MMU_PTSCH_CAL_CONFIGr 6498
#define MMU_PTSCH_CMIC_RESERVEDr 6499
#define MMU_PTSCH_CPU_MGMT_LB_RATIOSr 6500
#define MMU_PTSCH_EB_CREDIT_CONFIGr 6501
#define MMU_PTSCH_EB_SATISFIED_THRESHOLDr 6502
#define MMU_PTSCH_FEATURE_CTRLr 6503
#define MMU_PTSCH_MIN_SPACING_FOUR_CELLr 6504
#define MMU_PTSCH_MIN_SPACING_ONE_CELLr 6505
#define MMU_PTSCH_MIN_SPACING_THREE_CELLr 6506
#define MMU_PTSCH_MIN_SPACING_TWO_CELLr 6507
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr 6508
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr 6509
#define MMU_QSCH_CPU_L1_QUEUE_MASKr 6510
#define MMU_QSCH_CPU_L1_TO_L0_MAPPINGr 6511
#define MMU_QSCH_CPU_PORT_CONFIGr 6512
#define MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr 6513
#define MMU_QSCH_ENABLE_ECCP_MEMr 6514
#define MMU_QSCH_EN_COR_ERR_RPTr 6515
#define MMU_QSCH_L0_ACCUM_COMP_MEMm 6516
#define MMU_QSCH_L0_CREDIT_MEMm 6517
#define MMU_QSCH_L0_FIRST_MEMm 6518
#define MMU_QSCH_L0_WEIGHT_MEMm 6519
#define MMU_QSCH_L1_ACCUM_COMP_MEMm 6520
#define MMU_QSCH_L1_CREDIT_MEMm 6521
#define MMU_QSCH_L1_FIRST_MEMm 6522
#define MMU_QSCH_L1_WEIGHT_MEMm 6523
#define MMU_QSCH_L2_ACCUM_COMP_MEMm 6524
#define MMU_QSCH_L2_CREDIT_MEMm 6525
#define MMU_QSCH_L2_WEIGHT_MEMm 6526
#define MMU_QSCH_MIRROR_ON_DROP_DESTINATION_CONFIGr 6527
#define MMU_QSCH_MMUQ_TO_SCHQ_MAPr 6528
#define MMU_QSCH_PORT_CONFIGr 6529
#define MMU_QSCH_PORT_EMPTY_STATUSr 6530
#define MMU_QSCH_PORT_FLUSHr 6531
#define MMU_QSCH_RESERVEDr 6532
#define MMU_QSCH_SPECIAL_CONFIGr 6533
#define MMU_QSCH_STRONG_BIAS_THRESHOLDr 6534
#define MMU_QSCH_TMBUSr 6535
#define MMU_QSCH_VOQ_FAIRNESS_CONFIGr 6536
#define MMU_REPL_GROUP_INFO_TBLm 6537
#define MMU_REPL_HEAD_TBLm 6538
#define MMU_REPL_HEAD_TBL_MMU_ITM0_ITM0m 6539
#define MMU_REPL_HEAD_TBL_MMU_ITM1_ITM1m 6540
#define MMU_REPL_LIST_TBLm 6541
#define MMU_REPL_LIST_TBL_MMU_ITM0_ITM0m 6542
#define MMU_REPL_LIST_TBL_MMU_ITM1_ITM1m 6543
#define MMU_REPL_MEMBER_ICCm 6544
#define MMU_REPL_MEMBER_ICC_SC0m 6545
#define MMU_REPL_STATE_TBLm 6546
#define MMU_RL_BQ_DEBUGr 6547
#define MMU_RL_CMIC_RESERVEDr 6548
#define MMU_RL_CONFIGr 6549
#define MMU_RL_CPU_INT_ENr 6550
#define MMU_RL_CPU_INT_SETr 6551
#define MMU_RL_CPU_INT_STATr 6552
#define MMU_RL_CT_TILE_ACTIVITY2r 6553
#define MMU_RL_CT_TILE_ACTIVITYr 6554
#define MMU_RL_DEBUGr 6555
#define MMU_RL_DEBUG_CNT_CONFIGr 6556
#define MMU_RL_DEBUG_PKT_CNTr 6557
#define MMU_RL_EBP_OVRDr 6558
#define MMU_RL_EBQ_CONFIGr 6559
#define MMU_RL_EBQ_DEBUGr 6560
#define MMU_RL_ENABLE_ECCP_MEMr 6561
#define MMU_RL_EN_COR_ERR_RPTr 6562
#define MMU_RL_FBANK0m 6563
#define MMU_RL_FBANK10m 6564
#define MMU_RL_FBANK11m 6565
#define MMU_RL_FBANK12m 6566
#define MMU_RL_FBANK13m 6567
#define MMU_RL_FBANK14m 6568
#define MMU_RL_FBANK15m 6569
#define MMU_RL_FBANK1m 6570
#define MMU_RL_FBANK2m 6571
#define MMU_RL_FBANK3m 6572
#define MMU_RL_FBANK4m 6573
#define MMU_RL_FBANK5m 6574
#define MMU_RL_FBANK6m 6575
#define MMU_RL_FBANK7m 6576
#define MMU_RL_FBANK8m 6577
#define MMU_RL_FBANK9m 6578
#define MMU_RL_RQE_FIFO_DEBUGr 6579
#define MMU_RL_RQE_FIFO_MEMm 6580
#define MMU_RL_TMBUSr 6581
#define MMU_RQE_CELL_FREE_LISTm 6582
#define MMU_RQE_CELL_LINK_LISTm 6583
#define MMU_RQE_CELL_QUEUEm 6584
#define MMU_RQE_CELL_QUEUE_HEADAr 6585
#define MMU_RQE_CELL_QUEUE_HEADBr 6586
#define MMU_RQE_CELL_QUEUE_HEAD_STATr 6587
#define MMU_RQE_CELL_QUEUE_TAILAr 6588
#define MMU_RQE_CELL_QUEUE_TAILBr 6589
#define MMU_RQE_CELL_QUEUE_TAIL_STATr 6590
#define MMU_RQE_CMIC_RESERVEDr 6591
#define MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm 6592
#define MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLr 6593
#define MMU_RQE_ENABLE_ECCP_MEMr 6594
#define MMU_RQE_EN_COR_ERR_RPTr 6595
#define MMU_RQE_FREELIST_CONTROLr 6596
#define MMU_RQE_ICC_COMP_FIFO_Am 6597
#define MMU_RQE_ICC_COMP_FIFO_Bm 6598
#define MMU_RQE_ICC_COMP_FIFO_Cm 6599
#define MMU_RQE_INFOTBL_FL_PTRr 6600
#define MMU_RQE_INFOTBL_FP_INITr 6601
#define MMU_RQE_INFOTBL_FREE_LISTm 6602
#define MMU_RQE_INFO_TABLEm 6603
#define MMU_RQE_INT_ENr 6604
#define MMU_RQE_INT_SETr 6605
#define MMU_RQE_INT_STATr 6606
#define MMU_RQE_INVALID_DSTr 6607
#define MMU_RQE_L3_PURGE_STATr 6608
#define MMU_RQE_LAST_ACCEPTm 6609
#define MMU_RQE_MAX_SHAPER_ENr 6610
#define MMU_RQE_MAX_SHAPER_EN_ICCFIFOr 6611
#define MMU_RQE_MAX_SHAPER_EN_Qr 6612
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNTr 6613
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_ICCFIFOr 6614
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_Qr 6615
#define MMU_RQE_MAX_SHAPER_RATEr 6616
#define MMU_RQE_MAX_SHAPER_RATE_ICCFIFOr 6617
#define MMU_RQE_MAX_SHAPER_RATE_Qr 6618
#define MMU_RQE_MAX_SHAPER_THRESHOLDr 6619
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr 6620
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_ICCFIFOr 6621
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_Qr 6622
#define MMU_RQE_MAX_SHAPER_THRESHOLD_ICCFIFOr 6623
#define MMU_RQE_MAX_SHAPER_THRESHOLD_Qr 6624
#define MMU_RQE_PIPELINE_FCFIFOm 6625
#define MMU_RQE_PKTQ_FREE_LISTm 6626
#define MMU_RQE_PKTQ_LINK_LISTm 6627
#define MMU_RQE_PKT_QUEUEm 6628
#define MMU_RQE_PKT_QUEUE_HEADr 6629
#define MMU_RQE_PKT_QUEUE_TAILr 6630
#define MMU_RQE_PKT_STATEm 6631
#define MMU_RQE_PRIORITY_SCHEDULING_TYPEr 6632
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_ICCFIFOr 6633
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_Qr 6634
#define MMU_RQE_PRIORITY_WERR_WEIGHTr 6635
#define MMU_RQE_PRIORITY_WERR_WEIGHT_ICCFIFOr 6636
#define MMU_RQE_PRIORITY_WERR_WEIGHT_Qr 6637
#define MMU_RQE_PTAIL_PHEAD_CNT_CELLQr 6638
#define MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr 6639
#define MMU_RQE_QUEUE_SNAPSHOT_ENr 6640
#define MMU_RQE_REPL_CONFIGr 6641
#define MMU_RQE_REPL_PORT_AGG_MAPr 6642
#define MMU_RQE_SCH_INACTIVE_CONTROLr 6643
#define MMU_RQE_TMBUSr 6644
#define MMU_RQE_TX_CREDIT_TO_RLr 6645
#define MMU_RQE_TX_CREDIT_TO_SCBr 6646
#define MMU_RQE_WERR_MAXSC_CLEARr 6647
#define MMU_RQE_WERR_MAXSC_CLEAR_ICCFIFOr 6648
#define MMU_RQE_WERR_MAXSC_CLEAR_Qr 6649
#define MMU_RQE_WERR_MAXSC_RESETr 6650
#define MMU_RQE_WERR_MAXSC_RESET_ICCFIFOr 6651
#define MMU_RQE_WERR_MAXSC_RESET_Qr 6652
#define MMU_RQE_WERR_WORKING_COUNTSr 6653
#define MMU_RQE_WERR_WORKING_COUNTS_CLEARr 6654
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_ICCFIFOr 6655
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_Qr 6656
#define MMU_RQE_WERR_WORKING_COUNTS_ICCFIFOr 6657
#define MMU_RQE_WERR_WORKING_COUNTS_Qr 6658
#define MMU_SCB_ARBITER_AGER_CFGr 6659
#define MMU_SCB_ARBITER_CFGr 6660
#define MMU_SCB_CMIC_RESERVEDr 6661
#define MMU_SCB_CPU_INT_ENr 6662
#define MMU_SCB_CPU_INT_SETr 6663
#define MMU_SCB_CPU_INT_STATr 6664
#define MMU_SCB_DEBUGr 6665
#define MMU_SCB_ENABLE_ECCP_MEMr 6666
#define MMU_SCB_EN_COR_ERR_RPTr 6667
#define MMU_SCB_MSCFIFO_BANK0m 6668
#define MMU_SCB_MSCFIFO_BANK1m 6669
#define MMU_SCB_MSCFIFO_BANK2m 6670
#define MMU_SCB_MSCFIFO_BANK3m 6671
#define MMU_SCB_MSCFIFO_BANK4m 6672
#define MMU_SCB_MSCFIFO_BANK5m 6673
#define MMU_SCB_OQS_CREDITSr 6674
#define MMU_SCB_OQS_IDLE_CYCLES_CNTr 6675
#define MMU_SCB_PDBm 6676
#define MMU_SCB_SCFIFO_BANK0m 6677
#define MMU_SCB_SCFIFO_BANK1m 6678
#define MMU_SCB_SCFIFO_BANK2m 6679
#define MMU_SCB_SCFIFO_BANK3m 6680
#define MMU_SCB_SCFIFO_BANK4m 6681
#define MMU_SCB_SCFIFO_BANK5m 6682
#define MMU_SCB_SCLLm 6683
#define MMU_SCB_SCQENTRYm 6684
#define MMU_SCB_SCQE_CNT_OVERFLOWr 6685
#define MMU_SCB_SCQE_CNT_UNDERFLOWr 6686
#define MMU_SCB_SCQE_FLm 6687
#define MMU_SCB_SCQ_CELL_CNT_STATUSr 6688
#define MMU_SCB_SCQ_FAP_HWM_COUNTr 6689
#define MMU_SCB_SCQ_FIFO_STATUSr 6690
#define MMU_SCB_SCQ_FLm 6691
#define MMU_SCB_SCQ_FL_STATUSr 6692
#define MMU_SCB_SCQ_HP_FIFO_OVERFLOWr 6693
#define MMU_SCB_SCQ_HP_FIFO_UNDERFLOWr 6694
#define MMU_SCB_SCQ_PKT_CELL_CNT_STATUSr 6695
#define MMU_SCB_SOPSS_BANK0m 6696
#define MMU_SCB_SOPSS_BANK1m 6697
#define MMU_SCB_SOPSS_BANK2m 6698
#define MMU_SCB_SOPSS_BANK3m 6699
#define MMU_SCB_SOPSS_BANK4m 6700
#define MMU_SCB_SOPSS_BANK5m 6701
#define MMU_SCB_SOURCE_PORT_CFGr 6702
#define MMU_SCB_SRAF_BANK0m 6703
#define MMU_SCB_SRAF_BANK1m 6704
#define MMU_SCB_SRAF_BANK2m 6705
#define MMU_SCB_SRAF_BANK3m 6706
#define MMU_SCB_SRAF_BANK4m 6707
#define MMU_SCB_SRAF_BANK5m 6708
#define MMU_SCB_SRAF_FIFO_THRESHr 6709
#define MMU_SCB_SRAF_HWM_COUNTr 6710
#define MMU_SCB_TMBUSr 6711
#define MMU_THDI_BSTCONFIGr 6712
#define MMU_THDI_BST_HDRM_POOLr 6713
#define MMU_THDI_BST_HDRM_POOL_CNTr 6714
#define MMU_THDI_BST_PG_HDRM_PROFILEr 6715
#define MMU_THDI_BST_PG_SHARED_PROFILEr 6716
#define MMU_THDI_BST_PORTSP_SHARED_PROFILEr 6717
#define MMU_THDI_BST_SP_SHAREDr 6718
#define MMU_THDI_BST_SP_SHARED_CNTr 6719
#define MMU_THDI_BST_TRIGGER_STATUS_TYPEr 6720
#define MMU_THDI_BUFFER_CELL_LIMIT_SPr 6721
#define MMU_THDI_BYPASSr 6722
#define MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr 6723
#define MMU_THDI_CELL_SPAP_RED_OFFSET_SPr 6724
#define MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr 6725
#define MMU_THDI_CMIC_RESERVEDr 6726
#define MMU_THDI_CPU_INT_ENr 6727
#define MMU_THDI_CPU_INT_SETr 6728
#define MMU_THDI_CPU_INT_STATr 6729
#define MMU_THDI_CPU_SPID_OVERRIDE_CTRLr 6730
#define MMU_THDI_ENABLEr 6731
#define MMU_THDI_ENABLE_ECCP_MEMr 6732
#define MMU_THDI_EN_COR_ERR_RPTr 6733
#define MMU_THDI_FLOW_CONTROL_XOFF_STATEr 6734
#define MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr 6735
#define MMU_THDI_HDRM_POOL_COUNT_HPr 6736
#define MMU_THDI_HDRM_POOL_STATUSr 6737
#define MMU_THDI_ING_PORT_CONFIGr 6738
#define MMU_THDI_LOSSLESS_PG_DROPr 6739
#define MMU_THDI_MC_SPID_OVERRIDE_CTRLr 6740
#define MMU_THDI_MEM_INIT_STATUSr 6741
#define MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr 6742
#define MMU_THDI_NONUC_INPPRI_PG_PROFILEr 6743
#define MMU_THDI_PFCPRI_PG_PROFILEr 6744
#define MMU_THDI_PG_PROFILEr 6745
#define MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr 6746
#define MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr 6747
#define MMU_THDI_POOL_CONFIGr 6748
#define MMU_THDI_POOL_COUNTER_OVERFLOW_IDr 6749
#define MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr 6750
#define MMU_THDI_POOL_DROP_COUNT_HPr 6751
#define MMU_THDI_POOL_DROP_STATEr 6752
#define MMU_THDI_POOL_SHARED_COUNT_SPr 6753
#define MMU_THDI_PORTSP_BSTm 6754
#define MMU_THDI_PORTSP_CONFIG1m 6755
#define MMU_THDI_PORTSP_CONFIGm 6756
#define MMU_THDI_PORTSP_COUNTERm 6757
#define MMU_THDI_PORT_BST_CONFIGm 6758
#define MMU_THDI_PORT_LIMIT_STATESr 6759
#define MMU_THDI_PORT_PG_HDRM_BSTm 6760
#define MMU_THDI_PORT_PG_HDRM_CONFIGm 6761
#define MMU_THDI_PORT_PG_HDRM_COUNTERm 6762
#define MMU_THDI_PORT_PG_MIN_CONFIG1m 6763
#define MMU_THDI_PORT_PG_MIN_CONFIGm 6764
#define MMU_THDI_PORT_PG_MIN_COUNTERm 6765
#define MMU_THDI_PORT_PG_RESUME_CONFIG1m 6766
#define MMU_THDI_PORT_PG_RESUME_CONFIGm 6767
#define MMU_THDI_PORT_PG_SHARED_BSTm 6768
#define MMU_THDI_PORT_PG_SHARED_CONFIG1m 6769
#define MMU_THDI_PORT_PG_SHARED_CONFIGm 6770
#define MMU_THDI_PORT_PG_SHARED_COUNTERm 6771
#define MMU_THDI_SCR_CNT_STATUSr 6772
#define MMU_THDI_TMBUSr 6773
#define MMU_THDI_UC_INPPRI_PG_PROFILEr 6774
#define MMU_THDO_BST_CONFIGr 6775
#define MMU_THDO_BST_CPU_INT_ENr 6776
#define MMU_THDO_BST_CPU_INT_SETr 6777
#define MMU_THDO_BST_CPU_INT_STATr 6778
#define MMU_THDO_BST_ENABLE_ECCP_MEMr 6779
#define MMU_THDO_BST_EN_COR_ERR_RPTr 6780
#define MMU_THDO_BST_SHARED_PORTm 6781
#define MMU_THDO_BST_SHARED_PORTSP_MCm 6782
#define MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm 6783
#define MMU_THDO_BST_STAT1r 6784
#define MMU_THDO_BST_STATr 6785
#define MMU_THDO_BST_TMBUSr 6786
#define MMU_THDO_BST_TOTAL_QUEUEm 6787
#define MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm 6788
#define MMU_THDO_BYPASSr 6789
#define MMU_THDO_CMIC_RESERVEDr 6790
#define MMU_THDO_CONFIGr 6791
#define MMU_THDO_CONFIG_MC_QGROUPm 6792
#define MMU_THDO_CONFIG_PORTr 6793
#define MMU_THDO_CONFIG_PORTSP_MCm 6794
#define MMU_THDO_CONFIG_PORT_UC0m 6795
#define MMU_THDO_CONFIG_PORT_UC1m 6796
#define MMU_THDO_CONFIG_PORT_UC2m 6797
#define MMU_THDO_CONFIG_UC_QGROUP0m 6798
#define MMU_THDO_CONFIG_UC_QGROUP1m 6799
#define MMU_THDO_CONFIG_UC_QGROUP2m 6800
#define MMU_THDO_COUNTER_MC_OVERFLOW_SIZEr 6801
#define MMU_THDO_COUNTER_MC_QGROUPm 6802
#define MMU_THDO_COUNTER_OVERFLOW_IDr 6803
#define MMU_THDO_COUNTER_PORTSP_MCm 6804
#define MMU_THDO_COUNTER_PORT_UCm 6805
#define MMU_THDO_COUNTER_QUEUEm 6806
#define MMU_THDO_COUNTER_UC_OVERFLOW_SIZEr 6807
#define MMU_THDO_COUNTER_UC_QGROUPm 6808
#define MMU_THDO_COUNTER_UNDERFLOW_IDr 6809
#define MMU_THDO_CPU_INT_ENr 6810
#define MMU_THDO_CPU_INT_SETr 6811
#define MMU_THDO_CPU_INT_STATr 6812
#define MMU_THDO_CPU_QUEUE_DROP_STATESr 6813
#define MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r 6814
#define MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r 6815
#define MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r 6816
#define MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r 6817
#define MMU_THDO_DEVICE_PORT_MAPm 6818
#define MMU_THDO_EBST_FIFOm 6819
#define MMU_THDO_EBST_FIFO_POINTERSr 6820
#define MMU_THDO_EBST_POPm 6821
#define MMU_THDO_EBST_PORT_CONFIGm 6822
#define MMU_THDO_EBST_PROFILE_CONFIGr 6823
#define MMU_THDO_EBST_SCAN_CONFIGr 6824
#define MMU_THDO_ENABLE_ECCP_MEMr 6825
#define MMU_THDO_ENGINE_ENABLES_CFGr 6826
#define MMU_THDO_EN_COR_ERR_RPTr 6827
#define MMU_THDO_INTFO_INTERFACE_CONFIGr 6828
#define MMU_THDO_INT_CONFIGr 6829
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLr 6830
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLr 6831
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGEr 6832
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKr 6833
#define MMU_THDO_IPG_SIZEr 6834
#define MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr 6835
#define MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr 6836
#define MMU_THDO_MC_CQE_SP_BST_THRESHOLDr 6837
#define MMU_THDO_MC_POOL_BST_COUNTr 6838
#define MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr 6839
#define MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr 6840
#define MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr 6841
#define MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr 6842
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr 6843
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr 6844
#define MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr 6845
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr 6846
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr 6847
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr 6848
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr 6849
#define MMU_THDO_MIRROR_ON_DROP_BSTr 6850
#define MMU_THDO_MIRROR_ON_DROP_BST_THRESHOLDr 6851
#define MMU_THDO_MIRROR_ON_DROP_DESTINATION_CONFIGr 6852
#define MMU_THDO_MIRROR_ON_DROP_EBST_START_STOP_THRESHOLDr 6853
#define MMU_THDO_MIRROR_ON_DROP_FILL_LEVELr 6854
#define MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGr 6855
#define MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGr 6856
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTr 6857
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTr 6858
#define MMU_THDO_PORT_DROP_COUNT_MCm 6859
#define MMU_THDO_PORT_DROP_COUNT_UCm 6860
#define MMU_THDO_PORT_QUEUE_SERVICE_POOLm 6861
#define MMU_THDO_PORT_Q_DROP_STATEm 6862
#define MMU_THDO_PORT_Q_DROP_STATE_MCm 6863
#define MMU_THDO_PORT_Q_DROP_STATE_MC_SHm 6864
#define MMU_THDO_PORT_Q_DROP_STATE_SHm 6865
#define MMU_THDO_PORT_SP_DROP_STATE_MCm 6866
#define MMU_THDO_PORT_SP_DROP_STATE_MC_SHm 6867
#define MMU_THDO_PORT_SP_DROP_STATE_UCm 6868
#define MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr 6869
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm 6870
#define MMU_THDO_QUEUE_CONFIG1m 6871
#define MMU_THDO_QUEUE_CONFIGm 6872
#define MMU_THDO_QUEUE_DROP_COUNTm 6873
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm 6874
#define MMU_THDO_QUEUE_RESUME_OFFSET1m 6875
#define MMU_THDO_QUEUE_RESUME_OFFSETm 6876
#define MMU_THDO_QUE_TOT_BST_THRESHOLDr 6877
#define MMU_THDO_Q_TO_QGRP_MAPD0m 6878
#define MMU_THDO_Q_TO_QGRP_MAPD1m 6879
#define MMU_THDO_Q_TO_QGRP_MAPD2m 6880
#define MMU_THDO_RESUME_PORT_MC0m 6881
#define MMU_THDO_RESUME_PORT_MC1m 6882
#define MMU_THDO_RESUME_PORT_MC2m 6883
#define MMU_THDO_RESUME_PORT_UC0m 6884
#define MMU_THDO_RESUME_PORT_UC1m 6885
#define MMU_THDO_RESUME_PORT_UC2m 6886
#define MMU_THDO_RESUME_QUEUEm 6887
#define MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr 6888
#define MMU_THDO_SHARED_DB_POOL_CONFIGr 6889
#define MMU_THDO_SHARED_DB_POOL_DROP_STATESr 6890
#define MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr 6891
#define MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr 6892
#define MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr 6893
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr 6894
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr 6895
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr 6896
#define MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr 6897
#define MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr 6898
#define MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr 6899
#define MMU_THDO_SP_SHR_BST_THRESHOLDr 6900
#define MMU_THDO_SRC_PORT_DROP_COUNTm 6901
#define MMU_THDO_TMBUSr 6902
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHm 6903
#define MMU_THDO_TOTAL_PORT_COUNTERm 6904
#define MMU_THDO_TOTAL_PORT_COUNTER_MCm 6905
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm 6906
#define MMU_THDO_TOTAL_PORT_COUNTER_SHm 6907
#define MMU_THDO_UC_POOL_BST_COUNTr 6908
#define MMU_THDO_VOQ_FAIRNESS_CFGr 6909
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCm 6910
#define MMU_THDR_QE_BST_CONFIGr 6911
#define MMU_THDR_QE_BST_COUNT_PRIQr 6912
#define MMU_THDR_QE_BST_COUNT_SPr 6913
#define MMU_THDR_QE_BST_STATr 6914
#define MMU_THDR_QE_BST_THRESHOLD_PRIQr 6915
#define MMU_THDR_QE_BST_THRESHOLD_SPr 6916
#define MMU_THDR_QE_BYPASSr 6917
#define MMU_THDR_QE_CONFIG1_PRIQr 6918
#define MMU_THDR_QE_CONFIGr 6919
#define MMU_THDR_QE_CONFIG_PRIQr 6920
#define MMU_THDR_QE_CONFIG_SPr 6921
#define MMU_THDR_QE_COUNTER_OVERFLOWr 6922
#define MMU_THDR_QE_COUNTER_OVERFLOW_SIZEr 6923
#define MMU_THDR_QE_COUNTER_UNDERFLOWr 6924
#define MMU_THDR_QE_CPU_INT_ENr 6925
#define MMU_THDR_QE_CPU_INT_SETr 6926
#define MMU_THDR_QE_CPU_INT_STATr 6927
#define MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr 6928
#define MMU_THDR_QE_DROP_COUNT_PKT_PRIQr 6929
#define MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr 6930
#define MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr 6931
#define MMU_THDR_QE_LIMIT_MIN_PRIQr 6932
#define MMU_THDR_QE_MIN_COUNT_PRIQr 6933
#define MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr 6934
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr 6935
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr 6936
#define MMU_THDR_QE_RESUME_LIMIT_PRIQr 6937
#define MMU_THDR_QE_RSVD_REGr 6938
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr 6939
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr 6940
#define MMU_THDR_QE_SHARED_COUNT_PRIQr 6941
#define MMU_THDR_QE_SHARED_COUNT_SPr 6942
#define MMU_THDR_QE_STATUS_PRIQr 6943
#define MMU_THDR_QE_STATUS_SPr 6944
#define MMU_THDR_QE_TOTAL_COUNT_PRIQr 6945
#define MMU_TOQ_CMIC_RESERVEDr 6946
#define MMU_TOQ_CONFIGr 6947
#define MMU_TOQ_CPU_INT_ENr 6948
#define MMU_TOQ_CPU_INT_SETr 6949
#define MMU_TOQ_CPU_INT_STATr 6950
#define MMU_TOQ_CQEB0m 6951
#define MMU_TOQ_CQEB0_MMU_ITM0_ITM0m 6952
#define MMU_TOQ_CQEB0_MMU_ITM1_ITM1m 6953
#define MMU_TOQ_CQEB1m 6954
#define MMU_TOQ_CQEB1_MMU_ITM0_ITM0m 6955
#define MMU_TOQ_CQEB1_MMU_ITM1_ITM1m 6956
#define MMU_TOQ_CQEBN_LOWERm 6957
#define MMU_TOQ_CQEBN_LOWER_MMU_ITM0_ITM0m 6958
#define MMU_TOQ_CQEBN_LOWER_MMU_ITM1_ITM1m 6959
#define MMU_TOQ_CQEBN_UPPERm 6960
#define MMU_TOQ_CQEBN_UPPER_MMU_ITM0_ITM0m 6961
#define MMU_TOQ_CQEBN_UPPER_MMU_ITM1_ITM1m 6962
#define MMU_TOQ_CQEB_CMIC_RESERVEDr 6963
#define MMU_TOQ_CQEB_CONFIGr 6964
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0m 6965
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0m 6966
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1m 6967
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1m 6968
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0m 6969
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1m 6970
#define MMU_TOQ_CQEB_ENABLE_ECCP_MEMr 6971
#define MMU_TOQ_CQEB_EN_COR_ERR_RPTr 6972
#define MMU_TOQ_CQEB_FAPm 6973
#define MMU_TOQ_CQEB_FAP_MMU_ITM0_ITM0m 6974
#define MMU_TOQ_CQEB_FAP_MMU_ITM1_ITM1m 6975
#define MMU_TOQ_CQEB_MIRROR_ON_DROP_DESTINATION_CONFIGr 6976
#define MMU_TOQ_CQEB_MIRROR_ON_DROP_MIRR_ENCAP_INDEX_CONFIGr 6977
#define MMU_TOQ_CQEB_STATUSr 6978
#define MMU_TOQ_CQEB_TMBUSr 6979
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIALm 6980
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM0_ITM0m 6981
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM1_ITM1m 6982
#define MMU_TOQ_DEBUGr 6983
#define MMU_TOQ_ENABLE_ECCP_MEMr 6984
#define MMU_TOQ_EN_COR_ERR_RPTr 6985
#define MMU_TOQ_MIRROR_ON_DROP_DESTINATION_CONFIGr 6986
#define MMU_TOQ_OQS_RECEPTION_FIFOm 6987
#define MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM0_ITM0m 6988
#define MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM1_ITM1m 6989
#define MMU_TOQ_OQS_STAGING_MEMm 6990
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0m 6991
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1m 6992
#define MMU_TOQ_Q_TMBUSr 6993
#define MMU_TOQ_STATUSr 6994
#define MMU_TOQ_VOQDBm 6995
#define MMU_TOQ_VOQDB_MMU_ITM0_ITM0m 6996
#define MMU_TOQ_VOQDB_MMU_ITM1_ITM1m 6997
#define MMU_TOQ_VOQDB_TAIL_PARTIALm 6998
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM0_ITM0m 6999
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM1_ITM1m 7000
#define MMU_TOQ_VOQ_HEAD_DBm 7001
#define MMU_TOQ_VOQ_HEAD_DB_MMU_ITM0_ITM0m 7002
#define MMU_TOQ_VOQ_HEAD_DB_MMU_ITM1_ITM1m 7003
#define MMU_WRED_AVG_PORTSP_SIZEm 7004
#define MMU_WRED_AVG_QSIZEm 7005
#define MMU_WRED_CMIC_RESERVEDr 7006
#define MMU_WRED_CONFIGr 7007
#define MMU_WRED_CONFIG_READYr 7008
#define MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr 7009
#define MMU_WRED_DROP_CURVE_PROFILE_0_0m 7010
#define MMU_WRED_DROP_CURVE_PROFILE_0_1m 7011
#define MMU_WRED_DROP_CURVE_PROFILE_0_2m 7012
#define MMU_WRED_DROP_CURVE_PROFILE_0_3m 7013
#define MMU_WRED_DROP_CURVE_PROFILE_0_4m 7014
#define MMU_WRED_DROP_CURVE_PROFILE_0_5m 7015
#define MMU_WRED_DROP_CURVE_PROFILE_1_0m 7016
#define MMU_WRED_DROP_CURVE_PROFILE_1_1m 7017
#define MMU_WRED_DROP_CURVE_PROFILE_1_2m 7018
#define MMU_WRED_DROP_CURVE_PROFILE_1_3m 7019
#define MMU_WRED_DROP_CURVE_PROFILE_1_4m 7020
#define MMU_WRED_DROP_CURVE_PROFILE_1_5m 7021
#define MMU_WRED_DROP_CURVE_PROFILE_2_0m 7022
#define MMU_WRED_DROP_CURVE_PROFILE_2_1m 7023
#define MMU_WRED_DROP_CURVE_PROFILE_2_2m 7024
#define MMU_WRED_DROP_CURVE_PROFILE_2_3m 7025
#define MMU_WRED_DROP_CURVE_PROFILE_2_4m 7026
#define MMU_WRED_DROP_CURVE_PROFILE_2_5m 7027
#define MMU_WRED_DROP_CURVE_PROFILE_3_0m 7028
#define MMU_WRED_DROP_CURVE_PROFILE_3_1m 7029
#define MMU_WRED_DROP_CURVE_PROFILE_3_2m 7030
#define MMU_WRED_DROP_CURVE_PROFILE_3_3m 7031
#define MMU_WRED_DROP_CURVE_PROFILE_3_4m 7032
#define MMU_WRED_DROP_CURVE_PROFILE_3_5m 7033
#define MMU_WRED_DROP_CURVE_PROFILE_4_0m 7034
#define MMU_WRED_DROP_CURVE_PROFILE_4_1m 7035
#define MMU_WRED_DROP_CURVE_PROFILE_4_2m 7036
#define MMU_WRED_DROP_CURVE_PROFILE_4_3m 7037
#define MMU_WRED_DROP_CURVE_PROFILE_4_4m 7038
#define MMU_WRED_DROP_CURVE_PROFILE_4_5m 7039
#define MMU_WRED_DROP_CURVE_PROFILE_5_0m 7040
#define MMU_WRED_DROP_CURVE_PROFILE_5_1m 7041
#define MMU_WRED_DROP_CURVE_PROFILE_5_2m 7042
#define MMU_WRED_DROP_CURVE_PROFILE_5_3m 7043
#define MMU_WRED_DROP_CURVE_PROFILE_5_4m 7044
#define MMU_WRED_DROP_CURVE_PROFILE_5_5m 7045
#define MMU_WRED_DROP_CURVE_PROFILE_6_0m 7046
#define MMU_WRED_DROP_CURVE_PROFILE_6_1m 7047
#define MMU_WRED_DROP_CURVE_PROFILE_6_2m 7048
#define MMU_WRED_DROP_CURVE_PROFILE_6_3m 7049
#define MMU_WRED_DROP_CURVE_PROFILE_6_4m 7050
#define MMU_WRED_DROP_CURVE_PROFILE_6_5m 7051
#define MMU_WRED_DROP_CURVE_PROFILE_7_0m 7052
#define MMU_WRED_DROP_CURVE_PROFILE_7_1m 7053
#define MMU_WRED_DROP_CURVE_PROFILE_7_2m 7054
#define MMU_WRED_DROP_CURVE_PROFILE_7_3m 7055
#define MMU_WRED_DROP_CURVE_PROFILE_7_4m 7056
#define MMU_WRED_DROP_CURVE_PROFILE_7_5m 7057
#define MMU_WRED_DROP_CURVE_PROFILE_8_0m 7058
#define MMU_WRED_DROP_CURVE_PROFILE_8_1m 7059
#define MMU_WRED_DROP_CURVE_PROFILE_8_2m 7060
#define MMU_WRED_DROP_CURVE_PROFILE_8_3m 7061
#define MMU_WRED_DROP_CURVE_PROFILE_8_4m 7062
#define MMU_WRED_DROP_CURVE_PROFILE_8_5m 7063
#define MMU_WRED_ENABLE_ECCP_MEMr 7064
#define MMU_WRED_EN_COR_ERR_RPTr 7065
#define MMU_WRED_MEM_INIT_STATUSr 7066
#define MMU_WRED_POOL_CONFIGr 7067
#define MMU_WRED_POOL_INST_CONG_LIMITr 7068
#define MMU_WRED_POOL_INST_CONG_LIMIT_0r 7069
#define MMU_WRED_POOL_INST_CONG_LIMIT_1r 7070
#define MMU_WRED_POOL_INST_CONG_LIMIT_2r 7071
#define MMU_WRED_POOL_INST_CONG_LIMIT_3r 7072
#define MMU_WRED_PORTSP_CONFIGm 7073
#define MMU_WRED_PORT_SP_DROP_THD_0m 7074
#define MMU_WRED_PORT_SP_DROP_THD_1m 7075
#define MMU_WRED_PORT_SP_DROP_THD_2m 7076
#define MMU_WRED_PORT_SP_DROP_THD_3m 7077
#define MMU_WRED_PORT_SP_SHARED_COUNTm 7078
#define MMU_WRED_QUEUE_CONFIGm 7079
#define MMU_WRED_REFRESH_CONTROLr 7080
#define MMU_WRED_TIME_DOMAINr 7081
#define MMU_WRED_TMBUSr 7082
#define MMU_WRED_UC_QUEUE_DROP_THDm 7083
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m 7084
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m 7085
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTm 7086
#define MPLS_CTRL_PKT_PROC_AUX_BOTP_PROFILEm 7087
#define MPLS_CTRL_PKT_PROC_BITP_PROFILEm 7088
#define MPLS_CTRL_PKT_PROC_BOTP_PROFILEm 7089
#define MPLS_CTRL_PKT_PROC_CTRL_PRE_SELm 7090
#define MPLS_CTRL_PKT_PROC_IP_PROTOCOL_TABLEm 7091
#define MPLS_CTRL_PKT_PROC_MPLS_CONFIGr 7092
#define MPLS_CTRL_PKT_PROC_TCAM_ONLYm 7093
#define MPLS_CTRL_PKT_PROC_TCAM_POLICYm 7094
#define MPLS_HVE_BOTP_PROFILEm 7095
#define MPLS_HVE_LABEL_CONTROLm 7096
#define MPLS_HVE_LABEL_GLOBAL_RANGE_0r 7097
#define MPLS_HVE_LABEL_GLOBAL_RANGE_1r 7098
#define MPLS_PRE_PROC_BITP_PROFILEm 7099
#define MPLS_PRE_PROC_BOTP_PROFILEm 7100
#define MPLS_PRE_PROC_CMD_ENCODEr 7101
#define MPLS_PRE_PROC_DEFAULT_SELECTm 7102
#define MPLS_PRE_PROC_EFFECTIVE_EXP_QOSm 7103
#define MPLS_PRE_PROC_EFFECTIVE_EXP_REMARKINGm 7104
#define MPLS_PRE_PROC_EXP_TO_ECN_DROPm 7105
#define MPLS_PRE_PROC_EXP_TO_ECN_MAPPINGm 7106
#define MPLS_PRE_PROC_SPECIAL_LABEL_CONTROLr 7107
#define MPLS_PRE_PROC_TERM_CONTROLm 7108
#define PBLOCK_MISC_EP0_BUS_SCG0r 7109
#define PBLOCK_MISC_EP0_BUS_SCG1r 7110
#define PBLOCK_MISC_EP0_BUS_SCG2r 7111
#define PBLOCK_MISC_EP0_BUS_SCG3r 7112
#define PBLOCK_MISC_EP0_BUS_SCG4r 7113
#define PBLOCK_MISC_EP0_BUS_SCG5r 7114
#define PBLOCK_MISC_EP0_BYPASS_CONTROLr 7115
#define PBLOCK_MISC_EP1_0_BUS_SCG0r 7116
#define PBLOCK_MISC_EP1_0_BUS_SCG1r 7117
#define PBLOCK_MISC_EP1_0_BUS_SCG2r 7118
#define PBLOCK_MISC_EP1_0_BUS_SCG3r 7119
#define PBLOCK_MISC_EP1_0_BUS_SCG4r 7120
#define PBLOCK_MISC_EP1_0_BUS_SCG5r 7121
#define PBLOCK_MISC_EP1_0_BUS_SCG6r 7122
#define PBLOCK_MISC_EP1_1_BUS_SCG0r 7123
#define PBLOCK_MISC_EP1_1_BUS_SCG10r 7124
#define PBLOCK_MISC_EP1_1_BUS_SCG11r 7125
#define PBLOCK_MISC_EP1_1_BUS_SCG12r 7126
#define PBLOCK_MISC_EP1_1_BUS_SCG13r 7127
#define PBLOCK_MISC_EP1_1_BUS_SCG14r 7128
#define PBLOCK_MISC_EP1_1_BUS_SCG1r 7129
#define PBLOCK_MISC_EP1_1_BUS_SCG2r 7130
#define PBLOCK_MISC_EP1_1_BUS_SCG3r 7131
#define PBLOCK_MISC_EP1_1_BUS_SCG4r 7132
#define PBLOCK_MISC_EP1_1_BUS_SCG5r 7133
#define PBLOCK_MISC_EP1_1_BUS_SCG6r 7134
#define PBLOCK_MISC_EP1_1_BUS_SCG7r 7135
#define PBLOCK_MISC_EP1_1_BUS_SCG8r 7136
#define PBLOCK_MISC_EP1_1_BUS_SCG9r 7137
#define PBLOCK_MISC_EP1_1_BYPASS_CONTROLr 7138
#define PBLOCK_MISC_EP1_1_RAM_TMr 7139
#define PBLOCK_MISC_EP1_1_SER_CONTROL_PTHRU0r 7140
#define PBLOCK_MISC_EP2_0_BUS_SCG0r 7141
#define PBLOCK_MISC_EP2_0_BUS_SCG1r 7142
#define PBLOCK_MISC_EP2_0_BUS_SCG2r 7143
#define PBLOCK_MISC_EP2_0_BUS_SCG3r 7144
#define PBLOCK_MISC_EP2_0_BUS_SCG4r 7145
#define PBLOCK_MISC_EP2_0_BUS_SCG5r 7146
#define PBLOCK_MISC_EP2_0_BYPASS_CONTROLr 7147
#define PBLOCK_MISC_EP2_1_BUS_SCG0r 7148
#define PBLOCK_MISC_EP2_1_BUS_SCG1r 7149
#define PBLOCK_MISC_EP2_1_BUS_SCG2r 7150
#define PBLOCK_MISC_EP2_1_BUS_SCG3r 7151
#define PBLOCK_MISC_EP3_BUS_SCG0r 7152
#define PBLOCK_MISC_EP3_BUS_SCG1r 7153
#define PBLOCK_MISC_EP3_BUS_SCG2r 7154
#define PBLOCK_MISC_EP3_BUS_SCG3r 7155
#define PBLOCK_MISC_EP3_BUS_SCG4r 7156
#define PBLOCK_MISC_EP3_BUS_SCG5r 7157
#define PBLOCK_MISC_EP3_BUS_SCG6r 7158
#define PBLOCK_MISC_EP3_BUS_SCG7r 7159
#define PBLOCK_MISC_EP3_BUS_SCG8r 7160
#define PBLOCK_MISC_IP0_BUS_SCG0r 7161
#define PBLOCK_MISC_IP0_BUS_SCG10r 7162
#define PBLOCK_MISC_IP0_BUS_SCG11r 7163
#define PBLOCK_MISC_IP0_BUS_SCG1r 7164
#define PBLOCK_MISC_IP0_BUS_SCG2r 7165
#define PBLOCK_MISC_IP0_BUS_SCG3r 7166
#define PBLOCK_MISC_IP0_BUS_SCG4r 7167
#define PBLOCK_MISC_IP0_BUS_SCG5r 7168
#define PBLOCK_MISC_IP0_BUS_SCG6r 7169
#define PBLOCK_MISC_IP0_BUS_SCG7r 7170
#define PBLOCK_MISC_IP0_BUS_SCG8r 7171
#define PBLOCK_MISC_IP0_BUS_SCG9r 7172
#define PBLOCK_MISC_IP0_BYPASS_CONTROLr 7173
#define PBLOCK_MISC_IP0_RAM_TMr 7174
#define PBLOCK_MISC_IP0_SER_CONTROL_PTHRU0r 7175
#define PBLOCK_MISC_IP0_SER_CONTROL_PTHRU1r 7176
#define PBLOCK_MISC_IP1_BUS_SCG0r 7177
#define PBLOCK_MISC_IP1_BUS_SCG1r 7178
#define PBLOCK_MISC_IP1_BUS_SCG2r 7179
#define PBLOCK_MISC_IP1_BUS_SCG3r 7180
#define PBLOCK_MISC_IP1_BUS_SCG4r 7181
#define PBLOCK_MISC_IP1_BUS_SCG5r 7182
#define PBLOCK_MISC_IP1_BUS_SCG6r 7183
#define PBLOCK_MISC_IP1_BUS_SCG7r 7184
#define PBLOCK_MISC_IP1_BUS_SCG8r 7185
#define PBLOCK_MISC_IP1_BUS_SCG9r 7186
#define PBLOCK_MISC_IP1_RAM_TMr 7187
#define PBLOCK_MISC_IP1_SER_CONTROL_PTHRU0r 7188
#define PBLOCK_MISC_IP2_0_BUS_SCG0r 7189
#define PBLOCK_MISC_IP2_0_BUS_SCG1r 7190
#define PBLOCK_MISC_IP2_0_BUS_SCG2r 7191
#define PBLOCK_MISC_IP2_0_BUS_SCG3r 7192
#define PBLOCK_MISC_IP2_0_BUS_SCG4r 7193
#define PBLOCK_MISC_IP2_0_BUS_SCG5r 7194
#define PBLOCK_MISC_IP2_0_BUS_SCG6r 7195
#define PBLOCK_MISC_IP2_0_BUS_SCG7r 7196
#define PBLOCK_MISC_IP2_0_BUS_SCG8r 7197
#define PBLOCK_MISC_IP2_1_BUS_SCG0r 7198
#define PBLOCK_MISC_IP2_1_BUS_SCG1r 7199
#define PBLOCK_MISC_IP2_1_BUS_SCG2r 7200
#define PBLOCK_MISC_IP2_1_BUS_SCG3r 7201
#define PBLOCK_MISC_IP2_1_BUS_SCG4r 7202
#define PBLOCK_MISC_IP2_1_BUS_SCG5r 7203
#define PBLOCK_MISC_IP3_0_BUS_SCG0r 7204
#define PBLOCK_MISC_IP3_0_BUS_SCG10r 7205
#define PBLOCK_MISC_IP3_0_BUS_SCG11r 7206
#define PBLOCK_MISC_IP3_0_BUS_SCG1r 7207
#define PBLOCK_MISC_IP3_0_BUS_SCG2r 7208
#define PBLOCK_MISC_IP3_0_BUS_SCG3r 7209
#define PBLOCK_MISC_IP3_0_BUS_SCG4r 7210
#define PBLOCK_MISC_IP3_0_BUS_SCG5r 7211
#define PBLOCK_MISC_IP3_0_BUS_SCG6r 7212
#define PBLOCK_MISC_IP3_0_BUS_SCG7r 7213
#define PBLOCK_MISC_IP3_0_BUS_SCG8r 7214
#define PBLOCK_MISC_IP3_0_BUS_SCG9r 7215
#define PBLOCK_MISC_IP3_0_BYPASS_CONTROLr 7216
#define PBLOCK_MISC_IP3_0_RAM_TMr 7217
#define PBLOCK_MISC_IP3_0_SER_CONTROL_PTHRU0r 7218
#define PBLOCK_MISC_IP3_1_BUS_SCG0r 7219
#define PBLOCK_MISC_IP3_1_BUS_SCG1r 7220
#define PBLOCK_MISC_IP3_1_BUS_SCG2r 7221
#define PBLOCK_MISC_IP3_1_BUS_SCG3r 7222
#define PBLOCK_MISC_IP3_1_BUS_SCG4r 7223
#define PBLOCK_MISC_IP3_1_BUS_SCG5r 7224
#define PBLOCK_MISC_IP3_1_BUS_SCG6r 7225
#define PBLOCK_MISC_IP3_1_BUS_SCG7r 7226
#define PBLOCK_MISC_IP3_1_BYPASS_CONTROLr 7227
#define PBLOCK_MISC_IP4_BUS_SCG0r 7228
#define PBLOCK_MISC_IP4_BUS_SCG10r 7229
#define PBLOCK_MISC_IP4_BUS_SCG11r 7230
#define PBLOCK_MISC_IP4_BUS_SCG12r 7231
#define PBLOCK_MISC_IP4_BUS_SCG13r 7232
#define PBLOCK_MISC_IP4_BUS_SCG1r 7233
#define PBLOCK_MISC_IP4_BUS_SCG2r 7234
#define PBLOCK_MISC_IP4_BUS_SCG3r 7235
#define PBLOCK_MISC_IP4_BUS_SCG4r 7236
#define PBLOCK_MISC_IP4_BUS_SCG5r 7237
#define PBLOCK_MISC_IP4_BUS_SCG6r 7238
#define PBLOCK_MISC_IP4_BUS_SCG7r 7239
#define PBLOCK_MISC_IP4_BUS_SCG8r 7240
#define PBLOCK_MISC_IP4_BUS_SCG9r 7241
#define PBLOCK_MISC_IP4_RAM_TMr 7242
#define PBLOCK_MISC_IP4_SER_CONTROL_PTHRU0r 7243
#define PBLOCK_MISC_IP5_BUS_SCG0r 7244
#define PBLOCK_MISC_IP5_BUS_SCG1r 7245
#define PBLOCK_MISC_IP5_BUS_SCG2r 7246
#define PBLOCK_MISC_IP5_BUS_SCG3r 7247
#define PBLOCK_MISC_IP5_BUS_SCG4r 7248
#define PBLOCK_MISC_IP5_BUS_SCG5r 7249
#define PBLOCK_MISC_IP5_BUS_SCG6r 7250
#define PBLOCK_MISC_IP5_BUS_SCG7r 7251
#define PBLOCK_MISC_IP5_RAM_TMr 7252
#define PBLOCK_MISC_IP5_SER_CONTROL_PTHRU0r 7253
#define PBLOCK_MISC_IP6_0_BUS_SCG0r 7254
#define PBLOCK_MISC_IP6_0_BUS_SCG1r 7255
#define PBLOCK_MISC_IP6_0_BUS_SCG2r 7256
#define PBLOCK_MISC_IP6_0_BUS_SCG3r 7257
#define PBLOCK_MISC_IP6_0_BUS_SCG4r 7258
#define PBLOCK_MISC_IP6_0_BUS_SCG5r 7259
#define PBLOCK_MISC_IP6_0_BUS_SCG6r 7260
#define PBLOCK_MISC_IP6_0_BUS_SCG7r 7261
#define PBLOCK_MISC_IP6_1_BUS_SCG0r 7262
#define PBLOCK_MISC_IP6_1_BUS_SCG1r 7263
#define PBLOCK_MISC_IP6_1_BUS_SCG2r 7264
#define PBLOCK_MISC_IP6_1_BUS_SCG3r 7265
#define PBLOCK_MISC_IP6_1_BUS_SCG4r 7266
#define PBLOCK_MISC_IP7_BUS_SCG0r 7267
#define PBLOCK_MISC_IP7_BUS_SCG1r 7268
#define PBLOCK_MISC_IP7_BUS_SCG2r 7269
#define PBLOCK_MISC_IP7_BUS_SCG3r 7270
#define PBLOCK_MISC_IP7_BUS_SCG4r 7271
#define PBLOCK_MISC_IP7_BUS_SCG5r 7272
#define PBLOCK_MISC_IP7_BUS_SCG6r 7273
#define PBLOCK_MISC_IP7_BUS_SCG7r 7274
#define PBLOCK_MISC_IP7_BUS_SCG8r 7275
#define PBLOCK_MISC_IP7_BUS_SCG9r 7276
#define PBLOCK_MISC_IP7_BYPASS_CONTROLr 7277
#define PBLOCK_MISC_IP8_0_BUS_SCG0r 7278
#define PBLOCK_MISC_IP8_0_BUS_SCG1r 7279
#define PBLOCK_MISC_IP8_0_BUS_SCG2r 7280
#define PBLOCK_MISC_IP8_0_BUS_SCG3r 7281
#define PBLOCK_MISC_IP8_0_BYPASS_CONTROLr 7282
#define PBLOCK_MISC_IP8_1_BUS_SCG0r 7283
#define PBLOCK_MISC_IP8_1_BUS_SCG10r 7284
#define PBLOCK_MISC_IP8_1_BUS_SCG1r 7285
#define PBLOCK_MISC_IP8_1_BUS_SCG2r 7286
#define PBLOCK_MISC_IP8_1_BUS_SCG3r 7287
#define PBLOCK_MISC_IP8_1_BUS_SCG4r 7288
#define PBLOCK_MISC_IP8_1_BUS_SCG5r 7289
#define PBLOCK_MISC_IP8_1_BUS_SCG6r 7290
#define PBLOCK_MISC_IP8_1_BUS_SCG7r 7291
#define PBLOCK_MISC_IP8_1_BUS_SCG8r 7292
#define PBLOCK_MISC_IP8_1_BUS_SCG9r 7293
#define PBLOCK_MISC_IP8_1_BYPASS_CONTROLr 7294
#define PBLOCK_MISC_IP8_1_RAM_TMr 7295
#define PBLOCK_MISC_IP8_1_SER_CONTROL_PTHRU0r 7296
#define PBLOCK_MISC_IP9_0_BUS_SCG0r 7297
#define PBLOCK_MISC_IP9_0_BUS_SCG10r 7298
#define PBLOCK_MISC_IP9_0_BUS_SCG11r 7299
#define PBLOCK_MISC_IP9_0_BUS_SCG12r 7300
#define PBLOCK_MISC_IP9_0_BUS_SCG1r 7301
#define PBLOCK_MISC_IP9_0_BUS_SCG2r 7302
#define PBLOCK_MISC_IP9_0_BUS_SCG3r 7303
#define PBLOCK_MISC_IP9_0_BUS_SCG4r 7304
#define PBLOCK_MISC_IP9_0_BUS_SCG5r 7305
#define PBLOCK_MISC_IP9_0_BUS_SCG6r 7306
#define PBLOCK_MISC_IP9_0_BUS_SCG7r 7307
#define PBLOCK_MISC_IP9_0_BUS_SCG8r 7308
#define PBLOCK_MISC_IP9_0_BUS_SCG9r 7309
#define PBLOCK_MISC_IP9_0_BYPASS_CONTROLr 7310
#define PBLOCK_MISC_IP9_0_RAM_TMr 7311
#define PBLOCK_MISC_IP9_0_SER_CONTROL_PTHRU0r 7312
#define PBLOCK_MISC_IP9_1_BYPASS_CONTROLr 7313
#define PORT_IF_SBS_CONTROLr 7314
#define PROT_SWT_BITP_PROFILEm 7315
#define PROT_SWT_BOTP_PROFILEm 7316
#define PROT_SWT_CTRL_PRE_SELm 7317
#define PROT_SWT_PROT_NHI_CONFIGr 7318
#define PROT_SWT_PROT_NHI_TABLEm 7319
#define PROT_SWT_PROT_NHI_TABLE_SER_CONTROLr 7320
#define PROT_SWT_RAM_TM_CONTROLr 7321
#define QOS_REMARKING_AUX_BOTP_PROFILEm 7322
#define QOS_REMARKING_BOTP_PROFILEm 7323
#define QOS_REMARKING_BOTP_PROFILE_SER_CONTROLr 7324
#define QOS_REMARKING_CTRL_POLICY_Bm 7325
#define QOS_REMARKING_CTRL_POLICY_B_SER_CONTROLr 7326
#define QOS_REMARKING_CTRL_PRE_SELm 7327
#define QOS_REMARKING_ECN_MAP_TABLE_0m 7328
#define QOS_REMARKING_ECN_MAP_TABLE_0_SER_CONTROLr 7329
#define QOS_REMARKING_ECN_MAP_TABLE_1m 7330
#define QOS_REMARKING_ECN_MAP_TABLE_1_SER_CONTROLr 7331
#define QOS_REMARKING_ECN_MAP_TABLE_2m 7332
#define QOS_REMARKING_ECN_MAP_TABLE_2_SER_CONTROLr 7333
#define QOS_REMARKING_ECN_MAP_TABLE_3m 7334
#define QOS_REMARKING_ECN_MAP_TABLE_3_SER_CONTROLr 7335
#define QOS_REMARKING_ECN_MAP_TABLE_4m 7336
#define QOS_REMARKING_ECN_MAP_TABLE_4_SER_CONTROLr 7337
#define QOS_REMARKING_LTS_TCAM_DATA_ONLYm 7338
#define QOS_REMARKING_LTS_TCAM_DATA_ONLY_SER_CONTROLr 7339
#define QOS_REMARKING_LTS_TCAM_ONLYm 7340
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_0m 7341
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_0_SER_CONTROLr 7342
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_1m 7343
#define QOS_REMARKING_MPLS_QOS_MAP_TABLE_1_SER_CONTROLr 7344
#define QOS_REMARKING_QOS_MAP_TABLE_0m 7345
#define QOS_REMARKING_QOS_MAP_TABLE_0_SER_CONTROLr 7346
#define QOS_REMARKING_QOS_MAP_TABLE_1m 7347
#define QOS_REMARKING_QOS_MAP_TABLE_1_SER_CONTROLr 7348
#define QOS_REMARKING_QOS_MAP_TABLE_2m 7349
#define QOS_REMARKING_QOS_MAP_TABLE_2_SER_CONTROLr 7350
#define QOS_REMARKING_QOS_MAP_TABLE_3m 7351
#define QOS_REMARKING_QOS_MAP_TABLE_3_SER_CONTROLr 7352
#define QOS_REMARKING_QOS_MAP_TABLE_4m 7353
#define QOS_REMARKING_QOS_MAP_TABLE_4_SER_CONTROLr 7354
#define QOS_REMARKING_RAM_TM_CONTROLr 7355
#define RANGE_MAP_BITP_PROFILEm 7356
#define RANGE_MAP_BOTP_PROFILEm 7357
#define RANGE_MAP_CTRL_PRE_SELm 7358
#define RANGE_MAP_PROFILE_0m 7359
#define RANGE_MAP_PROFILE_0_SER_CONTROLr 7360
#define RANGE_MAP_PROFILE_1m 7361
#define RANGE_MAP_PROFILE_1_SER_CONTROLr 7362
#define RANGE_MAP_RAM_TM_CONTROLr 7363
#define RNG_EFSL20_BOTP_PROFILEm 7364
#define RNG_EFSL20_LFSRr 7365
#define RNG_EFSL20_PROFILEm 7366
#define RNG_EFSL30_BOTP_PROFILEm 7367
#define RNG_EFSL30_LFSRr 7368
#define RNG_EFSL30_PROFILEm 7369
#define RNG_IDEV_CONFIG_BOTP_PROFILEm 7370
#define RNG_IDEV_CONFIG_LFSRr 7371
#define RNG_IDEV_CONFIG_PROFILEm 7372
#define RNG_IFSL100_BOTP_PROFILEm 7373
#define RNG_IFSL100_LFSRr 7374
#define RNG_IFSL100_PROFILEm 7375
#define RNG_IFSL140_BOTP_PROFILEm 7376
#define RNG_IFSL140_LFSRr 7377
#define RNG_IFSL140_PROFILEm 7378
#define RNG_IFSL40_BOTP_PROFILEm 7379
#define RNG_IFSL40_LFSRr 7380
#define RNG_IFSL40_PROFILEm 7381
#define RNG_IFSL70_BOTP_PROFILEm 7382
#define RNG_IFSL70_LFSRr 7383
#define RNG_IFSL70_PROFILEm 7384
#define RNG_IFSL90_BOTP_PROFILEm 7385
#define RNG_IFSL90_LFSRr 7386
#define RNG_IFSL90_PROFILEm 7387
#define RX_LKUP_1588_MEM_MPP0m 7388
#define RX_LKUP_1588_MEM_MPP1m 7389
#define SBS_CONTROLr 7390
#define SPEED_ID_TABLEm 7391
#define SPEED_PRIORITY_MAP_TBLm 7392
#define THDI_BST_TRIGGER_STATUS_32r 7393
#define THD_MISC_CONTROL1r 7394
#define THD_MISC_CONTROLr 7395
#define TOP_AVS_CTRLr 7396
#define TOP_AVS_INTR_STATUSr 7397
#define TOP_BS_PLL0_CTRL_0r 7398
#define TOP_BS_PLL0_CTRL_1r 7399
#define TOP_BS_PLL0_CTRL_2r 7400
#define TOP_BS_PLL0_CTRL_3r 7401
#define TOP_BS_PLL0_CTRL_4r 7402
#define TOP_BS_PLL0_STATUSr 7403
#define TOP_BS_PLL1_CTRL_0r 7404
#define TOP_BS_PLL1_CTRL_1r 7405
#define TOP_BS_PLL1_CTRL_2r 7406
#define TOP_BS_PLL1_CTRL_3r 7407
#define TOP_BS_PLL1_CTRL_4r 7408
#define TOP_BS_PLL1_STATUSr 7409
#define TOP_BS_PLL_CTRL_0r 7410
#define TOP_BS_PLL_CTRL_1r 7411
#define TOP_BS_PLL_CTRL_2r 7412
#define TOP_BS_PLL_CTRL_3r 7413
#define TOP_BS_PLL_CTRL_4r 7414
#define TOP_BS_PLL_STATUSr 7415
#define TOP_CLOCKING_ENFORCE_REGr 7416
#define TOP_CORE_PLL_CTRL_0r 7417
#define TOP_CORE_PLL_CTRL_1r 7418
#define TOP_CORE_PLL_CTRL_2r 7419
#define TOP_CORE_PLL_CTRL_3r 7420
#define TOP_CORE_PLL_CTRL_4r 7421
#define TOP_CORE_PLL_STATUSr 7422
#define TOP_CPU2TAP_DMA_CMD_MEMm 7423
#define TOP_CPU2TAP_DMA_CMD_MEM_CONTROLr 7424
#define TOP_CPU2TAP_DMA_CMD_MEM_STATUSr 7425
#define TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSr 7426
#define TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLr 7427
#define TOP_CPU2TAP_DMA_RESULT_ERROR_MEMm 7428
#define TOP_CPU2TAP_MEM_TMr 7429
#define TOP_DEV_REV_IDr 7430
#define TOP_FUNC_DEBUG_STATUS_0r 7431
#define TOP_FUNC_DEBUG_STATUS_1r 7432
#define TOP_FUNC_DEBUG_STATUS_SELr 7433
#define TOP_HW_TAP_CONTROLr 7434
#define TOP_HW_TAP_MEM_DEBUGr 7435
#define TOP_HW_TAP_MEM_ECC_CTRL_0r 7436
#define TOP_HW_TAP_MEM_ECC_CTRL_1r 7437
#define TOP_HW_TAP_MEM_ECC_STATUSr 7438
#define TOP_HW_TAP_READ_VALID_DEBUG_STATUSr 7439
#define TOP_INT_REV_ID_REGr 7440
#define TOP_IPROC_PLL_CTRL_0r 7441
#define TOP_IPROC_PLL_CTRL_1r 7442
#define TOP_IPROC_PLL_CTRL_2r 7443
#define TOP_IPROC_PLL_CTRL_3r 7444
#define TOP_IPROC_PLL_CTRL_4r 7445
#define TOP_IPROC_PLL_CTRL_5r 7446
#define TOP_IPROC_PLL_STATUSr 7447
#define TOP_L1_RCVD_CLK_VALID_STATUS_0r 7448
#define TOP_L1_RCVD_CLK_VALID_STATUS_1r 7449
#define TOP_L1_RCVD_CLK_VALID_STATUS_2r 7450
#define TOP_L1_RCVD_CLK_VALID_STATUS_3r 7451
#define TOP_MISC_CONTROLr 7452
#define TOP_MISC_CONTROL_1r 7453
#define TOP_MISC_CONTROL_2r 7454
#define TOP_MISC_STATUSr 7455
#define TOP_OSC_COUNT_STATr 7456
#define TOP_PLLS_CMN_CTRL_0r 7457
#define TOP_PLLS_CMN_CTRL_1r 7458
#define TOP_PP_PLL_CTRL_0r 7459
#define TOP_PP_PLL_CTRL_1r 7460
#define TOP_PP_PLL_CTRL_2r 7461
#define TOP_PP_PLL_CTRL_3r 7462
#define TOP_PP_PLL_CTRL_4r 7463
#define TOP_PP_PLL_STATUSr 7464
#define TOP_PVTMON_0_CTRL_0r 7465
#define TOP_PVTMON_0_CTRL_1r 7466
#define TOP_PVTMON_0_HW_RST_THRESHOLDr 7467
#define TOP_PVTMON_0_INTR_THRESHOLDr 7468
#define TOP_PVTMON_0_RESULT_0r 7469
#define TOP_PVTMON_0_RESULT_1r 7470
#define TOP_PVTMON_10_HW_RST_THRESHOLDr 7471
#define TOP_PVTMON_10_INTR_THRESHOLDr 7472
#define TOP_PVTMON_10_RESULT_0r 7473
#define TOP_PVTMON_10_RESULT_1r 7474
#define TOP_PVTMON_11_HW_RST_THRESHOLDr 7475
#define TOP_PVTMON_11_INTR_THRESHOLDr 7476
#define TOP_PVTMON_11_RESULT_0r 7477
#define TOP_PVTMON_11_RESULT_1r 7478
#define TOP_PVTMON_12_HW_RST_THRESHOLDr 7479
#define TOP_PVTMON_12_INTR_THRESHOLDr 7480
#define TOP_PVTMON_12_RESULT_0r 7481
#define TOP_PVTMON_12_RESULT_1r 7482
#define TOP_PVTMON_13_HW_RST_THRESHOLDr 7483
#define TOP_PVTMON_13_INTR_THRESHOLDr 7484
#define TOP_PVTMON_13_RESULT_0r 7485
#define TOP_PVTMON_13_RESULT_1r 7486
#define TOP_PVTMON_14_HW_RST_THRESHOLDr 7487
#define TOP_PVTMON_14_INTR_THRESHOLDr 7488
#define TOP_PVTMON_14_RESULT_0r 7489
#define TOP_PVTMON_14_RESULT_1r 7490
#define TOP_PVTMON_15_HW_RST_THRESHOLDr 7491
#define TOP_PVTMON_15_INTR_THRESHOLDr 7492
#define TOP_PVTMON_15_RESULT_0r 7493
#define TOP_PVTMON_15_RESULT_1r 7494
#define TOP_PVTMON_1_CTRL_0r 7495
#define TOP_PVTMON_1_CTRL_1r 7496
#define TOP_PVTMON_1_HW_RST_THRESHOLDr 7497
#define TOP_PVTMON_1_INTR_THRESHOLDr 7498
#define TOP_PVTMON_1_RESULT_0r 7499
#define TOP_PVTMON_1_RESULT_1r 7500
#define TOP_PVTMON_2_CTRL_0r 7501
#define TOP_PVTMON_2_CTRL_1r 7502
#define TOP_PVTMON_2_HW_RST_THRESHOLDr 7503
#define TOP_PVTMON_2_INTR_THRESHOLDr 7504
#define TOP_PVTMON_2_RESULT_0r 7505
#define TOP_PVTMON_2_RESULT_1r 7506
#define TOP_PVTMON_3_CTRL_0r 7507
#define TOP_PVTMON_3_CTRL_1r 7508
#define TOP_PVTMON_3_HW_RST_THRESHOLDr 7509
#define TOP_PVTMON_3_INTR_THRESHOLDr 7510
#define TOP_PVTMON_3_RESULT_0r 7511
#define TOP_PVTMON_3_RESULT_1r 7512
#define TOP_PVTMON_4_CTRL_0r 7513
#define TOP_PVTMON_4_CTRL_1r 7514
#define TOP_PVTMON_4_HW_RST_THRESHOLDr 7515
#define TOP_PVTMON_4_INTR_THRESHOLDr 7516
#define TOP_PVTMON_4_RESULT_0r 7517
#define TOP_PVTMON_4_RESULT_1r 7518
#define TOP_PVTMON_5_CTRL_0r 7519
#define TOP_PVTMON_5_CTRL_1r 7520
#define TOP_PVTMON_5_HW_RST_THRESHOLDr 7521
#define TOP_PVTMON_5_INTR_THRESHOLDr 7522
#define TOP_PVTMON_5_RESULT_0r 7523
#define TOP_PVTMON_5_RESULT_1r 7524
#define TOP_PVTMON_6_HW_RST_THRESHOLDr 7525
#define TOP_PVTMON_6_INTR_THRESHOLDr 7526
#define TOP_PVTMON_6_RESULT_0r 7527
#define TOP_PVTMON_6_RESULT_1r 7528
#define TOP_PVTMON_7_HW_RST_THRESHOLDr 7529
#define TOP_PVTMON_7_INTR_THRESHOLDr 7530
#define TOP_PVTMON_7_RESULT_0r 7531
#define TOP_PVTMON_7_RESULT_1r 7532
#define TOP_PVTMON_8_HW_RST_THRESHOLDr 7533
#define TOP_PVTMON_8_INTR_THRESHOLDr 7534
#define TOP_PVTMON_8_RESULT_0r 7535
#define TOP_PVTMON_8_RESULT_1r 7536
#define TOP_PVTMON_9_HW_RST_THRESHOLDr 7537
#define TOP_PVTMON_9_INTR_THRESHOLDr 7538
#define TOP_PVTMON_9_RESULT_0r 7539
#define TOP_PVTMON_9_RESULT_1r 7540
#define TOP_PVTMON_CTRL_0r 7541
#define TOP_PVTMON_CTRL_1r 7542
#define TOP_PVTMON_HW_RST_STATUSr 7543
#define TOP_PVTMON_HW_RST_THRESHOLDr 7544
#define TOP_PVTMON_INTR_MASK_0r 7545
#define TOP_PVTMON_INTR_STATUS_0r 7546
#define TOP_PVTMON_INTR_THRESHOLDr 7547
#define TOP_PVTMON_RESULT_0r 7548
#define TOP_PVTMON_RESULT_1r 7549
#define TOP_RESCAL_0_CONTROLr 7550
#define TOP_RESCAL_0_STATUS_0r 7551
#define TOP_RESCAL_0_STATUS_1r 7552
#define TOP_RESCAL_1_CONTROLr 7553
#define TOP_RESCAL_1_STATUS_0r 7554
#define TOP_RESCAL_1_STATUS_1r 7555
#define TOP_RESCAL_2_CONTROLr 7556
#define TOP_RESCAL_2_STATUS_0r 7557
#define TOP_RESCAL_2_STATUS_1r 7558
#define TOP_RESCAL_3_CONTROLr 7559
#define TOP_RESCAL_3_STATUS_0r 7560
#define TOP_RESCAL_3_STATUS_1r 7561
#define TOP_RESCAL_4_CONTROLr 7562
#define TOP_RESCAL_4_STATUS_0r 7563
#define TOP_RESCAL_4_STATUS_1r 7564
#define TOP_RESCAL_CONTROLr 7565
#define TOP_RING_OSC_CTRLr 7566
#define TOP_SOFT_RESET_REGr 7567
#define TOP_SOFT_RESET_REG_2r 7568
#define TOP_SOFT_RESET_REG_3r 7569
#define TOP_SWITCH_FEATURE_ENABLEr 7570
#define TOP_SYNCE_CTRLr 7571
#define TOP_TAP_CONTROLr 7572
#define TOP_TMON_CHANNELS_CTRL_0r 7573
#define TOP_TMON_CHANNELS_CTRL_1r 7574
#define TOP_TSC_DISABLE_STATUSr 7575
#define TOP_TSC_ENABLEr 7576
#define TOP_TSC_ENABLE_1r 7577
#define TOP_TS_PLL_CTRL_0r 7578
#define TOP_TS_PLL_CTRL_1r 7579
#define TOP_TS_PLL_CTRL_2r 7580
#define TOP_TS_PLL_CTRL_3r 7581
#define TOP_TS_PLL_CTRL_4r 7582
#define TOP_TS_PLL_CTRL_5r 7583
#define TOP_TS_PLL_STATUSr 7584
#define TOP_UC_TAP_CONTROLr 7585
#define TOP_UC_TAP_READ_DATAr 7586
#define TOP_UC_TAP_WRITE_DATAr 7587
#define TOP_UPI_CTRL_0r 7588
#define TOP_UPI_CTRL_1r 7589
#define TOP_UPI_STATUS_0r 7590
#define TOP_UPI_STATUS_10r 7591
#define TOP_UPI_STATUS_11r 7592
#define TOP_UPI_STATUS_12r 7593
#define TOP_UPI_STATUS_13r 7594
#define TOP_UPI_STATUS_14r 7595
#define TOP_UPI_STATUS_15r 7596
#define TOP_UPI_STATUS_16r 7597
#define TOP_UPI_STATUS_17r 7598
#define TOP_UPI_STATUS_18r 7599
#define TOP_UPI_STATUS_19r 7600
#define TOP_UPI_STATUS_1r 7601
#define TOP_UPI_STATUS_20r 7602
#define TOP_UPI_STATUS_21r 7603
#define TOP_UPI_STATUS_22r 7604
#define TOP_UPI_STATUS_2r 7605
#define TOP_UPI_STATUS_3r 7606
#define TOP_UPI_STATUS_4r 7607
#define TOP_UPI_STATUS_5r 7608
#define TOP_UPI_STATUS_6r 7609
#define TOP_UPI_STATUS_7r 7610
#define TOP_UPI_STATUS_8r 7611
#define TOP_UPI_STATUS_9r 7612
#define TX_LKUP_1588_MEM_MPP0m 7613
#define TX_LKUP_1588_MEM_MPP1m 7614
#define TX_TWOSTEP_1588_TSm 7615
#define UM_TABLEm 7616
#define URPF_AUX_BOTP_PROFILEm 7617
#define URPF_BITP_PROFILEm 7618
#define URPF_BOTP_PROFILEm 7619
#define XLMAC_CLEAR_ECC_STATUSr 7620
#define XLMAC_CLEAR_FIFO_STATUSr 7621
#define XLMAC_CLEAR_RX_LSS_STATUSr 7622
#define XLMAC_CTRLr 7623
#define XLMAC_E2ECC_DATA_HDR_0r 7624
#define XLMAC_E2ECC_DATA_HDR_1r 7625
#define XLMAC_E2ECC_MODULE_HDR_0r 7626
#define XLMAC_E2ECC_MODULE_HDR_1r 7627
#define XLMAC_E2EFC_DATA_HDR_0r 7628
#define XLMAC_E2EFC_DATA_HDR_1r 7629
#define XLMAC_E2EFC_MODULE_HDR_0r 7630
#define XLMAC_E2EFC_MODULE_HDR_1r 7631
#define XLMAC_E2E_CTRLr 7632
#define XLMAC_ECC_CTRLr 7633
#define XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr 7634
#define XLMAC_ECC_FORCE_SINGLE_BIT_ERRr 7635
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr 7636
#define XLMAC_EEE_CTRLr 7637
#define XLMAC_EEE_TIMERSr 7638
#define XLMAC_FIFO_STATUSr 7639
#define XLMAC_GMII_EEE_CTRLr 7640
#define XLMAC_HIGIG_HDR_0r 7641
#define XLMAC_HIGIG_HDR_1r 7642
#define XLMAC_INTR_ENABLEr 7643
#define XLMAC_INTR_STATUSr 7644
#define XLMAC_LAG_FAILOVER_STATUSr 7645
#define XLMAC_LLFC_CTRLr 7646
#define XLMAC_MEM_CTRLr 7647
#define XLMAC_MODEr 7648
#define XLMAC_PAUSE_CTRLr 7649
#define XLMAC_PFC_CTRLr 7650
#define XLMAC_PFC_DAr 7651
#define XLMAC_PFC_OPCODEr 7652
#define XLMAC_PFC_TYPEr 7653
#define XLMAC_RX_CDC_ECC_STATUSr 7654
#define XLMAC_RX_CTRLr 7655
#define XLMAC_RX_LLFC_MSG_FIELDSr 7656
#define XLMAC_RX_LSS_CTRLr 7657
#define XLMAC_RX_LSS_STATUSr 7658
#define XLMAC_RX_MAC_SAr 7659
#define XLMAC_RX_MAX_SIZEr 7660
#define XLMAC_RX_VLAN_TAGr 7661
#define XLMAC_SPARE0r 7662
#define XLMAC_SPARE1r 7663
#define XLMAC_TIMESTAMP_ADJUSTr 7664
#define XLMAC_TIMESTAMP_BYTE_ADJUSTr 7665
#define XLMAC_TXFIFO_CELL_CNTr 7666
#define XLMAC_TXFIFO_CELL_REQ_CNTr 7667
#define XLMAC_TX_CDC_ECC_STATUSr 7668
#define XLMAC_TX_CRC_CORRUPT_CTRLr 7669
#define XLMAC_TX_CTRLr 7670
#define XLMAC_TX_LLFC_MSG_FIELDSr 7671
#define XLMAC_TX_MAC_SAr 7672
#define XLMAC_TX_TIMESTAMP_FIFO_DATAr 7673
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSr 7674
#define XLMAC_VERSION_IDr 7675
#define XLMIB_R1023r 7676
#define XLMIB_R127r 7677
#define XLMIB_R1518r 7678
#define XLMIB_R16383r 7679
#define XLMIB_R2047r 7680
#define XLMIB_R255r 7681
#define XLMIB_R4095r 7682
#define XLMIB_R511r 7683
#define XLMIB_R64r 7684
#define XLMIB_R9216r 7685
#define XLMIB_RALNr 7686
#define XLMIB_RBCAr 7687
#define XLMIB_RBYTr 7688
#define XLMIB_RDVLNr 7689
#define XLMIB_RERPKTr 7690
#define XLMIB_RFCRr 7691
#define XLMIB_RFCSr 7692
#define XLMIB_RFLRr 7693
#define XLMIB_RFRGr 7694
#define XLMIB_RJBRr 7695
#define XLMIB_RMCAr 7696
#define XLMIB_RMCRCr 7697
#define XLMIB_RMGVr 7698
#define XLMIB_RMTUEr 7699
#define XLMIB_ROVRr 7700
#define XLMIB_RPFC0r 7701
#define XLMIB_RPFC1r 7702
#define XLMIB_RPFC2r 7703
#define XLMIB_RPFC3r 7704
#define XLMIB_RPFC4r 7705
#define XLMIB_RPFC5r 7706
#define XLMIB_RPFC6r 7707
#define XLMIB_RPFC7r 7708
#define XLMIB_RPFCOFF0r 7709
#define XLMIB_RPFCOFF1r 7710
#define XLMIB_RPFCOFF2r 7711
#define XLMIB_RPFCOFF3r 7712
#define XLMIB_RPFCOFF4r 7713
#define XLMIB_RPFCOFF5r 7714
#define XLMIB_RPFCOFF6r 7715
#define XLMIB_RPFCOFF7r 7716
#define XLMIB_RPKTr 7717
#define XLMIB_RPOKr 7718
#define XLMIB_RPRMr 7719
#define XLMIB_RPROG0r 7720
#define XLMIB_RPROG1r 7721
#define XLMIB_RPROG2r 7722
#define XLMIB_RPROG3r 7723
#define XLMIB_RRBYTr 7724
#define XLMIB_RRPKTr 7725
#define XLMIB_RSCHCRCr 7726
#define XLMIB_RTRFUr 7727
#define XLMIB_RUCAr 7728
#define XLMIB_RUNDr 7729
#define XLMIB_RVLNr 7730
#define XLMIB_RXCFr 7731
#define XLMIB_RXPFr 7732
#define XLMIB_RXPPr 7733
#define XLMIB_RXUDAr 7734
#define XLMIB_RXUOr 7735
#define XLMIB_RXWSAr 7736
#define XLMIB_RX_EEE_LPI_DURATION_COUNTERr 7737
#define XLMIB_RX_EEE_LPI_EVENT_COUNTERr 7738
#define XLMIB_RX_HCFC_COUNTERr 7739
#define XLMIB_RX_HCFC_CRC_COUNTERr 7740
#define XLMIB_RX_LLFC_CRC_COUNTERr 7741
#define XLMIB_RX_LLFC_LOG_COUNTERr 7742
#define XLMIB_RX_LLFC_PHY_COUNTERr 7743
#define XLMIB_T1023r 7744
#define XLMIB_T127r 7745
#define XLMIB_T1518r 7746
#define XLMIB_T16383r 7747
#define XLMIB_T2047r 7748
#define XLMIB_T255r 7749
#define XLMIB_T4095r 7750
#define XLMIB_T511r 7751
#define XLMIB_T64r 7752
#define XLMIB_T9216r 7753
#define XLMIB_TBCAr 7754
#define XLMIB_TBYTr 7755
#define XLMIB_TDFRr 7756
#define XLMIB_TDVLNr 7757
#define XLMIB_TEDFr 7758
#define XLMIB_TERRr 7759
#define XLMIB_TFCSr 7760
#define XLMIB_TFRGr 7761
#define XLMIB_TJBRr 7762
#define XLMIB_TLCLr 7763
#define XLMIB_TMCAr 7764
#define XLMIB_TMCLr 7765
#define XLMIB_TMGVr 7766
#define XLMIB_TNCLr 7767
#define XLMIB_TOVRr 7768
#define XLMIB_TPFC0r 7769
#define XLMIB_TPFC1r 7770
#define XLMIB_TPFC2r 7771
#define XLMIB_TPFC3r 7772
#define XLMIB_TPFC4r 7773
#define XLMIB_TPFC5r 7774
#define XLMIB_TPFC6r 7775
#define XLMIB_TPFC7r 7776
#define XLMIB_TPFCOFF0r 7777
#define XLMIB_TPFCOFF1r 7778
#define XLMIB_TPFCOFF2r 7779
#define XLMIB_TPFCOFF3r 7780
#define XLMIB_TPFCOFF4r 7781
#define XLMIB_TPFCOFF5r 7782
#define XLMIB_TPFCOFF6r 7783
#define XLMIB_TPFCOFF7r 7784
#define XLMIB_TPKTr 7785
#define XLMIB_TPOKr 7786
#define XLMIB_TRPKTr 7787
#define XLMIB_TSCLr 7788
#define XLMIB_TSPARE0r 7789
#define XLMIB_TSPARE1r 7790
#define XLMIB_TSPARE2r 7791
#define XLMIB_TSPARE3r 7792
#define XLMIB_TUCAr 7793
#define XLMIB_TUFLr 7794
#define XLMIB_TVLNr 7795
#define XLMIB_TXCFr 7796
#define XLMIB_TXCLr 7797
#define XLMIB_TXPFr 7798
#define XLMIB_TXPPr 7799
#define XLMIB_TX_EEE_LPI_DURATION_COUNTERr 7800
#define XLMIB_TX_EEE_LPI_EVENT_COUNTERr 7801
#define XLMIB_TX_HCFC_COUNTERr 7802
#define XLMIB_TX_LLFC_LOG_COUNTERr 7803
#define XLMIB_XTHOLr 7804
#define XLPORT_CNTMAXSIZEr 7805
#define XLPORT_CONFIGr 7806
#define XLPORT_ECC_CONTROLr 7807
#define XLPORT_EEE_CLOCK_GATEr 7808
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr 7809
#define XLPORT_EEE_COUNTER_MODEr 7810
#define XLPORT_EEE_DURATION_TIMER_PULSEr 7811
#define XLPORT_ENABLE_REGr 7812
#define XLPORT_FAULT_LINK_STATUSr 7813
#define XLPORT_FLOW_CONTROL_CONFIGr 7814
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr 7815
#define XLPORT_FORCE_SINGLE_BIT_ERRORr 7816
#define XLPORT_GENERAL_SPARE1_REGr 7817
#define XLPORT_GENERAL_SPARE2_REGr 7818
#define XLPORT_GENERAL_SPARE3_REGr 7819
#define XLPORT_INTR_ENABLEr 7820
#define XLPORT_INTR_STATUSr 7821
#define XLPORT_LAG_FAILOVER_CONFIGr 7822
#define XLPORT_LED_CHAIN_CONFIGr 7823
#define XLPORT_LINKSTATUS_DOWNr 7824
#define XLPORT_LINKSTATUS_DOWN_CLEARr 7825
#define XLPORT_MAC_CONTROLr 7826
#define XLPORT_MAC_RSV_MASKr 7827
#define XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr 7828
#define XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr 7829
#define XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr 7830
#define XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr 7831
#define XLPORT_MIB_RESETr 7832
#define XLPORT_MIB_RSC0_ECC_STATUSr 7833
#define XLPORT_MIB_RSC1_ECC_STATUSr 7834
#define XLPORT_MIB_RSC_ECC_STATUSr 7835
#define XLPORT_MIB_RSC_RAM_CONTROLr 7836
#define XLPORT_MIB_TSC0_ECC_STATUSr 7837
#define XLPORT_MIB_TSC1_ECC_STATUSr 7838
#define XLPORT_MIB_TSC_ECC_STATUSr 7839
#define XLPORT_MIB_TSC_RAM_CONTROLr 7840
#define XLPORT_MODE_REGr 7841
#define XLPORT_PMD_PLL_CTRL_CONFIGr 7842
#define XLPORT_PM_VERSION_IDr 7843
#define XLPORT_POWER_SAVEr 7844
#define XLPORT_SBUS_CONTROLr 7845
#define XLPORT_SGNDET_EARLYCRSr 7846
#define XLPORT_SOFT_RESETr 7847
#define XLPORT_SPARE0_REGr 7848
#define XLPORT_SW_FLOW_CONTROLr 7849
#define XLPORT_TSC_PLL_LOCK_STATUSr 7850
#define XLPORT_TS_TIMER_31_0_REGr 7851
#define XLPORT_TS_TIMER_47_32_REGr 7852
#define XLPORT_WC_UCMEM_CTRLr 7853
#define XLPORT_WC_UCMEM_DATAm 7854
#define XLPORT_XGXS0_CTRL_REGr 7855
#define XLPORT_XGXS0_LN0_STATUS0_REGr 7856
#define XLPORT_XGXS0_LN1_STATUS0_REGr 7857
#define XLPORT_XGXS0_LN2_STATUS0_REGr 7858
#define XLPORT_XGXS0_LN3_STATUS0_REGr 7859
#define XLPORT_XGXS0_STATUS0_REGr 7860
#define XLPORT_XGXS_COUNTER_MODEr 7861
#define ALPM1_DATA 7862
#define ALPM2_DATA 7863
#define ALPM_KEY_MUX_FORMAT 7864
#define ASSOC_DATA_FULL 7865
#define ASSOC_DATA_REDUCED 7866
#define AXI_PCIE_S0_IDM_IDM_RESET_STATUSr 7867
#define CMICX_M0_IDM_IDM_RESET_STATUSr 7868
#define CMIC_CMC0_CCMDMA_CH0_CFGr 7869
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr 7870
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr 7871
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr 7872
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr 7873
#define CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr 7874
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr 7875
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr 7876
#define CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr 7877
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr 7878
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr 7879
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr 7880
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr 7881
#define CMIC_CMC0_CCMDMA_CH0_STATr 7882
#define CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr 7883
#define CMIC_CMC0_CCMDMA_CH1_CFGr 7884
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr 7885
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr 7886
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr 7887
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr 7888
#define CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr 7889
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr 7890
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr 7891
#define CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr 7892
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr 7893
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr 7894
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr 7895
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr 7896
#define CMIC_CMC0_CCMDMA_CH1_STATr 7897
#define CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr 7898
#define CMIC_CMC0_CCMDMA_CH2_CFGr 7899
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr 7900
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr 7901
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr 7902
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr 7903
#define CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr 7904
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr 7905
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr 7906
#define CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr 7907
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr 7908
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr 7909
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr 7910
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr 7911
#define CMIC_CMC0_CCMDMA_CH2_STATr 7912
#define CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr 7913
#define CMIC_CMC0_CCMDMA_CH3_CFGr 7914
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr 7915
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr 7916
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr 7917
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr 7918
#define CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr 7919
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr 7920
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr 7921
#define CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr 7922
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr 7923
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr 7924
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr 7925
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr 7926
#define CMIC_CMC0_CCMDMA_CH3_STATr 7927
#define CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr 7928
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r 7929
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r 7930
#define CMIC_CMC0_PKTDMA_CH0_CTRLr 7931
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr 7932
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr 7933
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr 7934
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr 7935
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr 7936
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr 7937
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr 7938
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr 7939
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr 7940
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr 7941
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr 7942
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr 7943
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr 7944
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr 7945
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr 7946
#define CMIC_CMC0_PKTDMA_CH0_INTR_COALr 7947
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr 7948
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr 7949
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr 7950
#define CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr 7951
#define CMIC_CMC0_PKTDMA_CH0_STATr 7952
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r 7953
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r 7954
#define CMIC_CMC0_PKTDMA_CH1_CTRLr 7955
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr 7956
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr 7957
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr 7958
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr 7959
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr 7960
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr 7961
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr 7962
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr 7963
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr 7964
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr 7965
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr 7966
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr 7967
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr 7968
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr 7969
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr 7970
#define CMIC_CMC0_PKTDMA_CH1_INTR_COALr 7971
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr 7972
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr 7973
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr 7974
#define CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr 7975
#define CMIC_CMC0_PKTDMA_CH1_STATr 7976
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r 7977
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r 7978
#define CMIC_CMC0_PKTDMA_CH2_CTRLr 7979
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr 7980
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr 7981
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr 7982
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr 7983
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr 7984
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr 7985
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr 7986
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr 7987
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr 7988
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr 7989
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr 7990
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr 7991
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr 7992
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr 7993
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr 7994
#define CMIC_CMC0_PKTDMA_CH2_INTR_COALr 7995
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr 7996
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr 7997
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr 7998
#define CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr 7999
#define CMIC_CMC0_PKTDMA_CH2_STATr 8000
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r 8001
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r 8002
#define CMIC_CMC0_PKTDMA_CH3_CTRLr 8003
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr 8004
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr 8005
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr 8006
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr 8007
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr 8008
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr 8009
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr 8010
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr 8011
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr 8012
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr 8013
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr 8014
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr 8015
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr 8016
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr 8017
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr 8018
#define CMIC_CMC0_PKTDMA_CH3_INTR_COALr 8019
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr 8020
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr 8021
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr 8022
#define CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr 8023
#define CMIC_CMC0_PKTDMA_CH3_STATr 8024
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r 8025
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r 8026
#define CMIC_CMC0_PKTDMA_CH4_CTRLr 8027
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr 8028
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr 8029
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr 8030
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr 8031
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr 8032
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr 8033
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr 8034
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr 8035
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr 8036
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr 8037
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr 8038
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr 8039
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr 8040
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr 8041
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr 8042
#define CMIC_CMC0_PKTDMA_CH4_INTR_COALr 8043
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr 8044
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr 8045
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr 8046
#define CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr 8047
#define CMIC_CMC0_PKTDMA_CH4_STATr 8048
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r 8049
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r 8050
#define CMIC_CMC0_PKTDMA_CH5_CTRLr 8051
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr 8052
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr 8053
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr 8054
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr 8055
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr 8056
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr 8057
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr 8058
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr 8059
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr 8060
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr 8061
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr 8062
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr 8063
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr 8064
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr 8065
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr 8066
#define CMIC_CMC0_PKTDMA_CH5_INTR_COALr 8067
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr 8068
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr 8069
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr 8070
#define CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr 8071
#define CMIC_CMC0_PKTDMA_CH5_STATr 8072
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r 8073
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r 8074
#define CMIC_CMC0_PKTDMA_CH6_CTRLr 8075
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr 8076
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr 8077
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr 8078
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr 8079
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr 8080
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr 8081
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr 8082
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr 8083
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr 8084
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr 8085
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr 8086
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr 8087
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr 8088
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr 8089
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr 8090
#define CMIC_CMC0_PKTDMA_CH6_INTR_COALr 8091
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr 8092
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr 8093
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr 8094
#define CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr 8095
#define CMIC_CMC0_PKTDMA_CH6_STATr 8096
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r 8097
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r 8098
#define CMIC_CMC0_PKTDMA_CH7_CTRLr 8099
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr 8100
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr 8101
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr 8102
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr 8103
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr 8104
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr 8105
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr 8106
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr 8107
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr 8108
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr 8109
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr 8110
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr 8111
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr 8112
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr 8113
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr 8114
#define CMIC_CMC0_PKTDMA_CH7_INTR_COALr 8115
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr 8116
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr 8117
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr 8118
#define CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr 8119
#define CMIC_CMC0_PKTDMA_CH7_STATr 8120
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr 8121
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr 8122
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr 8123
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr 8124
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr 8125
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr 8126
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 8127
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8128
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8129
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 8130
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 8131
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8132
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 8133
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr 8134
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr 8135
#define CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr 8136
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr 8137
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr 8138
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr 8139
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr 8140
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr 8141
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr 8142
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr 8143
#define CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r 8144
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr 8145
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 8146
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr 8147
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr 8148
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr 8149
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr 8150
#define CMIC_CMC0_SBUSDMA_CH0_TIMERr 8151
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr 8152
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr 8153
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr 8154
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr 8155
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr 8156
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr 8157
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr 8158
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 8159
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8160
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8161
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 8162
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 8163
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8164
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 8165
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr 8166
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr 8167
#define CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr 8168
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr 8169
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr 8170
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr 8171
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr 8172
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr 8173
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr 8174
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr 8175
#define CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r 8176
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr 8177
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 8178
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr 8179
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr 8180
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr 8181
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr 8182
#define CMIC_CMC0_SBUSDMA_CH1_TIMERr 8183
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr 8184
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr 8185
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr 8186
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr 8187
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr 8188
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr 8189
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr 8190
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 8191
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8192
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8193
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 8194
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 8195
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8196
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 8197
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr 8198
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr 8199
#define CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr 8200
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr 8201
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr 8202
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr 8203
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr 8204
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr 8205
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr 8206
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr 8207
#define CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r 8208
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr 8209
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 8210
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr 8211
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr 8212
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr 8213
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr 8214
#define CMIC_CMC0_SBUSDMA_CH2_TIMERr 8215
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr 8216
#define CMIC_CMC0_SBUSDMA_CH3_CONTROLr 8217
#define CMIC_CMC0_SBUSDMA_CH3_COUNTr 8218
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr 8219
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr 8220
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr 8221
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr 8222
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr 8223
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8224
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8225
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr 8226
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr 8227
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8228
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr 8229
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr 8230
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr 8231
#define CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr 8232
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr 8233
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr 8234
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr 8235
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr 8236
#define CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr 8237
#define CMIC_CMC0_SBUSDMA_CH3_OPCODEr 8238
#define CMIC_CMC0_SBUSDMA_CH3_REQUESTr 8239
#define CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r 8240
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr 8241
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr 8242
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr 8243
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr 8244
#define CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr 8245
#define CMIC_CMC0_SBUSDMA_CH3_STATUSr 8246
#define CMIC_CMC0_SBUSDMA_CH3_TIMERr 8247
#define CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr 8248
#define CMIC_CMC0_SBUSDMA_CH4_CONTROLr 8249
#define CMIC_CMC0_SBUSDMA_CH4_COUNTr 8250
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr 8251
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr 8252
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr 8253
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr 8254
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr 8255
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8256
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8257
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr 8258
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr 8259
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8260
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr 8261
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr 8262
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr 8263
#define CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr 8264
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr 8265
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr 8266
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr 8267
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr 8268
#define CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr 8269
#define CMIC_CMC0_SBUSDMA_CH4_OPCODEr 8270
#define CMIC_CMC0_SBUSDMA_CH4_REQUESTr 8271
#define CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r 8272
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr 8273
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr 8274
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr 8275
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr 8276
#define CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr 8277
#define CMIC_CMC0_SBUSDMA_CH4_STATUSr 8278
#define CMIC_CMC0_SBUSDMA_CH4_TIMERr 8279
#define CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr 8280
#define CMIC_CMC0_SBUSDMA_CH5_CONTROLr 8281
#define CMIC_CMC0_SBUSDMA_CH5_COUNTr 8282
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr 8283
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr 8284
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr 8285
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr 8286
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr 8287
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8288
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8289
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr 8290
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr 8291
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8292
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr 8293
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr 8294
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr 8295
#define CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr 8296
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr 8297
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr 8298
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr 8299
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr 8300
#define CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr 8301
#define CMIC_CMC0_SBUSDMA_CH5_OPCODEr 8302
#define CMIC_CMC0_SBUSDMA_CH5_REQUESTr 8303
#define CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r 8304
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr 8305
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr 8306
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr 8307
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr 8308
#define CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr 8309
#define CMIC_CMC0_SBUSDMA_CH5_STATUSr 8310
#define CMIC_CMC0_SBUSDMA_CH5_TIMERr 8311
#define CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr 8312
#define CMIC_CMC0_SBUSDMA_CH6_CONTROLr 8313
#define CMIC_CMC0_SBUSDMA_CH6_COUNTr 8314
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr 8315
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr 8316
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr 8317
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr 8318
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr 8319
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8320
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8321
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr 8322
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr 8323
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8324
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr 8325
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr 8326
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr 8327
#define CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr 8328
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr 8329
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr 8330
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr 8331
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr 8332
#define CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr 8333
#define CMIC_CMC0_SBUSDMA_CH6_OPCODEr 8334
#define CMIC_CMC0_SBUSDMA_CH6_REQUESTr 8335
#define CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r 8336
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr 8337
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr 8338
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr 8339
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr 8340
#define CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr 8341
#define CMIC_CMC0_SBUSDMA_CH6_STATUSr 8342
#define CMIC_CMC0_SBUSDMA_CH6_TIMERr 8343
#define CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr 8344
#define CMIC_CMC0_SBUSDMA_CH7_CONTROLr 8345
#define CMIC_CMC0_SBUSDMA_CH7_COUNTr 8346
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr 8347
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr 8348
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr 8349
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr 8350
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr 8351
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8352
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8353
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr 8354
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr 8355
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8356
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr 8357
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr 8358
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr 8359
#define CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr 8360
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr 8361
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr 8362
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr 8363
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr 8364
#define CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr 8365
#define CMIC_CMC0_SBUSDMA_CH7_OPCODEr 8366
#define CMIC_CMC0_SBUSDMA_CH7_REQUESTr 8367
#define CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r 8368
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr 8369
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr 8370
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr 8371
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr 8372
#define CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr 8373
#define CMIC_CMC0_SBUSDMA_CH7_STATUSr 8374
#define CMIC_CMC0_SBUSDMA_CH7_TIMERr 8375
#define CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr 8376
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr 8377
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 8378
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr 8379
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 8380
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr 8381
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr 8382
#define CMIC_CMC0_SHARED_AXI_PER_ID_STATr 8383
#define CMIC_CMC0_SHARED_AXI_STATr 8384
#define CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr 8385
#define CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr 8386
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr 8387
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr 8388
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr 8389
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr 8390
#define CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr 8391
#define CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 8392
#define CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr 8393
#define CMIC_CMC0_SHARED_CONFIGr 8394
#define CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr 8395
#define CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 8396
#define CMIC_CMC0_SHARED_IRQ_STAT0r 8397
#define CMIC_CMC0_SHARED_IRQ_STAT1r 8398
#define CMIC_CMC0_SHARED_IRQ_STAT_CLR0r 8399
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr 8400
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr 8401
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr 8402
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r 8403
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r 8404
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr 8405
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr 8406
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr 8407
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr 8408
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r 8409
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r 8410
#define CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 8411
#define CMIC_CMC0_SHARED_RXBUF_CONFIGr 8412
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 8413
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 8414
#define CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr 8415
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr 8416
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr 8417
#define CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr 8418
#define CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr 8419
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr 8420
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr 8421
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr 8422
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr 8423
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 8424
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 8425
#define CMIC_CMC0_SHARED_TXBUF_DEBUGr 8426
#define CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr 8427
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr 8428
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr 8429
#define CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr 8430
#define CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr 8431
#define CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 8432
#define CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr 8433
#define CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr 8434
#define CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr 8435
#define CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr 8436
#define CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr 8437
#define CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr 8438
#define CMIC_CMC1_CCMDMA_CH0_CFGr 8439
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr 8440
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr 8441
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr 8442
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr 8443
#define CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr 8444
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr 8445
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr 8446
#define CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr 8447
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr 8448
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr 8449
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr 8450
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr 8451
#define CMIC_CMC1_CCMDMA_CH0_STATr 8452
#define CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr 8453
#define CMIC_CMC1_CCMDMA_CH1_CFGr 8454
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr 8455
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr 8456
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr 8457
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr 8458
#define CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr 8459
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr 8460
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr 8461
#define CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr 8462
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr 8463
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr 8464
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr 8465
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr 8466
#define CMIC_CMC1_CCMDMA_CH1_STATr 8467
#define CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr 8468
#define CMIC_CMC1_CCMDMA_CH2_CFGr 8469
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr 8470
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr 8471
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr 8472
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr 8473
#define CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr 8474
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr 8475
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr 8476
#define CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr 8477
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr 8478
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr 8479
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr 8480
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr 8481
#define CMIC_CMC1_CCMDMA_CH2_STATr 8482
#define CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr 8483
#define CMIC_CMC1_CCMDMA_CH3_CFGr 8484
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr 8485
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr 8486
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr 8487
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr 8488
#define CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr 8489
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr 8490
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr 8491
#define CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr 8492
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr 8493
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr 8494
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr 8495
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr 8496
#define CMIC_CMC1_CCMDMA_CH3_STATr 8497
#define CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr 8498
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r 8499
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r 8500
#define CMIC_CMC1_PKTDMA_CH0_CTRLr 8501
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr 8502
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr 8503
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr 8504
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr 8505
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr 8506
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr 8507
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr 8508
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr 8509
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr 8510
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr 8511
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr 8512
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr 8513
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr 8514
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr 8515
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr 8516
#define CMIC_CMC1_PKTDMA_CH0_INTR_COALr 8517
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr 8518
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr 8519
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr 8520
#define CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr 8521
#define CMIC_CMC1_PKTDMA_CH0_STATr 8522
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r 8523
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r 8524
#define CMIC_CMC1_PKTDMA_CH1_CTRLr 8525
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr 8526
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr 8527
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr 8528
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr 8529
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr 8530
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr 8531
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr 8532
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr 8533
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr 8534
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr 8535
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr 8536
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr 8537
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr 8538
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr 8539
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr 8540
#define CMIC_CMC1_PKTDMA_CH1_INTR_COALr 8541
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr 8542
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr 8543
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr 8544
#define CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr 8545
#define CMIC_CMC1_PKTDMA_CH1_STATr 8546
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r 8547
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r 8548
#define CMIC_CMC1_PKTDMA_CH2_CTRLr 8549
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr 8550
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr 8551
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr 8552
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr 8553
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr 8554
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr 8555
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr 8556
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr 8557
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr 8558
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr 8559
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr 8560
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr 8561
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr 8562
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr 8563
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr 8564
#define CMIC_CMC1_PKTDMA_CH2_INTR_COALr 8565
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr 8566
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr 8567
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr 8568
#define CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr 8569
#define CMIC_CMC1_PKTDMA_CH2_STATr 8570
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r 8571
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r 8572
#define CMIC_CMC1_PKTDMA_CH3_CTRLr 8573
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr 8574
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr 8575
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr 8576
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr 8577
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr 8578
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr 8579
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr 8580
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr 8581
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr 8582
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr 8583
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr 8584
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr 8585
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr 8586
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr 8587
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr 8588
#define CMIC_CMC1_PKTDMA_CH3_INTR_COALr 8589
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr 8590
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr 8591
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr 8592
#define CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr 8593
#define CMIC_CMC1_PKTDMA_CH3_STATr 8594
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r 8595
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r 8596
#define CMIC_CMC1_PKTDMA_CH4_CTRLr 8597
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr 8598
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr 8599
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr 8600
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr 8601
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr 8602
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr 8603
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr 8604
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr 8605
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr 8606
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr 8607
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr 8608
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr 8609
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr 8610
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr 8611
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr 8612
#define CMIC_CMC1_PKTDMA_CH4_INTR_COALr 8613
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr 8614
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr 8615
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr 8616
#define CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr 8617
#define CMIC_CMC1_PKTDMA_CH4_STATr 8618
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r 8619
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r 8620
#define CMIC_CMC1_PKTDMA_CH5_CTRLr 8621
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr 8622
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr 8623
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr 8624
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr 8625
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr 8626
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr 8627
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr 8628
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr 8629
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr 8630
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr 8631
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr 8632
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr 8633
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr 8634
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr 8635
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr 8636
#define CMIC_CMC1_PKTDMA_CH5_INTR_COALr 8637
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr 8638
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr 8639
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr 8640
#define CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr 8641
#define CMIC_CMC1_PKTDMA_CH5_STATr 8642
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r 8643
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r 8644
#define CMIC_CMC1_PKTDMA_CH6_CTRLr 8645
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr 8646
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr 8647
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr 8648
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr 8649
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr 8650
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr 8651
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr 8652
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr 8653
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr 8654
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr 8655
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr 8656
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr 8657
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr 8658
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr 8659
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr 8660
#define CMIC_CMC1_PKTDMA_CH6_INTR_COALr 8661
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr 8662
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr 8663
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr 8664
#define CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr 8665
#define CMIC_CMC1_PKTDMA_CH6_STATr 8666
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r 8667
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r 8668
#define CMIC_CMC1_PKTDMA_CH7_CTRLr 8669
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr 8670
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr 8671
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr 8672
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr 8673
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr 8674
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr 8675
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr 8676
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr 8677
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr 8678
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr 8679
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr 8680
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr 8681
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr 8682
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr 8683
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr 8684
#define CMIC_CMC1_PKTDMA_CH7_INTR_COALr 8685
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr 8686
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr 8687
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr 8688
#define CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr 8689
#define CMIC_CMC1_PKTDMA_CH7_STATr 8690
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr 8691
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr 8692
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr 8693
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr 8694
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr 8695
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr 8696
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 8697
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8698
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8699
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 8700
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 8701
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8702
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 8703
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr 8704
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr 8705
#define CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr 8706
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr 8707
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr 8708
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr 8709
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr 8710
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr 8711
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr 8712
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr 8713
#define CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r 8714
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr 8715
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 8716
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr 8717
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr 8718
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr 8719
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr 8720
#define CMIC_CMC1_SBUSDMA_CH0_TIMERr 8721
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr 8722
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr 8723
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr 8724
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr 8725
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr 8726
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr 8727
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr 8728
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 8729
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8730
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8731
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 8732
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 8733
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8734
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 8735
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr 8736
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr 8737
#define CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr 8738
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr 8739
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr 8740
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr 8741
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr 8742
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr 8743
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr 8744
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr 8745
#define CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r 8746
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr 8747
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 8748
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr 8749
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr 8750
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr 8751
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr 8752
#define CMIC_CMC1_SBUSDMA_CH1_TIMERr 8753
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr 8754
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr 8755
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr 8756
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr 8757
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr 8758
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr 8759
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr 8760
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 8761
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8762
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8763
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 8764
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 8765
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8766
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 8767
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr 8768
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr 8769
#define CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr 8770
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr 8771
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr 8772
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr 8773
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr 8774
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr 8775
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr 8776
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr 8777
#define CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r 8778
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr 8779
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 8780
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr 8781
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr 8782
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr 8783
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr 8784
#define CMIC_CMC1_SBUSDMA_CH2_TIMERr 8785
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr 8786
#define CMIC_CMC1_SBUSDMA_CH3_CONTROLr 8787
#define CMIC_CMC1_SBUSDMA_CH3_COUNTr 8788
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr 8789
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr 8790
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr 8791
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr 8792
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr 8793
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8794
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8795
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr 8796
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr 8797
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8798
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr 8799
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr 8800
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr 8801
#define CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr 8802
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr 8803
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr 8804
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr 8805
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr 8806
#define CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr 8807
#define CMIC_CMC1_SBUSDMA_CH3_OPCODEr 8808
#define CMIC_CMC1_SBUSDMA_CH3_REQUESTr 8809
#define CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r 8810
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr 8811
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr 8812
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr 8813
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr 8814
#define CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr 8815
#define CMIC_CMC1_SBUSDMA_CH3_STATUSr 8816
#define CMIC_CMC1_SBUSDMA_CH3_TIMERr 8817
#define CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr 8818
#define CMIC_CMC1_SBUSDMA_CH4_CONTROLr 8819
#define CMIC_CMC1_SBUSDMA_CH4_COUNTr 8820
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr 8821
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr 8822
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr 8823
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr 8824
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr 8825
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8826
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8827
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr 8828
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr 8829
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8830
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr 8831
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr 8832
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr 8833
#define CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr 8834
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr 8835
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr 8836
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr 8837
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr 8838
#define CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr 8839
#define CMIC_CMC1_SBUSDMA_CH4_OPCODEr 8840
#define CMIC_CMC1_SBUSDMA_CH4_REQUESTr 8841
#define CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r 8842
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr 8843
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr 8844
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr 8845
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr 8846
#define CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr 8847
#define CMIC_CMC1_SBUSDMA_CH4_STATUSr 8848
#define CMIC_CMC1_SBUSDMA_CH4_TIMERr 8849
#define CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr 8850
#define CMIC_CMC1_SBUSDMA_CH5_CONTROLr 8851
#define CMIC_CMC1_SBUSDMA_CH5_COUNTr 8852
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr 8853
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr 8854
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr 8855
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr 8856
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr 8857
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8858
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8859
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr 8860
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr 8861
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8862
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr 8863
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr 8864
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr 8865
#define CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr 8866
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr 8867
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr 8868
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr 8869
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr 8870
#define CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr 8871
#define CMIC_CMC1_SBUSDMA_CH5_OPCODEr 8872
#define CMIC_CMC1_SBUSDMA_CH5_REQUESTr 8873
#define CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r 8874
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr 8875
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr 8876
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr 8877
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr 8878
#define CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr 8879
#define CMIC_CMC1_SBUSDMA_CH5_STATUSr 8880
#define CMIC_CMC1_SBUSDMA_CH5_TIMERr 8881
#define CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr 8882
#define CMIC_CMC1_SBUSDMA_CH6_CONTROLr 8883
#define CMIC_CMC1_SBUSDMA_CH6_COUNTr 8884
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr 8885
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr 8886
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr 8887
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr 8888
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr 8889
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8890
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8891
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr 8892
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr 8893
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8894
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr 8895
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr 8896
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr 8897
#define CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr 8898
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr 8899
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr 8900
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr 8901
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr 8902
#define CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr 8903
#define CMIC_CMC1_SBUSDMA_CH6_OPCODEr 8904
#define CMIC_CMC1_SBUSDMA_CH6_REQUESTr 8905
#define CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r 8906
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr 8907
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr 8908
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr 8909
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr 8910
#define CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr 8911
#define CMIC_CMC1_SBUSDMA_CH6_STATUSr 8912
#define CMIC_CMC1_SBUSDMA_CH6_TIMERr 8913
#define CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr 8914
#define CMIC_CMC1_SBUSDMA_CH7_CONTROLr 8915
#define CMIC_CMC1_SBUSDMA_CH7_COUNTr 8916
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr 8917
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr 8918
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr 8919
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr 8920
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr 8921
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 8922
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 8923
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr 8924
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr 8925
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 8926
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr 8927
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr 8928
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr 8929
#define CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr 8930
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr 8931
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr 8932
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr 8933
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr 8934
#define CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr 8935
#define CMIC_CMC1_SBUSDMA_CH7_OPCODEr 8936
#define CMIC_CMC1_SBUSDMA_CH7_REQUESTr 8937
#define CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r 8938
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr 8939
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr 8940
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr 8941
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr 8942
#define CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr 8943
#define CMIC_CMC1_SBUSDMA_CH7_STATUSr 8944
#define CMIC_CMC1_SBUSDMA_CH7_TIMERr 8945
#define CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr 8946
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr 8947
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 8948
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr 8949
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 8950
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr 8951
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr 8952
#define CMIC_CMC1_SHARED_AXI_PER_ID_STATr 8953
#define CMIC_CMC1_SHARED_AXI_STATr 8954
#define CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr 8955
#define CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr 8956
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr 8957
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr 8958
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr 8959
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr 8960
#define CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr 8961
#define CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 8962
#define CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr 8963
#define CMIC_CMC1_SHARED_CONFIGr 8964
#define CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr 8965
#define CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 8966
#define CMIC_CMC1_SHARED_IRQ_STAT0r 8967
#define CMIC_CMC1_SHARED_IRQ_STAT1r 8968
#define CMIC_CMC1_SHARED_IRQ_STAT_CLR0r 8969
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr 8970
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr 8971
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr 8972
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r 8973
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r 8974
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr 8975
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr 8976
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr 8977
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr 8978
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r 8979
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r 8980
#define CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 8981
#define CMIC_CMC1_SHARED_RXBUF_CONFIGr 8982
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 8983
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 8984
#define CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr 8985
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr 8986
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr 8987
#define CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr 8988
#define CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr 8989
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr 8990
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr 8991
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr 8992
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr 8993
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 8994
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 8995
#define CMIC_CMC1_SHARED_TXBUF_DEBUGr 8996
#define CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr 8997
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr 8998
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr 8999
#define CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr 9000
#define CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr 9001
#define CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 9002
#define CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr 9003
#define CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr 9004
#define CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr 9005
#define CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr 9006
#define CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr 9007
#define CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr 9008
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr 9009
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r 9010
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9011
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9012
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr 9013
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr 9014
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr 9015
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr 9016
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr 9017
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9018
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9019
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 9020
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9021
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9022
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr 9023
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 9024
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr 9025
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr 9026
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr 9027
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr 9028
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r 9029
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9030
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9031
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr 9032
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr 9033
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr 9034
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr 9035
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr 9036
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9037
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9038
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr 9039
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9040
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9041
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr 9042
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr 9043
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr 9044
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr 9045
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr 9046
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr 9047
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r 9048
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9049
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9050
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr 9051
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr 9052
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr 9053
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr 9054
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr 9055
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9056
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9057
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr 9058
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9059
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9060
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr 9061
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr 9062
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr 9063
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr 9064
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr 9065
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr 9066
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r 9067
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9068
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9069
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr 9070
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr 9071
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr 9072
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr 9073
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr 9074
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9075
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9076
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 9077
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9078
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9079
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr 9080
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 9081
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr 9082
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr 9083
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr 9084
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr 9085
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r 9086
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9087
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9088
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr 9089
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr 9090
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr 9091
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr 9092
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr 9093
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9094
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9095
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 9096
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9097
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9098
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr 9099
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 9100
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr 9101
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr 9102
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr 9103
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr 9104
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r 9105
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9106
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9107
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr 9108
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr 9109
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr 9110
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr 9111
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr 9112
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9113
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9114
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 9115
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9116
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9117
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr 9118
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 9119
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr 9120
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr 9121
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr 9122
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr 9123
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r 9124
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9125
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9126
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr 9127
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr 9128
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr 9129
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr 9130
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr 9131
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9132
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9133
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr 9134
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9135
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9136
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr 9137
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr 9138
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr 9139
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr 9140
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr 9141
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr 9142
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r 9143
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9144
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9145
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr 9146
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr 9147
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr 9148
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr 9149
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr 9150
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9151
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9152
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr 9153
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9154
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9155
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr 9156
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr 9157
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr 9158
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr 9159
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr 9160
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr 9161
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r 9162
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9163
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9164
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr 9165
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr 9166
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr 9167
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr 9168
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr 9169
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9170
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9171
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr 9172
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9173
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9174
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr 9175
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr 9176
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr 9177
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr 9178
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr 9179
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr 9180
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r 9181
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9182
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9183
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr 9184
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr 9185
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr 9186
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr 9187
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr 9188
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9189
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9190
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr 9191
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9192
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9193
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr 9194
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr 9195
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr 9196
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr 9197
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr 9198
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr 9199
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r 9200
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9201
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9202
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr 9203
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr 9204
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr 9205
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr 9206
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr 9207
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9208
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9209
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr 9210
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9211
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9212
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr 9213
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr 9214
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr 9215
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr 9216
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr 9217
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr 9218
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r 9219
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 9220
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 9221
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr 9222
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr 9223
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr 9224
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr 9225
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr 9226
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr 9227
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr 9228
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr 9229
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 9230
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 9231
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr 9232
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr 9233
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr 9234
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr 9235
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr 9236
#define CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr 9237
#define CMIC_COMMON_POOL_SCHAN_CH0_CTRLr 9238
#define CMIC_COMMON_POOL_SCHAN_CH0_ERRr 9239
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr 9240
#define CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr 9241
#define CMIC_COMMON_POOL_SCHAN_CH1_CTRLr 9242
#define CMIC_COMMON_POOL_SCHAN_CH1_ERRr 9243
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr 9244
#define CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr 9245
#define CMIC_COMMON_POOL_SCHAN_CH2_CTRLr 9246
#define CMIC_COMMON_POOL_SCHAN_CH2_ERRr 9247
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr 9248
#define CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr 9249
#define CMIC_COMMON_POOL_SCHAN_CH3_CTRLr 9250
#define CMIC_COMMON_POOL_SCHAN_CH3_ERRr 9251
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr 9252
#define CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr 9253
#define CMIC_COMMON_POOL_SCHAN_CH4_CTRLr 9254
#define CMIC_COMMON_POOL_SCHAN_CH4_ERRr 9255
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr 9256
#define CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr 9257
#define CMIC_COMMON_POOL_SCHAN_CH5_CTRLr 9258
#define CMIC_COMMON_POOL_SCHAN_CH5_ERRr 9259
#define CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr 9260
#define CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr 9261
#define CMIC_COMMON_POOL_SCHAN_CH6_CTRLr 9262
#define CMIC_COMMON_POOL_SCHAN_CH6_ERRr 9263
#define CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr 9264
#define CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr 9265
#define CMIC_COMMON_POOL_SCHAN_CH7_CTRLr 9266
#define CMIC_COMMON_POOL_SCHAN_CH7_ERRr 9267
#define CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr 9268
#define CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr 9269
#define CMIC_COMMON_POOL_SCHAN_CH8_CTRLr 9270
#define CMIC_COMMON_POOL_SCHAN_CH8_ERRr 9271
#define CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr 9272
#define CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr 9273
#define CMIC_COMMON_POOL_SCHAN_CH9_CTRLr 9274
#define CMIC_COMMON_POOL_SCHAN_CH9_ERRr 9275
#define CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr 9276
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr 9277
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr 9278
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr 9279
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr 9280
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr 9281
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr 9282
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr 9283
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr 9284
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr 9285
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr 9286
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr 9287
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr 9288
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr 9289
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr 9290
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr 9291
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr 9292
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr 9293
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr 9294
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr 9295
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr 9296
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr 9297
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr 9298
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr 9299
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr 9300
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr 9301
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr 9302
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr 9303
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr 9304
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr 9305
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr 9306
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr 9307
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr 9308
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr 9309
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr 9310
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr 9311
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr 9312
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr 9313
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 9314
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr 9315
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 9316
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr 9317
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr 9318
#define CMIC_COMMON_POOL_SHARED_CONFIGr 9319
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr 9320
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr 9321
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r 9322
#define CMIC_COMMON_POOL_SHARED_IRQ_STAT0r 9323
#define CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr 9324
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r 9325
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r 9326
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r 9327
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r 9328
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r 9329
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r 9330
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r 9331
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r 9332
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLEr 9333
#define CMIC_IPROC_TO_RCPU_IRQ_STAT0r 9334
#define CMIC_IPROC_TO_RCPU_IRQ_STAT1r 9335
#define CMIC_IPROC_TO_RCPU_IRQ_STAT2r 9336
#define CMIC_IPROC_TO_RCPU_IRQ_STAT3r 9337
#define CMIC_IPROC_TO_RCPU_IRQ_STAT4r 9338
#define CMIC_IPROC_TO_RCPU_IRQ_STAT5r 9339
#define CMIC_IPROC_TO_RCPU_IRQ_STAT6r 9340
#define CMIC_IPROC_TO_RCPU_IRQ_STAT7r 9341
#define CMIC_IPROC_TO_RCPU_IRQ_STATr 9342
#define CMIC_RPE_1BIT_ECC_ERROR_STATUSr 9343
#define CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr 9344
#define CMIC_RPE_2BIT_ECC_ERROR_STATUSr 9345
#define CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr 9346
#define CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr 9347
#define CMIC_RPE_AXI_AR_COUNT_TXr 9348
#define CMIC_RPE_AXI_STATr 9349
#define CMIC_RPE_BIT_ECC_ERROR_STATUSr 9350
#define CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr 9351
#define CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr 9352
#define CMIC_RPE_COMPLETION_BUF_ECC_STATUSr 9353
#define CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr 9354
#define CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 9355
#define CMIC_RPE_COMPLETION_BUF_TM_CONTROLr 9356
#define CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 9357
#define CMIC_RPE_INTR_PKT_PACING_DELAYr 9358
#define CMIC_RPE_IRQ_STATr 9359
#define CMIC_RPE_IRQ_STAT_CLRr 9360
#define CMIC_RPE_PIO_MEMDMA_COSr 9361
#define CMIC_RPE_PIO_MEMDMA_COS_0r 9362
#define CMIC_RPE_PIO_MEMDMA_COS_1r 9363
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr 9364
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr 9365
#define CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr 9366
#define CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr 9367
#define CMIC_RPE_PKTDMA_COSr 9368
#define CMIC_RPE_PKTDMA_COS_0r 9369
#define CMIC_RPE_PKTDMA_COS_1r 9370
#define CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr 9371
#define CMIC_RPE_PKT_COS_QUEUES_HIr 9372
#define CMIC_RPE_PKT_COS_QUEUES_LOr 9373
#define CMIC_RPE_PKT_COUNT_FROMCPUr 9374
#define CMIC_RPE_PKT_COUNT_FROMCPU_MHr 9375
#define CMIC_RPE_PKT_COUNT_INTRr 9376
#define CMIC_RPE_PKT_COUNT_MEMDMAr 9377
#define CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr 9378
#define CMIC_RPE_PKT_COUNT_PIOr 9379
#define CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr 9380
#define CMIC_RPE_PKT_COUNT_PIO_REPLYr 9381
#define CMIC_RPE_PKT_COUNT_RXPKTr 9382
#define CMIC_RPE_PKT_COUNT_RXPKT_ERRr 9383
#define CMIC_RPE_PKT_COUNT_SBUSDMAr 9384
#define CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr 9385
#define CMIC_RPE_PKT_COUNT_SCHANr 9386
#define CMIC_RPE_PKT_COUNT_SCHAN_REPr 9387
#define CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr 9388
#define CMIC_RPE_PKT_COUNT_TOCPUDMr 9389
#define CMIC_RPE_PKT_COUNT_TOCPUDr 9390
#define CMIC_RPE_PKT_COUNT_TOCPUEMr 9391
#define CMIC_RPE_PKT_COUNT_TOCPUEr 9392
#define CMIC_RPE_PKT_COUNT_TXPKTr 9393
#define CMIC_RPE_PKT_COUNT_TXPKT_ERRr 9394
#define CMIC_RPE_PKT_CTRLr 9395
#define CMIC_RPE_PKT_ETHER_SIGr 9396
#define CMIC_RPE_PKT_FIRST_DROP_REASONr 9397
#define CMIC_RPE_PKT_FIRST_DROP_REASON_0r 9398
#define CMIC_RPE_PKT_FIRST_DROP_REASON_1r 9399
#define CMIC_RPE_PKT_FIRST_DROP_REASON_2r 9400
#define CMIC_RPE_PKT_FIRST_DROP_REASON_3r 9401
#define CMIC_RPE_PKT_FIRST_DROP_REASON_4r 9402
#define CMIC_RPE_PKT_FIRST_DROP_REASON_5r 9403
#define CMIC_RPE_PKT_FIRST_DROP_REASON_6r 9404
#define CMIC_RPE_PKT_FIRST_DROP_REASON_7r 9405
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr 9406
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r 9407
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r 9408
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r 9409
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r 9410
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r 9411
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r 9412
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r 9413
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r 9414
#define CMIC_RPE_PKT_LMAC0_HIr 9415
#define CMIC_RPE_PKT_LMAC0_LOr 9416
#define CMIC_RPE_PKT_LMAC1_HIr 9417
#define CMIC_RPE_PKT_LMAC1_LOr 9418
#define CMIC_RPE_PKT_LMAC_HIr 9419
#define CMIC_RPE_PKT_LMAC_LOr 9420
#define CMIC_RPE_PKT_PORTS_0r 9421
#define CMIC_RPE_PKT_PORTS_1r 9422
#define CMIC_RPE_PKT_PORTS_2r 9423
#define CMIC_RPE_PKT_PORTS_3r 9424
#define CMIC_RPE_PKT_PORTS_4r 9425
#define CMIC_RPE_PKT_PORTS_5r 9426
#define CMIC_RPE_PKT_PORTS_6r 9427
#define CMIC_RPE_PKT_PORTS_7r 9428
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr 9429
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r 9430
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r 9431
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r 9432
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r 9433
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r 9434
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r 9435
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r 9436
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r 9437
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r 9438
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r 9439
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r 9440
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r 9441
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r 9442
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r 9443
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r 9444
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r 9445
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r 9446
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r 9447
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r 9448
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r 9449
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r 9450
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r 9451
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r 9452
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r 9453
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r 9454
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r 9455
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r 9456
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r 9457
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r 9458
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r 9459
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r 9460
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r 9461
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r 9462
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r 9463
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r 9464
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r 9465
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r 9466
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r 9467
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r 9468
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r 9469
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r 9470
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r 9471
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r 9472
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r 9473
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r 9474
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r 9475
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r 9476
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r 9477
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r 9478
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r 9479
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r 9480
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r 9481
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r 9482
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r 9483
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r 9484
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r 9485
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r 9486
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r 9487
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r 9488
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r 9489
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r 9490
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r 9491
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r 9492
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r 9493
#define CMIC_RPE_PKT_REASON_0_TYPEr 9494
#define CMIC_RPE_PKT_REASON_1_TYPEr 9495
#define CMIC_RPE_PKT_REASON_2_TYPEr 9496
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr 9497
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr 9498
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr 9499
#define CMIC_RPE_PKT_REASON_MINI_0_TYPEr 9500
#define CMIC_RPE_PKT_REASON_MINI_1_TYPEr 9501
#define CMIC_RPE_PKT_REASON_MINI_2_TYPEr 9502
#define CMIC_RPE_PKT_RMACr 9503
#define CMIC_RPE_PKT_RMAC_HIr 9504
#define CMIC_RPE_PKT_RMH0r 9505
#define CMIC_RPE_PKT_RMH1r 9506
#define CMIC_RPE_PKT_RMH2r 9507
#define CMIC_RPE_PKT_RMH3r 9508
#define CMIC_RPE_PKT_RMHr 9509
#define CMIC_RPE_PKT_VLANr 9510
#define CMIC_RPE_SCHAN_SBUSDMA_COSr 9511
#define CMIC_RPE_SCHAN_SBUSDMA_COS_0r 9512
#define CMIC_RPE_SCHAN_SBUSDMA_COS_1r 9513
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr 9514
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr 9515
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr 9516
#define CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr 9517
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r 9518
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r 9519
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr 9520
#define CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 9521
#define CMIC_RPE_SHARED_RXBUF_CONFIGr 9522
#define CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 9523
#define CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 9524
#define CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr 9525
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUSr 9526
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr 9527
#define CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr 9528
#define CMIC_RPE_SHARED_RXBUF_TM_CONTROLr 9529
#define CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 9530
#define CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 9531
#define CMIC_RPE_SHARED_TXBUF_DEBUGr 9532
#define CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr 9533
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUSr 9534
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr 9535
#define CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr 9536
#define CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr 9537
#define CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 9538
#define CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr 9539
#define CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr 9540
#define CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr 9541
#define CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr 9542
#define CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr 9543
#define CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr 9544
#define CMIC_RPE_SHARED_TXBUF_TM_CONTROLr 9545
#define CMIC_TOP_CONFIGr 9546
#define CMIC_TOP_EPINTF_BUF_DEPTHr 9547
#define CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr 9548
#define CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr 9549
#define CMIC_TOP_EP_TO_CPU_HEADER_SIZEr 9550
#define CMIC_TOP_IPINTF_BUF_DEPTHr 9551
#define CMIC_TOP_IPINTF_INTERFACE_CREDITSr 9552
#define CMIC_TOP_IPINTF_WRR_ARB_CTRLr 9553
#define CMIC_TOP_PKT_COUNT_RXPKTr 9554
#define CMIC_TOP_PKT_COUNT_RXPKT_DROPr 9555
#define CMIC_TOP_PKT_COUNT_RXPKT_ERRr 9556
#define CMIC_TOP_PKT_COUNT_TXPKTr 9557
#define CMIC_TOP_PKT_COUNT_TXPKT_ERRr 9558
#define CMIC_TOP_RESERVEDr 9559
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr 9560
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r 9561
#define CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr 9562
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr 9563
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r 9564
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr 9565
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r 9566
#define CMIC_TOP_SBUS_RING_MAPr 9567
#define CMIC_TOP_SBUS_RING_MAP_0_7r 9568
#define CMIC_TOP_SBUS_RING_MAP_104_111r 9569
#define CMIC_TOP_SBUS_RING_MAP_112_119r 9570
#define CMIC_TOP_SBUS_RING_MAP_120_127r 9571
#define CMIC_TOP_SBUS_RING_MAP_16_23r 9572
#define CMIC_TOP_SBUS_RING_MAP_24_31r 9573
#define CMIC_TOP_SBUS_RING_MAP_32_39r 9574
#define CMIC_TOP_SBUS_RING_MAP_40_47r 9575
#define CMIC_TOP_SBUS_RING_MAP_48_55r 9576
#define CMIC_TOP_SBUS_RING_MAP_56_63r 9577
#define CMIC_TOP_SBUS_RING_MAP_64_71r 9578
#define CMIC_TOP_SBUS_RING_MAP_72_79r 9579
#define CMIC_TOP_SBUS_RING_MAP_80_87r 9580
#define CMIC_TOP_SBUS_RING_MAP_88_95r 9581
#define CMIC_TOP_SBUS_RING_MAP_8_15r 9582
#define CMIC_TOP_SBUS_RING_MAP_96_103r 9583
#define CMIC_TOP_SBUS_TIMEOUTr 9584
#define CMIC_TOP_STATISTICS_COUNTER_CONTROLr 9585
#define CMIC_TOP_STATISTICS_COUNTER_STATUSr 9586
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr 9587
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr 9588
#define CMIC_TOP_STATISTICS_EP_PKT_COUNTr 9589
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr 9590
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr 9591
#define CMIC_TOP_STATISTICS_IP_PKT_COUNTr 9592
#define CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr 9593
#define CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr 9594
#define CRU_CONTROLr 9595
#define DMU_CRU_RESETr 9596
#define DMU_PCU_OTP_CONFIGr 9597
#define DMU_PCU_OTP_CONFIG_0r 9598
#define DMU_PCU_OTP_CONFIG_10r 9599
#define DMU_PCU_OTP_CONFIG_11r 9600
#define DMU_PCU_OTP_CONFIG_12r 9601
#define DMU_PCU_OTP_CONFIG_13r 9602
#define DMU_PCU_OTP_CONFIG_14r 9603
#define DMU_PCU_OTP_CONFIG_15r 9604
#define DMU_PCU_OTP_CONFIG_16r 9605
#define DMU_PCU_OTP_CONFIG_17r 9606
#define DMU_PCU_OTP_CONFIG_18r 9607
#define DMU_PCU_OTP_CONFIG_19r 9608
#define DMU_PCU_OTP_CONFIG_1r 9609
#define DMU_PCU_OTP_CONFIG_20r 9610
#define DMU_PCU_OTP_CONFIG_21r 9611
#define DMU_PCU_OTP_CONFIG_22r 9612
#define DMU_PCU_OTP_CONFIG_23r 9613
#define DMU_PCU_OTP_CONFIG_24r 9614
#define DMU_PCU_OTP_CONFIG_25r 9615
#define DMU_PCU_OTP_CONFIG_26r 9616
#define DMU_PCU_OTP_CONFIG_27r 9617
#define DMU_PCU_OTP_CONFIG_28r 9618
#define DMU_PCU_OTP_CONFIG_29r 9619
#define DMU_PCU_OTP_CONFIG_2r 9620
#define DMU_PCU_OTP_CONFIG_30r 9621
#define DMU_PCU_OTP_CONFIG_31r 9622
#define DMU_PCU_OTP_CONFIG_3r 9623
#define DMU_PCU_OTP_CONFIG_4r 9624
#define DMU_PCU_OTP_CONFIG_5r 9625
#define DMU_PCU_OTP_CONFIG_6r 9626
#define DMU_PCU_OTP_CONFIG_7r 9627
#define DMU_PCU_OTP_CONFIG_8r 9628
#define DMU_PCU_OTP_CONFIG_9r 9629
#define DOP_COLLECTION_RESP_WORD 9630
#define FIXED_DATA 9631
#define FMT_ALPM_ENTRY_DATA 9632
#define GPIO_AUX_SELr 9633
#define GPIO_DATA_INr 9634
#define GPIO_DATA_OUTr 9635
#define GPIO_INIT_VALr 9636
#define GPIO_INT_CLRr 9637
#define GPIO_INT_DEr 9638
#define GPIO_INT_EDGEr 9639
#define GPIO_INT_MSKr 9640
#define GPIO_INT_MSTATr 9641
#define GPIO_INT_STATr 9642
#define GPIO_INT_TYPEr 9643
#define GPIO_OUT_ENr 9644
#define GPIO_PAD_RESr 9645
#define GPIO_PRB_ENABLEr 9646
#define GPIO_PRB_OEr 9647
#define GPIO_RES_ENr 9648
#define GPIO_TEST_ENABLEr 9649
#define GPIO_TEST_INPUTr 9650
#define GPIO_TEST_OUTPUTr 9651
#define ICFG_CHIP_LP_INTR_ENABLE_REG0r 9652
#define ICFG_CHIP_LP_INTR_ENABLE_REG1r 9653
#define ICFG_CHIP_LP_INTR_ENABLE_REG2r 9654
#define ICFG_CHIP_LP_INTR_ENABLE_REG3r 9655
#define ICFG_CHIP_LP_INTR_ENABLE_REGr 9656
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r 9657
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r 9658
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r 9659
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r 9660
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REGr 9661
#define ICFG_CHIP_LP_INTR_STATUS_REG0r 9662
#define ICFG_CHIP_LP_INTR_STATUS_REG1r 9663
#define ICFG_CHIP_LP_INTR_STATUS_REG2r 9664
#define ICFG_CHIP_LP_INTR_STATUS_REG3r 9665
#define ICFG_CHIP_LP_INTR_STATUS_REGr 9666
#define ICFG_CMIC_RCPU_SW_PROG_INTRr 9667
#define ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr 9668
#define ICFG_CMIC_RCPU_SW_PROG_INTR_SETr 9669
#define ICFG_CORTEXM0_SW_PROG_INTRr 9670
#define ICFG_CORTEXM0_SW_PROG_INTR_CLRr 9671
#define ICFG_CORTEXM0_SW_PROG_INTR_SETr 9672
#define ICFG_CORTEXM0_U0_SW_PROG_INTRr 9673
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr 9674
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr 9675
#define ICFG_CORTEXM0_U1_SW_PROG_INTRr 9676
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr 9677
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr 9678
#define ICFG_CORTEXM0_U2_SW_PROG_INTRr 9679
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr 9680
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr 9681
#define ICFG_CORTEXM0_U3_SW_PROG_INTRr 9682
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr 9683
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr 9684
#define ICFG_GEN_PURPOSE_REGr 9685
#define ICFG_MHOST0_STRAPSr 9686
#define ICFG_MHOST1_STRAPSr 9687
#define ICFG_PCIE_0_STRAPSr 9688
#define ICFG_PCIE_SW_PROG_INTRr 9689
#define ICFG_PCIE_SW_PROG_INTR_CLRr 9690
#define ICFG_PCIE_SW_PROG_INTR_SETr 9691
#define ICFG_ROM_STRAPSr 9692
#define ICFG_RTS0_MHOST0_SW_PROG_INTRr 9693
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr 9694
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr 9695
#define ICFG_RTS0_MHOST1_SW_PROG_INTRr 9696
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr 9697
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr 9698
#define ICFG_RTS1_MHOST0_SW_PROG_INTRr 9699
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr 9700
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr 9701
#define ICFG_RTS1_MHOST1_SW_PROG_INTRr 9702
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr 9703
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr 9704
#define ICFG_UART_MUXr 9705
#define INTC_INTR_ENABLE_REG0r 9706
#define INTC_INTR_ENABLE_REG1r 9707
#define INTC_INTR_ENABLE_REG2r 9708
#define INTC_INTR_ENABLE_REG3r 9709
#define INTC_INTR_ENABLE_REG4r 9710
#define INTC_INTR_ENABLE_REG5r 9711
#define INTC_INTR_ENABLE_REG6r 9712
#define INTC_INTR_ENABLE_REG7r 9713
#define INTC_INTR_ENABLE_REGr 9714
#define INTC_INTR_RAW_STATUS_REG0r 9715
#define INTC_INTR_RAW_STATUS_REG1r 9716
#define INTC_INTR_RAW_STATUS_REG2r 9717
#define INTC_INTR_RAW_STATUS_REG3r 9718
#define INTC_INTR_RAW_STATUS_REG4r 9719
#define INTC_INTR_RAW_STATUS_REG5r 9720
#define INTC_INTR_RAW_STATUS_REG6r 9721
#define INTC_INTR_RAW_STATUS_REG7r 9722
#define INTC_INTR_RAW_STATUS_REGr 9723
#define INTC_INTR_STATUS_REG0r 9724
#define INTC_INTR_STATUS_REG1r 9725
#define INTC_INTR_STATUS_REG2r 9726
#define INTC_INTR_STATUS_REG3r 9727
#define INTC_INTR_STATUS_REG4r 9728
#define INTC_INTR_STATUS_REG5r 9729
#define INTC_INTR_STATUS_REG6r 9730
#define INTC_INTR_STATUS_REG7r 9731
#define INTC_INTR_STATUS_REGr 9732
#define L3_DEFIP_ALPM_PIVOT_FMT1 9733
#define L3_DEFIP_ALPM_PIVOT_FMT1_FULL 9734
#define L3_DEFIP_ALPM_PIVOT_FMT2 9735
#define L3_DEFIP_ALPM_PIVOT_FMT2_FULL 9736
#define L3_DEFIP_ALPM_PIVOT_FMT3 9737
#define L3_DEFIP_ALPM_PIVOT_FMT3_FULL 9738
#define L3_DEFIP_ALPM_PIVOT_FMT4 9739
#define L3_DEFIP_ALPM_PIVOT_FMT4_FULL 9740
#define L3_DEFIP_ALPM_PIVOT_FMT5 9741
#define L3_DEFIP_ALPM_PIVOT_FMT5_FULL 9742
#define L3_DEFIP_ALPM_PIVOT_FMT6 9743
#define L3_DEFIP_ALPM_PIVOT_FMT6_FULL 9744
#define L3_DEFIP_ALPM_PIVOT_FMT7 9745
#define L3_DEFIP_ALPM_PIVOT_FMT7_FULL 9746
#define L3_DEFIP_ALPM_PIVOT_FMT8 9747
#define L3_DEFIP_ALPM_PIVOT_FMT8_FULL 9748
#define L3_DEFIP_ALPM_ROUTE_FMT1 9749
#define L3_DEFIP_ALPM_ROUTE_FMT10 9750
#define L3_DEFIP_ALPM_ROUTE_FMT10_FULL 9751
#define L3_DEFIP_ALPM_ROUTE_FMT11 9752
#define L3_DEFIP_ALPM_ROUTE_FMT11_FULL 9753
#define L3_DEFIP_ALPM_ROUTE_FMT12 9754
#define L3_DEFIP_ALPM_ROUTE_FMT12_FULL 9755
#define L3_DEFIP_ALPM_ROUTE_FMT13 9756
#define L3_DEFIP_ALPM_ROUTE_FMT13_FULL 9757
#define L3_DEFIP_ALPM_ROUTE_FMT1_FULL 9758
#define L3_DEFIP_ALPM_ROUTE_FMT2 9759
#define L3_DEFIP_ALPM_ROUTE_FMT2_FULL 9760
#define L3_DEFIP_ALPM_ROUTE_FMT3 9761
#define L3_DEFIP_ALPM_ROUTE_FMT3_FULL 9762
#define L3_DEFIP_ALPM_ROUTE_FMT4 9763
#define L3_DEFIP_ALPM_ROUTE_FMT4_FULL 9764
#define L3_DEFIP_ALPM_ROUTE_FMT5 9765
#define L3_DEFIP_ALPM_ROUTE_FMT5_FULL 9766
#define L3_DEFIP_ALPM_ROUTE_FMT6 9767
#define L3_DEFIP_ALPM_ROUTE_FMT6_FULL 9768
#define L3_DEFIP_ALPM_ROUTE_FMT7 9769
#define L3_DEFIP_ALPM_ROUTE_FMT7_FULL 9770
#define L3_DEFIP_ALPM_ROUTE_FMT8 9771
#define L3_DEFIP_ALPM_ROUTE_FMT8_FULL 9772
#define L3_DEFIP_ALPM_ROUTE_FMT9 9773
#define L3_DEFIP_ALPM_ROUTE_FMT9_FULL 9774
#define L3_DEFIP_DATA_LEVEL1 9775
#define L3_DEFIP_LEVEL1_FMT 9776
#define L3_DEFIP_TCAM_KEY 9777
#define L3_DEFIP_TCAM_LEVEL1 9778
#define M0SSQ_SRAM_LL_128K_CONTROL1r 9779
#define M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1r 9780
#define M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2r 9781
#define M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLEr 9782
#define M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSr 9783
#define M0SSQ_SRAM_LL_128K_MEMORY_CONTROLr 9784
#define M0SSQ_SRAM_LL_128K_MEMORY_PDAr 9785
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLEr 9786
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSr 9787
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0r 9788
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1r 9789
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0r 9790
#define M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1r 9791
#define M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLr 9792
#define M0SSQ_SRAM_LL_128K_STATUS10r 9793
#define M0SSQ_SRAM_LL_128K_STATUS1r 9794
#define M0SSQ_SRAM_LL_128K_STATUS2r 9795
#define M0SSQ_SRAM_LL_128K_STATUS3r 9796
#define M0SSQ_SRAM_LL_128K_STATUS4r 9797
#define M0SSQ_SRAM_LL_128K_STATUS5r 9798
#define M0SSQ_SRAM_LL_128K_STATUS6r 9799
#define M0SSQ_SRAM_LL_128K_STATUS7r 9800
#define M0SSQ_SRAM_LL_128K_STATUS8r 9801
#define M0SSQ_SRAM_LL_128K_STATUS9r 9802
#define MIB_MEMORY_ROW0 9803
#define MIB_MEMORY_ROW1 9804
#define MIB_MEMORY_ROW10 9805
#define MIB_MEMORY_ROW11 9806
#define MIB_MEMORY_ROW12 9807
#define MIB_MEMORY_ROW13 9808
#define MIB_MEMORY_ROW14 9809
#define MIB_MEMORY_ROW15 9810
#define MIB_MEMORY_ROW2 9811
#define MIB_MEMORY_ROW3 9812
#define MIB_MEMORY_ROW4 9813
#define MIB_MEMORY_ROW5 9814
#define MIB_MEMORY_ROW6 9815
#define MIB_MEMORY_ROW7 9816
#define MIB_MEMORY_ROW8 9817
#define MIB_MEMORY_ROW9 9818
#define MIIM_CH0_ADDRESSr 9819
#define MIIM_CH0_CONTROLr 9820
#define MIIM_CH0_PARAMSr 9821
#define MIIM_CH0_STATUSr 9822
#define MIIM_CH1_ADDRESSr 9823
#define MIIM_CH1_CONTROLr 9824
#define MIIM_CH1_PARAMSr 9825
#define MIIM_CH1_STATUSr 9826
#define MIIM_CH2_ADDRESSr 9827
#define MIIM_CH2_CONTROLr 9828
#define MIIM_CH2_PARAMSr 9829
#define MIIM_CH2_STATUSr 9830
#define MIIM_CH3_ADDRESSr 9831
#define MIIM_CH3_CONTROLr 9832
#define MIIM_CH3_PARAMSr 9833
#define MIIM_CH3_STATUSr 9834
#define MIIM_CH_ADDRESSr 9835
#define MIIM_CH_CONTROLr 9836
#define MIIM_CH_PARAMSr 9837
#define MIIM_CH_STATUSr 9838
#define MIIM_COMMON_CONTROLr 9839
#define MIIM_DMA_CH0_CONFIGr 9840
#define MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr 9841
#define MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr 9842
#define MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr 9843
#define MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr 9844
#define MIIM_DMA_CH0_DST_HOST_ADDRESSr 9845
#define MIIM_DMA_CH0_SRC_HOST_ADDRESSr 9846
#define MIIM_DMA_CH0_STATUSr 9847
#define MIIM_DMA_CH1_CONFIGr 9848
#define MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr 9849
#define MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr 9850
#define MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr 9851
#define MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr 9852
#define MIIM_DMA_CH1_DST_HOST_ADDRESSr 9853
#define MIIM_DMA_CH1_SRC_HOST_ADDRESSr 9854
#define MIIM_DMA_CH1_STATUSr 9855
#define MIIM_DMA_CH_CONFIGr 9856
#define MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr 9857
#define MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr 9858
#define MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr 9859
#define MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr 9860
#define MIIM_DMA_CH_DST_HOST_ADDRESSr 9861
#define MIIM_DMA_CH_SRC_HOST_ADDRESSr 9862
#define MIIM_DMA_CH_STATUSr 9863
#define MIIM_IF0_IO_CHAR_REG1r 9864
#define MIIM_IF0_IO_CHAR_REG2r 9865
#define MIIM_IF0_IO_CHAR_REG3r 9866
#define MIIM_IF10_IO_CHAR_REG1r 9867
#define MIIM_IF10_IO_CHAR_REG2r 9868
#define MIIM_IF10_IO_CHAR_REG3r 9869
#define MIIM_IF11_IO_CHAR_REG1r 9870
#define MIIM_IF11_IO_CHAR_REG2r 9871
#define MIIM_IF11_IO_CHAR_REG3r 9872
#define MIIM_IF1_IO_CHAR_REG1r 9873
#define MIIM_IF1_IO_CHAR_REG2r 9874
#define MIIM_IF1_IO_CHAR_REG3r 9875
#define MIIM_IF2_IO_CHAR_REG1r 9876
#define MIIM_IF2_IO_CHAR_REG2r 9877
#define MIIM_IF2_IO_CHAR_REG3r 9878
#define MIIM_IF3_IO_CHAR_REG1r 9879
#define MIIM_IF3_IO_CHAR_REG2r 9880
#define MIIM_IF3_IO_CHAR_REG3r 9881
#define MIIM_IF4_IO_CHAR_REG1r 9882
#define MIIM_IF4_IO_CHAR_REG2r 9883
#define MIIM_IF4_IO_CHAR_REG3r 9884
#define MIIM_IF5_IO_CHAR_REG1r 9885
#define MIIM_IF5_IO_CHAR_REG2r 9886
#define MIIM_IF5_IO_CHAR_REG3r 9887
#define MIIM_IF6_IO_CHAR_REG1r 9888
#define MIIM_IF6_IO_CHAR_REG2r 9889
#define MIIM_IF6_IO_CHAR_REG3r 9890
#define MIIM_IF7_IO_CHAR_REG1r 9891
#define MIIM_IF7_IO_CHAR_REG2r 9892
#define MIIM_IF7_IO_CHAR_REG3r 9893
#define MIIM_IF8_IO_CHAR_REG1r 9894
#define MIIM_IF8_IO_CHAR_REG2r 9895
#define MIIM_IF8_IO_CHAR_REG3r 9896
#define MIIM_IF9_IO_CHAR_REG1r 9897
#define MIIM_IF9_IO_CHAR_REG2r 9898
#define MIIM_IF9_IO_CHAR_REG3r 9899
#define MIIM_INTERRUPT_ENABLEr 9900
#define MIIM_INTERRUPT_STATUSr 9901
#define MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr 9902
#define MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr 9903
#define MIIM_INT_PHY_LINK_MASK_STATUSr 9904
#define MIIM_INT_PHY_LINK_RAW_STATUSr 9905
#define MIIM_INT_PHY_LINK_STATUSr 9906
#define MIIM_LINK_SCAN_STATUSr 9907
#define MIIM_RING0_CONTROLr 9908
#define MIIM_RING10_CONTROLr 9909
#define MIIM_RING11_CONTROLr 9910
#define MIIM_RING1_CONTROLr 9911
#define MIIM_RING2_CONTROLr 9912
#define MIIM_RING3_CONTROLr 9913
#define MIIM_RING4_CONTROLr 9914
#define MIIM_RING5_CONTROLr 9915
#define MIIM_RING6_CONTROLr 9916
#define MIIM_RING7_CONTROLr 9917
#define MIIM_RING8_CONTROLr 9918
#define MIIM_RING9_CONTROLr 9919
#define MIIM_RING_CONTROLr 9920
#define NS_MISC_CLK_EVENT_CTRLr 9921
#define NS_TIMESYNC_COUNTER_CONFIG_SELECTr 9922
#define NS_TIMESYNC_GPIO_0_CTRLr 9923
#define NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr 9924
#define NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr 9925
#define NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr 9926
#define NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr 9927
#define NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr 9928
#define NS_TIMESYNC_GPIO_1_CTRLr 9929
#define NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr 9930
#define NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr 9931
#define NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr 9932
#define NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr 9933
#define NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr 9934
#define NS_TIMESYNC_GPIO_2_CTRLr 9935
#define NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr 9936
#define NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr 9937
#define NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr 9938
#define NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr 9939
#define NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr 9940
#define NS_TIMESYNC_GPIO_3_CTRLr 9941
#define NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr 9942
#define NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr 9943
#define NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr 9944
#define NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr 9945
#define NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr 9946
#define NS_TIMESYNC_GPIO_4_CTRLr 9947
#define NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr 9948
#define NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr 9949
#define NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr 9950
#define NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr 9951
#define NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr 9952
#define NS_TIMESYNC_GPIO_5_CTRLr 9953
#define NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr 9954
#define NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr 9955
#define NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr 9956
#define NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr 9957
#define NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr 9958
#define NS_TIMESYNC_GPIO_CTRLr 9959
#define NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr 9960
#define NS_TIMESYNC_GPIO_OUTPUT_ENABLEr 9961
#define NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr 9962
#define NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr 9963
#define NS_TIMESYNC_GPIO_UP_EVENT_CTRLr 9964
#define NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr 9965
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r 9966
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r 9967
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r 9968
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r 9969
#define NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr 9970
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r 9971
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r 9972
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r 9973
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r 9974
#define NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr 9975
#define NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr 9976
#define NS_TIMESYNC_TS0_ACCUMULATOR_0r 9977
#define NS_TIMESYNC_TS0_ACCUMULATOR_1r 9978
#define NS_TIMESYNC_TS0_ACCUMULATOR_2r 9979
#define NS_TIMESYNC_TS0_BS_INIT_CTRLr 9980
#define NS_TIMESYNC_TS0_COUNTER_ENABLEr 9981
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr 9982
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr 9983
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr 9984
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr 9985
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr 9986
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr 9987
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr 9988
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr 9989
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r 9990
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r 9991
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r 9992
#define NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr 9993
#define NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr 9994
#define NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr 9995
#define NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr 9996
#define NS_TIMESYNC_TS1_ACCUMULATOR_0r 9997
#define NS_TIMESYNC_TS1_ACCUMULATOR_1r 9998
#define NS_TIMESYNC_TS1_ACCUMULATOR_2r 9999
#define NS_TIMESYNC_TS1_BS_INIT_CTRLr 10000
#define NS_TIMESYNC_TS1_COUNTER_ENABLEr 10001
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr 10002
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr 10003
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr 10004
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr 10005
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr 10006
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr 10007
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr 10008
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr 10009
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r 10010
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r 10011
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r 10012
#define NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr 10013
#define NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr 10014
#define NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr 10015
#define NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr 10016
#define NS_TIMESYNC_TS_ACCUMULATOR_0r 10017
#define NS_TIMESYNC_TS_ACCUMULATOR_1r 10018
#define NS_TIMESYNC_TS_ACCUMULATOR_2r 10019
#define NS_TIMESYNC_TS_BS_INIT_CTRLr 10020
#define NS_TIMESYNC_TS_COUNTER_ENABLEr 10021
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr 10022
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr 10023
#define NS_TIMESYNC_TS_EVENT_FWD_CFGr 10024
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr 10025
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr 10026
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr 10027
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr 10028
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr 10029
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr 10030
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r 10031
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r 10032
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r 10033
#define NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr 10034
#define NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr 10035
#define NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr 10036
#define NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr 10037
#define NS_TS_CAPTURE_DLY_EVENT_CTRLr 10038
#define NS_TS_CAPTURE_DLY_LUT_CTRLr 10039
#define NS_TS_CAPTURE_DLY_STAT0r 10040
#define NS_TS_CAPTURE_DLY_STAT1r 10041
#define NS_TS_CAPTURE_STATUSr 10042
#define NS_TS_COUNTER_UPDATE_PTP_LOWERr 10043
#define NS_TS_COUNTER_UPDATE_PTP_UPPERr 10044
#define NS_TS_CPU_FIFO1_ECC_CONTROLr 10045
#define NS_TS_CPU_FIFO1_ECC_STATUSr 10046
#define NS_TS_CPU_FIFO1_TM_CONTROLr 10047
#define NS_TS_CPU_FIFO2_ECC_CONTROLr 10048
#define NS_TS_CPU_FIFO2_ECC_STATUSr 10049
#define NS_TS_CPU_FIFO2_TM_CONTROLr 10050
#define NS_TS_CPU_FIFO_ECC_CONTROLr 10051
#define NS_TS_CPU_FIFO_ECC_STATUSr 10052
#define NS_TS_CPU_FIFO_TM_CONTROLr 10053
#define NS_TS_INT_ENABLEr 10054
#define NS_TS_INT_GEN_CTRLr 10055
#define NS_TS_INT_GEN_INTERVALr 10056
#define NS_TS_INT_GEN_OFFSET_LOWERr 10057
#define NS_TS_INT_GEN_OFFSET_UPPERr 10058
#define NS_TS_INT_STATUSr 10059
#define PAXB_0_CONFIG_IND_ADDRr 10060
#define PAXB_0_CONFIG_IND_DATAr 10061
#define PAXB_0_GEN3_UC_LOADER_STATUSr 10062
#define PAXB_0_PAXB_ENDIANNESSr 10063
#define PAXB_0_PAXB_HOTSWAP_CTRLr 10064
#define PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr 10065
#define PAXB_0_PAXB_HOTSWAP_DEBUG_STATr 10066
#define PAXB_0_PAXB_HOTSWAP_STATr 10067
#define PAXB_0_PAXB_IC_INTRCLRr 10068
#define PAXB_0_PAXB_IC_INTRCLR_0r 10069
#define PAXB_0_PAXB_IC_INTRCLR_1r 10070
#define PAXB_0_PAXB_IC_INTRCLR_DELAYr 10071
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_0r 10072
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_10r 10073
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_11r 10074
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_12r 10075
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_13r 10076
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_14r 10077
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_15r 10078
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_1r 10079
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_2r 10080
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_3r 10081
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_4r 10082
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_5r 10083
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_6r 10084
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_7r 10085
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_8r 10086
#define PAXB_0_PAXB_IC_INTRCLR_DELAY_9r 10087
#define PAXB_0_PAXB_IC_INTRCLR_MODEr 10088
#define PAXB_0_PAXB_IC_INTRCLR_MODE_0r 10089
#define PAXB_0_PAXB_IC_INTRCLR_MODE_1r 10090
#define PAXB_0_PAXB_IC_INTR_PACING_CTRLr 10091
#define PAXB_0_PAXB_INTRCLR_DELAY_UNITr 10092
#define PAXB_0_PAXB_INTR_ENr 10093
#define PAXB_0_PAXB_INTR_STATUSr 10094
#define PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr 10095
#define PAXB_0_RESET_STATUSr 10096
#define PAXB_0_SW_PROG_INTR_CLRr 10097
#define PAXB_0_SW_PROG_INTR_ENABLEr 10098
#define PAXB_0_SW_PROG_INTR_RAW_STATUSr 10099
#define PAXB_0_SW_PROG_INTR_SETr 10100
#define PAXB_0_SW_PROG_INTR_STATUSr 10101
#define QSPI_BSPI_B0_CTRLr 10102
#define QSPI_BSPI_B0_STATUSr 10103
#define QSPI_BSPI_B1_CTRLr 10104
#define QSPI_BSPI_B1_STATUSr 10105
#define QSPI_BSPI_BITS_PER_CYCLEr 10106
#define QSPI_BSPI_BITS_PER_PHASEr 10107
#define QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr 10108
#define QSPI_BSPI_BSPI_PIO_DATAr 10109
#define QSPI_BSPI_BSPI_PIO_IODIRr 10110
#define QSPI_BSPI_BSPI_PIO_MODE_ENABLEr 10111
#define QSPI_BSPI_BSPI_XOR_ENABLEr 10112
#define QSPI_BSPI_BSPI_XOR_VALUEr 10113
#define QSPI_BSPI_BUSY_STATUSr 10114
#define QSPI_BSPI_B_CTRLr 10115
#define QSPI_BSPI_B_STATUSr 10116
#define QSPI_BSPI_CMD_AND_MODE_BYTEr 10117
#define QSPI_BSPI_FLEX_MODE_ENABLEr 10118
#define QSPI_BSPI_INTR_STATUSr 10119
#define QSPI_BSPI_MAST_N_BOOT_CTRLr 10120
#define QSPI_BSPI_REVISION_IDr 10121
#define QSPI_BSPI_SCRATCHr 10122
#define QSPI_BSPI_STRAP_OVERRIDE_CTRLr 10123
#define QSPI_MSPI_CDRAM00r 10124
#define QSPI_MSPI_CDRAM01r 10125
#define QSPI_MSPI_CDRAM02r 10126
#define QSPI_MSPI_CDRAM03r 10127
#define QSPI_MSPI_CDRAM04r 10128
#define QSPI_MSPI_CDRAM05r 10129
#define QSPI_MSPI_CDRAM06r 10130
#define QSPI_MSPI_CDRAM07r 10131
#define QSPI_MSPI_CDRAM08r 10132
#define QSPI_MSPI_CDRAM09r 10133
#define QSPI_MSPI_CDRAM10r 10134
#define QSPI_MSPI_CDRAM11r 10135
#define QSPI_MSPI_CDRAM12r 10136
#define QSPI_MSPI_CDRAM13r 10137
#define QSPI_MSPI_CDRAM14r 10138
#define QSPI_MSPI_CDRAM15r 10139
#define QSPI_MSPI_CDRAMr 10140
#define QSPI_MSPI_CPTQPr 10141
#define QSPI_MSPI_DISABLE_FLUSH_GENr 10142
#define QSPI_MSPI_ENDQPr 10143
#define QSPI_MSPI_INTERRUPT_MSPI_DONEr 10144
#define QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr 10145
#define QSPI_MSPI_MSPI_STATUSr 10146
#define QSPI_MSPI_NEWQPr 10147
#define QSPI_MSPI_RXRAM00r 10148
#define QSPI_MSPI_RXRAM01r 10149
#define QSPI_MSPI_RXRAM02r 10150
#define QSPI_MSPI_RXRAM03r 10151
#define QSPI_MSPI_RXRAM04r 10152
#define QSPI_MSPI_RXRAM05r 10153
#define QSPI_MSPI_RXRAM06r 10154
#define QSPI_MSPI_RXRAM07r 10155
#define QSPI_MSPI_RXRAM08r 10156
#define QSPI_MSPI_RXRAM09r 10157
#define QSPI_MSPI_RXRAM10r 10158
#define QSPI_MSPI_RXRAM11r 10159
#define QSPI_MSPI_RXRAM12r 10160
#define QSPI_MSPI_RXRAM13r 10161
#define QSPI_MSPI_RXRAM14r 10162
#define QSPI_MSPI_RXRAM15r 10163
#define QSPI_MSPI_RXRAM16r 10164
#define QSPI_MSPI_RXRAM17r 10165
#define QSPI_MSPI_RXRAM18r 10166
#define QSPI_MSPI_RXRAM19r 10167
#define QSPI_MSPI_RXRAM20r 10168
#define QSPI_MSPI_RXRAM21r 10169
#define QSPI_MSPI_RXRAM22r 10170
#define QSPI_MSPI_RXRAM23r 10171
#define QSPI_MSPI_RXRAM24r 10172
#define QSPI_MSPI_RXRAM25r 10173
#define QSPI_MSPI_RXRAM26r 10174
#define QSPI_MSPI_RXRAM27r 10175
#define QSPI_MSPI_RXRAM28r 10176
#define QSPI_MSPI_RXRAM29r 10177
#define QSPI_MSPI_RXRAM30r 10178
#define QSPI_MSPI_RXRAM31r 10179
#define QSPI_MSPI_RXRAMr 10180
#define QSPI_MSPI_SPCR0_LSBr 10181
#define QSPI_MSPI_SPCR0_MSBr 10182
#define QSPI_MSPI_SPCR1_LSBr 10183
#define QSPI_MSPI_SPCR1_MSBr 10184
#define QSPI_MSPI_SPCR2r 10185
#define QSPI_MSPI_TXRAM00r 10186
#define QSPI_MSPI_TXRAM01r 10187
#define QSPI_MSPI_TXRAM02r 10188
#define QSPI_MSPI_TXRAM03r 10189
#define QSPI_MSPI_TXRAM04r 10190
#define QSPI_MSPI_TXRAM05r 10191
#define QSPI_MSPI_TXRAM06r 10192
#define QSPI_MSPI_TXRAM07r 10193
#define QSPI_MSPI_TXRAM08r 10194
#define QSPI_MSPI_TXRAM09r 10195
#define QSPI_MSPI_TXRAM10r 10196
#define QSPI_MSPI_TXRAM11r 10197
#define QSPI_MSPI_TXRAM12r 10198
#define QSPI_MSPI_TXRAM13r 10199
#define QSPI_MSPI_TXRAM14r 10200
#define QSPI_MSPI_TXRAM15r 10201
#define QSPI_MSPI_TXRAM16r 10202
#define QSPI_MSPI_TXRAM17r 10203
#define QSPI_MSPI_TXRAM18r 10204
#define QSPI_MSPI_TXRAM19r 10205
#define QSPI_MSPI_TXRAM20r 10206
#define QSPI_MSPI_TXRAM21r 10207
#define QSPI_MSPI_TXRAM22r 10208
#define QSPI_MSPI_TXRAM23r 10209
#define QSPI_MSPI_TXRAM24r 10210
#define QSPI_MSPI_TXRAM25r 10211
#define QSPI_MSPI_TXRAM26r 10212
#define QSPI_MSPI_TXRAM27r 10213
#define QSPI_MSPI_TXRAM28r 10214
#define QSPI_MSPI_TXRAM29r 10215
#define QSPI_MSPI_TXRAM30r 10216
#define QSPI_MSPI_TXRAM31r 10217
#define QSPI_MSPI_TXRAMr 10218
#define QSPI_MSPI_WRITE_LOCKr 10219
#define RTS0_MHOST_0_CR5_RST_CTRLr 10220
#define RTS0_MHOST_0_MHOST_STRAP_STATUSr 10221
#define RTS0_MHOST_0_SW_PROG_INTR_CLRr 10222
#define RTS0_MHOST_0_SW_PROG_INTR_ENABLEr 10223
#define RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSr 10224
#define RTS0_MHOST_0_SW_PROG_INTR_SETr 10225
#define RTS0_MHOST_0_SW_PROG_INTR_STATUSr 10226
#define RTS0_MHOST_1_CR5_RST_CTRLr 10227
#define RTS0_MHOST_1_MHOST_STRAP_STATUSr 10228
#define RTS0_MHOST_1_SW_PROG_INTR_CLRr 10229
#define RTS0_MHOST_1_SW_PROG_INTR_ENABLEr 10230
#define RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSr 10231
#define RTS0_MHOST_1_SW_PROG_INTR_SETr 10232
#define RTS0_MHOST_1_SW_PROG_INTR_STATUSr 10233
#define RTS1_MHOST_0_CR5_RST_CTRLr 10234
#define RTS1_MHOST_0_MHOST_STRAP_STATUSr 10235
#define RTS1_MHOST_0_SW_PROG_INTR_CLRr 10236
#define RTS1_MHOST_0_SW_PROG_INTR_ENABLEr 10237
#define RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSr 10238
#define RTS1_MHOST_0_SW_PROG_INTR_SETr 10239
#define RTS1_MHOST_0_SW_PROG_INTR_STATUSr 10240
#define RTS1_MHOST_1_CR5_RST_CTRLr 10241
#define RTS1_MHOST_1_MHOST_STRAP_STATUSr 10242
#define RTS1_MHOST_1_SW_PROG_INTR_CLRr 10243
#define RTS1_MHOST_1_SW_PROG_INTR_ENABLEr 10244
#define RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSr 10245
#define RTS1_MHOST_1_SW_PROG_INTR_SETr 10246
#define RTS1_MHOST_1_SW_PROG_INTR_STATUSr 10247
#define RX_DCB 10248
#define SMBUS0_ADDRESSr 10249
#define SMBUS0_BIT_BANG_CONTROLr 10250
#define SMBUS0_CONFIGr 10251
#define SMBUS0_EVENT_ENABLEr 10252
#define SMBUS0_EVENT_STATUSr 10253
#define SMBUS0_MASTER_COMMANDr 10254
#define SMBUS0_MASTER_DATA_READr 10255
#define SMBUS0_MASTER_DATA_WRITEr 10256
#define SMBUS0_MASTER_FIFO_CONTROLr 10257
#define SMBUS0_SLAVE_COMMANDr 10258
#define SMBUS0_SLAVE_DATA_READr 10259
#define SMBUS0_SLAVE_DATA_WRITEr 10260
#define SMBUS0_SLAVE_FIFO_CONTROLr 10261
#define SMBUS0_TIMING_CONFIGr 10262
#define SMBUS0_TIMING_CONFIG_2r 10263
#define SMBUS1_ADDRESSr 10264
#define SMBUS1_BIT_BANG_CONTROLr 10265
#define SMBUS1_CONFIGr 10266
#define SMBUS1_EVENT_ENABLEr 10267
#define SMBUS1_EVENT_STATUSr 10268
#define SMBUS1_MASTER_COMMANDr 10269
#define SMBUS1_MASTER_DATA_READr 10270
#define SMBUS1_MASTER_DATA_WRITEr 10271
#define SMBUS1_MASTER_FIFO_CONTROLr 10272
#define SMBUS1_SLAVE_COMMANDr 10273
#define SMBUS1_SLAVE_DATA_READr 10274
#define SMBUS1_SLAVE_DATA_WRITEr 10275
#define SMBUS1_SLAVE_FIFO_CONTROLr 10276
#define SMBUS1_TIMING_CONFIGr 10277
#define SMBUS1_TIMING_CONFIG_2r 10278
#define TX_DCB 10279
#define U0_LED_ACCU_CTRLr 10280
#define U0_LED_ACCU_STATUSr 10281
#define U0_LED_CLK_DIV_CTRLr 10282
#define U0_LED_INTR_ENABLEr 10283
#define U0_LED_REFRESH_CTRLr 10284
#define U0_LED_SEND_CTRLr 10285
#define U0_LED_SEND_CTRL_0r 10286
#define U0_LED_SEND_CTRL_1r 10287
#define U0_LED_SEND_CTRL_2r 10288
#define U0_LED_SEND_CTRL_3r 10289
#define U0_LED_SEND_CTRL_4r 10290
#define U0_LED_SEND_STATUSr 10291
#define U0_LED_SRAM_CTRLr 10292
#define U0_LED_SRAM_ECC_CTRLr 10293
#define U0_LED_SRAM_ECC_STATUSr 10294
#define U0_LED_SW_CNFG_LINKr 10295
#define U0_LED_SW_CNFG_LINK_1023_992r 10296
#define U0_LED_SW_CNFG_LINK_127_96r 10297
#define U0_LED_SW_CNFG_LINK_159_128r 10298
#define U0_LED_SW_CNFG_LINK_191_160r 10299
#define U0_LED_SW_CNFG_LINK_223_192r 10300
#define U0_LED_SW_CNFG_LINK_255_224r 10301
#define U0_LED_SW_CNFG_LINK_287_256r 10302
#define U0_LED_SW_CNFG_LINK_319_288r 10303
#define U0_LED_SW_CNFG_LINK_31_0r 10304
#define U0_LED_SW_CNFG_LINK_351_320r 10305
#define U0_LED_SW_CNFG_LINK_383_352r 10306
#define U0_LED_SW_CNFG_LINK_415_384r 10307
#define U0_LED_SW_CNFG_LINK_447_416r 10308
#define U0_LED_SW_CNFG_LINK_479_448r 10309
#define U0_LED_SW_CNFG_LINK_511_480r 10310
#define U0_LED_SW_CNFG_LINK_543_512r 10311
#define U0_LED_SW_CNFG_LINK_575_544r 10312
#define U0_LED_SW_CNFG_LINK_607_576r 10313
#define U0_LED_SW_CNFG_LINK_639_608r 10314
#define U0_LED_SW_CNFG_LINK_63_32r 10315
#define U0_LED_SW_CNFG_LINK_671_640r 10316
#define U0_LED_SW_CNFG_LINK_703_672r 10317
#define U0_LED_SW_CNFG_LINK_735_704r 10318
#define U0_LED_SW_CNFG_LINK_767_736r 10319
#define U0_LED_SW_CNFG_LINK_799_768r 10320
#define U0_LED_SW_CNFG_LINK_831_800r 10321
#define U0_LED_SW_CNFG_LINK_863_832r 10322
#define U0_LED_SW_CNFG_LINK_895_864r 10323
#define U0_LED_SW_CNFG_LINK_927_896r 10324
#define U0_LED_SW_CNFG_LINK_959_928r 10325
#define U0_LED_SW_CNFG_LINK_95_64r 10326
#define U0_LED_SW_CNFG_LINK_991_960r 10327
#define U0_M0SSQ_1KB_FLOP_BASED_SRAMr 10328
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr 10329
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr 10330
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr 10331
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr 10332
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr 10333
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr 10334
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr 10335
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr 10336
#define U0_M0SSQ_CTRLr 10337
#define U0_M0SSQ_DBGr 10338
#define U0_M0SSQ_DBG_CTRLr 10339
#define U0_M0SSQ_FAS_CTRLr 10340
#define U0_M0SSQ_FAS_GENERICr 10341
#define U0_M0SSQ_FAS_STATUSr 10342
#define U0_M0SSQ_SRAMr 10343
#define U0_M0SS_CONTROLr 10344
#define U0_M0SS_DEBUG_CONTROLr 10345
#define U0_M0SS_ECC_CTRLr 10346
#define U0_M0SS_ECC_STATUSr 10347
#define U0_M0SS_ECOr 10348
#define U0_M0SS_INTR_127_96r 10349
#define U0_M0SS_INTR_159_128r 10350
#define U0_M0SS_INTR_191_160r 10351
#define U0_M0SS_INTR_223_192r 10352
#define U0_M0SS_INTR_255_224r 10353
#define U0_M0SS_INTR_31_0r 10354
#define U0_M0SS_INTR_63_32r 10355
#define U0_M0SS_INTR_95_64r 10356
#define U0_M0SS_INTR_CONTROLr 10357
#define U0_M0SS_INTR_ENABLEr 10358
#define U0_M0SS_INTR_MASK_127_96r 10359
#define U0_M0SS_INTR_MASK_159_128r 10360
#define U0_M0SS_INTR_MASK_191_160r 10361
#define U0_M0SS_INTR_MASK_223_192r 10362
#define U0_M0SS_INTR_MASK_255_224r 10363
#define U0_M0SS_INTR_MASK_31_0r 10364
#define U0_M0SS_INTR_MASK_63_32r 10365
#define U0_M0SS_INTR_MASK_95_64r 10366
#define U0_M0SS_RAW_INTR_127_96r 10367
#define U0_M0SS_RAW_INTR_159_128r 10368
#define U0_M0SS_RAW_INTR_191_160r 10369
#define U0_M0SS_RAW_INTR_223_192r 10370
#define U0_M0SS_RAW_INTR_255_224r 10371
#define U0_M0SS_RAW_INTR_31_0r 10372
#define U0_M0SS_RAW_INTR_63_32r 10373
#define U0_M0SS_RAW_INTR_95_64r 10374
#define U0_M0SS_STATUSr 10375
#define U0_M0SS_TCM_CTRLr 10376
#define U0_SW_PROG_INTR_CLRr 10377
#define U0_SW_PROG_INTR_ENABLEr 10378
#define U0_SW_PROG_INTR_RAW_STATUSr 10379
#define U0_SW_PROG_INTR_SETr 10380
#define U0_SW_PROG_INTR_STATUSr 10381
#define U1_M0SS_CONTROLr 10382
#define U1_M0SS_DEBUG_CONTROLr 10383
#define U1_M0SS_ECC_CTRLr 10384
#define U1_M0SS_ECC_STATUSr 10385
#define U1_M0SS_ECOr 10386
#define U1_M0SS_INTR_127_96r 10387
#define U1_M0SS_INTR_159_128r 10388
#define U1_M0SS_INTR_191_160r 10389
#define U1_M0SS_INTR_223_192r 10390
#define U1_M0SS_INTR_255_224r 10391
#define U1_M0SS_INTR_31_0r 10392
#define U1_M0SS_INTR_63_32r 10393
#define U1_M0SS_INTR_95_64r 10394
#define U1_M0SS_INTR_CONTROLr 10395
#define U1_M0SS_INTR_ENABLEr 10396
#define U1_M0SS_INTR_MASK_127_96r 10397
#define U1_M0SS_INTR_MASK_159_128r 10398
#define U1_M0SS_INTR_MASK_191_160r 10399
#define U1_M0SS_INTR_MASK_223_192r 10400
#define U1_M0SS_INTR_MASK_255_224r 10401
#define U1_M0SS_INTR_MASK_31_0r 10402
#define U1_M0SS_INTR_MASK_63_32r 10403
#define U1_M0SS_INTR_MASK_95_64r 10404
#define U1_M0SS_RAW_INTR_127_96r 10405
#define U1_M0SS_RAW_INTR_159_128r 10406
#define U1_M0SS_RAW_INTR_191_160r 10407
#define U1_M0SS_RAW_INTR_223_192r 10408
#define U1_M0SS_RAW_INTR_255_224r 10409
#define U1_M0SS_RAW_INTR_31_0r 10410
#define U1_M0SS_RAW_INTR_63_32r 10411
#define U1_M0SS_RAW_INTR_95_64r 10412
#define U1_M0SS_STATUSr 10413
#define U1_M0SS_TCM_CTRLr 10414
#define U1_SW_PROG_INTR_CLRr 10415
#define U1_SW_PROG_INTR_ENABLEr 10416
#define U1_SW_PROG_INTR_RAW_STATUSr 10417
#define U1_SW_PROG_INTR_SETr 10418
#define U1_SW_PROG_INTR_STATUSr 10419
#define U2_M0SS_CONTROLr 10420
#define U2_M0SS_DEBUG_CONTROLr 10421
#define U2_M0SS_ECC_CTRLr 10422
#define U2_M0SS_ECC_STATUSr 10423
#define U2_M0SS_ECOr 10424
#define U2_M0SS_INTR_127_96r 10425
#define U2_M0SS_INTR_159_128r 10426
#define U2_M0SS_INTR_191_160r 10427
#define U2_M0SS_INTR_223_192r 10428
#define U2_M0SS_INTR_255_224r 10429
#define U2_M0SS_INTR_31_0r 10430
#define U2_M0SS_INTR_63_32r 10431
#define U2_M0SS_INTR_95_64r 10432
#define U2_M0SS_INTR_CONTROLr 10433
#define U2_M0SS_INTR_ENABLEr 10434
#define U2_M0SS_INTR_MASK_127_96r 10435
#define U2_M0SS_INTR_MASK_159_128r 10436
#define U2_M0SS_INTR_MASK_191_160r 10437
#define U2_M0SS_INTR_MASK_223_192r 10438
#define U2_M0SS_INTR_MASK_255_224r 10439
#define U2_M0SS_INTR_MASK_31_0r 10440
#define U2_M0SS_INTR_MASK_63_32r 10441
#define U2_M0SS_INTR_MASK_95_64r 10442
#define U2_M0SS_RAW_INTR_127_96r 10443
#define U2_M0SS_RAW_INTR_159_128r 10444
#define U2_M0SS_RAW_INTR_191_160r 10445
#define U2_M0SS_RAW_INTR_223_192r 10446
#define U2_M0SS_RAW_INTR_255_224r 10447
#define U2_M0SS_RAW_INTR_31_0r 10448
#define U2_M0SS_RAW_INTR_63_32r 10449
#define U2_M0SS_RAW_INTR_95_64r 10450
#define U2_M0SS_STATUSr 10451
#define U2_M0SS_TCM_CTRLr 10452
#define U2_SW_PROG_INTR_CLRr 10453
#define U2_SW_PROG_INTR_ENABLEr 10454
#define U2_SW_PROG_INTR_RAW_STATUSr 10455
#define U2_SW_PROG_INTR_SETr 10456
#define U2_SW_PROG_INTR_STATUSr 10457
#define U3_M0SS_CONTROLr 10458
#define U3_M0SS_DEBUG_CONTROLr 10459
#define U3_M0SS_ECC_CTRLr 10460
#define U3_M0SS_ECC_STATUSr 10461
#define U3_M0SS_ECOr 10462
#define U3_M0SS_INTR_127_96r 10463
#define U3_M0SS_INTR_159_128r 10464
#define U3_M0SS_INTR_191_160r 10465
#define U3_M0SS_INTR_223_192r 10466
#define U3_M0SS_INTR_255_224r 10467
#define U3_M0SS_INTR_31_0r 10468
#define U3_M0SS_INTR_63_32r 10469
#define U3_M0SS_INTR_95_64r 10470
#define U3_M0SS_INTR_CONTROLr 10471
#define U3_M0SS_INTR_ENABLEr 10472
#define U3_M0SS_INTR_MASK_127_96r 10473
#define U3_M0SS_INTR_MASK_159_128r 10474
#define U3_M0SS_INTR_MASK_191_160r 10475
#define U3_M0SS_INTR_MASK_223_192r 10476
#define U3_M0SS_INTR_MASK_255_224r 10477
#define U3_M0SS_INTR_MASK_31_0r 10478
#define U3_M0SS_INTR_MASK_63_32r 10479
#define U3_M0SS_INTR_MASK_95_64r 10480
#define U3_M0SS_RAW_INTR_127_96r 10481
#define U3_M0SS_RAW_INTR_159_128r 10482
#define U3_M0SS_RAW_INTR_191_160r 10483
#define U3_M0SS_RAW_INTR_223_192r 10484
#define U3_M0SS_RAW_INTR_255_224r 10485
#define U3_M0SS_RAW_INTR_31_0r 10486
#define U3_M0SS_RAW_INTR_63_32r 10487
#define U3_M0SS_RAW_INTR_95_64r 10488
#define U3_M0SS_STATUSr 10489
#define U3_M0SS_TCM_CTRLr 10490
#define U3_SW_PROG_INTR_CLRr 10491
#define U3_SW_PROG_INTR_ENABLEr 10492
#define U3_SW_PROG_INTR_RAW_STATUSr 10493
#define U3_SW_PROG_INTR_SETr 10494
#define U3_SW_PROG_INTR_STATUSr 10495
#define BCM56880_A0_ENUM_COUNT 10496


#define ABORTf 0
#define ABORTEDf 1
#define ABORT_DMAf 2
#define ACC0f 3
#define ACC1f 4
#define ACC2f 5
#define ACCESS_MODEf 6
#define ACCRUED_CORR_CNT_THRf 7
#define ACCRUED_COR_ERRf 8
#define ACCUM_COMP_CNTf 9
#define ACCU_DONEf 10
#define ACC_MODE0f 11
#define ACC_MODE1f 12
#define ACC_MODE10f 13
#define ACC_MODE11f 14
#define ACC_MODE12f 15
#define ACC_MODE13f 16
#define ACC_MODE14f 17
#define ACC_MODE15f 18
#define ACC_MODE2f 19
#define ACC_MODE3f 20
#define ACC_MODE4f 21
#define ACC_MODE5f 22
#define ACC_MODE6f 23
#define ACC_MODE7f 24
#define ACC_MODE8f 25
#define ACC_MODE9f 26
#define ACK_TIMEOUT_CNTf 27
#define ACK_TIMEOUT_ENf 28
#define ACTIONf 29
#define ACTION_BLOCK_CONTROLf 30
#define ACTION_EN_CFAP0f 31
#define ACTION_EN_CFAP1f 32
#define ACTION_EN_THDI0f 33
#define ACTION_EN_THDI1f 34
#define ACTION_EN_THDO0f 35
#define ACTION_EN_THDO1f 36
#define ACTION_EN_THDR0f 37
#define ACTION_EN_THDR1f 38
#define ACTION_TABLE_A_INDEXf 39
#define ACTION_TABLE_B_INDEXf 40
#define ACTIVEf 41
#define ACTIVE_READf 42
#define ACTIVE_WRITEf 43
#define AC_HI_DURf 44
#define AC_LO_DURf 45
#define ADDRf 46
#define ADDRESSf 47
#define ADDRESS_BEATf 48
#define ADDRESS_TYPEf 49
#define ADDR_4BYTE_N_3BYTEf 50
#define ADDR_BPC_MODEf 51
#define ADDR_BPC_SELECTf 52
#define ADDR_BPP_SELECTf 53
#define ADDR_HIf 54
#define ADDR_LOf 55
#define ADJUST_BYTESf 56
#define AGER_LIMITf 57
#define AGER_LIMIT_100f 58
#define AGER_LIMIT_200f 59
#define AGER_LIMIT_400f 60
#define AGER_LIMIT_50f 61
#define AGER_LIMIT_MCf 62
#define ALERTf 63
#define ALERT_LVT11f 64
#define ALERT_LVT8f 65
#define ALERT_SVT11f 66
#define ALERT_SVT8f 67
#define ALERT_ULVT11f 68
#define ALERT_ULVT8f 69
#define ALLf 70
#define ALLOWMSIINDUMMYf 71
#define ALL_IDL_HI_OSCSf 72
#define ALL_IDL_LOW_OSCSf 73
#define ALPM1_DATA0f 74
#define ALPM2_DATAf 75
#define ALTERNATE_PATH_BIASf 76
#define ALTERNATE_PATH_COSTf 77
#define AM_COMPRESSION_MODEf 78
#define AM_DATAf 79
#define AM_LOCK_FSM_MODEf 80
#define AM_SIZEf 81
#define AM_SPACING_CREDITSf 82
#define AM_SPACING_NO_RSf 83
#define AM_SPACING_RSf 84
#define AM_TABLE_INDEXf 85
#define ANY_CELL_100G_MIN_SPACINGf 86
#define ANY_CELL_200G_MIN_SPACINGf 87
#define ANY_CELL_400G_MIN_SPACINGf 88
#define ANY_CELL_50G_MIN_SPACINGf 89
#define AN_TIMER_SELECTf 90
#define APB_TIMEOUT_INTR_ENf 91
#define APB_TIMEOUT_INTR_STATUSf 92
#define ARBITER_DISABLE_BANK_BLOCKINGf 93
#define ARBITER_THRESHOLD_SELECT_FOR_CATEGORY1f 94
#define ARB_BURST_THDf 95
#define ARB_CAT1_PIPE_THDf 96
#define ARB_CAT1_THDf 97
#define ARB_CAT1_URGENT_PICK_THDf 98
#define ARB_PIPE_AGER_LIMITf 99
#define ARRAY_PDDf 100
#define ARS_ROSC_TYPE_SELf 101
#define ASSERT_LAGGING_DEBUGf 102
#define ASSIGNED_QUALITYf 103
#define ASSOCIATED_DATAf 104
#define ASSOC_DATAf 105
#define ASSOC_DATA0f 106
#define ATE_TEST_ENf 107
#define ATOMICITY_DISABLEf 108
#define AUTOCONFIGON_NDIVUPDATEf 109
#define AUX_BYP_EN_NOLOCKf 110
#define AUX_BYP_EN_WREFCLKf 111
#define AUX_PDD_DATAf 112
#define AUX_POST_DIFFCMOS_ENf 113
#define AUX_POST_ENABLEBf 114
#define AUX_SELf 115
#define AVERAGE_IPGf 116
#define AVERAGE_R_EXTf 117
#define AVERAGE_R_HZ_0P25UMf 118
#define AVERAGE_R_HZ_0P5UMf 119
#define AVERAGE_R_HZ_1UMf 120
#define AVERAGE_R_VT_0P25UMf 121
#define AVERAGE_R_VT_0P5UMf 122
#define AVERAGE_R_VT_1UMf 123
#define AVG_ITM0_PORT_QSIZE_FRACTIONf 124
#define AVG_ITM0_PORT_QSIZE_REALNUMf 125
#define AVG_ITM1_PORT_QSIZE_FRACTIONf 126
#define AVG_ITM1_PORT_QSIZE_REALNUMf 127
#define AVG_PORT_LOADING_FRACTIONf 128
#define AVG_PORT_LOADING_REALNUMf 129
#define AVG_QSIZEf 130
#define AVG_QSIZE_FRACTIONf 131
#define AVG_QSIZE_FULLf 132
#define AVG_TOTAL_PORT_QSIZE_FRACTIONf 133
#define AVG_TOTAL_PORT_QSIZE_REALNUMf 134
#define AVSTOP_STATUS_SPAREf 135
#define AVS_DISABLEf 136
#define AVS_INTR_STAT_CLEARf 137
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_BITMAPf 138
#define AVS_PVTMON_BGf 139
#define AVS_PVTMON_REF_MAXf 140
#define AVS_PVTMON_REF_MIN0f 141
#define AVS_PVTMON_REF_MIN1f 142
#define AVS_PWDf 143
#define AVS_REG_CONVERGENCE_STATUS_BITf 144
#define AVS_REG_INFOf 145
#define AVS_REG_STATUS_INf 146
#define AVS_REG_TOP_DISABLE_ANALOG_REGULATORf 147
#define AVS_REG_TOP_ENABLE_LVM_GL_PH2f 148
#define AVS_REG_TOP_LVM_GLf 149
#define AVS_REG_TOP_LVM_GL_ENABLE_VTRAPf 150
#define AVS_REG_TOP_LVM_LLf 151
#define AVS_REG_TOP_RDT_CAM_LLf 152
#define AVS_REG_TOP_RDT_DP_LLf 153
#define AVS_REG_TOP_RDT_RF_LLf 154
#define AVS_REG_TOP_RDT_SC_LLf 155
#define AVS_REG_TOP_RDT_SP_LLf 156
#define AVS_REG_TOP_STATUS_LVM_GLf 157
#define AVS_REG_TOP_WBT_CAM_LLf 158
#define AVS_REG_TOP_WBT_DP_LLf 159
#define AVS_REG_TOP_WBT_RF_LLf 160
#define AVS_REG_TOP_WBT_SC_LLf 161
#define AVS_REG_TOP_WBT_SP_LLf 162
#define AVS_RESERVEDf 163
#define AVS_RESET_Nf 164
#define AVS_ROSC_THRESHOLD1f 165
#define AVS_ROSC_THRESHOLD2f 166
#define AVS_SW_MDONEf 167
#define AVS_TEMPERATURE_RESETf 168
#define AVS_TMON_OVERTEMP_RESETf 169
#define AVS_TMON_THRESHOLD_INTERRUPTf 170
#define AVS_VDDC_MON_MAX0_Nf 171
#define AVS_VDDC_MON_MAX1_Nf 172
#define AVS_VDDC_MON_MIN0_Nf 173
#define AVS_VDDC_MON_MIN1_Nf 174
#define AVS_VDDC_MON_WARNING0f 175
#define AVS_VDDC_MON_WARNING1f 176
#define AVS_VTRAP_ENABLEf 177
#define AXIDUMMYSLAVE_MODEf 178
#define AXIDUMMY_RDRESPf 179
#define AXIDUMMY_WRRESPf 180
#define AXIID_0_OUTSTD_LIMITf 181
#define AXIID_1_OUTSTD_LIMITf 182
#define AXIID_2_OUTSTD_LIMITf 183
#define AXIID_3_OUTSTD_LIMITf 184
#define AXIID_4_OUTSTD_LIMITf 185
#define AXIID_5_OUTSTD_LIMITf 186
#define AXIID_6_OUTSTD_LIMITf 187
#define AXIID_7_OUTSTD_LIMITf 188
#define AXI_IDf 189
#define A_CMDS_0f 190
#define A_CMDS_1f 191
#define A_CMDS_10f 192
#define A_CMDS_11f 193
#define A_CMDS_12f 194
#define A_CMDS_13f 195
#define A_CMDS_14f 196
#define A_CMDS_15f 197
#define A_CMDS_2f 198
#define A_CMDS_3f 199
#define A_CMDS_4f 200
#define A_CMDS_5f 201
#define A_CMDS_6f 202
#define A_CMDS_7f 203
#define A_CMDS_8f 204
#define A_CMDS_9f 205
#define A_COMPARE_FNf 206
#define A_CVALUE_1_OPf 207
#define A_CVALUE_1_SELECTf 208
#define A_CVALUE_2_OPf 209
#define A_CVALUE_2_SELECTf 210
#define A_CVALUE_3_OPf 211
#define A_CVALUE_3_SELECTf 212
#define A_UPDATE_FN_FALSEf 213
#define A_UPDATE_FN_TRUEf 214
#define B0_ADDRESSf 215
#define B0_EMPTYf 216
#define B0_FLUSHf 217
#define B0_FULLf 218
#define B0_HASH_OFFSETf 219
#define B0_HITf 220
#define B0_MISSf 221
#define B0_PREFETCH_ACTIVEf 222
#define B127_TO_96f 223
#define B159_TO_128f 224
#define B191_TO_160f 225
#define B1_ADDRESSf 226
#define B1_EMPTYf 227
#define B1_FLUSHf 228
#define B1_FULLf 229
#define B1_HASH_OFFSETf 230
#define B1_HITf 231
#define B1_MISSf 232
#define B1_PREFETCH_ACTIVEf 233
#define B223_TO_192f 234
#define B255_TO_224f 235
#define B2_HASH_OFFSETf 236
#define B31_TO_0f 237
#define B3_HASH_OFFSETf 238
#define B4_HASH_OFFSETf 239
#define B5_HASH_OFFSETf 240
#define B63_TO_32f 241
#define B95_TO_64f 242
#define BAD_RD_ADDR_Cf 243
#define BAD_RD_ADDR_UCf 244
#define BAD_WR_ADDR_Cf 245
#define BAD_WR_ADDR_UCf 246
#define BANKDISABLE_BMPf 247
#define BANK_0_1_MODEf 248
#define BANK_0_ENABLEf 249
#define BANK_0_OBJECTf 250
#define BANK_1_ENABLEf 251
#define BANK_1_OBJECTf 252
#define BANK_2_3_MODEf 253
#define BANK_2_ENABLEf 254
#define BANK_2_OBJECTf 255
#define BANK_3_ENABLEf 256
#define BANK_3_OBJECTf 257
#define BANK_BITMAP_START_OFFSETf 258
#define BANK_BYPASS_LPf 259
#define BANK_DISABLE_LPf 260
#define BANK_RANGE_CHECKERf 261
#define BANK_SEL_ENf 262
#define BASE_PTRf 263
#define BASE_R_FEC_SYNC_HEADER_MODEf 264
#define BASE_VALIDf 265
#define BASE_VALID_0f 266
#define BASE_VALID_1f 267
#define BASE_VALID_2f 268
#define BASE_VALID_3f 269
#define BEAT_COUNTf 270
#define BER_FSM_DISABLE_WITHOUT_RS_FECf 271
#define BER_FSM_DISABLE_WITH_RS_FECf 272
#define BER_TRIGGER_COUNTf 273
#define BER_WINDOW_MODEf 274
#define BG_TRIMf 275
#define BH_REFCLK_312MHZ_ENf 276
#define BIGENDIANf 277
#define BISR_LOAD_STARTf 278
#define BISR_SHIFT_DONEf 279
#define BITMAPf 280
#define BITP_MUX_SELf 281
#define BITP_SELf 282
#define BITSf 283
#define BIT_BANG_ENf 284
#define BIT_INDEXf 285
#define BIT_MUX_MODEf 286
#define BIT_SHIFTf 287
#define BIT_SHIFT_0f 288
#define BIT_SHIFT_1f 289
#define BKT_PTRf 290
#define BLKSELf 291
#define BLOCK_ALLOCf 292
#define BLOOM_COUNT_CLEARf 293
#define BLOOM_FLOW_INS_ENf 294
#define BMPf 295
#define BOND_FEATURE_ENf 296
#define BOTP_MUX_DATAf 297
#define BOTP_SELf 298
#define BS0_RX_HB_STATUSf 299
#define BS0_RX_HB_STATUS_ENABLEf 300
#define BS0_TX_HB_STATUSf 301
#define BS0_TX_HB_STATUS_ENABLEf 302
#define BS1_RX_HB_STATUSf 303
#define BS1_RX_HB_STATUS_ENABLEf 304
#define BS1_TX_HB_STATUSf 305
#define BS1_TX_HB_STATUS_ENABLEf 306
#define BSPI_CMD_BYTEf 307
#define BSPI_FLASH_UPPER_ADDRf 308
#define BSPI_FLEX_MODE_ENABLEf 309
#define BSPI_MODE_BYTEf 310
#define BSPI_PIO_DATAf 311
#define BSPI_PIO_DIRf 312
#define BSPI_PIO_MODEf 313
#define BSPI_XOR_ENABLEf 314
#define BSPI_XOR_VALUEf 315
#define BSTf 316
#define BST_COUNTf 317
#define BST_ENTITYf 318
#define BST_HDRM_POOL_THRESHf 319
#define BST_PG_HDRM_THRESHf 320
#define BST_PG_SHARED_THRESHf 321
#define BST_PORTSP0_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 322
#define BST_PORTSP0_WM_SHARED_THRESHOLD_SELf 323
#define BST_PORTSP1_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 324
#define BST_PORTSP1_WM_SHARED_THRESHOLD_SELf 325
#define BST_PORTSP2_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 326
#define BST_PORTSP2_WM_SHARED_THRESHOLD_SELf 327
#define BST_PORTSP3_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 328
#define BST_PORTSP3_WM_SHARED_THRESHOLD_SELf 329
#define BST_PORTSP_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 330
#define BST_PORTSP_MC_CQE_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 331
#define BST_PORTSP_SHARED_THRESHf 332
#define BST_PORTSP_WM_MC_CQE_THRESHOLD_SELf 333
#define BST_QUEUE_TOTAL_COUNTf 334
#define BST_QUEUE_TOTAL_COUNT_0f 335
#define BST_QUEUE_TOTAL_COUNT_1f 336
#define BST_QUEUE_TOTAL_COUNT_2f 337
#define BST_QUEUE_TOTAL_COUNT_3f 338
#define BST_QUEUE_TOTAL_COUNT_MONf 339
#define BST_QUEUE_TOTAL_COUNT_MON_0f 340
#define BST_QUEUE_TOTAL_COUNT_MON_1f 341
#define BST_QUEUE_TOTAL_COUNT_MON_2f 342
#define BST_QUEUE_TOTAL_COUNT_MON_3f 343
#define BST_Q_EBST_STARTSTOP_TOTAL_THRESHOLD_SELf 344
#define BST_Q_WM_TOTAL_THRESHOLD_SELf 345
#define BST_SP_SHARED_THRESHf 346
#define BST_STATf 347
#define BST_STAT_TRIGGERED_TYPEf 348
#define BST_THRESHf 349
#define BST_THRESHOLDf 350
#define BST_TIMESTAMPf 351
#define BST_TRACK_EN_CFAP0f 352
#define BST_TRACK_EN_CFAP1f 353
#define BST_TRACK_EN_THDI0f 354
#define BST_TRACK_EN_THDI1f 355
#define BST_TRACK_EN_THDO0f 356
#define BST_TRACK_EN_THDO1f 357
#define BST_TRACK_EN_THDR0f 358
#define BST_TRACK_EN_THDR1f 359
#define BST_TRIGf 360
#define BST_TRIG_STATf 361
#define BS_HB_CAPTURE_DONEf 362
#define BS_HB_CAPTURE_OVRDf 363
#define BS_HB_EVENT_CAPTURE_ENf 364
#define BS_HB_EVENT_SELf 365
#define BS_HB_NUM_TAPS_ACTIVEf 366
#define BS_PLL0_LOCKf 367
#define BS_PLL1_LOCKf 368
#define BUCKETf 369
#define BUCKETCOUNTf 370
#define BUCKETSIZEf 371
#define BUCKET_ADDR_LEFTf 372
#define BUCKET_ADDR_RIGHTf 373
#define BUCKET_MODEf 374
#define BUCKET_TYPEf 375
#define BUF0_ENDf 376
#define BUF0_STARTf 377
#define BUF1_ENDf 378
#define BUF1_STARTf 379
#define BUF2_ENDf 380
#define BUF2_STARTf 381
#define BUF3_ENDf 382
#define BUF3_STARTf 383
#define BUF4_ENDf 384
#define BUF4_STARTf 385
#define BUF5_ENDf 386
#define BUF5_STARTf 387
#define BUF6_ENDf 388
#define BUF6_STARTf 389
#define BUF7_ENDf 390
#define BUF7_STARTf 391
#define BUFFER_AVAILABLE_USAGEf 392
#define BUFFER_DATAf 393
#define BUFFER_ENDf 394
#define BUFFER_STARTf 395
#define BUF_DEPTHf 396
#define BURNIN_ENf 397
#define BURST_CTRL_CT_REJECT_CNTf 398
#define BUSYf 399
#define BUS_0_ECC_CORRUPTf 400
#define BUS_0_ECC_ENABLEf 401
#define BUS_0_ERR1_RPT_ENf 402
#define BUS_1_ECC_CORRUPTf 403
#define BUS_1_ECC_ENABLEf 404
#define BUS_1_ERR1_RPT_ENf 405
#define BUS_VALUE_STRENGTHf 406
#define BW_TIMER_VALUEf 407
#define BYP_TO_HOLD_CYCLEf 408
#define BYTES_TRANSFERREDf 409
#define BYTE_ARRIVALSf 410
#define BYTE_COUNTf 411
#define BYTE_COUNTERf 412
#define BYTE_DROP_COUNTf 413
#define BYTE_MODEf 414
#define BYTE_THRESHOLDf 415
#define B_CMDS_0f 416
#define B_CMDS_1f 417
#define B_CMDS_10f 418
#define B_CMDS_11f 419
#define B_CMDS_12f 420
#define B_CMDS_13f 421
#define B_CMDS_14f 422
#define B_CMDS_15f 423
#define B_CMDS_2f 424
#define B_CMDS_3f 425
#define B_CMDS_4f 426
#define B_CMDS_5f 427
#define B_CMDS_6f 428
#define B_CMDS_7f 429
#define B_CMDS_8f 430
#define B_CMDS_9f 431
#define B_COMPARE_FNf 432
#define B_CVALUE_1_OPf 433
#define B_CVALUE_1_SELECTf 434
#define B_CVALUE_2_OPf 435
#define B_CVALUE_2_SELECTf 436
#define B_CVALUE_3_OPf 437
#define B_CVALUE_3_SELECTf 438
#define B_UPDATE_FN_FALSEf 439
#define B_UPDATE_FN_TRUEf 440
#define CA0_CELL_LEN_ERRf 441
#define CA0_FIFO_ECC_ERRf 442
#define CA0_FIFO_ERRf 443
#define CA0_SOP_EOP_ERRf 444
#define CA1_CELL_LEN_ERRf 445
#define CA1_FIFO_ECC_ERRf 446
#define CA1_FIFO_ERRf 447
#define CA1_SOP_EOP_ERRf 448
#define CA2_CELL_LEN_ERRf 449
#define CA2_FIFO_ECC_ERRf 450
#define CA2_FIFO_ERRf 451
#define CA2_SOP_EOP_ERRf 452
#define CA3_CELL_LEN_ERRf 453
#define CA3_FIFO_ECC_ERRf 454
#define CA3_FIFO_ERRf 455
#define CA3_SOP_EOP_ERRf 456
#define CACHE_INTERRUPT_CTRLf 457
#define CACHE_INTERRUPT_THRESHOLDf 458
#define CACHE_KEYf 459
#define CACHE_KEY_TYPEf 460
#define CAM_RBT_CTRLf 461
#define CAM_WBT_CTRLf 462
#define CAPTURED_DATAf 463
#define CAPTURED_HEADERf 464
#define CAPTURE_ENf 465
#define CAPTURE_ENABLEf 466
#define CAPTURE_MODEf 467
#define CAP_AVERAGEf 468
#define CAP_DIC_TO_0f 469
#define CAP_ITM_PORT_QSIZE_AVERAGEf 470
#define CAP_PORT_LOADING_AVERAGEf 471
#define CAP_TOTAL_PORT_QSIZE_AVERAGEf 472
#define CA_CPU_FIFO_BANK0_ECC_CORRUPTf 473
#define CA_CPU_FIFO_BANK10_ECC_CORRUPTf 474
#define CA_CPU_FIFO_BANK11_ECC_CORRUPTf 475
#define CA_CPU_FIFO_BANK12_ECC_CORRUPTf 476
#define CA_CPU_FIFO_BANK13_ECC_CORRUPTf 477
#define CA_CPU_FIFO_BANK14_ECC_CORRUPTf 478
#define CA_CPU_FIFO_BANK15_ECC_CORRUPTf 479
#define CA_CPU_FIFO_BANK1_ECC_CORRUPTf 480
#define CA_CPU_FIFO_BANK2_ECC_CORRUPTf 481
#define CA_CPU_FIFO_BANK3_ECC_CORRUPTf 482
#define CA_CPU_FIFO_BANK4_ECC_CORRUPTf 483
#define CA_CPU_FIFO_BANK5_ECC_CORRUPTf 484
#define CA_CPU_FIFO_BANK6_ECC_CORRUPTf 485
#define CA_CPU_FIFO_BANK7_ECC_CORRUPTf 486
#define CA_CPU_FIFO_BANK8_ECC_CORRUPTf 487
#define CA_CPU_FIFO_BANK9_ECC_CORRUPTf 488
#define CA_CPU_FIFO_ECC_ENABLEf 489
#define CA_CPU_FIFO_EN_COR_ERR_RPTf 490
#define CA_FIFO_BANK0_ECC_CORRUPTf 491
#define CA_FIFO_BANK10_ECC_CORRUPTf 492
#define CA_FIFO_BANK11_ECC_CORRUPTf 493
#define CA_FIFO_BANK12_ECC_CORRUPTf 494
#define CA_FIFO_BANK13_ECC_CORRUPTf 495
#define CA_FIFO_BANK14_ECC_CORRUPTf 496
#define CA_FIFO_BANK15_ECC_CORRUPTf 497
#define CA_FIFO_BANK1_ECC_CORRUPTf 498
#define CA_FIFO_BANK2_ECC_CORRUPTf 499
#define CA_FIFO_BANK3_ECC_CORRUPTf 500
#define CA_FIFO_BANK4_ECC_CORRUPTf 501
#define CA_FIFO_BANK5_ECC_CORRUPTf 502
#define CA_FIFO_BANK6_ECC_CORRUPTf 503
#define CA_FIFO_BANK7_ECC_CORRUPTf 504
#define CA_FIFO_BANK8_ECC_CORRUPTf 505
#define CA_FIFO_BANK9_ECC_CORRUPTf 506
#define CA_FIFO_ECC_ENABLEf 507
#define CA_FIFO_EN_COR_ERR_RPTf 508
#define CA_LPBK_FIFO_BANK0_ECC_CORRUPTf 509
#define CA_LPBK_FIFO_BANK10_ECC_CORRUPTf 510
#define CA_LPBK_FIFO_BANK11_ECC_CORRUPTf 511
#define CA_LPBK_FIFO_BANK12_ECC_CORRUPTf 512
#define CA_LPBK_FIFO_BANK13_ECC_CORRUPTf 513
#define CA_LPBK_FIFO_BANK14_ECC_CORRUPTf 514
#define CA_LPBK_FIFO_BANK15_ECC_CORRUPTf 515
#define CA_LPBK_FIFO_BANK1_ECC_CORRUPTf 516
#define CA_LPBK_FIFO_BANK2_ECC_CORRUPTf 517
#define CA_LPBK_FIFO_BANK3_ECC_CORRUPTf 518
#define CA_LPBK_FIFO_BANK4_ECC_CORRUPTf 519
#define CA_LPBK_FIFO_BANK5_ECC_CORRUPTf 520
#define CA_LPBK_FIFO_BANK6_ECC_CORRUPTf 521
#define CA_LPBK_FIFO_BANK7_ECC_CORRUPTf 522
#define CA_LPBK_FIFO_BANK8_ECC_CORRUPTf 523
#define CA_LPBK_FIFO_BANK9_ECC_CORRUPTf 524
#define CA_LPBK_FIFO_ECC_ENABLEf 525
#define CA_LPBK_FIFO_EN_COR_ERR_RPTf 526
#define CBPCOLSTATUSf 527
#define CBPFULLSTATUSf 528
#define CCBEf 529
#define CCBE_NEXT_HOP_INDEX_MAXf 530
#define CCBE_NEXT_HOP_INDEX_MINf 531
#define CCBE_NEXT_HOP_REMAP_ENABLEf 532
#define CCBE_REMAP_INDEX_Af 533
#define CCBE_REMAP_INDEX_Bf 534
#define CCBE_REMAP_INDEX_Cf 535
#define CCMDMA_CH0_1BIT_ECCERRf 536
#define CCMDMA_CH0_2BIT_ECCERRf 537
#define CCMDMA_CH1_1BIT_ECCERRf 538
#define CCMDMA_CH1_2BIT_ECCERRf 539
#define CCMDMA_CH2_1BIT_ECCERRf 540
#define CCMDMA_CH2_2BIT_ECCERRf 541
#define CCMDMA_CH3_1BIT_ECCERRf 542
#define CCMDMA_CH3_2BIT_ECCERRf 543
#define CCP_INT_ENf 544
#define CCP_INT_SETf 545
#define CCP_INT_STATf 546
#define CCP_OVERFLOWf 547
#define CC_VALf 548
#define CDMAC0_RESETf 549
#define CDMAC_VERSIONf 550
#define CDMIB_R1023f 551
#define CDMIB_R127f 552
#define CDMIB_R1518f 553
#define CDMIB_R16383f 554
#define CDMIB_R2047f 555
#define CDMIB_R255f 556
#define CDMIB_R4095f 557
#define CDMIB_R511f 558
#define CDMIB_R64f 559
#define CDMIB_R9216f 560
#define CDMIB_RBCAf 561
#define CDMIB_RBYTf 562
#define CDMIB_RDVLNf 563
#define CDMIB_RERPKTf 564
#define CDMIB_RESERVED0f 565
#define CDMIB_RESERVED1f 566
#define CDMIB_RESERVED2f 567
#define CDMIB_RFCSf 568
#define CDMIB_RFLRf 569
#define CDMIB_RFRGf 570
#define CDMIB_RJBRf 571
#define CDMIB_RMCAf 572
#define CDMIB_RMGVf 573
#define CDMIB_RMTUEf 574
#define CDMIB_ROVRf 575
#define CDMIB_RPFC0f 576
#define CDMIB_RPFC1f 577
#define CDMIB_RPFC2f 578
#define CDMIB_RPFC3f 579
#define CDMIB_RPFC4f 580
#define CDMIB_RPFC5f 581
#define CDMIB_RPFC6f 582
#define CDMIB_RPFC7f 583
#define CDMIB_RPFCOFF0f 584
#define CDMIB_RPFCOFF1f 585
#define CDMIB_RPFCOFF2f 586
#define CDMIB_RPFCOFF3f 587
#define CDMIB_RPFCOFF4f 588
#define CDMIB_RPFCOFF5f 589
#define CDMIB_RPFCOFF6f 590
#define CDMIB_RPFCOFF7f 591
#define CDMIB_RPKTf 592
#define CDMIB_RPOKf 593
#define CDMIB_RPRMf 594
#define CDMIB_RPROG0f 595
#define CDMIB_RPROG1f 596
#define CDMIB_RPROG2f 597
#define CDMIB_RPROG3f 598
#define CDMIB_RRBYTf 599
#define CDMIB_RRPKTf 600
#define CDMIB_RUCAf 601
#define CDMIB_RUNDf 602
#define CDMIB_RVLNf 603
#define CDMIB_RXCFf 604
#define CDMIB_RXPFf 605
#define CDMIB_RXPPf 606
#define CDMIB_RXUDAf 607
#define CDMIB_RXUOf 608
#define CDMIB_RXWSAf 609
#define CDMIB_T1023f 610
#define CDMIB_T127f 611
#define CDMIB_T1518f 612
#define CDMIB_T16383f 613
#define CDMIB_T2047f 614
#define CDMIB_T255f 615
#define CDMIB_T4095f 616
#define CDMIB_T511f 617
#define CDMIB_T64f 618
#define CDMIB_T9216f 619
#define CDMIB_TBCAf 620
#define CDMIB_TBYTf 621
#define CDMIB_TDVLNf 622
#define CDMIB_TERRf 623
#define CDMIB_TFCSf 624
#define CDMIB_TFRGf 625
#define CDMIB_TJBRf 626
#define CDMIB_TMCAf 627
#define CDMIB_TMGVf 628
#define CDMIB_TOVRf 629
#define CDMIB_TPFC0f 630
#define CDMIB_TPFC1f 631
#define CDMIB_TPFC2f 632
#define CDMIB_TPFC3f 633
#define CDMIB_TPFC4f 634
#define CDMIB_TPFC5f 635
#define CDMIB_TPFC6f 636
#define CDMIB_TPFC7f 637
#define CDMIB_TPFCOFF0f 638
#define CDMIB_TPFCOFF1f 639
#define CDMIB_TPFCOFF2f 640
#define CDMIB_TPFCOFF3f 641
#define CDMIB_TPFCOFF4f 642
#define CDMIB_TPFCOFF5f 643
#define CDMIB_TPFCOFF6f 644
#define CDMIB_TPFCOFF7f 645
#define CDMIB_TPKTf 646
#define CDMIB_TPOKf 647
#define CDMIB_TRPKTf 648
#define CDMIB_TUCAf 649
#define CDMIB_TUFLf 650
#define CDMIB_TVLNf 651
#define CDMIB_TXCFf 652
#define CDMIB_TXPFf 653
#define CDMIB_TXPPf 654
#define CDRAMf 655
#define CELL0f 656
#define CELL0_ENCODED_CELL_SIZEf 657
#define CELL0_INFOf 658
#define CELL0_INT_STAT0_VALUEf 659
#define CELL0_INT_STAT0_VLDf 660
#define CELL0_INT_STAT1_VALUEf 661
#define CELL0_INT_STAT1_VLDf 662
#define CELL0_ITM_CELL_PTRf 663
#define CELL0_MIRROR_ON_DROPf 664
#define CELL0_MMU_CELL_CONTROLf 665
#define CELL0_MMU_CELL_CONTROL_NON_OVERLAYf 666
#define CELL0_PTRf 667
#define CELL0_VLDf 668
#define CELL1f 669
#define CELL1_ENCODED_CELL_SIZEf 670
#define CELL1_INFOf 671
#define CELL1_INT_STAT0_VALUEf 672
#define CELL1_INT_STAT0_VLDf 673
#define CELL1_INT_STAT1_VALUEf 674
#define CELL1_INT_STAT1_VLDf 675
#define CELL1_ITM_CELL_PTRf 676
#define CELL1_MIRROR_ON_DROPf 677
#define CELL1_MMU_CELL_CONTROLf 678
#define CELL1_MMU_CELL_CONTROL_NON_OVERLAYf 679
#define CELL1_PTRf 680
#define CELL1_VLDf 681
#define CELL2f 682
#define CELL2_INFOf 683
#define CELL3f 684
#define CELL3_INFOf 685
#define CELL4f 686
#define CELL5f 687
#define CELL6f 688
#define CELL7f 689
#define CELLQ_FAP_OVERFLOWf 690
#define CELLQ_FAP_UNDERFLOWf 691
#define CELL_ALLOWANCEf 692
#define CELL_CNTf 693
#define CELL_COUNTf 694
#define CELL_INFOf 695
#define CELL_INFO0f 696
#define CELL_INFO1f 697
#define CELL_INFO2f 698
#define CELL_INFO3f 699
#define CELL_LENGTHf 700
#define CELL_LENGTH_0f 701
#define CELL_LENGTH_1f 702
#define CELL_LENGTH_2f 703
#define CELL_LENGTH_3f 704
#define CELL_LEN_ERRf 705
#define CELL_LEN_ERR_PORT0f 706
#define CELL_LEN_ERR_PORT1f 707
#define CELL_LEN_ERR_PORT2f 708
#define CELL_LEN_ERR_PORT3f 709
#define CELL_LEN_ERR_PORT4f 710
#define CELL_LEN_ERR_PORT5f 711
#define CELL_LEN_ERR_PORT6f 712
#define CELL_LEN_ERR_PORT7f 713
#define CELL_POINTERf 714
#define CELL_PTRf 715
#define CELL_PTR_0f 716
#define CELL_PTR_1f 717
#define CELL_PTR_2f 718
#define CELL_PTR_3f 719
#define CELL_QUEUE_0_UNCORRECTED_ECC_ERRf 720
#define CELL_QUEUE_1_UNCORRECTED_ECC_ERRf 721
#define CELL_QUEUE_ECC_ENf 722
#define CELL_QUEUE_ECC_FORCE_ERRf 723
#define CELL_QUEUE_EN_COR_ERR_RPTf 724
#define CELL_REQ_CNTf 725
#define CELL_SIZEf 726
#define CELL_VALID_0f 727
#define CELL_VALID_1f 728
#define CELL_VALID_2f 729
#define CELL_VALID_3f 730
#define CEN_ROSC_AC_DCNf 731
#define CEN_ROSC_ENABLE_DEFAULTf 732
#define CEN_ROSC_IDLE_STATE_0f 733
#define CE_GREENf 734
#define CE_REDf 735
#define CE_YELLOWf 736
#define CFAPFULLSETPOINTf 737
#define CFAPPOOLSIZEf 738
#define CFAP_BANK0f 739
#define CFAP_BANK1f 740
#define CFAP_BANK10f 741
#define CFAP_BANK11f 742
#define CFAP_BANK12f 743
#define CFAP_BANK13f 744
#define CFAP_BANK14f 745
#define CFAP_BANK15f 746
#define CFAP_BANK16f 747
#define CFAP_BANK17f 748
#define CFAP_BANK18f 749
#define CFAP_BANK19f 750
#define CFAP_BANK2f 751
#define CFAP_BANK20f 752
#define CFAP_BANK21f 753
#define CFAP_BANK22f 754
#define CFAP_BANK23f 755
#define CFAP_BANK24f 756
#define CFAP_BANK25f 757
#define CFAP_BANK26f 758
#define CFAP_BANK27f 759
#define CFAP_BANK28f 760
#define CFAP_BANK29f 761
#define CFAP_BANK3f 762
#define CFAP_BANK30f 763
#define CFAP_BANK31f 764
#define CFAP_BANK32f 765
#define CFAP_BANK33f 766
#define CFAP_BANK4f 767
#define CFAP_BANK5f 768
#define CFAP_BANK6f 769
#define CFAP_BANK7f 770
#define CFAP_BANK8f 771
#define CFAP_BANK9f 772
#define CFAP_INT_ENf 773
#define CFAP_INT_SETf 774
#define CFAP_INT_STATf 775
#define CFAP_IN_USE_COUNTf 776
#define CF_UPDATE_ENABLEf 777
#define CF_UPDATE_MODEf 778
#define CGFGf 779
#define CH0f 780
#define CH05_BYP_ENf 781
#define CH05_ENABLEBf 782
#define CH05_HOLDf 783
#define CH05_MDELf 784
#define CH0_CHAIN_DONEf 785
#define CH0_DESC_CONTROLLED_INTRf 786
#define CH0_DESC_DONEf 787
#define CH0_DONEf 788
#define CH0_INTR_COALESCING_INTRf 789
#define CH0_MDIVf 790
#define CH1f 791
#define CH1_CHAIN_DONEf 792
#define CH1_DESC_CONTROLLED_INTRf 793
#define CH1_DESC_DONEf 794
#define CH1_DONEf 795
#define CH1_INTR_COALESCING_INTRf 796
#define CH1_MDIVf 797
#define CH2f 798
#define CH2_CHAIN_DONEf 799
#define CH2_DESC_CONTROLLED_INTRf 800
#define CH2_DESC_DONEf 801
#define CH2_DONEf 802
#define CH2_INTR_COALESCING_INTRf 803
#define CH2_MDIVf 804
#define CH3f 805
#define CH3_CHAIN_DONEf 806
#define CH3_DESC_CONTROLLED_INTRf 807
#define CH3_DESC_DONEf 808
#define CH3_DONEf 809
#define CH3_INTR_COALESCING_INTRf 810
#define CH4_CHAIN_DONEf 811
#define CH4_DESC_CONTROLLED_INTRf 812
#define CH4_DESC_DONEf 813
#define CH4_INTR_COALESCING_INTRf 814
#define CH5_CHAIN_DONEf 815
#define CH5_DESC_CONTROLLED_INTRf 816
#define CH5_DESC_DONEf 817
#define CH5_INTR_COALESCING_INTRf 818
#define CH6_BYP_ENf 819
#define CH6_CHAIN_DONEf 820
#define CH6_DESC_CONTROLLED_INTRf 821
#define CH6_DESC_DONEf 822
#define CH6_ENABLEBf 823
#define CH6_HOLDf 824
#define CH6_INTR_COALESCING_INTRf 825
#define CH6_MDELf 826
#define CH6_MDIVf 827
#define CH6_MDIV_SW_DONEf 828
#define CH7_CHAIN_DONEf 829
#define CH7_DESC_CONTROLLED_INTRf 830
#define CH7_DESC_DONEf 831
#define CH7_INTR_COALESCING_INTRf 832
#define CHAINf 833
#define CHAIN_DONEf 834
#define CHAIN_IDf 835
#define CHANNEL0_DATA_WRITE_AXIIDf 836
#define CHANNEL0_DESC_WRITE_AXIIDf 837
#define CHANNEL0_MEMWR_AXI_IDf 838
#define CHANNEL10_MEMWR_AXI_IDf 839
#define CHANNEL11_MEMWR_AXI_IDf 840
#define CHANNEL1_DATA_WRITE_AXIIDf 841
#define CHANNEL1_DESC_WRITE_AXIIDf 842
#define CHANNEL1_MEMWR_AXI_IDf 843
#define CHANNEL2_DATA_WRITE_AXIIDf 844
#define CHANNEL2_DESC_WRITE_AXIIDf 845
#define CHANNEL2_MEMWR_AXI_IDf 846
#define CHANNEL3_DATA_WRITE_AXIIDf 847
#define CHANNEL3_DESC_WRITE_AXIIDf 848
#define CHANNEL3_MEMWR_AXI_IDf 849
#define CHANNEL4_DATA_WRITE_AXIIDf 850
#define CHANNEL4_DESC_WRITE_AXIIDf 851
#define CHANNEL4_MEMWR_AXI_IDf 852
#define CHANNEL5_DATA_WRITE_AXIIDf 853
#define CHANNEL5_DESC_WRITE_AXIIDf 854
#define CHANNEL5_MEMWR_AXI_IDf 855
#define CHANNEL6_DATA_WRITE_AXIIDf 856
#define CHANNEL6_DESC_WRITE_AXIIDf 857
#define CHANNEL6_MEMWR_AXI_IDf 858
#define CHANNEL7_DATA_WRITE_AXIIDf 859
#define CHANNEL7_DESC_WRITE_AXIIDf 860
#define CHANNEL7_MEMWR_AXI_IDf 861
#define CHANNEL8_MEMWR_AXI_IDf 862
#define CHANNEL9_MEMWR_AXI_IDf 863
#define CHIP_IDf 864
#define CHKSUM_OUT_OF_BOUNDf 865
#define CHKSUM_RANGE_OUT_OF_BOUNDf 866
#define CHUNK_SELECTf 867
#define CHUNK_SELECT_0f 868
#define CHUNK_SELECT_1f 869
#define CH_IN_HALTf 870
#define CINDEX_BASEf 871
#define CINDEX_OPf 872
#define CLASS_IDf 873
#define CLAUSE_22_REGADRR_OR_45_DTYPEf 874
#define CLAUSE_45_REG_ADRRf 875
#define CLEARf 876
#define CLEAR_CMC0_COUNTERSf 877
#define CLEAR_CMC1_COUNTERSf 878
#define CLEAR_DATA_MEMf 879
#define CLEAR_DONEf 880
#define CLEAR_ECC_STATUSf 881
#define CLEAR_ECC_STATUS_OF_CMD_MEMf 882
#define CLEAR_ECC_STATUS_OF_REPLY_MEMf 883
#define CLEAR_ECC_STATUS_OF_REQ_MEMf 884
#define CLEAR_ECC_STATUS_OF_RESP_MEMf 885
#define CLEAR_HOSTRD_MEMf 886
#define CLEAR_HOST_MEMf 887
#define CLEAR_LINK_INTERRUPTION_STATUSf 888
#define CLEAR_LLIST_MEMf 889
#define CLEAR_LOCAL_FAULT_STATUSf 890
#define CLEAR_ON_READ_ENf 891
#define CLEAR_ON_READ_ENABLEf 892
#define CLEAR_REMOTE_FAULT_STATUSf 893
#define CLEAR_RPE_COUNTERSf 894
#define CLEAR_RX_CDC_DOUBLE_BIT_ERRf 895
#define CLEAR_RX_CDC_SINGLE_BIT_ERRf 896
#define CLEAR_RX_MSG_OVERFLOWf 897
#define CLEAR_RX_PKT_OVERFLOWf 898
#define CLEAR_TOP_COUNTERSf 899
#define CLEAR_TX_CDC_DOUBLE_BIT_ERRf 900
#define CLEAR_TX_CDC_SINGLE_BIT_ERRf 901
#define CLEAR_TX_LLFC_MSG_OVERFLOWf 902
#define CLEAR_TX_PKT_OVERFLOWf 903
#define CLEAR_TX_PKT_UNDERFLOWf 904
#define CLEAR_TX_TS_FIFO_OVERFLOWf 905
#define CLK_GRANf 906
#define CLOCK_DIVIDER_EXTf 907
#define CLOCK_DIVIDER_INTf 908
#define CLRCFGf 909
#define CLR_CNTf 910
#define CLR_ON_READf 911
#define CMf 912
#define CMC0_CLK_ENf 913
#define CMC0_IPINTF_WRR_WEIGHTf 914
#define CMC0_SBUSDMA_CH0_SBUS_WRR_WEIGHTf 915
#define CMC0_SBUSDMA_CH1_SBUS_WRR_WEIGHTf 916
#define CMC0_SBUSDMA_CH2_SBUS_WRR_WEIGHTf 917
#define CMC0_SBUSDMA_CH3_SBUS_WRR_WEIGHTf 918
#define CMC0_SBUSDMA_CH4_SBUS_WRR_WEIGHTf 919
#define CMC0_SBUSDMA_CH5_SBUS_WRR_WEIGHTf 920
#define CMC0_SBUSDMA_CH6_SBUS_WRR_WEIGHTf 921
#define CMC0_SBUSDMA_CH7_SBUS_WRR_WEIGHTf 922
#define CMC1_CLK_ENf 923
#define CMC1_IPINTF_WRR_WEIGHTf 924
#define CMC1_SBUSDMA_CH0_SBUS_WRR_WEIGHTf 925
#define CMC1_SBUSDMA_CH1_SBUS_WRR_WEIGHTf 926
#define CMC1_SBUSDMA_CH2_SBUS_WRR_WEIGHTf 927
#define CMC1_SBUSDMA_CH3_SBUS_WRR_WEIGHTf 928
#define CMC1_SBUSDMA_CH4_SBUS_WRR_WEIGHTf 929
#define CMC1_SBUSDMA_CH5_SBUS_WRR_WEIGHTf 930
#define CMC1_SBUSDMA_CH6_SBUS_WRR_WEIGHTf 931
#define CMC1_SBUSDMA_CH7_SBUS_WRR_WEIGHTf 932
#define CMDf 933
#define CMD_BPC_SELECTf 934
#define CMD_BPP_SELECTf 935
#define CMD_C_0f 936
#define CMD_C_0_DEST_CONT_IDf 937
#define CMD_C_0_SRC_PKT_OFFSETf 938
#define CMD_C_0_VALIDf 939
#define CMD_C_1f 940
#define CMD_C_10f 941
#define CMD_C_10_DEST_CONT_IDf 942
#define CMD_C_10_SRC_PKT_OFFSETf 943
#define CMD_C_10_VALIDf 944
#define CMD_C_11f 945
#define CMD_C_11_DEST_CONT_IDf 946
#define CMD_C_11_SRC_PKT_OFFSETf 947
#define CMD_C_11_VALIDf 948
#define CMD_C_12f 949
#define CMD_C_12_DEST_CONT_IDf 950
#define CMD_C_12_SRC_PKT_OFFSETf 951
#define CMD_C_12_VALIDf 952
#define CMD_C_13f 953
#define CMD_C_13_DEST_CONT_IDf 954
#define CMD_C_13_SRC_PKT_OFFSETf 955
#define CMD_C_13_VALIDf 956
#define CMD_C_14f 957
#define CMD_C_14_DEST_CONT_IDf 958
#define CMD_C_14_SRC_PKT_OFFSETf 959
#define CMD_C_14_VALIDf 960
#define CMD_C_15f 961
#define CMD_C_15_DEST_CONT_IDf 962
#define CMD_C_15_SRC_PKT_OFFSETf 963
#define CMD_C_15_VALIDf 964
#define CMD_C_16f 965
#define CMD_C_16_DEST_CONT_IDf 966
#define CMD_C_16_SRC_PKT_OFFSETf 967
#define CMD_C_16_VALIDf 968
#define CMD_C_17f 969
#define CMD_C_17_DEST_CONT_IDf 970
#define CMD_C_17_SRC_PKT_OFFSETf 971
#define CMD_C_17_VALIDf 972
#define CMD_C_18f 973
#define CMD_C_18_DEST_CONT_IDf 974
#define CMD_C_18_SRC_PKT_OFFSETf 975
#define CMD_C_18_VALIDf 976
#define CMD_C_19f 977
#define CMD_C_19_DEST_CONT_IDf 978
#define CMD_C_19_SRC_PKT_OFFSETf 979
#define CMD_C_19_VALIDf 980
#define CMD_C_1_DEST_CONT_IDf 981
#define CMD_C_1_SRC_PKT_OFFSETf 982
#define CMD_C_1_VALIDf 983
#define CMD_C_2f 984
#define CMD_C_2_DEST_CONT_IDf 985
#define CMD_C_2_SRC_PKT_OFFSETf 986
#define CMD_C_2_VALIDf 987
#define CMD_C_3f 988
#define CMD_C_3_DEST_CONT_IDf 989
#define CMD_C_3_SRC_PKT_OFFSETf 990
#define CMD_C_3_VALIDf 991
#define CMD_C_4f 992
#define CMD_C_4_DEST_CONT_IDf 993
#define CMD_C_4_SRC_PKT_OFFSETf 994
#define CMD_C_4_VALIDf 995
#define CMD_C_5f 996
#define CMD_C_5_DEST_CONT_IDf 997
#define CMD_C_5_SRC_PKT_OFFSETf 998
#define CMD_C_5_VALIDf 999
#define CMD_C_6f 1000
#define CMD_C_6_DEST_CONT_IDf 1001
#define CMD_C_6_SRC_PKT_OFFSETf 1002
#define CMD_C_6_VALIDf 1003
#define CMD_C_7f 1004
#define CMD_C_7_DEST_CONT_IDf 1005
#define CMD_C_7_SRC_PKT_OFFSETf 1006
#define CMD_C_7_VALIDf 1007
#define CMD_C_8f 1008
#define CMD_C_8_DEST_CONT_IDf 1009
#define CMD_C_8_SRC_PKT_OFFSETf 1010
#define CMD_C_8_VALIDf 1011
#define CMD_C_9f 1012
#define CMD_C_9_DEST_CONT_IDf 1013
#define CMD_C_9_SRC_PKT_OFFSETf 1014
#define CMD_C_9_VALIDf 1015
#define CMD_D_0f 1016
#define CMD_D_0_DEST_CONT_IDf 1017
#define CMD_D_0_SRC_PKT_OFFSETf 1018
#define CMD_D_0_VALIDf 1019
#define CMD_D_0_VAR_LEN_0_VALIDf 1020
#define CMD_D_0_VAR_LEN_1_VALIDf 1021
#define CMD_D_1f 1022
#define CMD_D_10f 1023
#define CMD_D_10_DEST_CONT_IDf 1024
#define CMD_D_10_SRC_PKT_OFFSETf 1025
#define CMD_D_10_VALIDf 1026
#define CMD_D_10_VAR_LEN_0_VALIDf 1027
#define CMD_D_10_VAR_LEN_1_VALIDf 1028
#define CMD_D_11f 1029
#define CMD_D_11_DEST_CONT_IDf 1030
#define CMD_D_11_SRC_PKT_OFFSETf 1031
#define CMD_D_11_VALIDf 1032
#define CMD_D_11_VAR_LEN_0_VALIDf 1033
#define CMD_D_11_VAR_LEN_1_VALIDf 1034
#define CMD_D_12f 1035
#define CMD_D_12_DEST_CONT_IDf 1036
#define CMD_D_12_SRC_PKT_OFFSETf 1037
#define CMD_D_12_VALIDf 1038
#define CMD_D_12_VAR_LEN_0_VALIDf 1039
#define CMD_D_12_VAR_LEN_1_VALIDf 1040
#define CMD_D_13f 1041
#define CMD_D_13_DEST_CONT_IDf 1042
#define CMD_D_13_SRC_PKT_OFFSETf 1043
#define CMD_D_13_VALIDf 1044
#define CMD_D_13_VAR_LEN_0_VALIDf 1045
#define CMD_D_13_VAR_LEN_1_VALIDf 1046
#define CMD_D_14f 1047
#define CMD_D_14_DEST_CONT_IDf 1048
#define CMD_D_14_SRC_PKT_OFFSETf 1049
#define CMD_D_14_VALIDf 1050
#define CMD_D_14_VAR_LEN_0_VALIDf 1051
#define CMD_D_14_VAR_LEN_1_VALIDf 1052
#define CMD_D_15f 1053
#define CMD_D_15_DEST_CONT_IDf 1054
#define CMD_D_15_SRC_PKT_OFFSETf 1055
#define CMD_D_15_VALIDf 1056
#define CMD_D_15_VAR_LEN_0_VALIDf 1057
#define CMD_D_15_VAR_LEN_1_VALIDf 1058
#define CMD_D_16f 1059
#define CMD_D_16_DEST_CONT_IDf 1060
#define CMD_D_16_SRC_PKT_OFFSETf 1061
#define CMD_D_16_VALIDf 1062
#define CMD_D_16_VAR_LEN_0_VALIDf 1063
#define CMD_D_16_VAR_LEN_1_VALIDf 1064
#define CMD_D_17f 1065
#define CMD_D_17_DEST_CONT_IDf 1066
#define CMD_D_17_SRC_PKT_OFFSETf 1067
#define CMD_D_17_VALIDf 1068
#define CMD_D_17_VAR_LEN_0_VALIDf 1069
#define CMD_D_17_VAR_LEN_1_VALIDf 1070
#define CMD_D_18f 1071
#define CMD_D_18_DEST_CONT_IDf 1072
#define CMD_D_18_SRC_PKT_OFFSETf 1073
#define CMD_D_18_VALIDf 1074
#define CMD_D_18_VAR_LEN_0_VALIDf 1075
#define CMD_D_18_VAR_LEN_1_VALIDf 1076
#define CMD_D_19f 1077
#define CMD_D_19_DEST_CONT_IDf 1078
#define CMD_D_19_SRC_PKT_OFFSETf 1079
#define CMD_D_19_VALIDf 1080
#define CMD_D_19_VAR_LEN_0_VALIDf 1081
#define CMD_D_19_VAR_LEN_1_VALIDf 1082
#define CMD_D_1_DEST_CONT_IDf 1083
#define CMD_D_1_SRC_PKT_OFFSETf 1084
#define CMD_D_1_VALIDf 1085
#define CMD_D_1_VAR_LEN_0_VALIDf 1086
#define CMD_D_1_VAR_LEN_1_VALIDf 1087
#define CMD_D_2f 1088
#define CMD_D_20f 1089
#define CMD_D_20_DEST_CONT_IDf 1090
#define CMD_D_20_SRC_PKT_OFFSETf 1091
#define CMD_D_20_VALIDf 1092
#define CMD_D_20_VAR_LEN_0_VALIDf 1093
#define CMD_D_20_VAR_LEN_1_VALIDf 1094
#define CMD_D_21f 1095
#define CMD_D_21_DEST_CONT_IDf 1096
#define CMD_D_21_SRC_PKT_OFFSETf 1097
#define CMD_D_21_VALIDf 1098
#define CMD_D_21_VAR_LEN_0_VALIDf 1099
#define CMD_D_21_VAR_LEN_1_VALIDf 1100
#define CMD_D_22f 1101
#define CMD_D_22_DEST_CONT_IDf 1102
#define CMD_D_22_SRC_PKT_OFFSETf 1103
#define CMD_D_22_VALIDf 1104
#define CMD_D_22_VAR_LEN_0_VALIDf 1105
#define CMD_D_22_VAR_LEN_1_VALIDf 1106
#define CMD_D_23f 1107
#define CMD_D_23_DEST_CONT_IDf 1108
#define CMD_D_23_SRC_PKT_OFFSETf 1109
#define CMD_D_23_VALIDf 1110
#define CMD_D_23_VAR_LEN_0_VALIDf 1111
#define CMD_D_23_VAR_LEN_1_VALIDf 1112
#define CMD_D_2_DEST_CONT_IDf 1113
#define CMD_D_2_SRC_PKT_OFFSETf 1114
#define CMD_D_2_VALIDf 1115
#define CMD_D_2_VAR_LEN_0_VALIDf 1116
#define CMD_D_2_VAR_LEN_1_VALIDf 1117
#define CMD_D_3f 1118
#define CMD_D_3_DEST_CONT_IDf 1119
#define CMD_D_3_SRC_PKT_OFFSETf 1120
#define CMD_D_3_VALIDf 1121
#define CMD_D_3_VAR_LEN_0_VALIDf 1122
#define CMD_D_3_VAR_LEN_1_VALIDf 1123
#define CMD_D_4f 1124
#define CMD_D_4_DEST_CONT_IDf 1125
#define CMD_D_4_SRC_PKT_OFFSETf 1126
#define CMD_D_4_VALIDf 1127
#define CMD_D_4_VAR_LEN_0_VALIDf 1128
#define CMD_D_4_VAR_LEN_1_VALIDf 1129
#define CMD_D_5f 1130
#define CMD_D_5_DEST_CONT_IDf 1131
#define CMD_D_5_SRC_PKT_OFFSETf 1132
#define CMD_D_5_VALIDf 1133
#define CMD_D_5_VAR_LEN_0_VALIDf 1134
#define CMD_D_5_VAR_LEN_1_VALIDf 1135
#define CMD_D_6f 1136
#define CMD_D_6_DEST_CONT_IDf 1137
#define CMD_D_6_SRC_PKT_OFFSETf 1138
#define CMD_D_6_VALIDf 1139
#define CMD_D_6_VAR_LEN_0_VALIDf 1140
#define CMD_D_6_VAR_LEN_1_VALIDf 1141
#define CMD_D_7f 1142
#define CMD_D_7_DEST_CONT_IDf 1143
#define CMD_D_7_SRC_PKT_OFFSETf 1144
#define CMD_D_7_VALIDf 1145
#define CMD_D_7_VAR_LEN_0_VALIDf 1146
#define CMD_D_7_VAR_LEN_1_VALIDf 1147
#define CMD_D_8f 1148
#define CMD_D_8_DEST_CONT_IDf 1149
#define CMD_D_8_SRC_PKT_OFFSETf 1150
#define CMD_D_8_VALIDf 1151
#define CMD_D_8_VAR_LEN_0_VALIDf 1152
#define CMD_D_8_VAR_LEN_1_VALIDf 1153
#define CMD_D_9f 1154
#define CMD_D_9_DEST_CONT_IDf 1155
#define CMD_D_9_SRC_PKT_OFFSETf 1156
#define CMD_D_9_VALIDf 1157
#define CMD_D_9_VAR_LEN_0_VALIDf 1158
#define CMD_D_9_VAR_LEN_1_VALIDf 1159
#define CMD_ECCP_IN0f 1160
#define CMD_ECC_CORRECTEDf 1161
#define CMD_ECC_CORRUPTf 1162
#define CMD_ECC_ERROR_ADDRf 1163
#define CMD_ECC_ERROR_EVf 1164
#define CMD_ECC_UNCORRECTABLEf 1165
#define CMD_MEM_DATA_TMf 1166
#define CMD_MEM_PARITY_TMf 1167
#define CMD_POLICY_DATAf 1168
#define CMD_P_MODE_DISABLE_ECC_MEMf 1169
#define CMD_SEL_0f 1170
#define CMD_SEL_1f 1171
#define CMD_SEL_10f 1172
#define CMD_SEL_11f 1173
#define CMD_SEL_2f 1174
#define CMD_SEL_3f 1175
#define CMD_SEL_4f 1176
#define CMD_SEL_5f 1177
#define CMD_SEL_6f 1178
#define CMD_SEL_7f 1179
#define CMD_SEL_8f 1180
#define CMD_SEL_9f 1181
#define CMIC_RCPUf 1182
#define CMIC_RESERVEDf 1183
#define CMIC_TRANS_RESETf 1184
#define CM_CONTROLf 1185
#define CM_ECC_ENf 1186
#define CM_ENf 1187
#define CM_PADf 1188
#define CNFGf 1189
#define CNGf 1190
#define CNG_0f 1191
#define CNG_1f 1192
#define CNG_2f 1193
#define CNG_3f 1194
#define CNG_POLICY_VALUEf 1195
#define CNG_STRENGTH_PROFILE_IDXf 1196
#define CNTf 1197
#define CNTMAXSIZEf 1198
#define CNT_CLEARf 1199
#define CNT_MODEf 1200
#define CNT_OVERFLOWf 1201
#define CNT_UNDERFLOWf 1202
#define CNT_VALUEf 1203
#define CODEf 1204
#define CODEC_MODEf 1205
#define CODE_PROGRAM_ENf 1206
#define COLLECTION_DONEf 1207
#define COLOR_AWAREf 1208
#define COLOR_ENABLEf 1209
#define COLOR_LIMIT_ENABLEf 1210
#define COLOR_LIMIT_MODEf 1211
#define COMMANDf 1212
#define COMMAND_BEATf 1213
#define COMMON_FIFODMA_CH0_SBUS_WRR_WEIGHTf 1214
#define COMMON_FIFODMA_CH10_SBUS_WRR_WEIGHTf 1215
#define COMMON_FIFODMA_CH11_SBUS_WRR_WEIGHTf 1216
#define COMMON_FIFODMA_CH1_SBUS_WRR_WEIGHTf 1217
#define COMMON_FIFODMA_CH2_SBUS_WRR_WEIGHTf 1218
#define COMMON_FIFODMA_CH3_SBUS_WRR_WEIGHTf 1219
#define COMMON_FIFODMA_CH4_SBUS_WRR_WEIGHTf 1220
#define COMMON_FIFODMA_CH5_SBUS_WRR_WEIGHTf 1221
#define COMMON_FIFODMA_CH6_SBUS_WRR_WEIGHTf 1222
#define COMMON_FIFODMA_CH7_SBUS_WRR_WEIGHTf 1223
#define COMMON_FIFODMA_CH8_SBUS_WRR_WEIGHTf 1224
#define COMMON_FIFODMA_CH9_SBUS_WRR_WEIGHTf 1225
#define COMMON_POOL_1BIT_ECCERRf 1226
#define COMMON_POOL_2BIT_ECCERRf 1227
#define COMMON_POOL_CLK_ENf 1228
#define COMMON_SCHAN_CH0_SBUS_WRR_WEIGHTf 1229
#define COMMON_SCHAN_CH1_SBUS_WRR_WEIGHTf 1230
#define COMMON_SCHAN_CH2_SBUS_WRR_WEIGHTf 1231
#define COMMON_SCHAN_CH3_SBUS_WRR_WEIGHTf 1232
#define COMMON_SCHAN_CH4_SBUS_WRR_WEIGHTf 1233
#define COMMON_SCHAN_CH5_SBUS_WRR_WEIGHTf 1234
#define COMMON_SCHAN_CH6_SBUS_WRR_WEIGHTf 1235
#define COMMON_SCHAN_CH7_SBUS_WRR_WEIGHTf 1236
#define COMMON_SCHAN_CH8_SBUS_WRR_WEIGHTf 1237
#define COMMON_SCHAN_CH9_SBUS_WRR_WEIGHTf 1238
#define COMMON_SCHAN_FIFO_0_SBUS_WRR_WEIGHTf 1239
#define COMMON_SCHAN_FIFO_1_SBUS_WRR_WEIGHTf 1240
#define CONCATENATE_DIGESTSf 1241
#define CONDITIONAL_EVICTION_OPf 1242
#define CONDITIONAL_EVICTION_RESETf 1243
#define CONFIG_DEVICE_PORT_TYPEf 1244
#define CONFIG_ERRORf 1245
#define CONGESTION_MARKEDf 1246
#define CONGST_STf 1247
#define CONGST_ST_ENf 1248
#define CONT0_OUTf 1249
#define CONT0_OUT_MASKf 1250
#define CONT1_OUTf 1251
#define CONT1_OUT_MASKf 1252
#define CONTAINERf 1253
#define CONTAINER_0f 1254
#define CONTAINER_1f 1255
#define CONTAINER_2f 1256
#define CONTAINER_3f 1257
#define CONTAINER_4f 1258
#define CONTAINER_5f 1259
#define CONTAINER_6f 1260
#define CONTAINER_7f 1261
#define CONTIGUOUS_DESCRIPTORSf 1262
#define CONTINUOUS_LVT11f 1263
#define CONTINUOUS_LVT8f 1264
#define CONTINUOUS_SVT11f 1265
#define CONTINUOUS_SVT8f 1266
#define CONTINUOUS_ULVT11f 1267
#define CONTINUOUS_ULVT8f 1268
#define CONTROLf 1269
#define CONTROL_PKTf 1270
#define CONTROL_PKT_TYPEf 1271
#define CONTROL_WORD_MACRO_RESOLVED_0f 1272
#define CONTROL_WORD_MACRO_RESOLVED_1f 1273
#define CONTROL_WORD_MACRO_RESOLVED_2f 1274
#define CONTROL_WORD_TBP_0f 1275
#define CONTROL_WORD_TBP_0_POLARITYf 1276
#define CONTROL_WORD_TBP_1f 1277
#define CONTROL_WORD_TBP_1_POLARITYf 1278
#define CONTROL_WORD_TBP_2f 1279
#define CONTROL_WORD_TBP_2_POLARITYf 1280
#define CONTROL_WORD_TYPEf 1281
#define CONT_AFTER_CMDf 1282
#define CONT_SELf 1283
#define CONT_STR_ENBf 1284
#define CON_PADf 1285
#define COPYCNT_INFO0f 1286
#define COPYCNT_INFO1f 1287
#define COPYCNT_INFO2f 1288
#define COPYCNT_INFO3f 1289
#define COPY_CNTf 1290
#define COPY_COUNTf 1291
#define COPY_TO_CPUf 1292
#define COPY_TO_CPU_0f 1293
#define COPY_TO_CPU_1f 1294
#define COPY_TO_CPU_2f 1295
#define COPY_TO_CPU_3f 1296
#define CORE0f 1297
#define CORE_CLOCK_FASTERf 1298
#define CORE_PLL_GF_BYP_DEBUG_STATUSf 1299
#define CORE_PLL_LOCKf 1300
#define CORR_UNCORR_ERR_LOG_CLEARf 1301
#define CORTEXM0_U0f 1302
#define CORTEXM0_U1f 1303
#define CORTEXM0_U2f 1304
#define CORTEXM0_U3f 1305
#define COSf 1306
#define COS_BMPf 1307
#define COS_MAP_0_BASE_INDEXf 1308
#define COS_MAP_0_STR_PROFILE_INDEXf 1309
#define COS_MAP_1_BASE_INDEXf 1310
#define COS_MAP_1_STR_PROFILE_INDEXf 1311
#define COS_MAP_2_BASE_INDEXf 1312
#define COS_MAP_2_STR_PROFILE_INDEXf 1313
#define COS_MASKf 1314
#define COS_QUEUEf 1315
#define COUNTf 1316
#define COUNTERf 1317
#define COUNTERSf 1318
#define COUNTER_Af 1319
#define COUNTER_ACTIONf 1320
#define COUNTER_ACTION_SAMPLE_COUNTf 1321
#define COUNTER_ACTION_SAMPLE_POOLf 1322
#define COUNTER_Bf 1323
#define COUNTER_CLEARf 1324
#define COUNTER_IDf 1325
#define COUNTER_MODEf 1326
#define COUNTER_OVERFLOWf 1327
#define COUNTER_POOL_ENABLEf 1328
#define COUNTER_SELECTf 1329
#define COUNTER_TRIGGER_FIELDSf 1330
#define COUNTER_TYPEf 1331
#define COUNTER_UNDERFLOWf 1332
#define COUNTER_WRAP_AROUNDf 1333
#define COUNT_Af 1334
#define COUNT_Bf 1335
#define COUNT_LVT11f 1336
#define COUNT_LVT8f 1337
#define COUNT_ON_DROPf 1338
#define COUNT_ON_HW_DROPf 1339
#define COUNT_ON_MIRRORf 1340
#define COUNT_SELf 1341
#define COUNT_SVT11f 1342
#define COUNT_SVT8f 1343
#define COUNT_ULVT11f 1344
#define COUNT_ULVT8f 1345
#define CPHAf 1346
#define CPOLf 1347
#define CPTQPf 1348
#define CPU2AVS_TAP_ENf 1349
#define CPU_CELL_LEN_ERRf 1350
#define CPU_COSf 1351
#define CPU_COS_MAP_STR_PROFILE_INDEXf 1352
#define CPU_COS_STRf 1353
#define CPU_FIFO1_CAPTURE_ENABLEf 1354
#define CPU_FIFO2_CAPTURE_ENABLEf 1355
#define CPU_FIFO_ECC_ERRf 1356
#define CPU_FIFO_ERRf 1357
#define CPU_HALT_Nf 1358
#define CPU_MEM_ACCESSf 1359
#define CPU_MEM_ACCESS_IF_REBf 1360
#define CPU_MEM_ACCESS_IF_WEBf 1361
#define CPU_MEM_ACCESS_OTP_REBf 1362
#define CPU_MEM_ACCESS_OTP_WEBf 1363
#define CPU_MEM_ACCESS_RAf 1364
#define CPU_MEM_ACCESS_WAf 1365
#define CPU_OR_MGMT_P_VALUEf 1366
#define CPU_PORT_NUMf 1367
#define CPU_SOP_EOP_ERRf 1368
#define CPU_TCf 1369
#define CPU_TC_ENABLEf 1370
#define CQEBN_CACHE_FULLf 1371
#define CQEBN_CACHE_FULL_STATf 1372
#define CQEBN_CACHE_THRESHOLDf 1373
#define CQEB_FULL_THRESHOLDf 1374
#define CQEB_LINKED_LIST_HEAD_POINTERf 1375
#define CQEB_LINKED_LIST_NOT_EMPTYf 1376
#define CQEB_LINKED_LIST_TAIL_POINTERf 1377
#define CQEB_NEXT_ADDRf 1378
#define CQEB_OVERFLOWf 1379
#define CQEB_OVERFLOW_STATf 1380
#define CQEB_UNDERFLOWf 1381
#define CQEB_UNDERFLOW_STATf 1382
#define CQEB_USE_COUNTf 1383
#define CQE_INFO0f 1384
#define CQE_INFO1f 1385
#define CQE_INFO2f 1386
#define CQE_INFO3f 1387
#define CRB_CREDIT_DROP_ENf 1388
#define CRB_CREDIT_DROP_THRESHOLDf 1389
#define CRB_INT_ENf 1390
#define CRB_INT_SETf 1391
#define CRB_INT_STATf 1392
#define CRB_PKT_DROP_CNTRf 1393
#define CRC_MODEf 1394
#define CREDITf 1395
#define CREDITSf 1396
#define CREDIT_CNTf 1397
#define CREDIT_COUNTf 1398
#define CREDIT_DIVISORf 1399
#define CREDIT_QUOTIENTf 1400
#define CREDIT_REMAINDERf 1401
#define CREDIT_RESIDUEf 1402
#define CRITICAL_TIME_PERIODf 1403
#define CROSS_COUPLED_MEMORYDMA_CH0_DONEf 1404
#define CROSS_COUPLED_MEMORYDMA_CH1_DONEf 1405
#define CROSS_COUPLED_MEMORYDMA_CH2_DONEf 1406
#define CROSS_COUPLED_MEMORYDMA_CH3_DONEf 1407
#define CTBUDGET_SAFCOMMITMENTf 1408
#define CTRLf 1409
#define CTRL_BANK0_ECC_CORRUPTf 1410
#define CTRL_BANK1_ECC_CORRUPTf 1411
#define CTRL_CPU_STARTf 1412
#define CTRL_DCPROBE_ENf 1413
#define CTRL_DCPROBE_OUTf 1414
#define CTRL_ECC_ENABLEf 1415
#define CTRL_EN_COR_ERR_RPTf 1416
#define CTRL_SAf 1417
#define CT_BUDGETf 1418
#define CT_BURST_THf 1419
#define CT_CELLf 1420
#define CT_CELLS_IN_ITM_CNTRf 1421
#define CT_CELLS_IN_MMU_CNTRf 1422
#define CT_ENABLEf 1423
#define CT_FIFO_THRESHOLDf 1424
#define CT_MIRROR_PURGEf 1425
#define CT_TO_CT_REJECT_TRANSITION_CNTf 1426
#define CURRENTf 1427
#define CURRENT_TIMEf 1428
#define CURR_COMP_CNTf 1429
#define CURR_SBUS_CMD_NUMf 1430
#define CURR_SLICE0_CELLCNTf 1431
#define CURR_SLICE1_CELLCNTf 1432
#define CURR_SLICE2_CELLCNTf 1433
#define CURR_SLICE3_CELLCNTf 1434
#define CUR_ENTRY_DONEf 1435
#define CUR_INDEXf 1436
#define CUT_THROUGHf 1437
#define CUT_THROUGH_OKf 1438
#define CUT_THRU_CLASSf 1439
#define CVALUE_Af 1440
#define CVALUE_Bf 1441
#define CVALUE_DATAf 1442
#define CW_LOWER_RESETf 1443
#define CW_PRESENTf 1444
#define CW_UPPER_RESETf 1445
#define C_MASKf 1446
#define C_VALUEf 1447
#define D2C_ENf 1448
#define D2C_GATE_BIASf 1449
#define D2C_TAIL_RESf 1450
#define DAC_CODEf 1451
#define DAC_ENf 1452
#define DAC_RESETf 1453
#define DAC_SETf 1454
#define DATAf 1455
#define DATA0_SELf 1456
#define DATA1_SELf 1457
#define DATA2_SELf 1458
#define DATA3_SELf 1459
#define DATA_BANK0_ECC_CORRUPTf 1460
#define DATA_BANK1_ECC_CORRUPTf 1461
#define DATA_BANK2_ECC_CORRUPTf 1462
#define DATA_BANK3_ECC_CORRUPTf 1463
#define DATA_BASE_WIDTHf 1464
#define DATA_BPC_SELECTf 1465
#define DATA_BUF_LOGICAL_SIZEf 1466
#define DATA_DUAL_N_SGLf 1467
#define DATA_ECC_ENABLEf 1468
#define DATA_EN_COR_ERR_RPTf 1469
#define DATA_EXACT_MATCH_DOUBLEf 1470
#define DATA_EXACT_MATCH_QUADf 1471
#define DATA_EXACT_MATCH_SINGLEf 1472
#define DATA_FT_HITBITf 1473
#define DATA_INf 1474
#define DATA_LENf 1475
#define DATA_MASKf 1476
#define DATA_MATCHEDf 1477
#define DATA_ONLYf 1478
#define DATA_ONLY0f 1479
#define DATA_ONLY1f 1480
#define DATA_ONLY_MODEf 1481
#define DATA_OUTf 1482
#define DATA_PHASESf 1483
#define DATA_QUADf 1484
#define DATA_TYPEf 1485
#define DATA_TYPE_BIT0f 1486
#define DATA_TYPE_BIT4_BIT1f 1487
#define DATA_VALIDf 1488
#define DATA_WIDTHf 1489
#define DB0_MODEf 1490
#define DB1_MODEf 1491
#define DB2_MODEf 1492
#define DB3_MODEf 1493
#define DBGRESTARTf 1494
#define DBGRESTARTEDf 1495
#define DBG_RESET_Nf 1496
#define DCO_BYPASSf 1497
#define DCO_BYPASS_ENf 1498
#define DCO_IOFFSET_ENf 1499
#define DD_TIMER_INTf 1500
#define DD_TIMER_INT_MASKf 1501
#define DD_TIMER_INT_SETf 1502
#define DEBUGf 1503
#define DEBUG_FSM_FLISTf 1504
#define DEBUG_FSM_FLIST_SELf 1505
#define DEBUG_VALUEf 1506
#define DECRf 1507
#define DEFAULTROUTEf 1508
#define DEFAULT_MISSf 1509
#define DEFAULT_WAIT_TIMEf 1510
#define DELAY_LINE_DEPTHf 1511
#define DELAY_UNITf 1512
#define DELTAf 1513
#define DEL_EXCESS_ENTRIESf 1514
#define DEL_OUT_OF_BOUNDf 1515
#define DEL_SIZE_OUT_OF_BOUNDf 1516
#define DEQUEUE_CHECKf 1517
#define DEQ_PTR_MISSING_MXM_MAP_INFOf 1518
#define DEQ_PTR_MISSING_MXM_MAP_INFO_MASKf 1519
#define DEQ_PTR_OUT_OF_RANGEf 1520
#define DEQ_PTR_OUT_OF_RANGE_MASKf 1521
#define DESCRD_ADDR_DECODE_ERRf 1522
#define DESCRD_ERRORf 1523
#define DESCRIPTOR_ENDIANESSf 1524
#define DESC_CTRL_INTRf 1525
#define DESC_DONEf 1526
#define DESC_DONE_INTRf 1527
#define DESC_DONE_INTR_MODEf 1528
#define DESC_ENDIANESSf 1529
#define DESC_PENDING_RESP_Q_SIZEf 1530
#define DESC_PENDING_RESP_Q_SIZE_NUM_ENTRIESf 1531
#define DESC_PENDING_SER_Q_SIZEf 1532
#define DESC_PENDING_SER_Q_SIZE_NUM_ENTRIESf 1533
#define DESC_PENDING_WRITE_Q_NUM_ENTRIESf 1534
#define DESC_PENDING_WRITE_Q_SIZEf 1535
#define DESC_PREFETCH_ENABLEf 1536
#define DESC_REMAINf 1537
#define DESC_STAT_WR_DISABLEf 1538
#define DESKEW_FORWARDING_THRESHOLD_1XNf 1539
#define DESKEW_FORWARDING_THRESHOLD_2XNf 1540
#define DESKEW_WINDOW_WITHOUT_RS_FECf 1541
#define DESKEW_WINDOW_WITH_RS_FECf 1542
#define DESTf 1543
#define DESTINATION_PORTf 1544
#define DESTINATION_QUEUEf 1545
#define DEST_PORTf 1546
#define DEST_PORT_NUMf 1547
#define DEST_QUEUEf 1548
#define DEVICE_OPQ_CMD0f 1549
#define DEVICE_OPQ_CMD1f 1550
#define DEVICE_OPQ_CMD2f 1551
#define DEVICE_OPQ_CMD3f 1552
#define DEVICE_OPQ_CMD4f 1553
#define DEVICE_OPQ_OBJ0f 1554
#define DEVICE_OPQ_OBJ1f 1555
#define DEVICE_PORTf 1556
#define DEVICE_SKEWf 1557
#define DEV_IDf 1558
#define DIAG_ONf 1559
#define DIGEST_A0_FUNCTION_SELf 1560
#define DIGEST_A1_FUNCTION_SELf 1561
#define DIGEST_B0_FUNCTION_SELf 1562
#define DIGEST_B1_FUNCTION_SELf 1563
#define DIGEST_C0_FUNCTION_SELf 1564
#define DIGEST_C1_FUNCTION_SELf 1565
#define DIGEST_PRE_PROCESSING_Af 1566
#define DIGEST_PRE_PROCESSING_Bf 1567
#define DIGEST_PRE_PROCESSING_Cf 1568
#define DIIf 1569
#define DIPf 1570
#define DIP_IPV4f 1571
#define DIP_IPV6f 1572
#define DIP_IPV6_B0f 1573
#define DIP_IPV6_B1f 1574
#define DIP_IPV6_B2f 1575
#define DIP_IPV6_B3f 1576
#define DIRECTIONf 1577
#define DIRECT_ROUTEf 1578
#define DISf 1579
#define DISABLEFLUSHGENf 1580
#define DISABLE_ABORT_ON_ERRORf 1581
#define DISABLE_BITMAP_MASKf 1582
#define DISABLE_BKP_EBGRP_FCf 1583
#define DISABLE_BKP_MMU_Q_FCf 1584
#define DISABLE_BKP_PORT_FCf 1585
#define DISABLE_CMIC_COSMASKf 1586
#define DISABLE_CMIC_RESET_UPON_IPROC_PIO_RESETf 1587
#define DISABLE_CRC_REGENf 1588
#define DISABLE_DWORD_ALIGNED_WR_BEf 1589
#define DISABLE_ECCf 1590
#define DISABLE_ECC_LOGICf 1591
#define DISABLE_ECC_LOGIC_HOSTRD_MEMf 1592
#define DISABLE_ECC_LOGIC_HOST_MEMf 1593
#define DISABLE_ECC_LOGIC_IN_CMD_MEMf 1594
#define DISABLE_ECC_LOGIC_IN_DATA_MEMf 1595
#define DISABLE_ECC_LOGIC_IN_LLIST_MEMf 1596
#define DISABLE_ECC_LOGIC_IN_RESP_MEMf 1597
#define DISABLE_ECC_REPLY_MEMf 1598
#define DISABLE_ECC_REQ_MEMf 1599
#define DISABLE_EXP_MARKINGf 1600
#define DISABLE_EXTRA_ENDIAN_SWAP_EP2CPU_HDR_TOCPUE_PKTf 1601
#define DISABLE_EXTRA_ENDIAN_SWAP_FCPUMH_MOD_HDRf 1602
#define DISABLE_EXTRA_POSTDIVISIONf 1603
#define DISABLE_L2_BMP_PRUNINGf 1604
#define DISABLE_L3_BMP_PRUNINGf 1605
#define DISABLE_LPf 1606
#define DISABLE_MAX_SPACINGf 1607
#define DISABLE_MEMBERSHIP_CHECKf 1608
#define DISABLE_MEMBERSHIP_STATE_CHECKf 1609
#define DISABLE_MSEC_CTRf 1610
#define DISABLE_QUEUINGf 1611
#define DISABLE_Q_FCf 1612
#define DISABLE_SBUS_ERR_BASED_ABORTf 1613
#define DISABLE_SBUS_ERR_BASED_ABORT_IN_RSCHANf 1614
#define DISABLE_TIMESTAMPINGf 1615
#define DISABLE_USEC_CTRf 1616
#define DISABLE_WDT_RESETf 1617
#define DISABLE_XOR_WRITEf 1618
#define DISCARDf 1619
#define DISCARD_LIMITf 1620
#define DIVIDERf 1621
#define DIVISORf 1622
#define DLB_DROPSf 1623
#define DLB_HGT_256NS_REFRESH_ENABLEf 1624
#define DLB_IDf 1625
#define DLB_ID_OFFSETf 1626
#define DLB_ID_VALIDf 1627
#define DLB_INTERFACE_ENABLEf 1628
#define DLB_REFRESH_DISABLEf 1629
#define DLB_SHUFFLE_INDEX_SELf 1630
#define DLB_SHUFFLE_TBL_SELf 1631
#define DMA_ACTIVEf 1632
#define DMA_CH0_DONEf 1633
#define DMA_CH1_DONEf 1634
#define DMA_CMD_MEM_ENABLEf 1635
#define DMA_ENf 1636
#define DMA_MEM_TMf 1637
#define DMA_RESULT_ERROR_MEM_FINAL_POINTERf 1638
#define DMA_RESULT_ERROR_MEM_FULLf 1639
#define DMA_WR_TO_NULLSPACEf 1640
#define DOIf 1641
#define DONEf 1642
#define DONE_CNTf 1643
#define DOP_DATAf 1644
#define DOP_IDf 1645
#define DOUBLE_BITS_ERR_DETECTEDf 1646
#define DOUBLE_BITS_ERR_DETECTED_IN_REPLY_MEMf 1647
#define DOUBLE_BITS_ERR_DETECTED_IN_REQ_MEMf 1648
#define DOUBLE_BIT_ECCERRf 1649
#define DOUBLE_BIT_ERRf 1650
#define DOUBLE_BIT_ERR_BNK_0f 1651
#define DOUBLE_BIT_ERR_BNK_1f 1652
#define DOUBLE_BIT_ERR_DETECTEDf 1653
#define DOUBLE_BIT_ERR_DETECTED_HOST_MEMf 1654
#define DOUBLE_BIT_ERR_DETECTED_IN_HOSTRD_MEMf 1655
#define DOUBLE_BIT_ERR_IN_CMD_MEMf 1656
#define DOUBLE_BIT_ERR_IN_DATA_MEMf 1657
#define DOUBLE_BIT_ERR_IN_LLIST_MEMf 1658
#define DOUBLE_BIT_ERR_IN_RESP_MEMf 1659
#define DOWNSHIFTDCOf 1660
#define DO_NOT_CUT_THROUGHf 1661
#define DO_NOT_MODIFYf 1662
#define DP_RBT_CTRLf 1663
#define DP_WBT_CTRLf 1664
#define DROPf 1665
#define DROP_BUSf 1666
#define DROP_COUNT_SELECTf 1667
#define DROP_INVALID_1588_PKTf 1668
#define DROP_MASKf 1669
#define DROP_RX_PKT_ON_CHAIN_ENDf 1670
#define DROP_STATE_GREENf 1671
#define DROP_STATE_REDf 1672
#define DROP_STATE_YELLOWf 1673
#define DROP_THD_MISCf 1674
#define DROP_THD_NONTCPf 1675
#define DROP_THD_TCPf 1676
#define DROP_TX_DATA_ON_LINK_INTERRUPTf 1677
#define DROP_TX_DATA_ON_LOCAL_FAULTf 1678
#define DROP_TX_DATA_ON_REMOTE_FAULTf 1679
#define DSTPORTf 1680
#define DSTTYPEf 1681
#define DST_DISCARDf 1682
#define DST_ENDIANESSf 1683
#define DST_PIPE_NUMf 1684
#define DST_PIPE_NUM_MATCH_ENf 1685
#define DST_PORTf 1686
#define DST_PORT_EMPTYf 1687
#define DST_PORT_NUMf 1688
#define DST_PORT_NUM_0f 1689
#define DST_PORT_NUM_1f 1690
#define DST_PORT_NUM_2f 1691
#define DST_PORT_NUM_3f 1692
#define DST_PORT_NUM_MATCH_ENf 1693
#define DST_PORT_SPEEDf 1694
#define DS_QUEUE0f 1695
#define DS_QUEUE1f 1696
#define DS_QUEUE10f 1697
#define DS_QUEUE11f 1698
#define DS_QUEUE12f 1699
#define DS_QUEUE13f 1700
#define DS_QUEUE14f 1701
#define DS_QUEUE15f 1702
#define DS_QUEUE16f 1703
#define DS_QUEUE17f 1704
#define DS_QUEUE18f 1705
#define DS_QUEUE19f 1706
#define DS_QUEUE2f 1707
#define DS_QUEUE20f 1708
#define DS_QUEUE21f 1709
#define DS_QUEUE22f 1710
#define DS_QUEUE23f 1711
#define DS_QUEUE24f 1712
#define DS_QUEUE25f 1713
#define DS_QUEUE26f 1714
#define DS_QUEUE27f 1715
#define DS_QUEUE28f 1716
#define DS_QUEUE29f 1717
#define DS_QUEUE3f 1718
#define DS_QUEUE30f 1719
#define DS_QUEUE31f 1720
#define DS_QUEUE32f 1721
#define DS_QUEUE33f 1722
#define DS_QUEUE34f 1723
#define DS_QUEUE35f 1724
#define DS_QUEUE36f 1725
#define DS_QUEUE37f 1726
#define DS_QUEUE38f 1727
#define DS_QUEUE39f 1728
#define DS_QUEUE4f 1729
#define DS_QUEUE40f 1730
#define DS_QUEUE41f 1731
#define DS_QUEUE42f 1732
#define DS_QUEUE43f 1733
#define DS_QUEUE44f 1734
#define DS_QUEUE45f 1735
#define DS_QUEUE46f 1736
#define DS_QUEUE47f 1737
#define DS_QUEUE5f 1738
#define DS_QUEUE6f 1739
#define DS_QUEUE7f 1740
#define DS_QUEUE8f 1741
#define DS_QUEUE9f 1742
#define DS_SP0f 1743
#define DS_SP1f 1744
#define DS_SP2f 1745
#define DS_SP3f 1746
#define DTLf 1747
#define DUMMY_CYCLESf 1748
#define DUPLICATE_2_PIPE_SELECTf 1749
#define DUPLICATE_2_WR_BMAPf 1750
#define DUPLICATE_4_PIPE_SELECTf 1751
#define DUPLICATE_4_WR_BMAPf 1752
#define DUP_SBUS_WRITE_TO_ALL_BANKSf 1753
#define DYNAMIC_MODEf 1754
#define DYNAMIC_STANDBY_ENf 1755
#define DYNAMIC_WEIGHT_ENABLEf 1756
#define E2ECC_DATA_HDR_0f 1757
#define E2ECC_DATA_HDR_0_HIf 1758
#define E2ECC_DATA_HDR_0_LOf 1759
#define E2ECC_DATA_HDR_1f 1760
#define E2ECC_DATA_HDR_1_HIf 1761
#define E2ECC_DATA_HDR_1_LOf 1762
#define E2ECC_DUAL_MODID_ENf 1763
#define E2ECC_LEGACY_IMP_ENf 1764
#define E2ECC_MODULE_HDR_0f 1765
#define E2ECC_MODULE_HDR_0_HIf 1766
#define E2ECC_MODULE_HDR_0_LOf 1767
#define E2ECC_MODULE_HDR_1f 1768
#define E2ECC_MODULE_HDR_1_HIf 1769
#define E2ECC_MODULE_HDR_1_LOf 1770
#define E2EFC_DATA_HDR_0f 1771
#define E2EFC_DATA_HDR_0_HIf 1772
#define E2EFC_DATA_HDR_0_LOf 1773
#define E2EFC_DATA_HDR_1f 1774
#define E2EFC_DATA_HDR_1_HIf 1775
#define E2EFC_DATA_HDR_1_LOf 1776
#define E2EFC_DUAL_MODID_ENf 1777
#define E2EFC_MODULE_HDR_0f 1778
#define E2EFC_MODULE_HDR_0_HIf 1779
#define E2EFC_MODULE_HDR_0_LOf 1780
#define E2EFC_MODULE_HDR_1f 1781
#define E2EFC_MODULE_HDR_1_HIf 1782
#define E2EFC_MODULE_HDR_1_LOf 1783
#define E2E_ENABLEf 1784
#define EADDRf 1785
#define EB0_CREDITf 1786
#define EB0_NAKf 1787
#define EB0_S_ERRf 1788
#define EB1_CREDITf 1789
#define EB1_NAKf 1790
#define EB1_S_ERRf 1791
#define EB2_CREDITf 1792
#define EB2_NAKf 1793
#define EB2_S_ERRf 1794
#define EB3_CREDITf 1795
#define EB3_NAKf 1796
#define EB3_S_ERRf 1797
#define EB4_CREDITf 1798
#define EB4_NAKf 1799
#define EB4_S_ERRf 1800
#define EB5_CREDITf 1801
#define EB5_NAKf 1802
#define EB5_S_ERRf 1803
#define EB6_CREDITf 1804
#define EB6_NAKf 1805
#define EB6_S_ERRf 1806
#define EB7_CREDITf 1807
#define EB7_NAKf 1808
#define EB7_S_ERRf 1809
#define EBCFG0_INT_ENf 1810
#define EBCFG0_INT_SETf 1811
#define EBCFG0_INT_STATf 1812
#define EBCFG1_INT_ENf 1813
#define EBCFG1_INT_SETf 1814
#define EBCFG1_INT_STATf 1815
#define EBCFG2_INT_ENf 1816
#define EBCFG2_INT_SETf 1817
#define EBCFG2_INT_STATf 1818
#define EBCFG3_INT_ENf 1819
#define EBCFG3_INT_SETf 1820
#define EBCFG3_INT_STATf 1821
#define EBCFG4_INT_ENf 1822
#define EBCFG4_INT_SETf 1823
#define EBCFG4_INT_STATf 1824
#define EBCFG5_INT_ENf 1825
#define EBCFG5_INT_SETf 1826
#define EBCFG5_INT_STATf 1827
#define EBCFG6_INT_ENf 1828
#define EBCFG6_INT_SETf 1829
#define EBCFG6_INT_STATf 1830
#define EBCFG7_INT_ENf 1831
#define EBCFG7_INT_SETf 1832
#define EBCFG7_INT_STATf 1833
#define EBCFP_INT_ENf 1834
#define EBCFP_INT_SETf 1835
#define EBCFP_INT_STATf 1836
#define EBCR_INT_ENf 1837
#define EBCR_INT_SETf 1838
#define EBCR_INT_STATf 1839
#define EBCTM_INT_ENf 1840
#define EBCTM_INT_SETf 1841
#define EBCTM_INT_STATf 1842
#define EBGRPf 1843
#define EBPCC_INT_ENf 1844
#define EBPCC_INT_SETf 1845
#define EBPCC_INT_STATf 1846
#define EBPTS_INT_ENf 1847
#define EBPTS_INT_SETf 1848
#define EBPTS_INT_STATf 1849
#define EBP_OVF_INT_ENf 1850
#define EBP_OVF_INT_SETf 1851
#define EBP_OVF_INT_STATf 1852
#define EBQ0_PKT_CNTR_STATUSf 1853
#define EBQ1_PKT_CNTR_STATUSf 1854
#define EBQ2_PKT_CNTR_STATUSf 1855
#define EBQ3_PKT_CNTR_STATUSf 1856
#define EBQ4_PKT_CNTR_STATUSf 1857
#define EBQ5_PKT_CNTR_STATUSf 1858
#define EBQ6_PKT_CNTR_STATUSf 1859
#define EBQ7_PKT_CNTR_STATUSf 1860
#define EBQ8_PKT_CNTR_STATUSf 1861
#define EBQS_INT_ENf 1862
#define EBQS_INT_SETf 1863
#define EBQS_INT_STATf 1864
#define EBQUEUE_NUMf 1865
#define EBQUEUE_PFC_STORAGEf 1866
#define EBQ_BACKUP_THRESHOLDf 1867
#define EBQ_FIFOf 1868
#define EBQ_MAX_CELLf 1869
#define EBQ_OVF_INT_ENf 1870
#define EBQ_OVF_INT_SETf 1871
#define EBQ_OVF_INT_STATf 1872
#define EBREORDER_LIMITf 1873
#define EBSTf 1874
#define EBST_ENABLEf 1875
#define EBST_FIFO_FULLf 1876
#define EBST_PORT_ENABLEf 1877
#define EBST_PTR_RESETf 1878
#define EBST_QUEUE_ENABLE_0f 1879
#define EBST_QUEUE_ENABLE_1f 1880
#define EBST_QUEUE_ENABLE_10f 1881
#define EBST_QUEUE_ENABLE_11f 1882
#define EBST_QUEUE_ENABLE_2f 1883
#define EBST_QUEUE_ENABLE_3f 1884
#define EBST_QUEUE_ENABLE_4f 1885
#define EBST_QUEUE_ENABLE_5f 1886
#define EBST_QUEUE_ENABLE_6f 1887
#define EBST_QUEUE_ENABLE_7f 1888
#define EBST_QUEUE_ENABLE_8f 1889
#define EBST_QUEUE_ENABLE_9f 1890
#define EBST_SCAN_ROUNDf 1891
#define EBST_USE_Qf 1892
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_ENf 1893
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_OVRf 1894
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_STATf 1895
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_ENf 1896
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_OVRf 1897
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_STATf 1898
#define EBTOQ_CFP_PREFETCH_DONEf 1899
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_ENf 1900
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_OVRf 1901
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_STATf 1902
#define EBTOQ_INT_ENf 1903
#define EBTOQ_INT_SETf 1904
#define EBTOQ_INT_STATf 1905
#define EB_GROUPS_BKPf 1906
#define EB_MISCONFIGUREDf 1907
#define EB_QUEUE_NUMf 1908
#define EB_TXf 1909
#define ECCf 1910
#define ECC0f 1911
#define ECC1f 1912
#define ECC2f 1913
#define ECC3f 1914
#define ECC4f 1915
#define ECCPf 1916
#define ECCP0f 1917
#define ECCP1f 1918
#define ECCP_ENf 1919
#define ECCP_OUT0f 1920
#define ECC_2BIT_CHECK_FAILf 1921
#define ECC_CORRUPT_FT_LEARN_FIFOf 1922
#define ECC_CORRUPT_FT_PT_HWY_FIFOf 1923
#define ECC_DATAf 1924
#define ECC_DATA0f 1925
#define ECC_DATA1f 1926
#define ECC_DATA2f 1927
#define ECC_DATA3f 1928
#define ECC_DATA4f 1929
#define ECC_ENf 1930
#define ECC_EN_FT_GROUP_TABLE_CNTf 1931
#define ECC_EN_FT_GROUP_TABLE_CONFIGf 1932
#define ECC_EN_FT_LEARN_FIFOf 1933
#define ECC_EN_FT_PT_HWY_FIFOf 1934
#define ECC_EN_LPf 1935
#define ECC_EN_ROBUST_HASHf 1936
#define ECC_ERRf 1937
#define ECC_ERR_ADDRESSf 1938
#define ECC_ERR_ADDRESS_OF_REPLY_MEMf 1939
#define ECC_ERR_ADDRESS_OF_REQ_MEMf 1940
#define ECC_ERR_ADDR_OF_CMD_MEMf 1941
#define ECC_ERR_ADDR_OF_RESP_MEMf 1942
#define ECC_ERR_BNK_0f 1943
#define ECC_ERR_BNK_1f 1944
#define ECC_MODEf 1945
#define ECC_PARITYf 1946
#define ECMPf 1947
#define ECMP_MEMBER_ASSIGNMENTf 1948
#define ECMP_MEMBER_IS_ALTERNATEf 1949
#define ECMP_PTRf 1950
#define ECN_MAP_TABLE_0_BASE_INDEXf 1951
#define ECN_MAP_TABLE_0_BASE_INDEX_SRCf 1952
#define ECN_MAP_TABLE_1_BASE_INDEXf 1953
#define ECN_MAP_TABLE_1_BASE_INDEX_SRCf 1954
#define ECN_MAP_TABLE_2_BASE_INDEXf 1955
#define ECN_MAP_TABLE_2_BASE_INDEX_SRCf 1956
#define ECN_MAP_TABLE_3_BASE_INDEXf 1957
#define ECN_MAP_TABLE_3_BASE_INDEX_SRCf 1958
#define ECN_MAP_TABLE_4_BASE_INDEXf 1959
#define ECN_MAP_TABLE_4_BASE_INDEX_SRCf 1960
#define ECN_MARKINGf 1961
#define ECN_MARKING_ENf 1962
#define ECTR_EN_LVT11f 1963
#define ECTR_EN_LVT8f 1964
#define ECTR_EN_SVT11f 1965
#define ECTR_EN_SVT8f 1966
#define ECTR_EN_ULVT11f 1967
#define ECTR_EN_ULVT8f 1968
#define EDBGRQf 1969
#define EDB_CREDIT_THDf 1970
#define EDB_CREDIT_THRESHOLD_100Gf 1971
#define EDB_CREDIT_THRESHOLD_200Gf 1972
#define EDB_CREDIT_THRESHOLD_400Gf 1973
#define EDB_CREDIT_THRESHOLD_50Gf 1974
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_0_ENf 1975
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_1_ENf 1976
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_2_ENf 1977
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_3_ENf 1978
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_4_ENf 1979
#define EDIT_ID_DEL_TABLE_COR_ERR_RPT_EN_SETf 1980
#define EDIT_ID_DEL_TABLE_ECC_0_ENf 1981
#define EDIT_ID_DEL_TABLE_ECC_1_ENf 1982
#define EDIT_ID_DEL_TABLE_ECC_2_ENf 1983
#define EDIT_ID_DEL_TABLE_ECC_3_ENf 1984
#define EDIT_ID_DEL_TABLE_ECC_4_ENf 1985
#define EDIT_ID_DEL_TABLE_ECC_EN_SETf 1986
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_0_ENf 1987
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_1_ENf 1988
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_2_ENf 1989
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_3_ENf 1990
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_4_ENf 1991
#define EDIT_ID_INS_1_TABLE_COR_ERR_RPT_EN_SETf 1992
#define EDIT_ID_INS_1_TABLE_ECC_0_ENf 1993
#define EDIT_ID_INS_1_TABLE_ECC_1_ENf 1994
#define EDIT_ID_INS_1_TABLE_ECC_2_ENf 1995
#define EDIT_ID_INS_1_TABLE_ECC_3_ENf 1996
#define EDIT_ID_INS_1_TABLE_ECC_4_ENf 1997
#define EDIT_ID_INS_1_TABLE_ECC_EN_SETf 1998
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_0_ENf 1999
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_1_ENf 2000
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_2_ENf 2001
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_3_ENf 2002
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_4_ENf 2003
#define EDIT_ID_INS_2_TABLE_COR_ERR_RPT_EN_SETf 2004
#define EDIT_ID_INS_2_TABLE_ECC_0_ENf 2005
#define EDIT_ID_INS_2_TABLE_ECC_1_ENf 2006
#define EDIT_ID_INS_2_TABLE_ECC_2_ENf 2007
#define EDIT_ID_INS_2_TABLE_ECC_3_ENf 2008
#define EDIT_ID_INS_2_TABLE_ECC_4_ENf 2009
#define EDIT_ID_INS_2_TABLE_ECC_EN_SETf 2010
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_0_ENf 2011
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_1_ENf 2012
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_2_ENf 2013
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_3_ENf 2014
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_4_ENf 2015
#define EDIT_ID_RW_TABLE_COR_ERR_RPT_EN_SETf 2016
#define EDIT_ID_RW_TABLE_ECC_0_ENf 2017
#define EDIT_ID_RW_TABLE_ECC_1_ENf 2018
#define EDIT_ID_RW_TABLE_ECC_2_ENf 2019
#define EDIT_ID_RW_TABLE_ECC_3_ENf 2020
#define EDIT_ID_RW_TABLE_ECC_4_ENf 2021
#define EDIT_ID_RW_TABLE_ECC_EN_SETf 2022
#define EEE_DELAY_ENTRY_TIMERf 2023
#define EEE_ENf 2024
#define EEE_REF_COUNTf 2025
#define EEE_WAKE_TIMERf 2026
#define EFFECTIVE_EXP_QOS_PROFILEf 2027
#define EFFECTIVE_EXP_REMARK_PROFILEf 2028
#define EGR_1588_TIMESTAMPING_CMIC_48_ENf 2029
#define EGR_1588_TIMESTAMPING_MODEf 2030
#define EGR_COMPOSITES_COR_ERR_RPT_0_ENf 2031
#define EGR_COMPOSITES_COR_ERR_RPT_EN_SETf 2032
#define EGR_COMPOSITES_ECC_0_ENf 2033
#define EGR_COMPOSITES_ECC_CORRUPT_0_ENABLEf 2034
#define EGR_COMPOSITES_ECC_CORRUPT_SETf 2035
#define EGR_COMPOSITES_ECC_EN_SETf 2036
#define EGR_COMPOSITES_TMf 2037
#define EGR_DEVICE_PORT_CTRLf 2038
#define EGR_FORWARDING_TYPEf 2039
#define EGR_FWD_TYPE_TABLE_INDEX_UPDATE_PROFILE_INDEXf 2040
#define EGR_OBJECT_TABLE_SELECT_0f 2041
#define EGR_OBJECT_TABLE_SELECT_0_VALIDf 2042
#define EGR_OBJECT_TABLE_SELECT_1f 2043
#define EGR_OBJECT_TABLE_SELECT_1_VALIDf 2044
#define EGR_PRIMARY_OBJECT_INDEX_OVERRIDE_CTRL_0f 2045
#define EGR_PRIMARY_OBJECT_INDEX_OVERRIDE_CTRL_1f 2046
#define EGR_PRIMARY_OBJECT_INDEX_OVERRIDE_CTRL_2f 2047
#define EGR_PRIMARY_OBJECT_INDEX_OVERRIDE_CTRL_3f 2048
#define EGR_PRIMARY_OBJECT_INDEX_OVERRIDE_CTRL_4f 2049
#define EGR_QOS_MAP_TABLE_0_BASE_INDEXf 2050
#define EGR_QOS_MAP_TABLE_0_BASE_INDEX_SRCf 2051
#define EGR_QOS_MAP_TABLE_1_BASE_INDEXf 2052
#define EGR_QOS_MAP_TABLE_1_BASE_INDEX_SRCf 2053
#define EGR_QOS_MAP_TABLE_2_BASE_INDEXf 2054
#define EGR_QOS_MAP_TABLE_2_BASE_INDEX_SRCf 2055
#define EGR_QOS_MAP_TABLE_3_BASE_INDEXf 2056
#define EGR_QOS_MAP_TABLE_3_BASE_INDEX_SRCf 2057
#define EGR_QOS_MAP_TABLE_4_BASE_INDEXf 2058
#define EGR_QOS_MAP_TABLE_4_BASE_INDEX_SRCf 2059
#define EGR_TABLE_INDEX_OVERRIDE_PROFILE_INDEXf 2060
#define EGR_ZONE_0_INGRESS_ZONE_SRCf 2061
#define EGR_ZONE_1_INGRESS_ZONE_SRCf 2062
#define EGR_ZONE_2_INGRESS_ZONE_SRCf 2063
#define EGR_ZONE_3_INGRESS_ZONE_SRCf 2064
#define EGR_ZONE_4_INGRESS_ZONE_SRCf 2065
#define EG_SPf 2066
#define EG_SP_STf 2067
#define EINITBUF_COR_ERR_RPT_0_ENf 2068
#define EINITBUF_COR_ERR_RPT_EN_SETf 2069
#define EINITBUF_ECC_0_ENf 2070
#define EINITBUF_ECC_CORRUPT_0_ENABLEf 2071
#define EINITBUF_ECC_CORRUPT_SETf 2072
#define EINITBUF_ECC_EN_SETf 2073
#define ELIf 2074
#define EMERGENCY_TIMEOUT_THRESHOLDf 2075
#define EMIRRORf 2076
#define EMIRROR_BMPf 2077
#define EMPTYf 2078
#define ENf 2079
#define ENABLEf 2080
#define ENABLE_0f 2081
#define ENABLE_1f 2082
#define ENABLE_2f 2083
#define ENABLE_3f 2084
#define ENABLE_4f 2085
#define ENABLE_5f 2086
#define ENABLE_6f 2087
#define ENABLE_7f 2088
#define ENABLE_ALL_CH_ABORTf 2089
#define ENABLE_ARB_PKT_BOUNDARYf 2090
#define ENABLE_BUBBLE_MOP_100Gf 2091
#define ENABLE_BUBBLE_MOP_200Gf 2092
#define ENABLE_BUBBLE_MOP_400Gf 2093
#define ENABLE_BUBBLE_MOP_50Gf 2094
#define ENABLE_CMIC_REQUESTf 2095
#define ENABLE_COMMON_CONTROLf 2096
#define ENABLE_CONTINUOUS_DMAf 2097
#define ENABLE_CREDIT_COLLECTIONf 2098
#define ENABLE_FLEX_COUNTER_SAMPLE_COUNTf 2099
#define ENABLE_FLEX_COUNTER_SAMPLE_POOLf 2100
#define ENABLE_FROMCPU_PACKETf 2101
#define ENABLE_HIGHf 2102
#define ENABLE_LOWf 2103
#define ENABLE_MEASURE_AVERAGE_CALCULATIONf 2104
#define ENABLE_MEMDMA_REQUESTf 2105
#define ENABLE_OPTIMAL_CANDIDATE_UPDATEf 2106
#define ENABLE_OVERALL_SUMMARY_WRITE_TO_HOSTf 2107
#define ENABLE_PIO_WRITE_NON_POSTEDf 2108
#define ENABLE_PORT_QUALITY_UPDATEf 2109
#define ENABLE_RCPU_FOR_ATEf 2110
#define ENABLE_RESP_MEM_ECCERR_BASED_ABORTf 2111
#define ENABLE_SBUSDMA_CH0_FLOW_CONTROLf 2112
#define ENABLE_SBUSDMA_CH1_FLOW_CONTROLf 2113
#define ENABLE_SBUSDMA_CH2_FLOW_CONTROLf 2114
#define ENABLE_SBUSDMA_CH3_FLOW_CONTROLf 2115
#define ENABLE_SBUSDMA_CH4_FLOW_CONTROLf 2116
#define ENABLE_SBUSDMA_CH5_FLOW_CONTROLf 2117
#define ENABLE_SBUSDMA_CH6_FLOW_CONTROLf 2118
#define ENABLE_SBUSDMA_CH7_FLOW_CONTROLf 2119
#define ENABLE_SBUSDMA_REQUESTf 2120
#define ENABLE_SCHAN_REQUESTf 2121
#define ENABLE_SP_LATENCY_OPTIMIZATIONf 2122
#define ENABLE_THDO_INFOf 2123
#define ENABLE_THROUGHPUT_LOSS_DETECTIONf 2124
#define ENABLE_TOCPU_PACKETf 2125
#define ENABLE_TS_TO_THDOf 2126
#define ENABLE_WRRf 2127
#define ENCAP_DATA_LSBf 2128
#define ENCAP_DATA_MSBf 2129
#define ENCODED_CELL_SIZEf 2130
#define ENDIANESSf 2131
#define ENDIAN_MODEf 2132
#define ENDQPf 2133
#define END_BITf 2134
#define END_BLOCK_OPf 2135
#define END_CELLf 2136
#define END_CELL_0f 2137
#define END_CELL_1f 2138
#define END_CELL_2f 2139
#define END_CELL_3f 2140
#define END_OF_REPL_LISTf 2141
#define ENG_BASEf 2142
#define ENG_ENf 2143
#define ENG_PORT_ENf 2144
#define ENG_PORT_PROFILE_SELf 2145
#define ENG_PORT_WIDTHf 2146
#define ENTER_TCT_ITM_CELL_THRESHOLDf 2147
#define ENTER_TCT_ITM_PKT_THRESHOLDf 2148
#define ENTER_TCT_MMU_CELL_THRESHOLDf 2149
#define ENTER_TCT_MMU_PKT_THRESHOLDf 2150
#define ENTROPY_LABEL_SHUFFLE_INDEX_SELf 2151
#define ENTROPY_LABEL_SHUFFLE_TBL_SELf 2152
#define ENTRYf 2153
#define ENTRYCOUNTf 2154
#define ENTRY_0f 2155
#define ENTRY_1f 2156
#define ENTRY_10f 2157
#define ENTRY_11f 2158
#define ENTRY_12f 2159
#define ENTRY_13f 2160
#define ENTRY_14f 2161
#define ENTRY_15f 2162
#define ENTRY_16f 2163
#define ENTRY_17f 2164
#define ENTRY_18f 2165
#define ENTRY_19f 2166
#define ENTRY_2f 2167
#define ENTRY_3f 2168
#define ENTRY_4f 2169
#define ENTRY_5f 2170
#define ENTRY_6f 2171
#define ENTRY_7f 2172
#define ENTRY_8f 2173
#define ENTRY_9f 2174
#define ENTRY_COUNTf 2175
#define ENTRY_DONEf 2176
#define ENTRY_IDXf 2177
#define ENTRY_IDX_BNK_0f 2178
#define ENTRY_IDX_BNK_1f 2179
#define ENTRY_VALIDf 2180
#define EN_CFAP_COLLISIONf 2181
#define EN_CFAP_FULLf 2182
#define EN_CHIP_RESETf 2183
#define EN_COR_ERR_RPTf 2184
#define EN_COR_ERR_RPT_FT_GROUP_TABLE_CNTf 2185
#define EN_COR_ERR_RPT_FT_GROUP_TABLE_CONFIGf 2186
#define EN_COR_ERR_RPT_FT_LEARN_FIFOf 2187
#define EN_COR_ERR_RPT_FT_PT_HWY_FIFOf 2188
#define EN_IPROC_RESETf 2189
#define EN_LINK_INTERRUPTION_STATUSf 2190
#define EN_LOCAL_FAULT_STATUSf 2191
#define EN_NIC_SMB_ADDR0f 2192
#define EN_NIC_SMB_ADDR1f 2193
#define EN_NIC_SMB_ADDR2f 2194
#define EN_NIC_SMB_ADDR3f 2195
#define EN_NIC_SMB_ADDR_0f 2196
#define EN_PAXB_RESETf 2197
#define EN_REMOTE_FAULT_STATUSf 2198
#define EN_RX_CDC_DOUBLE_BIT_ERRf 2199
#define EN_RX_CDC_SINGLE_BIT_ERRf 2200
#define EN_RX_MSG_OVERFLOWf 2201
#define EN_RX_PKT_OVERFLOWf 2202
#define EN_TS_ENTRY_VALIDf 2203
#define EN_TX_CDC_DOUBLE_BIT_ERRf 2204
#define EN_TX_CDC_SINGLE_BIT_ERRf 2205
#define EN_TX_LLFC_MSG_OVERFLOWf 2206
#define EN_TX_PKT_OVERFLOWf 2207
#define EN_TX_PKT_UNDERFLOWf 2208
#define EN_TX_TS_FIFO_OVERFLOWf 2209
#define EOPf 2210
#define EOP_BITMAPf 2211
#define EOP_BMP_NEXTf 2212
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_IDf 2213
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_ENf 2214
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_OVRf 2215
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_STATf 2216
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_IDf 2217
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_ENf 2218
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_OVRf 2219
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_STATf 2220
#define EOP_IDX0f 2221
#define EOP_IDX1f 2222
#define EOP_IDX2f 2223
#define EOP_IDX3f 2224
#define EP0f 2225
#define EP1f 2226
#define EP2f 2227
#define EP3f 2228
#define EPOCH_DURATIONf 2229
#define EPORT_CELL_CREDITSf 2230
#define EPORT_CELL_THRESHOLDf 2231
#define EP_DISCARDf 2232
#define EP_INTERFACE_HEADER_ENDIANESSf 2233
#define EP_INTERFACE_PAYLOAD_ENDIANESSf 2234
#define EP_PERST_Bf 2235
#define EP_TO_CPU_ALIGNMENT_BYTESf 2236
#define EP_TO_CPU_HEADER_SIZEf 2237
#define ERRBITf 2238
#define ERRORf 2239
#define ERR_CODEf 2240
#define ERR_FIFOf 2241
#define ERR_MULTf 2242
#define ERR_STATUSf 2243
#define ERR_TYPEf 2244
#define ERR_TYPE_ACK_DATA_BEAT_GTMAXf 2245
#define ERR_TYPE_ACK_OPCODE_MISMATCHf 2246
#define ERR_TYPE_AXI_RESP_ERRf 2247
#define ERR_TYPE_AXI_SLAVE_ABORTf 2248
#define ERR_TYPE_CMD_DLEN_IS_INVALIDf 2249
#define ERR_TYPE_CMD_MEM_ECC_ERRf 2250
#define ERR_TYPE_CMD_MEM_RD_ACCESS_INVALIDf 2251
#define ERR_TYPE_CMD_OPCODE_IS_INVALIDf 2252
#define ERR_TYPE_MESSAGE_ERRf 2253
#define ERR_TYPE_MESSAGE_ERR_CODEf 2254
#define ERR_TYPE_NACKf 2255
#define ERR_TYPE_RESP_MEM_ECC_ERRf 2256
#define ERR_TYPE_SBUS_TIMEOUTf 2257
#define ERR_TYPE_SW_ABORTf 2258
#define ETHERTYPEf 2259
#define ETHERTYPE_MASKf 2260
#define ETRAP_COUNT_ON_SER_ERRORf 2261
#define ETRAP_ENf 2262
#define ETRAP_FILTER_0_TABLEf 2263
#define ETRAP_FILTER_0_TABLE_ECC_CORRUPTf 2264
#define ETRAP_FILTER_0_TABLE_ECC_ENf 2265
#define ETRAP_FILTER_1_TABLEf 2266
#define ETRAP_FILTER_1_TABLE_ECC_CORRUPTf 2267
#define ETRAP_FILTER_1_TABLE_ECC_ENf 2268
#define ETRAP_FILTER_2_TABLEf 2269
#define ETRAP_FILTER_2_TABLE_ECC_CORRUPTf 2270
#define ETRAP_FILTER_2_TABLE_ECC_ENf 2271
#define ETRAP_FILTER_3_TABLEf 2272
#define ETRAP_FILTER_3_TABLE_ECC_CORRUPTf 2273
#define ETRAP_FILTER_3_TABLE_ECC_ENf 2274
#define ETRAP_FLOW_COUNT_LEFT_TABLEf 2275
#define ETRAP_FLOW_COUNT_LEFT_TABLE_ECC_CORRUPTf 2276
#define ETRAP_FLOW_COUNT_LEFT_TABLE_ECC_ENf 2277
#define ETRAP_FLOW_COUNT_RIGHT_TABLEf 2278
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_ECC_CORRUPTf 2279
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_ECC_ENf 2280
#define ETRAP_FLOW_HASH_L0_TABLEf 2281
#define ETRAP_FLOW_HASH_L0_TABLE_ECC_CORRUPTf 2282
#define ETRAP_FLOW_HASH_L0_TABLE_ECC_ENf 2283
#define ETRAP_FLOW_HASH_L1_TABLEf 2284
#define ETRAP_FLOW_HASH_L1_TABLE_ECC_CORRUPTf 2285
#define ETRAP_FLOW_HASH_L1_TABLE_ECC_ENf 2286
#define ETRAP_FLOW_HASH_L2_TABLEf 2287
#define ETRAP_FLOW_HASH_L2_TABLE_ECC_CORRUPTf 2288
#define ETRAP_FLOW_HASH_L2_TABLE_ECC_ENf 2289
#define ETRAP_FLOW_HASH_L3_TABLEf 2290
#define ETRAP_FLOW_HASH_L3_TABLE_ECC_CORRUPTf 2291
#define ETRAP_FLOW_HASH_L3_TABLE_ECC_ENf 2292
#define ETRAP_FLOW_HASH_L4_TABLEf 2293
#define ETRAP_FLOW_HASH_L4_TABLE_ECC_CORRUPTf 2294
#define ETRAP_FLOW_HASH_L4_TABLE_ECC_ENf 2295
#define ETRAP_FLOW_HASH_R0_TABLEf 2296
#define ETRAP_FLOW_HASH_R0_TABLE_ECC_CORRUPTf 2297
#define ETRAP_FLOW_HASH_R0_TABLE_ECC_ENf 2298
#define ETRAP_FLOW_HASH_R1_TABLEf 2299
#define ETRAP_FLOW_HASH_R1_TABLE_ECC_CORRUPTf 2300
#define ETRAP_FLOW_HASH_R1_TABLE_ECC_ENf 2301
#define ETRAP_FLOW_HASH_R2_TABLEf 2302
#define ETRAP_FLOW_HASH_R2_TABLE_ECC_CORRUPTf 2303
#define ETRAP_FLOW_HASH_R2_TABLE_ECC_ENf 2304
#define ETRAP_FLOW_HASH_R3_TABLEf 2305
#define ETRAP_FLOW_HASH_R3_TABLE_ECC_CORRUPTf 2306
#define ETRAP_FLOW_HASH_R3_TABLE_ECC_ENf 2307
#define ETRAP_FLOW_HASH_R4_TABLEf 2308
#define ETRAP_FLOW_HASH_R4_TABLE_ECC_CORRUPTf 2309
#define ETRAP_FLOW_HASH_R4_TABLE_ECC_ENf 2310
#define ETRAP_INTERVALf 2311
#define EVENT_BUSf 2312
#define EVENT_FIFO_0_ECC_CORRUPTf 2313
#define EVENT_FIFO_0_ECC_ENABLEf 2314
#define EVENT_FIFO_0_ERR1_RPT_ENf 2315
#define EVENT_FIFO_0_READ_FAILf 2316
#define EVENT_FIFO_0_WRITE_FAILf 2317
#define EVENT_FIFO_1_ECC_CORRUPTf 2318
#define EVENT_FIFO_1_ECC_ENABLEf 2319
#define EVENT_FIFO_1_ERR1_RPT_ENf 2320
#define EVENT_FIFO_1_READ_FAILf 2321
#define EVENT_FIFO_1_WRITE_FAILf 2322
#define EVENT_FIFO_DATA_ECC_FORCE_ERRf 2323
#define EVENT_FIFO_ECC_ENf 2324
#define EVENT_FIFO_ECC_FORCE_ERRf 2325
#define EVENT_FIFO_EN_COR_ERR_RPTf 2326
#define EVENT_FIFO_ERRf 2327
#define EVENT_FIFO_THRESHOLDf 2328
#define EVENT_FIFO_TMf 2329
#define EVENT_IDf 2330
#define EXCESS_NUM_HDRf 2331
#define EXCESS_THDf 2332
#define EXIT_LAGGING_THDf 2333
#define EXIT_TCT_MMU_CELL_THRESHOLDf 2334
#define EXIT_TCT_TIMERf 2335
#define EXPECTED_READ_DATAf 2336
#define EXP_DATAf 2337
#define EXP_HEADERf 2338
#define EXTENDED_HIG2_ENf 2339
#define EXTRACTION_PROFILE_PTR_Af 2340
#define EXTRACTION_PROFILE_PTR_A_OFFSET_ENf 2341
#define EXTRACTION_PROFILE_PTR_A_VALIDf 2342
#define EXTRACTION_PROFILE_PTR_Bf 2343
#define EXTRACTION_PROFILE_PTR_B_OFFSET_ENf 2344
#define EXTRACTION_PROFILE_PTR_B_VALIDf 2345
#define FAILOVER_LAG_SIZEf 2346
#define FAILOVER_SHUFFLE_INDEX_SELf 2347
#define FAILOVER_SHUFFLE_TBL_SELf 2348
#define FAP_DUPLICATE_PTRf 2349
#define FAP_DUPLICATE_PTR_MASKf 2350
#define FAP_FULL_RESET_POINTf 2351
#define FAP_FULL_SET_POINTf 2352
#define FAP_OVERFLOWf 2353
#define FAP_OVERFLOW_MASKf 2354
#define FAST_BRESPf 2355
#define FAS_ACCESS_DISABLE_OTP_OVERRIDE_ENf 2356
#define FAS_ACCESS_DISABLE_OTP_OVERRIDE_VALf 2357
#define FAS_CLEAR_FAIL_INTRf 2358
#define FAS_CLEAR_PASS_INTRf 2359
#define FAS_ENABLE_OTP_OVERRIDE_ENf 2360
#define FAS_ENABLE_OTP_OVERRIDE_VALf 2361
#define FAS_PACKET_FORWARD_ENf 2362
#define FAS_VERIFY_STATUSf 2363
#define FAULT_SOURCE_FOR_TXf 2364
#define FCLf 2365
#define FCUf 2366
#define FC_ENf 2367
#define FC_PAUSEf 2368
#define FC_TYPEf 2369
#define FEC_ARCHf 2370
#define FIELD_Af 2371
#define FIELD_Bf 2372
#define FIELD_Cf 2373
#define FIELD_Df 2374
#define FIELD_Ef 2375
#define FIELD_SELECTf 2376
#define FIELD_TYPEf 2377
#define FIFO1_DEPTHf 2378
#define FIFO2_DEPTHf 2379
#define FIFODMA_CH0_1BIT_ECCERRf 2380
#define FIFODMA_CH0_2BIT_ECCERRf 2381
#define FIFODMA_CH10_1BIT_ECCERRf 2382
#define FIFODMA_CH10_2BIT_ECCERRf 2383
#define FIFODMA_CH11_1BIT_ECCERRf 2384
#define FIFODMA_CH11_2BIT_ECCERRf 2385
#define FIFODMA_CH1_1BIT_ECCERRf 2386
#define FIFODMA_CH1_2BIT_ECCERRf 2387
#define FIFODMA_CH2_1BIT_ECCERRf 2388
#define FIFODMA_CH2_2BIT_ECCERRf 2389
#define FIFODMA_CH3_1BIT_ECCERRf 2390
#define FIFODMA_CH3_2BIT_ECCERRf 2391
#define FIFODMA_CH4_1BIT_ECCERRf 2392
#define FIFODMA_CH4_2BIT_ECCERRf 2393
#define FIFODMA_CH5_1BIT_ECCERRf 2394
#define FIFODMA_CH5_2BIT_ECCERRf 2395
#define FIFODMA_CH6_1BIT_ECCERRf 2396
#define FIFODMA_CH6_2BIT_ECCERRf 2397
#define FIFODMA_CH7_1BIT_ECCERRf 2398
#define FIFODMA_CH7_2BIT_ECCERRf 2399
#define FIFODMA_CH8_1BIT_ECCERRf 2400
#define FIFODMA_CH8_2BIT_ECCERRf 2401
#define FIFODMA_CH9_1BIT_ECCERRf 2402
#define FIFODMA_CH9_2BIT_ECCERRf 2403
#define FIFO_0_LEVELf 2404
#define FIFO_0_WATERMARKf 2405
#define FIFO_1_LEVELf 2406
#define FIFO_1_WATERMARKf 2407
#define FIFO_CH0_DMA_INTRf 2408
#define FIFO_CH10_DMA_INTRf 2409
#define FIFO_CH11_DMA_INTRf 2410
#define FIFO_CH1_DMA_INTRf 2411
#define FIFO_CH2_DMA_INTRf 2412
#define FIFO_CH3_DMA_INTRf 2413
#define FIFO_CH4_DMA_INTRf 2414
#define FIFO_CH5_DMA_INTRf 2415
#define FIFO_CH6_DMA_INTRf 2416
#define FIFO_CH7_DMA_INTRf 2417
#define FIFO_CH8_DMA_INTRf 2418
#define FIFO_CH9_DMA_INTRf 2419
#define FIFO_COUNTf 2420
#define FIFO_COUNT_WATERMARKf 2421
#define FIFO_COUNT_WATERMARK_PORT0f 2422
#define FIFO_COUNT_WATERMARK_PORT1f 2423
#define FIFO_COUNT_WATERMARK_PORT2f 2424
#define FIFO_COUNT_WATERMARK_PORT3f 2425
#define FIFO_COUNT_WATERMARK_PORT4f 2426
#define FIFO_COUNT_WATERMARK_PORT5f 2427
#define FIFO_COUNT_WATERMARK_PORT6f 2428
#define FIFO_COUNT_WATERMARK_PORT7f 2429
#define FIFO_EMPTYf 2430
#define FIFO_EMPTY_PORT0f 2431
#define FIFO_EMPTY_PORT1f 2432
#define FIFO_EMPTY_PORT2f 2433
#define FIFO_EMPTY_PORT3f 2434
#define FIFO_EMPTY_PORT4f 2435
#define FIFO_EMPTY_PORT5f 2436
#define FIFO_EMPTY_PORT6f 2437
#define FIFO_EMPTY_PORT7f 2438
#define FIFO_ENABLEf 2439
#define FIFO_FULLf 2440
#define FIFO_FULL_PORT0f 2441
#define FIFO_FULL_PORT1f 2442
#define FIFO_FULL_PORT2f 2443
#define FIFO_FULL_PORT3f 2444
#define FIFO_FULL_PORT4f 2445
#define FIFO_FULL_PORT5f 2446
#define FIFO_FULL_PORT6f 2447
#define FIFO_FULL_PORT7f 2448
#define FIFO_NOT_EMPTYf 2449
#define FIFO_OVERFLOWf 2450
#define FIFO_OVERRUN_ERRf 2451
#define FIFO_OVERRUN_ERR_PORT0f 2452
#define FIFO_OVERRUN_ERR_PORT1f 2453
#define FIFO_OVERRUN_ERR_PORT2f 2454
#define FIFO_OVERRUN_ERR_PORT3f 2455
#define FIFO_OVERRUN_ERR_PORT4f 2456
#define FIFO_OVERRUN_ERR_PORT5f 2457
#define FIFO_OVERRUN_ERR_PORT6f 2458
#define FIFO_OVERRUN_ERR_PORT7f 2459
#define FIFO_PARITY_ERRORf 2460
#define FIFO_READf 2461
#define FIFO_RESETf 2462
#define FIFO_UNDERFLOWf 2463
#define FIFO_UNDERRUN_ERRf 2464
#define FIFO_UNDERRUN_ERR_PORT0f 2465
#define FIFO_UNDERRUN_ERR_PORT1f 2466
#define FIFO_UNDERRUN_ERR_PORT2f 2467
#define FIFO_UNDERRUN_ERR_PORT3f 2468
#define FIFO_UNDERRUN_ERR_PORT4f 2469
#define FIFO_UNDERRUN_ERR_PORT5f 2470
#define FIFO_UNDERRUN_ERR_PORT6f 2471
#define FIFO_UNDERRUN_ERR_PORT7f 2472
#define FIFO_XFR_EMPTYf 2473
#define FILTER_0_HASH_ROTRf 2474
#define FILTER_0_HASH_SELf 2475
#define FILTER_1_HASH_ROTRf 2476
#define FILTER_1_HASH_SELf 2477
#define FILTER_2_HASH_ROTRf 2478
#define FILTER_2_HASH_SELf 2479
#define FILTER_3_HASH_ROTRf 2480
#define FILTER_3_HASH_SELf 2481
#define FIRSTf 2482
#define FIRST_ERR_ADDRESSf 2483
#define FIRST_ERR_ADDRESS_HOST_MEMf 2484
#define FIRST_ERR_ADDRESS_OF_HOSTRD_MEMf 2485
#define FIRST_ERR_ADDR_OF_DATA_MEMf 2486
#define FIRST_ERR_ADDR_OF_LLIST_MEMf 2487
#define FIRST_INTERRUPT_IDf 2488
#define FIRST_OVERFLOW_COUNTER_IDf 2489
#define FIRST_OVERFLOW_PORT_IDf 2490
#define FIRST_UNDERFLOW_COUNTER_IDf 2491
#define FIRST_UNDERFLOW_PORT_IDf 2492
#define FIXED_DATA0f 2493
#define FIXED_HDR_SIZEf 2494
#define FIXED_INTERNAL_KEYf 2495
#define FIXED_INTERNAL_KEY_MASKf 2496
#define FIXED_KEYf 2497
#define FIXED_KEY_MASKf 2498
#define FIXED_MODEf 2499
#define FIXED_NPL_KEYf 2500
#define FIXED_NPL_KEY_MASKf 2501
#define FLAGf 2502
#define FLAG_ONf 2503
#define FLEX_KEYf 2504
#define FLEX_KEY_MASKf 2505
#define FLEX_POLICY_DATAf 2506
#define FLEX_POLICY_DATA_100BITSf 2507
#define FLEX_POLICY_DATA_12BITSf 2508
#define FLEX_POLICY_DATA_16BITSf 2509
#define FLEX_POLICY_DATA_20BITSf 2510
#define FLEX_POLICY_DATA_24BITSf 2511
#define FLEX_POLICY_DATA_28BITSf 2512
#define FLEX_POLICY_DATA_32BITSf 2513
#define FLEX_POLICY_DATA_36BITSf 2514
#define FLEX_POLICY_DATA_40BITSf 2515
#define FLEX_POLICY_DATA_44BITSf 2516
#define FLEX_POLICY_DATA_48BITSf 2517
#define FLEX_POLICY_DATA_4BITSf 2518
#define FLEX_POLICY_DATA_52BITSf 2519
#define FLEX_POLICY_DATA_56BITSf 2520
#define FLEX_POLICY_DATA_60BITSf 2521
#define FLEX_POLICY_DATA_64BITSf 2522
#define FLEX_POLICY_DATA_68BITSf 2523
#define FLEX_POLICY_DATA_72BITSf 2524
#define FLEX_POLICY_DATA_76BITSf 2525
#define FLEX_POLICY_DATA_80BITSf 2526
#define FLEX_POLICY_DATA_84BITSf 2527
#define FLEX_POLICY_DATA_88BITSf 2528
#define FLEX_POLICY_DATA_8BITSf 2529
#define FLEX_POLICY_DATA_92BITSf 2530
#define FLEX_POLICY_DATA_96BITSf 2531
#define FLOWCONTROL_REQ_FULLf 2532
#define FLOWSET_ECC_ENf 2533
#define FLOWSET_EN_COR_ERR_RPTf 2534
#define FLOWSET_MEMBER_ECC_ENf 2535
#define FLOWSET_MEMBER_EN_COR_ERR_RPTf 2536
#define FLOWSET_TIMESTAMP_PAGE_ECC_ENf 2537
#define FLOWSET_TIMESTAMP_PAGE_EN_COR_ERR_RPTf 2538
#define FLOW_CNTf 2539
#define FLOW_CONTROL_EVENTSf 2540
#define FLOW_COUNT_CLEARf 2541
#define FLOW_SET_BASEf 2542
#define FLOW_SET_SIZEf 2543
#define FLOW_THRESHOLDf 2544
#define FLOW_TRACKER_ENABLEf 2545
#define FLUSHf 2546
#define FLUSHMODEf 2547
#define FLUSH_DESC_Qf 2548
#define FLUSH_DONEf 2549
#define FLUSH_EPINTFBUFf 2550
#define FLUSH_IP_INTF_BUFFERf 2551
#define FMT0f 2552
#define FMT1f 2553
#define FMT2f 2554
#define FMT3f 2555
#define FMT4f 2556
#define FMT5f 2557
#define FMT6f 2558
#define FMT7f 2559
#define FORCE_CELLQ_FL_INIT_DONEf 2560
#define FORCE_COSMASKf 2561
#define FORCE_DOUBLE_BIT_ERR_IN_CMD_MEMf 2562
#define FORCE_DOUBLE_BIT_ERR_IN_RESP_MEMf 2563
#define FORCE_ERRf 2564
#define FORCE_ERROR_ENf 2565
#define FORCE_INIT_DONEf 2566
#define FORCE_ITS_SIGN_FROM_TSf 2567
#define FORCE_LINK_INTERRUPT_OSf 2568
#define FORCE_LOCAL_FAULT_OSf 2569
#define FORCE_NULL_REQf 2570
#define FORCE_PFC_XONf 2571
#define FORCE_PKTQ_FL_INIT_DONEf 2572
#define FORCE_REMOTE_FAULT_OSf 2573
#define FORCE_SINGLE_BIT_ERR_IN_CMD_MEMf 2574
#define FORCE_SINGLE_BIT_ERR_IN_RESP_MEMf 2575
#define FORCE_SLICE_ENf 2576
#define FOUR_CELL_100G_MIN_SPACINGf 2577
#define FOUR_CELL_100G_SPACINGf 2578
#define FOUR_CELL_200G_MIN_SPACINGf 2579
#define FOUR_CELL_200G_SPACINGf 2580
#define FOUR_CELL_400G_MIN_SPACINGf 2581
#define FOUR_CELL_400G_SPACINGf 2582
#define FOUR_CELL_50G_MIN_SPACINGf 2583
#define FOUR_CELL_50G_SPACINGf 2584
#define FOUR_CELL_CPU_SPACINGf 2585
#define FP_REFRESH_ENABLEf 2586
#define FP_REFRESH_MODEf 2587
#define FREE_BITMAPf 2588
#define FREE_CB_PTR0f 2589
#define FREE_CB_PTR1f 2590
#define FREFEFF_INFOf 2591
#define FREQCOUNTER_PRESCALEf 2592
#define FREQCOUNTER_SOURCE_SELf 2593
#define FROM_RQEf 2594
#define FSM_STATEf 2595
#define FULLf 2596
#define FULLSTATUSf 2597
#define FUNCTION_NUMf 2598
#define GALf 2599
#define GCS_ENf 2600
#define GCS_IDf 2601
#define GLB_NAKf 2602
#define GLB_S_ERRf 2603
#define GLOBAL_ROUTEf 2604
#define GMII_LPI_PREDICT_MODE_ENf 2605
#define GMII_LPI_PREDICT_THRESHOLDf 2606
#define GOOD_WAS_LOWf 2607
#define GP_PRB_OEf 2608
#define GRANf 2609
#define GREENf 2610
#define GREEN_SP0f 2611
#define GREEN_SP1f 2612
#define GREEN_SP2f 2613
#define GREEN_SP3f 2614
#define GROUP_ALT_NHI_MEMBERS_0_TO_12_ECC_ENf 2615
#define GROUP_ALT_NHI_MEMBERS_0_TO_12_EN_COR_ERR_RPTf 2616
#define GROUP_ALT_NHI_MEMBERS_13_TO_25_ECC_ENf 2617
#define GROUP_ALT_NHI_MEMBERS_13_TO_25_EN_COR_ERR_RPTf 2618
#define GROUP_ALT_NHI_MEMBERS_26_TO_38_ECC_ENf 2619
#define GROUP_ALT_NHI_MEMBERS_26_TO_38_EN_COR_ERR_RPTf 2620
#define GROUP_ALT_NHI_MEMBERS_39_TO_51_ECC_ENf 2621
#define GROUP_ALT_NHI_MEMBERS_39_TO_51_EN_COR_ERR_RPTf 2622
#define GROUP_ALT_NHI_MEMBERS_52_TO_63_ECC_ENf 2623
#define GROUP_ALT_NHI_MEMBERS_52_TO_63_EN_COR_ERR_RPTf 2624
#define GROUP_ALT_PORT_TO_MEMBERS_0_TO_15_ECC_ENf 2625
#define GROUP_ALT_PORT_TO_MEMBERS_0_TO_15_EN_COR_ERR_RPTf 2626
#define GROUP_ALT_PORT_TO_MEMBERS_16_TO_31_ECC_ENf 2627
#define GROUP_ALT_PORT_TO_MEMBERS_16_TO_31_EN_COR_ERR_RPTf 2628
#define GROUP_ALT_PORT_TO_MEMBERS_32_TO_47_ECC_ENf 2629
#define GROUP_ALT_PORT_TO_MEMBERS_32_TO_47_EN_COR_ERR_RPTf 2630
#define GROUP_ALT_PORT_TO_MEMBERS_48_TO_63_ECC_ENf 2631
#define GROUP_ALT_PORT_TO_MEMBERS_48_TO_63_EN_COR_ERR_RPTf 2632
#define GROUP_IDf 2633
#define GROUP_MEMBERSHIP_ECC_ENf 2634
#define GROUP_MEMBERSHIP_EN_COR_ERR_RPTf 2635
#define GROUP_MEMBERSHIP_POINTERf 2636
#define GROUP_MONITOR_CONTROL_ECC_ENf 2637
#define GROUP_MONITOR_CONTROL_EN_COR_ERR_RPTf 2638
#define GROUP_NHI_MEMBERS_0_TO_12_ECC_ENf 2639
#define GROUP_NHI_MEMBERS_0_TO_12_EN_COR_ERR_RPTf 2640
#define GROUP_NHI_MEMBERS_13_TO_25_ECC_ENf 2641
#define GROUP_NHI_MEMBERS_13_TO_25_EN_COR_ERR_RPTf 2642
#define GROUP_NHI_MEMBERS_26_TO_38_ECC_ENf 2643
#define GROUP_NHI_MEMBERS_26_TO_38_EN_COR_ERR_RPTf 2644
#define GROUP_NHI_MEMBERS_39_TO_51_ECC_ENf 2645
#define GROUP_NHI_MEMBERS_39_TO_51_EN_COR_ERR_RPTf 2646
#define GROUP_NHI_MEMBERS_52_TO_63_ECC_ENf 2647
#define GROUP_NHI_MEMBERS_52_TO_63_EN_COR_ERR_RPTf 2648
#define GROUP_PORT_TO_MEMBERS_0_TO_15_ECC_ENf 2649
#define GROUP_PORT_TO_MEMBERS_0_TO_15_EN_COR_ERR_RPTf 2650
#define GROUP_PORT_TO_MEMBERS_16_TO_31_ECC_ENf 2651
#define GROUP_PORT_TO_MEMBERS_16_TO_31_EN_COR_ERR_RPTf 2652
#define GROUP_PORT_TO_MEMBERS_32_TO_47_ECC_ENf 2653
#define GROUP_PORT_TO_MEMBERS_32_TO_47_EN_COR_ERR_RPTf 2654
#define GROUP_PORT_TO_MEMBERS_48_TO_63_ECC_ENf 2655
#define GROUP_PORT_TO_MEMBERS_48_TO_63_EN_COR_ERR_RPTf 2656
#define GROUP_STATS_ECC_ENf 2657
#define GROUP_STATS_EN_COR_ERR_RPTf 2658
#define HALTf 2659
#define HALTAf 2660
#define HALTEDf 2661
#define HARD_RST_Bf 2662
#define HASH_ENf 2663
#define HASH_LSB_OFFSETf 2664
#define HASH_TABLE_BANK_CONFIGf 2665
#define HASH_TABLE_BANK_CONFIG_LANE0f 2666
#define HASH_TABLE_BANK_CONFIG_LANE1f 2667
#define HASH_TABLE_TEST_MODEf 2668
#define HASH_VECTORf 2669
#define HDRM_POOL_CNTf 2670
#define HDRM_POOL_LIMIT_STATE_HPf 2671
#define HDR_ID_LIST_0_HDR_IDf 2672
#define HDR_ID_LIST_0_HDR_SIZEf 2673
#define HDR_ID_LIST_0_INS_COMMAND_NUMf 2674
#define HDR_ID_LIST_10_HDR_IDf 2675
#define HDR_ID_LIST_10_HDR_SIZEf 2676
#define HDR_ID_LIST_10_INS_COMMAND_NUMf 2677
#define HDR_ID_LIST_11_HDR_IDf 2678
#define HDR_ID_LIST_11_HDR_SIZEf 2679
#define HDR_ID_LIST_11_INS_COMMAND_NUMf 2680
#define HDR_ID_LIST_12_HDR_IDf 2681
#define HDR_ID_LIST_12_HDR_SIZEf 2682
#define HDR_ID_LIST_12_INS_COMMAND_NUMf 2683
#define HDR_ID_LIST_13_HDR_IDf 2684
#define HDR_ID_LIST_13_HDR_SIZEf 2685
#define HDR_ID_LIST_13_INS_COMMAND_NUMf 2686
#define HDR_ID_LIST_14_HDR_IDf 2687
#define HDR_ID_LIST_14_HDR_SIZEf 2688
#define HDR_ID_LIST_14_INS_COMMAND_NUMf 2689
#define HDR_ID_LIST_1_HDR_IDf 2690
#define HDR_ID_LIST_1_HDR_SIZEf 2691
#define HDR_ID_LIST_1_INS_COMMAND_NUMf 2692
#define HDR_ID_LIST_2_HDR_IDf 2693
#define HDR_ID_LIST_2_HDR_SIZEf 2694
#define HDR_ID_LIST_2_INS_COMMAND_NUMf 2695
#define HDR_ID_LIST_3_HDR_IDf 2696
#define HDR_ID_LIST_3_HDR_SIZEf 2697
#define HDR_ID_LIST_3_INS_COMMAND_NUMf 2698
#define HDR_ID_LIST_4_HDR_IDf 2699
#define HDR_ID_LIST_4_HDR_SIZEf 2700
#define HDR_ID_LIST_4_INS_COMMAND_NUMf 2701
#define HDR_ID_LIST_5_HDR_IDf 2702
#define HDR_ID_LIST_5_HDR_SIZEf 2703
#define HDR_ID_LIST_5_INS_COMMAND_NUMf 2704
#define HDR_ID_LIST_6_HDR_IDf 2705
#define HDR_ID_LIST_6_HDR_SIZEf 2706
#define HDR_ID_LIST_6_INS_COMMAND_NUMf 2707
#define HDR_ID_LIST_7_HDR_IDf 2708
#define HDR_ID_LIST_7_HDR_SIZEf 2709
#define HDR_ID_LIST_7_INS_COMMAND_NUMf 2710
#define HDR_ID_LIST_8_HDR_IDf 2711
#define HDR_ID_LIST_8_HDR_SIZEf 2712
#define HDR_ID_LIST_8_INS_COMMAND_NUMf 2713
#define HDR_ID_LIST_9_HDR_IDf 2714
#define HDR_ID_LIST_9_HDR_SIZEf 2715
#define HDR_ID_LIST_9_INS_COMMAND_NUMf 2716
#define HDR_ID_LIST_COMMANDf 2717
#define HDR_MODEf 2718
#define HD_PTRf 2719
#define HEAD0_CB_OFFSETf 2720
#define HEAD0_CB_PTRf 2721
#define HEAD1_CB_PTRf 2722
#define HEAD2_CB_PTRf 2723
#define HEAD3_CB_PTRf 2724
#define HEAD4_CB_PTRf 2725
#define HEADER_DETECTEDf 2726
#define HEADER_ENDIANESSf 2727
#define HEADROOM_POOL_TRIGGERf 2728
#define HEADROOM_POOL_TRIGGER_STATUSf 2729
#define HEAD_CQEB_ADDR_0f 2730
#define HEAD_CQEB_ADDR_1f 2731
#define HEAD_CQEB_ADDR_2f 2732
#define HEAD_CQEB_ADDR_3f 2733
#define HEAD_CQEB_BITMAPf 2734
#define HEAD_CQE_INFO0f 2735
#define HEAD_CQE_INFO1f 2736
#define HEAD_CQE_INFO2f 2737
#define HEAD_EOP_BITMAPf 2738
#define HEAD_EOP_BMP_0f 2739
#define HEAD_EOP_BMP_1f 2740
#define HEAD_EOP_BMP_2f 2741
#define HEAD_EOP_BMP_3f 2742
#define HEAD_IS_Af 2743
#define HEAD_PARTIAL_EOP_BMP_0f 2744
#define HEAD_PARTIAL_EOP_BMP_1f 2745
#define HEAD_PARTIAL_EOP_BMP_2f 2746
#define HEAD_PARTIAL_NOT_EMPTYf 2747
#define HEAD_PARTIAL_READ_POINTERf 2748
#define HEAD_PARTIAL_WRITE_POINTERf 2749
#define HEAD_PTRf 2750
#define HEAD_VISIBILITY_NOT_EMPTYf 2751
#define HEAD_VISIBILITY_READ_POINTERf 2752
#define HEAD_VISIBILITY_WRITE_POINTERf 2753
#define HGf 2754
#define HIEf 2755
#define HIGH_ACTIVITY_THf 2756
#define HIGH_THRESHOLDf 2757
#define HIGIG2_MODEf 2758
#define HIGIG_HDR_0f 2759
#define HIGIG_HDR_0_HIf 2760
#define HIGIG_HDR_0_LOf 2761
#define HIGIG_HDR_1f 2762
#define HIGIG_HDR_1_HIf 2763
#define HIGIG_HDR_1_LOf 2764
#define HIGIG_MODEf 2765
#define HIST_1US_ENABLEf 2766
#define HITf 2767
#define HITBITSf 2768
#define HIT_CONTEXTf 2769
#define HIT_ENTRY_INDEXf 2770
#define HIT_ENTRY_TABLEf 2771
#define HIT_ENTRY_WIDTHf 2772
#define HI_SER_ENABLEf 2773
#define HOLD_TO_BYP_CYCLEf 2774
#define HOL_LIMITf 2775
#define HONOR_PAUSE_FOR_E2Ef 2776
#define HOSTMEMRD_ENDIANESSf 2777
#define HOSTMEMRD_ERRORf 2778
#define HOSTMEMWR_ENDIANESSf 2779
#define HOSTMEMWR_ERRORf 2780
#define HOSTMEM_OVERFLOWf 2781
#define HOSTMEM_TIMEOUTf 2782
#define HOST_COMPLETION_BUF_1BIT_ECCERRf 2783
#define HOST_COMPLETION_BUF_2BIT_ECCERRf 2784
#define HOST_NUM_ENTRIES_SELf 2785
#define HOTSWAP_CAUSEf 2786
#define HOTSWAP_ENABLED_ENf 2787
#define HOTSWAP_ENABLED_STATUSf 2788
#define HOTSWAP_SWFLUSHREQ_ENf 2789
#define HOTSWAP_SWFLUSHREQ_STATUSf 2790
#define HP_FIFO_OVERFLOWf 2791
#define HP_FIFO_UNDERFLOWf 2792
#define HP_MMUQ_BITMAPf 2793
#define HULL_MODE_ENABLEf 2794
#define HVE_CONTROLSf 2795
#define HWMEMBASEf 2796
#define HWM_CORf 2797
#define HW_BISR_LOAD_ENf 2798
#define HW_CORf 2799
#define HW_SNAPSHOT_ENf 2800
#define HW_TRANSFORMED_KEYf 2801
#define HW_TRANSFORMED_KEY_RECORD_MODEf 2802
#define ICCf 2803
#define ICC_VAL0f 2804
#define ICC_VAL1f 2805
#define ICC_VAL10f 2806
#define ICC_VAL11f 2807
#define ICC_VAL12f 2808
#define ICC_VAL13f 2809
#define ICC_VAL14f 2810
#define ICC_VAL15f 2811
#define ICC_VAL16f 2812
#define ICC_VAL17f 2813
#define ICC_VAL18f 2814
#define ICC_VAL19f 2815
#define ICC_VAL2f 2816
#define ICC_VAL20f 2817
#define ICC_VAL21f 2818
#define ICC_VAL22f 2819
#define ICC_VAL23f 2820
#define ICC_VAL24f 2821
#define ICC_VAL25f 2822
#define ICC_VAL26f 2823
#define ICC_VAL27f 2824
#define ICC_VAL28f 2825
#define ICC_VAL29f 2826
#define ICC_VAL3f 2827
#define ICC_VAL30f 2828
#define ICC_VAL31f 2829
#define ICC_VAL32f 2830
#define ICC_VAL33f 2831
#define ICC_VAL34f 2832
#define ICC_VAL35f 2833
#define ICC_VAL36f 2834
#define ICC_VAL37f 2835
#define ICC_VAL38f 2836
#define ICC_VAL39f 2837
#define ICC_VAL4f 2838
#define ICC_VAL40f 2839
#define ICC_VAL41f 2840
#define ICC_VAL42f 2841
#define ICC_VAL43f 2842
#define ICC_VAL44f 2843
#define ICC_VAL45f 2844
#define ICC_VAL46f 2845
#define ICC_VAL47f 2846
#define ICC_VAL48f 2847
#define ICC_VAL49f 2848
#define ICC_VAL5f 2849
#define ICC_VAL50f 2850
#define ICC_VAL51f 2851
#define ICC_VAL52f 2852
#define ICC_VAL53f 2853
#define ICC_VAL54f 2854
#define ICC_VAL55f 2855
#define ICC_VAL56f 2856
#define ICC_VAL57f 2857
#define ICC_VAL58f 2858
#define ICC_VAL59f 2859
#define ICC_VAL6f 2860
#define ICC_VAL60f 2861
#define ICC_VAL61f 2862
#define ICC_VAL62f 2863
#define ICC_VAL63f 2864
#define ICC_VAL63_VAL0f 2865
#define ICC_VAL7f 2866
#define ICC_VAL8f 2867
#define ICC_VAL9f 2868
#define ICID_127_96f 2869
#define ICID_159_128f 2870
#define ICID_191_160f 2871
#define ICID_223_192f 2872
#define ICID_255_224f 2873
#define ICID_257_256f 2874
#define ICID_31_0f 2875
#define ICID_63_32f 2876
#define ICID_95_64f 2877
#define IDf 2878
#define ID0_PEND_READ_RESP_COUNTf 2879
#define ID1_PEND_READ_RESP_COUNTf 2880
#define ID2_PEND_READ_RESP_COUNTf 2881
#define ID3_PEND_READ_RESP_COUNTf 2882
#define ID4_PEND_READ_RESP_COUNTf 2883
#define ID5_PEND_READ_RESP_COUNTf 2884
#define ID6_PEND_READ_RESP_COUNTf 2885
#define ID7_PEND_READ_RESP_COUNTf 2886
#define IDB_PORTf 2887
#define IDDQf 2888
#define IDLE_GAPf 2889
#define IDLE_TIMEf 2890
#define IEEE_802_1_Pf 2891
#define IEEE_802_1_PRI_MAP_ENABLEf 2892
#define IF_ECCP_INf 2893
#define IF_ECCP_OUTf 2894
#define IF_ECC_CORRECTEDf 2895
#define IF_ECC_CORRUPTf 2896
#define IF_ECC_DISABLEf 2897
#define IF_ECC_ERROR_ADDRf 2898
#define IF_ECC_ERROR_EVf 2899
#define IF_ECC_UNCORRECTABLEf 2900
#define IF_MEM_TMf 2901
#define IGNORE_L2_BITMAPf 2902
#define IGNORE_SBUS_EARLYACKf 2903
#define ILLEGAL_MSIX_DB_ACCESS_ENf 2904
#define ILLEGAL_MSIX_DB_ACCESS_STATUSf 2905
#define ILLEGAL_MSI_REQ_ENf 2906
#define ILLEGAL_MSI_REQ_STATUSf 2907
#define INACTIVITY_DURATIONf 2908
#define INCR_MODEf 2909
#define INCR_NOADDf 2910
#define INCR_SHIFTf 2911
#define INDEXf 2912
#define INDEX0f 2913
#define INDEX1f 2914
#define INDEX_MODEf 2915
#define ING_1588_UPDATE_DONEf 2916
#define ING_BASEf 2917
#define ING_DEVICE_PORT_CTRLf 2918
#define ING_ENf 2919
#define ING_POOL_DROPf 2920
#define ING_PORT_ENf 2921
#define ING_PP_PORTf 2922
#define ING_SPf 2923
#define ING_SP_STf 2924
#define INITf 2925
#define INITBUF_TMf 2926
#define INIT_DONEf 2927
#define INIT_MEMf 2928
#define INIT_STATEf 2929
#define INIT_VALf 2930
#define INIT_VALUE_PFC0f 2931
#define INIT_VALUE_PFC1f 2932
#define INIT_VALUE_PFC2f 2933
#define INIT_VALUE_PFC3f 2934
#define INIT_VALUE_PFC4f 2935
#define INIT_VALUE_PFC5f 2936
#define INIT_VALUE_PFC6f 2937
#define INIT_VALUE_PFC7f 2938
#define INJECT_1BIT_ERRf 2939
#define INJECT_1BIT_ERR_HOST_MEMf 2940
#define INJECT_1BIT_ERR_IN_DATABUFf 2941
#define INJECT_1BIT_ERR_IN_DATA_MEMf 2942
#define INJECT_1BIT_ERR_IN_DMARDf 2943
#define INJECT_1BIT_ERR_IN_HOSTRD_MEMf 2944
#define INJECT_1BIT_ERR_IN_LLIST_MEMf 2945
#define INJECT_1BIT_ERR_IN_REPLY_MEMf 2946
#define INJECT_1BIT_ERR_IN_REQ_MEMf 2947
#define INJECT_2BITS_ERRf 2948
#define INJECT_2BITS_ERR_IN_REPLY_MEMf 2949
#define INJECT_2BITS_ERR_IN_REQ_MEMf 2950
#define INJECT_2BIT_ERR_HOST_MEMf 2951
#define INJECT_2BIT_ERR_IN_DATABUFf 2952
#define INJECT_2BIT_ERR_IN_DATA_MEMf 2953
#define INJECT_2BIT_ERR_IN_DMARDf 2954
#define INJECT_2BIT_ERR_IN_HOSTRD_MEMf 2955
#define INJECT_2BIT_ERR_IN_LLIST_MEMf 2956
#define INNER_TPID_ENABLEf 2957
#define INNER_VLAN_TAGf 2958
#define INNER_VLAN_TAG_ENABLEf 2959
#define INPPRI0_PGf 2960
#define INPPRI10_PGf 2961
#define INPPRI11_PGf 2962
#define INPPRI12_PGf 2963
#define INPPRI13_PGf 2964
#define INPPRI14_PGf 2965
#define INPPRI15_PGf 2966
#define INPPRI1_PGf 2967
#define INPPRI2_PGf 2968
#define INPPRI3_PGf 2969
#define INPPRI4_PGf 2970
#define INPPRI5_PGf 2971
#define INPPRI6_PGf 2972
#define INPPRI7_PGf 2973
#define INPPRI8_PGf 2974
#define INPPRI9_PGf 2975
#define INPPRI_PROFILE_SELf 2976
#define INPUT_FIELD_16BIT_COMMANDf 2977
#define INPUT_FIELD_32BIT_COMMANDf 2978
#define INPUT_PRIORITY_0f 2979
#define INPUT_PRIORITY_1f 2980
#define INPUT_PRIORITY_2f 2981
#define INPUT_PRIORITY_3f 2982
#define INPUT_THRESHOLD_BYPASSf 2983
#define INSERT_0_BITMAP_MODE_VALIDf 2984
#define INSERT_0_BITMAP_SELECTf 2985
#define INSERT_0_EGR_REL_OFFSETf 2986
#define INSERT_0_EGR_REL_OFFSET_VHLEN_IDf 2987
#define INSERT_0_EGR_START_HDR_IDf 2988
#define INSERT_0_ENGINE_IDf 2989
#define INSERT_0_ENHANCED_INSERT_ENABLEf 2990
#define INSERT_0_INSERT_MODEf 2991
#define INSERT_0_NUM_INS_HDR_IDf 2992
#define INSERT_0_VALIDf 2993
#define INSERT_1_BITMAP_MODE_VALIDf 2994
#define INSERT_1_BITMAP_SELECTf 2995
#define INSERT_1_EGR_REL_OFFSETf 2996
#define INSERT_1_EGR_REL_OFFSET_VHLEN_IDf 2997
#define INSERT_1_EGR_START_HDR_IDf 2998
#define INSERT_1_ENGINE_IDf 2999
#define INSERT_1_ENHANCED_INSERT_ENABLEf 3000
#define INSERT_1_INSERT_MODEf 3001
#define INSERT_1_NUM_INS_HDR_IDf 3002
#define INSERT_1_VALIDf 3003
#define INSERT_2_BITMAP_MODE_VALIDf 3004
#define INSERT_2_BITMAP_SELECTf 3005
#define INSERT_2_EGR_REL_OFFSETf 3006
#define INSERT_2_EGR_REL_OFFSET_VHLEN_IDf 3007
#define INSERT_2_EGR_START_HDR_IDf 3008
#define INSERT_2_ENGINE_IDf 3009
#define INSERT_2_ENHANCED_INSERT_ENABLEf 3010
#define INSERT_2_INSERT_MODEf 3011
#define INSERT_2_NUM_INS_HDR_IDf 3012
#define INSERT_2_VALIDf 3013
#define INSERT_COMMANDf 3014
#define INSERT_TX_TIMESTAMPf 3015
#define INSTRUCTION_TYPEf 3016
#define INST_ITM_0_PORT_QSIZEf 3017
#define INST_ITM_1_PORT_QSIZEf 3018
#define INST_PORT_LOADINGf 3019
#define INS_EXCESS_ENTRIESf 3020
#define INS_HDR_MISCONFIGf 3021
#define INS_OUT_OF_BOUNDf 3022
#define INS_SIZE_OUT_OF_BOUNDf 3023
#define INT0f 3024
#define INT1f 3025
#define INT10f 3026
#define INT11f 3027
#define INT12f 3028
#define INT13f 3029
#define INT14f 3030
#define INT15f 3031
#define INT16f 3032
#define INT17f 3033
#define INT18f 3034
#define INT19f 3035
#define INT2f 3036
#define INT20f 3037
#define INT21f 3038
#define INT22f 3039
#define INT23f 3040
#define INT24f 3041
#define INT25f 3042
#define INT26f 3043
#define INT27f 3044
#define INT28f 3045
#define INT29f 3046
#define INT3f 3047
#define INT30f 3048
#define INT31f 3049
#define INT31_0f 3050
#define INT32f 3051
#define INT33f 3052
#define INT34f 3053
#define INT35f 3054
#define INT36f 3055
#define INT37f 3056
#define INT38f 3057
#define INT39f 3058
#define INT4f 3059
#define INT40f 3060
#define INT41f 3061
#define INT42f 3062
#define INT43f 3063
#define INT44f 3064
#define INT45f 3065
#define INT46f 3066
#define INT47f 3067
#define INT48f 3068
#define INT49f 3069
#define INT5f 3070
#define INT50f 3071
#define INT51f 3072
#define INT52f 3073
#define INT53f 3074
#define INT54f 3075
#define INT55f 3076
#define INT56f 3077
#define INT57f 3078
#define INT58f 3079
#define INT59f 3080
#define INT6f 3081
#define INT60f 3082
#define INT61f 3083
#define INT62f 3084
#define INT63f 3085
#define INT63_32f 3086
#define INT7f 3087
#define INT8f 3088
#define INT9f 3089
#define INTENf 3090
#define INTERVALf 3091
#define INTERVAL_LENGTHf 3092
#define INTER_PKT_100G_MIN_SPACINGf 3093
#define INTER_PKT_200G_MIN_SPACINGf 3094
#define INTER_PKT_400G_MIN_SPACINGf 3095
#define INTER_PKT_50G_MIN_SPACINGf 3096
#define INTFI_INT_ENf 3097
#define INTFI_INT_SETf 3098
#define INTFI_INT_STATf 3099
#define INTFO_INTERFACE_ENABLEf 3100
#define INTFO_INT_ENf 3101
#define INTFO_INT_SETf 3102
#define INTFO_INT_STATf 3103
#define INTRA_DELAYf 3104
#define INTR_0f 3105
#define INTR_1f 3106
#define INT_CLRf 3107
#define INT_CNf 3108
#define INT_CN_MAPPING_PTRf 3109
#define INT_CTRf 3110
#define INT_DEf 3111
#define INT_EDGEf 3112
#define INT_MSKf 3113
#define INT_MSTATf 3114
#define INT_NON_MOR_HWMf 3115
#define INT_PRI_POLICY_VALUEf 3116
#define INT_PRI_STRENGTH_PROFILE_IDXf 3117
#define INT_REPORT_QUEUEf 3118
#define INT_REV_IDf 3119
#define INT_STATf 3120
#define INT_STAT0f 3121
#define INT_STAT0_REQf 3122
#define INT_STAT0_REQ_0f 3123
#define INT_STAT0_REQ_1f 3124
#define INT_STAT0_REQ_2f 3125
#define INT_STAT0_REQ_3f 3126
#define INT_STAT0_VALUEf 3127
#define INT_STAT0_VLDf 3128
#define INT_STAT1f 3129
#define INT_STAT1_REQf 3130
#define INT_STAT1_REQ_0f 3131
#define INT_STAT1_REQ_1f 3132
#define INT_STAT1_REQ_2f 3133
#define INT_STAT1_REQ_3f 3134
#define INT_STAT1_VALUEf 3135
#define INT_STAT1_VLDf 3136
#define INT_TYPEf 3137
#define INVALID_DESTf 3138
#define INVALID_PKT_COUNTf 3139
#define INV_DST_PORT_D_DST_PORT_NUMf 3140
#define INV_DST_PORT_D_SRC_PORT_NUMf 3141
#define INV_DST_PORT_INTR_ENf 3142
#define INV_DST_PORT_INTR_OVRf 3143
#define INV_DST_PORT_INTR_STATf 3144
#define INV_SRC_PORT_D_SRC_PORT_NUMf 3145
#define INV_SRC_PORT_INTR_ENf 3146
#define INV_SRC_PORT_INTR_OVRf 3147
#define INV_SRC_PORT_INTR_STATf 3148
#define IN_PROGRESSf 3149
#define IP0f 3150
#define IP0_CREDITf 3151
#define IP1f 3152
#define IP1_CREDITf 3153
#define IP2f 3154
#define IP2_CREDITf 3155
#define IP3f 3156
#define IP3_CREDITf 3157
#define IP4f 3158
#define IP5f 3159
#define IP6f 3160
#define IP7f 3161
#define IP8f 3162
#define IP9f 3163
#define IPG_SIZEf 3164
#define IPMC_IND_MODEf 3165
#define IPROC_PLL_GF_BYP_DEBUG_STATUSf 3166
#define IPROC_PLL_LOCKf 3167
#define IPROC_RESET_Nf 3168
#define IPV4f 3169
#define IPV6f 3170
#define IP_2_EP_LOOPBACK_ENABLEf 3171
#define IP_ADDRf 3172
#define IP_DROPf 3173
#define IP_INTERFACE_HEADER_ENDIANESSf 3174
#define IP_INTERFACE_PAYLOAD_ENDIANESSf 3175
#define IP_INTF_CREDITSf 3176
#define IP_SHAREDf 3177
#define IP_SPID_OVERRIDEf 3178
#define IROSC_ENf 3179
#define IROSC_SELf 3180
#define IRQLATENCYf 3181
#define IRQ_ENf 3182
#define ISOf 3183
#define ISO_INOUT_AONf 3184
#define ISSUED_CREDITSf 3185
#define IS_S2_STANDBY_STATUSf 3186
#define ITM0f 3187
#define ITM0_NAKf 3188
#define ITM0_S_ERRf 3189
#define ITM1f 3190
#define ITM1_NAKf 3191
#define ITM1_S_ERRf 3192
#define ITMCFG0_INT_ENf 3193
#define ITMCFG0_INT_SETf 3194
#define ITMCFG0_INT_STATf 3195
#define ITMCFG1_INT_ENf 3196
#define ITMCFG1_INT_SETf 3197
#define ITMCFG1_INT_STATf 3198
#define ITM_0_QUALITYf 3199
#define ITM_1_QUALITYf 3200
#define ITM_PORT_QSIZE_THRESHOLDf 3201
#define ITM_PORT_QSIZE_THRESHOLD_SCALING_FACTORf 3202
#define ITM_PORT_QSIZE_WEIGHTf 3203
#define ITREORDER_LIMITf 3204
#define ITSEQNf 3205
#define ITU_MODE_SELf 3206
#define I_BIST_BLOCK_SELECTf 3207
#define I_BIST_CACHE_ENABLEf 3208
#define I_BIST_CACHE_INDEXf 3209
#define I_BIST_CASCADE_SELECTf 3210
#define I_BIST_ENf 3211
#define I_BIST_LPTf 3212
#define I_BIST_MODEf 3213
#define I_BIST_PARITYf 3214
#define I_BIST_REPAIR_COLUMN_LEFTf 3215
#define I_BIST_REPAIR_COLUMN_RIGHTf 3216
#define I_BIST_REPAIR_ENABLEf 3217
#define I_BIST_REPAIR_ROWf 3218
#define I_BIST_RST_Lf 3219
#define I_BIST_SKIP_ERROR_CNTf 3220
#define KEYf 3221
#define KEY0f 3222
#define KEY1f 3223
#define KEY_16BIT_0f 3224
#define KEY_16BIT_0_MASKf 3225
#define KEY_16BIT_1f 3226
#define KEY_16BIT_1_MASKf 3227
#define KEY_16BIT_2f 3228
#define KEY_16BIT_2_MASKf 3229
#define KEY_4BIT_0f 3230
#define KEY_4BIT_0_MASKf 3231
#define KEY_4BIT_1f 3232
#define KEY_4BIT_1_MASKf 3233
#define KEY_4BIT_2f 3234
#define KEY_4BIT_2_MASKf 3235
#define KEY_4BIT_3f 3236
#define KEY_4BIT_3_MASKf 3237
#define KEY_4BIT_4f 3238
#define KEY_4BIT_4_MASKf 3239
#define KEY_4BIT_5f 3240
#define KEY_4BIT_5_MASKf 3241
#define KEY_4BIT_6f 3242
#define KEY_4BIT_6_MASKf 3243
#define KEY_4BIT_7f 3244
#define KEY_4BIT_7_MASKf 3245
#define KEY_ATTRIBUTES_BUCKET_MODEf 3246
#define KEY_ATTRIBUTES_DATA_BASE_WIDTHf 3247
#define KEY_ATTRIBUTES_HASH_LSB_OFFSETf 3248
#define KEY_ATTRIBUTES_KEY_BASE_WIDTHf 3249
#define KEY_ATTRIBUTES_KEY_WIDTHf 3250
#define KEY_BASE_WIDTHf 3251
#define KEY_MODEf 3252
#define KEY_TYPEf 3253
#define KEY_WIDTHf 3254
#define KIf 3255
#define KPf 3256
#define KSHIFTf 3257
#define L0_BYTE_THRESHOLDf 3258
#define L0_MINBW_FLAGf 3259
#define L0_PKT_THRESHOLDf 3260
#define L1_BYTE_THRESHOLDf 3261
#define L1_MINBW_FLAGf 3262
#define L1_PKT_THRESHOLDf 3263
#define L1_RCVD_BKUP_FREQ_SELf 3264
#define L1_RCVD_BKUP_PORT_SELf 3265
#define L1_RCVD_CLK_BKUP_RSTNf 3266
#define L1_RCVD_CLK_RSTNf 3267
#define L1_RCVD_FREQ_SELf 3268
#define L1_RCVD_PORT_SELf 3269
#define L1_RCVD_SW_OVWR_BKUP_VALIDf 3270
#define L1_RCVD_SW_OVWR_ENf 3271
#define L1_RCVD_SW_OVWR_VALIDf 3272
#define L1_TO_L0_MAPf 3273
#define L1_TO_L0_MAPPINGf 3274
#define L2_BITMAPf 3275
#define L2_BMAPf 3276
#define L2_BYTE_THRESHOLDf 3277
#define L2_OIFf 3278
#define L2_OR_L3_BMP_0f 3279
#define L2_OR_L3_BMP_1f 3280
#define L2_OR_L3_BMP_2f 3281
#define L2_OR_L3_BMP_3f 3282
#define L2_PBM_PTRf 3283
#define L2_PKT_THRESHOLDf 3284
#define L3IPMCf 3285
#define L3MC_PORT_AGG_IDf 3286
#define L3ONLYf 3287
#define L3_BITMAPf 3288
#define L3_BMAPf 3289
#define L3_DEFIP_ALPM_LEVEL2_ECC_ENf 3290
#define L3_DEFIP_ALPM_LEVEL2_EN_COR_ERR_RPTf 3291
#define L3_DEFIP_ALPM_LEVEL3_ECC_ENf 3292
#define L3_DEFIP_ALPM_LEVEL3_EN_COR_ERR_RPTf 3293
#define L3_IPMCf 3294
#define L3_MTU_LENf 3295
#define L3_MTU_LEN_ADJUSTf 3296
#define L3_ONLYf 3297
#define L3_PBM_PTRf 3298
#define L3_PURGEf 3299
#define LABEL_REORDER_ENABLEf 3300
#define LAGGING_THDf 3301
#define LAG_FAILOVER_ENf 3302
#define LAG_FAILOVER_LOOPBACKf 3303
#define LAG_SHUFFLE_INDEX_SELf 3304
#define LAG_SHUFFLE_TBL_SELf 3305
#define LAG_SIZEf 3306
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_0_ENf 3307
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_1_ENf 3308
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_2_ENf 3309
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_3_ENf 3310
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 3311
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_0_ENf 3312
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_1_ENf 3313
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_2_ENf 3314
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_3_ENf 3315
#define LARGE_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_EN_SETf 3316
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_0_ENf 3317
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_1_ENf 3318
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_2_ENf 3319
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_3_ENf 3320
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 3321
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_0_ENf 3322
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_1_ENf 3323
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_2_ENf 3324
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_3_ENf 3325
#define LARGE_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_EN_SETf 3326
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_0_ENf 3327
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_1_ENf 3328
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_2_ENf 3329
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_3_ENf 3330
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 3331
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_ECC_0_ENf 3332
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_ECC_1_ENf 3333
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_ECC_2_ENf 3334
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_ECC_3_ENf 3335
#define LARGE_FLEX_HDR_HC_PROFILE_TABLE_ECC_EN_SETf 3336
#define LAST_COPYf 3337
#define LAST_PKT_ACCEPT_MODEf 3338
#define LAST_PORTf 3339
#define LAST_PROC_LABEL_NUMf 3340
#define LATENCYf 3341
#define LB_MODEf 3342
#define LB_Q_VALUEf 3343
#define LDO_ANA_STBf 3344
#define LDO_ANA_VCTRLf 3345
#define LDO_DIG_VCTRLf 3346
#define LDO_TEST_ENf 3347
#define LEARN_CACHE_ENf 3348
#define LEARN_CACHE_FULLf 3349
#define LEARN_CACHE_THRESHOLD_EXCEEDEDf 3350
#define LEDCLK_HALF_PERIODf 3351
#define LED_ACCU_ENf 3352
#define LED_ECC_ENf 3353
#define LED_FORCE_DOUBLE_BIT_ERRf 3354
#define LED_FORCE_SINGLE_BIT_ERRf 3355
#define LED_NUM_OF_BITS_PER_LOCf 3356
#define LED_NUM_OF_LOCSf 3357
#define LED_SEND_ENf 3358
#define LED_SPEED_MODEf 3359
#define LED_START_ADDRf 3360
#define LED_TMf 3361
#define LEFT_BANK_HASH_ROTRf 3362
#define LEFT_BANK_HASH_SELf 3363
#define LEVELf 3364
#define LEVEL1_DATABASE_SEL_BLOCK_0f 3365
#define LEVEL1_DATABASE_SEL_BLOCK_1f 3366
#define LEVEL1_DATABASE_SEL_BLOCK_2f 3367
#define LEVEL1_DATABASE_SEL_BLOCK_3f 3368
#define LEVEL1_KEY_INPUT_SEL_BLOCK_0f 3369
#define LEVEL1_KEY_INPUT_SEL_BLOCK_1f 3370
#define LEVEL1_KEY_INPUT_SEL_BLOCK_2f 3371
#define LEVEL1_KEY_INPUT_SEL_BLOCK_3f 3372
#define LEVEL2_BANK_CONFIG_BLOCK_0f 3373
#define LEVEL2_BANK_CONFIG_BLOCK_1f 3374
#define LEVEL2_BANK_CONFIG_BLOCK_2f 3375
#define LEVEL2_BANK_CONFIG_BLOCK_3f 3376
#define LEVEL2_DATABASE_SEL_BLOCK_0f 3377
#define LEVEL2_DATABASE_SEL_BLOCK_1f 3378
#define LEVEL2_DATABASE_SEL_BLOCK_2f 3379
#define LEVEL2_DATABASE_SEL_BLOCK_3f 3380
#define LEVEL2_KEY_INPUT_SEL_BLOCK_0f 3381
#define LEVEL2_KEY_INPUT_SEL_BLOCK_1f 3382
#define LEVEL2_KEY_INPUT_SEL_BLOCK_2f 3383
#define LEVEL2_KEY_INPUT_SEL_BLOCK_3f 3384
#define LEVEL3_BANK_CONFIG_BLOCK_0f 3385
#define LEVEL3_BANK_CONFIG_BLOCK_1f 3386
#define LEVEL3_BANK_CONFIG_BLOCK_2f 3387
#define LEVEL3_BANK_CONFIG_BLOCK_3f 3388
#define LEVEL3_DATABASE_SEL_BLOCK_0f 3389
#define LEVEL3_DATABASE_SEL_BLOCK_1f 3390
#define LEVEL3_DATABASE_SEL_BLOCK_2f 3391
#define LEVEL3_DATABASE_SEL_BLOCK_3f 3392
#define LEVEL3_KEY_INPUT_SEL_BLOCK_0f 3393
#define LEVEL3_KEY_INPUT_SEL_BLOCK_1f 3394
#define LEVEL3_KEY_INPUT_SEL_BLOCK_2f 3395
#define LEVEL3_KEY_INPUT_SEL_BLOCK_3f 3396
#define LFSRf 3397
#define LIMITf 3398
#define LIMIT_CELL_ENQf 3399
#define LIMIT_DYNAMICf 3400
#define LIMIT_ENABLEf 3401
#define LIMIT_REDf 3402
#define LIMIT_YELLOWf 3403
#define LINCf 3404
#define LINK_DELAYf 3405
#define LINK_DOWNf 3406
#define LINK_INTERRUPTION_DISABLEf 3407
#define LINK_INTERRUPTION_LIVE_STATUSf 3408
#define LINK_INTERRUPTION_STATUSf 3409
#define LINK_STATUSf 3410
#define LINK_STATUS_SELECTf 3411
#define LINK_STATUS_UPf 3412
#define LIST0f 3413
#define LIST0_CONT0_OUTf 3414
#define LIST0_CONT0_OUT_MASKf 3415
#define LIST0_CONT1_OUTf 3416
#define LIST0_CONT1_OUT_MASKf 3417
#define LIST0_HIGHEST_DROP_CODEf 3418
#define LIST0_HIGHEST_DROP_CODE_MASKf 3419
#define LIST0_MASKf 3420
#define LIST0_TRACE_COPY2CPU_BMPf 3421
#define LIST0_TRACE_COPY2CPU_BMP_MASKf 3422
#define LIST_PTRf 3423
#define LKUP_1588_MEM_DATAf 3424
#define LLFC_CRC_IGNOREf 3425
#define LLFC_CUT_THROUGH_MODEf 3426
#define LLFC_IMGf 3427
#define LLFC_IN_IPG_ONLYf 3428
#define LLFC_REFRESH_ENf 3429
#define LLFC_REFRESH_TIMERf 3430
#define LLFC_XOFF_TIMEf 3431
#define LMAC0_MATCHf 3432
#define LMAC1_MATCHf 3433
#define LOADf 3434
#define LOAD_SEEDf 3435
#define LOCAL_DESTINATIONf 3436
#define LOCAL_DESTINATION_PORTf 3437
#define LOCAL_DEST_TYPEf 3438
#define LOCAL_FAULTf 3439
#define LOCAL_FAULT_DISABLEf 3440
#define LOCAL_FAULT_LIVE_STATUSf 3441
#define LOCAL_FAULT_STATUSf 3442
#define LOCAL_LPBKf 3443
#define LOCAL_LPBK_LEAK_ENBf 3444
#define LOCKf 3445
#define LOCKUPf 3446
#define LOCK_COUNTS_CTRLf 3447
#define LOCK_LOSTf 3448
#define LOCK_LOST_CLRf 3449
#define LOCK_PHASE_DETECTORf 3450
#define LOFFSETf 3451
#define LOOPQf 3452
#define LOOP_BIT_COUNT_FOR_TSf 3453
#define LOOP_BLOCK_COUNT_FOR_TSf 3454
#define LOSSLESS0_COUNTf 3455
#define LOSSLESS0_DISCARDf 3456
#define LOSSLESS0_FC_ENf 3457
#define LOSSLESS0_PRIORITY_PROFILEf 3458
#define LOSSLESS0_XOFFf 3459
#define LOSSLESS0_XONf 3460
#define LOSSLESS1_COUNTf 3461
#define LOSSLESS1_DISCARDf 3462
#define LOSSLESS1_FC_ENf 3463
#define LOSSLESS1_PRIORITY_PROFILEf 3464
#define LOSSLESS1_XOFFf 3465
#define LOSSLESS1_XONf 3466
#define LOSSLESS_PG_DROP_BMPf 3467
#define LOSSY_COUNTf 3468
#define LOSSY_DISCARDf 3469
#define LOSSY_LOW_PRIf 3470
#define LOSS_REFCLK_CLEARf 3471
#define LOSS_REFCLK_DETECTf 3472
#define LOSTf 3473
#define LOWERf 3474
#define LOWER_BOUNDf 3475
#define LOWER_BOUNDSf 3476
#define LOW_THRESHOLDf 3477
#define LPBK_CELL_LEN_ERRf 3478
#define LPBK_ECC_ENf 3479
#define LPBK_ENf 3480
#define LPBK_FIFO_ECC_ERRf 3481
#define LPBK_FIFO_ERRf 3482
#define LPBK_MIN_CREDIT_COUNTf 3483
#define LPBK_SOP_EOP_ERRf 3484
#define LPHASEf 3485
#define LPM_IP_DATA_GEN_RESULT_MODEf 3486
#define LPTf 3487
#define LSB_VLAN_BMf 3488
#define LTSf 3489
#define LUT_RDATAf 3490
#define LVM_CTRLf 3491
#define LVM_OVRD_CTRLf 3492
#define L_TPMA_WATERMARKf 3493
#define M0SSQ_FLOP_BASED_SRAMf 3494
#define M0SS_CLK_ENf 3495
#define M0SS_SOFT_RESETf 3496
#define MAC0_HIf 3497
#define MAC0_LOf 3498
#define MAC0_PORT_MODEf 3499
#define MAC1_HIf 3500
#define MAC1_LOf 3501
#define MAC1_PORT_MODEf 3502
#define MAC_ADDRf 3503
#define MAC_ADDR_MASKf 3504
#define MAC_ERRf 3505
#define MAC_HIf 3506
#define MAC_LINK_DOWN_SEQ_ENf 3507
#define MAC_LOf 3508
#define MAJORf 3509
#define MAPPED_VALUE_STRENGTHf 3510
#define MAP_FIFODMA_SLICE0_MEMWR_REQf 3511
#define MAP_FIFODMA_SLICE1_MEMWR_REQf 3512
#define MAP_FIFODMA_SLICE2_MEMWR_REQf 3513
#define MAP_SCHAN_FIFO_0_MEMWR_REQf 3514
#define MAP_SCHAN_FIFO_1_MEMWR_REQf 3515
#define MARK_GREENf 3516
#define MARK_GREEN_THDf 3517
#define MARK_REDf 3518
#define MARK_RED_THDf 3519
#define MARK_YELLOWf 3520
#define MARK_YELLOW_THDf 3521
#define MASKf 3522
#define MASK0f 3523
#define MASK1f 3524
#define MASK_0f 3525
#define MASK_1f 3526
#define MASK_2f 3527
#define MASK_ACTION_TARGETf 3528
#define MASK_ACTION_TYPEf 3529
#define MASK_LOOKUP_HITf 3530
#define MASK_OPCODE_BEAT_IN_RESPONSE_WRITEf 3531
#define MASK_SIZE_1f 3532
#define MASK_SIZE_2f 3533
#define MASTER_ABORTf 3534
#define MASTER_PECf 3535
#define MASTER_RD_STATUSf 3536
#define MASTER_RTRY_CNTf 3537
#define MASTER_RX_EVENTf 3538
#define MASTER_RX_EVENT_ENf 3539
#define MASTER_RX_FIFO_FLUSHf 3540
#define MASTER_RX_FIFO_FULLf 3541
#define MASTER_RX_FIFO_FULL_ENf 3542
#define MASTER_RX_FIFO_THRESHOLDf 3543
#define MASTER_RX_PKT_COUNTf 3544
#define MASTER_RX_THRESHOLD_HITf 3545
#define MASTER_RX_THRESHOLD_HIT_ENf 3546
#define MASTER_SMBUS_RD_DATAf 3547
#define MASTER_SMBUS_WR_DATAf 3548
#define MASTER_START_BUSYf 3549
#define MASTER_START_BUSY_COMMANDf 3550
#define MASTER_START_BUSY_ENf 3551
#define MASTER_STATUSf 3552
#define MASTER_TX_FIFO_FLUSHf 3553
#define MASTER_TX_UNDERRUNf 3554
#define MASTER_TX_UNDERRUN_ENf 3555
#define MASTER_WR_STATUSf 3556
#define MAST_N_BOOTf 3557
#define MATCH_IDf 3558
#define MATCH_ID_COMMAND_PROFILE_TABLE_COR_ERR_RPT_0_ENf 3559
#define MATCH_ID_COMMAND_PROFILE_TABLE_COR_ERR_RPT_1_ENf 3560
#define MATCH_ID_COMMAND_PROFILE_TABLE_COR_ERR_RPT_2_ENf 3561
#define MATCH_ID_COMMAND_PROFILE_TABLE_COR_ERR_RPT_3_ENf 3562
#define MATCH_ID_COMMAND_PROFILE_TABLE_COR_ERR_RPT_4_ENf 3563
#define MATCH_ID_COMMAND_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 3564
#define MATCH_ID_COMMAND_PROFILE_TABLE_ECC_0_ENf 3565
#define MATCH_ID_COMMAND_PROFILE_TABLE_ECC_1_ENf 3566
#define MATCH_ID_COMMAND_PROFILE_TABLE_ECC_2_ENf 3567
#define MATCH_ID_COMMAND_PROFILE_TABLE_ECC_3_ENf 3568
#define MATCH_ID_COMMAND_PROFILE_TABLE_ECC_4_ENf 3569
#define MATCH_ID_COMMAND_PROFILE_TABLE_ECC_EN_SETf 3570
#define MATCH_ID_MASKf 3571
#define MATCH_ID_MISCONFIGf 3572
#define MATCH_ID_TABLE_COR_ERR_RPT_0_ENf 3573
#define MATCH_ID_TABLE_COR_ERR_RPT_1_ENf 3574
#define MATCH_ID_TABLE_COR_ERR_RPT_2_ENf 3575
#define MATCH_ID_TABLE_COR_ERR_RPT_3_ENf 3576
#define MATCH_ID_TABLE_COR_ERR_RPT_4_ENf 3577
#define MATCH_ID_TABLE_COR_ERR_RPT_EN_SETf 3578
#define MATCH_ID_TABLE_ECC_0_ENf 3579
#define MATCH_ID_TABLE_ECC_1_ENf 3580
#define MATCH_ID_TABLE_ECC_2_ENf 3581
#define MATCH_ID_TABLE_ECC_3_ENf 3582
#define MATCH_ID_TABLE_ECC_4_ENf 3583
#define MATCH_ID_TABLE_ECC_EN_SETf 3584
#define MATCH_ID_UPDATE_CMD_0f 3585
#define MATCH_ID_UPDATE_CMD_0_OFFSETf 3586
#define MATCH_ID_UPDATE_CMD_0_VALUEf 3587
#define MATCH_ID_UPDATE_CMD_1f 3588
#define MATCH_ID_UPDATE_CMD_1_OFFSETf 3589
#define MATCH_ID_UPDATE_CMD_1_VALUEf 3590
#define MATCH_LPHASEf 3591
#define MATCH_UPHASEf 3592
#define MAXf 3593
#define MAXCONFIGf 3594
#define MAX_AGED_OQS_COUNTf 3595
#define MAX_AGED_OQS_TIMEf 3596
#define MAX_BISR_LENGHTf 3597
#define MAX_BUCKETf 3598
#define MAX_CREDITSf 3599
#define MAX_DAC_CODEf 3600
#define MAX_DROP_RATEf 3601
#define MAX_ENTRIES_DATA_BUFf 3602
#define MAX_IDXf 3603
#define MAX_IP_CHECK_ENABLEf 3604
#define MAX_IP_PAYLOAD_SIZEf 3605
#define MAX_METER_GRANf 3606
#define MAX_NUMBER_OF_ENTRIES_ENCf 3607
#define MAX_PROFILE_EXCEEDED_FLAGf 3608
#define MAX_PVT_DATAf 3609
#define MAX_REFRESHf 3610
#define MAX_SCf 3611
#define MAX_SPACING_ALL_SPEEDSf 3612
#define MAX_SPACING_SPECIAL_SLOTf 3613
#define MAX_SRC_PORT_SPEEDf 3614
#define MAX_THDf 3615
#define MAX_THD_SELf 3616
#define MAX_THRESHOLDf 3617
#define MAX_USAGEf 3618
#define MBIST_MODEf 3619
#define MCINDEXf 3620
#define MC_COSf 3621
#define MC_COS_SELf 3622
#define MC_COS_STRf 3623
#define MC_FIFO_OVERFLOWf 3624
#define MC_IDXf 3625
#define MC_OVERFLOW_SIZEf 3626
#define MC_Q_MODEf 3627
#define MC_Q_THRESH_CAPf 3628
#define MDC_MODEf 3629
#define MDIO_FUNC_CTRLf 3630
#define MDIO_OP_TYPEf 3631
#define MDIO_OUT_DELAYf 3632
#define MEM0f 3633
#define MEM1f 3634
#define MEM10f 3635
#define MEM11f 3636
#define MEM2f 3637
#define MEM3f 3638
#define MEM4f 3639
#define MEM5f 3640
#define MEM6f 3641
#define MEM7f 3642
#define MEM8f 3643
#define MEM9f 3644
#define MEMBASEf 3645
#define MEMBER_0_DESTINATIONf 3646
#define MEMBER_0_PORTf 3647
#define MEMBER_0_PORT_VALIDf 3648
#define MEMBER_10_PORTf 3649
#define MEMBER_10_PORT_VALIDf 3650
#define MEMBER_11_PORTf 3651
#define MEMBER_11_PORT_VALIDf 3652
#define MEMBER_12_PORTf 3653
#define MEMBER_12_PORT_VALIDf 3654
#define MEMBER_13_PORTf 3655
#define MEMBER_13_PORT_VALIDf 3656
#define MEMBER_14_PORTf 3657
#define MEMBER_14_PORT_VALIDf 3658
#define MEMBER_15_PORTf 3659
#define MEMBER_15_PORT_VALIDf 3660
#define MEMBER_16_PORTf 3661
#define MEMBER_16_PORT_VALIDf 3662
#define MEMBER_17_PORTf 3663
#define MEMBER_17_PORT_VALIDf 3664
#define MEMBER_18_PORTf 3665
#define MEMBER_18_PORT_VALIDf 3666
#define MEMBER_19_PORTf 3667
#define MEMBER_19_PORT_VALIDf 3668
#define MEMBER_1_DESTINATIONf 3669
#define MEMBER_1_PORTf 3670
#define MEMBER_1_PORT_VALIDf 3671
#define MEMBER_20_PORTf 3672
#define MEMBER_20_PORT_VALIDf 3673
#define MEMBER_21_PORTf 3674
#define MEMBER_21_PORT_VALIDf 3675
#define MEMBER_22_PORTf 3676
#define MEMBER_22_PORT_VALIDf 3677
#define MEMBER_23_PORTf 3678
#define MEMBER_23_PORT_VALIDf 3679
#define MEMBER_24_PORTf 3680
#define MEMBER_24_PORT_VALIDf 3681
#define MEMBER_25_PORTf 3682
#define MEMBER_25_PORT_VALIDf 3683
#define MEMBER_26_PORTf 3684
#define MEMBER_26_PORT_VALIDf 3685
#define MEMBER_27_PORTf 3686
#define MEMBER_27_PORT_VALIDf 3687
#define MEMBER_28_PORTf 3688
#define MEMBER_28_PORT_VALIDf 3689
#define MEMBER_29_PORTf 3690
#define MEMBER_29_PORT_VALIDf 3691
#define MEMBER_2_DESTINATIONf 3692
#define MEMBER_2_PORTf 3693
#define MEMBER_2_PORT_VALIDf 3694
#define MEMBER_30_PORTf 3695
#define MEMBER_30_PORT_VALIDf 3696
#define MEMBER_31_PORTf 3697
#define MEMBER_31_PORT_VALIDf 3698
#define MEMBER_32_PORTf 3699
#define MEMBER_32_PORT_VALIDf 3700
#define MEMBER_33_PORTf 3701
#define MEMBER_33_PORT_VALIDf 3702
#define MEMBER_34_PORTf 3703
#define MEMBER_34_PORT_VALIDf 3704
#define MEMBER_35_PORTf 3705
#define MEMBER_35_PORT_VALIDf 3706
#define MEMBER_36_PORTf 3707
#define MEMBER_36_PORT_VALIDf 3708
#define MEMBER_37_PORTf 3709
#define MEMBER_37_PORT_VALIDf 3710
#define MEMBER_38_PORTf 3711
#define MEMBER_38_PORT_VALIDf 3712
#define MEMBER_39_PORTf 3713
#define MEMBER_39_PORT_VALIDf 3714
#define MEMBER_3_DESTINATIONf 3715
#define MEMBER_3_PORTf 3716
#define MEMBER_3_PORT_VALIDf 3717
#define MEMBER_40_PORTf 3718
#define MEMBER_40_PORT_VALIDf 3719
#define MEMBER_41_PORTf 3720
#define MEMBER_41_PORT_VALIDf 3721
#define MEMBER_42_PORTf 3722
#define MEMBER_42_PORT_VALIDf 3723
#define MEMBER_43_PORTf 3724
#define MEMBER_43_PORT_VALIDf 3725
#define MEMBER_44_PORTf 3726
#define MEMBER_44_PORT_VALIDf 3727
#define MEMBER_45_PORTf 3728
#define MEMBER_45_PORT_VALIDf 3729
#define MEMBER_46_PORTf 3730
#define MEMBER_46_PORT_VALIDf 3731
#define MEMBER_47_PORTf 3732
#define MEMBER_47_PORT_VALIDf 3733
#define MEMBER_48_PORTf 3734
#define MEMBER_48_PORT_VALIDf 3735
#define MEMBER_49_PORTf 3736
#define MEMBER_49_PORT_VALIDf 3737
#define MEMBER_4_PORTf 3738
#define MEMBER_4_PORT_VALIDf 3739
#define MEMBER_50_PORTf 3740
#define MEMBER_50_PORT_VALIDf 3741
#define MEMBER_51_PORTf 3742
#define MEMBER_51_PORT_VALIDf 3743
#define MEMBER_52_PORTf 3744
#define MEMBER_52_PORT_VALIDf 3745
#define MEMBER_53_PORTf 3746
#define MEMBER_53_PORT_VALIDf 3747
#define MEMBER_54_PORTf 3748
#define MEMBER_54_PORT_VALIDf 3749
#define MEMBER_55_PORTf 3750
#define MEMBER_55_PORT_VALIDf 3751
#define MEMBER_56_PORTf 3752
#define MEMBER_56_PORT_VALIDf 3753
#define MEMBER_57_PORTf 3754
#define MEMBER_57_PORT_VALIDf 3755
#define MEMBER_58_PORTf 3756
#define MEMBER_58_PORT_VALIDf 3757
#define MEMBER_59_PORTf 3758
#define MEMBER_59_PORT_VALIDf 3759
#define MEMBER_5_PORTf 3760
#define MEMBER_5_PORT_VALIDf 3761
#define MEMBER_60_PORTf 3762
#define MEMBER_60_PORT_VALIDf 3763
#define MEMBER_61_PORTf 3764
#define MEMBER_61_PORT_VALIDf 3765
#define MEMBER_62_PORTf 3766
#define MEMBER_62_PORT_VALIDf 3767
#define MEMBER_63_PORTf 3768
#define MEMBER_63_PORT_VALIDf 3769
#define MEMBER_6_PORTf 3770
#define MEMBER_6_PORT_VALIDf 3771
#define MEMBER_7_PORTf 3772
#define MEMBER_7_PORT_VALIDf 3773
#define MEMBER_8_PORTf 3774
#define MEMBER_8_PORT_VALIDf 3775
#define MEMBER_9_PORTf 3776
#define MEMBER_9_PORT_VALIDf 3777
#define MEMBER_BMPf 3778
#define MEMBER_L2OIFf 3779
#define MEMBER_POSITIONf 3780
#define MEMBER_REASSIGNMENTSf 3781
#define MEMBER_STATEf 3782
#define MEMINDEXf 3783
#define MEMORY_IDf 3784
#define MEMORY_READ_TOTAL_OUTSTD_LIMITf 3785
#define MEMORY_STANDBY_ENABLE_DIAG_DECf 3786
#define MEMORY_WRITE_TOTAL_OUTSTD_LIMITf 3787
#define MEM_CCNTf 3788
#define MEM_ECC_ERR_ENf 3789
#define MEM_ECC_ERR_STATUSf 3790
#define MEM_FIELDSf 3791
#define MEM_INIT_FSM_STATEf 3792
#define MEM_PAR_ERR_INT_ENf 3793
#define MEM_PAR_ERR_INT_SETf 3794
#define MEM_PAR_ERR_INT_STATf 3795
#define MEM_RESET_COMPLETEf 3796
#define MEM_RST_DONEf 3797
#define MEM_SIZEf 3798
#define MEM_TYPEf 3799
#define MEM_UCNTf 3800
#define MERGE_ENG_POOL_STATESf 3801
#define MERGE_MODE_ENf 3802
#define METADATAf 3803
#define METERING_DISABLEf 3804
#define METER_ENf 3805
#define METER_GRANf 3806
#define METER_MAP_EN_DEFAULTf 3807
#define METER_MAP_EN_SET_VALIDf 3808
#define METER_SPAREf 3809
#define MH0f 3810
#define MH1f 3811
#define MH2f 3812
#define MH3f 3813
#define MHOST0_BOOT_DEVf 3814
#define MH_SRC_PID_ENABLEf 3815
#define MH_TCf 3816
#define MH_TC_MAP_ENABLEf 3817
#define MIB_COUNTER_DOUBLE_BIT_ERRf 3818
#define MIB_COUNTER_ECC_CTRL_ENf 3819
#define MIB_COUNTER_ECC_ERR_ADDRESSf 3820
#define MIB_COUNTER_FORCE_DOUBLE_BIT_ERRf 3821
#define MIB_COUNTER_FORCE_SINGLE_BIT_ERRf 3822
#define MIB_COUNTER_MEM_CTRL_TMf 3823
#define MIB_COUNTER_MULTIPLE_ERRf 3824
#define MIB_COUNTER_SINGLE_BIT_ERRf 3825
#define MIB_DATAf 3826
#define MIB_RSC0_MEMf 3827
#define MIB_RSC0_MEM_EN_COR_ERR_RPTf 3828
#define MIB_RSC1_MEMf 3829
#define MIB_RSC1_MEM_EN_COR_ERR_RPTf 3830
#define MIB_RSC_DATA_HI_LVMf 3831
#define MIB_RSC_DATA_HI_TMf 3832
#define MIB_RSC_DATA_LO_LVMf 3833
#define MIB_RSC_DATA_LO_TMf 3834
#define MIB_RSC_MEM_ENf 3835
#define MIB_RX_MEM_ERRf 3836
#define MIB_TSC0_MEMf 3837
#define MIB_TSC0_MEM_EN_COR_ERR_RPTf 3838
#define MIB_TSC1_MEMf 3839
#define MIB_TSC1_MEM_EN_COR_ERR_RPTf 3840
#define MIB_TSC_DATA_HI_LVMf 3841
#define MIB_TSC_DATA_HI_TMf 3842
#define MIB_TSC_DATA_LO_LVMf 3843
#define MIB_TSC_DATA_LO_TMf 3844
#define MIB_TSC_MEM_ENf 3845
#define MIB_TX_MEM_ERRf 3846
#define MID_PKT_100G_MIN_SPACINGf 3847
#define MID_PKT_200G_MIN_SPACINGf 3848
#define MID_PKT_400G_MIN_SPACINGf 3849
#define MID_PKT_50G_MIN_SPACINGf 3850
#define MINf 3851
#define MINCONFIGf 3852
#define MINORf 3853
#define MIN_BUCKETf 3854
#define MIN_BUFFER_AVAILABLE_USAGEf 3855
#define MIN_COUNTf 3856
#define MIN_DAC_CODEf 3857
#define MIN_DELAYf 3858
#define MIN_HW_RST_STATUSf 3859
#define MIN_HW_RST_THRESHOLDf 3860
#define MIN_IP_CHECK_ENABLEf 3861
#define MIN_IP_PAYLOAD_SIZEf 3862
#define MIN_LIMITf 3863
#define MIN_METER_GRANf 3864
#define MIN_PKT_SIZEf 3865
#define MIN_PROFILE_SATISFIED_FLAGf 3866
#define MIN_PVT_DATAf 3867
#define MIN_REFRESHf 3868
#define MIN_SPACE_VIOL_D_SRC_PORT_NUMf 3869
#define MIN_SPACE_VIOL_INTR_ENf 3870
#define MIN_SPACE_VIOL_INTR_OVRf 3871
#define MIN_SPACE_VIOL_INTR_STATf 3872
#define MIN_THDf 3873
#define MIN_THD_SELf 3874
#define MIN_THRESHOLDf 3875
#define MIRRORf 3876
#define MIRROR_0f 3877
#define MIRROR_1f 3878
#define MIRROR_2f 3879
#define MIRROR_3f 3880
#define MIRROR_BMPf 3881
#define MIRROR_COPY_MASKf 3882
#define MIRROR_COPY_VALUEf 3883
#define MIRROR_CTRLf 3884
#define MIRROR_EDIT_CTRL_IDf 3885
#define MIRROR_ENCAP_CHECKSUM_0_FIELD_REL_OFFSETf 3886
#define MIRROR_ENCAP_CHECKSUM_0_MASKf 3887
#define MIRROR_ENCAP_CHECKSUM_0_VALIDf 3888
#define MIRROR_ENCAP_CHECKSUM_COMMANDf 3889
#define MIRROR_ENCAP_DATA_0f 3890
#define MIRROR_ENCAP_DATA_1f 3891
#define MIRROR_ENCAP_DATA_2f 3892
#define MIRROR_ENCAP_DATA_3f 3893
#define MIRROR_ENCAP_DATA_4f 3894
#define MIRROR_ENCAP_DATA_5f 3895
#define MIRROR_ENCAP_DATA_6f 3896
#define MIRROR_ENCAP_DATA_7f 3897
#define MIRROR_ENCAP_FIELD_PROFILE_TABLE_COR_ERR_RPT_0_ENf 3898
#define MIRROR_ENCAP_FIELD_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 3899
#define MIRROR_ENCAP_FIELD_PROFILE_TABLE_ECC_0_ENf 3900
#define MIRROR_ENCAP_FIELD_PROFILE_TABLE_ECC_EN_SETf 3901
#define MIRROR_ENCAP_INDEXf 3902
#define MIRROR_ENCAP_PKT_LEN_0_ADJUSTf 3903
#define MIRROR_ENCAP_PKT_LEN_0_FIELD_REL_OFFSETf 3904
#define MIRROR_ENCAP_PKT_LEN_0_SRCf 3905
#define MIRROR_ENCAP_PKT_LEN_0_VALIDf 3906
#define MIRROR_ENCAP_PKT_LEN_1_ADJUSTf 3907
#define MIRROR_ENCAP_PKT_LEN_1_FIELD_REL_OFFSETf 3908
#define MIRROR_ENCAP_PKT_LEN_1_SRCf 3909
#define MIRROR_ENCAP_PKT_LEN_1_VALIDf 3910
#define MIRROR_ENCAP_PKT_LEN_COMMANDf 3911
#define MIRROR_ENCAP_PROFILE_1_TABLE_COR_ERR_RPT_0_ENf 3912
#define MIRROR_ENCAP_PROFILE_1_TABLE_COR_ERR_RPT_EN_SETf 3913
#define MIRROR_ENCAP_PROFILE_1_TABLE_ECC_0_ENf 3914
#define MIRROR_ENCAP_PROFILE_1_TABLE_ECC_EN_SETf 3915
#define MIRROR_ENCAP_PROFILE_2_TABLE_COR_ERR_RPT_0_ENf 3916
#define MIRROR_ENCAP_PROFILE_2_TABLE_COR_ERR_RPT_EN_SETf 3917
#define MIRROR_ENCAP_PROFILE_2_TABLE_ECC_0_ENf 3918
#define MIRROR_ENCAP_PROFILE_2_TABLE_ECC_EN_SETf 3919
#define MIRROR_ENCAP_PROFILE_3_TABLE_COR_ERR_RPT_0_ENf 3920
#define MIRROR_ENCAP_PROFILE_3_TABLE_COR_ERR_RPT_EN_SETf 3921
#define MIRROR_ENCAP_PROFILE_3_TABLE_ECC_0_ENf 3922
#define MIRROR_ENCAP_PROFILE_3_TABLE_ECC_EN_SETf 3923
#define MIRROR_ENCAP_TRUNCATE_MODEf 3924
#define MIRROR_ENCAP_TRUNCATE_PTRf 3925
#define MIRROR_ENGINE_EDIT_ID_INS_OFFSETf 3926
#define MIRROR_ENGINE_PROFILE_OFFSETf 3927
#define MIRROR_FIELD_16BIT_0_INDEXf 3928
#define MIRROR_FIELD_16BIT_0_SHIFT_OFFSETf 3929
#define MIRROR_FIELD_16BIT_0_SRC_SELf 3930
#define MIRROR_FIELD_16BIT_0_VALIDf 3931
#define MIRROR_FIELD_16BIT_1_INDEXf 3932
#define MIRROR_FIELD_16BIT_1_SHIFT_OFFSETf 3933
#define MIRROR_FIELD_16BIT_1_SRC_SELf 3934
#define MIRROR_FIELD_16BIT_1_VALIDf 3935
#define MIRROR_FIELD_32BIT_0_INDEXf 3936
#define MIRROR_FIELD_32BIT_0_SHIFT_OFFSETf 3937
#define MIRROR_FIELD_32BIT_0_SRC_SELf 3938
#define MIRROR_FIELD_32BIT_0_VALIDf 3939
#define MIRROR_FIELD_32BIT_1_INDEXf 3940
#define MIRROR_FIELD_32BIT_1_SHIFT_OFFSETf 3941
#define MIRROR_FIELD_32BIT_1_SRC_SELf 3942
#define MIRROR_FIELD_32BIT_1_VALIDf 3943
#define MIRROR_FIELD_32BIT_2_INDEXf 3944
#define MIRROR_FIELD_32BIT_2_SHIFT_OFFSETf 3945
#define MIRROR_FIELD_32BIT_2_SRC_SELf 3946
#define MIRROR_FIELD_32BIT_2_VALIDf 3947
#define MIRROR_FIELD_32BIT_3_INDEXf 3948
#define MIRROR_FIELD_32BIT_3_SHIFT_OFFSETf 3949
#define MIRROR_FIELD_32BIT_3_SRC_SELf 3950
#define MIRROR_FIELD_32BIT_3_VALIDf 3951
#define MIRROR_FIELD_32BIT_4_INDEXf 3952
#define MIRROR_FIELD_32BIT_4_SHIFT_OFFSETf 3953
#define MIRROR_FIELD_32BIT_4_SRC_SELf 3954
#define MIRROR_FIELD_32BIT_4_VALIDf 3955
#define MIRROR_FIELD_32BIT_5_INDEXf 3956
#define MIRROR_FIELD_32BIT_5_SHIFT_OFFSETf 3957
#define MIRROR_FIELD_32BIT_5_SRC_SELf 3958
#define MIRROR_FIELD_32BIT_5_VALIDf 3959
#define MIRROR_IDXf 3960
#define MIRROR_INDEXf 3961
#define MIRROR_LKUP_ENf 3962
#define MIRROR_MTP_INDEXf 3963
#define MIRROR_ON_DROPf 3964
#define MIRROR_ON_DROP_CELL_LIMITf 3965
#define MIRROR_ON_DROP_CELL_USAGEf 3966
#define MIRROR_ON_DROP_CELL_USAGE_BSTf 3967
#define MIRROR_ON_DROP_CELL_USAGE_BST_MONf 3968
#define MIRROR_ON_DROP_DESTINATION_PORTf 3969
#define MIRROR_ON_DROP_DESTINATION_QUEUEf 3970
#define MIRROR_ON_DROP_DEST_PORT_ACTIVEf 3971
#define MIRROR_ON_DROP_ELIGIBLEf 3972
#define MIRROR_ON_DROP_ENABLEf 3973
#define MIRROR_ON_DROP_LOCAL_DEST_PORTf 3974
#define MIRROR_ON_DROP_PKT_COLORf 3975
#define MIRROR_ON_DROP_PORT_NUMf 3976
#define MIRROR_ON_DROP_PROFILEf 3977
#define MIRROR_ON_DROP_REASONf 3978
#define MIRROR_ON_DROP_SAMPLE_DROP_COUNTf 3979
#define MIRROR_ON_DROP_SAMPLE_ENQ_COUNTf 3980
#define MIRROR_ON_DROP_SAMPLING_PROB_IDXf 3981
#define MIRROR_ON_DROP_UC_COSf 3982
#define MIRROR_ON_DROP_VLDf 3983
#define MIRROR_SEQ_NUM_COUNTER_INDEXf 3984
#define MIRROR_SEQ_NUM_ENf 3985
#define MIRROR_SEQ_NUM_PROFILE_INDEXf 3986
#define MIRROR_SESSION_TYPEf 3987
#define MIRROR_SOURCE_CONTAINER_SELf 3988
#define MIRROR_SOURCE_CONTAINER_VALUEf 3989
#define MIRR_LOCAL_MTPf 3990
#define MIRR_SYSTEM_DEST_PORTf 3991
#define MIR_PBM_PTRf 3992
#define MISS_VALID_ADDRESSf 3993
#define MISS_VALID_INTERRUPTf 3994
#define MLVM_CTRLf 3995
#define MMUQ0_EBGRP_NUMf 3996
#define MMUQ0_TO_OOB_BIT_OFFSETf 3997
#define MMUQ0_TO_OOB_ENf 3998
#define MMUQ10_EBGRP_NUMf 3999
#define MMUQ10_TO_OOB_BIT_OFFSETf 4000
#define MMUQ10_TO_OOB_ENf 4001
#define MMUQ11_EBGRP_NUMf 4002
#define MMUQ11_TO_OOB_BIT_OFFSETf 4003
#define MMUQ11_TO_OOB_ENf 4004
#define MMUQ1_EBGRP_NUMf 4005
#define MMUQ1_TO_OOB_BIT_OFFSETf 4006
#define MMUQ1_TO_OOB_ENf 4007
#define MMUQ2_EBGRP_NUMf 4008
#define MMUQ2_TO_OOB_BIT_OFFSETf 4009
#define MMUQ2_TO_OOB_ENf 4010
#define MMUQ3_EBGRP_NUMf 4011
#define MMUQ3_TO_OOB_BIT_OFFSETf 4012
#define MMUQ3_TO_OOB_ENf 4013
#define MMUQ4_EBGRP_NUMf 4014
#define MMUQ4_TO_OOB_BIT_OFFSETf 4015
#define MMUQ4_TO_OOB_ENf 4016
#define MMUQ5_EBGRP_NUMf 4017
#define MMUQ5_TO_OOB_BIT_OFFSETf 4018
#define MMUQ5_TO_OOB_ENf 4019
#define MMUQ6_EBGRP_NUMf 4020
#define MMUQ6_TO_OOB_BIT_OFFSETf 4021
#define MMUQ6_TO_OOB_ENf 4022
#define MMUQ7_EBGRP_NUMf 4023
#define MMUQ7_TO_OOB_BIT_OFFSETf 4024
#define MMUQ7_TO_OOB_ENf 4025
#define MMUQ8_EBGRP_NUMf 4026
#define MMUQ8_TO_OOB_BIT_OFFSETf 4027
#define MMUQ8_TO_OOB_ENf 4028
#define MMUQ9_EBGRP_NUMf 4029
#define MMUQ9_TO_OOB_BIT_OFFSETf 4030
#define MMUQ9_TO_OOB_ENf 4031
#define MMU_CCP_COPY_COUNT_INFOf 4032
#define MMU_CONGESTION_EXPERIENCEf 4033
#define MMU_CRB_CT_DELAY_LINE_IP_MEMf 4034
#define MMU_CRB_CT_DELAY_LINE_RQE_MEMf 4035
#define MMU_EBCFP_FAP_BITMAP_MEMf 4036
#define MMU_EBCFP_LAT_ABS_FIFOf 4037
#define MMU_EBCFP_MXM_TAG_MEMf 4038
#define MMU_EBCR_CELL_INFO_TILEf 4039
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOf 4040
#define MMU_EBTOQ_CBf 4041
#define MMU_EBTOQ_CBNf 4042
#define MMU_EBTOQ_CFPf 4043
#define MMU_EBTOQ_QDBf 4044
#define MMU_INTFO_ENG_CONGST_STf 4045
#define MMU_INTFO_ING_CONGST_STf 4046
#define MMU_MTRO_BUCKET_CPU_L1f 4047
#define MMU_MTRO_BUCKET_L0f 4048
#define MMU_MTRO_CPU_L1f 4049
#define MMU_MTRO_L0f 4050
#define MMU_NULL_SLOT_COUNTER_VALUEf 4051
#define MMU_OQS_RECEPTION_FIFOf 4052
#define MMU_OQS_SEG0_BANK0_FIFO_MEMf 4053
#define MMU_OQS_SEG0_BANK1_FIFO_MEMf 4054
#define MMU_OQS_SEG0_BANK2_FIFO_MEMf 4055
#define MMU_OQS_SEG0_BANK3_FIFO_MEMf 4056
#define MMU_OQS_SEG0_BANK4_FIFO_MEMf 4057
#define MMU_OQS_SEG0_BANK5_FIFO_MEMf 4058
#define MMU_OQS_SEG1_BANK0_FIFO_MEMf 4059
#define MMU_OQS_SEG1_BANK1_FIFO_MEMf 4060
#define MMU_OQS_SEG1_BANK2_FIFO_MEMf 4061
#define MMU_OQS_SEG1_BANK3_FIFO_MEMf 4062
#define MMU_OQS_SEG1_BANK4_FIFO_MEMf 4063
#define MMU_OQS_SEG1_BANK5_FIFO_MEMf 4064
#define MMU_OQS_TOQ_CELL_TX_CREDIT_OVERFLOWf 4065
#define MMU_PORTf 4066
#define MMU_PORT_TO_OOB_PORT_MAPPING_THDIf 4067
#define MMU_PORT_TO_OOB_PORT_MAPPING_THDOf 4068
#define MMU_QNUMf 4069
#define MMU_QSCH_ENABLE_ECCP_MEMf 4070
#define MMU_QSCH_EN_COR_ERR_RPTf 4071
#define MMU_QSCH_L0_ACCUM_COMP_MEMf 4072
#define MMU_QSCH_L0_CREDIT_MEMf 4073
#define MMU_QSCH_L0_FIRST_MEMf 4074
#define MMU_QSCH_L0_WEIGHT_MEMf 4075
#define MMU_QSCH_L1_ACCUM_COMP_MEMf 4076
#define MMU_QSCH_L1_CREDIT_MEMf 4077
#define MMU_QSCH_L1_FIRST_MEMf 4078
#define MMU_QSCH_L1_WEIGHT_MEMf 4079
#define MMU_QSCH_L2_ACCUM_COMP_MEMf 4080
#define MMU_QSCH_L2_CREDIT_MEMf 4081
#define MMU_QSCH_L2_WEIGHT_MEMf 4082
#define MMU_QUEUES_BKPf 4083
#define MMU_QUEUE_NUMf 4084
#define MMU_Q_NUMf 4085
#define MMU_Q_NUM_0f 4086
#define MMU_Q_NUM_1f 4087
#define MMU_Q_NUM_10f 4088
#define MMU_Q_NUM_11f 4089
#define MMU_Q_NUM_2f 4090
#define MMU_Q_NUM_3f 4091
#define MMU_Q_NUM_4f 4092
#define MMU_Q_NUM_5f 4093
#define MMU_Q_NUM_6f 4094
#define MMU_Q_NUM_7f 4095
#define MMU_Q_NUM_8f 4096
#define MMU_Q_NUM_9f 4097
#define MMU_Q_NUM_MATCH_ENf 4098
#define MMU_SCB_MSCFIFO_BANK0f 4099
#define MMU_SCB_MSCFIFO_BANK0_ERR_DET_ENf 4100
#define MMU_SCB_MSCFIFO_BANK1f 4101
#define MMU_SCB_MSCFIFO_BANK1_ERR_DET_ENf 4102
#define MMU_SCB_MSCFIFO_BANK2f 4103
#define MMU_SCB_MSCFIFO_BANK2_ERR_DET_ENf 4104
#define MMU_SCB_MSCFIFO_BANK3f 4105
#define MMU_SCB_MSCFIFO_BANK3_ERR_DET_ENf 4106
#define MMU_SCB_MSCFIFO_BANK4f 4107
#define MMU_SCB_MSCFIFO_BANK4_ERR_DET_ENf 4108
#define MMU_SCB_MSCFIFO_BANK5f 4109
#define MMU_SCB_MSCFIFO_BANK5_ERR_DET_ENf 4110
#define MMU_SCB_PDBf 4111
#define MMU_SCB_PDB_ERR_DET_ENf 4112
#define MMU_SCB_SCFIFO_BANK0f 4113
#define MMU_SCB_SCFIFO_BANK0_ERR_DET_ENf 4114
#define MMU_SCB_SCFIFO_BANK1f 4115
#define MMU_SCB_SCFIFO_BANK1_ERR_DET_ENf 4116
#define MMU_SCB_SCFIFO_BANK2f 4117
#define MMU_SCB_SCFIFO_BANK2_ERR_DET_ENf 4118
#define MMU_SCB_SCFIFO_BANK3f 4119
#define MMU_SCB_SCFIFO_BANK3_ERR_DET_ENf 4120
#define MMU_SCB_SCFIFO_BANK4f 4121
#define MMU_SCB_SCFIFO_BANK4_ERR_DET_ENf 4122
#define MMU_SCB_SCFIFO_BANK5f 4123
#define MMU_SCB_SCFIFO_BANK5_ERR_DET_ENf 4124
#define MMU_SCB_SCLLf 4125
#define MMU_SCB_SCLL_ERR_DET_ENf 4126
#define MMU_SCB_SCQENTRYf 4127
#define MMU_SCB_SCQENTRY_ERR_DET_ENf 4128
#define MMU_SCB_SOPSS_BANK0f 4129
#define MMU_SCB_SOPSS_BANK0_ERR_DET_ENf 4130
#define MMU_SCB_SOPSS_BANK1f 4131
#define MMU_SCB_SOPSS_BANK1_ERR_DET_ENf 4132
#define MMU_SCB_SOPSS_BANK2f 4133
#define MMU_SCB_SOPSS_BANK2_ERR_DET_ENf 4134
#define MMU_SCB_SOPSS_BANK3f 4135
#define MMU_SCB_SOPSS_BANK3_ERR_DET_ENf 4136
#define MMU_SCB_SOPSS_BANK4f 4137
#define MMU_SCB_SOPSS_BANK4_ERR_DET_ENf 4138
#define MMU_SCB_SOPSS_BANK5f 4139
#define MMU_SCB_SOPSS_BANK5_ERR_DET_ENf 4140
#define MMU_SCB_SRAF_BANK0f 4141
#define MMU_SCB_SRAF_BANK0_ERR_DET_ENf 4142
#define MMU_SCB_SRAF_BANK1f 4143
#define MMU_SCB_SRAF_BANK1_ERR_DET_ENf 4144
#define MMU_SCB_SRAF_BANK2f 4145
#define MMU_SCB_SRAF_BANK2_ERR_DET_ENf 4146
#define MMU_SCB_SRAF_BANK3f 4147
#define MMU_SCB_SRAF_BANK3_ERR_DET_ENf 4148
#define MMU_SCB_SRAF_BANK4f 4149
#define MMU_SCB_SRAF_BANK4_ERR_DET_ENf 4150
#define MMU_SCB_SRAF_BANK5f 4151
#define MMU_SCB_SRAF_BANK5_ERR_DET_ENf 4152
#define MMU_SPID_OVERRIDEf 4153
#define MMU_THDI_PORTSP_BSTf 4154
#define MMU_THDI_PORTSP_BST_ERR_DET_ENf 4155
#define MMU_THDI_PORTSP_CONFIGf 4156
#define MMU_THDI_PORTSP_CONFIG_ERR_DET_ENf 4157
#define MMU_THDI_PORTSP_COUNTERf 4158
#define MMU_THDI_PORTSP_COUNTER_ERR_DET_ENf 4159
#define MMU_THDI_PORT_BST_CONFIGf 4160
#define MMU_THDI_PORT_BST_CONFIG_ERR_DET_ENf 4161
#define MMU_THDI_PORT_PG_HDRM_BSTf 4162
#define MMU_THDI_PORT_PG_HDRM_BST_ERR_DET_ENf 4163
#define MMU_THDI_PORT_PG_HDRM_CONFIGf 4164
#define MMU_THDI_PORT_PG_HDRM_CONFIG_ERR_DET_ENf 4165
#define MMU_THDI_PORT_PG_HDRM_COUNTERf 4166
#define MMU_THDI_PORT_PG_HDRM_COUNTER_ERR_DET_ENf 4167
#define MMU_THDI_PORT_PG_MIN_CONFIGf 4168
#define MMU_THDI_PORT_PG_MIN_CONFIG_ERR_DET_ENf 4169
#define MMU_THDI_PORT_PG_MIN_COUNTERf 4170
#define MMU_THDI_PORT_PG_MIN_COUNTER_ERR_DET_ENf 4171
#define MMU_THDI_PORT_PG_RESUME_CONFIGf 4172
#define MMU_THDI_PORT_PG_RESUME_CONFIG_ERR_DET_ENf 4173
#define MMU_THDI_PORT_PG_SHARED_BSTf 4174
#define MMU_THDI_PORT_PG_SHARED_BST_ERR_DET_ENf 4175
#define MMU_THDI_PORT_PG_SHARED_CONFIGf 4176
#define MMU_THDI_PORT_PG_SHARED_CONFIG_ERR_DET_ENf 4177
#define MMU_THDI_PORT_PG_SHARED_COUNTERf 4178
#define MMU_THDI_PORT_PG_SHARED_COUNTER_ERR_DET_ENf 4179
#define MMU_THDO_BST_SHARED_PORTf 4180
#define MMU_THDO_BST_SHARED_PORTSP_MCf 4181
#define MMU_THDO_BST_SHARED_PORTSP_MC_ECCP_ENf 4182
#define MMU_THDO_BST_SHARED_PORT_ECCP_ENf 4183
#define MMU_THDO_BST_TOTAL_QUEUEf 4184
#define MMU_THDO_BST_TOTAL_QUEUE_ECCP_ENf 4185
#define MMU_THDO_CONFIG_MC_QGROUPf 4186
#define MMU_THDO_CONFIG_MC_QGROUP_ECCP_ENf 4187
#define MMU_THDO_CONFIG_PORTSP_MCf 4188
#define MMU_THDO_CONFIG_PORTSP_MC_ECCP_ENf 4189
#define MMU_THDO_CONFIG_PORT_UCf 4190
#define MMU_THDO_CONFIG_PORT_UC_ECCP_ENf 4191
#define MMU_THDO_CONFIG_UC_QGROUPf 4192
#define MMU_THDO_CONFIG_UC_QGROUP_ECCP_ENf 4193
#define MMU_THDO_COUNTER_MC_QGROUPf 4194
#define MMU_THDO_COUNTER_MC_QGROUP_ECCP_ENf 4195
#define MMU_THDO_COUNTER_PORTSP_MCf 4196
#define MMU_THDO_COUNTER_PORTSP_MC_ECCP_ENf 4197
#define MMU_THDO_COUNTER_PORT_UCf 4198
#define MMU_THDO_COUNTER_PORT_UC_ECCP_ENf 4199
#define MMU_THDO_COUNTER_QUEUEf 4200
#define MMU_THDO_COUNTER_QUEUE_ECCP_ENf 4201
#define MMU_THDO_COUNTER_UC_QGROUPf 4202
#define MMU_THDO_COUNTER_UC_QGROUP_ECCP_ENf 4203
#define MMU_THDO_DEVICE_PORT_MAPf 4204
#define MMU_THDO_DEVICE_PORT_MAP_ECCP_ENf 4205
#define MMU_THDO_EBST_FIFOf 4206
#define MMU_THDO_EBST_FIFO_ECCP_ENf 4207
#define MMU_THDO_EBST_PORT_CONFIGf 4208
#define MMU_THDO_EBST_PORT_CONFIG_ECCP_ENf 4209
#define MMU_THDO_MC_CQE_PRT_SP_BST_IDf 4210
#define MMU_THDO_MC_CQE_PRT_SP_BST_TRIGf 4211
#define MMU_THDO_MC_CQE_SP_BST_IDf 4212
#define MMU_THDO_MC_CQE_SP_BST_TRIGf 4213
#define MMU_THDO_MIRROR_ON_DROP_BST_IDf 4214
#define MMU_THDO_MIRROR_ON_DROP_BST_TRIGf 4215
#define MMU_THDO_OVERFLOW_NODE_IDf 4216
#define MMU_THDO_OVERFLOW_NODE_LEVELf 4217
#define MMU_THDO_PORT_DROP_COUNT_MCf 4218
#define MMU_THDO_PORT_DROP_COUNT_MC_ECCP_ENf 4219
#define MMU_THDO_PORT_DROP_COUNT_UCf 4220
#define MMU_THDO_PORT_DROP_COUNT_UC_ECCP_ENf 4221
#define MMU_THDO_PORT_QUEUE_SERVICE_POOLf 4222
#define MMU_THDO_PORT_QUEUE_SERVICE_POOL_ECCP_ENf 4223
#define MMU_THDO_PORT_Q_DROP_STATEf 4224
#define MMU_THDO_PORT_Q_DROP_STATE_ECCP_ENf 4225
#define MMU_THDO_PORT_Q_DROP_STATE_MCf 4226
#define MMU_THDO_PORT_Q_DROP_STATE_MC_ECCP_ENf 4227
#define MMU_THDO_PORT_Q_DROP_STATE_MC_SHf 4228
#define MMU_THDO_PORT_Q_DROP_STATE_MC_SH_ECCP_ENf 4229
#define MMU_THDO_PORT_Q_DROP_STATE_SHf 4230
#define MMU_THDO_PORT_Q_DROP_STATE_SH_ECCP_ENf 4231
#define MMU_THDO_PORT_SP_DROP_STATE_MCf 4232
#define MMU_THDO_PORT_SP_DROP_STATE_MC_ECCP_ENf 4233
#define MMU_THDO_PORT_SP_DROP_STATE_MC_SHf 4234
#define MMU_THDO_PORT_SP_DROP_STATE_MC_SH_ECCP_ENf 4235
#define MMU_THDO_PRT_SP_SHR_BST_IDf 4236
#define MMU_THDO_PRT_SP_SHR_BST_TRIGf 4237
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTf 4238
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNT_ECCP_ENf 4239
#define MMU_THDO_QUEUE_CONFIGf 4240
#define MMU_THDO_QUEUE_CONFIG_ECCP_ENf 4241
#define MMU_THDO_QUEUE_DROP_COUNTf 4242
#define MMU_THDO_QUEUE_DROP_COUNT_ECCP_ENf 4243
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTf 4244
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNT_ECCP_ENf 4245
#define MMU_THDO_QUEUE_RESUME_OFFSETf 4246
#define MMU_THDO_QUEUE_RESUME_OFFSET_ECCP_ENf 4247
#define MMU_THDO_QUE_TOT_BST_IDf 4248
#define MMU_THDO_QUE_TOT_BST_TRIGf 4249
#define MMU_THDO_Q_TO_QGRP_MAPDf 4250
#define MMU_THDO_Q_TO_QGRP_MAPD_ECCP_ENf 4251
#define MMU_THDO_RESUME_PORT_MCf 4252
#define MMU_THDO_RESUME_PORT_MC_ECCP_ENf 4253
#define MMU_THDO_RESUME_PORT_UCf 4254
#define MMU_THDO_RESUME_PORT_UC_ECCP_ENf 4255
#define MMU_THDO_RESUME_QUEUEf 4256
#define MMU_THDO_RESUME_QUEUE_ECCP_ENf 4257
#define MMU_THDO_SP_SHR_BST_IDf 4258
#define MMU_THDO_SP_SHR_BST_TRIGf 4259
#define MMU_THDO_SRC_PORT_DROP_COUNTf 4260
#define MMU_THDO_SRC_PORT_DROP_COUNT_ECCP_ENf 4261
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHf 4262
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SH_ECCP_ENf 4263
#define MMU_THDO_TOTAL_PORT_COUNTERf 4264
#define MMU_THDO_TOTAL_PORT_COUNTER_ECCP_ENf 4265
#define MMU_THDO_TOTAL_PORT_COUNTER_MCf 4266
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_ECCP_ENf 4267
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHf 4268
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SH_ECCP_ENf 4269
#define MMU_THDO_TOTAL_PORT_COUNTER_SHf 4270
#define MMU_THDO_TOTAL_PORT_COUNTER_SH_ECCP_ENf 4271
#define MMU_THDO_UNDERFLOW_NODE_IDf 4272
#define MMU_THDO_UNDERFLOW_NODE_LEVELf 4273
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCf 4274
#define MMU_THDO_WRED_SH_COUNTER_PORT_UC_ECCP_ENf 4275
#define MMU_TOQ_CQEB0f 4276
#define MMU_TOQ_CQEB0_ECCP_ENf 4277
#define MMU_TOQ_CQEB1f 4278
#define MMU_TOQ_CQEB1_ECCP_ENf 4279
#define MMU_TOQ_CQEBN_LOWERf 4280
#define MMU_TOQ_CQEBN_LOWER_ECCP_ENf 4281
#define MMU_TOQ_CQEBN_UPPERf 4282
#define MMU_TOQ_CQEBN_UPPER_ECCP_ENf 4283
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0f 4284
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_ECCP_ENf 4285
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1f 4286
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_ECCP_ENf 4287
#define MMU_TOQ_CQEB_FAPf 4288
#define MMU_TOQ_CQEB_FAP_ECCP_ENf 4289
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIALf 4290
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_ECCP_ENf 4291
#define MMU_TOQ_OQS_RECEPTION_FIFOf 4292
#define MMU_TOQ_OQS_RECEPTION_FIFO_ECCP_ENf 4293
#define MMU_TOQ_OQS_STAGING_MEMf 4294
#define MMU_TOQ_OQS_STAGING_MEM_ECCP_ENf 4295
#define MMU_TOQ_VOQDBf 4296
#define MMU_TOQ_VOQDB_ECCP_ENf 4297
#define MMU_TOQ_VOQDB_TAIL_PARTIALf 4298
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_ECCP_ENf 4299
#define MMU_TOQ_VOQ_HEAD_DBf 4300
#define MMU_TOQ_VOQ_HEAD_DB_ECCP_ENf 4301
#define MMU_WRED_AVG_PORTSP_SIZEf 4302
#define MMU_WRED_AVG_PORTSP_SIZE_ECCP_ENf 4303
#define MMU_WRED_AVG_QSIZEf 4304
#define MMU_WRED_AVG_QSIZE_ECCP_ENf 4305
#define MMU_WRED_DROP_CURVE_PROFILEf 4306
#define MMU_WRED_DROP_CURVE_PROFILE_ECCP_ENf 4307
#define MMU_WRED_PORTSP_CONFIGf 4308
#define MMU_WRED_PORTSP_CONFIG_ECCP_ENf 4309
#define MMU_WRED_PORT_SP_DROP_THDf 4310
#define MMU_WRED_PORT_SP_DROP_THD_ECCP_ENf 4311
#define MMU_WRED_PORT_SP_SHARED_COUNTf 4312
#define MMU_WRED_PORT_SP_SHARED_COUNT_ECCP_ENf 4313
#define MMU_WRED_QUEUE_CONFIGf 4314
#define MMU_WRED_QUEUE_CONFIG_ECCP_ENf 4315
#define MMU_WRED_UC_QUEUE_DROP_THDf 4316
#define MMU_WRED_UC_QUEUE_DROP_THD_ECCP_ENf 4317
#define MMU_WRED_UC_QUEUE_DROP_THD_MARKf 4318
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_ECCP_ENf 4319
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTf 4320
#define MMU_WRED_UC_QUEUE_TOTAL_COUNT_ECCP_ENf 4321
#define MODf 4322
#define MODEf 4323
#define MODE_1_BITMAPf 4324
#define MODE_400f 4325
#define MODE_BITf 4326
#define MODE_BPC_SELECTf 4327
#define MODE_BPPf 4328
#define MOD_CELLS_IN_ITM_CNTRf 4329
#define MOD_CHIP_TEST_MODEf 4330
#define MOD_ELIGIBLEf 4331
#define MOD_ELIGIBLE_0f 4332
#define MOD_ELIGIBLE_1f 4333
#define MOD_ELIGIBLE_2f 4334
#define MOD_ELIGIBLE_3f 4335
#define MOD_ENQ_ERRf 4336
#define MOD_ENQ_ERR_STATf 4337
#define MOD_PROFILEf 4338
#define MOD_PROFILE_0f 4339
#define MOD_PROFILE_1f 4340
#define MOD_PROFILE_2f 4341
#define MOD_PROFILE_3f 4342
#define MONITOR_ENf 4343
#define MON_ECC_CORRUPTf 4344
#define MON_ECC_ENABLEf 4345
#define MON_EN_COR_ERR_RPTf 4346
#define MOR_IGNORE_EARLY_ACK_LIMITf 4347
#define MPB_KEYf 4348
#define MPB_KEY_MASKf 4349
#define MPLS_QOS_MAP_TABLE_0_BASE_INDEXf 4350
#define MPLS_QOS_MAP_TABLE_0_BASE_INDEX_SRCf 4351
#define MPLS_QOS_MAP_TABLE_1_BASE_INDEXf 4352
#define MPLS_QOS_MAP_TABLE_1_BASE_INDEX_SRCf 4353
#define MRDT_ENABLEf 4354
#define MSB_VLANf 4355
#define MSEC_CLK_CYCLE_TICK_COUNTf 4356
#define MSG_DONEf 4357
#define MSG_STARTf 4358
#define MSPI_DONEf 4359
#define MSPI_HALT_SET_TRANSACTION_DONEf 4360
#define MSTRf 4361
#define MTPf 4362
#define MTP0f 4363
#define MTP1f 4364
#define MTP2f 4365
#define MTP3f 4366
#define MTP4f 4367
#define MTP5f 4368
#define MTP6f 4369
#define MTP7f 4370
#define MTP_COSf 4371
#define MTP_COUNTf 4372
#define MTP_CPU_COSf 4373
#define MTP_INDEX_0f 4374
#define MTP_INDEX_1f 4375
#define MTP_INDEX_2f 4376
#define MTP_INDEX_3f 4377
#define MTP_INDEX_4f 4378
#define MTP_INDEX_5f 4379
#define MTP_INDEX_6f 4380
#define MTP_INDEX_7f 4381
#define MTRO_INT_ENf 4382
#define MTRO_INT_SETf 4383
#define MTRO_INT_STATf 4384
#define MTU_ENABLEf 4385
#define MTU_SIZEf 4386
#define MTU_VIOLATIONf 4387
#define MTU_VIOLATION_D_SRC_PORT_NUMf 4388
#define MTU_VIOLATION_INTR_ENf 4389
#define MTU_VIOLATION_INTR_OVRf 4390
#define MTU_VIOLATION_INTR_STATf 4391
#define MULTIPLEf 4392
#define MULTIPLE_ERRf 4393
#define MULTIPLE_ERR_BNK_0f 4394
#define MULTIPLE_ERR_BNK_1f 4395
#define MULTIPLE_ERR_DETECTEDf 4396
#define MULTIPLE_ERR_DETECTED_HOST_MEMf 4397
#define MULTIPLE_ERR_DETECTED_IN_HOSTRD_MEMf 4398
#define MULTIPLE_ERR_DETECTED_IN_REPLY_MEMf 4399
#define MULTIPLE_ERR_DETECTED_IN_REQ_MEMf 4400
#define MULTIPLE_ERR_IN_CMD_MEMf 4401
#define MULTIPLE_ERR_IN_DATA_MEMf 4402
#define MULTIPLE_ERR_IN_LLIST_MEMf 4403
#define MULTIPLE_ERR_IN_RESP_MEMf 4404
#define MULTIPLE_SBUS_CMD_SPACINGf 4405
#define MULTIPLE_SBUS_CMD_SPACING_MSB_BITSf 4406
#define MUX0_KEY0f 4407
#define MUX0_KEY0_MASKf 4408
#define MUX0_KEY1f 4409
#define MUX0_KEY1_MASKf 4410
#define MUX0_KEY2f 4411
#define MUX0_KEY2_MASKf 4412
#define MUX0_MASKf 4413
#define MUX0_OPAQUE_0f 4414
#define MUX0_OPAQUE_0_MASKf 4415
#define MUX0_OPAQUE_1f 4416
#define MUX0_OPAQUE_10f 4417
#define MUX0_OPAQUE_10_MASKf 4418
#define MUX0_OPAQUE_11f 4419
#define MUX0_OPAQUE_11_MASKf 4420
#define MUX0_OPAQUE_12f 4421
#define MUX0_OPAQUE_12_MASKf 4422
#define MUX0_OPAQUE_13f 4423
#define MUX0_OPAQUE_13_MASKf 4424
#define MUX0_OPAQUE_14f 4425
#define MUX0_OPAQUE_14_MASKf 4426
#define MUX0_OPAQUE_15f 4427
#define MUX0_OPAQUE_15_MASKf 4428
#define MUX0_OPAQUE_16f 4429
#define MUX0_OPAQUE_16_MASKf 4430
#define MUX0_OPAQUE_17f 4431
#define MUX0_OPAQUE_17_MASKf 4432
#define MUX0_OPAQUE_1_MASKf 4433
#define MUX0_OPAQUE_2f 4434
#define MUX0_OPAQUE_2_MASKf 4435
#define MUX0_OPAQUE_3f 4436
#define MUX0_OPAQUE_3_MASKf 4437
#define MUX0_OPAQUE_4f 4438
#define MUX0_OPAQUE_4_MASKf 4439
#define MUX0_OPAQUE_5f 4440
#define MUX0_OPAQUE_5_MASKf 4441
#define MUX0_OPAQUE_6f 4442
#define MUX0_OPAQUE_6_MASKf 4443
#define MUX0_OPAQUE_7f 4444
#define MUX0_OPAQUE_7_MASKf 4445
#define MUX0_OPAQUE_8f 4446
#define MUX0_OPAQUE_8_MASKf 4447
#define MUX0_OPAQUE_9f 4448
#define MUX0_OPAQUE_9_MASKf 4449
#define MUX0_OUTf 4450
#define MUX0_OUT_MASKf 4451
#define MUX0_SELf 4452
#define MUX0_SIZE0_OUT_0f 4453
#define MUX0_SIZE0_OUT_0_MASKf 4454
#define MUX0_SIZE0_OUT_1f 4455
#define MUX0_SIZE0_OUT_10f 4456
#define MUX0_SIZE0_OUT_10_MASKf 4457
#define MUX0_SIZE0_OUT_11f 4458
#define MUX0_SIZE0_OUT_11_MASKf 4459
#define MUX0_SIZE0_OUT_12f 4460
#define MUX0_SIZE0_OUT_12_MASKf 4461
#define MUX0_SIZE0_OUT_13f 4462
#define MUX0_SIZE0_OUT_13_MASKf 4463
#define MUX0_SIZE0_OUT_14f 4464
#define MUX0_SIZE0_OUT_14_MASKf 4465
#define MUX0_SIZE0_OUT_15f 4466
#define MUX0_SIZE0_OUT_15_MASKf 4467
#define MUX0_SIZE0_OUT_16f 4468
#define MUX0_SIZE0_OUT_16_MASKf 4469
#define MUX0_SIZE0_OUT_17f 4470
#define MUX0_SIZE0_OUT_17_MASKf 4471
#define MUX0_SIZE0_OUT_1_MASKf 4472
#define MUX0_SIZE0_OUT_2f 4473
#define MUX0_SIZE0_OUT_2_MASKf 4474
#define MUX0_SIZE0_OUT_3f 4475
#define MUX0_SIZE0_OUT_3_MASKf 4476
#define MUX0_SIZE0_OUT_4f 4477
#define MUX0_SIZE0_OUT_4_MASKf 4478
#define MUX0_SIZE0_OUT_5f 4479
#define MUX0_SIZE0_OUT_5_MASKf 4480
#define MUX0_SIZE0_OUT_6f 4481
#define MUX0_SIZE0_OUT_6_MASKf 4482
#define MUX0_SIZE0_OUT_7f 4483
#define MUX0_SIZE0_OUT_7_MASKf 4484
#define MUX0_SIZE0_OUT_8f 4485
#define MUX0_SIZE0_OUT_8_MASKf 4486
#define MUX0_SIZE0_OUT_9f 4487
#define MUX0_SIZE0_OUT_9_MASKf 4488
#define MUX0_SIZE0_OUT_FULLf 4489
#define MUX0_SIZE0_OUT_FULL_MASKf 4490
#define MUX0_SIZE0_SEL_0f 4491
#define MUX0_SIZE0_SEL_1f 4492
#define MUX0_SIZE0_SEL_10f 4493
#define MUX0_SIZE0_SEL_11f 4494
#define MUX0_SIZE0_SEL_12f 4495
#define MUX0_SIZE0_SEL_13f 4496
#define MUX0_SIZE0_SEL_14f 4497
#define MUX0_SIZE0_SEL_15f 4498
#define MUX0_SIZE0_SEL_16f 4499
#define MUX0_SIZE0_SEL_17f 4500
#define MUX0_SIZE0_SEL_18f 4501
#define MUX0_SIZE0_SEL_19f 4502
#define MUX0_SIZE0_SEL_2f 4503
#define MUX0_SIZE0_SEL_20f 4504
#define MUX0_SIZE0_SEL_21f 4505
#define MUX0_SIZE0_SEL_22f 4506
#define MUX0_SIZE0_SEL_23f 4507
#define MUX0_SIZE0_SEL_24f 4508
#define MUX0_SIZE0_SEL_25f 4509
#define MUX0_SIZE0_SEL_26f 4510
#define MUX0_SIZE0_SEL_27f 4511
#define MUX0_SIZE0_SEL_28f 4512
#define MUX0_SIZE0_SEL_29f 4513
#define MUX0_SIZE0_SEL_3f 4514
#define MUX0_SIZE0_SEL_30f 4515
#define MUX0_SIZE0_SEL_31f 4516
#define MUX0_SIZE0_SEL_4f 4517
#define MUX0_SIZE0_SEL_5f 4518
#define MUX0_SIZE0_SEL_6f 4519
#define MUX0_SIZE0_SEL_7f 4520
#define MUX0_SIZE0_SEL_8f 4521
#define MUX0_SIZE0_SEL_9f 4522
#define MUX0_SIZE0_SEL_FULLf 4523
#define MUX0_SIZE1_OUT_0f 4524
#define MUX0_SIZE1_OUT_0_MASKf 4525
#define MUX0_SIZE1_OUT_1f 4526
#define MUX0_SIZE1_OUT_1_MASKf 4527
#define MUX0_SIZE1_OUT_2f 4528
#define MUX0_SIZE1_OUT_2_MASKf 4529
#define MUX0_SIZE1_OUT_3f 4530
#define MUX0_SIZE1_OUT_3_MASKf 4531
#define MUX0_SIZE1_OUT_4f 4532
#define MUX0_SIZE1_OUT_4_MASKf 4533
#define MUX0_SIZE1_OUT_5f 4534
#define MUX0_SIZE1_OUT_5_MASKf 4535
#define MUX0_SIZE1_OUT_FULLf 4536
#define MUX0_SIZE1_OUT_FULL_MASKf 4537
#define MUX0_SIZE1_SEL_0f 4538
#define MUX0_SIZE1_SEL_1f 4539
#define MUX0_SIZE1_SEL_2f 4540
#define MUX0_SIZE1_SEL_3f 4541
#define MUX0_SIZE1_SEL_4f 4542
#define MUX0_SIZE1_SEL_5f 4543
#define MUX0_SIZE1_SEL_FULLf 4544
#define MUX0_SIZE2_SEL_0f 4545
#define MUX0_SIZE2_SEL_1f 4546
#define MUX0_SIZE2_SEL_2f 4547
#define MUX0_SIZE2_SEL_3f 4548
#define MUX0_SIZE2_SEL_4f 4549
#define MUX0_SIZE2_SEL_FULLf 4550
#define MUX0_SIZE3_SEL_0f 4551
#define MUX0_SIZE3_SEL_FULLf 4552
#define MUX1_KEY1f 4553
#define MUX1_KEY1_MASKf 4554
#define MUX1_KEY2f 4555
#define MUX1_KEY2_MASKf 4556
#define MUX1_KEY3f 4557
#define MUX1_KEY3_MASKf 4558
#define MUX1_KEY4f 4559
#define MUX1_KEY4_MASKf 4560
#define MUX1_KEY5f 4561
#define MUX1_KEY5_MASKf 4562
#define MUX1_KEY6f 4563
#define MUX1_KEY6_MASKf 4564
#define MUX1_KEY7f 4565
#define MUX1_KEY7_MASKf 4566
#define MUX1_KEY8f 4567
#define MUX1_KEY8_MASKf 4568
#define MUX1_KEY9f 4569
#define MUX1_KEY9_MASKf 4570
#define MUX1_MASKf 4571
#define MUX1_OUTf 4572
#define MUX1_OUT_MASKf 4573
#define MUX1_SELf 4574
#define MUX1_SIZE0_OUT_0f 4575
#define MUX1_SIZE0_OUT_0_MASKf 4576
#define MUX1_SIZE0_OUT_1f 4577
#define MUX1_SIZE0_OUT_1_MASKf 4578
#define MUX1_SIZE0_OUT_2f 4579
#define MUX1_SIZE0_OUT_2_MASKf 4580
#define MUX1_SIZE0_OUT_3f 4581
#define MUX1_SIZE0_OUT_3_MASKf 4582
#define MUX1_SIZE0_OUT_4f 4583
#define MUX1_SIZE0_OUT_4_MASKf 4584
#define MUX1_SIZE0_OUT_5f 4585
#define MUX1_SIZE0_OUT_5_MASKf 4586
#define MUX1_SIZE0_OUT_6f 4587
#define MUX1_SIZE0_OUT_6_MASKf 4588
#define MUX1_SIZE0_OUT_FULLf 4589
#define MUX1_SIZE0_OUT_FULL_MASKf 4590
#define MUX1_SIZE0_SEL_0f 4591
#define MUX1_SIZE0_SEL_1f 4592
#define MUX1_SIZE0_SEL_2f 4593
#define MUX1_SIZE0_SEL_3f 4594
#define MUX1_SIZE0_SEL_4f 4595
#define MUX1_SIZE0_SEL_5f 4596
#define MUX1_SIZE0_SEL_6f 4597
#define MUX1_SIZE0_SEL_7f 4598
#define MUX1_SIZE0_SEL_FULLf 4599
#define MUX1_SIZE1_SEL_0f 4600
#define MUX1_SIZE1_SEL_1f 4601
#define MUX1_SIZE1_SEL_2f 4602
#define MUX1_SIZE1_SEL_3f 4603
#define MUX1_SIZE1_SEL_FULLf 4604
#define MUX1_SIZE2_SEL_0f 4605
#define MUX1_SIZE2_SEL_FULLf 4606
#define MUX1_SIZE3_SEL_0f 4607
#define MUX1_SIZE3_SEL_1f 4608
#define MUX1_SIZE3_SEL_2f 4609
#define MUX1_SIZE3_SEL_3f 4610
#define MUX1_SIZE3_SEL_4f 4611
#define MUX1_SIZE3_SEL_5f 4612
#define MUX1_SIZE3_SEL_6f 4613
#define MUX1_SIZE3_SEL_7f 4614
#define MUX1_SIZE3_SEL_FULLf 4615
#define MUX2_MASKf 4616
#define MUX2_SELf 4617
#define MUX2_SIZE0_SEL_0f 4618
#define MUX2_SIZE0_SEL_1f 4619
#define MUX2_SIZE0_SEL_2f 4620
#define MUX2_SIZE0_SEL_3f 4621
#define MUX2_SIZE0_SEL_4f 4622
#define MUX2_SIZE0_SEL_FULLf 4623
#define MUX2_SIZE1_SEL_0f 4624
#define MUX2_SIZE1_SEL_1f 4625
#define MUX2_SIZE1_SEL_2f 4626
#define MUX2_SIZE1_SEL_3f 4627
#define MUX2_SIZE1_SEL_FULLf 4628
#define MUX3_SELf 4629
#define MUX3_SIZE0_SEL_0f 4630
#define MUX3_SIZE0_SEL_1f 4631
#define MUX3_SIZE0_SEL_2f 4632
#define MUX3_SIZE0_SEL_3f 4633
#define MUX3_SIZE0_SEL_4f 4634
#define MUX3_SIZE0_SEL_5f 4635
#define MUX3_SIZE0_SEL_FULLf 4636
#define MUX_ENABLEf 4637
#define MUX_SELf 4638
#define MUX_SEL_ALTf 4639
#define MUX_SEL_FWDf 4640
#define MY_MODIDf 4641
#define M_INIT_CEN_ROSCf 4642
#define M_INIT_POW_WDOGf 4643
#define M_INIT_PVT_MNTRf 4644
#define NACKf 4645
#define NACK_FATALf 4646
#define NDIV_FRAC_MODE_SELf 4647
#define NDIV_INTf 4648
#define NDIV_Pf 4649
#define NDIV_Qf 4650
#define NDIV_RELOCKf 4651
#define NEWQPf 4652
#define NEXTPTRf 4653
#define NEXT_CB_PTRf 4654
#define NEXT_HOP_IDXf 4655
#define NEXT_HOP_INDEXf 4656
#define NEXT_HOP_INDEX_0f 4657
#define NEXT_HOP_INDEX_1f 4658
#define NEXT_HOP_INDEX_2f 4659
#define NEXT_HOP_INDEX_3f 4660
#define NEXT_HOP_INDEX_4f 4661
#define NEXT_HOP_INDEX_5f 4662
#define NEXT_LABEL_ACTION_IGNOREf 4663
#define NEXT_PTRf 4664
#define NIBBLE_CONT_CONTROLSf 4665
#define NIC_SMB_ADDR0f 4666
#define NIC_SMB_ADDR1f 4667
#define NIC_SMB_ADDR2f 4668
#define NIC_SMB_ADDR3f 4669
#define NODEf 4670
#define NONRESPONSIVE_GREEN_DROP_THDf 4671
#define NONRESPONSIVE_RED_DROP_THDf 4672
#define NONRESPONSIVE_YELLOW_DROP_THDf 4673
#define NONUCAST_LAG_SHUFFLE_INDEX_SELf 4674
#define NONUCAST_LAG_SHUFFLE_TBL_SELf 4675
#define NON_REPAIRABLE_ADDRESSf 4676
#define NON_REPAIRABLE_INTERRUPTf 4677
#define NON_SBUSf 4678
#define NORM_ENf 4679
#define NO_ADDR_BEATf 4680
#define NO_DEMAND_LEVELf 4681
#define NO_REPLGRP_MEMBERf 4682
#define NO_SOM_FOR_CRC_LLFCf 4683
#define NO_SOP_FOR_CRC_HGf 4684
#define NPL_LIST0f 4685
#define NPL_LIST0_CONT0_OUTf 4686
#define NPL_LIST0_CONT0_OUT_MASKf 4687
#define NPL_LIST0_CONT1_OUTf 4688
#define NPL_LIST0_CONT1_OUT_MASKf 4689
#define NPL_LIST0_MASKf 4690
#define NPL_LIST0_MIRRORTOCPUf 4691
#define NPL_LIST0_MIRRORTOCPU_MASKf 4692
#define NPL_LIST0_SWITCHTOCPUf 4693
#define NPL_LIST0_SWITCHTOCPU_MASKf 4694
#define NTP_ENABLEf 4695
#define NULL_SLOT_PORT_INDEXf 4696
#define NUMf 4697
#define NUMBER_OF_FREE_ENTRIESf 4698
#define NUMB_OF_COMMANDSf 4699
#define NUM_CE_PER_PIPEf 4700
#define NUM_CLK_PER_MOP_CELLf 4701
#define NUM_COMMANDSf 4702
#define NUM_DOPSf 4703
#define NUM_EB_CREDITSf 4704
#define NUM_EDB_CREDITSf 4705
#define NUM_LANESf 4706
#define NUM_OF_25M_CLKSf 4707
#define NUM_OF_IDLE_CYCLESf 4708
#define NUM_RO_DEVf 4709
#define NUM_SATISFACTION_CREDITS_100Gf 4710
#define NUM_SATISFACTION_CREDITS_200Gf 4711
#define NUM_SATISFACTION_CREDITS_400Gf 4712
#define NUM_SATISFACTION_CREDITS_50Gf 4713
#define NUM_TXPKTBUF_CELL_USEDf 4714
#define NUM_VHLEN_HDRSf 4715
#define OBJECT_SELf 4716
#define OBJ_SEL_0f 4717
#define OBJ_SEL_1f 4718
#define OBJ_SEL_2f 4719
#define OBJ_SEL_3f 4720
#define OBJ_SEL_4f 4721
#define OBJ_SEL_5f 4722
#define OBM0_ECC_ERRf 4723
#define OBM1_ECC_ERRf 4724
#define OBM2_ECC_ERRf 4725
#define OBM3_ECC_ERRf 4726
#define OBM_MONITOR_CONFIG_ERRORf 4727
#define OBM_RESETf 4728
#define OBSERVATION_TIMESTAMPf 4729
#define OB_PRIORITYf 4730
#define OFFSETf 4731
#define OFFSET0_OB_PRIORITYf 4732
#define OFFSET10_OB_PRIORITYf 4733
#define OFFSET11_OB_PRIORITYf 4734
#define OFFSET12_OB_PRIORITYf 4735
#define OFFSET13_OB_PRIORITYf 4736
#define OFFSET14_OB_PRIORITYf 4737
#define OFFSET15_OB_PRIORITYf 4738
#define OFFSET1_OB_PRIORITYf 4739
#define OFFSET2_OB_PRIORITYf 4740
#define OFFSET3_OB_PRIORITYf 4741
#define OFFSET4_OB_PRIORITYf 4742
#define OFFSET5_OB_PRIORITYf 4743
#define OFFSET6_OB_PRIORITYf 4744
#define OFFSET7_OB_PRIORITYf 4745
#define OFFSET8_OB_PRIORITYf 4746
#define OFFSET9_OB_PRIORITYf 4747
#define ONE_BIT_ERR_INJECTf 4748
#define ONE_BIT_ERR_RPT_ENf 4749
#define ONE_CELL_100G_MIN_SPACINGf 4750
#define ONE_CELL_200G_MIN_SPACINGf 4751
#define ONE_CELL_400G_MIN_SPACINGf 4752
#define ONE_CELL_50G_MIN_SPACINGf 4753
#define ONE_SECOND_TIMERf 4754
#define ONE_SHOTf 4755
#define ONE_SHOT_MODEf 4756
#define ONE_TO_THREE_CELL_100G_SPACINGf 4757
#define ONE_TO_THREE_CELL_200G_SPACINGf 4758
#define ONE_TO_THREE_CELL_400G_SPACINGf 4759
#define ONE_TO_THREE_CELL_50G_SPACINGf 4760
#define ONE_TO_THREE_CELL_CPU_SPACINGf 4761
#define OOB_IO_HYS_EN_CTRLf 4762
#define OOB_IO_IND_CTRLf 4763
#define OOB_IO_SEL_CTRLf 4764
#define OOB_IO_SRC_CTRLf 4765
#define OOB_PORT_NUMf 4766
#define OPAQUEf 4767
#define OPAQUE1f 4768
#define OPAQUE2f 4769
#define OPAQUE_B1f 4770
#define OPAQUE_B2f 4771
#define OPAQUE_B3f 4772
#define OPAQUE_KEYf 4773
#define OPAQUE_KEY_MASKf 4774
#define OPCODEf 4775
#define OPCODE_DATAf 4776
#define OPCODE_OR_ADDR_OR_DATAf 4777
#define OPTIMAL_CANDIDATEf 4778
#define OPTIMAL_ECMP_MEMBERf 4779
#define OPTIMAL_ECMP_MEMBER_IS_ALTERNATEf 4780
#define OPT_EBGRP_MAX_MTU_BMPf 4781
#define OP_BLOCKf 4782
#define OP_CODEf 4783
#define OQSf 4784
#define OQS_AGEDf 4785
#define OQS_FIFO_OVERFLOWf 4786
#define OQS_FIFO_OVERFLOW_STATf 4787
#define OQS_INT_ENf 4788
#define OQS_INT_SETf 4789
#define OQS_INT_STATf 4790
#define ORDERED_SETf 4791
#define OSC_0_SELf 4792
#define OSC_1_SELf 4793
#define OSC_CNT_DONEf 4794
#define OSC_CNT_RSTBf 4795
#define OSC_CNT_STARTf 4796
#define OSC_CNT_VALUEf 4797
#define OSC_ENABLEf 4798
#define OSC_PW_ENf 4799
#define OSC_SELf 4800
#define OSTS_TIMER_DISABLEf 4801
#define OTP_ADJUST_VOLTAGEf 4802
#define OTP_AVS_DISABLEf 4803
#define OTP_AVS_SRAM_MON_N_PROCESSf 4804
#define OTP_AVS_SRAM_MON_P_PROCESSf 4805
#define OTP_AVS_SRAM_MON_VALIDf 4806
#define OTP_BOND_OVR_LOADf 4807
#define OTP_CONFIGf 4808
#define OTP_ECCP_INf 4809
#define OTP_ECCP_OUTf 4810
#define OTP_ECC_CORRECTEDf 4811
#define OTP_ECC_CORRUPTf 4812
#define OTP_ECC_DISABLEf 4813
#define OTP_ECC_ERROR_ADDRf 4814
#define OTP_ECC_ERROR_EVf 4815
#define OTP_ECC_UNCORRECTABLEf 4816
#define OTP_MEM_TMf 4817
#define OTP_VTRAP_ENABLEf 4818
#define OTP_VTRAP_TRIM_CODEf 4819
#define OUTER_TPID_ENABLEf 4820
#define OUTER_VLAN_TAGf 4821
#define OUTER_VLAN_TAG_ENABLEf 4822
#define OUTPUT_ENABLEf 4823
#define OUTPUT_PORT_RX_ENABLEf 4824
#define OUTPUT_THRESHOLD_BYPASSf 4825
#define OUTSTANDING_CREDITSf 4826
#define OUTSTANDING_MMU_REQUESTSf 4827
#define OUTSTANDING_PORT_REQUESTSf 4828
#define OUT_ENABLEf 4829
#define OUT_OF_RANGE_DST_PORTf 4830
#define OVERFLOW_INTR_ENf 4831
#define OVERFLOW_INTR_OVRf 4832
#define OVERFLOW_INTR_STATf 4833
#define OVERFLOW_THDf 4834
#define OVERRIDEf 4835
#define OVERRIDE_AVSf 4836
#define OVERRIDE_AVS_VALUEf 4837
#define OVRD_EXT_MDIO_MSTR_CNTRLf 4838
#define PACING_DELAYf 4839
#define PACKET_ARRIVALSf 4840
#define PACKET_CASTf 4841
#define PACKET_COUNTERf 4842
#define PACKET_DROP_COUNTf 4843
#define PACKET_HIGHWAY_BYPASSf 4844
#define PACKET_IFG_BYTESf 4845
#define PACKET_LEN_BYTESf 4846
#define PACKET_QUANTUMf 4847
#define PACKET_SHAPINGf 4848
#define PACKET_TYPEf 4849
#define PAD_ENf 4850
#define PAD_MODEf 4851
#define PAD_RESf 4852
#define PAD_THRESHOLDf 4853
#define PARALLEL_FC_ENf 4854
#define PARITYf 4855
#define PARITY0f 4856
#define PARITY1f 4857
#define PARITY2f 4858
#define PARITY3f 4859
#define PARITY4f 4860
#define PARITY_ENf 4861
#define PARSER0_CTRL_IDf 4862
#define PARSE_ARC_ID_0f 4863
#define PARSE_ARC_ID_0_SRCf 4864
#define PARSE_ARC_ID_1f 4865
#define PARSE_ARC_ID_1_SRCf 4866
#define PARSE_ARC_ID_2f 4867
#define PARSE_ARC_ID_3f 4868
#define PARSE_ARC_ID_4f 4869
#define PARSE_ARC_ID_5f 4870
#define PARSE_ARC_ID_6f 4871
#define PARSE_ARC_ID_7f 4872
#define PARSE_ARC_ID_A_INDEX_SELf 4873
#define PARSE_ARC_ID_B_INDEX_SELf 4874
#define PASSf 4875
#define PAUSEf 4876
#define PAUSE_ENABLEf 4877
#define PAUSE_PFC_BKPf 4878
#define PAUSE_REFRESH_ENf 4879
#define PAUSE_REFRESH_TIMERf 4880
#define PAUSE_XOFF_TIMERf 4881
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_ENf 4882
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_STATUSf 4883
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_ENf 4884
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_STATUSf 4885
#define PAXB_RDYf 4886
#define PAXB_RST_Nf 4887
#define PAYLOADf 4888
#define PCIEf 4889
#define PCIE_CMPL_TIMEOUT_INTR_ENf 4890
#define PCIE_CMPL_TIMEOUT_INTR_STATUSf 4891
#define PCIE_ECRC_ERR_INTR_ENf 4892
#define PCIE_ECRC_ERR_INTR_STATUSf 4893
#define PCIE_ERR_ATTN_INTR_ENf 4894
#define PCIE_ERR_ATTN_INTR_STATUSf 4895
#define PCIE_IN_WAKE_B_INTR_ENf 4896
#define PCIE_IN_WAKE_B_INTR_STATUSf 4897
#define PCIE_OVERFLOW_UNDERFLOW_INTR_ENf 4898
#define PCIE_OVERFLOW_UNDERFLOW_INTR_STATUSf 4899
#define PCIE_PHY_PIPE_RESETMDIO_Nf 4900
#define PCIE_RC_MODE_PERST_Bf 4901
#define PCIE_REFCLK_OUT_ENf 4902
#define PCIE_SLAVEMODE_CHIP_RST_Nf 4903
#define PCIE_SLAVEMODE_IPROC_RST_Nf 4904
#define PCM_HALF_VDDf 4905
#define PCM_HVT_NMOSf 4906
#define PCM_HVT_PMOSf 4907
#define PCM_LVT_NMOSf 4908
#define PCM_LVT_PMOSf 4909
#define PCM_SVT_NLDMOSf 4910
#define PCM_SVT_NMOSf 4911
#define PCM_SVT_PLDMOSf 4912
#define PCM_SVT_PMOSf 4913
#define PCM_ULVT_NMOSf 4914
#define PCM_ULVT_PMOSf 4915
#define PDAf 4916
#define PDD_PROFILE_INDEXf 4917
#define PDIVf 4918
#define PEC_ERRf 4919
#define PEEK_DEPTHf 4920
#define PEND_CLOCKSf 4921
#define PEND_READ_RESP_COUNTf 4922
#define PEND_WRITE_RESP_COUNTf 4923
#define PERIODIC_SLAVE_STRETCHf 4924
#define PERIOD_MAXf 4925
#define PERST_Bf 4926
#define PFCPRI0_PGf 4927
#define PFCPRI1_PGf 4928
#define PFCPRI2_PGf 4929
#define PFCPRI3_PGf 4930
#define PFCPRI4_PGf 4931
#define PFCPRI5_PGf 4932
#define PFCPRI6_PGf 4933
#define PFCPRI7_PGf 4934
#define PFCPRI_EBGRP_BMPf 4935
#define PFCPRI_MMUQ_BMPf 4936
#define PFC_ETH_TYPEf 4937
#define PFC_MACDAf 4938
#define PFC_MACDA_HIf 4939
#define PFC_MACDA_LOf 4940
#define PFC_OPCODEf 4941
#define PFC_PG_ENABLEf 4942
#define PFC_PRIORITY_INT_MASKf 4943
#define PFC_PRIORITY_INT_SETf 4944
#define PFC_PRIORITY_ISRf 4945
#define PFC_PRIORITY_ISR0f 4946
#define PFC_PRIORITY_ISR1f 4947
#define PFC_PRIORITY_ISR2f 4948
#define PFC_PRIORITY_ISR3f 4949
#define PFC_PRIORITY_ISR4f 4950
#define PFC_PRIORITY_ISR5f 4951
#define PFC_PRIORITY_ISR6f 4952
#define PFC_PRIORITY_ISR7f 4953
#define PFC_REFRESH_ENf 4954
#define PFC_REFRESH_TIMERf 4955
#define PFC_STATS_ENf 4956
#define PFC_XOFF_BMPf 4957
#define PFC_XOFF_TIMERf 4958
#define PFIFO_CNTf 4959
#define PGf 4960
#define PG0_BST_HDRM_PROFILE_SELf 4961
#define PG0_BST_SHARED_PROFILE_SELf 4962
#define PG0_BST_STAT_HDRMf 4963
#define PG0_HDRM_COUNTf 4964
#define PG0_HDRM_LIMITf 4965
#define PG0_HPIDf 4966
#define PG0_MIN_COUNTf 4967
#define PG0_MIN_LIMITf 4968
#define PG0_RESET_FLOORf 4969
#define PG0_RESET_OFFSETf 4970
#define PG0_SHARED_COUNTf 4971
#define PG0_SHARED_DYNAMICf 4972
#define PG0_SHARED_LIMITf 4973
#define PG0_SPIDf 4974
#define PG0_USE_PORTSP_MINf 4975
#define PG1_BST_HDRM_PROFILE_SELf 4976
#define PG1_BST_SHARED_PROFILE_SELf 4977
#define PG1_BST_STAT_HDRMf 4978
#define PG1_HDRM_COUNTf 4979
#define PG1_HDRM_LIMITf 4980
#define PG1_HPIDf 4981
#define PG1_MIN_COUNTf 4982
#define PG1_MIN_LIMITf 4983
#define PG1_RESET_FLOORf 4984
#define PG1_RESET_OFFSETf 4985
#define PG1_SHARED_COUNTf 4986
#define PG1_SHARED_DYNAMICf 4987
#define PG1_SHARED_LIMITf 4988
#define PG1_SPIDf 4989
#define PG1_USE_PORTSP_MINf 4990
#define PG2_BST_HDRM_PROFILE_SELf 4991
#define PG2_BST_SHARED_PROFILE_SELf 4992
#define PG2_BST_STAT_HDRMf 4993
#define PG2_HDRM_COUNTf 4994
#define PG2_HDRM_LIMITf 4995
#define PG2_HPIDf 4996
#define PG2_MIN_COUNTf 4997
#define PG2_MIN_LIMITf 4998
#define PG2_RESET_FLOORf 4999
#define PG2_RESET_OFFSETf 5000
#define PG2_SHARED_COUNTf 5001
#define PG2_SHARED_DYNAMICf 5002
#define PG2_SHARED_LIMITf 5003
#define PG2_SPIDf 5004
#define PG2_USE_PORTSP_MINf 5005
#define PG3_BST_HDRM_PROFILE_SELf 5006
#define PG3_BST_SHARED_PROFILE_SELf 5007
#define PG3_BST_STAT_HDRMf 5008
#define PG3_HDRM_COUNTf 5009
#define PG3_HDRM_LIMITf 5010
#define PG3_HPIDf 5011
#define PG3_MIN_COUNTf 5012
#define PG3_MIN_LIMITf 5013
#define PG3_RESET_FLOORf 5014
#define PG3_RESET_OFFSETf 5015
#define PG3_SHARED_COUNTf 5016
#define PG3_SHARED_DYNAMICf 5017
#define PG3_SHARED_LIMITf 5018
#define PG3_SPIDf 5019
#define PG3_USE_PORTSP_MINf 5020
#define PG4_BST_HDRM_PROFILE_SELf 5021
#define PG4_BST_SHARED_PROFILE_SELf 5022
#define PG4_BST_STAT_HDRMf 5023
#define PG4_HDRM_COUNTf 5024
#define PG4_HDRM_LIMITf 5025
#define PG4_HPIDf 5026
#define PG4_MIN_COUNTf 5027
#define PG4_MIN_LIMITf 5028
#define PG4_RESET_FLOORf 5029
#define PG4_RESET_OFFSETf 5030
#define PG4_SHARED_COUNTf 5031
#define PG4_SHARED_DYNAMICf 5032
#define PG4_SHARED_LIMITf 5033
#define PG4_SPIDf 5034
#define PG4_USE_PORTSP_MINf 5035
#define PG5_BST_HDRM_PROFILE_SELf 5036
#define PG5_BST_SHARED_PROFILE_SELf 5037
#define PG5_BST_STAT_HDRMf 5038
#define PG5_HDRM_COUNTf 5039
#define PG5_HDRM_LIMITf 5040
#define PG5_HPIDf 5041
#define PG5_MIN_COUNTf 5042
#define PG5_MIN_LIMITf 5043
#define PG5_RESET_FLOORf 5044
#define PG5_RESET_OFFSETf 5045
#define PG5_SHARED_COUNTf 5046
#define PG5_SHARED_DYNAMICf 5047
#define PG5_SHARED_LIMITf 5048
#define PG5_SPIDf 5049
#define PG5_USE_PORTSP_MINf 5050
#define PG6_BST_HDRM_PROFILE_SELf 5051
#define PG6_BST_SHARED_PROFILE_SELf 5052
#define PG6_BST_STAT_HDRMf 5053
#define PG6_HDRM_COUNTf 5054
#define PG6_HDRM_LIMITf 5055
#define PG6_HPIDf 5056
#define PG6_MIN_COUNTf 5057
#define PG6_MIN_LIMITf 5058
#define PG6_RESET_FLOORf 5059
#define PG6_RESET_OFFSETf 5060
#define PG6_SHARED_COUNTf 5061
#define PG6_SHARED_DYNAMICf 5062
#define PG6_SHARED_LIMITf 5063
#define PG6_SPIDf 5064
#define PG6_USE_PORTSP_MINf 5065
#define PG7_BST_HDRM_PROFILE_SELf 5066
#define PG7_BST_SHARED_PROFILE_SELf 5067
#define PG7_BST_STAT_HDRMf 5068
#define PG7_HDRM_COUNTf 5069
#define PG7_HDRM_LIMITf 5070
#define PG7_HPIDf 5071
#define PG7_MIN_COUNTf 5072
#define PG7_MIN_LIMITf 5073
#define PG7_RESET_FLOORf 5074
#define PG7_RESET_OFFSETf 5075
#define PG7_SHARED_COUNTf 5076
#define PG7_SHARED_DYNAMICf 5077
#define PG7_SHARED_LIMITf 5078
#define PG7_SPIDf 5079
#define PG7_USE_PORTSP_MINf 5080
#define PG_HDRM_TRIGGERf 5081
#define PG_HDRM_TRIGGER_STATUSf 5082
#define PG_IS_LOSSLESSf 5083
#define PG_LIMIT_STATEf 5084
#define PG_PROFILE_SELf 5085
#define PG_SHARED_TRIGGERf 5086
#define PG_SHARED_TRIGGER_STATUSf 5087
#define PG_XOFF_FCf 5088
#define PHASE_ADJUSTf 5089
#define PHASE_GEN_ENABLEf 5090
#define PHB_FROM_ETAGf 5091
#define PHEAD_CNTf 5092
#define PHY_IDf 5093
#define PHY_PORT_NUMf 5094
#define PHY_RD_DATAf 5095
#define PHY_WR_DATAf 5096
#define PIO_MEMDMA_1BIT_ECCERRf 5097
#define PIO_MEMDMA_2BIT_ECCERRf 5098
#define PIPE0_COUNTER_OVERFLOWf 5099
#define PIPE0_COUNTER_OVERFLOW_STATf 5100
#define PIPE0_COUNTER_UNDERFLOWf 5101
#define PIPE0_COUNTER_UNDERFLOW_STATf 5102
#define PIPE1_COUNTER_OVERFLOWf 5103
#define PIPE1_COUNTER_OVERFLOW_STATf 5104
#define PIPE1_COUNTER_UNDERFLOWf 5105
#define PIPE1_COUNTER_UNDERFLOW_STATf 5106
#define PIPE2_COUNTER_OVERFLOWf 5107
#define PIPE2_COUNTER_OVERFLOW_STATf 5108
#define PIPE2_COUNTER_UNDERFLOWf 5109
#define PIPE2_COUNTER_UNDERFLOW_STATf 5110
#define PIPE3_COUNTER_OVERFLOWf 5111
#define PIPE3_COUNTER_OVERFLOW_STATf 5112
#define PIPE3_COUNTER_UNDERFLOWf 5113
#define PIPE3_COUNTER_UNDERFLOW_STATf 5114
#define PIPE_IDf 5115
#define PIPE_NUMf 5116
#define PIPE_SELECTf 5117
#define PIPE_STAGEf 5118
#define PKT0f 5119
#define PKT1f 5120
#define PKT2f 5121
#define PKT3f 5122
#define PKT4f 5123
#define PKT5f 5124
#define PKT6f 5125
#define PKT7f 5126
#define PKTDMA_CH0_1BIT_ECCERRf 5127
#define PKTDMA_CH0_2BIT_ECCERRf 5128
#define PKTDMA_CH1_1BIT_ECCERRf 5129
#define PKTDMA_CH1_2BIT_ECCERRf 5130
#define PKTDMA_CH2_1BIT_ECCERRf 5131
#define PKTDMA_CH2_2BIT_ECCERRf 5132
#define PKTDMA_CH3_1BIT_ECCERRf 5133
#define PKTDMA_CH3_2BIT_ECCERRf 5134
#define PKTDMA_CH4_1BIT_ECCERRf 5135
#define PKTDMA_CH4_2BIT_ECCERRf 5136
#define PKTDMA_CH5_1BIT_ECCERRf 5137
#define PKTDMA_CH5_2BIT_ECCERRf 5138
#define PKTDMA_CH6_1BIT_ECCERRf 5139
#define PKTDMA_CH6_2BIT_ECCERRf 5140
#define PKTDMA_CH7_1BIT_ECCERRf 5141
#define PKTDMA_CH7_2BIT_ECCERRf 5142
#define PKTDMA_ENDIANESSf 5143
#define PKTQ_FAP_OVERFLOWf 5144
#define PKTQ_FAP_UNDERFLOWf 5145
#define PKTS_BYTESf 5146
#define PKTWRRD_ADDR_DECODE_ERRf 5147
#define PKTWR_ECC_ERRf 5148
#define PKT_BUF_ECC_ENf 5149
#define PKT_BUF_ECC_FORCE_ERRf 5150
#define PKT_BUF_EN_COR_ERR_RPTf 5151
#define PKT_CNTf 5152
#define PKT_CNTR_OVERFLOW_IDf 5153
#define PKT_CNTR_OVERFLOW_INTR_ENf 5154
#define PKT_CNTR_OVERFLOW_INTR_OVRf 5155
#define PKT_CNTR_OVERFLOW_INTR_STATf 5156
#define PKT_CNTR_UNDERFLOW_IDf 5157
#define PKT_CNTR_UNDERFLOW_INTR_ENf 5158
#define PKT_CNTR_UNDERFLOW_INTR_OVRf 5159
#define PKT_CNTR_UNDERFLOW_INTR_STATf 5160
#define PKT_COUNTf 5161
#define PKT_CREDITS_FOR_100Gf 5162
#define PKT_CREDITS_FOR_200Gf 5163
#define PKT_CREDITS_FOR_400Gf 5164
#define PKT_CREDITS_FOR_50Gf 5165
#define PKT_CREDIT_CNTf 5166
#define PKT_CREDIT_COUNTf 5167
#define PKT_DROPf 5168
#define PKT_DROP_COUNTf 5169
#define PKT_FRAME_ERROR_D_SRC_PORT_NUMf 5170
#define PKT_FRAME_ERROR_INTR_ENf 5171
#define PKT_FRAME_ERROR_INTR_OVRf 5172
#define PKT_FRAME_ERROR_INTR_STATf 5173
#define PKT_INFOf 5174
#define PKT_LENf 5175
#define PKT_LENGTHf 5176
#define PKT_LENGTH_0f 5177
#define PKT_LENGTH_1f 5178
#define PKT_LENGTH_2f 5179
#define PKT_LENGTH_3f 5180
#define PKT_LEN_EXCESS_ENTRIESf 5181
#define PKT_LEN_OUT_OF_BOUNDf 5182
#define PKT_TYPEf 5183
#define PKT_TYPE_ERROR_D_SRC_PORT_NUMf 5184
#define PKT_TYPE_ERROR_INTR_ENf 5185
#define PKT_TYPE_ERROR_INTR_OVRf 5186
#define PKT_TYPE_ERROR_INTR_STATf 5187
#define PKT_TYPE_ERROR_L2_OR_L3_BMPf 5188
#define PKT_TYPE_ERROR_MIRROR_CTCf 5189
#define PKT_TYPE_ERROR_UNICAST_PKT_TYPEf 5190
#define PKT_TYPE_ERROR_UNICAST_PKT_VALIDf 5191
#define PKT_TYPE_SAFf 5192
#define PKT_TYPE_SAF_MATCH_ENf 5193
#define PLL0_LOCK_STATUSf 5194
#define PLL0_UNLOCKf 5195
#define PLL1_LOCK_STATUSf 5196
#define PLL1_UNLOCKf 5197
#define PLL_RSVD_20f 5198
#define PM0f 5199
#define PM0_ECC_ENf 5200
#define PM0_ENf 5201
#define PM0_PA_RST_Lf 5202
#define PM1f 5203
#define PM1_ECC_ENf 5204
#define PM1_ENf 5205
#define PM1_PA_RST_Lf 5206
#define PM2f 5207
#define PM2_ECC_ENf 5208
#define PM2_ENf 5209
#define PM2_PA_RST_Lf 5210
#define PM3f 5211
#define PM3_ECC_ENf 5212
#define PM3_ENf 5213
#define PM3_PA_RST_Lf 5214
#define PMB_ADDRf 5215
#define PMD_ERRf 5216
#define PMD_LOCKf 5217
#define PMD_OSR_MODEf 5218
#define PMD_PAM4_MODEf 5219
#define PMU_STATUSf 5220
#define PM_GRP_0_BKP_RCVRD_CLK_LOCKf 5221
#define PM_GRP_0_PRI_RCVRD_CLK_LOCKf 5222
#define PM_GRP_1_BKP_RCVRD_CLK_LOCKf 5223
#define PM_GRP_1_PRI_RCVRD_CLK_LOCKf 5224
#define PM_GRP_2_BKP_RCVRD_CLK_LOCKf 5225
#define PM_GRP_2_PRI_RCVRD_CLK_LOCKf 5226
#define PM_GRP_3_BKP_RCVRD_CLK_LOCKf 5227
#define PM_GRP_3_PRI_RCVRD_CLK_LOCKf 5228
#define PM_TYPEf 5229
#define POINTERf 5230
#define POLICYf 5231
#define POLICY_DATAf 5232
#define POLICY_TYPE_HITf 5233
#define POLICY_TYPE_HIT_COMPf 5234
#define POLICY_TYPE_MASKf 5235
#define POLICY_TYPE_MASK_COMPf 5236
#define POLICY_TYPE_MISSf 5237
#define POLICY_TYPE_MISS_COMPf 5238
#define POLICY_TYPE_VALUEf 5239
#define POLICY_TYPE_VALUE_COMPf 5240
#define POLICY_VALUE_STRENGTHf 5241
#define POLYNOMIALf 5242
#define PONf 5243
#define POOLf 5244
#define POOL_0f 5245
#define POOL_1f 5246
#define POOL_2f 5247
#define POOL_3f 5248
#define POOL_BASEf 5249
#define POOL_CINDEXf 5250
#define POOL_COLOR_LIMIT_ENABLEf 5251
#define POOL_COUNTER_OVERFLOWf 5252
#define POOL_COUNTER_OVERFLOW_STATf 5253
#define POOL_COUNTER_UNDERFLOWf 5254
#define POOL_COUNTER_UNDERFLOW_STATf 5255
#define POOL_COUPLING_MCf 5256
#define POOL_COUPLING_UCf 5257
#define POOL_CTRf 5258
#define POOL_ENf 5259
#define POOL_HI_CONG_LIMITf 5260
#define POOL_LOW_CONG_LIMITf 5261
#define POOL_NUMf 5262
#define PORTf 5263
#define PORT0f 5264
#define PORT0_BUBBLE_MOP_DISABLEf 5265
#define PORT0_CA_PEEK_DEPTHf 5266
#define PORT0_CT_DISABLEf 5267
#define PORT0_CT_THRESHOLDf 5268
#define PORT0_LINKDOWN_CLEARf 5269
#define PORT0_LINKSTATUSf 5270
#define PORT0_MAX_USAGEf 5271
#define PORT0_RESETf 5272
#define PORT1f 5273
#define PORT1_BUBBLE_MOP_DISABLEf 5274
#define PORT1_CA_PEEK_DEPTHf 5275
#define PORT1_CT_DISABLEf 5276
#define PORT1_CT_THRESHOLDf 5277
#define PORT1_LINKDOWN_CLEARf 5278
#define PORT1_LINKSTATUSf 5279
#define PORT1_MAX_USAGEf 5280
#define PORT1_RESETf 5281
#define PORT2f 5282
#define PORT2_BUBBLE_MOP_DISABLEf 5283
#define PORT2_CA_PEEK_DEPTHf 5284
#define PORT2_CT_DISABLEf 5285
#define PORT2_CT_THRESHOLDf 5286
#define PORT2_LINKDOWN_CLEARf 5287
#define PORT2_LINKSTATUSf 5288
#define PORT2_MAX_USAGEf 5289
#define PORT2_RESETf 5290
#define PORT3f 5291
#define PORT3_BUBBLE_MOP_DISABLEf 5292
#define PORT3_CA_PEEK_DEPTHf 5293
#define PORT3_CT_DISABLEf 5294
#define PORT3_CT_THRESHOLDf 5295
#define PORT3_LINKDOWN_CLEARf 5296
#define PORT3_LINKSTATUSf 5297
#define PORT3_MAX_USAGEf 5298
#define PORT3_RESETf 5299
#define PORT4f 5300
#define PORT4_BUBBLE_MOP_DISABLEf 5301
#define PORT4_CA_PEEK_DEPTHf 5302
#define PORT4_CT_DISABLEf 5303
#define PORT4_CT_THRESHOLDf 5304
#define PORT4_LINKSTATUSf 5305
#define PORT4_MAX_USAGEf 5306
#define PORT4_RESETf 5307
#define PORT5f 5308
#define PORT5_BUBBLE_MOP_DISABLEf 5309
#define PORT5_CA_PEEK_DEPTHf 5310
#define PORT5_CT_DISABLEf 5311
#define PORT5_CT_THRESHOLDf 5312
#define PORT5_LINKSTATUSf 5313
#define PORT5_MAX_USAGEf 5314
#define PORT5_RESETf 5315
#define PORT6f 5316
#define PORT6_BUBBLE_MOP_DISABLEf 5317
#define PORT6_CA_PEEK_DEPTHf 5318
#define PORT6_CT_DISABLEf 5319
#define PORT6_CT_THRESHOLDf 5320
#define PORT6_LINKSTATUSf 5321
#define PORT6_MAX_USAGEf 5322
#define PORT6_RESETf 5323
#define PORT7f 5324
#define PORT7_BUBBLE_MOP_DISABLEf 5325
#define PORT7_CA_PEEK_DEPTHf 5326
#define PORT7_CT_DISABLEf 5327
#define PORT7_CT_THRESHOLDf 5328
#define PORT7_LINKSTATUSf 5329
#define PORT7_MAX_USAGEf 5330
#define PORT7_RESETf 5331
#define PORTDEFICIT_BACKOFF_LIMITf 5332
#define PORTDEFICIT_SAMPLE_LIMITf 5333
#define PORTDEFICIT_SAMPLE_PERIODf 5334
#define PORTSf 5335
#define PORTSP0_BST_SHARED_PROFILE_SELf 5336
#define PORTSP0_MIN_COUNTf 5337
#define PORTSP0_MIN_LIMITf 5338
#define PORTSP0_RESUME_LIMITf 5339
#define PORTSP0_SHARED_COUNTf 5340
#define PORTSP0_SHARED_LIMITf 5341
#define PORTSP1_BST_SHARED_PROFILE_SELf 5342
#define PORTSP1_MIN_COUNTf 5343
#define PORTSP1_MIN_LIMITf 5344
#define PORTSP1_RESUME_LIMITf 5345
#define PORTSP1_SHARED_COUNTf 5346
#define PORTSP1_SHARED_LIMITf 5347
#define PORTSP2_BST_SHARED_PROFILE_SELf 5348
#define PORTSP2_MIN_COUNTf 5349
#define PORTSP2_MIN_LIMITf 5350
#define PORTSP2_RESUME_LIMITf 5351
#define PORTSP2_SHARED_COUNTf 5352
#define PORTSP2_SHARED_LIMITf 5353
#define PORTSP3_BST_SHARED_PROFILE_SELf 5354
#define PORTSP3_MIN_COUNTf 5355
#define PORTSP3_MIN_LIMITf 5356
#define PORTSP3_RESUME_LIMITf 5357
#define PORTSP3_SHARED_COUNTf 5358
#define PORTSP3_SHARED_LIMITf 5359
#define PORTSP_BST_INIT_DONEf 5360
#define PORTSP_CONFIG_INIT_DONEf 5361
#define PORTSP_COUNTER_INIT_DONEf 5362
#define PORTSP_LIMIT_STATEf 5363
#define PORTSP_SHARED_TRIGGERf 5364
#define PORTSP_SHARED_TRIGGER_STATUSf 5365
#define PORTS_HIf 5366
#define PORT_ASSIGNMENT_MODEf 5367
#define PORT_AVG_QUALITY_MEASURE_ECC_ENf 5368
#define PORT_AVG_QUALITY_MEASURE_EN_COR_ERR_RPTf 5369
#define PORT_BITMAPf 5370
#define PORT_EEE_POWERDOWN_ENf 5371
#define PORT_ENDIANNESSf 5372
#define PORT_FCf 5373
#define PORT_FC_ENf 5374
#define PORT_LAGGING_STATUSf 5375
#define PORT_LOADING_THRESHOLDf 5376
#define PORT_LOADING_THRESHOLD_SCALING_FACTORf 5377
#define PORT_LOADING_WEIGHTf 5378
#define PORT_MAPf 5379
#define PORT_MAP_ALTERNATEf 5380
#define PORT_MEMBER_ASSIGNMENTf 5381
#define PORT_NUMf 5382
#define PORT_PACKET_RED_DROPf 5383
#define PORT_PACKET_YELLOW_DROPf 5384
#define PORT_PG_HDRM_BST_INIT_DONEf 5385
#define PORT_PG_HDRM_CONFIG_INIT_DONEf 5386
#define PORT_PG_HDRM_COUNTER_INIT_DONEf 5387
#define PORT_PG_MIN_CONFIG_INIT_DONEf 5388
#define PORT_PG_MIN_COUNTER_INIT_DONEf 5389
#define PORT_PG_MIN_SCR_CNT_G0f 5390
#define PORT_PG_RESUME_CONFIG_INIT_DONEf 5391
#define PORT_PG_SHARED_BST_INIT_DONEf 5392
#define PORT_PG_SHARED_CONFIG_INIT_DONEf 5393
#define PORT_PG_SHARED_COUNTER_INIT_DONEf 5394
#define PORT_PG_SHARED_SCR_CNT_G0f 5395
#define PORT_PRIf 5396
#define PORT_PROFILEf 5397
#define PORT_QUALITY_MAPPING_ECC_CORRUPT_Af 5398
#define PORT_QUALITY_MAPPING_ECC_CORRUPT_Bf 5399
#define PORT_QUALITY_MAPPING_ECC_ENf 5400
#define PORT_QUALITY_MAPPING_EN_COR_ERR_RPTf 5401
#define PORT_QUALITY_MAPPING_PROFILE_PTRf 5402
#define PORT_REASSIGNMENTSf 5403
#define PORT_RESETf 5404
#define PORT_SPEEDf 5405
#define PORT_SUSPENDf 5406
#define PORT_TYPEf 5407
#define PORT_WRED_PACKET_RED_DROPf 5408
#define PORT_WRED_PACKET_YELLOW_DROPf 5409
#define PORT_XOFFf 5410
#define PORT_XONf 5411
#define POST_BYP_GLITCHFREE_ENf 5412
#define POST_HOLD_ALLf 5413
#define POST_RESETBf 5414
#define POST_RST_HOLD_SELf 5415
#define POWERDOWNf 5416
#define PPSCH_INT_ENf 5417
#define PPSCH_INT_SETf 5418
#define PPSCH_INT_STATf 5419
#define PPT0f 5420
#define PPT1f 5421
#define PPT_0f 5422
#define PPT_0_KEY_FORMATf 5423
#define PPT_1f 5424
#define PPT_1_KEY_FORMATf 5425
#define PP_BYPASS_MODEf 5426
#define PP_PLL_LOCKf 5427
#define PRB_SELf 5428
#define PREAMBLEf 5429
#define PREFETCH_CNT_100Gf 5430
#define PREFETCH_CNT_10Gf 5431
#define PREFETCH_CNT_200Gf 5432
#define PREFETCH_CNT_25Gf 5433
#define PREFETCH_CNT_400Gf 5434
#define PREFETCH_CNT_40Gf 5435
#define PREFETCH_CNT_50Gf 5436
#define PREFIXf 5437
#define PRESET_DBG_Nf 5438
#define PRETCT_SAF_CELLS_IN_ITM_CNTRf 5439
#define PREV_COMP_CNTf 5440
#define PRE_MUX0_LENf 5441
#define PRE_MUX0_SELf 5442
#define PRE_MUX0_SIZE0_LEN_0f 5443
#define PRE_MUX0_SIZE0_LEN_1f 5444
#define PRE_MUX0_SIZE0_LEN_2f 5445
#define PRE_MUX0_SIZE0_LEN_3f 5446
#define PRE_MUX0_SIZE0_LEN_4f 5447
#define PRE_MUX0_SIZE0_SEL_0f 5448
#define PRE_MUX0_SIZE0_SEL_1f 5449
#define PRE_MUX0_SIZE0_SEL_2f 5450
#define PRE_MUX0_SIZE0_SEL_3f 5451
#define PRE_MUX0_SIZE0_SEL_4f 5452
#define PRE_MUX0_SIZE1_LEN_0f 5453
#define PRE_MUX0_SIZE1_LEN_1f 5454
#define PRE_MUX0_SIZE1_SEL_0f 5455
#define PRE_MUX0_SIZE1_SEL_1f 5456
#define PRE_MUX0_SIZE2_LEN_0f 5457
#define PRE_MUX0_SIZE2_LEN_1f 5458
#define PRE_MUX0_SIZE2_LEN_2f 5459
#define PRE_MUX0_SIZE2_LEN_3f 5460
#define PRE_MUX0_SIZE2_LEN_4f 5461
#define PRE_MUX0_SIZE2_SEL_0f 5462
#define PRE_MUX0_SIZE2_SEL_1f 5463
#define PRE_MUX0_SIZE2_SEL_2f 5464
#define PRE_MUX0_SIZE2_SEL_3f 5465
#define PRE_MUX0_SIZE2_SEL_4f 5466
#define PRE_TCT_SAF_FLAG_STATUSf 5467
#define PRIf 5468
#define PRI0_TMRf 5469
#define PRI1_TMRf 5470
#define PRI2_TMRf 5471
#define PRI3_TMRf 5472
#define PRI4_TMRf 5473
#define PRI5_TMRf 5474
#define PRI6_TMRf 5475
#define PRI7_TMRf 5476
#define PRIMARY_GROUP_SIZEf 5477
#define PRIMARY_PATH_THRESHOLDf 5478
#define PRIMEf 5479
#define PRIORITY_1f 5480
#define PRIORITY_10f 5481
#define PRIORITY_11f 5482
#define PRIORITY_12f 5483
#define PRIORITY_13f 5484
#define PRIORITY_14f 5485
#define PRIORITY_15f 5486
#define PRIORITY_16f 5487
#define PRIORITY_17f 5488
#define PRIORITY_18f 5489
#define PRIORITY_19f 5490
#define PRIORITY_2f 5491
#define PRIORITY_20f 5492
#define PRIORITY_21f 5493
#define PRIORITY_22f 5494
#define PRIORITY_23f 5495
#define PRIORITY_24f 5496
#define PRIORITY_25f 5497
#define PRIORITY_26f 5498
#define PRIORITY_27f 5499
#define PRIORITY_28f 5500
#define PRIORITY_29f 5501
#define PRIORITY_3f 5502
#define PRIORITY_30f 5503
#define PRIORITY_31f 5504
#define PRIORITY_32f 5505
#define PRIORITY_33f 5506
#define PRIORITY_34f 5507
#define PRIORITY_35f 5508
#define PRIORITY_36f 5509
#define PRIORITY_37f 5510
#define PRIORITY_38f 5511
#define PRIORITY_39f 5512
#define PRIORITY_4f 5513
#define PRIORITY_40f 5514
#define PRIORITY_41f 5515
#define PRIORITY_42f 5516
#define PRIORITY_43f 5517
#define PRIORITY_44f 5518
#define PRIORITY_45f 5519
#define PRIORITY_46f 5520
#define PRIORITY_47f 5521
#define PRIORITY_48f 5522
#define PRIORITY_5f 5523
#define PRIORITY_6f 5524
#define PRIORITY_7f 5525
#define PRIORITY_8f 5526
#define PRIORITY_9f 5527
#define PRIORITY_GROUPf 5528
#define PRIORITY_GROUP_MATCH_ENf 5529
#define PRIORITY_SELECTf 5530
#define PRIQ_BST_IDf 5531
#define PRIQ_BST_TRIGGEREDf 5532
#define PRI_IGNORE_XOFFf 5533
#define PROBABILITY0f 5534
#define PROBABILITY1f 5535
#define PROBABILITY2f 5536
#define PROBABILITY3f 5537
#define PROCESSOR0_ENDIANESSf 5538
#define PROCESSOR1_ENDIANESSf 5539
#define PROFILE_INDEXf 5540
#define PROFILE_SELf 5541
#define PROGRAM_ENDf 5542
#define PROG_SMTH_ADD_SUBf 5543
#define PROG_TX_CRCf 5544
#define PROMISCOUS_MODEf 5545
#define PROTOCOL_LAYERf 5546
#define PROT_OFFSETf 5547
#define PRTf 5548
#define PRT_ENABLEf 5549
#define PTAIL_CNTf 5550
#define PTR_0f 5551
#define PTR_1f 5552
#define PTR_2f 5553
#define PTR_3f 5554
#define PTR_4f 5555
#define PTR_5f 5556
#define PTSCH_INT_ENf 5557
#define PTSCH_INT_SETf 5558
#define PTSCH_INT_STATf 5559
#define PURGEf 5560
#define PURGE_CELLf 5561
#define PURGE_CELL_0f 5562
#define PURGE_CELL_1f 5563
#define PURGE_CELL_2f 5564
#define PURGE_CELL_3f 5565
#define PURGE_EBGRP_BMPf 5566
#define PURGE_MMUQ_BMPf 5567
#define PVTMON_0_MAX_INTR_MASKf 5568
#define PVTMON_0_MAX_INTR_STATUSf 5569
#define PVTMON_0_MIN_INTR_MASKf 5570
#define PVTMON_0_MIN_INTR_STATUSf 5571
#define PVTMON_10_MAX_INTR_MASKf 5572
#define PVTMON_10_MAX_INTR_STATUSf 5573
#define PVTMON_10_MIN_INTR_MASKf 5574
#define PVTMON_10_MIN_INTR_STATUSf 5575
#define PVTMON_11_MAX_INTR_MASKf 5576
#define PVTMON_11_MAX_INTR_STATUSf 5577
#define PVTMON_11_MIN_INTR_MASKf 5578
#define PVTMON_11_MIN_INTR_STATUSf 5579
#define PVTMON_12_MAX_INTR_MASKf 5580
#define PVTMON_12_MAX_INTR_STATUSf 5581
#define PVTMON_12_MIN_INTR_MASKf 5582
#define PVTMON_12_MIN_INTR_STATUSf 5583
#define PVTMON_13_MAX_INTR_MASKf 5584
#define PVTMON_13_MAX_INTR_STATUSf 5585
#define PVTMON_13_MIN_INTR_MASKf 5586
#define PVTMON_13_MIN_INTR_STATUSf 5587
#define PVTMON_14_MAX_INTR_MASKf 5588
#define PVTMON_14_MAX_INTR_STATUSf 5589
#define PVTMON_14_MIN_INTR_MASKf 5590
#define PVTMON_14_MIN_INTR_STATUSf 5591
#define PVTMON_15_MAX_INTR_MASKf 5592
#define PVTMON_15_MAX_INTR_STATUSf 5593
#define PVTMON_15_MIN_INTR_MASKf 5594
#define PVTMON_15_MIN_INTR_STATUSf 5595
#define PVTMON_1_MAX_INTR_MASKf 5596
#define PVTMON_1_MAX_INTR_STATUSf 5597
#define PVTMON_1_MIN_INTR_MASKf 5598
#define PVTMON_1_MIN_INTR_STATUSf 5599
#define PVTMON_2_MAX_INTR_MASKf 5600
#define PVTMON_2_MAX_INTR_STATUSf 5601
#define PVTMON_2_MIN_INTR_MASKf 5602
#define PVTMON_2_MIN_INTR_STATUSf 5603
#define PVTMON_3_MAX_INTR_MASKf 5604
#define PVTMON_3_MAX_INTR_STATUSf 5605
#define PVTMON_3_MIN_INTR_MASKf 5606
#define PVTMON_3_MIN_INTR_STATUSf 5607
#define PVTMON_4_MAX_INTR_MASKf 5608
#define PVTMON_4_MAX_INTR_STATUSf 5609
#define PVTMON_4_MIN_INTR_MASKf 5610
#define PVTMON_4_MIN_INTR_STATUSf 5611
#define PVTMON_5_MAX_INTR_MASKf 5612
#define PVTMON_5_MAX_INTR_STATUSf 5613
#define PVTMON_5_MIN_INTR_MASKf 5614
#define PVTMON_5_MIN_INTR_STATUSf 5615
#define PVTMON_6_MAX_INTR_MASKf 5616
#define PVTMON_6_MAX_INTR_STATUSf 5617
#define PVTMON_6_MIN_INTR_MASKf 5618
#define PVTMON_6_MIN_INTR_STATUSf 5619
#define PVTMON_7_MAX_INTR_MASKf 5620
#define PVTMON_7_MAX_INTR_STATUSf 5621
#define PVTMON_7_MIN_INTR_MASKf 5622
#define PVTMON_7_MIN_INTR_STATUSf 5623
#define PVTMON_8_MAX_INTR_MASKf 5624
#define PVTMON_8_MAX_INTR_STATUSf 5625
#define PVTMON_8_MIN_INTR_MASKf 5626
#define PVTMON_8_MIN_INTR_STATUSf 5627
#define PVTMON_9_MAX_INTR_MASKf 5628
#define PVTMON_9_MAX_INTR_STATUSf 5629
#define PVTMON_9_MIN_INTR_MASKf 5630
#define PVTMON_9_MIN_INTR_STATUSf 5631
#define PVTMON_CTRLf 5632
#define PVTMON_HIGHTEMP_STATUSf 5633
#define PVTMON_HIGHTEMP_STAT_CLEARf 5634
#define PVTMON_OVERTEMP_RESET_INTR_CLEARf 5635
#define PVTMON_SW_RESETBf 5636
#define PVTMON_TEMPERATURE_HIGH_THRESHOLDf 5637
#define PVTMON_TEMPERATURE_LOW_THRESHOLDf 5638
#define PVTMON_TEMP_HIGH_THRESHOLD_INTR_ENABLEf 5639
#define PVTMON_TEMP_LOW_THRESHOLD_INTR_ENABLEf 5640
#define PVT_DATAf 5641
#define PVT_MNTR_PWRDN_DEFAULTf 5642
#define PWD_ALERT_SELf 5643
#define PWD_ENf 5644
#define PWD_INTR_CLEARf 5645
#define PWD_TM_ENf 5646
#define PWD_TST_STROBEf 5647
#define PWM_OFFSET_DISABLEf 5648
#define PWM_RATEf 5649
#define PWRDNBf 5650
#define PWRDWNf 5651
#define PWRDWN_CMLf 5652
#define PWRDWN_CML_LCf 5653
#define PWRON_PLL_LDO_AON_ONf 5654
#define PWR_OKf 5655
#define PWR_ONf 5656
#define QBUSf 5657
#define QDRP_RESETf 5658
#define QGROUP_VALIDf 5659
#define QMIN_USEDf 5660
#define QOS_FIELDf 5661
#define QRED_RESETf 5662
#define QSCH_INT_ENf 5663
#define QSCH_INT_SETf 5664
#define QSCH_INT_STATf 5665
#define QSPI_CLK_SELf 5666
#define QUANTIZED_AVG_QUALITY_MEASURE_ECC_ENf 5667
#define QUANTIZED_AVG_QUALITY_MEASURE_EN_COR_ERR_RPTf 5668
#define QUANTIZED_ITM_0_PORT_QSIZEf 5669
#define QUANTIZED_ITM_1_PORT_QSIZEf 5670
#define QUANTIZED_PORT_LOADINGf 5671
#define QUANTIZED_TOTAL_PORT_QSIZEf 5672
#define QUANTIZE_CONTROL_ECC_ENf 5673
#define QUANTIZE_CONTROL_EN_COR_ERR_RPTf 5674
#define QUEUEf 5675
#define QUEUE0_SPIDf 5676
#define QUEUE10_SPIDf 5677
#define QUEUE11_SPIDf 5678
#define QUEUE1_SPIDf 5679
#define QUEUE2_SPIDf 5680
#define QUEUE3_SPIDf 5681
#define QUEUE4_SPIDf 5682
#define QUEUE5_SPIDf 5683
#define QUEUE6_SPIDf 5684
#define QUEUE7_SPIDf 5685
#define QUEUE8_SPIDf 5686
#define QUEUE9_SPIDf 5687
#define QUEUE_BUFFER_USAGEf 5688
#define QUEUE_ENTRIES_FULL_INTR_ENf 5689
#define QUEUE_ENTRIES_FULL_INTR_OVRf 5690
#define QUEUE_ENTRIES_FULL_INTR_STATf 5691
#define QUEUE_WATERMARK_USAGEf 5692
#define QYEL_RESETf 5693
#define Q_BYTE_TOTAL_DROPf 5694
#define Q_PACKET_TOTAL_DROPf 5695
#define Q_PROFILE_SELf 5696
#define Q_SPIDf 5697
#define Q_WRED_PACKET_TOTAL_DROPf 5698
#define RADDRf 5699
#define RANDOM_SLAVE_STRETCHf 5700
#define RANGE_HIf 5701
#define RANGE_LOf 5702
#define RANGE_MAX_0f 5703
#define RANGE_MAX_1f 5704
#define RANGE_MAX_2f 5705
#define RANGE_MAX_3f 5706
#define RANGE_MAX_4f 5707
#define RANGE_MAX_5f 5708
#define RANGE_MAX_6f 5709
#define RANGE_MAX_7f 5710
#define RANGE_MIN_0f 5711
#define RANGE_MIN_1f 5712
#define RANGE_MIN_2f 5713
#define RANGE_MIN_3f 5714
#define RANGE_MIN_4f 5715
#define RANGE_MIN_5f 5716
#define RANGE_MIN_6f 5717
#define RANGE_MIN_7f 5718
#define RANKf 5719
#define RATE_ENf 5720
#define RATIO_HZ_0P25f 5721
#define RATIO_HZ_0P5f 5722
#define RATIO_HZ_1P0f 5723
#define RATIO_VT_0P25f 5724
#define RATIO_VT_0P5f 5725
#define RATIO_VT_1P0f 5726
#define RAW_DATAf 5727
#define RCPU_INTERUPT_ENABLEf 5728
#define RCPU_INTERUPT_STATUSf 5729
#define RC_PERST_Bf 5730
#define RDf 5731
#define RDSCLKf 5732
#define RD_ADDRf 5733
#define RD_BYTE_COUNTf 5734
#define RD_POINTERf 5735
#define RD_PTRf 5736
#define READ_ACK_TIMEf 5737
#define READ_BURST_ERRf 5738
#define READ_BURST_ERR_ADDRf 5739
#define READ_DATAf 5740
#define READ_DATA_MASKf 5741
#define READ_DECODE_ERRf 5742
#define READ_DECODE_ERR_ADDRf 5743
#define READ_IDf 5744
#define READ_RECEIVEDf 5745
#define REASONSf 5746
#define RECEPTION_FIFO_OVERFLOWf 5747
#define RECOVER_AM_IDLESf 5748
#define REDf 5749
#define REDUCED_MTUf 5750
#define RED_RESUMEf 5751
#define RED_RESUME_LIMITf 5752
#define RED_SHARED_LIMITf 5753
#define RED_SP0f 5754
#define RED_SP1f 5755
#define RED_SP2f 5756
#define RED_SP3f 5757
#define REFADJ_MAX0f 5758
#define REFADJ_MAX1f 5759
#define REFADJ_MIN0f 5760
#define REFADJ_MIN1f 5761
#define REFCLK_DIV2f 5762
#define REFCLK_DIV4f 5763
#define REFCLK_GATING_DISf 5764
#define REFCLK_SOURCE_SELf 5765
#define REFCLK_TERM_SELf 5766
#define REFCMOSf 5767
#define REFERENCEf 5768
#define REFIN_ENf 5769
#define REFOUT_ENf 5770
#define REFRESHf 5771
#define REFRESHCOUNTf 5772
#define REFRESH_BYTESf 5773
#define REFRESH_CYCLE_PERIODf 5774
#define REFRESH_DISABLEf 5775
#define REFRESH_ERRf 5776
#define REFRESH_INDEXf 5777
#define REFRESH_JITTER_SELECTf 5778
#define REFRESH_MODEf 5779
#define REFRESH_TO_SBUS_RATIOf 5780
#define REFSELf 5781
#define REF_ALT_OFFSf 5782
#define REGBASEf 5783
#define REGINDEXf 5784
#define REGISTERf 5785
#define REG_HARD_RST_Bf 5786
#define RELEASE_ALL_CREDITSf 5787
#define RELEASE_CELLf 5788
#define RELOADf 5789
#define RELOAD_UNALIGNED_ERRf 5790
#define REMAP_CTRLf 5791
#define REMAP_DATAf 5792
#define REMAP_TABLE_A_INDEXf 5793
#define REMAP_TABLE_B_INDEXf 5794
#define REMOTE_DELAY_LINE_DEPTHf 5795
#define REMOTE_FAULTf 5796
#define REMOTE_FAULT_DISABLEf 5797
#define REMOTE_FAULT_LIVE_STATUSf 5798
#define REMOTE_FAULT_STATUSf 5799
#define REMOVE_FAILOVER_LPBKf 5800
#define REPLACE_ENABLE_BITMAPf 5801
#define REPLY_MEM_TMf 5802
#define REPL_GROUP_INFO_TBLf 5803
#define REPL_HEAD_TBLf 5804
#define REPL_LIST_TBLf 5805
#define REPL_MEMBER_ICCf 5806
#define REP_WORDSf 5807
#define REQUESTf 5808
#define REQ_CNTf 5809
#define REQ_MEM_TMf 5810
#define REQ_SINGLEf 5811
#define REQ_WORDSf 5812
#define RESCALCOMPf 5813
#define RESCAL_CTRLf 5814
#define RESCAL_CTRL_DFSf 5815
#define RESCAL_STATEf 5816
#define RESERVEDf 5817
#define RESERVED0f 5818
#define RESERVED4f 5819
#define RESERVED_0f 5820
#define RESERVED_1f 5821
#define RESERVED_15_12f 5822
#define RESERVED_2f 5823
#define RESERVED_3f 5824
#define RESERVED_30f 5825
#define RESERVED_4f 5826
#define RESERVED_9f 5827
#define RESERVED_99f 5828
#define RESERVED_BITf 5829
#define RESERVED_BITSf 5830
#define RESERVED_DATAf 5831
#define RESERVED_ECMP_PTRf 5832
#define RESERVED_FIELDf 5833
#define RESERVED_FOR_ECOf 5834
#define RESERVED_KEYf 5835
#define RESERVED_LABELf 5836
#define RESERVED_MASKf 5837
#define RESERVED_ROW13f 5838
#define RESERVED_ROW14f 5839
#define RESERVED_ROW15f 5840
#define RESERVED_VALUEf 5841
#define RESETf 5842
#define RESETBf 5843
#define RESET_ALLf 5844
#define RESET_DESC_READ_SM_IDLEf 5845
#define RESET_DESC_RESP_COL_SM_IDLEf 5846
#define RESET_DESC_STATUS_WR_SM_IDLEf 5847
#define RESET_ENABLEf 5848
#define RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf 5849
#define RESET_MAX_USAGE_PER_EPOCHf 5850
#define RESET_MEM_RDWR_SM_IDLEf 5851
#define RESET_Nf 5852
#define RESET_OFFSETf 5853
#define RESET_OFFSET_REDf 5854
#define RESET_OFFSET_YELLOWf 5855
#define RESET_OUTSTANDING_CNTf 5856
#define RESET_SBUSf 5857
#define RESET_WRED_ENGINEf 5858
#define RESIDUAL_ECC_ENf 5859
#define RESIDUAL_ENf 5860
#define RESIDUE_EMPTY_PORT0f 5861
#define RESIDUE_EMPTY_PORT1f 5862
#define RESIDUE_EMPTY_PORT2f 5863
#define RESIDUE_EMPTY_PORT3f 5864
#define RESIDUE_EMPTY_PORT4f 5865
#define RESIDUE_EMPTY_PORT5f 5866
#define RESIDUE_EMPTY_PORT6f 5867
#define RESIDUE_EMPTY_PORT7f 5868
#define RESPONSE_CONTIGUOUS_WRITEf 5869
#define RESPONSE_ENDIANESSf 5870
#define RESPONSE_WRITE_DISABLEf 5871
#define RESPONSIVEf 5872
#define RESPONSIVE_GREEN_DROP_THDf 5873
#define RESPONSIVE_RED_DROP_THDf 5874
#define RESPONSIVE_YELLOW_DROP_THDf 5875
#define RESP_MEM_TMf 5876
#define RESTARTf 5877
#define REST_OF_SER_STATUSf 5878
#define RESULT_ECCP_IN0f 5879
#define RESULT_ECC_CORRECTEDf 5880
#define RESULT_ECC_CORRUPTf 5881
#define RESULT_ECC_ERROR_ADDRf 5882
#define RESULT_ECC_ERROR_EVf 5883
#define RESULT_ECC_UNCORRECTABLEf 5884
#define RESULT_P_MODE_DISABLE_ECC_MEMf 5885
#define RESULT_SIZEf 5886
#define RESUME_LIMITf 5887
#define RESUME_LIMIT_REDf 5888
#define RESUME_LIMIT_YELLOWf 5889
#define RESUME_OFFSETf 5890
#define RESURRECTf 5891
#define RES_ENf 5892
#define REVISIONf 5893
#define REV_IDf 5894
#define REV_LETTERf 5895
#define REV_NUMf 5896
#define REV_NUMBERf 5897
#define RF_RBT_CTRLf 5898
#define RF_WBT_CTRLf 5899
#define RIGHT_BANK_HASH_ROTRf 5900
#define RIGHT_BANK_HASH_SELf 5901
#define RING_MAPf 5902
#define RING_NUM_SBUS_ID_0f 5903
#define RING_NUM_SBUS_ID_1f 5904
#define RING_NUM_SBUS_ID_10f 5905
#define RING_NUM_SBUS_ID_100f 5906
#define RING_NUM_SBUS_ID_101f 5907
#define RING_NUM_SBUS_ID_102f 5908
#define RING_NUM_SBUS_ID_103f 5909
#define RING_NUM_SBUS_ID_104f 5910
#define RING_NUM_SBUS_ID_105f 5911
#define RING_NUM_SBUS_ID_106f 5912
#define RING_NUM_SBUS_ID_107f 5913
#define RING_NUM_SBUS_ID_108f 5914
#define RING_NUM_SBUS_ID_109f 5915
#define RING_NUM_SBUS_ID_11f 5916
#define RING_NUM_SBUS_ID_110f 5917
#define RING_NUM_SBUS_ID_111f 5918
#define RING_NUM_SBUS_ID_112f 5919
#define RING_NUM_SBUS_ID_113f 5920
#define RING_NUM_SBUS_ID_114f 5921
#define RING_NUM_SBUS_ID_115f 5922
#define RING_NUM_SBUS_ID_116f 5923
#define RING_NUM_SBUS_ID_117f 5924
#define RING_NUM_SBUS_ID_118f 5925
#define RING_NUM_SBUS_ID_119f 5926
#define RING_NUM_SBUS_ID_12f 5927
#define RING_NUM_SBUS_ID_120f 5928
#define RING_NUM_SBUS_ID_121f 5929
#define RING_NUM_SBUS_ID_122f 5930
#define RING_NUM_SBUS_ID_123f 5931
#define RING_NUM_SBUS_ID_124f 5932
#define RING_NUM_SBUS_ID_125f 5933
#define RING_NUM_SBUS_ID_126f 5934
#define RING_NUM_SBUS_ID_127f 5935
#define RING_NUM_SBUS_ID_13f 5936
#define RING_NUM_SBUS_ID_14f 5937
#define RING_NUM_SBUS_ID_15f 5938
#define RING_NUM_SBUS_ID_16f 5939
#define RING_NUM_SBUS_ID_17f 5940
#define RING_NUM_SBUS_ID_18f 5941
#define RING_NUM_SBUS_ID_19f 5942
#define RING_NUM_SBUS_ID_2f 5943
#define RING_NUM_SBUS_ID_20f 5944
#define RING_NUM_SBUS_ID_21f 5945
#define RING_NUM_SBUS_ID_22f 5946
#define RING_NUM_SBUS_ID_23f 5947
#define RING_NUM_SBUS_ID_24f 5948
#define RING_NUM_SBUS_ID_25f 5949
#define RING_NUM_SBUS_ID_26f 5950
#define RING_NUM_SBUS_ID_27f 5951
#define RING_NUM_SBUS_ID_28f 5952
#define RING_NUM_SBUS_ID_29f 5953
#define RING_NUM_SBUS_ID_3f 5954
#define RING_NUM_SBUS_ID_30f 5955
#define RING_NUM_SBUS_ID_31f 5956
#define RING_NUM_SBUS_ID_32f 5957
#define RING_NUM_SBUS_ID_33f 5958
#define RING_NUM_SBUS_ID_34f 5959
#define RING_NUM_SBUS_ID_35f 5960
#define RING_NUM_SBUS_ID_36f 5961
#define RING_NUM_SBUS_ID_37f 5962
#define RING_NUM_SBUS_ID_38f 5963
#define RING_NUM_SBUS_ID_39f 5964
#define RING_NUM_SBUS_ID_4f 5965
#define RING_NUM_SBUS_ID_40f 5966
#define RING_NUM_SBUS_ID_41f 5967
#define RING_NUM_SBUS_ID_42f 5968
#define RING_NUM_SBUS_ID_43f 5969
#define RING_NUM_SBUS_ID_44f 5970
#define RING_NUM_SBUS_ID_45f 5971
#define RING_NUM_SBUS_ID_46f 5972
#define RING_NUM_SBUS_ID_47f 5973
#define RING_NUM_SBUS_ID_48f 5974
#define RING_NUM_SBUS_ID_49f 5975
#define RING_NUM_SBUS_ID_5f 5976
#define RING_NUM_SBUS_ID_50f 5977
#define RING_NUM_SBUS_ID_51f 5978
#define RING_NUM_SBUS_ID_52f 5979
#define RING_NUM_SBUS_ID_53f 5980
#define RING_NUM_SBUS_ID_54f 5981
#define RING_NUM_SBUS_ID_55f 5982
#define RING_NUM_SBUS_ID_56f 5983
#define RING_NUM_SBUS_ID_57f 5984
#define RING_NUM_SBUS_ID_58f 5985
#define RING_NUM_SBUS_ID_59f 5986
#define RING_NUM_SBUS_ID_6f 5987
#define RING_NUM_SBUS_ID_60f 5988
#define RING_NUM_SBUS_ID_61f 5989
#define RING_NUM_SBUS_ID_62f 5990
#define RING_NUM_SBUS_ID_63f 5991
#define RING_NUM_SBUS_ID_64f 5992
#define RING_NUM_SBUS_ID_65f 5993
#define RING_NUM_SBUS_ID_66f 5994
#define RING_NUM_SBUS_ID_67f 5995
#define RING_NUM_SBUS_ID_68f 5996
#define RING_NUM_SBUS_ID_69f 5997
#define RING_NUM_SBUS_ID_7f 5998
#define RING_NUM_SBUS_ID_70f 5999
#define RING_NUM_SBUS_ID_71f 6000
#define RING_NUM_SBUS_ID_72f 6001
#define RING_NUM_SBUS_ID_73f 6002
#define RING_NUM_SBUS_ID_74f 6003
#define RING_NUM_SBUS_ID_75f 6004
#define RING_NUM_SBUS_ID_76f 6005
#define RING_NUM_SBUS_ID_77f 6006
#define RING_NUM_SBUS_ID_78f 6007
#define RING_NUM_SBUS_ID_79f 6008
#define RING_NUM_SBUS_ID_8f 6009
#define RING_NUM_SBUS_ID_80f 6010
#define RING_NUM_SBUS_ID_81f 6011
#define RING_NUM_SBUS_ID_82f 6012
#define RING_NUM_SBUS_ID_83f 6013
#define RING_NUM_SBUS_ID_84f 6014
#define RING_NUM_SBUS_ID_85f 6015
#define RING_NUM_SBUS_ID_86f 6016
#define RING_NUM_SBUS_ID_87f 6017
#define RING_NUM_SBUS_ID_88f 6018
#define RING_NUM_SBUS_ID_89f 6019
#define RING_NUM_SBUS_ID_9f 6020
#define RING_NUM_SBUS_ID_90f 6021
#define RING_NUM_SBUS_ID_91f 6022
#define RING_NUM_SBUS_ID_92f 6023
#define RING_NUM_SBUS_ID_93f 6024
#define RING_NUM_SBUS_ID_94f 6025
#define RING_NUM_SBUS_ID_95f 6026
#define RING_NUM_SBUS_ID_96f 6027
#define RING_NUM_SBUS_ID_97f 6028
#define RING_NUM_SBUS_ID_98f 6029
#define RING_NUM_SBUS_ID_99f 6030
#define RLD_STS_UPD_DISf 6031
#define RL_CREDIT_OVERFLOWf 6032
#define RL_CREDIT_UNDERFLOWf 6033
#define RL_DISABLEf 6034
#define RL_INT_ENf 6035
#define RL_INT_SETf 6036
#define RL_INT_STATf 6037
#define RMNG_REPSf 6038
#define ROBUST_HASH_ENf 6039
#define ROBUST_HASH_INSTANCE_SELECTf 6040
#define ROFSf 6041
#define ROO_19_NOTUSEDf 6042
#define ROO_LVT_CMOSf 6043
#define ROO_LVT_NMOSf 6044
#define ROO_LVT_PMOSf 6045
#define ROO_SRAM_NMOSf 6046
#define ROO_SRAM_PMOSf 6047
#define ROO_SVT_CMOSf 6048
#define ROO_SVT_CMOS_CPP64f 6049
#define ROO_SVT_CMOS_CPP76f 6050
#define ROO_SVT_NMOSf 6051
#define ROO_SVT_NMOS_CPP64f 6052
#define ROO_SVT_PMOSf 6053
#define ROO_SVT_PMOS_CPP64f 6054
#define ROO_ULVT_CMOSf 6055
#define ROO_ULVT_CMOS_M2f 6056
#define ROO_ULVT_CMOS_M3f 6057
#define ROO_ULVT_CMOS_M4f 6058
#define ROO_ULVT_NMOSf 6059
#define ROO_ULVT_PMOSf 6060
#define ROSC_THR1_INTR_CLEARf 6061
#define ROSC_THR2_INTR_CLEARf 6062
#define RO_EN_LVT11f 6063
#define RO_EN_LVT8f 6064
#define RO_EN_SVT11f 6065
#define RO_EN_SVT8f 6066
#define RO_EN_ULVT11f 6067
#define RO_EN_ULVT8f 6068
#define RPEf 6069
#define RPE_1BIT_ECCERRf 6070
#define RPE_2BIT_ECCERRf 6071
#define RPE_CLK_ENf 6072
#define RPE_IPINTF_WRR_WEIGHTf 6073
#define RPE_PIO_MEMDMA_PKT_DROPf 6074
#define RPE_PIO_MEMDMA_PKT_DROP_CLRf 6075
#define RPE_SCHAN_SBUSDMA_PKT_DROPf 6076
#define RPE_SCHAN_SBUSDMA_PKT_DROP_CLRf 6077
#define RPE_SCHAN_SBUSDMA_SBUS_WRR_WEIGHTf 6078
#define RQEF_OVF_INT_ENf 6079
#define RQEF_OVF_INT_SETf 6080
#define RQEF_OVF_INT_STATf 6081
#define RQE_CELL_FREE_LISTf 6082
#define RQE_CELL_LINK_LISTf 6083
#define RQE_CELL_QUEUEf 6084
#define RQE_FIFOf 6085
#define RQE_ICC_COMP_FIFO_Af 6086
#define RQE_ICC_COMP_FIFO_Bf 6087
#define RQE_ICC_COMP_FIFO_Cf 6088
#define RQE_INFOTBL_FL_ERRf 6089
#define RQE_INFOTBL_FREE_LISTf 6090
#define RQE_INFO_IDXf 6091
#define RQE_INFO_INDEXf 6092
#define RQE_INFO_TABLEf 6093
#define RQE_INT_ENf 6094
#define RQE_INT_SETf 6095
#define RQE_INT_STATf 6096
#define RQE_PIPELINE_FCFIFOf 6097
#define RQE_PKTQ_FREE_LISTf 6098
#define RQE_PKTQ_LINK_LISTf 6099
#define RQE_PKT_QUEUEf 6100
#define RQE_PORT_TO_DEVICE_PORT_MAPPINGf 6101
#define RQE_QNUMf 6102
#define RQE_QUEUEf 6103
#define RQE_Q_NUMf 6104
#define RQE_Q_NUM_0f 6105
#define RQE_Q_NUM_1f 6106
#define RQE_Q_NUM_2f 6107
#define RQE_Q_NUM_3f 6108
#define RQE_Q_NUM_STRf 6109
#define RQE_SPf 6110
#define RQE_SP_STf 6111
#define RSELf 6112
#define RSHFL_INT_ENf 6113
#define RSHFL_INT_SETf 6114
#define RSHFL_INT_STATf 6115
#define RSTB_HWf 6116
#define RSVDf 6117
#define RSVD1f 6118
#define RSVD3_1f 6119
#define RSVD_0f 6120
#define RSVD_1f 6121
#define RSVD_2f 6122
#define RSVD_3f 6123
#define RSVD_4f 6124
#define RSVD_5f 6125
#define RSVD_NEXT_HOP_INDEXf 6126
#define RS_FEC_CWM_NIBBLE_MATCH_COUNTf 6127
#define RS_FEC_SYMBOL_ERROR_COUNT_THRESHOLDf 6128
#define RS_FEC_SYMBOL_ERROR_WINDOW_MODEf 6129
#define RS_FEC_SYNC_HEADER_MODEf 6130
#define RS_SOFT_RESETf 6131
#define RTS0_MHOST0f 6132
#define RTS0_MHOST1f 6133
#define RTS1_MHOST0f 6134
#define RTS1_MHOST1f 6135
#define RUNf 6136
#define RUNT_THRESHOLDf 6137
#define RW_EXCESS_ENTRIESf 6138
#define RW_FS_PROFILE_TABLE_COR_ERR_RPT_0_ENf 6139
#define RW_FS_PROFILE_TABLE_COR_ERR_RPT_1_ENf 6140
#define RW_FS_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 6141
#define RW_FS_PROFILE_TABLE_ECC_0_ENf 6142
#define RW_FS_PROFILE_TABLE_ECC_1_ENf 6143
#define RW_FS_PROFILE_TABLE_ECC_EN_SETf 6144
#define RW_HC_PROFILE_TABLE_COR_ERR_RPT_0_ENf 6145
#define RW_HC_PROFILE_TABLE_COR_ERR_RPT_1_ENf 6146
#define RW_HC_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 6147
#define RW_HC_PROFILE_TABLE_ECC_0_ENf 6148
#define RW_HC_PROFILE_TABLE_ECC_1_ENf 6149
#define RW_HC_PROFILE_TABLE_ECC_EN_SETf 6150
#define RW_OUT_OF_BOUNDf 6151
#define RXBUF_THRESHOLDf 6152
#define RXRAMf 6153
#define RX_ANY_STARTf 6154
#define RX_CDC_DOUBLE_BIT_ERRf 6155
#define RX_CDC_ECC_CTRL_ENf 6156
#define RX_CDC_FORCE_DOUBLE_BIT_ERRf 6157
#define RX_CDC_FORCE_SINGLE_BIT_ERRf 6158
#define RX_CDC_MEM_CTRL_TMf 6159
#define RX_CDC_SINGLE_BIT_ERRf 6160
#define RX_DUAL_CYCLE_TDM_ENf 6161
#define RX_ENf 6162
#define RX_FLEX_TDM_ENABLEf 6163
#define RX_FLOWCONTROL_REQ_FULLf 6164
#define RX_LLFC_ENf 6165
#define RX_LLFC_FC_OBJ_LOGICALf 6166
#define RX_LLFC_FC_OBJ_PHYSICALf 6167
#define RX_LLFC_MSG_TYPE_LOGICALf 6168
#define RX_LLFC_MSG_TYPE_PHYSICALf 6169
#define RX_MAX_SIZEf 6170
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_0f 6171
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_1f 6172
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_2f 6173
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_3f 6174
#define RX_MPP0_1588_STEP_DELAY_INT_NS_0f 6175
#define RX_MPP0_1588_STEP_DELAY_INT_NS_1f 6176
#define RX_MPP0_1588_STEP_DELAY_INT_NS_2f 6177
#define RX_MPP0_1588_STEP_DELAY_INT_NS_3f 6178
#define RX_MPP0_1588_VL_0f 6179
#define RX_MPP0_1588_VL_1f 6180
#define RX_MPP0_1588_VL_2f 6181
#define RX_MPP0_1588_VL_3f 6182
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_0f 6183
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_1f 6184
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_2f 6185
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_3f 6186
#define RX_MPP1_1588_STEP_DELAY_INT_NS_0f 6187
#define RX_MPP1_1588_STEP_DELAY_INT_NS_1f 6188
#define RX_MPP1_1588_STEP_DELAY_INT_NS_2f 6189
#define RX_MPP1_1588_STEP_DELAY_INT_NS_3f 6190
#define RX_MPP1_1588_VL_0f 6191
#define RX_MPP1_1588_VL_1f 6192
#define RX_MPP1_1588_VL_2f 6193
#define RX_MPP1_1588_VL_3f 6194
#define RX_MSG_OVERFLOWf 6195
#define RX_NON_LINEAR_QUAD_TDM_ENf 6196
#define RX_PASS_CTRLf 6197
#define RX_PASS_PAUSEf 6198
#define RX_PASS_PFCf 6199
#define RX_PAUSE_ENf 6200
#define RX_PFC_ENf 6201
#define RX_PKT_BUF_1BIT_ECCERRf 6202
#define RX_PKT_BUF_2BIT_ECCERRf 6203
#define RX_PKT_OVERFLOWf 6204
#define RX_PORT_ENf 6205
#define RX_SAf 6206
#define RX_TIMER_BYTE_ADJUSTf 6207
#define RX_TIMER_BYTE_ADJUST_ENf 6208
#define SAf 6209
#define SAF_CELLS_IN_EB_CNTRf 6210
#define SAF_CELLS_IN_ITM_CNTRf 6211
#define SAF_CELL_TAGf 6212
#define SAF_DIS_EX1f 6213
#define SAF_PKTS_IN_EB_CNTRf 6214
#define SAF_PKTS_IN_ITM_CNTRf 6215
#define SAMPLESf 6216
#define SAMPLE_COUNTf 6217
#define SAMPLE_THRESHOLDf 6218
#define SAMPLING_PERIODf 6219
#define SAMPLING_WND_START_TIMEf 6220
#define SATURATE_ENABLEf 6221
#define SA_HIf 6222
#define SA_LOf 6223
#define SA_UPDATE_ENABLEf 6224
#define SBR_PROFILE_INDEXf 6225
#define SBUSACK_ERRORf 6226
#define SBUSACK_NACKf 6227
#define SBUSACK_TIMEOUTf 6228
#define SBUSACK_WRONG_BEATCOUNTf 6229
#define SBUSACK_WRONG_OPCODEf 6230
#define SBUSDMA_ACTIVEf 6231
#define SBUSDMA_CH0_1BIT_ECCERRf 6232
#define SBUSDMA_CH0_2BIT_ECCERRf 6233
#define SBUSDMA_CH0_DONEf 6234
#define SBUSDMA_CH1_1BIT_ECCERRf 6235
#define SBUSDMA_CH1_2BIT_ECCERRf 6236
#define SBUSDMA_CH1_DONEf 6237
#define SBUSDMA_CH2_1BIT_ECCERRf 6238
#define SBUSDMA_CH2_2BIT_ECCERRf 6239
#define SBUSDMA_CH2_DONEf 6240
#define SBUSDMA_CH3_1BIT_ECCERRf 6241
#define SBUSDMA_CH3_2BIT_ECCERRf 6242
#define SBUSDMA_CH3_DONEf 6243
#define SBUSDMA_CH4_1BIT_ECCERRf 6244
#define SBUSDMA_CH4_2BIT_ECCERRf 6245
#define SBUSDMA_CH4_DONEf 6246
#define SBUSDMA_CH5_1BIT_ECCERRf 6247
#define SBUSDMA_CH5_2BIT_ECCERRf 6248
#define SBUSDMA_CH5_DONEf 6249
#define SBUSDMA_CH6_1BIT_ECCERRf 6250
#define SBUSDMA_CH6_2BIT_ECCERRf 6251
#define SBUSDMA_CH6_DONEf 6252
#define SBUSDMA_CH7_1BIT_ECCERRf 6253
#define SBUSDMA_CH7_2BIT_ECCERRf 6254
#define SBUSDMA_CH7_DONEf 6255
#define SBUS_ARB_BLOCK_CNTf 6256
#define SBUS_BCAST_BLOCK_IDf 6257
#define SBUS_CHAIN_LASTf 6258
#define SBUS_MOR_FIFO_OVERFLOWf 6259
#define SBUS_MOR_FIFO_RESETf 6260
#define SBUS_MOR_FIFO_USAGEf 6261
#define SBUS_NUM_BANKSf 6262
#define SBUS_SPACINGf 6263
#define SBUS_SPLIT_ERR_CHK_OVERRIDEf 6264
#define SCALEf 6265
#define SCAN_DISABLEf 6266
#define SCAN_SPACINGf 6267
#define SCB_CREDIT_OVERFLOWf 6268
#define SCB_CREDIT_UNDERFLOWf 6269
#define SCB_FIFO_OVERFLOW_PIPE0f 6270
#define SCB_FIFO_OVERFLOW_PIPE1f 6271
#define SCB_FIFO_OVERFLOW_PIPE2f 6272
#define SCB_FIFO_OVERFLOW_PIPE3f 6273
#define SCB_INTERLEAVED_PKTSf 6274
#define SCB_INTERLEAVED_PKTS_STATf 6275
#define SCB_INT_ENf 6276
#define SCB_INT_SETf 6277
#define SCB_INT_STATf 6278
#define SCC_MODEf 6279
#define SCFIFO_BLK_PTRf 6280
#define SCFIFO_CELL_CNT_GT_0f 6281
#define SCFIFO_PKT_CELL_CNT_GT_0f 6282
#define SCFIFO_PTR0f 6283
#define SCFIFO_PTR1f 6284
#define SCFIFO_PTR2f 6285
#define SCFIFO_PTR3f 6286
#define SCFIFO_TAIL_BLOCKf 6287
#define SCFIFO_TAIL_OFFSETf 6288
#define SCHAN_CH0_OP_DONEf 6289
#define SCHAN_CH1_OP_DONEf 6290
#define SCHAN_CH2_OP_DONEf 6291
#define SCHAN_CH3_OP_DONEf 6292
#define SCHAN_CH4_OP_DONEf 6293
#define SCHAN_CH5_OP_DONEf 6294
#define SCHAN_CH6_OP_DONEf 6295
#define SCHAN_CH7_OP_DONEf 6296
#define SCHAN_CH8_OP_DONEf 6297
#define SCHAN_CH9_OP_DONEf 6298
#define SCHAN_ERRORf 6299
#define SCHAN_FIFO_0_1BIT_ECCERRf 6300
#define SCHAN_FIFO_0_2BIT_ECCERRf 6301
#define SCHAN_FIFO_0_CH0_DONEf 6302
#define SCHAN_FIFO_0_CH1_DONEf 6303
#define SCHAN_FIFO_0_MEMWR_WRR_WEIGHTf 6304
#define SCHAN_FIFO_1_1BIT_ECCERRf 6305
#define SCHAN_FIFO_1_2BIT_ECCERRf 6306
#define SCHAN_FIFO_1_CH0_DONEf 6307
#define SCHAN_FIFO_1_CH1_DONEf 6308
#define SCHAN_FIFO_1_MEMWR_WRR_WEIGHTf 6309
#define SCHAN_SBUSDMA_1BIT_ECCERRf 6310
#define SCHAN_SBUSDMA_2BIT_ECCERRf 6311
#define SCH_Q_NUM_0f 6312
#define SCH_Q_NUM_1f 6313
#define SCH_Q_NUM_10f 6314
#define SCH_Q_NUM_11f 6315
#define SCH_Q_NUM_2f 6316
#define SCH_Q_NUM_3f 6317
#define SCH_Q_NUM_4f 6318
#define SCH_Q_NUM_5f 6319
#define SCH_Q_NUM_6f 6320
#define SCH_Q_NUM_7f 6321
#define SCH_Q_NUM_8f 6322
#define SCH_Q_NUM_9f 6323
#define SCQ0_CAT1_PIPE_THD_REACHEDf 6324
#define SCQ1_CAT1_PIPE_THD_REACHEDf 6325
#define SCQ2_CAT1_PIPE_THD_REACHEDf 6326
#define SCQ3_CAT1_PIPE_THD_REACHEDf 6327
#define SCQENTRY_HEADf 6328
#define SCQENTRY_PTRf 6329
#define SCQENTRY_TAILf 6330
#define SCQE_CNTf 6331
#define SCQE_CNT_OVERFLOWf 6332
#define SCQE_CNT_UNDERFLOWf 6333
#define SCQE_FL_DUP_PTRf 6334
#define SCQE_FL_MEM_INIT_ENf 6335
#define SCQ_ENTRY_OVERFLOW_PIPE0f 6336
#define SCQ_ENTRY_OVERFLOW_PIPE1f 6337
#define SCQ_ENTRY_OVERFLOW_PIPE2f 6338
#define SCQ_ENTRY_OVERFLOW_PIPE3f 6339
#define SCQ_FAP_HWM_COUNTf 6340
#define SCQ_FL_DUP_PTRf 6341
#define SCQ_FL_INVALID_PTRf 6342
#define SCQ_FL_MEM_INIT_ENf 6343
#define SCQ_HP_FIFO_CNTf 6344
#define SCQ_SCFF_FL_CNTf 6345
#define SCQ_SCFF_FL_FULLf 6346
#define SCQ_SCQE_FL_CNTf 6347
#define SCQ_SCQE_FL_FULLf 6348
#define SCRATCHf 6349
#define SCR_MODEf 6350
#define SC_RBT_CTRLf 6351
#define SC_WBT_CTRLf 6352
#define SECTION0_BITMAPf 6353
#define SECTION0_OFFSETf 6354
#define SECTION1_BITMAPf 6355
#define SECTION1_OFFSETf 6356
#define SECTION2_BITMAPf 6357
#define SECTION2_OFFSETf 6358
#define SECTION3_BITMAPf 6359
#define SECTION_BITMAPf 6360
#define SECTION_OFFSETf 6361
#define SEEDf 6362
#define SEED_PROFILEf 6363
#define SEL0f 6364
#define SEL1f 6365
#define SEL2f 6366
#define SEL3f 6367
#define SELECTf 6368
#define SELECT_4BIT_CONT0_3f 6369
#define SELECT_4BIT_CONT12_15f 6370
#define SELECT_4BIT_CONT16_19f 6371
#define SELECT_4BIT_CONT20_23f 6372
#define SELECT_4BIT_CONT24_27f 6373
#define SELECT_4BIT_CONT28_31f 6374
#define SELECT_4BIT_CONT4_7f 6375
#define SELECT_4BIT_CONT8_11f 6376
#define SELECT_CURRENT_USED_ENTRIESf 6377
#define SELECT_SP_PORT_QUALITY_MAPPINGf 6378
#define SELF_TRIGGER_ENf 6379
#define SELF_TRIGGER_SETUP_DONEf 6380
#define SEL_1f 6381
#define SEL_2f 6382
#define SEL_INT_PHYf 6383
#define SEND_DONEf 6384
#define SEND_TO_RQEf 6385
#define SENSOR_IDXf 6386
#define SEQUENCER_INITf 6387
#define SEQUENCE_IDf 6388
#define SEQUENCE_NUMf 6389
#define SEQUENCE_NUMBER_ENf 6390
#define SEQUENCE_NUMBER_INCREMENTf 6391
#define SEQUENCE_NUMBER_UPDATE_ENf 6392
#define SEQ_MASK_CEN_ROSCf 6393
#define SEQ_MASK_PVT_MNTRf 6394
#define SEQ_NUMf 6395
#define SEQ_NUM_CHECK_ENABLEf 6396
#define SERVICE_COMPLETEf 6397
#define SER_CHECK_FAILf 6398
#define SER_COR_Rf 6399
#define SER_COR_Wf 6400
#define SER_ENf 6401
#define SER_FIFO_NON_EMPTYf 6402
#define SER_PKT_DROP_ENf 6403
#define SER_STICKY_BIT_CLEARf 6404
#define SER_UNCOR_Rf 6405
#define SER_UNCOR_Wf 6406
#define SGf 6407
#define SGN_DETf 6408
#define SHADOW_POOLf 6409
#define SHARED_ALPHAf 6410
#define SHARED_COUNTf 6411
#define SHARED_COUNT_0f 6412
#define SHARED_COUNT_1f 6413
#define SHARED_COUNT_2f 6414
#define SHARED_COUNT_3f 6415
#define SHARED_COUNT_MONf 6416
#define SHARED_COUNT_MON_0f 6417
#define SHARED_COUNT_MON_1f 6418
#define SHARED_COUNT_MON_2f 6419
#define SHARED_COUNT_MON_3f 6420
#define SHARED_LIMITf 6421
#define SHARED_LIMIT_OFFSET_REDf 6422
#define SHARED_LIMIT_OFFSET_YELLOWf 6423
#define SHARED_LIMIT_PCT_REDf 6424
#define SHARED_LIMIT_PCT_YELLOWf 6425
#define SHARED_LIMIT_REDf 6426
#define SHARED_LIMIT_YELLOWf 6427
#define SHARED_RESUMEf 6428
#define SHIFT_1f 6429
#define SHIFT_2f 6430
#define SHUFFLE_INDEX_SELf 6431
#define SHUFFLE_TBL_SELf 6432
#define SIGNATUREf 6433
#define SIG_DETf 6434
#define SINGLE_BIT_ECCERRf 6435
#define SINGLE_BIT_ERRf 6436
#define SINGLE_BIT_ERR_BNK_0f 6437
#define SINGLE_BIT_ERR_BNK_1f 6438
#define SINGLE_BIT_ERR_DETECTEDf 6439
#define SINGLE_BIT_ERR_DETECTED_HOST_MEMf 6440
#define SINGLE_BIT_ERR_DETECTED_IN_HOSTRD_MEMf 6441
#define SINGLE_BIT_ERR_DETECTED_IN_REPLY_MEMf 6442
#define SINGLE_BIT_ERR_DETECTED_IN_REQ_MEMf 6443
#define SINGLE_BIT_ERR_IN_CMD_MEMf 6444
#define SINGLE_BIT_ERR_IN_DATA_MEMf 6445
#define SINGLE_BIT_ERR_IN_LLIST_MEMf 6446
#define SINGLE_BIT_ERR_IN_RESP_MEMf 6447
#define SINGLE_PORT_MODE_SPEED_400Gf 6448
#define SIPf 6449
#define SIP_IPV4f 6450
#define SIP_IPV6f 6451
#define SIP_IPV6_B0f 6452
#define SIP_IPV6_B1f 6453
#define SIP_IPV6_B2f 6454
#define SIP_IPV6_B3f 6455
#define SIZE0_OUT_0f 6456
#define SIZE0_OUT_0_MASKf 6457
#define SIZE0_OUT_1f 6458
#define SIZE0_OUT_1_MASKf 6459
#define SIZE0_OUT_2f 6460
#define SIZE0_OUT_2_MASKf 6461
#define SIZE0_OUT_3f 6462
#define SIZE0_OUT_3_MASKf 6463
#define SIZE0_OUT_4f 6464
#define SIZE0_OUT_4_MASKf 6465
#define SIZE0_OUT_5f 6466
#define SIZE0_OUT_5_MASKf 6467
#define SIZE0_OUT_6f 6468
#define SIZE0_OUT_6_MASKf 6469
#define SIZE0_OUT_7f 6470
#define SIZE0_OUT_7_MASKf 6471
#define SIZE0_OUT_FULLf 6472
#define SIZE0_OUT_FULL_MASKf 6473
#define SIZE0_SEL_0f 6474
#define SIZE0_SEL_1f 6475
#define SIZE0_SEL_10f 6476
#define SIZE0_SEL_11f 6477
#define SIZE0_SEL_12f 6478
#define SIZE0_SEL_13f 6479
#define SIZE0_SEL_14f 6480
#define SIZE0_SEL_15f 6481
#define SIZE0_SEL_2f 6482
#define SIZE0_SEL_3f 6483
#define SIZE0_SEL_4f 6484
#define SIZE0_SEL_5f 6485
#define SIZE0_SEL_6f 6486
#define SIZE0_SEL_7f 6487
#define SIZE0_SEL_8f 6488
#define SIZE0_SEL_9f 6489
#define SIZE0_SEL_FULLf 6490
#define SIZE1_OUT_0f 6491
#define SIZE1_OUT_0_MASKf 6492
#define SIZE1_OUT_1f 6493
#define SIZE1_OUT_1_MASKf 6494
#define SIZE1_OUT_2f 6495
#define SIZE1_OUT_2_MASKf 6496
#define SIZE1_OUT_FULLf 6497
#define SIZE1_OUT_FULL_MASKf 6498
#define SIZE1_SEL_0f 6499
#define SIZE1_SEL_1f 6500
#define SIZE1_SEL_2f 6501
#define SIZE1_SEL_3f 6502
#define SIZE1_SEL_4f 6503
#define SIZE1_SEL_5f 6504
#define SIZE1_SEL_6f 6505
#define SIZE1_SEL_7f 6506
#define SIZE1_SEL_FULLf 6507
#define SIZE_16BIT_CONT0_MUX_SELf 6508
#define SIZE_16BIT_CONT10_MUX_SELf 6509
#define SIZE_16BIT_CONT11_MUX_SELf 6510
#define SIZE_16BIT_CONT12_MUX_SELf 6511
#define SIZE_16BIT_CONT13_MUX_SELf 6512
#define SIZE_16BIT_CONT14_MUX_SELf 6513
#define SIZE_16BIT_CONT15_MUX_SELf 6514
#define SIZE_16BIT_CONT16_MUX_SELf 6515
#define SIZE_16BIT_CONT17_MUX_SELf 6516
#define SIZE_16BIT_CONT18_MUX_SELf 6517
#define SIZE_16BIT_CONT19_MUX_SELf 6518
#define SIZE_16BIT_CONT1_MUX_SELf 6519
#define SIZE_16BIT_CONT20_MUX_SELf 6520
#define SIZE_16BIT_CONT21_MUX_SELf 6521
#define SIZE_16BIT_CONT22_MUX_SELf 6522
#define SIZE_16BIT_CONT23_MUX_SELf 6523
#define SIZE_16BIT_CONT24_MUX_SELf 6524
#define SIZE_16BIT_CONT25_MUX_SELf 6525
#define SIZE_16BIT_CONT2_MUX_SELf 6526
#define SIZE_16BIT_CONT3_MUX_SELf 6527
#define SIZE_16BIT_CONT4_MUX_SELf 6528
#define SIZE_16BIT_CONT5_MUX_SELf 6529
#define SIZE_16BIT_CONT6_MUX_SELf 6530
#define SIZE_16BIT_CONT7_MUX_SELf 6531
#define SIZE_16BIT_CONT8_MUX_SELf 6532
#define SIZE_16BIT_CONT9_MUX_SELf 6533
#define SIZE_4BIT_CONT0_MUX_SELf 6534
#define SIZE_4BIT_CONT10_MUX_SELf 6535
#define SIZE_4BIT_CONT11_MUX_SELf 6536
#define SIZE_4BIT_CONT12_MUX_SELf 6537
#define SIZE_4BIT_CONT13_MUX_SELf 6538
#define SIZE_4BIT_CONT14_MUX_SELf 6539
#define SIZE_4BIT_CONT15_MUX_SELf 6540
#define SIZE_4BIT_CONT16_MUX_SELf 6541
#define SIZE_4BIT_CONT17_MUX_SELf 6542
#define SIZE_4BIT_CONT18_MUX_SELf 6543
#define SIZE_4BIT_CONT19_MUX_SELf 6544
#define SIZE_4BIT_CONT1_MUX_SELf 6545
#define SIZE_4BIT_CONT20_MUX_SELf 6546
#define SIZE_4BIT_CONT21_MUX_SELf 6547
#define SIZE_4BIT_CONT22_MUX_SELf 6548
#define SIZE_4BIT_CONT23_MUX_SELf 6549
#define SIZE_4BIT_CONT24_MUX_SELf 6550
#define SIZE_4BIT_CONT25_MUX_SELf 6551
#define SIZE_4BIT_CONT26_MUX_SELf 6552
#define SIZE_4BIT_CONT27_MUX_SELf 6553
#define SIZE_4BIT_CONT28_MUX_SELf 6554
#define SIZE_4BIT_CONT29_MUX_SELf 6555
#define SIZE_4BIT_CONT2_MUX_SELf 6556
#define SIZE_4BIT_CONT30_MUX_SELf 6557
#define SIZE_4BIT_CONT31_MUX_SELf 6558
#define SIZE_4BIT_CONT3_MUX_SELf 6559
#define SIZE_4BIT_CONT4_MUX_SELf 6560
#define SIZE_4BIT_CONT5_MUX_SELf 6561
#define SIZE_4BIT_CONT6_MUX_SELf 6562
#define SIZE_4BIT_CONT7_MUX_SELf 6563
#define SIZE_4BIT_CONT8_MUX_SELf 6564
#define SIZE_4BIT_CONT9_MUX_SELf 6565
#define SKIPf 6566
#define SKIP_CURRENT_LABEL_HASHf 6567
#define SKIP_CURRENT_LABEL_LOOKUPf 6568
#define SKIP_NEXT_LABEL_HASHf 6569
#define SKIP_NEXT_LABEL_LOOKUPf 6570
#define SKIP_STARTf 6571
#define SLAVE_ABORTf 6572
#define SLAVE_PECf 6573
#define SLAVE_RD_EVENT_ENf 6574
#define SLAVE_RD_STATUSf 6575
#define SLAVE_RX_EVENTf 6576
#define SLAVE_RX_EVENT_ENf 6577
#define SLAVE_RX_FIFO_FLUSHf 6578
#define SLAVE_RX_FIFO_FULLf 6579
#define SLAVE_RX_FIFO_FULL_ENf 6580
#define SLAVE_RX_FIFO_THRESHOLDf 6581
#define SLAVE_RX_PKT_COUNTf 6582
#define SLAVE_RX_THRESHOLD_HITf 6583
#define SLAVE_RX_THRESHOLD_HIT_ENf 6584
#define SLAVE_SMBUS_RD_DATAf 6585
#define SLAVE_SMBUS_WR_DATAf 6586
#define SLAVE_START_BUSYf 6587
#define SLAVE_START_BUSY_COMMANDf 6588
#define SLAVE_START_BUSY_ENf 6589
#define SLAVE_STATUSf 6590
#define SLAVE_TX_FIFO_FLUSHf 6591
#define SLAVE_TX_UNDERRUN_ENf 6592
#define SLAVE_WR_STATUSf 6593
#define SLEEPDEEPf 6594
#define SLEEPHOLDACKf 6595
#define SLEEPHOLDREQNf 6596
#define SLEEPINGf 6597
#define SLICE0_DATA_READ_AXIIDf 6598
#define SLICE0_DATA_READ_WRR_WEIGHTf 6599
#define SLICE0_DATA_WRITE_WRR_WEIGHTf 6600
#define SLICE0_DESC_READ_AXIIDf 6601
#define SLICE0_DESC_READ_WRR_WEIGHTf 6602
#define SLICE0_DESC_WRITE_WRR_WEIGHTf 6603
#define SLICE0_ECC_CHECK_ENf 6604
#define SLICE0_MAX_BUFLIMITf 6605
#define SLICE0_MEMWR_WRR_WEIGHTf 6606
#define SLICE0_MIN_BUFLIMITf 6607
#define SLICE0_THRESHOLDf 6608
#define SLICE0_WRR_WEIGHTf 6609
#define SLICE1_DATA_READ_AXIIDf 6610
#define SLICE1_DATA_READ_WRR_WEIGHTf 6611
#define SLICE1_DATA_WRITE_WRR_WEIGHTf 6612
#define SLICE1_DESC_READ_AXIIDf 6613
#define SLICE1_DESC_READ_WRR_WEIGHTf 6614
#define SLICE1_DESC_WRITE_WRR_WEIGHTf 6615
#define SLICE1_ECC_CHECK_ENf 6616
#define SLICE1_MAX_BUFLIMITf 6617
#define SLICE1_MEMWR_WRR_WEIGHTf 6618
#define SLICE1_MIN_BUFLIMITf 6619
#define SLICE1_THRESHOLDf 6620
#define SLICE1_WRR_WEIGHTf 6621
#define SLICE2_DATA_READ_AXIIDf 6622
#define SLICE2_DATA_READ_WRR_WEIGHTf 6623
#define SLICE2_DATA_WRITE_WRR_WEIGHTf 6624
#define SLICE2_DESC_READ_AXIIDf 6625
#define SLICE2_DESC_READ_WRR_WEIGHTf 6626
#define SLICE2_DESC_WRITE_WRR_WEIGHTf 6627
#define SLICE2_ECC_CHECK_ENf 6628
#define SLICE2_MAX_BUFLIMITf 6629
#define SLICE2_MEMWR_WRR_WEIGHTf 6630
#define SLICE2_MIN_BUFLIMITf 6631
#define SLICE2_THRESHOLDf 6632
#define SLICE2_WRR_WEIGHTf 6633
#define SLICE3_DATA_READ_AXIIDf 6634
#define SLICE3_DATA_READ_WRR_WEIGHTf 6635
#define SLICE3_DATA_WRITE_WRR_WEIGHTf 6636
#define SLICE3_DESC_READ_AXIIDf 6637
#define SLICE3_DESC_READ_WRR_WEIGHTf 6638
#define SLICE3_DESC_WRITE_WRR_WEIGHTf 6639
#define SLICE3_ECC_CHECK_ENf 6640
#define SLICE3_MAX_BUFLIMITf 6641
#define SLICE3_MIN_BUFLIMITf 6642
#define SLICE3_THRESHOLDf 6643
#define SLICE3_WRR_WEIGHTf 6644
#define SLIM_COUNTER_SELECTf 6645
#define SLIM_COUNT_A3_A2_A1f 6646
#define SLOT0_PORT_NUMf 6647
#define SLOT1_PORT_NUMf 6648
#define SLOT2_PORT_NUMf 6649
#define SLOT3_PORT_NUMf 6650
#define SLOT4_PORT_NUMf 6651
#define SLOT5_PORT_NUMf 6652
#define SLOT6_PORT_NUMf 6653
#define SLOT7_PORT_NUMf 6654
#define SLOT_PIPELINE_0_UNCORRECTED_ECC_ERRf 6655
#define SLOT_PIPELINE_1_UNCORRECTED_ECC_ERRf 6656
#define SLOT_PIPELINE_ECC_ENf 6657
#define SLOT_PIPELINE_ECC_FORCE_ERRf 6658
#define SLOT_PIPELINE_EN_COR_ERR_RPTf 6659
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_0_ENf 6660
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_1_ENf 6661
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_2_ENf 6662
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 6663
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_0_ENf 6664
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_1_ENf 6665
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_2_ENf 6666
#define SMALL_FLEX_HDR_16BIT_FS_PROFILE_TABLE_ECC_EN_SETf 6667
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_0_ENf 6668
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_1_ENf 6669
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_2_ENf 6670
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 6671
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_0_ENf 6672
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_1_ENf 6673
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_2_ENf 6674
#define SMALL_FLEX_HDR_32BIT_FS_PROFILE_TABLE_ECC_EN_SETf 6675
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_0_ENf 6676
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_1_ENf 6677
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_2_ENf 6678
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_COR_ERR_RPT_EN_SETf 6679
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_ECC_0_ENf 6680
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_ECC_1_ENf 6681
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_ECC_2_ENf 6682
#define SMALL_FLEX_HDR_HC_PROFILE_TABLE_ECC_EN_SETf 6683
#define SMBCLK_INf 6684
#define SMBCLK_OUT_ENf 6685
#define SMBDAT_INf 6686
#define SMBDAT_OUT_ENf 6687
#define SMBUS_IDLE_TIMEf 6688
#define SMBUS_PROTOCOLf 6689
#define SMB_ENf 6690
#define SM_RESETf 6691
#define SM_SELECTf 6692
#define SM_STATEf 6693
#define SM_STOP_AT_ERRORf 6694
#define SNAPSHOT_ENf 6695
#define SOFT_RESETf 6696
#define SOFT_RESET_Nf 6697
#define SOPf 6698
#define SOP_DISCARD_MODEf 6699
#define SOP_EOP_ERRf 6700
#define SOP_EOP_ERR_PORT0f 6701
#define SOP_EOP_ERR_PORT1f 6702
#define SOP_EOP_ERR_PORT2f 6703
#define SOP_EOP_ERR_PORT3f 6704
#define SOP_EOP_ERR_PORT4f 6705
#define SOP_EOP_ERR_PORT5f 6706
#define SOP_EOP_ERR_PORT6f 6707
#define SOP_EOP_ERR_PORT7f 6708
#define SOP_LOCf 6709
#define SOURCE_IDf 6710
#define SOURCE_OVERFLOW_TYPEf 6711
#define SP0_BST_PORT_SHARED_COUNTf 6712
#define SP0_BST_PORT_SHARED_COUNT_MONf 6713
#define SP0_COLOR_LIMIT_ENABLEf 6714
#define SP0_RED_LIMITf 6715
#define SP0_SHARED_COUNTf 6716
#define SP0_SHARED_COUNT_MONf 6717
#define SP0_SHARED_LIMITf 6718
#define SP0_TOTAL_COUNTf 6719
#define SP0_YELLOW_LIMITf 6720
#define SP1_BST_PORT_SHARED_COUNTf 6721
#define SP1_BST_PORT_SHARED_COUNT_MONf 6722
#define SP1_COLOR_LIMIT_ENABLEf 6723
#define SP1_RED_LIMITf 6724
#define SP1_SHARED_COUNTf 6725
#define SP1_SHARED_COUNT_MONf 6726
#define SP1_SHARED_LIMITf 6727
#define SP1_TOTAL_COUNTf 6728
#define SP1_YELLOW_LIMITf 6729
#define SP2_BST_PORT_SHARED_COUNTf 6730
#define SP2_BST_PORT_SHARED_COUNT_MONf 6731
#define SP2_COLOR_LIMIT_ENABLEf 6732
#define SP2_RED_LIMITf 6733
#define SP2_SHARED_COUNTf 6734
#define SP2_SHARED_COUNT_MONf 6735
#define SP2_SHARED_LIMITf 6736
#define SP2_TOTAL_COUNTf 6737
#define SP2_YELLOW_LIMITf 6738
#define SP3_BST_PORT_SHARED_COUNTf 6739
#define SP3_BST_PORT_SHARED_COUNT_MONf 6740
#define SP3_COLOR_LIMIT_ENABLEf 6741
#define SP3_RED_LIMITf 6742
#define SP3_SHARED_COUNTf 6743
#define SP3_SHARED_COUNT_MONf 6744
#define SP3_SHARED_LIMITf 6745
#define SP3_TOTAL_COUNTf 6746
#define SP3_YELLOW_LIMITf 6747
#define SPAP_0f 6748
#define SPAP_1f 6749
#define SPAP_2f 6750
#define SPAP_3f 6751
#define SPAREf 6752
#define SPARE_HIGHf 6753
#define SPARE_LOWf 6754
#define SPBRf 6755
#define SPDX_RBT_CTRLf 6756
#define SPDX_WBT_CTRLf 6757
#define SPEf 6758
#define SPECIAL_DROP_COUNTf 6759
#define SPEED_BUCKET_IDf 6760
#define SPEED_ID_DATAf 6761
#define SPEED_MODEf 6762
#define SPIDf 6763
#define SPID_0f 6764
#define SPID_1f 6765
#define SPID_2f 6766
#define SPID_3f 6767
#define SPID_MISMATCHf 6768
#define SPID_OVERRIDE_0f 6769
#define SPID_OVERRIDE_1f 6770
#define SPID_OVERRIDE_2f 6771
#define SPID_OVERRIDE_3f 6772
#define SPIFf 6773
#define SPIFIEf 6774
#define SP_BST_TRIGGEREDf 6775
#define SP_ENABLE_BMPf 6776
#define SP_L0f 6777
#define SP_L0_CHILDf 6778
#define SP_L0_PARENTf 6779
#define SP_L1f 6780
#define SP_RED_LIMITf 6781
#define SP_SHARED_CNTf 6782
#define SP_SHARED_LIMITf 6783
#define SP_SHARED_TRIGGERf 6784
#define SP_SHARED_TRIGGER_STATUSf 6785
#define SP_YELLOW_LIMITf 6786
#define SRAF_HWM_COUNTf 6787
#define SRAF_MCPRI_THDf 6788
#define SRAMf 6789
#define SRAM_128K_CLK_ENf 6790
#define SRAM_128K_SOFT_RESETf 6791
#define SRAM_OSC_0_BURNINf 6792
#define SRAM_OSC_0_NENf 6793
#define SRAM_OSC_0_PENf 6794
#define SRAM_OSC_0_TRACKf 6795
#define SRAM_PDA_IN_DIAG_DECf 6796
#define SRAM_PDA_OUT_DIAG_DECf 6797
#define SRC_DISCARDf 6798
#define SRC_ENDIANESSf 6799
#define SRC_IDf 6800
#define SRC_PIPE_NUMf 6801
#define SRC_PIPE_NUM_MATCH_ENf 6802
#define SRC_PORTf 6803
#define SRC_PORT_DROP_COUNT_ENABLEf 6804
#define SRC_PORT_NUMf 6805
#define SRC_PORT_NUM_0f 6806
#define SRC_PORT_NUM_1f 6807
#define SRC_PORT_NUM_2f 6808
#define SRC_PORT_NUM_3f 6809
#define SRC_PORT_NUM_MATCH_ENf 6810
#define SRC_PORT_PACKET_TOTAL_DROPf 6811
#define SRC_TILE_NUMf 6812
#define SRF_TMf 6813
#define STACK_ERRORf 6814
#define STALL_TXf 6815
#define STANDBYf 6816
#define STANDBY_ENTER_CNT_THRf 6817
#define STANDBY_EXIT_WAIT_THRf 6818
#define STANDBY_FSM_STATEf 6819
#define STARTf 6820
#define STARTING_ADDRESSf 6821
#define STARTTRANSDELAYf 6822
#define START_BITf 6823
#define START_BLOCK_OPf 6824
#define START_CELLf 6825
#define START_CELL_0f 6826
#define START_CELL_1f 6827
#define START_CELL_2f 6828
#define START_CELL_3f 6829
#define START_CFAP_INITf 6830
#define START_IDXf 6831
#define START_RQE_INITf 6832
#define START_THRESHf 6833
#define START_TIMEf 6834
#define START_TRIGGER_TYPEf 6835
#define STATf 6836
#define STATEf 6837
#define STATE_COMPARE_VALUEf 6838
#define STATUSf 6839
#define STATUS_SELf 6840
#define STATUS_VECTORf 6841
#define STAT_8_0f 6842
#define STAT_MODEf 6843
#define STAT_RESETf 6844
#define STAT_SELECTf 6845
#define STAT_UPDATEf 6846
#define STKPTRf 6847
#define STOP_COOLOFFf 6848
#define STOP_DUE_TO_BUFFER_ACTIVITYf 6849
#define STOP_DUE_TO_EBQ_BACKUPf 6850
#define STOP_THRESHf 6851
#define STOP_TRIGGER_TYPEf 6852
#define STRAP_BOOT_DEVf 6853
#define STRAP_IPROC_PCIE0_USER_FORCE_GENf 6854
#define STRAP_IPROC_PCIE0_USER_FORCE_LANEf 6855
#define STRAP_IPROC_PCIE0_USER_RC_MODEf 6856
#define STRAP_IPROC_PCIE_USER_DEVICE_IDf 6857
#define STRAP_MHOST_BOOT_DEVf 6858
#define STRENGTHf 6859
#define STRICT_PREAMBLEf 6860
#define STRICT_SFDf 6861
#define STRIP_CRCf 6862
#define STR_CONT_ENBf 6863
#define STWT_ADDR_DECODE_ERRf 6864
#define SUB_DB_PRIORITYf 6865
#define SUB_SELf 6866
#define SUMMARY_ENDIANESSf 6867
#define SUMMARY_UPDATE_INTERVALf 6868
#define SUM_GOODf 6869
#define SUM_LINK_INTERRUPTION_STATUSf 6870
#define SUM_LOCAL_FAULT_STATUSf 6871
#define SUM_REMOTE_FAULT_STATUSf 6872
#define SUM_RX_CDC_DOUBLE_BIT_ERRf 6873
#define SUM_RX_CDC_SINGLE_BIT_ERRf 6874
#define SUM_RX_MSG_OVERFLOWf 6875
#define SUM_RX_PKT_OVERFLOWf 6876
#define SUM_TS_ENTRY_VALIDf 6877
#define SUM_TX_CDC_DOUBLE_BIT_ERRf 6878
#define SUM_TX_CDC_SINGLE_BIT_ERRf 6879
#define SUM_TX_LLFC_MSG_OVERFLOWf 6880
#define SUM_TX_PKT_OVERFLOWf 6881
#define SUM_TX_PKT_UNDERFLOWf 6882
#define SUM_TX_TS_FIFO_OVERFLOWf 6883
#define SURPLUS_CNTf 6884
#define SURPLUS_CNT_CLEARf 6885
#define SWD_ENABLEf 6886
#define SWITCHf 6887
#define SWITCHTOCPUf 6888
#define SWITCHTOCPU_MASKf 6889
#define SW_CFG_SELf 6890
#define SW_DO_MEASUREf 6891
#define SW_LINK_STATUSf 6892
#define SW_MDONE_INTR_CLEARf 6893
#define SW_OVERRIDE_ENABLEf 6894
#define SW_OVERRIDE_PORT_MAPf 6895
#define SW_PORT_STATEf 6896
#define SW_PROGRAMMABLE_PERTSBf 6897
#define SW_RESETf 6898
#define SW_RESET_Nf 6899
#define SW_RST_ENf 6900
#define SW_SENSOR_IDXf 6901
#define SW_TAKEOVERf 6902
#define SYMBOL_INTERLEAVEf 6903
#define SYNCE_CLK_CAPTURE_DONEf 6904
#define SYNCE_CLK_CAPTURE_OVRDf 6905
#define SYNCE_CLK_EVENT_CAPTURE_ENf 6906
#define SYNCE_CLK_EVENT_SELf 6907
#define SYNCE_CLK_NUM_TAPS_ACTIVEf 6908
#define SYNCE_IO_SEL_CTRLf 6909
#define SYNCE_IO_SRC_CTRLf 6910
#define SYSRESETREQf 6911
#define SYSTEM_DESTINATIONf 6912
#define SYSTEM_DEST_PORTf 6913
#define SYSTEM_DEST_TYPEf 6914
#define SYSTEM_LAG_FAILOVER_ENABLE_BITMAPf 6915
#define SYSTEM_LAG_FAILOVER_SHUFFLE_INDEX_SELf 6916
#define SYSTEM_LAG_FAILOVER_SHUFFLE_TBL_SELf 6917
#define SYSTEM_LAG_RES_DISABLEf 6918
#define SYSTEM_LAG_SHUFFLE_INDEX_SELf 6919
#define SYSTEM_LAG_SHUFFLE_TBL_SELf 6920
#define SYSTEM_LAG_SIZEf 6921
#define SYSTEM_PORTf 6922
#define SYSTEM_RESIDENCE_TIME_ENf 6923
#define SYS_PORESET_Nf 6924
#define SYS_TICK_CALIBf 6925
#define SYS_TICK_CLKENf 6926
#define TABLE_FIELDSf 6927
#define TABLE_FIELDS_0f 6928
#define TABLE_FIELDS_1f 6929
#define TABLE_FIELDS_2f 6930
#define TABLE_FIELDS_3f 6931
#define TABLE_PARTITION_CONTEXTf 6932
#define TAG_BANK0f 6933
#define TAG_BANK1f 6934
#define TAG_BANK2f 6935
#define TAG_BANK3f 6936
#define TAG_BANK4f 6937
#define TAG_BANK5f 6938
#define TAG_BANK6f 6939
#define TAG_SIZEf 6940
#define TAIL_CB_EOP_BITMAPf 6941
#define TAIL_CB_OFFSETf 6942
#define TAIL_CB_PTRf 6943
#define TAIL_CQE_INFO0f 6944
#define TAIL_CQE_INFO1f 6945
#define TAIL_CQE_INFO2f 6946
#define TAIL_IS_Af 6947
#define TAIL_PARTIAL_EOP_BMP_0f 6948
#define TAIL_PARTIAL_EOP_BMP_1f 6949
#define TAIL_PARTIAL_EOP_BMP_2f 6950
#define TAIL_PARTIAL_NOT_EMPTYf 6951
#define TAIL_PARTIAL_READ_POINTERf 6952
#define TAIL_PARTIAL_WRITE_POINTERf 6953
#define TCAM_0_ONLYf 6954
#define TCAM_1_ONLYf 6955
#define TCAM_DROPf 6956
#define TCAM_MISEL_OVERLAYf 6957
#define TCAM_MODE_OVERLAYf 6958
#define TCAM_ONLYf 6959
#define TCAM_PARITY_KEYf 6960
#define TCAM_PARITY_MASKf 6961
#define TCKf 6962
#define TCM_ECC_ENf 6963
#define TCM_FORCE_DOUBLE_BIT_ERRf 6964
#define TCM_FORCE_SINGLE_BIT_ERRf 6965
#define TCM_TMf 6966
#define TCT_BUFFER_CELL_REDUCTION_CYCLESf 6967
#define TCT_BUFFER_CELL_REDUCTION_NUMBERf 6968
#define TCT_ENABLEf 6969
#define TCT_ON_TO_CT_OFFSETf 6970
#define TCT_ON_TO_TCT_FAIL_TRANSITION_CNTf 6971
#define TCT_SAME_PORT_SPEEDf 6972
#define TC_XOR_CONTROLf 6973
#define TDC_DISABLE_DITHERINGf 6974
#define TDIf 6975
#define TDOf 6976
#define TECH_PROCESSf 6977
#define TERMINAL_COUNTER_VALUEf 6978
#define TESTBUF_ENf 6979
#define TESTBUF_LOWPWR_ENf 6980
#define TESTBUF_RESADJf 6981
#define TESTBUF_SELf 6982
#define TEST_ENABLEf 6983
#define TEST_INPUTf 6984
#define TEST_INTERVALf 6985
#define TEST_MODEf 6986
#define TEST_OUTPUTf 6987
#define TEST_SELf 6988
#define THDI_CONGSTf 6989
#define THDI_INT_ENf 6990
#define THDI_INT_SETf 6991
#define THDI_INT_STATf 6992
#define THDI_MIN_COUNTf 6993
#define THDI_MIN_SIZEf 6994
#define THDI_NA_COUNTf 6995
#define THDI_NA_SIZEf 6996
#define THDI_SHARED_COUNTf 6997
#define THDI_SH_SIZEf 6998
#define THDI_TYPEf 6999
#define THDO_CONGSTf 7000
#define THDO_INT_ENf 7001
#define THDO_INT_SETf 7002
#define THDO_INT_STATf 7003
#define THDO_TYPEf 7004
#define THDR_DROPf 7005
#define THDR_INT_ENf 7006
#define THDR_INT_SETf 7007
#define THDR_INT_STATf 7008
#define THD_SELf 7009
#define THIS_PORT_CAL_SLOT_BITMAPf 7010
#define THIS_PORT_NUMBERf 7011
#define THIS_PORT_SPEEDf 7012
#define THIS_SLOT_VALIDf 7013
#define THREE_CELL_100G_MIN_SPACINGf 7014
#define THREE_CELL_200G_MIN_SPACINGf 7015
#define THREE_CELL_400G_MIN_SPACINGf 7016
#define THREE_CELL_50G_MIN_SPACINGf 7017
#define THRESHf 7018
#define THRESHOLDf 7019
#define THRESHOLD_BYTESf 7020
#define THRESHOLD_MAX0_STATUSf 7021
#define THRESHOLD_MAX0_STATUS_CLEARf 7022
#define THRESHOLD_MAX1_STATUSf 7023
#define THRESHOLD_MAX1_STATUS_CLEARf 7024
#define THRESHOLD_MIN0_STATUSf 7025
#define THRESHOLD_MIN0_STATUS_CLEARf 7026
#define THRESHOLD_MIN1_STATUSf 7027
#define THRESHOLD_MIN1_STATUS_CLEARf 7028
#define THRESHOLD_WARNING0_STATUSf 7029
#define THRESHOLD_WARNING0_STATUS_CLEARf 7030
#define THRESHOLD_WARNING1_STATUSf 7031
#define THRESHOLD_WARNING1_STATUS_CLEARf 7032
#define THRESH_HIf 7033
#define THRESH_LOf 7034
#define THROT_DENOMf 7035
#define THROT_NUMf 7036
#define THRSH_EN_LVT11f 7037
#define THRSH_EN_LVT8f 7038
#define THRSH_EN_SVT11f 7039
#define THRSH_EN_SVT8f 7040
#define THRSH_EN_ULVT11f 7041
#define THRSH_EN_ULVT8f 7042
#define TICK_UNIT_PFC0f 7043
#define TICK_UNIT_PFC1f 7044
#define TICK_UNIT_PFC2f 7045
#define TICK_UNIT_PFC3f 7046
#define TICK_UNIT_PFC4f 7047
#define TICK_UNIT_PFC5f 7048
#define TICK_UNIT_PFC6f 7049
#define TICK_UNIT_PFC7f 7050
#define TILE_NUMf 7051
#define TIMEOUTf 7052
#define TIMEOUT_COUNTf 7053
#define TIMEOUT_COUNT_MSB_BITSf 7054
#define TIMEOUT_CYCLESf 7055
#define TIMEOUT_VALf 7056
#define TIMERf 7057
#define TIMESTAMPf 7058
#define TIMESTAMPING_MODEf 7059
#define TIMESTAMP_CNT_ENf 7060
#define TIMESTAMP_PAGE_BITSf 7061
#define TIMESTAMP_TA_NSECf 7062
#define TIMESTAMP_TOD_NSECf 7063
#define TIMESTAMP_TOD_SECf 7064
#define TIMESTAMP_VALIDf 7065
#define TIME_DOMAIN_FIELDf 7066
#define TIME_DOMAIN_SELf 7067
#define TIME_STAMPf 7068
#define TIME_THDf 7069
#define TIMING_THIGH_100KHZf 7070
#define TIMING_THIGH_400KHZf 7071
#define TIMING_TLOW_100KHZf 7072
#define TIMING_TLOW_400KHZf 7073
#define TL_PTRf 7074
#define TMf 7075
#define TM0f 7076
#define TM1f 7077
#define TMON_CHANNELS_MAX_RST_Lf 7078
#define TMON_CHANNELS_MIN_RST_Lf 7079
#define TMON_HW_RST_HIGHTEMP_CTRL_ENf 7080
#define TMON_INTR_HIGHTEMP_CTRL_ENf 7081
#define TMON_OVERTEMP_RESET_INTR_CLEARf 7082
#define TMON_PWRDNf 7083
#define TMON_THR_INTR_CLEARf 7084
#define TMSf 7085
#define TM_DATA_MEM0f 7086
#define TM_DATA_MEM1f 7087
#define TM_HOSTRD_MEMf 7088
#define TM_HOST_MEMf 7089
#define TM_LLIST_MEMf 7090
#define TM_MEM0f 7091
#define TM_MEM1f 7092
#define TOCPU_TRUNCATION_SIZEf 7093
#define TOO_LONGf 7094
#define TOP_AVS_RST_Lf 7095
#define TOP_BS_PLL0_POST_RST_Lf 7096
#define TOP_BS_PLL0_RST_Lf 7097
#define TOP_BS_PLL1_POST_RST_Lf 7098
#define TOP_BS_PLL1_RST_Lf 7099
#define TOP_CORE_PLL_POST_RST_Lf 7100
#define TOP_CORE_PLL_RST_Lf 7101
#define TOP_EP_RST_Lf 7102
#define TOP_IPROC_PLL_POST_RST_Lf 7103
#define TOP_IPROC_PLL_RST_Lf 7104
#define TOP_IP_RST_Lf 7105
#define TOP_MMU_RST_Lf 7106
#define TOP_PM0_RST_Lf 7107
#define TOP_PM10_RST_Lf 7108
#define TOP_PM11_RST_Lf 7109
#define TOP_PM12_RST_Lf 7110
#define TOP_PM13_RST_Lf 7111
#define TOP_PM14_RST_Lf 7112
#define TOP_PM15_RST_Lf 7113
#define TOP_PM16_RST_Lf 7114
#define TOP_PM17_RST_Lf 7115
#define TOP_PM18_RST_Lf 7116
#define TOP_PM19_RST_Lf 7117
#define TOP_PM1_RST_Lf 7118
#define TOP_PM20_RST_Lf 7119
#define TOP_PM21_RST_Lf 7120
#define TOP_PM22_RST_Lf 7121
#define TOP_PM23_RST_Lf 7122
#define TOP_PM24_RST_Lf 7123
#define TOP_PM25_RST_Lf 7124
#define TOP_PM26_RST_Lf 7125
#define TOP_PM27_RST_Lf 7126
#define TOP_PM28_RST_Lf 7127
#define TOP_PM29_RST_Lf 7128
#define TOP_PM2_RST_Lf 7129
#define TOP_PM30_RST_Lf 7130
#define TOP_PM31_RST_Lf 7131
#define TOP_PM3_RST_Lf 7132
#define TOP_PM4_RST_Lf 7133
#define TOP_PM5_RST_Lf 7134
#define TOP_PM6_RST_Lf 7135
#define TOP_PM7_RST_Lf 7136
#define TOP_PM8_RST_Lf 7137
#define TOP_PM9_RST_Lf 7138
#define TOP_PM_MGMT_RST_Lf 7139
#define TOP_PP_PLL_POST_RST_Lf 7140
#define TOP_PP_PLL_RST_Lf 7141
#define TOP_TS_PLL_POST_RST_Lf 7142
#define TOP_TS_PLL_RST_Lf 7143
#define TOP_TS_RST_Lf 7144
#define TOQ_CQEB_INT_ENf 7145
#define TOQ_CQEB_INT_SETf 7146
#define TOQ_CQEB_INT_STATf 7147
#define TOQ_INFOf 7148
#define TOQ_Q_INT_ENf 7149
#define TOQ_Q_INT_SETf 7150
#define TOQ_Q_INT_STATf 7151
#define TOTALCOUNTf 7152
#define TOTALCOUNT_MONf 7153
#define TOTAL_BUFFER_COUNTf 7154
#define TOTAL_COUNTf 7155
#define TOTAL_DEL_SIZE_OUT_OF_BOUNDf 7156
#define TOTAL_PORT_QSIZE_THRESHOLDf 7157
#define TOTAL_PORT_QSIZE_THRESHOLD_SCALING_FACTORf 7158
#define TOTAL_QSIZE_WEIGHTf 7159
#define TPIDf 7160
#define TP_MODE_ENf 7161
#define TRACE_BUSf 7162
#define TRACE_ENABLEf 7163
#define TRACKING_MODEf 7164
#define TRACK_MODEf 7165
#define TRAINING_ENf 7166
#define TRANSITION_ACTIVATE_TIMERf 7167
#define TRANSITION_ACTIVATE_TIMER_ENf 7168
#define TRAN_TYPEf 7169
#define TRIGGER_DATAf 7170
#define TRIGGER_DATA_CONDITION_MASKf 7171
#define TRIGGER_DATA_OFFSETf 7172
#define TRIGGER_DATA_START_TIMEf 7173
#define TRIGGER_DATA_START_VALUEf 7174
#define TRIGGER_DATA_STOP_VALUEf 7175
#define TRIGGER_ENABLEf 7176
#define TRIGGER_MASKf 7177
#define TRIGGER_VALUEf 7178
#define TRSTf 7179
#define TRUNCATEf 7180
#define TRUNCATE_CPU_COPYf 7181
#define TRUNCATE_ENf 7182
#define TRUNCATE_MODEf 7183
#define TRUNCATE_PTRf 7184
#define TRUST_DSCPf 7185
#define TRUST_MPLS_TCf 7186
#define TS0_CNT_OFFSET_UPDATEDf 7187
#define TS0_Lf 7188
#define TS0_Uf 7189
#define TS1_CNT_OFFSET_UPDATEDf 7190
#define TS1_Lf 7191
#define TS1_Mf 7192
#define TS1_Uf 7193
#define TSC_0_DISABLE_STATUSf 7194
#define TSC_0_ENABLEf 7195
#define TSC_10_DISABLE_STATUSf 7196
#define TSC_10_ENABLEf 7197
#define TSC_11_DISABLE_STATUSf 7198
#define TSC_11_ENABLEf 7199
#define TSC_12_DISABLE_STATUSf 7200
#define TSC_12_ENABLEf 7201
#define TSC_13_DISABLE_STATUSf 7202
#define TSC_13_ENABLEf 7203
#define TSC_14_DISABLE_STATUSf 7204
#define TSC_14_ENABLEf 7205
#define TSC_15_DISABLE_STATUSf 7206
#define TSC_15_ENABLEf 7207
#define TSC_16_DISABLE_STATUSf 7208
#define TSC_16_ENABLEf 7209
#define TSC_17_DISABLE_STATUSf 7210
#define TSC_17_ENABLEf 7211
#define TSC_18_DISABLE_STATUSf 7212
#define TSC_18_ENABLEf 7213
#define TSC_19_DISABLE_STATUSf 7214
#define TSC_19_ENABLEf 7215
#define TSC_1_DISABLE_STATUSf 7216
#define TSC_1_ENABLEf 7217
#define TSC_20_DISABLE_STATUSf 7218
#define TSC_20_ENABLEf 7219
#define TSC_21_DISABLE_STATUSf 7220
#define TSC_21_ENABLEf 7221
#define TSC_22_DISABLE_STATUSf 7222
#define TSC_22_ENABLEf 7223
#define TSC_23_DISABLE_STATUSf 7224
#define TSC_23_ENABLEf 7225
#define TSC_24_DISABLE_STATUSf 7226
#define TSC_24_ENABLEf 7227
#define TSC_25_DISABLE_STATUSf 7228
#define TSC_25_ENABLEf 7229
#define TSC_26_DISABLE_STATUSf 7230
#define TSC_26_ENABLEf 7231
#define TSC_27_DISABLE_STATUSf 7232
#define TSC_27_ENABLEf 7233
#define TSC_28_DISABLE_STATUSf 7234
#define TSC_28_ENABLEf 7235
#define TSC_29_DISABLE_STATUSf 7236
#define TSC_29_ENABLEf 7237
#define TSC_2_DISABLE_STATUSf 7238
#define TSC_2_ENABLEf 7239
#define TSC_30_DISABLE_STATUSf 7240
#define TSC_30_ENABLEf 7241
#define TSC_31_DISABLE_STATUSf 7242
#define TSC_31_ENABLEf 7243
#define TSC_3_DISABLE_STATUSf 7244
#define TSC_3_ENABLEf 7245
#define TSC_4_DISABLE_STATUSf 7246
#define TSC_4_ENABLEf 7247
#define TSC_5_DISABLE_STATUSf 7248
#define TSC_5_ENABLEf 7249
#define TSC_6_DISABLE_STATUSf 7250
#define TSC_6_ENABLEf 7251
#define TSC_7_DISABLE_STATUSf 7252
#define TSC_7_ENABLEf 7253
#define TSC_8_DISABLE_STATUSf 7254
#define TSC_8_ENABLEf 7255
#define TSC_9_DISABLE_STATUSf 7256
#define TSC_9_ENABLEf 7257
#define TSC_CLK_SELf 7258
#define TSC_CORE0_ERRf 7259
#define TSC_CORE1_ERRf 7260
#define TSC_ECC_1B_ERRf 7261
#define TSC_ECC_2B_ERRf 7262
#define TSC_ERRf 7263
#define TSC_MGMT_ENABLEf 7264
#define TSC_PWRDWNf 7265
#define TSC_REG_ADDRf 7266
#define TSC_REG_DATAf 7267
#define TSC_REG_DATA_MASKf 7268
#define TSC_REG_WRf 7269
#define TSC_RSTBf 7270
#define TS_ADJUST_METERSf 7271
#define TS_CAPTURE_OVRDf 7272
#define TS_CPU_FIFO1_ECC_ERR_STATUSf 7273
#define TS_CPU_FIFO2_ECC_ERR_STATUSf 7274
#define TS_ECC_ERRf 7275
#define TS_ENTRY_VALIDf 7276
#define TS_ERRf 7277
#define TS_EVENT_IDf 7278
#define TS_FIFO1_NOT_EMPTYf 7279
#define TS_FIFO1_OVERFLOWf 7280
#define TS_FIFO2_NOT_EMPTYf 7281
#define TS_FIFO2_OVERFLOWf 7282
#define TS_GPIO_CAPTURE_DONEf 7283
#define TS_GPIO_CAPTURE_OVRDf 7284
#define TS_GPIO_EVENT_CAPTURE_ENf 7285
#define TS_GPIO_EVENT_SELf 7286
#define TS_GPIO_NUM_TAPS_ACTIVEf 7287
#define TS_OSTS_ADJUSTf 7288
#define TS_OVERFLOW_INT_ENf 7289
#define TS_OVERFLOW_INT_SETf 7290
#define TS_OVERFLOW_INT_STATf 7291
#define TS_PLL_LOCKf 7292
#define TS_RX_ORIGIN_IDf 7293
#define TS_TIMER_31_0_VALUEf 7294
#define TS_TIMER_47_32_VALUEf 7295
#define TS_TIMER_INTf 7296
#define TS_TIMER_OVERRIDEf 7297
#define TS_TSTS_ADJUSTf 7298
#define TS_TX_ORIGIN_IDf 7299
#define TS_UNDERFLOW_INT_ENf 7300
#define TS_UNDERFLOW_INT_SETf 7301
#define TS_UNDERFLOW_INT_STATf 7302
#define TS_USE_CS_OFFSETf 7303
#define TS_VALIDf 7304
#define TWO_CELL_100G_MIN_SPACINGf 7305
#define TWO_CELL_200G_MIN_SPACINGf 7306
#define TWO_CELL_400G_MIN_SPACINGf 7307
#define TWO_CELL_50G_MIN_SPACINGf 7308
#define TWO_STEP_TS_INTR_400Gf 7309
#define TWO_STEP_TS_INTR_MPP0f 7310
#define TWO_STEP_TS_INTR_MPP1f 7311
#define TXEVf 7312
#define TXRAMf 7313
#define TX_2STEP_1588_SEQIDf 7314
#define TX_2STEP_1588_TIMESTAMPf 7315
#define TX_2STEP_1588_VLDf 7316
#define TX_ANY_STARTf 7317
#define TX_CDC_DOUBLE_BIT_ERRf 7318
#define TX_CDC_ECC_CTRL_ENf 7319
#define TX_CDC_FORCE_DOUBLE_BIT_ERRf 7320
#define TX_CDC_FORCE_SINGLE_BIT_ERRf 7321
#define TX_CDC_MEM_CTRL_TMf 7322
#define TX_CDC_SINGLE_BIT_ERRf 7323
#define TX_CRC_CORRUPTION_MODEf 7324
#define TX_CRC_CORRUPT_ENf 7325
#define TX_ENf 7326
#define TX_ERR_CORRUPTS_CRCf 7327
#define TX_LLFC_ENf 7328
#define TX_LLFC_FC_OBJ_LOGICALf 7329
#define TX_LLFC_MSG_OVERFLOWf 7330
#define TX_LLFC_MSG_TYPE_LOGICALf 7331
#define TX_MPP0_1588_LL_0f 7332
#define TX_MPP0_1588_LL_1f 7333
#define TX_MPP0_1588_LL_2f 7334
#define TX_MPP0_1588_LL_3f 7335
#define TX_MPP0_1588_RESERVED_0f 7336
#define TX_MPP0_1588_RESERVED_1f 7337
#define TX_MPP0_1588_RESERVED_2f 7338
#define TX_MPP0_1588_RESERVED_3f 7339
#define TX_MPP0_1588_STEP_BIT_COUNT_0f 7340
#define TX_MPP0_1588_STEP_BIT_COUNT_1f 7341
#define TX_MPP0_1588_STEP_BIT_COUNT_2f 7342
#define TX_MPP0_1588_STEP_BIT_COUNT_3f 7343
#define TX_MPP1_1588_LL_0f 7344
#define TX_MPP1_1588_LL_1f 7345
#define TX_MPP1_1588_LL_2f 7346
#define TX_MPP1_1588_LL_3f 7347
#define TX_MPP1_1588_RESERVED_0f 7348
#define TX_MPP1_1588_RESERVED_1f 7349
#define TX_MPP1_1588_RESERVED_2f 7350
#define TX_MPP1_1588_RESERVED_3f 7351
#define TX_MPP1_1588_STEP_BIT_COUNT_0f 7352
#define TX_MPP1_1588_STEP_BIT_COUNT_1f 7353
#define TX_MPP1_1588_STEP_BIT_COUNT_2f 7354
#define TX_MPP1_1588_STEP_BIT_COUNT_3f 7355
#define TX_PAUSE_ENf 7356
#define TX_PFC_ENf 7357
#define TX_PKT_BUF_1BIT_ECCERRf 7358
#define TX_PKT_BUF_2BIT_ECCERRf 7359
#define TX_PKT_OVERFLOWf 7360
#define TX_PKT_UNDERFLOWf 7361
#define TX_PREAMBLE_LENGTHf 7362
#define TX_THRESHOLDf 7363
#define TX_TIMER_BYTE_ADJUSTf 7364
#define TX_TIMER_BYTE_ADJUST_ENf 7365
#define TX_TS_DELAY_REQf 7366
#define TX_TS_FIFO_OVERFLOWf 7367
#define TX_TS_PDELAY_REQf 7368
#define TX_TS_PDELAY_RESPf 7369
#define TX_TS_SYNCf 7370
#define TX_VECf 7371
#define T_PMA_START_MODEf 7372
#define T_PMA_WATERMARKf 7373
#define UC_COSf 7374
#define UC_COS_0f 7375
#define UC_COS_1f 7376
#define UC_COS_2f 7377
#define UC_COS_3f 7378
#define UC_COS_STRf 7379
#define UC_DATAf 7380
#define UC_DROPf 7381
#define UC_OVERFLOW_SIZEf 7382
#define UC_PROG_DONEf 7383
#define UC_Q_THRESH_CAPf 7384
#define UC_SW_COPY_DROPPEDf 7385
#define UINCf 7386
#define UMf 7387
#define UM_DATAf 7388
#define UM_PADf 7389
#define UM_TABLE_COUNTf 7390
#define UM_TABLE_INDEXf 7391
#define UNAVAILABLE_RESP_CONFIGf 7392
#define UNDERFLOW_INTR_ENf 7393
#define UNDERFLOW_INTR_OVRf 7394
#define UNDERFLOW_INTR_STATf 7395
#define UNICASTf 7396
#define UNICAST_MASKf 7397
#define UNICAST_PKT_TYPE_0f 7398
#define UNICAST_PKT_TYPE_1f 7399
#define UNICAST_PKT_TYPE_2f 7400
#define UNICAST_PKT_TYPE_3f 7401
#define UNICAST_PKT_VALID_0f 7402
#define UNICAST_PKT_VALID_1f 7403
#define UNICAST_PKT_VALID_2f 7404
#define UNICAST_PKT_VALID_3f 7405
#define UNICAST_QUEUINGf 7406
#define UNUSED_0f 7407
#define UNUSED_1f 7408
#define UNUSED_2f 7409
#define UNUSED_3f 7410
#define UOFFSETf 7411
#define UPHASEf 7412
#define UPI_FSM_3RD_ENB_WAITf 7413
#define UPI_FSM_4TH_ENB_WAITf 7414
#define UPI_FSM_ENB_FIRST_POS2POS_WAITf 7415
#define UPI_FSM_PCM_FIRST_WAITf 7416
#define UPI_FSM_SW_EN_WAITf 7417
#define UPI_NUM_PC_CORNER_CLKSf 7418
#define UPI_NUM_PC_DEVf 7419
#define UPI_NUM_PC_VT_CLKSf 7420
#define UPI_NUM_PC_WAIT_CLKSf 7421
#define UPPERf 7422
#define UPPER_BOUNDf 7423
#define UPPER_BOUNDSf 7424
#define UPSHIFTDCOf 7425
#define URG_PICK_100G_SPACINGf 7426
#define URG_PICK_200G_SPACINGf 7427
#define URG_PICK_400G_SPACINGf 7428
#define URG_PICK_50G_SPACINGf 7429
#define URPF_CHECK_ENf 7430
#define USEC_CLK_CYCLE_TICK_COUNTf 7431
#define USER_CONFIG_FIELDf 7432
#define USE_CL49_BLOCK_SYNCf 7433
#define USE_CUP_AVERAGEf 7434
#define USE_EXTERNAL_FAULTS_FOR_TXf 7435
#define USE_FIXEDf 7436
#define USE_GSH_ENTROPYf 7437
#define USE_QGROUP_MINf 7438
#define USE_SW_CNFG_LINKf 7439
#define UTC_TIMESTAMP_NSECf 7440
#define UTC_TIMESTAMP_SECf 7441
#define UTSf 7442
#define VALf 7443
#define VALIDf 7444
#define VALID0f 7445
#define VALID1f 7446
#define VALID_DATAf 7447
#define VALID_LVT11f 7448
#define VALID_LVT8f 7449
#define VALID_SVT11f 7450
#define VALID_SVT8f 7451
#define VALID_ULVT11f 7452
#define VALID_ULVT8f 7453
#define VALID_VERSIONf 7454
#define VALUEf 7455
#define VALUE_0f 7456
#define VALUE_1f 7457
#define VALUE_2f 7458
#define VALUE_3f 7459
#define VALUE_4f 7460
#define VALUE_5f 7461
#define VALUE_6f 7462
#define VALUE_7f 7463
#define VALUE_LOOKUP_HITf 7464
#define VALUE_MASK_1f 7465
#define VDDC_MON_WARNING0_INTR_CLEARf 7466
#define VDDC_MON_WARNING0_INTR_ENABLEf 7467
#define VDDC_MON_WARNING1_INTR_CLEARf 7468
#define VDDC_MON_WARNING1_INTR_ENABLEf 7469
#define VERSION_CONTROLf 7470
#define VHLEN_ID_0f 7471
#define VHLEN_ID_1f 7472
#define VLAN_IDf 7473
#define VLAN_MATCHf 7474
#define VLD_0f 7475
#define VLD_1f 7476
#define VOQ_FAIRNESS_AVG_COUNTf 7477
#define VOQ_FAIRNESS_INST_COUNTf 7478
#define VRFf 7479
#define VRF_IDf 7480
#define VTEST_SELf 7481
#define WADDRf 7482
#define WAKEUPf 7483
#define WARM_UP_BASE_CNTf 7484
#define WARM_UP_MULT_CNTf 7485
#define WATERMARKf 7486
#define WATERMARK_AGED_OQS_CLEARf 7487
#define WDATAf 7488
#define WDRR_QUANTA_SELECTf 7489
#define WEIGHTf 7490
#define WEIGHT0f 7491
#define WEIGHT1f 7492
#define WEIGHTSf 7493
#define WEIGHTS_CLEARf 7494
#define WICENACKf 7495
#define WICENREQf 7496
#define WIDE_COUNTERf 7497
#define WINDOW_SIZEf 7498
#define WORD0_BANK0f 7499
#define WORD0_BANK1f 7500
#define WORD1_BANK0f 7501
#define WORD1_BANK1f 7502
#define WORDSWAP_IN_64BIT_SBUSDATAf 7503
#define WRf 7504
#define WRAP_AROUNDf 7505
#define WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_DROPPING_INDEXf 7506
#define WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_MARKING_INDEXf 7507
#define WRED_ELIGIBLEf 7508
#define WRED_ENf 7509
#define WRED_INT_ENf 7510
#define WRED_INT_SETf 7511
#define WRED_INT_STATf 7512
#define WRED_MARK_ELIGIBLEf 7513
#define WRED_MARK_ELIGIBLE_0f 7514
#define WRED_MARK_ELIGIBLE_1f 7515
#define WRED_MARK_ELIGIBLE_2f 7516
#define WRED_MARK_ELIGIBLE_3f 7517
#define WRED_READYf 7518
#define WRED_RESPf 7519
#define WRED_RESPONSIVEf 7520
#define WRED_RESPONSIVE_0f 7521
#define WRED_RESPONSIVE_1f 7522
#define WRED_RESPONSIVE_2f 7523
#define WRED_RESPONSIVE_3f 7524
#define WRENf 7525
#define WRITEf 7526
#define WRITELOCKf 7527
#define WRITE_BURST_ERRf 7528
#define WRITE_BURST_ERR_ADDRf 7529
#define WRITE_DECODE_ERRf 7530
#define WRITE_DECODE_ERR_ADDRf 7531
#define WRITE_DURATIONf 7532
#define WRITE_RECEIVEDf 7533
#define WRITE_STARTf 7534
#define WRT0f 7535
#define WR_ADDRf 7536
#define WR_EP_INTF_CREDITSf 7537
#define WR_IP_INTF_CREDITSf 7538
#define WR_NUMBER_OF_ENTRIESf 7539
#define WR_POINTERf 7540
#define WR_PTRf 7541
#define XFS_HWMEMBASEf 7542
#define XFS_MEMBASEf 7543
#define XFS_MEMINDEXf 7544
#define XFS_MEMTYPEf 7545
#define XFS_REGBASEf 7546
#define XFS_REGINDEXf 7547
#define XFS_RESERVEDf 7548
#define XGMII_IPG_CHECK_DISABLEf 7549
#define XGXS_TEST_MODE_ENf 7550
#define XLMAC_EEE_TIMERS_HIf 7551
#define XLMAC_EEE_TIMERS_LOf 7552
#define XLMAC_PAUSE_CTRL_HIf 7553
#define XLMAC_PAUSE_CTRL_LOf 7554
#define XLMAC_TX_CRC_CORRUPT_CTRL_HIf 7555
#define XLMAC_TX_CRC_CORRUPT_CTRL_LOf 7556
#define XLMAC_TX_CTRL_HIf 7557
#define XLMAC_TX_CTRL_LOf 7558
#define XLMAC_VERSIONf 7559
#define XMAC0_BYPASS_OSTSf 7560
#define XMAC0_RESETf 7561
#define XMIT_START_COUNT_ECC_ENf 7562
#define XMIT_START_COUNT_ENf 7563
#define XOFF_DISABLEf 7564
#define XOFF_REFRESH_TIMEf 7565
#define XOR_SALT_ENABLE_Af 7566
#define XOR_SALT_ENABLE_Bf 7567
#define XOR_SALT_ENABLE_Cf 7568
#define XPORT0_CORE_PORT_MODEf 7569
#define XPORT0_PHY_PORT_MODEf 7570
#define XPORT_CORE0f 7571
#define YELLOWf 7572
#define YELLOW_RESUMEf 7573
#define YELLOW_RESUME_LIMITf 7574
#define YELLOW_SHARED_LIMITf 7575
#define YELLOW_SP0f 7576
#define YELLOW_SP1f 7577
#define YELLOW_SP2f 7578
#define YELLOW_SP3f 7579
#define ZONE_0_EXTRACT_OFFSET_SIZEf 7580
#define ZONE_0_INDEX_SELf 7581
#define ZONE_0_MATCH_ID_WIDTHf 7582
#define ZONE_0_PROFILE_SELf 7583
#define ZONE_1_EXTRACT_OFFSET_SIZEf 7584
#define ZONE_1_INDEX_SELf 7585
#define ZONE_1_MATCH_ID_WIDTHf 7586
#define ZONE_1_PROFILE_SELf 7587
#define ZONE_2_EXTRACT_OFFSET_SIZEf 7588
#define ZONE_2_INDEX_SELf 7589
#define ZONE_2_MATCH_ID_WIDTHf 7590
#define ZONE_2_PROFILE_SELf 7591
#define ZONE_3_EXTRACT_OFFSET_SIZEf 7592
#define ZONE_3_INDEX_SELf 7593
#define ZONE_3_MATCH_ID_WIDTHf 7594
#define ZONE_3_PROFILE_SELf 7595
#define ZONE_4_EXTRACT_OFFSET_SIZEf 7596
#define ZONE_4_INDEX_SELf 7597
#define ZONE_4_MATCH_ID_WIDTHf 7598
#define ZONE_4_PROFILE_SELf 7599
#define BCM56880_A0_FIELD_COUNT 7600


#define CENTRAL_EVICTION_FIFOh 0
#define EGR_COMPOSITES_RAM_WRAPPERh 1
#define EGR_DII_EVENT_FIFO_0h 2
#define EGR_DII_EVENT_FIFO_1h 3
#define EGR_DOI_DPP_OUTPUT_DATA_EVENT_FIFO_0h 4
#define EGR_DOI_DPP_OUTPUT_DATA_EVENT_FIFO_1h 5
#define EGR_DOI_DPP_OUTPUT_EVENT_FIFO_0h 6
#define EGR_DOI_DPP_OUTPUT_EVENT_FIFO_1h 7
#define EGR_DOI_PACKET_BUFFER_0h 8
#define EGR_DOI_PACKET_BUFFER_1h 9
#define EGR_DOI_SLOT_PIPELINE_0h 10
#define EGR_DOI_SLOT_PIPELINE_1h 11
#define EP_INITBUF_RAM_WRAPPERh 12
#define EP_MPB_BUS_0h 13
#define EP_MPB_BUS_1h 14
#define EP_PACKET_DATA_0h 15
#define EP_PACKET_DATA_1h 16
#define FT_LEARN_FIFOh 17
#define FT_PT_HWY_FIFOh 18
#define ING_DII_EVENT_FIFO_0h 19
#define ING_DII_EVENT_FIFO_1h 20
#define ING_DOI_CELL_QUEUE_0h 21
#define ING_DOI_CELL_QUEUE_1h 22
#define ING_DOI_DPP_OUTPUT_EVENT_FIFO_0h 23
#define ING_DOI_DPP_OUTPUT_EVENT_FIFO_1h 24
#define ING_DOI_PACKET_BUFFER_0h 25
#define ING_DOI_PACKET_BUFFER_1h 26
#define ING_DOI_SLOT_PIPELINE_0h 27
#define ING_DOI_SLOT_PIPELINE_1h 28
#define PTHRU_EP1_1_0h 29
#define PTHRU_IP0_0h 30
#define PTHRU_IP0_1h 31
#define PTHRU_IP1_0h 32
#define PTHRU_IP3_0_0h 33
#define PTHRU_IP4_0h 34
#define PTHRU_IP5_0h 35
#define PTHRU_IP8_1_0h 36
#define PTHRU_IP9_0_0h 37
#define BCM56880_A0_RMR_COUNT 38


#endif /* BCM56880_A0_ENUM_H */
