{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698943453395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698943453395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  2 11:44:13 2023 " "Processing started: Thu Nov  2 11:44:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698943453395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1698943453395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9step1a -c lab9step1a --convert_bdf_to_verilog=U:/CPRE281/lab09/lab9step1/lab9step1b.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9step1a -c lab9step1a --convert_bdf_to_verilog=U:/CPRE281/lab09/lab9step1/lab9step1b.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1698943453395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9step1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab9step1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab9step1b " "Found entity 1: lab9step1b" {  } { { "lab9step1b.bdf" "" { Schematic "U:/CPRE281/lab09/lab9step1/lab9step1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698943453565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698943453565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1698943453575 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "NOT inst " "Logic function of type NOT and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "lab9step1b.bdf" "" { Schematic "U:/CPRE281/lab09/lab9step1/lab9step1b.bdf" { { 192 160 208 224 "inst" "" } { 192 240 304 240 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Design Software" 0 -1 1698943453580 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1698943453580 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Verilog File 2 s 0 s Quartus Prime " "Quartus Prime Create Verilog File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698943453629 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  2 11:44:13 2023 " "Processing ended: Thu Nov  2 11:44:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698943453629 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698943453629 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698943453629 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1698943453629 ""}
