// Define a 1-bit full adder
module fulladder(sum, c_out, a, b, c_in);

// I/O Ports
output sum, c_out;
input a, b, c_in;

// Internal nets
wire s1, c1, c2;

// Logic gates
xor (s1, a, b);
and (c1, a, b);

xor(sum, s1, c_in);
and (c2, s1, c_in);

xor (c_out, c2, c1);

endmodule