{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661452992197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661452992197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 25 12:43:11 2022 " "Processing started: Thu Aug 25 12:43:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661452992197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1661452992197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/intelFPGA/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Laboratorio_1 Laboratorio_1 " "Command: quartus_sh -t /opt/intelFPGA/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Laboratorio_1 Laboratorio_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1661452992197 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Laboratorio_1 Laboratorio_1 " "Quartus(args): --rtl_sim Laboratorio_1 Laboratorio_1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1661452992197 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1661452992409 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1661452992559 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1661452992560 ""}
{ "Warning" "0" "" "Warning: File Laboratorio_1_run_msim_rtl_vhdl.do already exists - backing up current file as Laboratorio_1_run_msim_rtl_vhdl.do.bak7" {  } {  } 0 0 "Warning: File Laboratorio_1_run_msim_rtl_vhdl.do already exists - backing up current file as Laboratorio_1_run_msim_rtl_vhdl.do.bak7" 0 0 "Shell" 0 0 1661452992752 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/simulation/modelsim/Laboratorio_1_run_msim_rtl_vhdl.do" {  } { { "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/simulation/modelsim/Laboratorio_1_run_msim_rtl_vhdl.do" "0" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/simulation/modelsim/Laboratorio_1_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/simulation/modelsim/Laboratorio_1_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1661452992774 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1661452992774 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1661452992784 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1661452992785 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/Laboratorio_1_nativelink_simulation.rpt" {  } { { "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/Laboratorio_1_nativelink_simulation.rpt" "0" { Text "/home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/Laboratorio_1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/rijegaro/Escritorio/taller_de_diseno_digital/RGatgens_ATrejos_digital_design_lab_2022/Laboratorio_1/Laboratorio_1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1661452992785 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /opt/intelFPGA/21.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1661452992785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661452992786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 25 12:43:12 2022 " "Processing ended: Thu Aug 25 12:43:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661452992786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661452992786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661452992786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1661452992786 ""}
