<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3533" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3533{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3533{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3533{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3533{left:70px;bottom:1084px;}
#t5_3533{left:96px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t6_3533{left:446px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_3533{left:96px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t8_3533{left:96px;bottom:1054px;letter-spacing:-0.12px;}
#t9_3533{left:119px;bottom:1054px;}
#ta_3533{left:132px;bottom:1054px;}
#tb_3533{left:148px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#tc_3533{left:96px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_3533{left:70px;bottom:1011px;}
#te_3533{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tf_3533{left:393px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tg_3533{left:96px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#th_3533{left:70px;bottom:971px;}
#ti_3533{left:96px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3533{left:409px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_3533{left:96px;bottom:958px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tl_3533{left:96px;bottom:941px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_3533{left:70px;bottom:915px;}
#tn_3533{left:96px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3533{left:410px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3533{left:96px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tq_3533{left:96px;bottom:885px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tr_3533{left:96px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3533{left:70px;bottom:841px;}
#tt_3533{left:96px;bottom:845px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tu_3533{left:421px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3533{left:96px;bottom:828px;letter-spacing:-0.13px;word-spacing:-0.65px;}
#tw_3533{left:96px;bottom:811px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3533{left:70px;bottom:785px;}
#ty_3533{left:96px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#tz_3533{left:408px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t10_3533{left:96px;bottom:771px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t11_3533{left:477px;bottom:771px;}
#t12_3533{left:490px;bottom:771px;}
#t13_3533{left:506px;bottom:771px;letter-spacing:-0.2px;word-spacing:-1.09px;}
#t14_3533{left:779px;bottom:771px;}
#t15_3533{left:793px;bottom:771px;}
#t16_3533{left:809px;bottom:771px;letter-spacing:-0.1px;word-spacing:-1.17px;}
#t17_3533{left:96px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t18_3533{left:96px;bottom:738px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t19_3533{left:70px;bottom:711px;}
#t1a_3533{left:96px;bottom:715px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1b_3533{left:421px;bottom:715px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3533{left:96px;bottom:698px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t1d_3533{left:96px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_3533{left:70px;bottom:655px;}
#t1f_3533{left:96px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_3533{left:381px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_3533{left:96px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1i_3533{left:96px;bottom:625px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1j_3533{left:96px;bottom:608px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1k_3533{left:70px;bottom:582px;}
#t1l_3533{left:96px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1m_3533{left:405px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1n_3533{left:96px;bottom:568px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1o_3533{left:96px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1p_3533{left:96px;bottom:535px;letter-spacing:-0.21px;word-spacing:-0.44px;}
#t1q_3533{left:70px;bottom:508px;}
#t1r_3533{left:96px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1s_3533{left:348px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1t_3533{left:96px;bottom:495px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1u_3533{left:96px;bottom:472px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t1v_3533{left:96px;bottom:449px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1w_3533{left:96px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1x_3533{left:70px;bottom:400px;}
#t1y_3533{left:96px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1z_3533{left:456px;bottom:403px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t20_3533{left:96px;bottom:386px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#t21_3533{left:96px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t22_3533{left:70px;bottom:343px;}
#t23_3533{left:96px;bottom:347px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t24_3533{left:206px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t25_3533{left:301px;bottom:347px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t26_3533{left:96px;bottom:330px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t27_3533{left:70px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t28_3533{left:70px;bottom:289px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t29_3533{left:70px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t2a_3533{left:70px;bottom:255px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t2b_3533{left:129px;bottom:262px;}
#t2c_3533{left:144px;bottom:255px;letter-spacing:-0.13px;word-spacing:-0.49px;}

.s1_3533{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3533{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3533{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3533{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3533{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3533{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3533" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3533Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3533" style="-webkit-user-select: none;"><object width="935" height="1210" data="3533/3533.svg" type="image/svg+xml" id="pdf3533" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3533" class="t s1_3533">Vol. 3B </span><span id="t2_3533" class="t s1_3533">15-43 </span>
<span id="t3_3533" class="t s2_3533">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3533" class="t s3_3533">• </span><span id="t5_3533" class="t s4_3533">PROCHOT# or FORCEPR# Log (bit 3, R/WC0) </span><span id="t6_3533" class="t s5_3533">— Sticky bit that indicates whether PROCHOT# or </span>
<span id="t7_3533" class="t s5_3533">FORCEPR# has been asserted by another agent on the platform since the last clearing of this bit or a reset. If </span>
<span id="t8_3533" class="t s5_3533">bit </span><span id="t9_3533" class="t s5_3533">3 </span><span id="ta_3533" class="t s5_3533">= </span><span id="tb_3533" class="t s5_3533">1, PROCHOT# or FORCEPR# has been externally asserted. Software may clear this bit by writing a zero. </span>
<span id="tc_3533" class="t s5_3533">External PROCHOT# assertions are only acknowledged if the Bidirectional Prochot feature is enabled. </span>
<span id="td_3533" class="t s3_3533">• </span><span id="te_3533" class="t s4_3533">Critical Temperature Status (bit 4, RO) </span><span id="tf_3533" class="t s5_3533">— Indicates whether the critical temperature detector output signal </span>
<span id="tg_3533" class="t s5_3533">is currently active. If bit 4 = 1, the critical temperature detector output signal is currently active. </span>
<span id="th_3533" class="t s3_3533">• </span><span id="ti_3533" class="t s4_3533">Critical Temperature Log (bit 5, R/WC0) </span><span id="tj_3533" class="t s5_3533">— Sticky bit that indicates whether the critical temperature </span>
<span id="tk_3533" class="t s5_3533">detector output signal has been asserted since the last clearing of this bit or reset. If bit 5 = 1, the output </span>
<span id="tl_3533" class="t s5_3533">signal has been asserted. Software may clear this bit by writing a zero. </span>
<span id="tm_3533" class="t s3_3533">• </span><span id="tn_3533" class="t s4_3533">Thermal Threshold #1 Status (bit 6, RO) </span><span id="to_3533" class="t s5_3533">— Indicates whether the actual temperature is currently higher </span>
<span id="tp_3533" class="t s5_3533">than or equal to the value set in Thermal Threshold #1. If bit 6 = 0, the actual temperature is lower. If </span>
<span id="tq_3533" class="t s5_3533">bit 6 = 1, the actual temperature is greater than or equal to TT#1. Quantitative information of actual </span>
<span id="tr_3533" class="t s5_3533">temperature can be inferred from Digital Readout, bits 22:16. </span>
<span id="ts_3533" class="t s3_3533">• </span><span id="tt_3533" class="t s4_3533">Thermal Threshold #1 Log (bit 7, R/WC0) </span><span id="tu_3533" class="t s5_3533">— Sticky bit that indicates whether the Thermal Threshold #1 </span>
<span id="tv_3533" class="t s5_3533">has been reached since the last clearing of this bit or a reset. If bit 7 = 1, the Threshold #1 has been reached. </span>
<span id="tw_3533" class="t s5_3533">Software may clear this bit by writing a zero. </span>
<span id="tx_3533" class="t s3_3533">• </span><span id="ty_3533" class="t s4_3533">Thermal Threshold #2 Status (bit 8, RO) </span><span id="tz_3533" class="t s5_3533">— Indicates whether actual temperature is currently higher than </span>
<span id="t10_3533" class="t s5_3533">or equal to the value set in Thermal Threshold #2. If bit </span><span id="t11_3533" class="t s5_3533">8 </span><span id="t12_3533" class="t s5_3533">= </span><span id="t13_3533" class="t s5_3533">0, the actual temperature is lower. If bit </span><span id="t14_3533" class="t s5_3533">8 </span><span id="t15_3533" class="t s5_3533">= </span><span id="t16_3533" class="t s5_3533">1, the </span>
<span id="t17_3533" class="t s5_3533">actual temperature is greater than or equal to TT#2. Quantitative information of actual temperature can be </span>
<span id="t18_3533" class="t s5_3533">inferred from Digital Readout, bits 22:16. </span>
<span id="t19_3533" class="t s3_3533">• </span><span id="t1a_3533" class="t s4_3533">Thermal Threshold #2 Log (bit 9, R/WC0) </span><span id="t1b_3533" class="t s5_3533">— Sticky bit that indicates whether the Thermal Threshold #2 </span>
<span id="t1c_3533" class="t s5_3533">has been reached since the last clearing of this bit or a reset. If bit 9 = 1, the Thermal Threshold #2 has been </span>
<span id="t1d_3533" class="t s5_3533">reached. Software may clear this bit by writing a zero. </span>
<span id="t1e_3533" class="t s3_3533">• </span><span id="t1f_3533" class="t s4_3533">Power Limitation Status (bit 10, RO) </span><span id="t1g_3533" class="t s5_3533">— Indicates whether the processor is currently operating below OS- </span>
<span id="t1h_3533" class="t s5_3533">requested P-state (specified in IA32_PERF_CTL) or OS-requested clock modulation duty cycle (specified in </span>
<span id="t1i_3533" class="t s5_3533">IA32_CLOCK_MODULATION). This field is supported only if CPUID.06H:EAX[bit 4] = 1. Package level power </span>
<span id="t1j_3533" class="t s5_3533">limit notification can be delivered independently to IA32_PACKAGE_THERM_STATUS MSR. </span>
<span id="t1k_3533" class="t s3_3533">• </span><span id="t1l_3533" class="t s4_3533">Power Notification Log (bit 11, R/WCO) </span><span id="t1m_3533" class="t s5_3533">— Sticky bit that indicates the processor went below OS- </span>
<span id="t1n_3533" class="t s5_3533">requested P-state or OS-requested clock modulation duty cycle since the last clearing of this or RESET. This </span>
<span id="t1o_3533" class="t s5_3533">field is supported only if CPUID.06H:EAX[bit 4] = 1. Package level power limit notification is indicated </span>
<span id="t1p_3533" class="t s5_3533">independently in IA32_PACKAGE_THERM_STATUS MSR. </span>
<span id="t1q_3533" class="t s3_3533">• </span><span id="t1r_3533" class="t s4_3533">Digital Readout (bits 22:16, RO) </span><span id="t1s_3533" class="t s5_3533">— Digital temperature reading in 1 degree Celsius relative to the TCC </span>
<span id="t1t_3533" class="t s5_3533">activation temperature. </span>
<span id="t1u_3533" class="t s5_3533">0: TCC Activation temperature, </span>
<span id="t1v_3533" class="t s5_3533">1: (TCC Activation - 1) , etc. See the processor’s data sheet for details regarding TCC activation. </span>
<span id="t1w_3533" class="t s5_3533">A lower reading in the Digital Readout field (bits 22:16) indicates a higher actual temperature. </span>
<span id="t1x_3533" class="t s3_3533">• </span><span id="t1y_3533" class="t s4_3533">Resolution in Degrees Celsius (bits 30:27, RO) </span><span id="t1z_3533" class="t s5_3533">— Specifies the resolution (or tolerance) of the digital </span>
<span id="t20_3533" class="t s5_3533">thermal sensor. The value is in degrees Celsius. It is recommended that new threshold values be offset from the </span>
<span id="t21_3533" class="t s5_3533">current temperature by at least the resolution + 1 in order to avoid hysteresis of interrupt generation. </span>
<span id="t22_3533" class="t s3_3533">• </span><span id="t23_3533" class="t s4_3533">Reading Valid </span><span id="t24_3533" class="t s4_3533">(bit 31, RO) </span><span id="t25_3533" class="t s5_3533">— Indicates if the digital readout in bits 22:16 is valid. The readout is valid if </span>
<span id="t26_3533" class="t s5_3533">bit 31 = 1. </span>
<span id="t27_3533" class="t s5_3533">Changes to temperature can be detected using two thresholds (see Figure 15-32); one is set above and the other </span>
<span id="t28_3533" class="t s5_3533">below the current temperature. These thresholds have the capability of generating interrupts using the core's local </span>
<span id="t29_3533" class="t s5_3533">APIC which software must then service. Note that the local APIC entries used by these thresholds are also used by </span>
<span id="t2a_3533" class="t s5_3533">the Intel </span>
<span id="t2b_3533" class="t s6_3533">® </span>
<span id="t2c_3533" class="t s5_3533">Thermal Monitor; it is up to software to determine the source of a specific interrupt. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
