// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/13/2018 02:47:52"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \PC~19_combout ;
wire \flush_A~combout ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \imem~0_combout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \~GND~combout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \inst_D~31_combout ;
wire \imem~57_combout ;
wire \imem~56_combout ;
wire \inst_D~32_combout ;
wire \imem~1_combout ;
wire \imem~2_combout ;
wire \imem~3_combout ;
wire \imem~4_combout ;
wire \inst_D~1_combout ;
wire \inst_D[14]~feeder_combout ;
wire \imem~8_combout ;
wire \imem~10_combout ;
wire \imem~9_combout ;
wire \imem~7_combout ;
wire \imem~11_combout ;
wire \inst_D~4_combout ;
wire \inst_D[16]~feeder_combout ;
wire \imem~36_combout ;
wire \imem~37_combout ;
wire \imem~38_combout ;
wire \inst_D~17_combout ;
wire \imem~39_combout ;
wire \imem~40_combout ;
wire \imem~41_combout ;
wire \inst_D~18_combout ;
wire \Decoder1~0_combout ;
wire \Decoder1~1_combout ;
wire \Selector45~0_combout ;
wire \imem~5_combout ;
wire \imem~6_combout ;
wire \inst_D~2_combout ;
wire \inst_D~3_combout ;
wire \inst_D[15]~feeder_combout ;
wire \Selector47~0_combout ;
wire \forw2A_D~0_combout ;
wire \imem~13_combout ;
wire \imem~12_combout ;
wire \imem~14_combout ;
wire \inst_D~5_combout ;
wire \inst_D[18]~feeder_combout ;
wire \imem~71_combout ;
wire \imem~76_combout ;
wire \imem~70_combout ;
wire \inst_D~36_combout ;
wire \Selector43~0_combout ;
wire \wregno_A[4]~DUPLICATE_q ;
wire \imem~16_combout ;
wire \imem~15_combout ;
wire \imem~17_combout ;
wire \inst_D~6_combout ;
wire \inst_D[19]~feeder_combout ;
wire \forw2A_D~1_combout ;
wire \selpcplus_A~q ;
wire \stall_D~0_combout ;
wire \pcplus_D[8]~0_combout ;
wire \off_A[5]~DUPLICATE_q ;
wire \pcplus_A[6]~feeder_combout ;
wire \imem~42_combout ;
wire \imem~43_combout ;
wire \inst_D~19_combout ;
wire \off_A[3]~DUPLICATE_q ;
wire \imem~52_combout ;
wire \imem~51_combout ;
wire \inst_D~23_combout ;
wire \off_A[2]~feeder_combout ;
wire \pcplus_A[4]~DUPLICATE_q ;
wire \imem~46_combout ;
wire \imem~47_combout ;
wire \imem~48_combout ;
wire \inst_D~21_combout ;
wire \off_A[1]~feeder_combout ;
wire \off_A[1]~DUPLICATE_q ;
wire \Add0~37_sumout ;
wire \imem~54_combout ;
wire \imem~53_combout ;
wire \inst_D~24_combout ;
wire \off_A[0]~feeder_combout ;
wire \off_A[0]~DUPLICATE_q ;
wire \Add3~6 ;
wire \Add3~10 ;
wire \Add3~14 ;
wire \Add3~54 ;
wire \Add3~46 ;
wire \Add3~17_sumout ;
wire \Selector38~0_combout ;
wire \alufunc_A[0]~DUPLICATE_q ;
wire \Selector35~0_combout ;
wire \alufunc_A[3]~DUPLICATE_q ;
wire \Selector37~0_combout ;
wire \Selector36~0_combout ;
wire \Selector0~2_combout ;
wire \Selector0~1_combout ;
wire \WideOr2~0_combout ;
wire \aluimm_A~DUPLICATE_q ;
wire \forw2A_D~2_combout ;
wire \result_A[17]~21_combout ;
wire \wregno_M[3]~DUPLICATE_q ;
wire \forw2M_D~1_combout ;
wire \forw2M_D~0_combout ;
wire \forw2M_D~combout ;
wire \Selector33~0_combout ;
wire \result_A[1]~4_combout ;
wire \pcplus_A[29]~DUPLICATE_q ;
wire \aluimm_A~q ;
wire \result_A[27]~31_combout ;
wire \Selector48~5_combout ;
wire \selmemout_A~q ;
wire \selmemout_M~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \result_A[20]~11_combout ;
wire \wregno_W[2]~DUPLICATE_q ;
wire \wregno_W[4]~DUPLICATE_q ;
wire \regs~67_combout ;
wire \wrreg_W~q ;
wire \always7~0_combout ;
wire \wregno_W[0]~DUPLICATE_q ;
wire \regs_rtl_1_bypass[7]~feeder_combout ;
wire \regs~66_combout ;
wire \regs~68_combout ;
wire \alufunc_A[1]~DUPLICATE_q ;
wire \Selector0~0_combout ;
wire \imem~60_combout ;
wire \imem~61_combout ;
wire \imem~62_combout ;
wire \imem~63_combout ;
wire \inst_D~33_combout ;
wire \off_A[7]~DUPLICATE_q ;
wire \selmemout_W~q ;
wire \selaluout_M~feeder_combout ;
wire \selaluout_M~q ;
wire \selaluout_W~q ;
wire \selpcplus_M~feeder_combout ;
wire \selpcplus_M~q ;
wire \selpcplus_W~DUPLICATE_q ;
wire \Selector48~0_combout ;
wire \wrmem_D~0_combout ;
wire \wrmem_A~q ;
wire \wrmem_M~feeder_combout ;
wire \wrmem_M~q ;
wire \aluin2_A[4]~2_combout ;
wire \Selector27~0_combout ;
wire \Add0~54 ;
wire \Add0~5_sumout ;
wire \dmem~40_combout ;
wire \inst_D[20]~feeder_combout ;
wire \imem~21_combout ;
wire \imem~22_combout ;
wire \imem~18_combout ;
wire \imem~19_combout ;
wire \imem~20_combout ;
wire \inst_D~12_combout ;
wire \regs~69_combout ;
wire \imem~29_combout ;
wire \imem~31_combout ;
wire \imem~32_combout ;
wire \imem~30_combout ;
wire \imem~33_combout ;
wire \inst_D[25]~feeder_combout ;
wire \inst_D~15_combout ;
wire \imem~27_combout ;
wire \imem~26_combout ;
wire \imem~28_combout ;
wire \inst_D[24]~feeder_combout ;
wire \inst_D[24]~DUPLICATE_q ;
wire \inst_D~14_combout ;
wire \imem~25_combout ;
wire \imem~23_combout ;
wire \imem~24_combout ;
wire \inst_D[21]~feeder_combout ;
wire \inst_D[21]~DUPLICATE_q ;
wire \inst_D~13_combout ;
wire \regs~70_combout ;
wire \regs~71_combout ;
wire \result_A[28]~32_combout ;
wire \aluin2_A[26]~9_combout ;
wire \Selector5~0_combout ;
wire \result_A[22]~29_combout ;
wire \result_A[22]~48_combout ;
wire \wrmem_M~DUPLICATE_q ;
wire \dbus[22]~64_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \result_A[15]~47_combout ;
wire \result_M[15]~17_combout ;
wire \dmem_rtl_0_bypass[59]~6_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \forw1W_D~1_combout ;
wire \forw1W_D~0_combout ;
wire \forw1W_D~combout ;
wire \imem~72_combout ;
wire \imem~65_combout ;
wire \imem~73_combout ;
wire \inst_D~37_combout ;
wire \inst_D~7_combout ;
wire \inst_D~8_combout ;
wire \inst_D~9_combout ;
wire \inst_D~10_combout ;
wire \inst_D~11_combout ;
wire \restmp_M[1]~DUPLICATE_q ;
wire \dbus[1]~78_combout ;
wire \off_A[9]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~2 ;
wire \Add0~9_sumout ;
wire \pcplus_A[10]~feeder_combout ;
wire \Add0~1_sumout ;
wire \Add3~18 ;
wire \Add3~22 ;
wire \Add3~2 ;
wire \Add3~26 ;
wire \Add3~49_sumout ;
wire \dbus[11]~62_combout ;
wire \dmem_rtl_0_bypass[51]~9_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \dmem~0feeder_combout ;
wire \dmem~0_q ;
wire \aluout_M[25]~feeder_combout ;
wire \aluout_M[25]~DUPLICATE_q ;
wire \selmemout_M~q ;
wire \result_A[24]~54_combout ;
wire \dbus[24]~76_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \flush_A~_wirecell_combout ;
wire \inst_D~27_combout ;
wire \inst_D~28_combout ;
wire \inst_D~29_combout ;
wire \inst_D~30_combout ;
wire \selpcplus_W~q ;
wire \SW[2]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[6]~input_o ;
wire \SW[9]~input_o ;
wire \switches|bounceTimer[31]~1_combout ;
wire \aluout_M[12]~DUPLICATE_q ;
wire \pcplus_A[14]~feeder_combout ;
wire \result_M[14]~15_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \dmem_rtl_0_bypass[57]~5_combout ;
wire \dbus[14]~47_combout ;
wire \aluout_M[6]~DUPLICATE_q ;
wire \aluout_M[8]~DUPLICATE_q ;
wire \HexOut[10]~4_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dmem_rtl_0_bypass[49]~8_combout ;
wire \dbus[10]~60_combout ;
wire \aluout_M[15]~DUPLICATE_q ;
wire \result_A[19]~17_combout ;
wire \HexOut[19]~feeder_combout ;
wire \HexOut[19]~DUPLICATE_q ;
wire \result_A[19]~44_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dbus[19]~41_combout ;
wire \aluout_M[10]~DUPLICATE_q ;
wire \aluin2_A[11]~29_combout ;
wire \Selector20~0_combout ;
wire \aluin2_A[9]~18_combout ;
wire \Selector22~0_combout ;
wire \regval2_A[6]~DUPLICATE_q ;
wire \aluin2_A[5]~0_combout ;
wire \Selector26~0_combout ;
wire \Add2~10 ;
wire \Add2~1_sumout ;
wire \Selector26~2_combout ;
wire \result_A[5]~0_combout ;
wire \dmem_rtl_0_bypass[35]~10_combout ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \result_M[13]~7_combout ;
wire \HexOut[13]~6_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \aluin2_A[2]~3_combout ;
wire \Selector29~0_combout ;
wire \Add2~130_cout ;
wire \Add2~18 ;
wire \Add2~126 ;
wire \Add2~13_sumout ;
wire \Selector29~2_combout ;
wire \Selector28~0_combout ;
wire \Add1~18 ;
wire \Add1~126 ;
wire \Add1~14 ;
wire \Add1~109_sumout ;
wire \Selector28~4_combout ;
wire \Add2~14 ;
wire \Add2~109_sumout ;
wire \Selector28~5_combout ;
wire \Add2~5_sumout ;
wire \Add1~110 ;
wire \Add1~10 ;
wire \Add1~2 ;
wire \Add1~106 ;
wire \Add1~5_sumout ;
wire \Selector24~2_combout ;
wire \inst_D[12]~DUPLICATE_q ;
wire \HexOut[12]~5_combout ;
wire \HexOut[12]~DUPLICATE_q ;
wire \dbus[12]~31_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dmem_rtl_0_bypass[53]~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem~71_combout ;
wire \dmem~64_combout ;
wire \dmem~65_combout ;
wire \dmem~13_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem~45_combout ;
wire \dbus[12]~32_combout ;
wire \result_M[12]~4_combout ;
wire \memout_M[12]~35_combout ;
wire \wregval_W[12]~8_combout ;
wire \result_M[12]~35_combout ;
wire \wmemval_M[4]~DUPLICATE_q ;
wire \aluout_M[26]~feeder_combout ;
wire \aluout_M[24]~DUPLICATE_q ;
wire \result_A[23]~34_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem~24_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem~62_combout ;
wire \dbus[23]~74_combout ;
wire \dbus[23]~75_combout ;
wire \memout_M[23]~51_combout ;
wire \wregval_W[23]~28_combout ;
wire \dmem_rtl_0_bypass[39]~1_combout ;
wire \aluout_M[27]~DUPLICATE_q ;
wire \Equal8~5_combout ;
wire \Add4~70 ;
wire \Add4~73_sumout ;
wire \Add3~82 ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \pcgood_B[31]~18_combout ;
wire \PC~18_combout ;
wire \Add0~70 ;
wire \Add0~74 ;
wire \Add0~94 ;
wire \Add0~114 ;
wire \Add0~118 ;
wire \Add0~98 ;
wire \Add0~102 ;
wire \Add0~106 ;
wire \Add0~110 ;
wire \Add0~58 ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \result_A[31]~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem~32_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem~44_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \dbus[31]~29_combout ;
wire \dbus[31]~30_combout ;
wire \memout_M[31]~24_combout ;
wire \result_M[31]~34_combout ;
wire \aluout_M[31]~DUPLICATE_q ;
wire \wregval_W[31]~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem~7_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dbus[6]~51_combout ;
wire \switches|sdata[6]~feeder_combout ;
wire \dbus[6]~52_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dbus[6]~53_combout ;
wire \HexOut[6]~3_combout ;
wire \HexOut[6]~feeder_combout ;
wire \led[6]~_Duplicate_1_q ;
wire \memout_M[6]~12_combout ;
wire \memout_M[6]~13_combout ;
wire \memout_M[6]~45_combout ;
wire \wregval_W[6]~18_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem~9_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dbus[8]~54_combout ;
wire \dbus[8]~55_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \dbus[8]~56_combout ;
wire \memout_M[8]~46_combout ;
wire \aluout_W[8]~feeder_combout ;
wire \pcplus_M[8]~feeder_combout ;
wire \wregval_W[8]~19_combout ;
wire \led[9]~_Duplicate_1_q ;
wire \HexOut[9]~DUPLICATE_q ;
wire \memout_M[9]~16_combout ;
wire \memout_M[9]~17_combout ;
wire \dmem_rtl_0_bypass[47]~7_combout ;
wire \dbus[9]~58_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \dmem~74_combout ;
wire \dmem~10_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dbus[9]~57_combout ;
wire \dbus[9]~59_combout ;
wire \memout_M[9]~47_combout ;
wire \wregval_W[9]~20_combout ;
wire \aluout_W[10]~feeder_combout ;
wire \memout_M[10]~48_combout ;
wire \wregval_W[10]~21_combout ;
wire \memout_M[11]~49_combout ;
wire \wregval_W[11]~22_combout ;
wire \memout_M[14]~43_combout ;
wire \wregval_W[14]~16_combout ;
wire \pcplus_M[15]~feeder_combout ;
wire \pcplus_W[15]~feeder_combout ;
wire \memout_M[15]~44_combout ;
wire \wregval_W[15]~17_combout ;
wire \pcplus_M[16]~feeder_combout ;
wire \result_A[16]~19_combout ;
wire \aluout_M[17]~DUPLICATE_q ;
wire \aluout_W[17]~feeder_combout ;
wire \HexOut[17]~7_combout ;
wire \memout_M[17]~42_combout ;
wire \wregval_W[17]~15_combout ;
wire \result_A[18]~15_combout ;
wire \result_A[18]~43_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dbus[18]~39_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem~19_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem~49_combout ;
wire \dbus[18]~40_combout ;
wire \result_M[18]~10_combout ;
wire \memout_M[19]~40_combout ;
wire \aluin2_A[19]~21_combout ;
wire \Selector12~0_combout ;
wire \Add2~90 ;
wire \Add2~122 ;
wire \Add2~118 ;
wire \Add2~114 ;
wire \Add2~86 ;
wire \Add2~82 ;
wire \Add2~78 ;
wire \Add2~74 ;
wire \Add2~69_sumout ;
wire \Selector12~1_combout ;
wire \aluout_M[19]~DUPLICATE_q ;
wire \wregval_W[19]~13_combout ;
wire \HexOut[20]~8_combout ;
wire \dbus[20]~35_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem~21_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem~47_combout ;
wire \dbus[20]~36_combout ;
wire \memout_M[20]~37_combout ;
wire \wregval_W[20]~10_combout ;
wire \regval2_A[21]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dbus[21]~37_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem~22_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem~48_combout ;
wire \dbus[21]~38_combout ;
wire \memout_M[21]~38_combout ;
wire \wregval_W[21]~11_combout ;
wire \memout_M[22]~50_combout ;
wire \regval1_A[14]~DUPLICATE_q ;
wire \Add1~6 ;
wire \Add1~102 ;
wire \Add1~98 ;
wire \Add1~94 ;
wire \Add1~90 ;
wire \Add1~122 ;
wire \Add1~118 ;
wire \Add1~114 ;
wire \Add1~86 ;
wire \Add1~82 ;
wire \Add1~78 ;
wire \Add1~74 ;
wire \Add1~70 ;
wire \Add1~66 ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \Add2~70 ;
wire \Add2~66 ;
wire \Add2~62 ;
wire \Add2~57_sumout ;
wire \Selector9~1_combout ;
wire \wregval_W[22]~23_combout ;
wire \memout_M[24]~29_combout ;
wire \wregval_W[24]~29_combout ;
wire \aluout_W[25]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem~26_q ;
wire \dmem~58_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \dbus[25]~66_combout ;
wire \dbus[25]~67_combout ;
wire \memout_M[25]~25_combout ;
wire \wregval_W[25]~24_combout ;
wire \aluout_W[26]~feeder_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \dbus[26]~68_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem~27_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem~59_combout ;
wire \dbus[26]~69_combout ;
wire \memout_M[26]~26_combout ;
wire \wregval_W[26]~25_combout ;
wire \memout_M[27]~27_combout ;
wire \wregval_W[27]~26_combout ;
wire \wregval_W[28]~27_combout ;
wire \dbus[29]~25_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem~30_q ;
wire \dmem~42_combout ;
wire \dbus[29]~26_combout ;
wire \memout_M[29]~22_combout ;
wire \wregval_W[29]~5_combout ;
wire \regval1_A[30]~DUPLICATE_q ;
wire \aluin2_A[30]~7_combout ;
wire \Selector1~0_combout ;
wire \Add2~34 ;
wire \Add2~30 ;
wire \Add2~25_sumout ;
wire \Selector1~2_combout ;
wire \result_A[30]~39_combout ;
wire \result_M[30]~33_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a30 ;
wire \regs~33feeder_combout ;
wire \regs~33_q ;
wire \regs~72_combout ;
wire \regs~73_combout ;
wire \regs~64_q ;
wire \regval2_D[30]~144_combout ;
wire \regval2_D[30]~10_combout ;
wire \regval2_D[30]~11_combout ;
wire \dbus[30]~27_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem~31_q ;
wire \dmem~43_combout ;
wire \dbus[30]~28_combout ;
wire \memout_M[30]~23_combout ;
wire \wregval_W[30]~6_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a18 ;
wire \regs~52feeder_combout ;
wire \regs~52_q ;
wire \regval2_D[18]~120_combout ;
wire \regval2_D[18]~18_combout ;
wire \Add2~73_sumout ;
wire \Add1~73_sumout ;
wire \result_A[18]~14_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a18 ;
wire \regs~0feeder_combout ;
wire \regs~0_q ;
wire \regs~19_q ;
wire \regval1_D[18]~120_combout ;
wire \regval1_D[18]~14_combout ;
wire \aluin2_A[18]~20_combout ;
wire \Selector13~0_combout ;
wire \Selector13~1_combout ;
wire \HexOut[18]~DUPLICATE_q ;
wire \memout_M[18]~39_combout ;
wire \wregval_W[18]~12_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a16 ;
wire \regs~17feeder_combout ;
wire \regs~17_q ;
wire \regval1_D[16]~112_combout ;
wire \regval1_D[16]~16_combout ;
wire \regval1_A[16]~DUPLICATE_q ;
wire \Add1~81_sumout ;
wire \Add2~81_sumout ;
wire \result_A[16]~18_combout ;
wire \result_A[16]~45_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \dbus[16]~43_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem~17_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem~51_combout ;
wire \dbus[16]~44_combout ;
wire \result_M[16]~12_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a16 ;
wire \regs~50feeder_combout ;
wire \regs~50_q ;
wire \regval2_D[16]~112_combout ;
wire \regval2_D[16]~20_combout ;
wire \aluin2_A[16]~27_combout ;
wire \Selector15~0_combout ;
wire \Selector15~1_combout ;
wire \memout_M[16]~41_combout ;
wire \wregval_W[16]~14_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a31 ;
wire \regs~65_q ;
wire \regval2_D[31]~140_combout ;
wire \regval2_D[31]~12_combout ;
wire \regval2_D[31]~13_combout ;
wire \regval2_A[31]~DUPLICATE_q ;
wire \Add2~26 ;
wire \Add2~21_sumout ;
wire \aluin2_A[31]~8_combout ;
wire \Selector0~3_combout ;
wire \Selector0~5_combout ;
wire \result_A[31]~40_combout ;
wire \result_W[31]~DUPLICATE_q ;
wire \regs_rtl_0|auto_generated|ram_block1a31 ;
wire \regs~32_q ;
wire \regval1_D[31]~140_combout ;
wire \regval1_D[31]~8_combout ;
wire \regval1_D[31]~9_combout ;
wire \regval1_A[31]~DUPLICATE_q ;
wire \Add1~42 ;
wire \Add1~38 ;
wire \Add1~34 ;
wire \Add1~30 ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \Selector0~4_combout ;
wire \Add1~17_sumout ;
wire \aluin2_A[0]~6_combout ;
wire \Add2~17_sumout ;
wire \Selector31~12_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \LessThan1~0_combout ;
wire \Equal0~6_combout ;
wire \Equal0~5_combout ;
wire \aluin2_A[25]~5_combout ;
wire \Equal0~7_combout ;
wire \Equal0~8_combout ;
wire \Selector31~8_combout ;
wire \aluin2_A[3]~15_combout ;
wire \aluin2_A[1]~16_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \aluout_A~3_combout ;
wire \aluout_A~2_combout ;
wire \LessThan1~8_combout ;
wire \aluin2_A[6]~19_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \aluin2_A[8]~17_combout ;
wire \LessThan0~7_combout ;
wire \Equal0~4_combout ;
wire \aluout_A~0_combout ;
wire \aluout_A~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~1_combout ;
wire \Equal0~2_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~3_combout ;
wire \Equal0~12_combout ;
wire \Equal0~14_combout ;
wire \Equal0~13_combout ;
wire \Equal0~3_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~15_combout ;
wire \regval2_A[15]~DUPLICATE_q ;
wire \LessThan0~18_combout ;
wire \aluin2_A[13]~23_combout ;
wire \LessThan0~19_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~17_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~20_combout ;
wire \Selector31~1_combout ;
wire \Selector31~7_combout ;
wire \Equal0~9_combout ;
wire \Equal0~10_combout ;
wire \Equal0~11_combout ;
wire \aluin2_A[28]~11_combout ;
wire \LessThan0~11_combout ;
wire \LessThan1~2_combout ;
wire \aluin2_A[24]~14_combout ;
wire \regval1_A[24]~DUPLICATE_q ;
wire \LessThan0~12_combout ;
wire \LessThan0~13_combout ;
wire \Selector31~16_combout ;
wire \Selector31~9_combout ;
wire \Selector31~10_combout ;
wire \LessThan1~1_combout ;
wire \Selector31~0_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \Selector31~4_combout ;
wire \Selector31~5_combout ;
wire \Selector31~2_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~3_combout ;
wire \Selector31~3_combout ;
wire \Selector31~6_combout ;
wire \Selector31~11_combout ;
wire \Equal8~6_combout ;
wire \SW[5]~input_o ;
wire \dbus[5]~11_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem~68_combout ;
wire \dmem~6_q ;
wire \dbus[5]~9_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \dbus[5]~12_combout ;
wire \memout_M[5]~31_combout ;
wire \wregval_W[5]~1_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a23 ;
wire \regs~24feeder_combout ;
wire \regs~24_q ;
wire \regval1_D[23]~56_combout ;
wire \regval1_D[23]~35_combout ;
wire \Add1~58 ;
wire \Add1~53_sumout ;
wire \Add2~58 ;
wire \Add2~53_sumout ;
wire \result_A[23]~33_combout ;
wire \result_A[23]~53_combout ;
wire \result_M[23]~26_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a23 ;
wire \regs~57_q ;
wire \regval2_D[23]~56_combout ;
wire \regval2_D[23]~39_combout ;
wire \regval2_A[23]~DUPLICATE_q ;
wire \aluin2_A[23]~13_combout ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \aluout_M[22]~DUPLICATE_q ;
wire \Equal8~1_combout ;
wire \always4~0_combout ;
wire \Equal9~0_combout ;
wire \always4~1_combout ;
wire \led[4]~_Duplicate_1_q ;
wire \HexOut[4]~2_combout ;
wire \HexOut[4]~feeder_combout ;
wire \memout_M[4]~7_combout ;
wire \memout_M[4]~8_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem~5_q ;
wire \dbus[4]~16_combout ;
wire \SW[4]~input_o ;
wire \dbus[4]~17_combout ;
wire \dbus[4]~18_combout ;
wire \memout_M[4]~33_combout ;
wire \pcplus_M[4]~feeder_combout ;
wire \wregval_W[4]~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a12 ;
wire \regs~13_q ;
wire \regval1_D[12]~136_combout ;
wire \regval1_D[12]~10_combout ;
wire \regval1_A[12]~DUPLICATE_q ;
wire \Add1~121_sumout ;
wire \Add2~121_sumout ;
wire \Selector19~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dmem~14_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem~46_combout ;
wire \dbus[13]~33_combout ;
wire \dbus[13]~34_combout ;
wire \memout_M[13]~36_combout ;
wire \wregval_W[13]~9_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a13 ;
wire \HexOut[13]~DUPLICATE_q ;
wire \result_M[13]~6_combout ;
wire \result_M[13]~36_combout ;
wire \regs~47_q ;
wire \regval2_D[13]~132_combout ;
wire \regval2_D[13]~15_combout ;
wire \Add2~117_sumout ;
wire \Add1~117_sumout ;
wire \Selector18~2_combout ;
wire \result_A[13]~9_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a13 ;
wire \regs~14feeder_combout ;
wire \regs~14_q ;
wire \regval1_D[13]~132_combout ;
wire \regval1_D[13]~11_combout ;
wire \Selector18~0_combout ;
wire \Selector18~1_combout ;
wire \dmem~39_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \MemWE~combout ;
wire \dmem~35_combout ;
wire \dbus[3]~86_combout ;
wire \dbus[3]~84_combout ;
wire \dbus[3]~101_combout ;
wire \dmem~77_combout ;
wire \dmem~4_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dbus[3]~85_combout ;
wire \dbus[3]~87_combout ;
wire \led[3]~_Duplicate_1_q ;
wire \memout_M[3]~20_combout ;
wire \memout_M[3]~21_combout ;
wire \dbus[0]~4_combout ;
wire \keys|DBUS[31]~0_combout ;
wire \keys|DBUS[31]~1_combout ;
wire \dbus[1]~5_combout ;
wire \SW[3]~input_o ;
wire \switches|wrSctrl~combout ;
wire \switches|ie~0_combout ;
wire \switches|ie~q ;
wire \dbus[3]~88_combout ;
wire \switches|DBUS[31]~0_combout ;
wire \dbus[3]~102_combout ;
wire \KEY[3]~input_o ;
wire \dbus[3]~103_combout ;
wire \memout_M[3]~53_combout ;
wire \pcplus_M[3]~feeder_combout ;
wire \wregval_W[3]~31_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a5 ;
wire \regs~39feeder_combout ;
wire \regs~39_q ;
wire \regval2_D[5]~164_combout ;
wire \regval2_D[5]~4_combout ;
wire \Add2~2 ;
wire \Add2~106 ;
wire \Add2~6 ;
wire \Add2~102 ;
wire \Add2~97_sumout ;
wire \Selector22~2_combout ;
wire \result_A[9]~25_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a9 ;
wire \regs~43_q ;
wire \regval2_D[9]~92_combout ;
wire \regval2_D[9]~27_combout ;
wire \Add2~98 ;
wire \Add2~94 ;
wire \Add2~89_sumout ;
wire \Selector20~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem~20_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem~50_combout ;
wire \dbus[19]~42_combout ;
wire \result_M[19]~11_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a19 ;
wire \regs~53_q ;
wire \regval2_D[19]~116_combout ;
wire \regval2_D[19]~19_combout ;
wire \Add1~69_sumout ;
wire \result_A[19]~16_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a19 ;
wire \regs~20_q ;
wire \regval1_D[19]~116_combout ;
wire \regval1_D[19]~15_combout ;
wire \Add4~6 ;
wire \Add4~10 ;
wire \Add4~14 ;
wire \Add4~54 ;
wire \Add4~46 ;
wire \Add4~18 ;
wire \Add4~22 ;
wire \Add4~2 ;
wire \Add4~26 ;
wire \Add4~50 ;
wire \Add4~58 ;
wire \Add4~30 ;
wire \Add4~34 ;
wire \Add4~38 ;
wire \Add4~42 ;
wire \Add4~62 ;
wire \Add4~66 ;
wire \Add4~98 ;
wire \Add4~102 ;
wire \Add4~105_sumout ;
wire \Add3~58 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~42 ;
wire \Add3~62 ;
wire \Add3~66 ;
wire \Add3~98 ;
wire \Add3~102 ;
wire \Add3~105_sumout ;
wire \pcgood_B[21]~26_combout ;
wire \PC~20_combout ;
wire \Add0~73_sumout ;
wire \result_A[21]~13_combout ;
wire \result_A[21]~42_combout ;
wire \result_M[21]~9_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a21 ;
wire \regs~55_q ;
wire \regval2_D[21]~124_combout ;
wire \regval2_D[21]~17_combout ;
wire \Add1~61_sumout ;
wire \Add2~61_sumout ;
wire \result_A[21]~12_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a21 ;
wire \regs~22_q ;
wire \regval1_D[21]~124_combout ;
wire \regval1_D[21]~13_combout ;
wire \aluin2_A[21]~24_combout ;
wire \Selector10~0_combout ;
wire \Selector10~1_combout ;
wire \WideNor0~2_combout ;
wire \MemWE~0_combout ;
wire \dmem~66_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem~75_combout ;
wire \dmem~11_q ;
wire \dmem~55_combout ;
wire \dbus[10]~61_combout ;
wire \result_M[10]~21_combout ;
wire \result_M[10]~39_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a10 ;
wire \regs~44feeder_combout ;
wire \regs~44_q ;
wire \regval2_D[10]~84_combout ;
wire \regval2_D[10]~28_combout ;
wire \Add1~93_sumout ;
wire \Add2~93_sumout ;
wire \Selector21~2_combout ;
wire \result_A[10]~26_combout ;
wire \result_M[10]~22_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a10 ;
wire \regs~11_q ;
wire \regval1_D[10]~84_combout ;
wire \regval1_D[10]~24_combout ;
wire \aluin2_A[10]~30_combout ;
wire \Selector21~0_combout ;
wire \Selector21~1_combout ;
wire \aluout_M[10]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dmem~72_combout ;
wire \dmem~15_q ;
wire \dmem~53_combout ;
wire \dbus[14]~48_combout ;
wire \result_M[14]~14_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a14 ;
wire \result_M[14]~37_combout ;
wire \regs~15feeder_combout ;
wire \regs~15_q ;
wire \regval1_D[14]~104_combout ;
wire \regval1_D[14]~18_combout ;
wire \Add2~113_sumout ;
wire \Add1~113_sumout ;
wire \Selector17~2_combout ;
wire \result_A[14]~22_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a14 ;
wire \regs~48_q ;
wire \regval2_D[14]~104_combout ;
wire \regval2_D[14]~22_combout ;
wire \aluin2_A[14]~31_combout ;
wire \Selector17~0_combout ;
wire \Selector17~1_combout ;
wire \Equal8~3_combout ;
wire \switches|bounceTimer[31]~0_combout ;
wire \switches|bounceTimer[31]~3_combout ;
wire \switches|Add0~125_sumout ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \switches|Equal2~0_combout ;
wire \switches|bounceTimer[31]~2_combout ;
wire \switches|Add0~126 ;
wire \switches|Add0~121_sumout ;
wire \switches|Add0~122 ;
wire \switches|Add0~117_sumout ;
wire \switches|Add0~118 ;
wire \switches|Add0~113_sumout ;
wire \switches|Add0~114 ;
wire \switches|Add0~109_sumout ;
wire \switches|Add0~110 ;
wire \switches|Add0~105_sumout ;
wire \switches|Add0~106 ;
wire \switches|Add0~77_sumout ;
wire \switches|Add0~78 ;
wire \switches|Add0~73_sumout ;
wire \switches|Add0~74 ;
wire \switches|Add0~69_sumout ;
wire \switches|Add0~70 ;
wire \switches|Add0~65_sumout ;
wire \switches|Add0~66 ;
wire \switches|Add0~61_sumout ;
wire \switches|Add0~62 ;
wire \switches|Add0~57_sumout ;
wire \switches|Add0~58 ;
wire \switches|Add0~53_sumout ;
wire \switches|Add0~54 ;
wire \switches|Add0~49_sumout ;
wire \switches|Add0~50 ;
wire \switches|Add0~101_sumout ;
wire \switches|Add0~102 ;
wire \switches|Add0~97_sumout ;
wire \switches|Add0~98 ;
wire \switches|Add0~93_sumout ;
wire \switches|Add0~94 ;
wire \switches|Add0~89_sumout ;
wire \switches|Add0~90 ;
wire \switches|Add0~85_sumout ;
wire \switches|Add0~86 ;
wire \switches|Add0~81_sumout ;
wire \switches|LessThan0~4_combout ;
wire \switches|LessThan0~5_combout ;
wire \switches|bounceTimer[7]~DUPLICATE_q ;
wire \switches|LessThan0~3_combout ;
wire \switches|bounceTimer[12]~DUPLICATE_q ;
wire \switches|LessThan0~6_combout ;
wire \switches|bounceTimer[29]~DUPLICATE_q ;
wire \switches|Add0~82 ;
wire \switches|Add0~45_sumout ;
wire \switches|Add0~46 ;
wire \switches|Add0~41_sumout ;
wire \switches|Add0~42 ;
wire \switches|Add0~37_sumout ;
wire \switches|Add0~38 ;
wire \switches|Add0~33_sumout ;
wire \switches|Add0~34 ;
wire \switches|Add0~13_sumout ;
wire \switches|Add0~14 ;
wire \switches|Add0~9_sumout ;
wire \switches|Add0~10 ;
wire \switches|Add0~29_sumout ;
wire \switches|Add0~30 ;
wire \switches|Add0~25_sumout ;
wire \switches|Add0~26 ;
wire \switches|Add0~21_sumout ;
wire \switches|Add0~22 ;
wire \switches|Add0~17_sumout ;
wire \switches|LessThan0~0_combout ;
wire \switches|Add0~18 ;
wire \switches|Add0~5_sumout ;
wire \switches|Add0~6 ;
wire \switches|Add0~1_sumout ;
wire \switches|LessThan0~1_combout ;
wire \switches|LessThan0~2_combout ;
wire \switches|LessThan0~7_combout ;
wire \switches|bouncing~0_combout ;
wire \switches|bouncing~q ;
wire \switches|sdata[0]~0_combout ;
wire \switches|sdata[0]~1_combout ;
wire \dbus[2]~23_combout ;
wire \keys|Equal0~0_combout ;
wire \switches|DBUS[31]~2_combout ;
wire \wmemval_M[2]~DUPLICATE_q ;
wire \dbus[2]~22_combout ;
wire \KEY[2]~input_o ;
wire \dbus[2]~24_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dbus[2]~20_combout ;
wire \dbus[2]~94_combout ;
wire \dmem~70_combout ;
wire \dmem~3_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dbus[2]~19_combout ;
wire \dbus[2]~95_combout ;
wire \dmem_rtl_0_bypass[33]~3_combout ;
wire \dbus[2]~21_combout ;
wire \memout_M[2]~34_combout ;
wire \wregval_W[2]~4_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a3 ;
wire \result_A[3]~36_combout ;
wire \result_M[3]~47_combout ;
wire \regs~4_q ;
wire \regval1_D[3]~44_combout ;
wire \result_M[3]~30_combout ;
wire \regval1_D[3]~43_combout ;
wire \aluout_A~4_combout ;
wire \Selector28~2_combout ;
wire \Selector28~1_combout ;
wire \Selector28~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem~25_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem~63_combout ;
wire \dbus[24]~77_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a24 ;
wire \result_M[24]~45_combout ;
wire \result_W[24]~DUPLICATE_q ;
wire \regs~58_q ;
wire \regval2_D[24]~52_combout ;
wire \regval2_D[24]~40_combout ;
wire \regval2_D[24]~41_combout ;
wire \Add1~54 ;
wire \Add1~49_sumout ;
wire \Selector7~0_combout ;
wire \Add2~54 ;
wire \Add2~49_sumout ;
wire \Selector7~1_combout ;
wire \aluout_M[24]~feeder_combout ;
wire \WideNor0~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem~76_combout ;
wire \dmem~12_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dmem~56_combout ;
wire \dbus[11]~63_combout ;
wire \result_M[11]~23_combout ;
wire \result_M[11]~40_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a11 ;
wire \regs~45_q ;
wire \regval2_D[11]~80_combout ;
wire \regval2_D[11]~29_combout ;
wire \Add1~89_sumout ;
wire \Selector20~2_combout ;
wire \result_A[11]~27_combout ;
wire \restmp_M[11]~feeder_combout ;
wire \result_M[11]~24_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a11 ;
wire \regs~12_q ;
wire \regval1_D[11]~80_combout ;
wire \regval1_D[11]~25_combout ;
wire \regval1_A[11]~DUPLICATE_q ;
wire \Add4~49_sumout ;
wire \pcgood_B[11]~12_combout ;
wire \PC~2_combout ;
wire \Add0~13_sumout ;
wire \pcplus_A[11]~feeder_combout ;
wire \Add3~50 ;
wire \Add3~57_sumout ;
wire \Add4~57_sumout ;
wire \pcgood_B[12]~14_combout ;
wire \PC~3_combout ;
wire \Add0~17_sumout ;
wire \pcplus_A[12]~feeder_combout ;
wire \result_A[12]~8_combout ;
wire \result_M[12]~5_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a12 ;
wire \regs~46_q ;
wire \regval2_D[12]~136_combout ;
wire \regval2_D[12]~14_combout ;
wire \regval2_A[12]~DUPLICATE_q ;
wire \aluin2_A[12]~22_combout ;
wire \Selector19~0_combout ;
wire \Selector19~1_combout ;
wire \aluout_M[12]~feeder_combout ;
wire \dmem_rtl_0_bypass[17]~feeder_combout ;
wire \dmem~38_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \dbus[1]~80_combout ;
wire \dbus[1]~97_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem~2_q ;
wire \dbus[1]~96_combout ;
wire \switches|prev[9]~0_combout ;
wire \switches|Equal3~2_combout ;
wire \switches|Equal3~3_combout ;
wire \switches|sdata[6]~DUPLICATE_q ;
wire \switches|prev[6]~feeder_combout ;
wire \switches|sdata[7]~feeder_combout ;
wire \switches|Equal3~1_combout ;
wire \switches|Equal3~0_combout ;
wire \switches|Equal3~4_combout ;
wire \switches|ready~0_combout ;
wire \switches|ready~q ;
wire \switches|overrun~0_combout ;
wire \switches|overrun~1_combout ;
wire \switches|overrun~q ;
wire \dbus[1]~82_combout ;
wire \dbus[1]~99_combout ;
wire \KEY[1]~input_o ;
wire \dbus[1]~100_combout ;
wire \keys|prev[3]~4_combout ;
wire \keys|rdKdata~0_combout ;
wire \keys|rdKdata~combout ;
wire \keys|prev[1]~2_combout ;
wire \KEY[0]~input_o ;
wire \keys|prev[0]~1_combout ;
wire \keys|Equal2~0_combout ;
wire \keys|prev[3]~0_combout ;
wire \keys|prev[2]~3_combout ;
wire \keys|Equal2~1_combout ;
wire \keys|ready~0_combout ;
wire \keys|ready~q ;
wire \keys|overrun~0_combout ;
wire \keys|overrun~1_combout ;
wire \keys|overrun~q ;
wire \switches|DBUS[31]~1_combout ;
wire \dbus[1]~83_combout ;
wire \dbus[1]~98_combout ;
wire \dbus[1]~79_combout ;
wire \dbus[1]~81_combout ;
wire \result_M[1]~46_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a1 ;
wire \regs~2feeder_combout ;
wire \regs~2_q ;
wire \regval1_D[1]~48_combout ;
wire \result_M[1]~27_combout ;
wire \regval1_D[1]~42_combout ;
wire \Add1~125_sumout ;
wire \Selector30~0_combout ;
wire \Add2~125_sumout ;
wire \Selector30~1_combout ;
wire \PC~15_combout ;
wire \Add3~61_sumout ;
wire \Add4~61_sumout ;
wire \pcgood_B[17]~15_combout ;
wire \Add4~65_sumout ;
wire \Add3~65_sumout ;
wire \pcgood_B[18]~16_combout ;
wire \Equal1~9_combout ;
wire \Equal1~7_combout ;
wire \Add4~53_sumout ;
wire \Add3~53_sumout ;
wire \pcgood_B[5]~13_combout ;
wire \Equal1~8_combout ;
wire \Add3~33_sumout ;
wire \Add4~33_sumout ;
wire \pcgood_B[14]~8_combout ;
wire \Equal1~5_combout ;
wire \Add4~41_sumout ;
wire \Add3~41_sumout ;
wire \pcgood_B[16]~10_combout ;
wire \Add4~37_sumout ;
wire \Add3~37_sumout ;
wire \pcgood_B[15]~9_combout ;
wire \Equal1~6_combout ;
wire \Equal1~10_combout ;
wire \PC~14_combout ;
wire \result_A[1]~35_combout ;
wire \result_M[1]~28_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a1 ;
wire \regs~35feeder_combout ;
wire \regs~35_q ;
wire \regval2_D[1]~48_combout ;
wire \regval2_D[1]~42_combout ;
wire \led[1]~_Duplicate_1_q ;
wire \HexOut[1]~0_combout ;
wire \HexOut[1]~DUPLICATE_q ;
wire \memout_M[1]~18_combout ;
wire \memout_M[1]~19_combout ;
wire \memout_M[1]~52_combout ;
wire \wregval_W[1]~30_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a6 ;
wire \regs~40_q ;
wire \regval2_D[6]~88_combout ;
wire \regval2_D[6]~25_combout ;
wire \Add1~105_sumout ;
wire \Add2~105_sumout ;
wire \Selector25~2_combout ;
wire \result_A[6]~23_combout ;
wire \result_M[6]~18_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a6 ;
wire \regs~7_q ;
wire \regval1_D[6]~88_combout ;
wire \regval1_D[6]~21_combout ;
wire \Selector25~0_combout ;
wire \Selector25~1_combout ;
wire \dmem~36_combout ;
wire \dbus[0]~2_combout ;
wire \dmem~67_combout ;
wire \dmem~1_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dbus[0]~1_combout ;
wire \dbus[0]~0_combout ;
wire \dbus[0]~6_combout ;
wire \dbus[0]~7_combout ;
wire \dbus[0]~8_combout ;
wire \dmem_rtl_0_bypass[29]~0_combout ;
wire \dbus[0]~91_combout ;
wire \dbus[0]~92_combout ;
wire \dbus[0]~93_combout ;
wire \led[0]~_Duplicate_1_q ;
wire \memout_M[0]~1_combout ;
wire \memout_M[0]~2_combout ;
wire \memout_M[0]~30_combout ;
wire \wregval_W[0]~0_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a15 ;
wire \regs~49_q ;
wire \regval2_D[15]~100_combout ;
wire \regval2_D[15]~23_combout ;
wire \regval2_D[15]~24_combout ;
wire \dbus[15]~49_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dmem~73_combout ;
wire \dmem~16_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem~54_combout ;
wire \dbus[15]~50_combout ;
wire \result_M[15]~16_combout ;
wire \result_M[15]~38_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a15 ;
wire \regs~16_q ;
wire \regval1_D[15]~100_combout ;
wire \regval1_D[15]~19_combout ;
wire \regval1_D[15]~20_combout ;
wire \aluin2_A[15]~28_combout ;
wire \Selector16~0_combout ;
wire \Add2~85_sumout ;
wire \Add1~85_sumout ;
wire \Selector16~1_combout ;
wire \Selector16~2_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem~23_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem~57_combout ;
wire \dbus[22]~65_combout ;
wire \result_M[22]~25_combout ;
wire \result_W[22]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a22 ;
wire \regs~56_q ;
wire \regval2_D[22]~76_combout ;
wire \regval2_D[22]~30_combout ;
wire \aluin2_A[22]~12_combout ;
wire \Selector9~0_combout ;
wire \result_A[22]~28_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a22 ;
wire \regs~23feeder_combout ;
wire \regs~23_q ;
wire \regval1_D[22]~76_combout ;
wire \regval1_D[22]~26_combout ;
wire \Add4~106 ;
wire \Add4~85_sumout ;
wire \Add3~106 ;
wire \Add3~85_sumout ;
wire \pcgood_B[22]~21_combout ;
wire \PC~25_combout ;
wire \Add0~93_sumout ;
wire \pcplus_A[22]~feeder_combout ;
wire \pcplus_A[22]~DUPLICATE_q ;
wire \Add3~86 ;
wire \Add3~89_sumout ;
wire \Add4~86 ;
wire \Add4~89_sumout ;
wire \pcgood_B[23]~22_combout ;
wire \PC~30_combout ;
wire \Add0~113_sumout ;
wire \Add3~90 ;
wire \Add3~77_sumout ;
wire \Add4~90 ;
wire \Add4~77_sumout ;
wire \pcgood_B[24]~19_combout ;
wire \PC~31_combout ;
wire \Add0~117_sumout ;
wire \regs_rtl_0|auto_generated|ram_block1a24 ;
wire \regs~25feeder_combout ;
wire \regs~25_q ;
wire \regval1_D[24]~52_combout ;
wire \regval1_D[24]~36_combout ;
wire \regval1_D[24]~37_combout ;
wire \Add1~50 ;
wire \Add1~45_sumout ;
wire \Selector6~0_combout ;
wire \Add2~50 ;
wire \Add2~45_sumout ;
wire \Selector6~1_combout ;
wire \result_A[25]~49_combout ;
wire \result_M[25]~41_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a25 ;
wire \regs~26_q ;
wire \regval1_D[25]~72_combout ;
wire \regval1_D[25]~27_combout ;
wire \regval1_D[25]~28_combout ;
wire \Add4~78 ;
wire \Add4~109_sumout ;
wire \Add3~78 ;
wire \Add3~109_sumout ;
wire \pcgood_B[25]~27_combout ;
wire \PC~26_combout ;
wire \Add0~97_sumout ;
wire \regs_rtl_1|auto_generated|ram_block1a25 ;
wire \regs~59_q ;
wire \regval2_D[25]~72_combout ;
wire \regval2_D[25]~31_combout ;
wire \regval2_D[25]~32_combout ;
wire \Add1~46 ;
wire \Add1~41_sumout ;
wire \Add2~46 ;
wire \Add2~41_sumout ;
wire \Selector5~1_combout ;
wire \Selector5~3_combout ;
wire \Selector5~2_combout ;
wire \result_A[26]~50_combout ;
wire \restmp_M[26]~DUPLICATE_q ;
wire \regs_rtl_0|auto_generated|ram_block1a26 ;
wire \result_M[26]~42_combout ;
wire \regs~27feeder_combout ;
wire \regs~27_q ;
wire \regval1_D[26]~68_combout ;
wire \regval1_D[26]~29_combout ;
wire \regval1_D[26]~30_combout ;
wire \regval1_A[26]~DUPLICATE_q ;
wire \Add4~110 ;
wire \Add4~113_sumout ;
wire \Add3~110 ;
wire \Add3~113_sumout ;
wire \pcgood_B[26]~28_combout ;
wire \PC~27_combout ;
wire \Add0~101_sumout ;
wire \result_A[26]~30_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a26 ;
wire \regs~60feeder_combout ;
wire \regs~60_q ;
wire \regval2_D[26]~68_combout ;
wire \regval2_D[26]~33_combout ;
wire \regval2_D[26]~34_combout ;
wire \regval2_A[26]~DUPLICATE_q ;
wire \Add2~42 ;
wire \Add2~38 ;
wire \Add2~33_sumout ;
wire \Add1~33_sumout ;
wire \Selector3~2_combout ;
wire \result_A[28]~52_combout ;
wire \restmp_M[28]~DUPLICATE_q ;
wire \regs_rtl_1|auto_generated|ram_block1a28 ;
wire \regs~62_q ;
wire \regval2_D[28]~60_combout ;
wire \regval2_D[28]~37_combout ;
wire \regval2_D[28]~38_combout ;
wire \dbus[28]~72_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem~29_q ;
wire \dmem~61_combout ;
wire \dbus[28]~73_combout ;
wire \memout_M[28]~28_combout ;
wire \result_M[28]~44_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a28 ;
wire \regs~29_q ;
wire \regval1_D[28]~60_combout ;
wire \regval1_D[28]~33_combout ;
wire \regval1_D[28]~34_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Equal8~0_combout ;
wire \dmem~33_combout ;
wire \always3~0_combout ;
wire \led[8]~_Duplicate_1_q ;
wire \memout_M[8]~14_combout ;
wire \memout_M[8]~15_combout ;
wire \result_M[8]~19_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a8 ;
wire \regs~9_q ;
wire \regval1_D[8]~96_combout ;
wire \regval1_D[8]~22_combout ;
wire \Add1~101_sumout ;
wire \Selector23~0_combout ;
wire \Selector23~2_combout ;
wire \result_A[8]~24_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a8 ;
wire \regs~42_q ;
wire \regval2_D[8]~96_combout ;
wire \regval2_D[8]~26_combout ;
wire \regval2_A[8]~DUPLICATE_q ;
wire \Add2~101_sumout ;
wire \Selector23~1_combout ;
wire \dmem~34_combout ;
wire \dbus[0]~90_combout ;
wire \keys|wrKctrl~combout ;
wire \keys|ie~0_combout ;
wire \keys|ie~q ;
wire \dbus[3]~89_combout ;
wire \result_M[3]~29_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a3 ;
wire \regs~37feeder_combout ;
wire \regs~37_q ;
wire \regval2_D[3]~44_combout ;
wire \regval2_D[3]~43_combout ;
wire \Add2~110 ;
wire \Add2~9_sumout ;
wire \Selector27~2_combout ;
wire \result_A[4]~2_combout ;
wire \result_M[4]~2_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a4 ;
wire \regs~38_q ;
wire \regval2_D[4]~156_combout ;
wire \regval2_D[4]~6_combout ;
wire \regval2_A[4]~DUPLICATE_q ;
wire \Add1~9_sumout ;
wire \Selector27~1_combout ;
wire \dbus[2]~10_combout ;
wire \switches|sdata[7]~DUPLICATE_q ;
wire \dbus[7]~14_combout ;
wire \dmem_rtl_0_bypass[43]~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem~69_combout ;
wire \dmem~8_q ;
wire \dbus[7]~13_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \dbus[7]~15_combout ;
wire \memout_M[7]~32_combout ;
wire \wregval_W[7]~2_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a7 ;
wire \regs~41_q ;
wire \regval2_D[7]~160_combout ;
wire \result_A[7]~1_combout ;
wire \regval2_D[7]~5_combout ;
wire \aluin2_A[7]~1_combout ;
wire \Selector24~0_combout ;
wire \Selector24~1_combout ;
wire \keys|Equal0~1_combout ;
wire \led[2]~_Duplicate_1_q ;
wire \HexOut[2]~1_combout ;
wire \HexOut[2]~feeder_combout ;
wire \HexOut[2]~DUPLICATE_q ;
wire \memout_M[2]~9_combout ;
wire \memout_M[2]~10_combout ;
wire \result_M[2]~3_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a2 ;
wire \regs~36_q ;
wire \regval2_D[2]~152_combout ;
wire \regval2_D[2]~7_combout ;
wire \Add1~13_sumout ;
wire \Selector29~1_combout ;
wire \HexOut[5]~feeder_combout ;
wire \HexOut[5]~DUPLICATE_q ;
wire \led[5]~_Duplicate_1_q ;
wire \memout_M[5]~3_combout ;
wire \memout_M[5]~4_combout ;
wire \result_M[5]~0_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a5 ;
wire \regs~6_q ;
wire \regval1_D[5]~164_combout ;
wire \regval1_D[5]~0_combout ;
wire \regval1_A[5]~DUPLICATE_q ;
wire \Add1~1_sumout ;
wire \Selector26~1_combout ;
wire \memout_M[10]~11_combout ;
wire \result_A[20]~41_combout ;
wire \result_M[20]~8_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a20 ;
wire \regs~54_q ;
wire \regval2_D[20]~128_combout ;
wire \regval2_D[20]~16_combout ;
wire \Add2~65_sumout ;
wire \Add1~65_sumout ;
wire \result_A[20]~10_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a20 ;
wire \regs~21_q ;
wire \regval1_D[20]~128_combout ;
wire \regval1_D[20]~12_combout ;
wire \aluin2_A[20]~25_combout ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \Equal8~2_combout ;
wire \Equal8~4_combout ;
wire \memout_M[2]~0_combout ;
wire \result_M[9]~20_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a9 ;
wire \regs~10feeder_combout ;
wire \regs~10_q ;
wire \regval1_D[9]~92_combout ;
wire \regval1_D[9]~23_combout ;
wire \Add1~97_sumout ;
wire \Selector22~1_combout ;
wire \dmem~37_combout ;
wire \dmem~41_combout ;
wire \dbus[27]~70_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dmem~28_q ;
wire \dmem~60_combout ;
wire \dbus[27]~71_combout ;
wire \Add1~37_sumout ;
wire \Selector4~2_combout ;
wire \Add2~37_sumout ;
wire \result_A[27]~51_combout ;
wire \result_M[27]~43_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a27 ;
wire \regs~61_q ;
wire \regval2_D[27]~64_combout ;
wire \regval2_D[27]~35_combout ;
wire \regval2_D[27]~36_combout ;
wire \aluin2_A[27]~10_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a27 ;
wire \regs~28feeder_combout ;
wire \regs~28_q ;
wire \regval1_D[27]~64_combout ;
wire \regval1_D[27]~31_combout ;
wire \regval1_D[27]~32_combout ;
wire \Add4~114 ;
wire \Add4~117_sumout ;
wire \Add3~114 ;
wire \Add3~117_sumout ;
wire \pcgood_B[27]~29_combout ;
wire \PC~28_combout ;
wire \Add0~105_sumout ;
wire \pcplus_A[27]~feeder_combout ;
wire \Add3~118 ;
wire \Add3~93_sumout ;
wire \Add4~118 ;
wire \Add4~93_sumout ;
wire \pcgood_B[28]~23_combout ;
wire \PC~29_combout ;
wire \Add0~109_sumout ;
wire \Add3~94 ;
wire \Add3~81_sumout ;
wire \Add4~94 ;
wire \Add4~81_sumout ;
wire \pcgood_B[29]~20_combout ;
wire \PC~16_combout ;
wire \Add0~57_sumout ;
wire \pcplus_A[29]~feeder_combout ;
wire \result_A[29]~5_combout ;
wire \Add2~29_sumout ;
wire \Add1~29_sumout ;
wire \Selector2~2_combout ;
wire \result_A[29]~38_combout ;
wire \result_M[29]~32_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a29 ;
wire \regs~63_q ;
wire \regval2_D[29]~148_combout ;
wire \regval2_D[29]~8_combout ;
wire \regval2_D[29]~9_combout ;
wire \aluin2_A[29]~4_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a29 ;
wire \regs~30_q ;
wire \regval1_D[29]~148_combout ;
wire \regval1_D[29]~4_combout ;
wire \regval1_D[29]~5_combout ;
wire \Add4~82 ;
wire \Add4~69_sumout ;
wire \Add3~69_sumout ;
wire \pcgood_B[30]~17_combout ;
wire \PC~17_combout ;
wire \Add0~61_sumout ;
wire \result_A[30]~6_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a30 ;
wire \regs~31_q ;
wire \regval1_D[30]~144_combout ;
wire \regval1_D[30]~6_combout ;
wire \regval1_D[30]~7_combout ;
wire \Add1~25_sumout ;
wire \Selector1~1_combout ;
wire \WideNor0~1_combout ;
wire \dbus[10]~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem~18_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem~52_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \dbus[17]~45_combout ;
wire \dbus[17]~46_combout ;
wire \result_A[17]~46_combout ;
wire \result_M[17]~13_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a17 ;
wire \regs~51_q ;
wire \regval2_D[17]~108_combout ;
wire \regval2_D[17]~21_combout ;
wire \regval2_A[17]~DUPLICATE_q ;
wire \Add2~77_sumout ;
wire \Add1~77_sumout ;
wire \result_A[17]~20_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a17 ;
wire \regs~18_q ;
wire \regval1_D[17]~108_combout ;
wire \regval1_D[17]~17_combout ;
wire \aluin2_A[17]~26_combout ;
wire \Selector14~0_combout ;
wire \Selector14~1_combout ;
wire \WideNor0~0_combout ;
wire \WideNor0~combout ;
wire \HexOut[7]~feeder_combout ;
wire \led[7]~_Duplicate_1_q ;
wire \memout_M[7]~5_combout ;
wire \memout_M[7]~6_combout ;
wire \result_M[7]~1_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a7 ;
wire \regs~8feeder_combout ;
wire \regs~8_q ;
wire \regval1_D[7]~160_combout ;
wire \regval1_D[7]~1_combout ;
wire \regval1_A[7]~DUPLICATE_q ;
wire \Add4~17_sumout ;
wire \pcgood_B[7]~4_combout ;
wire \PC~12_combout ;
wire \PC[7]~DUPLICATE_q ;
wire \imem~64_combout ;
wire \imem~66_combout ;
wire \inst_D~34_combout ;
wire \inst_D[4]~DUPLICATE_q ;
wire \off_A[4]~feeder_combout ;
wire \off_A[4]~DUPLICATE_q ;
wire \Add3~45_sumout ;
wire \Add4~45_sumout ;
wire \pcgood_B[6]~11_combout ;
wire \PC~11_combout ;
wire \imem~67_combout ;
wire \imem~68_combout ;
wire \imem~69_combout ;
wire \inst_D~35_combout ;
wire \Selector42~0_combout ;
wire \inst_D[25]~DUPLICATE_q ;
wire \forw1A_D~1_combout ;
wire \forw1A_D~2_combout ;
wire \result_A[0]~55_combout ;
wire \result_A[0]~37_combout ;
wire \regval1_D[0]~38_combout ;
wire \regs~1feeder_combout ;
wire \regs~1_q ;
wire \regs_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \regval1_D[0]~39_combout ;
wire \result_M[0]~31_combout ;
wire \regval1_D[0]~40_combout ;
wire \regval1_D[0]~41_combout ;
wire \regval1_A[0]~DUPLICATE_q ;
wire \PC~13_combout ;
wire \pcplus_D[0]~feeder_combout ;
wire \Equal1~0_combout ;
wire \Equal1~3_combout ;
wire \pcplus_M[8]~DUPLICATE_q ;
wire \Add4~21_sumout ;
wire \Add3~21_sumout ;
wire \pcgood_B[8]~5_combout ;
wire \Equal1~2_combout ;
wire \Add4~9_sumout ;
wire \Add3~9_sumout ;
wire \pcgood_B[3]~2_combout ;
wire \Equal1~1_combout ;
wire \pcplus_M[2]~DUPLICATE_q ;
wire \Equal1~4_combout ;
wire \PC~32_combout ;
wire \PC[8]~DUPLICATE_q ;
wire \inst_D~25_combout ;
wire \imem~55_combout ;
wire \inst_D~26_combout ;
wire \Selector48~1_combout ;
wire \Selector48~2_combout ;
wire \Selector48~3_combout ;
wire \Selector48~4_combout ;
wire \wrreg_A~q ;
wire \wrreg_M~feeder_combout ;
wire \wrreg_M~q ;
wire \forw1M_D~0_combout ;
wire \wregno_M[5]~DUPLICATE_q ;
wire \forw1M_D~1_combout ;
wire \forw1M_D~combout ;
wire \regs_rtl_0|auto_generated|ram_block1a4 ;
wire \regs~5_q ;
wire \regval1_D[4]~156_combout ;
wire \regval1_D[4]~2_combout ;
wire \Add4~13_sumout ;
wire \Add3~13_sumout ;
wire \pcgood_B[4]~3_combout ;
wire \PC~9_combout ;
wire \PC[4]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \PC~10_combout ;
wire \imem~45_combout ;
wire \imem~44_combout ;
wire \inst_D~20_combout ;
wire \selaluout_D~0_combout ;
wire \selaluout_A~q ;
wire \result_A[2]~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a2 ;
wire \regs~3_q ;
wire \regval1_D[2]~152_combout ;
wire \regval1_D[2]~3_combout ;
wire \Add4~5_sumout ;
wire \Add3~5_sumout ;
wire \pcgood_B[2]~1_combout ;
wire \PC~7_combout ;
wire \PC[2]~DUPLICATE_q ;
wire \imem~75_combout ;
wire \inst_D~38_combout ;
wire \off_A[8]~DUPLICATE_q ;
wire \Add4~25_sumout ;
wire \Add3~25_sumout ;
wire \pcgood_B[10]~6_combout ;
wire \PC~1_combout ;
wire \PC[14]~DUPLICATE_q ;
wire \inst_D~0_combout ;
wire \imem~49_combout ;
wire \imem~80_combout ;
wire \imem~50_combout ;
wire \inst_D~22_combout ;
wire \Decoder1~2_combout ;
wire \isjump_D~0_combout ;
wire \isjump_A~q ;
wire \isjump_M~feeder_combout ;
wire \isjump_M~q ;
wire \Add3~29_sumout ;
wire \Add4~29_sumout ;
wire \pcgood_B[13]~7_combout ;
wire \PC~4_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \PC~5_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \PC~6_combout ;
wire \Add0~30 ;
wire \Add0~85_sumout ;
wire \PC~23_combout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \PC~24_combout ;
wire \Add0~90 ;
wire \Add0~77_sumout ;
wire \PC~21_combout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \Add3~97_sumout ;
wire \Add4~97_sumout ;
wire \pcgood_B[19]~24_combout ;
wire \PC~22_combout ;
wire \Add0~82 ;
wire \Add0~69_sumout ;
wire \Add3~101_sumout ;
wire \Add4~101_sumout ;
wire \pcgood_B[20]~25_combout ;
wire \Equal1~14_combout ;
wire \Equal1~12_combout ;
wire \Equal1~15_combout ;
wire \Equal1~13_combout ;
wire \Equal1~11_combout ;
wire \Equal1~16_combout ;
wire \Equal1~17_combout ;
wire \PC~8_combout ;
wire \imem~74_combout ;
wire \inst_D~39_combout ;
wire \Selector46~0_combout ;
wire \wregno_A[1]~DUPLICATE_q ;
wire \forw1A_D~0_combout ;
wire \stall_D~1_combout ;
wire \imem~34_combout ;
wire \imem~35_combout ;
wire \inst_D~16_combout ;
wire \isbranch_D~0_combout ;
wire \isbranch_A~q ;
wire \dobranch_A~0_combout ;
wire \dobranch_M~q ;
wire \Add3~1_sumout ;
wire \Add4~1_sumout ;
wire \pcgood_B[9]~0_combout ;
wire \PC~0_combout ;
wire \imem~58_combout ;
wire \imem~59_combout ;
wire \inst_D~40_combout ;
wire \Selector44~0_combout ;
wire \wregno_W[3]~DUPLICATE_q ;
wire \forw2W_D~1_combout ;
wire \forw2W_D~0_combout ;
wire \forw2W_D~combout ;
wire \regs~34_q ;
wire \regs_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \regval2_D[0]~1_combout ;
wire \regval2_D[0]~2_combout ;
wire \regval2_D[0]~0_combout ;
wire \regval2_D[0]~3_combout ;
wire \regval2_A[0]~DUPLICATE_q ;
wire \wmemval_M[0]~DUPLICATE_q ;
wire \HexOut[0]~feeder_combout ;
wire \HexOut[0]~DUPLICATE_q ;
wire \ss0|OUT~0_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \ss1|OUT~0_combout ;
wire \HexOut[6]~DUPLICATE_q ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~6_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~6_combout ;
wire [0:44] regs_rtl_0_bypass;
wire [31:0] aluout_M;
wire [0:44] regs_rtl_1_bypass;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [5:0] alufunc_A;
wire [31:0] \switches|bounceTimer ;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [31:0] PC;
wire [31:0] inst_D;
wire [0:92] dmem_rtl_0_bypass;
wire [23:0] HexOut;
wire [31:0] wmemval_M;
wire [31:0] regval2_A;
wire [31:0] regval1_A;
wire [31:0] off_A;
wire [31:0] pcplus_A;
wire [5:0] wregno_A;
wire [31:0] \keys|prev ;
wire [31:0] \switches|sdata ;
wire [31:0] restmp_M;
wire [5:0] wregno_M;
wire [31:0] result_W;
wire [5:0] wregno_W;
wire [31:0] pcplus_D;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [31:0] \switches|prev ;
wire [31:0] aluout_W;
wire [31:0] memout_W;
wire [31:0] pcplus_W;
wire [31:0] pcplus_M;
wire [31:0] brtarg_M;
wire [31:0] jmptarg_M;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [9:0] led;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [39:0] \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \regs_rtl_1|auto_generated|ram_block1a0~portbdataout  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regs_rtl_1|auto_generated|ram_block1a1  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regs_rtl_1|auto_generated|ram_block1a2  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regs_rtl_1|auto_generated|ram_block1a3  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regs_rtl_1|auto_generated|ram_block1a4  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regs_rtl_1|auto_generated|ram_block1a5  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regs_rtl_1|auto_generated|ram_block1a6  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regs_rtl_1|auto_generated|ram_block1a7  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regs_rtl_1|auto_generated|ram_block1a8  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regs_rtl_1|auto_generated|ram_block1a9  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regs_rtl_1|auto_generated|ram_block1a10  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regs_rtl_1|auto_generated|ram_block1a11  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regs_rtl_1|auto_generated|ram_block1a12  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regs_rtl_1|auto_generated|ram_block1a13  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regs_rtl_1|auto_generated|ram_block1a14  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regs_rtl_1|auto_generated|ram_block1a15  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regs_rtl_1|auto_generated|ram_block1a16  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regs_rtl_1|auto_generated|ram_block1a17  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regs_rtl_1|auto_generated|ram_block1a18  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regs_rtl_1|auto_generated|ram_block1a19  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regs_rtl_1|auto_generated|ram_block1a20  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regs_rtl_1|auto_generated|ram_block1a21  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regs_rtl_1|auto_generated|ram_block1a22  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regs_rtl_1|auto_generated|ram_block1a23  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regs_rtl_1|auto_generated|ram_block1a24  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regs_rtl_1|auto_generated|ram_block1a25  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regs_rtl_1|auto_generated|ram_block1a26  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regs_rtl_1|auto_generated|ram_block1a27  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regs_rtl_1|auto_generated|ram_block1a28  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regs_rtl_1|auto_generated|ram_block1a29  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regs_rtl_1|auto_generated|ram_block1a30  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regs_rtl_1|auto_generated|ram_block1a31  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regs_rtl_0|auto_generated|ram_block1a1  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regs_rtl_0|auto_generated|ram_block1a2  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regs_rtl_0|auto_generated|ram_block1a3  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regs_rtl_0|auto_generated|ram_block1a4  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regs_rtl_0|auto_generated|ram_block1a5  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regs_rtl_0|auto_generated|ram_block1a6  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regs_rtl_0|auto_generated|ram_block1a7  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regs_rtl_0|auto_generated|ram_block1a8  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regs_rtl_0|auto_generated|ram_block1a9  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regs_rtl_0|auto_generated|ram_block1a10  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regs_rtl_0|auto_generated|ram_block1a11  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regs_rtl_0|auto_generated|ram_block1a12  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regs_rtl_0|auto_generated|ram_block1a13  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regs_rtl_0|auto_generated|ram_block1a14  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regs_rtl_0|auto_generated|ram_block1a15  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regs_rtl_0|auto_generated|ram_block1a16  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regs_rtl_0|auto_generated|ram_block1a17  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regs_rtl_0|auto_generated|ram_block1a18  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regs_rtl_0|auto_generated|ram_block1a19  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regs_rtl_0|auto_generated|ram_block1a20  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regs_rtl_0|auto_generated|ram_block1a21  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regs_rtl_0|auto_generated|ram_block1a22  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regs_rtl_0|auto_generated|ram_block1a23  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regs_rtl_0|auto_generated|ram_block1a24  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regs_rtl_0|auto_generated|ram_block1a25  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regs_rtl_0|auto_generated|ram_block1a26  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regs_rtl_0|auto_generated|ram_block1a27  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regs_rtl_0|auto_generated|ram_block1a28  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regs_rtl_0|auto_generated|ram_block1a29  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regs_rtl_0|auto_generated|ram_block1a30  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regs_rtl_0|auto_generated|ram_block1a31  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(led[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(led[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(led[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(led[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(led[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(led[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(led[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(led[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(led[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(led[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "480.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 24;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 24;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 5;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "96.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N12
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( PC[20] & ( \pcgood_B[20]~25_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((!\Equal1~17_combout ) # (\Add0~69_sumout )) # (\stall_D~1_combout ))) ) ) ) # ( !PC[20] & ( \pcgood_B[20]~25_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout ) # ((!\stall_D~1_combout  & \Add0~69_sumout )))) ) ) ) # ( PC[20] & ( !\pcgood_B[20]~25_combout  & ( (\Equal1~17_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// ((\Add0~69_sumout ) # (\stall_D~1_combout )))) ) ) ) # ( !PC[20] & ( !\pcgood_B[20]~25_combout  & ( (!\stall_D~1_combout  & (\Equal1~17_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Add0~69_sumout ))) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\Equal1~17_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Add0~69_sumout ),
	.datae(!PC[20]),
	.dataf(!\pcgood_B[20]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h000201030C0E0D0F;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N13
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N39
cyclonev_lcell_comb flush_A(
// Equation(s):
// \flush_A~combout  = ( \dobranch_M~q  ) # ( !\dobranch_M~q  & ( \isjump_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dobranch_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_A~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam flush_A.extended_lut = "off";
defparam flush_A.lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam flush_A.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N0
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \PC[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~34  = CARRY(( \PC[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N3
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC[3] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( PC[3] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N6
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N27
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( \PC[8]~DUPLICATE_q  & ( (\inst_D~0_combout  & !PC[9]) ) ) # ( !\PC[8]~DUPLICATE_q  & ( (\inst_D~0_combout  & PC[9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_D~0_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h000F000F0F000F00;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N49
dffeas \PC[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N9
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N12
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( PC[6] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( PC[6] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y6_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N50
dffeas \inst_D[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[4] .is_wysiwyg = "true";
defparam \inst_D[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N15
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \PC[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \PC[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N43
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N48
cyclonev_lcell_comb \inst_D~31 (
// Equation(s):
// \inst_D~31_combout  = ( !PC[4] & ( \PC[2]~DUPLICATE_q  & ( (!PC[6] & (PC[9] & !PC[5])) ) ) ) # ( PC[4] & ( !\PC[2]~DUPLICATE_q  & ( (PC[3] & (!PC[6] & (PC[9] & !PC[5]))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!PC[9]),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~31 .extended_lut = "off";
defparam \inst_D~31 .lut_mask = 64'h000004000C000000;
defparam \inst_D~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N42
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( PC[5] & ( PC[4] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[3] & (PC[6] & !\PC[7]~DUPLICATE_q )) # (PC[3] & (!PC[6] & \PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( PC[4] & ( (!PC[3] & (((\PC[2]~DUPLICATE_q )))) # (PC[3] & ((!PC[6] & 
// ((\PC[7]~DUPLICATE_q ))) # (PC[6] & (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( PC[5] & ( !PC[4] & ( (!PC[3] & (PC[6] & (!\PC[2]~DUPLICATE_q ))) # (PC[3] & ((!PC[6] & (!\PC[2]~DUPLICATE_q )) # (PC[6] & ((!\PC[7]~DUPLICATE_q ))))) ) ) ) # ( !PC[5] & ( !PC[4] & ( 
// (!\PC[2]~DUPLICATE_q  & ((!PC[3]) # (!\PC[7]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'hF0A071601A5E2040;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N18
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( PC[6] & ( (\imem~0_combout  & ((!PC[9]) # ((!PC[5] & !\PC[7]~DUPLICATE_q )))) ) ) # ( !PC[6] & ( (\imem~0_combout  & ((!PC[9]) # (!\PC[7]~DUPLICATE_q ))) ) )

	.dataa(!PC[9]),
	.datab(!PC[5]),
	.datac(!\imem~0_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h0F0A0F0A0E0A0E0A;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N6
cyclonev_lcell_comb \inst_D~32 (
// Equation(s):
// \inst_D~32_combout  = ( inst_D[5] & ( \imem~56_combout  & ( (((\imem~57_combout  & !PC[9])) # (\stall_D~1_combout )) # (\inst_D~31_combout ) ) ) ) # ( !inst_D[5] & ( \imem~56_combout  & ( (!\stall_D~1_combout  & (((\imem~57_combout  & !PC[9])) # 
// (\inst_D~31_combout ))) ) ) ) # ( inst_D[5] & ( !\imem~56_combout  ) ) # ( !inst_D[5] & ( !\imem~56_combout  & ( !\stall_D~1_combout  ) ) )

	.dataa(!\inst_D~31_combout ),
	.datab(!\imem~57_combout ),
	.datac(!PC[9]),
	.datad(!\stall_D~1_combout ),
	.datae(!inst_D[5]),
	.dataf(!\imem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~32 .extended_lut = "off";
defparam \inst_D~32 .lut_mask = 64'hFF00FFFF750075FF;
defparam \inst_D~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N7
dffeas \inst_D[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[5] .is_wysiwyg = "true";
defparam \inst_D[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N56
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N48
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[3] & ( (!PC[2] & ((!PC[5] & ((!PC[6]))) # (PC[5] & (PC[7])))) # (PC[2] & ((!PC[6] & ((!PC[7]))) # (PC[6] & (PC[5])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[3] & ( (!PC[5] & (((PC[7] & PC[6])))) # (PC[5] & 
// (!PC[2] & ((!PC[6]) # (PC[7])))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[3] & ( (!PC[5] & ((!PC[2] & (!PC[7])) # (PC[2] & (PC[7] & !PC[6])))) # (PC[5] & (!PC[6] $ (((PC[2] & PC[7]))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[3] & ( (!PC[5] & (PC[2] & (!PC[7] 
// $ (PC[6])))) # (PC[5] & (!PC[7] & ((!PC[2]) # (PC[6])))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[5]),
	.datac(!PC[7]),
	.datad(!PC[6]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h6034B681220EDA13;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N45
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( \imem~1_combout  ) # ( !\imem~1_combout  & ( PC[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N3
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( PC[9] & ( !PC[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h00000000FF00FF00;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N54
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \imem~3_combout  & ( PC[5] & ( (!PC[6] & ((!PC[3] & (!PC[2])) # (PC[3] & ((\PC[4]~DUPLICATE_q ))))) ) ) ) # ( \imem~3_combout  & ( !PC[5] & ( ((!PC[6]) # (\PC[4]~DUPLICATE_q )) # (PC[3]) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!PC[2]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\imem~3_combout ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h0000DDFF000080C4;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N30
cyclonev_lcell_comb \inst_D~1 (
// Equation(s):
// \inst_D~1_combout  = ( inst_D[14] & ( (!\imem~0_combout ) # (((\imem~2_combout  & !\imem~4_combout )) # (\stall_D~1_combout )) ) ) # ( !inst_D[14] & ( (!\stall_D~1_combout  & ((!\imem~0_combout ) # ((\imem~2_combout  & !\imem~4_combout )))) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\stall_D~1_combout ),
	.datae(gnd),
	.dataf(!inst_D[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~1 .extended_lut = "off";
defparam \inst_D~1 .lut_mask = 64'hBA00BA00BAFFBAFF;
defparam \inst_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N33
cyclonev_lcell_comb \inst_D[14]~feeder (
// Equation(s):
// \inst_D[14]~feeder_combout  = \inst_D~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_D~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D[14]~feeder .extended_lut = "off";
defparam \inst_D[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst_D[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N34
dffeas \inst_D[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[14]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[14] .is_wysiwyg = "true";
defparam \inst_D[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N36
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (!PC[9] & (PC[3] & (!\PC[2]~DUPLICATE_q  $ (!PC[6])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h0000000000000048;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N18
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( !\PC[4]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & (!PC[9] & (!PC[6] $ (!PC[3])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h0000000004400000;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N42
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[8]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & (!PC[9] & (PC[6] & !PC[3]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h0000000000000400;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N30
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( PC[9] & ( !\PC[8]~DUPLICATE_q  & ( (!PC[6] & (PC[3] & ((\PC[4]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q )))) # (PC[6] & ((!PC[3] & ((\PC[4]~DUPLICATE_q ))) # (PC[3] & (!\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(!PC[9]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0000037A00000000;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N54
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \imem~9_combout  & ( \imem~7_combout  & ( (!\PC[7]~DUPLICATE_q ) # ((!PC[5] & (\imem~8_combout )) # (PC[5] & ((\imem~10_combout )))) ) ) ) # ( !\imem~9_combout  & ( \imem~7_combout  & ( (!PC[5] & (((!\PC[7]~DUPLICATE_q )) # 
// (\imem~8_combout ))) # (PC[5] & (((\imem~10_combout  & \PC[7]~DUPLICATE_q )))) ) ) ) # ( \imem~9_combout  & ( !\imem~7_combout  & ( (!PC[5] & (\imem~8_combout  & ((\PC[7]~DUPLICATE_q )))) # (PC[5] & (((!\PC[7]~DUPLICATE_q ) # (\imem~10_combout )))) ) ) ) 
// # ( !\imem~9_combout  & ( !\imem~7_combout  & ( (\PC[7]~DUPLICATE_q  & ((!PC[5] & (\imem~8_combout )) # (PC[5] & ((\imem~10_combout ))))) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!PC[5]),
	.datac(!\imem~10_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\imem~9_combout ),
	.dataf(!\imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h00473347CC47FF47;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N12
cyclonev_lcell_comb \inst_D~4 (
// Equation(s):
// \inst_D~4_combout  = ( \imem~11_combout  & ( (!\stall_D~1_combout  & (\inst_D~0_combout )) # (\stall_D~1_combout  & ((inst_D[16]))) ) ) # ( !\imem~11_combout  & ( (\stall_D~1_combout  & inst_D[16]) ) )

	.dataa(!\inst_D~0_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!inst_D[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~4 .extended_lut = "off";
defparam \inst_D~4 .lut_mask = 64'h0303030347474747;
defparam \inst_D~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N3
cyclonev_lcell_comb \inst_D[16]~feeder (
// Equation(s):
// \inst_D[16]~feeder_combout  = ( \inst_D~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_D~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D[16]~feeder .extended_lut = "off";
defparam \inst_D[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_D[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N4
dffeas \inst_D[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[16]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[16] .is_wysiwyg = "true";
defparam \inst_D[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( PC[7] & ( PC[3] & ( (PC[2] & (PC[4] & (!PC[6] $ (!PC[5])))) ) ) ) # ( !PC[7] & ( PC[3] & ( (!PC[2] & (PC[4] & ((!PC[6]) # (PC[5])))) # (PC[2] & (((!PC[4] & !PC[5])))) ) ) ) # ( PC[7] & ( !PC[3] & ( (!PC[5] & (!PC[2] $ ((!PC[6])))) # 
// (PC[5] & ((!PC[4] & ((!PC[6]))) # (PC[4] & (!PC[2])))) ) ) ) # ( !PC[7] & ( !PC[3] & ( (PC[5] & ((!PC[2] & ((!PC[6]) # (!PC[4]))) # (PC[2] & (!PC[6] & !PC[4])))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[6]),
	.datac(!PC[4]),
	.datad(!PC[5]),
	.datae(!PC[7]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h00E866CA580A0104;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( PC[3] & ( (!PC[4] & ((!PC[2] & ((!PC[6]))) # (PC[2] & (!PC[5] & PC[6])))) ) ) # ( !PC[3] & ( (!PC[2] & (PC[5] & (!PC[4] & !PC[6]))) # (PC[2] & (!PC[5] & (!PC[4] $ (!PC[6])))) ) )

	.dataa(!PC[2]),
	.datab(!PC[5]),
	.datac(!PC[4]),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h24402440A040A040;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N18
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( \imem~37_combout  & ( (!PC[9] & ((\imem~36_combout ))) # (PC[9] & (!PC[7])) ) ) # ( !\imem~37_combout  & ( (!PC[9] & \imem~36_combout ) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!\imem~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h0A0A0A0A4E4E4E4E;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N27
cyclonev_lcell_comb \inst_D~17 (
// Equation(s):
// \inst_D~17_combout  = ( \imem~0_combout  & ( (!\stall_D~1_combout  & (\imem~38_combout )) # (\stall_D~1_combout  & ((inst_D[31]))) ) ) # ( !\imem~0_combout  & ( (\stall_D~1_combout  & inst_D[31]) ) )

	.dataa(gnd),
	.datab(!\stall_D~1_combout ),
	.datac(!\imem~38_combout ),
	.datad(!inst_D[31]),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~17 .extended_lut = "off";
defparam \inst_D~17 .lut_mask = 64'h003300330C3F0C3F;
defparam \inst_D~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N29
dffeas \inst_D[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[31] .is_wysiwyg = "true";
defparam \inst_D[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N48
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( PC[6] & ( PC[3] & ( (!\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (PC[5] & (!\PC[2]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[6] & ( PC[3] & ( (!\PC[2]~DUPLICATE_q  & 
// (!PC[5] & ((!\PC[4]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[6] & ( !PC[3] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q )))) # 
// (\PC[2]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & (PC[5] & !\PC[4]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q  & (!PC[5])))) ) ) ) # ( !PC[6] & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & !PC[5]))) # (\PC[4]~DUPLICATE_q  & 
// (!\PC[2]~DUPLICATE_q  $ (((PC[5]))))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h40A51498A0641106;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N48
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( \imem~3_combout  & ( (!PC[4] & (!PC[5])) # (PC[4] & ((!PC[6]))) ) )

	.dataa(!PC[5]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h00000000AFA0AFA0;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N51
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( \imem~40_combout  & ( (!PC[2] & ((!PC[3]))) # (PC[2] & (PC[5])) ) )

	.dataa(!PC[5]),
	.datab(!PC[3]),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h00000000C5C5C5C5;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N36
cyclonev_lcell_comb \inst_D~18 (
// Equation(s):
// \inst_D~18_combout  = ( inst_D[30] & ( \stall_D~1_combout  ) ) # ( inst_D[30] & ( !\stall_D~1_combout  & ( (\imem~0_combout  & (((\imem~39_combout  & !PC[9])) # (\imem~41_combout ))) ) ) ) # ( !inst_D[30] & ( !\stall_D~1_combout  & ( (\imem~0_combout  & 
// (((\imem~39_combout  & !PC[9])) # (\imem~41_combout ))) ) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\imem~39_combout ),
	.datac(!\imem~41_combout ),
	.datad(!PC[9]),
	.datae(!inst_D[30]),
	.dataf(!\stall_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~18 .extended_lut = "off";
defparam \inst_D~18 .lut_mask = 64'h150515050000FFFF;
defparam \inst_D~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N38
dffeas \inst_D[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[30] .is_wysiwyg = "true";
defparam \inst_D[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !inst_D[30] & ( (!inst_D[29] & (!inst_D[26] & !inst_D[27])) ) )

	.dataa(!inst_D[29]),
	.datab(!inst_D[26]),
	.datac(gnd),
	.datad(!inst_D[27]),
	.datae(gnd),
	.dataf(!inst_D[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h8800880000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = ( !inst_D[28] & ( (!inst_D[31] & \Decoder1~0_combout ) ) )

	.dataa(gnd),
	.datab(!inst_D[31]),
	.datac(!\Decoder1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'h0C0C0C0C00000000;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( inst_D[11] & ( (\Decoder1~1_combout ) # (inst_D[16]) ) ) # ( !inst_D[11] & ( (inst_D[16] & !\Decoder1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!inst_D[16]),
	.datad(!\Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!inst_D[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N17
dffeas \wregno_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[2] .is_wysiwyg = "true";
defparam \wregno_A[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N0
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[3] & ( (!PC[6] & (PC[2] & ((PC[7])))) # (PC[6] & (((!PC[5])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[3] & ( (!PC[2] & (!PC[5] & (!PC[7] & PC[6]))) # (PC[2] & (!PC[6] & ((PC[7]) # (PC[5])))) ) ) ) # ( 
// \PC[4]~DUPLICATE_q  & ( !PC[3] & ( (PC[5] & (PC[6] & (!PC[2] $ (!PC[7])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[3] & ( (!PC[2] & (PC[5] & (PC[7] & !PC[6]))) # (PC[2] & (!PC[5] $ (((PC[7] & PC[6]))))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[5]),
	.datac(!PC[7]),
	.datad(!PC[6]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h46410012158005CC;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N39
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( PC[3] & ( (!PC[5] & ((!PC[6]) # (!PC[2] $ (\PC[4]~DUPLICATE_q )))) # (PC[5] & (((PC[6]) # (\PC[4]~DUPLICATE_q )))) ) ) # ( !PC[3] & ( (!PC[5] & (PC[6] & ((!PC[2]) # (\PC[4]~DUPLICATE_q )))) # (PC[5] & (((PC[6]) # (\PC[4]~DUPLICATE_q 
// )))) ) )

	.dataa(!PC[2]),
	.datab(!PC[5]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h03BF03BFCFB7CFB7;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N12
cyclonev_lcell_comb \inst_D~2 (
// Equation(s):
// \inst_D~2_combout  = ( \imem~6_combout  & ( (\imem~5_combout ) # (PC[9]) ) ) # ( !\imem~6_combout  & ( (!PC[9] & ((\imem~5_combout ))) # (PC[9] & (PC[7])) ) )

	.dataa(!PC[7]),
	.datab(!PC[9]),
	.datac(!\imem~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~2 .extended_lut = "off";
defparam \inst_D~2 .lut_mask = 64'h1D1D1D1D3F3F3F3F;
defparam \inst_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N6
cyclonev_lcell_comb \inst_D~3 (
// Equation(s):
// \inst_D~3_combout  = ( inst_D[15] & ( ((!\imem~0_combout ) # (\stall_D~1_combout )) # (\inst_D~2_combout ) ) ) # ( !inst_D[15] & ( (!\stall_D~1_combout  & ((!\imem~0_combout ) # (\inst_D~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\inst_D~2_combout ),
	.datac(!\imem~0_combout ),
	.datad(!\stall_D~1_combout ),
	.datae(gnd),
	.dataf(!inst_D[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~3 .extended_lut = "off";
defparam \inst_D~3 .lut_mask = 64'hF300F300F3FFF3FF;
defparam \inst_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N9
cyclonev_lcell_comb \inst_D[15]~feeder (
// Equation(s):
// \inst_D[15]~feeder_combout  = \inst_D~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_D~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D[15]~feeder .extended_lut = "off";
defparam \inst_D[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst_D[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N10
dffeas \inst_D[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[15]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[15] .is_wysiwyg = "true";
defparam \inst_D[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N8
dffeas \wregno_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[1] .is_wysiwyg = "true";
defparam \wregno_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N0
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (!\Decoder1~1_combout  & ((inst_D[14]))) # (\Decoder1~1_combout  & (inst_D[8]))

	.dataa(gnd),
	.datab(!inst_D[8]),
	.datac(!inst_D[14]),
	.datad(!\Decoder1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h0F330F330F330F33;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N1
dffeas \wregno_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[0] .is_wysiwyg = "true";
defparam \wregno_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \forw2A_D~0 (
// Equation(s):
// \forw2A_D~0_combout  = ( wregno_A[0] & ( inst_D[16] & ( (inst_D[14] & (wregno_A[2] & (!inst_D[15] $ (wregno_A[1])))) ) ) ) # ( !wregno_A[0] & ( inst_D[16] & ( (!inst_D[14] & (wregno_A[2] & (!inst_D[15] $ (wregno_A[1])))) ) ) ) # ( wregno_A[0] & ( 
// !inst_D[16] & ( (inst_D[14] & (!wregno_A[2] & (!inst_D[15] $ (wregno_A[1])))) ) ) ) # ( !wregno_A[0] & ( !inst_D[16] & ( (!inst_D[14] & (!wregno_A[2] & (!inst_D[15] $ (wregno_A[1])))) ) ) )

	.dataa(!inst_D[14]),
	.datab(!wregno_A[2]),
	.datac(!inst_D[15]),
	.datad(!wregno_A[1]),
	.datae(!wregno_A[0]),
	.dataf(!inst_D[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2A_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2A_D~0 .extended_lut = "off";
defparam \forw2A_D~0 .lut_mask = 64'h8008400420021001;
defparam \forw2A_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N30
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( PC[4] & ( PC[3] & ( (!PC[6] & PC[5]) ) ) ) # ( !PC[4] & ( PC[3] & ( (!PC[6] & (!PC[2] $ (PC[5]))) ) ) ) # ( PC[4] & ( !PC[3] & ( (!PC[6] & ((PC[5]) # (PC[2]))) ) ) ) # ( !PC[4] & ( !PC[3] & ( (!PC[6] & (PC[2])) # (PC[6] & (!PC[2] & 
// !PC[5])) ) ) )

	.dataa(gnd),
	.datab(!PC[6]),
	.datac(!PC[2]),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h3C0C0CCCC00C00CC;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N30
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[3] & ( (!PC[5] & (\PC[2]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (PC[6])))) # (PC[5] & ((!\PC[4]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (!PC[6])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & 
// ( PC[3] & ( (!\PC[4]~DUPLICATE_q  & (PC[6] & (\PC[2]~DUPLICATE_q  & !PC[5]))) # (\PC[4]~DUPLICATE_q  & ((!PC[6]) # ((PC[5])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & ((!PC[6]) # ((!\PC[2]~DUPLICATE_q )))) # 
// (\PC[4]~DUPLICATE_q  & (((PC[5])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & ((!PC[6] & (!\PC[2]~DUPLICATE_q  & PC[5])) # (PC[6] & ((!\PC[2]~DUPLICATE_q ) # (PC[5]))))) # (\PC[4]~DUPLICATE_q  & (!PC[6] $ (((!PC[5]))))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[6]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h31E6A8FD465509E4;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N3
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \imem~12_combout  & ( (!PC[9]) # ((!PC[7] & \imem~13_combout )) ) ) # ( !\imem~12_combout  & ( (PC[9] & (!PC[7] & \imem~13_combout )) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(!\imem~13_combout ),
	.datae(gnd),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h00500050AAFAAAFA;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N48
cyclonev_lcell_comb \inst_D~5 (
// Equation(s):
// \inst_D~5_combout  = ( inst_D[18] & ( ((\imem~0_combout  & \imem~14_combout )) # (\stall_D~1_combout ) ) ) # ( !inst_D[18] & ( (\imem~0_combout  & (!\stall_D~1_combout  & \imem~14_combout )) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\imem~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~5 .extended_lut = "off";
defparam \inst_D~5 .lut_mask = 64'h0404040437373737;
defparam \inst_D~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N33
cyclonev_lcell_comb \inst_D[18]~feeder (
// Equation(s):
// \inst_D[18]~feeder_combout  = ( \inst_D~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_D~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D[18]~feeder .extended_lut = "off";
defparam \inst_D[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_D[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N34
dffeas \inst_D[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[18]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[18] .is_wysiwyg = "true";
defparam \inst_D[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N18
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( PC[2] & ( \PC[4]~DUPLICATE_q  & ( ((!PC[3] & (!PC[5] $ (!PC[6])))) # (PC[9]) ) ) ) # ( !PC[2] & ( \PC[4]~DUPLICATE_q  & ( ((PC[5] & ((PC[6]) # (PC[3])))) # (PC[9]) ) ) ) # ( PC[2] & ( !\PC[4]~DUPLICATE_q  & ( ((!PC[3] & (PC[5] & 
// PC[6])) # (PC[3] & (!PC[5]))) # (PC[9]) ) ) ) # ( !PC[2] & ( !\PC[4]~DUPLICATE_q  & ( ((!PC[3] & ((PC[6]))) # (PC[3] & ((!PC[6]) # (PC[5])))) # (PC[9]) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!PC[9]),
	.datae(!PC[2]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'h5BFF46FF13FF28FF;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N36
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( !\PC[8]~DUPLICATE_q  & ( ((!PC[9]) # ((!\inst_D~0_combout ) # ((PC[6] & PC[5])))) ) ) # ( \PC[8]~DUPLICATE_q  & ( (((!\inst_D~0_combout ) # ((\imem~71_combout  & !\PC[7]~DUPLICATE_q )))) ) )

	.dataa(!PC[6]),
	.datab(!\imem~71_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[8]~DUPLICATE_q ),
	.dataf(!\inst_D~0_combout ),
	.datag(!PC[9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "on";
defparam \imem~76 .lut_mask = 64'hFFFFFFFFF0F53030;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N12
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( PC[9] & ( PC[2] ) ) # ( !PC[9] & ( PC[2] & ( (!PC[5] & (PC[6] & (!PC[3] $ (!PC[4])))) ) ) ) # ( PC[9] & ( !PC[2] ) ) # ( !PC[9] & ( !PC[2] & ( (!PC[4] & (!PC[3] $ (((PC[5] & !PC[6]))))) # (PC[4] & (((!PC[6])))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!PC[4]),
	.datae(!PC[9]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h9AF0FFFF0408FFFF;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N24
cyclonev_lcell_comb \inst_D~36 (
// Equation(s):
// \inst_D~36_combout  = ( \PC[7]~DUPLICATE_q  & ( (!\stall_D~1_combout  & (((\imem~70_combout )) # (\imem~76_combout ))) # (\stall_D~1_combout  & (((inst_D[12])))) ) ) # ( !\PC[7]~DUPLICATE_q  & ( (!\stall_D~1_combout  & (\imem~76_combout )) # 
// (\stall_D~1_combout  & ((inst_D[12]))) ) )

	.dataa(!\imem~76_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\imem~70_combout ),
	.datad(!inst_D[12]),
	.datae(gnd),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~36 .extended_lut = "off";
defparam \inst_D~36 .lut_mask = 64'h447744774C7F4C7F;
defparam \inst_D~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N26
dffeas \inst_D[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[12] .is_wysiwyg = "true";
defparam \inst_D[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N9
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( inst_D[18] & ( (!\Decoder1~1_combout ) # (inst_D[12]) ) ) # ( !inst_D[18] & ( (inst_D[12] & \Decoder1~1_combout ) ) )

	.dataa(!inst_D[12]),
	.datab(gnd),
	.datac(!\Decoder1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N10
dffeas \wregno_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N36
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( PC[6] & ( (PC[2] & (!PC[5] & !\PC[4]~DUPLICATE_q )) ) ) # ( !PC[6] & ( (!PC[5] & (!PC[3] & ((!PC[2]) # (!\PC[4]~DUPLICATE_q )))) # (PC[5] & (!PC[2] & ((!\PC[4]~DUPLICATE_q )))) ) )

	.dataa(!PC[2]),
	.datab(!PC[5]),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'hE280E28044004400;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N36
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[3] & ( (!PC[6] & (((!\PC[2]~DUPLICATE_q  & !PC[5])))) # (PC[6] & ((!\PC[4]~DUPLICATE_q  & ((!PC[5]) # (\PC[2]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & ((PC[5]))))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[3] & 
// ( (!PC[6] & (!PC[5] $ (((!\PC[4]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q ))))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[3] & ( (!PC[5] & (((PC[6] & \PC[2]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  
// & (((PC[5])))) # (\PC[4]~DUPLICATE_q  & ((!PC[6]) # ((!\PC[2]~DUPLICATE_q  & PC[5])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[6]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h44FE57004C80E213;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N15
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( \imem~15_combout  & ( (!PC[9]) # ((!PC[7] & \imem~16_combout )) ) ) # ( !\imem~15_combout  & ( (!PC[7] & (PC[9] & \imem~16_combout )) ) )

	.dataa(!PC[7]),
	.datab(!PC[9]),
	.datac(gnd),
	.datad(!\imem~16_combout ),
	.datae(gnd),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h00220022CCEECCEE;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N36
cyclonev_lcell_comb \inst_D~6 (
// Equation(s):
// \inst_D~6_combout  = ( inst_D[19] & ( ((\imem~0_combout  & \imem~17_combout )) # (\stall_D~1_combout ) ) ) # ( !inst_D[19] & ( (\imem~0_combout  & (!\stall_D~1_combout  & \imem~17_combout )) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\imem~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~6 .extended_lut = "off";
defparam \inst_D~6 .lut_mask = 64'h0404040437373737;
defparam \inst_D~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N39
cyclonev_lcell_comb \inst_D[19]~feeder (
// Equation(s):
// \inst_D[19]~feeder_combout  = \inst_D~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_D~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D[19]~feeder .extended_lut = "off";
defparam \inst_D[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst_D[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N41
dffeas \inst_D[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[19]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[19] .is_wysiwyg = "true";
defparam \inst_D[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N21
cyclonev_lcell_comb \forw2A_D~1 (
// Equation(s):
// \forw2A_D~1_combout  = ( \wregno_A[4]~DUPLICATE_q  & ( inst_D[19] & ( (inst_D[18] & wregno_A[5]) ) ) ) # ( !\wregno_A[4]~DUPLICATE_q  & ( inst_D[19] & ( (!inst_D[18] & wregno_A[5]) ) ) ) # ( \wregno_A[4]~DUPLICATE_q  & ( !inst_D[19] & ( (inst_D[18] & 
// !wregno_A[5]) ) ) ) # ( !\wregno_A[4]~DUPLICATE_q  & ( !inst_D[19] & ( (!inst_D[18] & !wregno_A[5]) ) ) )

	.dataa(!inst_D[18]),
	.datab(gnd),
	.datac(!wregno_A[5]),
	.datad(gnd),
	.datae(!\wregno_A[4]~DUPLICATE_q ),
	.dataf(!inst_D[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2A_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2A_D~1 .extended_lut = "off";
defparam \forw2A_D~1 .lut_mask = 64'hA0A050500A0A0505;
defparam \forw2A_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N32
dffeas selpcplus_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Decoder1~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selpcplus_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam selpcplus_A.is_wysiwyg = "true";
defparam selpcplus_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N45
cyclonev_lcell_comb \stall_D~0 (
// Equation(s):
// \stall_D~0_combout  = ( \wrreg_A~q  & ( (!\selpcplus_A~q  & (!\selaluout_A~q  & !wregno_A[3])) ) )

	.dataa(gnd),
	.datab(!\selpcplus_A~q ),
	.datac(!\selaluout_A~q ),
	.datad(!wregno_A[3]),
	.datae(gnd),
	.dataf(!\wrreg_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~0 .extended_lut = "off";
defparam \stall_D~0 .lut_mask = 64'h00000000C000C000;
defparam \stall_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \pcplus_D[8]~0 (
// Equation(s):
// \pcplus_D[8]~0_combout  = ( \flush_A~combout  & ( \forw1A_D~1_combout  ) ) # ( !\flush_A~combout  & ( \forw1A_D~1_combout  & ( (\stall_D~0_combout  & (((\forw2A_D~0_combout  & \forw2A_D~1_combout )) # (\forw1A_D~0_combout ))) ) ) ) # ( \flush_A~combout  & 
// ( !\forw1A_D~1_combout  ) ) # ( !\flush_A~combout  & ( !\forw1A_D~1_combout  & ( (\forw2A_D~0_combout  & (\forw2A_D~1_combout  & \stall_D~0_combout )) ) ) )

	.dataa(!\forw2A_D~0_combout ),
	.datab(!\forw2A_D~1_combout ),
	.datac(!\forw1A_D~0_combout ),
	.datad(!\stall_D~0_combout ),
	.datae(!\flush_A~combout ),
	.dataf(!\forw1A_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_D[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_D[8]~0 .extended_lut = "off";
defparam \pcplus_D[8]~0 .lut_mask = 64'h0011FFFF001FFFFF;
defparam \pcplus_D[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N10
dffeas \off_A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N16
dffeas \pcplus_D[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[7] .is_wysiwyg = "true";
defparam \pcplus_D[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N58
dffeas \pcplus_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[7] .is_wysiwyg = "true";
defparam \pcplus_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N13
dffeas \pcplus_D[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[6] .is_wysiwyg = "true";
defparam \pcplus_D[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N24
cyclonev_lcell_comb \pcplus_A[6]~feeder (
// Equation(s):
// \pcplus_A[6]~feeder_combout  = ( pcplus_D[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[6]~feeder .extended_lut = "off";
defparam \pcplus_A[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N25
dffeas \pcplus_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[6] .is_wysiwyg = "true";
defparam \pcplus_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N24
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( PC[7] & ( PC[3] & ( (!PC[2] & (PC[6] & (!PC[4] & PC[5]))) # (PC[2] & (PC[4] & (!PC[6] $ (!PC[5])))) ) ) ) # ( !PC[7] & ( PC[3] & ( (!PC[2] & (!PC[5] $ (((!PC[6] & !PC[4]))))) # (PC[2] & (((PC[6] & PC[4])) # (PC[5]))) ) ) ) # ( PC[7] 
// & ( !PC[3] & ( (!PC[2] & ((!PC[6] & (!PC[4] & PC[5])) # (PC[6] & ((!PC[5]))))) # (PC[2] & (!PC[6] & (!PC[4] $ (PC[5])))) ) ) ) # ( !PC[7] & ( !PC[3] & ( !PC[2] $ (((!PC[4] & ((!PC[5]))) # (PC[4] & (PC[6] & PC[5])))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[6]),
	.datac(!PC[4]),
	.datad(!PC[5]),
	.datae(!PC[7]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h5AA962842BD50124;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N6
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[6] & ( (((!\PC[2]~DUPLICATE_q  & !PC[3])) # (PC[5])) # (PC[7]) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[6] & ( (((!\PC[2]~DUPLICATE_q  & PC[3])) # (PC[5])) # (PC[7]) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[6] & 
// ( ((!PC[5] & (!\PC[2]~DUPLICATE_q  & PC[3]))) # (PC[7]) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[6] & ( ((\PC[2]~DUPLICATE_q  & (!PC[5] $ (!PC[3])))) # (PC[7]) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[5]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h575D55D577F7F777;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N30
cyclonev_lcell_comb \inst_D~19 (
// Equation(s):
// \inst_D~19_combout  = ( inst_D[3] & ( PC[9] & ( ((!\imem~0_combout ) # (\imem~43_combout )) # (\stall_D~1_combout ) ) ) ) # ( !inst_D[3] & ( PC[9] & ( (!\stall_D~1_combout  & ((!\imem~0_combout ) # (\imem~43_combout ))) ) ) ) # ( inst_D[3] & ( !PC[9] & ( 
// ((!\imem~0_combout ) # (\imem~42_combout )) # (\stall_D~1_combout ) ) ) ) # ( !inst_D[3] & ( !PC[9] & ( (!\stall_D~1_combout  & ((!\imem~0_combout ) # (\imem~42_combout ))) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\imem~0_combout ),
	.datac(!\imem~42_combout ),
	.datad(!\imem~43_combout ),
	.datae(!inst_D[3]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~19 .extended_lut = "off";
defparam \inst_D~19 .lut_mask = 64'h8A8ADFDF88AADDFF;
defparam \inst_D~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N31
dffeas \inst_D[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[3] .is_wysiwyg = "true";
defparam \inst_D[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N28
dffeas \off_A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N10
dffeas \pcplus_D[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[5] .is_wysiwyg = "true";
defparam \pcplus_D[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N56
dffeas \pcplus_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[5] .is_wysiwyg = "true";
defparam \pcplus_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N0
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( PC[6] & ( \PC[4]~DUPLICATE_q  & ( (PC[5]) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !PC[6] & ( \PC[4]~DUPLICATE_q  & ( ((\PC[2]~DUPLICATE_q  & (!PC[5] & !PC[3]))) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( PC[6] & ( !\PC[4]~DUPLICATE_q  & ( ((PC[5]) 
// # (\PC[7]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q ) ) ) ) # ( !PC[6] & ( !\PC[4]~DUPLICATE_q  & ( (PC[3]) # (\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[3]),
	.datae(!PC[6]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h33FF7F7F73333F3F;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N54
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( PC[6] & ( \PC[4]~DUPLICATE_q  & ( (!PC[3] & ((!PC[5] & (!\PC[2]~DUPLICATE_q )) # (PC[5] & ((\PC[7]~DUPLICATE_q ))))) # (PC[3] & (\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q ))) ) ) ) # ( !PC[6] & ( \PC[4]~DUPLICATE_q  & ( 
// (!\PC[7]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (((PC[5] & PC[3]))))) # (\PC[7]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & ((PC[3]) # (PC[5])))) ) ) ) # ( PC[6] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((!PC[5] $ (!PC[3])) # (\PC[7]~DUPLICATE_q ))) 
// # (\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (PC[5] & PC[3]))) ) ) ) # ( !PC[6] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[5] $ (((PC[3]) # (\PC[2]~DUPLICATE_q ))))) # (\PC[7]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (((!PC[5]) # 
// (!PC[3]))))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[3]),
	.datae(!PC[6]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h951E2AA68995A344;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N36
cyclonev_lcell_comb \inst_D~23 (
// Equation(s):
// \inst_D~23_combout  = ( inst_D[2] & ( \imem~51_combout  & ( (!\imem~0_combout ) # ((!PC[9]) # ((\imem~52_combout ) # (\stall_D~1_combout ))) ) ) ) # ( !inst_D[2] & ( \imem~51_combout  & ( (!\stall_D~1_combout  & ((!\imem~0_combout ) # ((!PC[9]) # 
// (\imem~52_combout )))) ) ) ) # ( inst_D[2] & ( !\imem~51_combout  & ( (!\imem~0_combout ) # (((PC[9] & \imem~52_combout )) # (\stall_D~1_combout )) ) ) ) # ( !inst_D[2] & ( !\imem~51_combout  & ( (!\stall_D~1_combout  & ((!\imem~0_combout ) # ((PC[9] & 
// \imem~52_combout )))) ) ) )

	.dataa(!\imem~0_combout ),
	.datab(!PC[9]),
	.datac(!\stall_D~1_combout ),
	.datad(!\imem~52_combout ),
	.datae(!inst_D[2]),
	.dataf(!\imem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~23 .extended_lut = "off";
defparam \inst_D~23 .lut_mask = 64'hA0B0AFBFE0F0EFFF;
defparam \inst_D~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N37
dffeas \inst_D[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[2] .is_wysiwyg = "true";
defparam \inst_D[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \off_A[2]~feeder (
// Equation(s):
// \off_A[2]~feeder_combout  = ( inst_D[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\off_A[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \off_A[2]~feeder .extended_lut = "off";
defparam \off_A[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \off_A[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N7
dffeas \off_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[2] .is_wysiwyg = "true";
defparam \off_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N8
dffeas \pcplus_D[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[4] .is_wysiwyg = "true";
defparam \pcplus_D[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N58
dffeas \pcplus_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N42
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[6] & ( (!PC[5] & (((PC[7] & !\PC[2]~DUPLICATE_q )) # (PC[3]))) # (PC[5] & (\PC[2]~DUPLICATE_q  & ((!PC[3]) # (PC[7])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[6] & ( (PC[5] & (!\PC[2]~DUPLICATE_q  & 
// ((!PC[7]) # (!PC[3])))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!PC[7] & (PC[5] & (!\PC[2]~DUPLICATE_q  & !PC[3]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!PC[7] & ((!\PC[2]~DUPLICATE_q  & ((!PC[3]))) # (\PC[2]~DUPLICATE_q  & (PC[5] & 
// PC[3])))) # (PC[7] & (PC[5] & (!\PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[5]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'hB0122000302043CD;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N30
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( PC[5] & ( (!PC[6] & ((!\PC[2]~DUPLICATE_q  & (PC[3] & PC[4])) # (\PC[2]~DUPLICATE_q  & ((!PC[4]))))) ) ) # ( !PC[5] & ( (PC[3] & (!\PC[2]~DUPLICATE_q  & (!PC[6] $ (!PC[4])))) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h10400C4010400C40;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N12
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( \imem~47_combout  & ( (!PC[9] & (\imem~46_combout )) # (PC[9] & ((!PC[7]))) ) ) # ( !\imem~47_combout  & ( (\imem~46_combout  & !PC[9]) ) )

	.dataa(gnd),
	.datab(!\imem~46_combout ),
	.datac(!PC[9]),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!\imem~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h303030303F303F30;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N39
cyclonev_lcell_comb \inst_D~21 (
// Equation(s):
// \inst_D~21_combout  = ( \imem~48_combout  & ( (!\stall_D~1_combout  & (\imem~0_combout )) # (\stall_D~1_combout  & ((inst_D[1]))) ) ) # ( !\imem~48_combout  & ( (\stall_D~1_combout  & inst_D[1]) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(!inst_D[1]),
	.datae(gnd),
	.dataf(!\imem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~21 .extended_lut = "off";
defparam \inst_D~21 .lut_mask = 64'h005500550A5F0A5F;
defparam \inst_D~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N40
dffeas \inst_D[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[1] .is_wysiwyg = "true";
defparam \inst_D[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \off_A[1]~feeder (
// Equation(s):
// \off_A[1]~feeder_combout  = ( inst_D[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\off_A[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \off_A[1]~feeder .extended_lut = "off";
defparam \off_A[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \off_A[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N1
dffeas \off_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N5
dffeas \pcplus_D[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[3] .is_wysiwyg = "true";
defparam \pcplus_D[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N31
dffeas \pcplus_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[3] .is_wysiwyg = "true";
defparam \pcplus_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N2
dffeas \pcplus_D[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[2] .is_wysiwyg = "true";
defparam \pcplus_D[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N10
dffeas \pcplus_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[2] .is_wysiwyg = "true";
defparam \pcplus_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N42
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( PC[6] & ( \PC[4]~DUPLICATE_q  & ( (((!\PC[2]~DUPLICATE_q  & !PC[3])) # (PC[5])) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !PC[6] & ( \PC[4]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  ) ) ) # ( PC[6] & ( !\PC[4]~DUPLICATE_q  & ( 
// (((!\PC[2]~DUPLICATE_q  & PC[3])) # (PC[5])) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !PC[6] & ( !\PC[4]~DUPLICATE_q  & ( ((\PC[2]~DUPLICATE_q  & ((PC[3]) # (PC[5])))) # (\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[3]),
	.datae(!PC[6]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h37773FBF3333BF3F;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N6
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( PC[6] & ( \PC[4]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (PC[5] & !PC[3]))) # (\PC[7]~DUPLICATE_q  & (!PC[5] & ((!\PC[2]~DUPLICATE_q ) # (PC[3])))) ) ) ) # ( !PC[6] & ( \PC[4]~DUPLICATE_q  & ( 
// (!\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (!PC[5] $ (!PC[3])))) # (\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & (PC[5] & PC[3]))) ) ) ) # ( PC[6] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (PC[5] & ((!\PC[7]~DUPLICATE_q ) # (!PC[3])))) ) ) 
// ) # ( !PC[6] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (PC[5] & ((!PC[3]) # (\PC[7]~DUPLICATE_q )))) # (\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & (!PC[5] & !PC[3]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[3]),
	.datae(!PC[6]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h1A020A0808812430;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N12
cyclonev_lcell_comb \inst_D~24 (
// Equation(s):
// \inst_D~24_combout  = ( inst_D[0] & ( \imem~53_combout  & ( ((!PC[9]) # ((!\imem~0_combout ) # (\stall_D~1_combout ))) # (\imem~54_combout ) ) ) ) # ( !inst_D[0] & ( \imem~53_combout  & ( (!\stall_D~1_combout  & (((!PC[9]) # (!\imem~0_combout )) # 
// (\imem~54_combout ))) ) ) ) # ( inst_D[0] & ( !\imem~53_combout  & ( ((!\imem~0_combout ) # ((\imem~54_combout  & PC[9]))) # (\stall_D~1_combout ) ) ) ) # ( !inst_D[0] & ( !\imem~53_combout  & ( (!\stall_D~1_combout  & ((!\imem~0_combout ) # 
// ((\imem~54_combout  & PC[9])))) ) ) )

	.dataa(!\imem~54_combout ),
	.datab(!PC[9]),
	.datac(!\stall_D~1_combout ),
	.datad(!\imem~0_combout ),
	.datae(!inst_D[0]),
	.dataf(!\imem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~24 .extended_lut = "off";
defparam \inst_D~24 .lut_mask = 64'hF010FF1FF0D0FFDF;
defparam \inst_D~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N13
dffeas \inst_D[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[0] .is_wysiwyg = "true";
defparam \inst_D[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \off_A[0]~feeder (
// Equation(s):
// \off_A[0]~feeder_combout  = ( inst_D[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\off_A[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \off_A[0]~feeder .extended_lut = "off";
defparam \off_A[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \off_A[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N10
dffeas \off_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \off_A[0]~DUPLICATE_q  ) + ( pcplus_A[2] ) + ( !VCC ))
// \Add3~6  = CARRY(( \off_A[0]~DUPLICATE_q  ) + ( pcplus_A[2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[2]),
	.datad(!\off_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N3
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( pcplus_A[3] ) + ( \off_A[1]~DUPLICATE_q  ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( pcplus_A[3] ) + ( \off_A[1]~DUPLICATE_q  ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[1]~DUPLICATE_q ),
	.datad(!pcplus_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \pcplus_A[4]~DUPLICATE_q  ) + ( off_A[2] ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( \pcplus_A[4]~DUPLICATE_q  ) + ( off_A[2] ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(!off_A[2]),
	.datac(gnd),
	.datad(!\pcplus_A[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N9
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( pcplus_A[5] ) + ( \off_A[3]~DUPLICATE_q  ) + ( \Add3~14  ))
// \Add3~54  = CARRY(( pcplus_A[5] ) + ( \off_A[3]~DUPLICATE_q  ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[3]~DUPLICATE_q ),
	.datad(!pcplus_A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( \off_A[4]~DUPLICATE_q  ) + ( pcplus_A[6] ) + ( \Add3~54  ))
// \Add3~46  = CARRY(( \off_A[4]~DUPLICATE_q  ) + ( pcplus_A[6] ) + ( \Add3~54  ))

	.dataa(!\off_A[4]~DUPLICATE_q ),
	.datab(!pcplus_A[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000CCCC00005555;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N15
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( pcplus_A[7] ) + ( \off_A[5]~DUPLICATE_q  ) + ( \Add3~46  ))
// \Add3~18  = CARRY(( pcplus_A[7] ) + ( \off_A[5]~DUPLICATE_q  ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[5]~DUPLICATE_q ),
	.datad(!pcplus_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N16
dffeas \brtarg_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[7] .is_wysiwyg = "true";
defparam \brtarg_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y8_N32
dffeas \pcplus_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[7] .is_wysiwyg = "true";
defparam \pcplus_M[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( inst_D[31] & ( inst_D[26] ) ) # ( !inst_D[31] & ( ((!inst_D[29] & (!inst_D[27] & inst_D[0]))) # (inst_D[26]) ) )

	.dataa(!inst_D[29]),
	.datab(!inst_D[26]),
	.datac(!inst_D[27]),
	.datad(!inst_D[0]),
	.datae(gnd),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h33B333B333333333;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N22
dffeas \alufunc_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( !inst_D[30] & ( (!inst_D[31] & ((inst_D[3]) # (inst_D[29]))) ) )

	.dataa(!inst_D[29]),
	.datab(!inst_D[31]),
	.datac(!inst_D[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h4C4C4C4C00000000;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N40
dffeas \alufunc_A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( inst_D[29] & ( (!inst_D[31] & inst_D[27]) ) ) # ( !inst_D[29] & ( (!inst_D[31] & (inst_D[1] & !inst_D[27])) # (inst_D[31] & ((inst_D[27]))) ) )

	.dataa(gnd),
	.datab(!inst_D[31]),
	.datac(!inst_D[1]),
	.datad(!inst_D[27]),
	.datae(gnd),
	.dataf(!inst_D[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h0C330C3300CC00CC;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N32
dffeas \alufunc_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(inst_D[30]),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1] .is_wysiwyg = "true";
defparam \alufunc_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( inst_D[2] & ( ((!inst_D[29] & (!inst_D[31] & !inst_D[27]))) # (inst_D[28]) ) ) # ( !inst_D[2] & ( inst_D[28] ) )

	.dataa(!inst_D[29]),
	.datab(!inst_D[31]),
	.datac(!inst_D[28]),
	.datad(!inst_D[27]),
	.datae(gnd),
	.dataf(!inst_D[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h0F0F0F0F8F0F8F0F;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N14
dffeas \alufunc_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[2] .is_wysiwyg = "true";
defparam \alufunc_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( !alufunc_A[2] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  & !alufunc_A[1])) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "off";
defparam \Selector0~2 .lut_mask = 64'h8800880000000000;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N45
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( !alufunc_A[2] & ( (!\alufunc_A[0]~DUPLICATE_q  & (\alufunc_A[3]~DUPLICATE_q  & !alufunc_A[1])) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!alufunc_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h2020202000000000;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N37
dffeas \off_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[31] .is_wysiwyg = "true";
defparam \off_A[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( inst_D[29] & ( inst_D[28] ) ) # ( !inst_D[29] & ( inst_D[28] ) ) # ( inst_D[29] & ( !inst_D[28] & ( (inst_D[31]) # (inst_D[30]) ) ) ) # ( !inst_D[29] & ( !inst_D[28] & ( (((inst_D[31]) # (inst_D[27])) # (inst_D[30])) # (inst_D[26]) 
// ) ) )

	.dataa(!inst_D[26]),
	.datab(!inst_D[30]),
	.datac(!inst_D[27]),
	.datad(!inst_D[31]),
	.datae(!inst_D[29]),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h7FFF33FFFFFFFFFF;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N1
dffeas \aluimm_A~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_A~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_A~DUPLICATE .is_wysiwyg = "true";
defparam \aluimm_A~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \forw2A_D~2 (
// Equation(s):
// \forw2A_D~2_combout  = ( \forw2A_D~0_combout  & ( (\wrreg_A~q  & (!wregno_A[3] & \forw2A_D~1_combout )) ) )

	.dataa(!\wrreg_A~q ),
	.datab(gnd),
	.datac(!wregno_A[3]),
	.datad(!\forw2A_D~1_combout ),
	.datae(gnd),
	.dataf(!\forw2A_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2A_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2A_D~2 .extended_lut = "off";
defparam \forw2A_D~2 .lut_mask = 64'h0000000000500050;
defparam \forw2A_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N47
dffeas \pcplus_D[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[17] .is_wysiwyg = "true";
defparam \pcplus_D[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N53
dffeas \pcplus_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[17] .is_wysiwyg = "true";
defparam \pcplus_A[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N51
cyclonev_lcell_comb \result_A[17]~21 (
// Equation(s):
// \result_A[17]~21_combout  = (!\selaluout_A~q  & pcplus_A[17])

	.dataa(gnd),
	.datab(!\selaluout_A~q ),
	.datac(gnd),
	.datad(!pcplus_A[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[17]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[17]~21 .extended_lut = "off";
defparam \result_A[17]~21 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \result_A[17]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N35
dffeas \wregno_M[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_M[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[3]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_M[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N47
dffeas \wregno_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[5] .is_wysiwyg = "true";
defparam \wregno_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N11
dffeas \wregno_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[4] .is_wysiwyg = "true";
defparam \wregno_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N10
dffeas \wregno_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[4] .is_wysiwyg = "true";
defparam \wregno_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N21
cyclonev_lcell_comb \forw2M_D~1 (
// Equation(s):
// \forw2M_D~1_combout  = ( wregno_M[5] & ( wregno_M[4] & ( (inst_D[19] & inst_D[18]) ) ) ) # ( !wregno_M[5] & ( wregno_M[4] & ( (!inst_D[19] & inst_D[18]) ) ) ) # ( wregno_M[5] & ( !wregno_M[4] & ( (inst_D[19] & !inst_D[18]) ) ) ) # ( !wregno_M[5] & ( 
// !wregno_M[4] & ( (!inst_D[19] & !inst_D[18]) ) ) )

	.dataa(!inst_D[19]),
	.datab(gnd),
	.datac(!inst_D[18]),
	.datad(gnd),
	.datae(!wregno_M[5]),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2M_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2M_D~1 .extended_lut = "off";
defparam \forw2M_D~1 .lut_mask = 64'hA0A050500A0A0505;
defparam \forw2M_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N44
dffeas \wregno_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_A[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[1] .is_wysiwyg = "true";
defparam \wregno_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N38
dffeas \wregno_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[0] .is_wysiwyg = "true";
defparam \wregno_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \forw2M_D~0 (
// Equation(s):
// \forw2M_D~0_combout  = ( wregno_M[0] & ( (inst_D[14] & (!inst_D[15] $ (wregno_M[1]))) ) ) # ( !wregno_M[0] & ( (!inst_D[14] & (!inst_D[15] $ (wregno_M[1]))) ) )

	.dataa(!inst_D[14]),
	.datab(gnd),
	.datac(!inst_D[15]),
	.datad(!wregno_M[1]),
	.datae(gnd),
	.dataf(!wregno_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2M_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2M_D~0 .extended_lut = "off";
defparam \forw2M_D~0 .lut_mask = 64'hA00AA00A50055005;
defparam \forw2M_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N56
dffeas \wregno_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[2] .is_wysiwyg = "true";
defparam \wregno_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N57
cyclonev_lcell_comb forw2M_D(
// Equation(s):
// \forw2M_D~combout  = ( \wrreg_M~q  & ( inst_D[16] & ( (!\wregno_M[3]~DUPLICATE_q  & (\forw2M_D~1_combout  & (\forw2M_D~0_combout  & wregno_M[2]))) ) ) ) # ( \wrreg_M~q  & ( !inst_D[16] & ( (!\wregno_M[3]~DUPLICATE_q  & (\forw2M_D~1_combout  & 
// (\forw2M_D~0_combout  & !wregno_M[2]))) ) ) )

	.dataa(!\wregno_M[3]~DUPLICATE_q ),
	.datab(!\forw2M_D~1_combout ),
	.datac(!\forw2M_D~0_combout ),
	.datad(!wregno_M[2]),
	.datae(!\wrreg_M~q ),
	.dataf(!inst_D[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2M_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw2M_D.extended_lut = "off";
defparam forw2M_D.lut_mask = 64'h0000020000000002;
defparam forw2M_D.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( inst_D[30] & ( !inst_D[31] ) ) # ( !inst_D[30] & ( (!inst_D[29] & ((inst_D[5]) # (inst_D[31]))) ) )

	.dataa(!inst_D[29]),
	.datab(!inst_D[31]),
	.datac(!inst_D[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h2A2A2A2ACCCCCCCC;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N17
dffeas \alufunc_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[5] .is_wysiwyg = "true";
defparam \alufunc_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \result_A[1]~4 (
// Equation(s):
// \result_A[1]~4_combout  = ( \selaluout_A~q  & ( alufunc_A[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\selaluout_A~q ),
	.dataf(!alufunc_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[1]~4 .extended_lut = "off";
defparam \result_A[1]~4 .lut_mask = 64'h000000000000FFFF;
defparam \result_A[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N46
dffeas \pcplus_A[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[29]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N2
dffeas aluimm_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam aluimm_A.is_wysiwyg = "true";
defparam aluimm_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N12
cyclonev_lcell_comb \result_A[27]~31 (
// Equation(s):
// \result_A[27]~31_combout  = ( pcplus_A[27] & ( !\selaluout_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(gnd),
	.datae(!pcplus_A[27]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[27]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[27]~31 .extended_lut = "off";
defparam \result_A[27]~31 .lut_mask = 64'h0000F0F00000F0F0;
defparam \result_A[27]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \Selector48~5 (
// Equation(s):
// \Selector48~5_combout  = ( !inst_D[31] & ( !inst_D[28] & ( (inst_D[30] & (!inst_D[26] & (!inst_D[29] & inst_D[27]))) ) ) )

	.dataa(!inst_D[30]),
	.datab(!inst_D[26]),
	.datac(!inst_D[29]),
	.datad(!inst_D[27]),
	.datae(!inst_D[31]),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~5 .extended_lut = "off";
defparam \Selector48~5 .lut_mask = 64'h0040000000000000;
defparam \Selector48~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N55
dffeas selmemout_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector48~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_A.is_wysiwyg = "true";
defparam selmemout_A.power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N29
dffeas \selmemout_M~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_M~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \selmemout_M~DUPLICATE .is_wysiwyg = "true";
defparam \selmemout_M~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N6
cyclonev_lcell_comb \result_A[20]~11 (
// Equation(s):
// \result_A[20]~11_combout  = ( pcplus_A[20] & ( !\selaluout_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(gnd),
	.datae(!pcplus_A[20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[20]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[20]~11 .extended_lut = "off";
defparam \result_A[20]~11 .lut_mask = 64'h0000F0F00000F0F0;
defparam \result_A[20]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N37
dffeas \regs_rtl_1_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~6_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N49
dffeas \regs_rtl_1_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N1
dffeas \wregno_W[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_W[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[2]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_W[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N35
dffeas \regs_rtl_1_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_W[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N22
dffeas \wregno_W[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_W[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[4]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_W[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N32
dffeas \regs_rtl_1_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_W[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N14
dffeas \regs_rtl_1_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N30
cyclonev_lcell_comb \regs~67 (
// Equation(s):
// \regs~67_combout  = ( regs_rtl_1_bypass[9] & ( regs_rtl_1_bypass[6] & ( (regs_rtl_1_bypass[10] & regs_rtl_1_bypass[5]) ) ) ) # ( !regs_rtl_1_bypass[9] & ( regs_rtl_1_bypass[6] & ( (!regs_rtl_1_bypass[10] & regs_rtl_1_bypass[5]) ) ) ) # ( 
// regs_rtl_1_bypass[9] & ( !regs_rtl_1_bypass[6] & ( (regs_rtl_1_bypass[10] & !regs_rtl_1_bypass[5]) ) ) ) # ( !regs_rtl_1_bypass[9] & ( !regs_rtl_1_bypass[6] & ( (!regs_rtl_1_bypass[10] & !regs_rtl_1_bypass[5]) ) ) )

	.dataa(!regs_rtl_1_bypass[10]),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[5]),
	.datad(gnd),
	.datae(!regs_rtl_1_bypass[9]),
	.dataf(!regs_rtl_1_bypass[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~67 .extended_lut = "off";
defparam \regs~67 .lut_mask = 64'hA0A050500A0A0505;
defparam \regs~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N17
dffeas \wregno_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[1] .is_wysiwyg = "true";
defparam \wregno_W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N29
dffeas \regs_rtl_1_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N7
dffeas wrreg_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrreg_M~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_W.is_wysiwyg = "true";
defparam wrreg_W.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \always7~0 (
// Equation(s):
// \always7~0_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \wrreg_W~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\wrreg_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~0 .extended_lut = "off";
defparam \always7~0 .lut_mask = 64'h000000000000FFFF;
defparam \always7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N16
dffeas \regs_rtl_1_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N31
dffeas \regs_rtl_1_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N20
dffeas \wregno_W[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_W[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[0]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_W[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N44
dffeas \regs_rtl_1_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_W[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N26
dffeas \wregno_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[3] .is_wysiwyg = "true";
defparam \wregno_W[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N0
cyclonev_lcell_comb \regs_rtl_1_bypass[7]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[7]~feeder_combout  = ( wregno_W[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_W[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[7]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_1_bypass[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N1
dffeas \regs_rtl_1_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N42
cyclonev_lcell_comb \regs~66 (
// Equation(s):
// \regs~66_combout  = ( !regs_rtl_1_bypass[7] & ( (regs_rtl_1_bypass[0] & (!regs_rtl_1_bypass[2] $ (regs_rtl_1_bypass[1]))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[0]),
	.datac(!regs_rtl_1_bypass[2]),
	.datad(!regs_rtl_1_bypass[1]),
	.datae(gnd),
	.dataf(!regs_rtl_1_bypass[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~66 .extended_lut = "off";
defparam \regs~66 .lut_mask = 64'h3003300300000000;
defparam \regs~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N52
dffeas \wregno_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[5] .is_wysiwyg = "true";
defparam \wregno_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N26
dffeas \regs_rtl_1_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N7
dffeas \regs_rtl_1_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~3_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \regs~68 (
// Equation(s):
// \regs~68_combout  = ( regs_rtl_1_bypass[11] & ( regs_rtl_1_bypass[4] & ( (regs_rtl_1_bypass[12] & (\regs~67_combout  & (regs_rtl_1_bypass[3] & \regs~66_combout ))) ) ) ) # ( !regs_rtl_1_bypass[11] & ( regs_rtl_1_bypass[4] & ( (!regs_rtl_1_bypass[12] & 
// (\regs~67_combout  & (regs_rtl_1_bypass[3] & \regs~66_combout ))) ) ) ) # ( regs_rtl_1_bypass[11] & ( !regs_rtl_1_bypass[4] & ( (regs_rtl_1_bypass[12] & (\regs~67_combout  & (!regs_rtl_1_bypass[3] & \regs~66_combout ))) ) ) ) # ( !regs_rtl_1_bypass[11] & 
// ( !regs_rtl_1_bypass[4] & ( (!regs_rtl_1_bypass[12] & (\regs~67_combout  & (!regs_rtl_1_bypass[3] & \regs~66_combout ))) ) ) )

	.dataa(!regs_rtl_1_bypass[12]),
	.datab(!\regs~67_combout ),
	.datac(!regs_rtl_1_bypass[3]),
	.datad(!\regs~66_combout ),
	.datae(!regs_rtl_1_bypass[11]),
	.dataf(!regs_rtl_1_bypass[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~68 .extended_lut = "off";
defparam \regs~68 .lut_mask = 64'h0020001000020001;
defparam \regs~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N31
dffeas \alufunc_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(inst_D[30]),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N33
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !\alufunc_A[1]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!\alufunc_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'hF000F00000000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N11
dffeas \off_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[5] .is_wysiwyg = "true";
defparam \off_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N5
dffeas \regval1_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[7]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[7] .is_wysiwyg = "true";
defparam \regval1_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N45
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( PC[3] & ( ((!\PC[2]~DUPLICATE_q  & !PC[4])) # (PC[5]) ) ) # ( !PC[3] & ( ((!\PC[2]~DUPLICATE_q  & PC[4])) # (PC[5]) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'h3B3B3B3BB3B3B3B3;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N24
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( PC[9] & ( ((\imem~60_combout  & PC[6])) # (\PC[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\imem~60_combout ),
	.datac(!PC[6]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h0000000003FF03FF;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N18
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( PC[9] & ( (PC[4] & (!PC[6] & \PC[7]~DUPLICATE_q )) ) ) # ( !PC[9] & ( (!PC[4] & (PC[6] & !\PC[7]~DUPLICATE_q )) # (PC[4] & (!PC[6] & \PC[7]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!PC[4]),
	.datac(!PC[6]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h0C300C3000300030;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N27
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( \imem~62_combout  & ( (\PC[2]~DUPLICATE_q  & (!PC[3] & !PC[5])) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\imem~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h0000000050005000;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N54
cyclonev_lcell_comb \inst_D~33 (
// Equation(s):
// \inst_D~33_combout  = ( inst_D[7] & ( \stall_D~1_combout  ) ) # ( inst_D[7] & ( !\stall_D~1_combout  & ( (!\imem~0_combout ) # (((\imem~63_combout ) # (\imem~59_combout )) # (\imem~61_combout )) ) ) ) # ( !inst_D[7] & ( !\stall_D~1_combout  & ( 
// (!\imem~0_combout ) # (((\imem~63_combout ) # (\imem~59_combout )) # (\imem~61_combout )) ) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\imem~61_combout ),
	.datac(!\imem~59_combout ),
	.datad(!\imem~63_combout ),
	.datae(!inst_D[7]),
	.dataf(!\stall_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~33 .extended_lut = "off";
defparam \inst_D~33 .lut_mask = 64'hBFFFBFFF0000FFFF;
defparam \inst_D~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N55
dffeas \inst_D[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~33_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[7] .is_wysiwyg = "true";
defparam \inst_D[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N58
dffeas \off_A[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[7]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N59
dffeas selmemout_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_M~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_W.is_wysiwyg = "true";
defparam selmemout_W.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \selaluout_M~feeder (
// Equation(s):
// \selaluout_M~feeder_combout  = ( \selaluout_A~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selaluout_M~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selaluout_M~feeder .extended_lut = "off";
defparam \selaluout_M~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \selaluout_M~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N56
dffeas selaluout_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selaluout_M~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_M.is_wysiwyg = "true";
defparam selaluout_M.power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas selaluout_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selaluout_M~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_W.is_wysiwyg = "true";
defparam selaluout_W.power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \aluout_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[7] .is_wysiwyg = "true";
defparam \aluout_W[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N47
dffeas \pcplus_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[7] .is_wysiwyg = "true";
defparam \pcplus_W[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N24
cyclonev_lcell_comb \selpcplus_M~feeder (
// Equation(s):
// \selpcplus_M~feeder_combout  = ( \selpcplus_A~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selpcplus_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selpcplus_M~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selpcplus_M~feeder .extended_lut = "off";
defparam \selpcplus_M~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \selpcplus_M~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N25
dffeas selpcplus_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selpcplus_M~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selpcplus_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selpcplus_M.is_wysiwyg = "true";
defparam selpcplus_M.power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N13
dffeas \selpcplus_W~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selpcplus_M~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selpcplus_W~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \selpcplus_W~DUPLICATE .is_wysiwyg = "true";
defparam \selpcplus_W~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( !inst_D[31] & ( inst_D[30] & ( (!inst_D[28] & (inst_D[27] & !inst_D[26])) ) ) )

	.dataa(!inst_D[28]),
	.datab(!inst_D[27]),
	.datac(!inst_D[26]),
	.datad(gnd),
	.datae(!inst_D[31]),
	.dataf(!inst_D[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'h0000000020200000;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N30
cyclonev_lcell_comb \wrmem_D~0 (
// Equation(s):
// \wrmem_D~0_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \Selector48~0_combout  & ( (!\flush_A~combout  & inst_D[29]) ) ) )

	.dataa(!\flush_A~combout ),
	.datab(!inst_D[29]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\Selector48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_D~0 .extended_lut = "off";
defparam \wrmem_D~0 .lut_mask = 64'h0000000000002222;
defparam \wrmem_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N31
dffeas wrmem_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pcplus_D[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_A.is_wysiwyg = "true";
defparam wrmem_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \wrmem_M~feeder (
// Equation(s):
// \wrmem_M~feeder_combout  = \wrmem_A~q 

	.dataa(!\wrmem_A~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_M~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_M~feeder .extended_lut = "off";
defparam \wrmem_M~feeder .lut_mask = 64'h5555555555555555;
defparam \wrmem_M~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N35
dffeas wrmem_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_M~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N5
dffeas \off_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[4] .is_wysiwyg = "true";
defparam \off_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N59
dffeas \pcplus_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[4] .is_wysiwyg = "true";
defparam \pcplus_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \regval2_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[4]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[4] .is_wysiwyg = "true";
defparam \regval2_A[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N33
cyclonev_lcell_comb \aluin2_A[4]~2 (
// Equation(s):
// \aluin2_A[4]~2_combout  = ( regval2_A[4] & ( (!\aluimm_A~q ) # (\off_A[4]~DUPLICATE_q ) ) ) # ( !regval2_A[4] & ( (\aluimm_A~q  & \off_A[4]~DUPLICATE_q ) ) )

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!\off_A[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[4]~2 .extended_lut = "off";
defparam \aluin2_A[4]~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \aluin2_A[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \aluin2_A[4]~2_combout  & ( regval1_A[4] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[1])))) ) ) ) # ( !\aluin2_A[4]~2_combout  & 
// ( regval1_A[4] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( \aluin2_A[4]~2_combout  & ( !regval1_A[4] & ( 
// (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( !\aluin2_A[4]~2_combout  & ( !regval1_A[4] & ( 
// (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[2] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!alufunc_A[1])))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[2]),
	.datae(!\aluin2_A[4]~2_combout ),
	.dataf(!regval1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h00540068006800A4;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N35
dffeas \aluout_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector22~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[9] .is_wysiwyg = "true";
defparam \aluout_M[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N18
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \PC[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~6  = CARRY(( \PC[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N20
dffeas \pcplus_D[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[8] .is_wysiwyg = "true";
defparam \pcplus_D[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N20
dffeas \pcplus_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[8] .is_wysiwyg = "true";
defparam \pcplus_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N41
dffeas \off_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[8] .is_wysiwyg = "true";
defparam \off_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N33
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( !aluout_M[7] & ( (!aluout_M[4] & !aluout_M[2]) ) )

	.dataa(gnd),
	.datab(!aluout_M[4]),
	.datac(!aluout_M[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'hC0C0C0C000000000;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N32
dffeas \wmemval_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[8]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[8] .is_wysiwyg = "true";
defparam \wmemval_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N19
dffeas \regs_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N25
dffeas \regs_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N33
cyclonev_lcell_comb \inst_D[20]~feeder (
// Equation(s):
// \inst_D[20]~feeder_combout  = ( \inst_D~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_D~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D[20]~feeder .extended_lut = "off";
defparam \inst_D[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_D[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N34
dffeas \inst_D[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[20]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[20] .is_wysiwyg = "true";
defparam \inst_D[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N45
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( PC[3] & ( (PC[5] & !\PC[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h000000000F000F00;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N6
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( PC[2] & ( PC[9] & ( (\imem~21_combout  & (!PC[6] & !\PC[8]~DUPLICATE_q )) ) ) ) # ( !PC[2] & ( PC[9] & ( (\PC[4]~DUPLICATE_q  & (\imem~21_combout  & (!PC[6] & !\PC[8]~DUPLICATE_q ))) ) ) ) # ( !PC[2] & ( !PC[9] & ( 
// (!\PC[4]~DUPLICATE_q  & (\imem~21_combout  & (PC[6] & \PC[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\imem~21_combout ),
	.datac(!PC[6]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h0002000010003000;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N48
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( PC[2] & ( PC[9] & ( (!\PC[8]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!PC[5])) # (\PC[4]~DUPLICATE_q  & (PC[5] & !PC[6])))) ) ) ) # ( PC[2] & ( !PC[9] & ( (\PC[4]~DUPLICATE_q  & (!PC[5] & \PC[8]~DUPLICATE_q )) ) ) ) # ( !PC[2] & ( 
// !PC[9] & ( (!\PC[4]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & ((PC[6]) # (PC[5])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h002A004400009800;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N27
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( !PC[2] & ( PC[6] & ( (\PC[8]~DUPLICATE_q  & PC[5]) ) ) ) # ( !PC[2] & ( !PC[6] & ( (\PC[8]~DUPLICATE_q  & !PC[5]) ) ) )

	.dataa(gnd),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(!PC[2]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h3030000003030000;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N30
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( \imem~19_combout  & ( !PC[3] & ( (!\PC[7]~DUPLICATE_q  & (\imem~18_combout )) # (\PC[7]~DUPLICATE_q  & (((!PC[9] & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\imem~19_combout  & ( !PC[3] & ( (\imem~18_combout  & !\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\imem~19_combout ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h550055C000000000;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N0
cyclonev_lcell_comb \inst_D~12 (
// Equation(s):
// \inst_D~12_combout  = ( \imem~20_combout  & ( (!\stall_D~1_combout  & (\inst_D~0_combout )) # (\stall_D~1_combout  & ((inst_D[20]))) ) ) # ( !\imem~20_combout  & ( (!\stall_D~1_combout  & (\inst_D~0_combout  & ((\imem~22_combout )))) # (\stall_D~1_combout 
//  & (((inst_D[20])))) ) )

	.dataa(!\inst_D~0_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!inst_D[20]),
	.datad(!\imem~22_combout ),
	.datae(gnd),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~12 .extended_lut = "off";
defparam \inst_D~12 .lut_mask = 64'h0347034747474747;
defparam \inst_D~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N2
dffeas \regs_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N44
dffeas \regs_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_W[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N53
dffeas \regs_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_W[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N42
cyclonev_lcell_comb \regs~69 (
// Equation(s):
// \regs~69_combout  = ( !regs_rtl_0_bypass[5] & ( (regs_rtl_0_bypass[0] & (!regs_rtl_0_bypass[7] & (!regs_rtl_0_bypass[2] $ (regs_rtl_0_bypass[1])))) ) )

	.dataa(!regs_rtl_0_bypass[0]),
	.datab(!regs_rtl_0_bypass[7]),
	.datac(!regs_rtl_0_bypass[2]),
	.datad(!regs_rtl_0_bypass[1]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~69 .extended_lut = "off";
defparam \regs~69 .lut_mask = 64'h4004400400000000;
defparam \regs~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N0
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[3] & ( (\PC[2]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q  & (PC[5] & PC[9])) # (\PC[8]~DUPLICATE_q  & (!PC[5] & !PC[9])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[3] & ( (PC[5] & ((!\PC[8]~DUPLICATE_q  & 
// ((PC[9]))) # (\PC[8]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & !PC[9])))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[3] & ( (!\PC[8]~DUPLICATE_q  & (PC[5] & ((PC[9])))) # (\PC[8]~DUPLICATE_q  & (!PC[9] & (!PC[5] $ (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[4]~DUPLICATE_q  & ( !PC[3] & ( (!\PC[8]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q  & PC[9])))) # (\PC[8]~DUPLICATE_q  & (PC[5] & ((!PC[9])))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h110A142210220402;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N12
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[3] & ( (\PC[8]~DUPLICATE_q  & (PC[5] & (\PC[2]~DUPLICATE_q  & !PC[9]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[3] & ( (\PC[8]~DUPLICATE_q  & (!PC[5] & (\PC[2]~DUPLICATE_q  & !PC[9]))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h0000000004000100;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N24
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( !PC[9] & ( \PC[8]~DUPLICATE_q  & ( (PC[3] & (PC[4] & (\PC[2]~DUPLICATE_q  & PC[5]))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[9]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h0000000000010000;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N6
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( !\PC[4]~DUPLICATE_q  & ( PC[3] & ( (!\PC[8]~DUPLICATE_q  & (!PC[5] & (\PC[2]~DUPLICATE_q  & PC[9]))) # (\PC[8]~DUPLICATE_q  & (PC[5] & (!\PC[2]~DUPLICATE_q  & !PC[9]))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[3] & ( 
// (!\PC[8]~DUPLICATE_q  & (!PC[5] & ((PC[9])))) # (\PC[8]~DUPLICATE_q  & (PC[5] & (!\PC[2]~DUPLICATE_q  & !PC[9]))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h1088000010080000;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \imem~30_combout  & ( PC[6] & ( (!\PC[7]~DUPLICATE_q ) # (\imem~32_combout ) ) ) ) # ( !\imem~30_combout  & ( PC[6] & ( (\PC[7]~DUPLICATE_q  & \imem~32_combout ) ) ) ) # ( \imem~30_combout  & ( !PC[6] & ( (!\PC[7]~DUPLICATE_q  & 
// (\imem~29_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~31_combout ))) ) ) ) # ( !\imem~30_combout  & ( !PC[6] & ( (!\PC[7]~DUPLICATE_q  & (\imem~29_combout )) # (\PC[7]~DUPLICATE_q  & ((\imem~31_combout ))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\imem~29_combout ),
	.datac(!\imem~31_combout ),
	.datad(!\imem~32_combout ),
	.datae(!\imem~30_combout ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h272727270055AAFF;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N51
cyclonev_lcell_comb \inst_D[25]~feeder (
// Equation(s):
// \inst_D[25]~feeder_combout  = ( \inst_D~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_D~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D[25]~feeder .extended_lut = "off";
defparam \inst_D[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_D[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N53
dffeas \inst_D[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[25]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[25] .is_wysiwyg = "true";
defparam \inst_D[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \inst_D~15 (
// Equation(s):
// \inst_D~15_combout  = ( inst_D[25] & ( ((\inst_D~0_combout  & \imem~33_combout )) # (\stall_D~1_combout ) ) ) # ( !inst_D[25] & ( (\inst_D~0_combout  & (\imem~33_combout  & !\stall_D~1_combout )) ) )

	.dataa(!\inst_D~0_combout ),
	.datab(!\imem~33_combout ),
	.datac(!\stall_D~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~15 .extended_lut = "off";
defparam \inst_D~15 .lut_mask = 64'h101010101F1F1F1F;
defparam \inst_D~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N49
dffeas \regs_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N38
dffeas \regs_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N12
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( \PC[7]~DUPLICATE_q  & ( PC[3] & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # ((PC[6] & PC[5])))) # (\PC[4]~DUPLICATE_q  & (!PC[5] $ (((!PC[6]) # (!\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( PC[3] & ( 
// (!\PC[4]~DUPLICATE_q  & (PC[6] & (!\PC[2]~DUPLICATE_q  & PC[5]))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ) # (!PC[6] $ (!PC[5])))) # (\PC[4]~DUPLICATE_q  & (PC[6] & ((PC[5])))) ) ) ) # ( 
// !\PC[7]~DUPLICATE_q  & ( !PC[3] & ( (!PC[6] & (((!\PC[2]~DUPLICATE_q  & PC[5])))) # (PC[6] & ((!\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & !PC[5])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[6]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h21E0A2B90020A1F6;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N21
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( \PC[2]~DUPLICATE_q  & ( ((!PC[4]) # (PC[3])) # (PC[5]) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (!PC[5] & (PC[4] & PC[3])) # (PC[5] & (!PC[4] $ (!PC[3]))) ) )

	.dataa(gnd),
	.datab(!PC[5]),
	.datac(!PC[4]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h033C033CF3FFF3FF;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \imem~26_combout  & ( (!PC[9] & \imem~27_combout ) ) ) # ( !\imem~26_combout  & ( (!PC[9] & (((\imem~27_combout )))) # (PC[9] & (!\PC[7]~DUPLICATE_q  & (!PC[6]))) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!PC[6]),
	.datad(!\imem~27_combout ),
	.datae(gnd),
	.dataf(!\imem~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h20EC20EC00CC00CC;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \inst_D[24]~feeder (
// Equation(s):
// \inst_D[24]~feeder_combout  = \inst_D~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_D~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D[24]~feeder .extended_lut = "off";
defparam \inst_D[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst_D[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N43
dffeas \inst_D[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[24]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[24]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \inst_D~14 (
// Equation(s):
// \inst_D~14_combout  = ( \inst_D[24]~DUPLICATE_q  & ( ((\imem~0_combout  & \imem~28_combout )) # (\stall_D~1_combout ) ) ) # ( !\inst_D[24]~DUPLICATE_q  & ( (\imem~0_combout  & (!\stall_D~1_combout  & \imem~28_combout )) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\imem~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_D[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~14 .extended_lut = "off";
defparam \inst_D~14 .lut_mask = 64'h0404040437373737;
defparam \inst_D~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N1
dffeas \regs_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N8
dffeas \regs_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N41
dffeas \regs_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_W[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[6] & ( (!PC[3] & (\imem~3_combout  & (!PC[5] & PC[2]))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[6] & ( (PC[3] & (\imem~3_combout  & (!PC[5] $ (!PC[2])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[6] & ( 
// (\imem~3_combout  & (!PC[5] & !PC[2])) ) ) )

	.dataa(!PC[3]),
	.datab(!\imem~3_combout ),
	.datac(!PC[5]),
	.datad(!PC[2]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h3000011000000020;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N42
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( PC[3] & ( (!\PC[2]~DUPLICATE_q  & (PC[6] & (!PC[5] $ (PC[4])))) # (\PC[2]~DUPLICATE_q  & ((!PC[5] & (PC[6] & PC[4])) # (PC[5] & (!PC[6] & !PC[4])))) ) ) # ( !PC[3] & ( (PC[5] & ((!\PC[2]~DUPLICATE_q  & (!PC[6] & !PC[4])) # 
// (\PC[2]~DUPLICATE_q  & (PC[6])))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!PC[6]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h2101210118061806;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N30
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~23_combout  & ( (PC[7] & !PC[9]) ) )

	.dataa(gnd),
	.datab(!PC[7]),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h0000000030303030;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \inst_D[21]~feeder (
// Equation(s):
// \inst_D[21]~feeder_combout  = ( \inst_D~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_D~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D[21]~feeder .extended_lut = "off";
defparam \inst_D[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst_D[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N41
dffeas \inst_D[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[21]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[21]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N27
cyclonev_lcell_comb \inst_D~13 (
// Equation(s):
// \inst_D~13_combout  = ( \imem~0_combout  & ( \inst_D[21]~DUPLICATE_q  & ( ((\imem~24_combout ) # (\stall_D~1_combout )) # (\imem~25_combout ) ) ) ) # ( !\imem~0_combout  & ( \inst_D[21]~DUPLICATE_q  & ( \stall_D~1_combout  ) ) ) # ( \imem~0_combout  & ( 
// !\inst_D[21]~DUPLICATE_q  & ( (!\stall_D~1_combout  & ((\imem~24_combout ) # (\imem~25_combout ))) ) ) )

	.dataa(!\imem~25_combout ),
	.datab(gnd),
	.datac(!\stall_D~1_combout ),
	.datad(!\imem~24_combout ),
	.datae(!\imem~0_combout ),
	.dataf(!\inst_D[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~13 .extended_lut = "off";
defparam \inst_D~13 .lut_mask = 64'h000050F00F0F5FFF;
defparam \inst_D~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N29
dffeas \regs_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N39
cyclonev_lcell_comb \regs~70 (
// Equation(s):
// \regs~70_combout  = ( regs_rtl_0_bypass[4] & ( (regs_rtl_0_bypass[3] & (!regs_rtl_0_bypass[10] $ (regs_rtl_0_bypass[9]))) ) ) # ( !regs_rtl_0_bypass[4] & ( (!regs_rtl_0_bypass[3] & (!regs_rtl_0_bypass[10] $ (regs_rtl_0_bypass[9]))) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[10]),
	.datac(!regs_rtl_0_bypass[3]),
	.datad(!regs_rtl_0_bypass[9]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~70 .extended_lut = "off";
defparam \regs~70 .lut_mask = 64'hC030C0300C030C03;
defparam \regs~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N36
cyclonev_lcell_comb \regs~71 (
// Equation(s):
// \regs~71_combout  = ( \regs~70_combout  & ( (\regs~69_combout  & (!regs_rtl_0_bypass[12] $ (regs_rtl_0_bypass[11]))) ) )

	.dataa(!\regs~69_combout ),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[12]),
	.datad(!regs_rtl_0_bypass[11]),
	.datae(gnd),
	.dataf(!\regs~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~71 .extended_lut = "off";
defparam \regs~71 .lut_mask = 64'h0000000050055005;
defparam \regs~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N51
cyclonev_lcell_comb \result_A[28]~32 (
// Equation(s):
// \result_A[28]~32_combout  = ( pcplus_A[28] & ( !\selaluout_A~q  ) )

	.dataa(!\selaluout_A~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[28]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[28]~32 .extended_lut = "off";
defparam \result_A[28]~32 .lut_mask = 64'h00000000AAAAAAAA;
defparam \result_A[28]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N47
dffeas \regval2_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[26]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[26] .is_wysiwyg = "true";
defparam \regval2_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \aluin2_A[26]~9 (
// Equation(s):
// \aluin2_A[26]~9_combout  = ( regval2_A[26] & ( \aluimm_A~q  & ( off_A[31] ) ) ) # ( !regval2_A[26] & ( \aluimm_A~q  & ( off_A[31] ) ) ) # ( regval2_A[26] & ( !\aluimm_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(gnd),
	.datae(!regval2_A[26]),
	.dataf(!\aluimm_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[26]~9 .extended_lut = "off";
defparam \aluin2_A[26]~9 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \aluin2_A[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N54
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( \aluin2_A[26]~9_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] $ (\regval1_A[26]~DUPLICATE_q ))) ) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( \aluin2_A[26]~9_combout  & ( !alufunc_A[1] $ 
// (((!\regval1_A[26]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q ))) ) ) ) # ( \alufunc_A[3]~DUPLICATE_q  & ( !\aluin2_A[26]~9_combout  & ( (!alufunc_A[1] & ((!\regval1_A[26]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q ))) # (alufunc_A[1] & 
// (!\regval1_A[26]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )) ) ) ) # ( !\alufunc_A[3]~DUPLICATE_q  & ( !\aluin2_A[26]~9_combout  & ( (\regval1_A[26]~DUPLICATE_q  & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\regval1_A[26]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\alufunc_A[3]~DUPLICATE_q ),
	.dataf(!\aluin2_A[26]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h1212E8E86A6A9090;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N44
dffeas \pcplus_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[22] .is_wysiwyg = "true";
defparam \pcplus_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N48
cyclonev_lcell_comb \result_A[22]~29 (
// Equation(s):
// \result_A[22]~29_combout  = ( pcplus_A[22] & ( !\selaluout_A~q  ) )

	.dataa(!\selaluout_A~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[22]~29 .extended_lut = "off";
defparam \result_A[22]~29 .lut_mask = 64'h00000000AAAAAAAA;
defparam \result_A[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \wmemval_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22] .is_wysiwyg = "true";
defparam \wmemval_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N47
dffeas \HexOut[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[22] .is_wysiwyg = "true";
defparam \HexOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \result_A[22]~48 (
// Equation(s):
// \result_A[22]~48_combout  = ( \result_A[22]~29_combout  & ( \result_A[22]~28_combout  ) ) # ( !\result_A[22]~29_combout  & ( \result_A[22]~28_combout  ) ) # ( \result_A[22]~29_combout  & ( !\result_A[22]~28_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\result_A[22]~29_combout ),
	.dataf(!\result_A[22]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[22]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[22]~48 .extended_lut = "off";
defparam \result_A[22]~48 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \result_A[22]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N32
dffeas \restmp_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[22]~48_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[22] .is_wysiwyg = "true";
defparam \restmp_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N34
dffeas \wrmem_M~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_M~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wrmem_M~DUPLICATE .is_wysiwyg = "true";
defparam \wrmem_M~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \dbus[22]~64 (
// Equation(s):
// \dbus[22]~64_combout  = ( wmemval_M[22] & ( \wrmem_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[22]),
	.dataf(!\wrmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[22]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[22]~64 .extended_lut = "off";
defparam \dbus[22]~64 .lut_mask = 64'h000000000000FFFF;
defparam \dbus[22]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N47
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N50
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[22]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N40
dffeas \pcplus_D[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[15] .is_wysiwyg = "true";
defparam \pcplus_D[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N4
dffeas \pcplus_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[15] .is_wysiwyg = "true";
defparam \pcplus_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \result_A[15]~47 (
// Equation(s):
// \result_A[15]~47_combout  = ( \Selector16~2_combout  & ( (pcplus_A[15]) # (\selaluout_A~q ) ) ) # ( !\Selector16~2_combout  & ( (!\selaluout_A~q  & pcplus_A[15]) ) )

	.dataa(gnd),
	.datab(!\selaluout_A~q ),
	.datac(!pcplus_A[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[15]~47 .extended_lut = "off";
defparam \result_A[15]~47 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \result_A[15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas \restmp_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[15]~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[15] .is_wysiwyg = "true";
defparam \restmp_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N24
cyclonev_lcell_comb \result_M[15]~17 (
// Equation(s):
// \result_M[15]~17_combout  = (restmp_M[15] & !\selmemout_M~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!restmp_M[15]),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[15]~17 .extended_lut = "off";
defparam \result_M[15]~17 .lut_mask = 64'h0F000F000F000F00;
defparam \result_M[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~6_combout  = ( !\dbus[15]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[15]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[59]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N11
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N35
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N10
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N43
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector27~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N53
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector26~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N47
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N23
dffeas \wregno_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[4] .is_wysiwyg = "true";
defparam \wregno_W[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \forw1W_D~1 (
// Equation(s):
// \forw1W_D~1_combout  = ( \inst_D[24]~DUPLICATE_q  & ( (wregno_W[4] & (!inst_D[25] $ (wregno_W[5]))) ) ) # ( !\inst_D[24]~DUPLICATE_q  & ( (!wregno_W[4] & (!inst_D[25] $ (wregno_W[5]))) ) )

	.dataa(!inst_D[25]),
	.datab(gnd),
	.datac(!wregno_W[5]),
	.datad(!wregno_W[4]),
	.datae(gnd),
	.dataf(!\inst_D[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1W_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1W_D~1 .extended_lut = "off";
defparam \forw1W_D~1 .lut_mask = 64'hA500A50000A500A5;
defparam \forw1W_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N19
dffeas \wregno_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[0] .is_wysiwyg = "true";
defparam \wregno_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N40
dffeas \inst_D[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[21]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[21] .is_wysiwyg = "true";
defparam \inst_D[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N9
cyclonev_lcell_comb \forw1W_D~0 (
// Equation(s):
// \forw1W_D~0_combout  = ( inst_D[21] & ( inst_D[20] & ( (wregno_W[1] & (wregno_W[0] & !\wregno_W[2]~DUPLICATE_q )) ) ) ) # ( !inst_D[21] & ( inst_D[20] & ( (!wregno_W[1] & (wregno_W[0] & !\wregno_W[2]~DUPLICATE_q )) ) ) ) # ( inst_D[21] & ( !inst_D[20] & ( 
// (wregno_W[1] & (!wregno_W[0] & !\wregno_W[2]~DUPLICATE_q )) ) ) ) # ( !inst_D[21] & ( !inst_D[20] & ( (!wregno_W[1] & (!wregno_W[0] & !\wregno_W[2]~DUPLICATE_q )) ) ) )

	.dataa(!wregno_W[1]),
	.datab(gnd),
	.datac(!wregno_W[0]),
	.datad(!\wregno_W[2]~DUPLICATE_q ),
	.datae(!inst_D[21]),
	.dataf(!inst_D[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1W_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1W_D~0 .extended_lut = "off";
defparam \forw1W_D~0 .lut_mask = 64'hA00050000A000500;
defparam \forw1W_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb forw1W_D(
// Equation(s):
// \forw1W_D~combout  = ( !wregno_W[3] & ( (\forw1W_D~1_combout  & (\wrreg_W~q  & \forw1W_D~0_combout )) ) )

	.dataa(gnd),
	.datab(!\forw1W_D~1_combout ),
	.datac(!\wrreg_W~q ),
	.datad(!\forw1W_D~0_combout ),
	.datae(gnd),
	.dataf(!wregno_W[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1W_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw1W_D.extended_lut = "off";
defparam forw1W_D.lut_mask = 64'h0003000300000000;
defparam forw1W_D.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N54
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( PC[7] & ( PC[3] & ( (!PC[4] & (!PC[2] & (!PC[6] & PC[5]))) # (PC[4] & (!PC[5] & (!PC[2] $ (!PC[6])))) ) ) ) # ( !PC[7] & ( PC[3] & ( (!PC[2] & ((!PC[5] & (PC[6])) # (PC[5] & ((!PC[4]))))) # (PC[2] & ((!PC[6] & ((PC[5]))) # (PC[6] & 
// (PC[4])))) ) ) ) # ( PC[7] & ( !PC[3] & ( (!PC[2] & (PC[6] & !PC[4])) # (PC[2] & (!PC[6] & PC[4])) ) ) ) # ( !PC[7] & ( !PC[3] & ( (!PC[5] & ((!PC[2] & ((PC[4]))) # (PC[2] & (!PC[6] & !PC[4])))) # (PC[5] & (PC[6] & (!PC[2] $ (PC[4])))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[6]),
	.datac(!PC[4]),
	.datad(!PC[5]),
	.datae(!PC[7]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h4A21242423E50680;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N15
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( PC[3] & ( (!PC[5] & (!PC[2] $ (!PC[4]))) ) )

	.dataa(!PC[2]),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h0000000050A050A0;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N21
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( \imem~65_combout  & ( (!PC[9] & (((\imem~72_combout )))) # (PC[9] & (!PC[7] & (!PC[6]))) ) ) # ( !\imem~65_combout  & ( (!PC[9] & \imem~72_combout ) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!PC[6]),
	.datad(!\imem~72_combout ),
	.datae(gnd),
	.dataf(!\imem~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'h00AA00AA40EA40EA;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N51
cyclonev_lcell_comb \inst_D~37 (
// Equation(s):
// \inst_D~37_combout  = ( \imem~73_combout  & ( (!\stall_D~1_combout  & (\imem~0_combout )) # (\stall_D~1_combout  & ((inst_D[6]))) ) ) # ( !\imem~73_combout  & ( (\stall_D~1_combout  & inst_D[6]) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(gnd),
	.datad(!inst_D[6]),
	.datae(gnd),
	.dataf(!\imem~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~37 .extended_lut = "off";
defparam \inst_D~37 .lut_mask = 64'h0033003344774477;
defparam \inst_D~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N52
dffeas \inst_D[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~37_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[6] .is_wysiwyg = "true";
defparam \inst_D[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N20
dffeas \off_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[6] .is_wysiwyg = "true";
defparam \off_A[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N18
cyclonev_lcell_comb \inst_D~7 (
// Equation(s):
// \inst_D~7_combout  = ( \stall_D~1_combout  & ( !\flush_A~combout  & ( inst_D[14] ) ) ) # ( !\stall_D~1_combout  & ( !\flush_A~combout  & ( (!\imem~0_combout ) # ((\imem~2_combout  & !\imem~4_combout )) ) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\imem~2_combout ),
	.datac(!inst_D[14]),
	.datad(!\imem~4_combout ),
	.datae(!\stall_D~1_combout ),
	.dataf(!\flush_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~7 .extended_lut = "off";
defparam \inst_D~7 .lut_mask = 64'hBBAA0F0F00000000;
defparam \inst_D~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N24
cyclonev_lcell_comb \inst_D~8 (
// Equation(s):
// \inst_D~8_combout  = ( \inst_D~2_combout  & ( (!\flush_A~combout  & ((!\stall_D~1_combout ) # (inst_D[15]))) ) ) # ( !\inst_D~2_combout  & ( (!\flush_A~combout  & ((!\stall_D~1_combout  & (!\imem~0_combout )) # (\stall_D~1_combout  & ((inst_D[15]))))) ) )

	.dataa(!\flush_A~combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\imem~0_combout ),
	.datad(!inst_D[15]),
	.datae(gnd),
	.dataf(!\inst_D~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~8 .extended_lut = "off";
defparam \inst_D~8 .lut_mask = 64'h80A280A288AA88AA;
defparam \inst_D~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N54
cyclonev_lcell_comb \inst_D~9 (
// Equation(s):
// \inst_D~9_combout  = ( !\flush_A~combout  & ( \imem~11_combout  & ( (!\stall_D~1_combout  & (\inst_D~0_combout )) # (\stall_D~1_combout  & ((inst_D[16]))) ) ) ) # ( !\flush_A~combout  & ( !\imem~11_combout  & ( (\stall_D~1_combout  & inst_D[16]) ) ) )

	.dataa(!\inst_D~0_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!inst_D[16]),
	.datad(gnd),
	.datae(!\flush_A~combout ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~9 .extended_lut = "off";
defparam \inst_D~9 .lut_mask = 64'h0303000047470000;
defparam \inst_D~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N45
cyclonev_lcell_comb \inst_D~10 (
// Equation(s):
// \inst_D~10_combout  = ( inst_D[18] & ( (!\flush_A~combout  & (((\imem~0_combout  & \imem~14_combout )) # (\stall_D~1_combout ))) ) ) # ( !inst_D[18] & ( (!\stall_D~1_combout  & (\imem~0_combout  & (!\flush_A~combout  & \imem~14_combout ))) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\imem~0_combout ),
	.datac(!\flush_A~combout ),
	.datad(!\imem~14_combout ),
	.datae(gnd),
	.dataf(!inst_D[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~10 .extended_lut = "off";
defparam \inst_D~10 .lut_mask = 64'h0020002050705070;
defparam \inst_D~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y6_N27
cyclonev_lcell_comb \inst_D~11 (
// Equation(s):
// \inst_D~11_combout  = ( \imem~17_combout  & ( (!\flush_A~combout  & ((!\stall_D~1_combout  & ((\imem~0_combout ))) # (\stall_D~1_combout  & (inst_D[19])))) ) ) # ( !\imem~17_combout  & ( (!\flush_A~combout  & (\stall_D~1_combout  & inst_D[19])) ) )

	.dataa(!\flush_A~combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!inst_D[19]),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~11 .extended_lut = "off";
defparam \inst_D~11 .lut_mask = 64'h02020202028A028A;
defparam \inst_D~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N2
dffeas \off_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[1] .is_wysiwyg = "true";
defparam \off_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N52
dffeas \restmp_M[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[1]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\restmp_M[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[1]~DUPLICATE .is_wysiwyg = "true";
defparam \restmp_M[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N27
cyclonev_lcell_comb \dbus[1]~78 (
// Equation(s):
// \dbus[1]~78_combout  = ( \wrmem_M~q  & ( wmemval_M[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~78 .extended_lut = "off";
defparam \dbus[1]~78 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[1]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \off_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[11] .is_wysiwyg = "true";
defparam \off_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N13
dffeas \off_A[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[9]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N21
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~6  ))
// \Add0~2  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N24
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add0~2  ))
// \Add0~10  = CARRY(( PC[10] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N26
dffeas \pcplus_D[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[10] .is_wysiwyg = "true";
defparam \pcplus_D[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N33
cyclonev_lcell_comb \pcplus_A[10]~feeder (
// Equation(s):
// \pcplus_A[10]~feeder_combout  = ( pcplus_D[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[10]~feeder .extended_lut = "off";
defparam \pcplus_A[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N34
dffeas \pcplus_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[10] .is_wysiwyg = "true";
defparam \pcplus_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N22
dffeas \pcplus_D[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[9] .is_wysiwyg = "true";
defparam \pcplus_D[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N46
dffeas \pcplus_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[9] .is_wysiwyg = "true";
defparam \pcplus_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( off_A[6] ) + ( pcplus_A[8] ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( off_A[6] ) + ( pcplus_A[8] ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(!off_A[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[8]),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FF0000003333;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N21
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \off_A[7]~DUPLICATE_q  ) + ( pcplus_A[9] ) + ( \Add3~22  ))
// \Add3~2  = CARRY(( \off_A[7]~DUPLICATE_q  ) + ( pcplus_A[9] ) + ( \Add3~22  ))

	.dataa(!\off_A[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \off_A[8]~DUPLICATE_q  ) + ( pcplus_A[10] ) + ( \Add3~2  ))
// \Add3~26  = CARRY(( \off_A[8]~DUPLICATE_q  ) + ( pcplus_A[10] ) + ( \Add3~2  ))

	.dataa(!\off_A[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N27
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( \off_A[9]~DUPLICATE_q  ) + ( pcplus_A[11] ) + ( \Add3~26  ))
// \Add3~50  = CARRY(( \off_A[9]~DUPLICATE_q  ) + ( pcplus_A[11] ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\off_A[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!pcplus_A[11]),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000FF00000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N28
dffeas \brtarg_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[11] .is_wysiwyg = "true";
defparam \brtarg_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N23
dffeas \pcplus_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[11] .is_wysiwyg = "true";
defparam \pcplus_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N32
dffeas \wmemval_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[11] .is_wysiwyg = "true";
defparam \wmemval_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N14
dffeas \HexOut[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[11] .is_wysiwyg = "true";
defparam \HexOut[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N21
cyclonev_lcell_comb \dbus[11]~62 (
// Equation(s):
// \dbus[11]~62_combout  = ( wmemval_M[11] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[11]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[11]~62 .extended_lut = "off";
defparam \dbus[11]~62 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[11]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~9_combout  = ( !\dbus[11]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[11]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[51]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N59
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N56
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N22
dffeas \dmem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N30
cyclonev_lcell_comb \aluout_M[25]~feeder (
// Equation(s):
// \aluout_M[25]~feeder_combout  = ( \Selector6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_M[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_M[25]~feeder .extended_lut = "off";
defparam \aluout_M[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_M[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N31
dffeas \aluout_M[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[25]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N28
dffeas selmemout_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_M.is_wysiwyg = "true";
defparam selmemout_M.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N12
cyclonev_lcell_comb \result_A[24]~54 (
// Equation(s):
// \result_A[24]~54_combout  = ( \Selector7~1_combout  & ( (!\selaluout_A~q  & ((pcplus_A[24]))) # (\selaluout_A~q  & (alufunc_A[5])) ) ) # ( !\Selector7~1_combout  & ( (pcplus_A[24] & !\selaluout_A~q ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!pcplus_A[24]),
	.datac(!\selaluout_A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[24]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[24]~54 .extended_lut = "off";
defparam \result_A[24]~54 .lut_mask = 64'h3030303035353535;
defparam \result_A[24]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N14
dffeas \restmp_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[24]~54_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[24] .is_wysiwyg = "true";
defparam \restmp_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N50
dffeas \wmemval_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[24] .is_wysiwyg = "true";
defparam \wmemval_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N48
cyclonev_lcell_comb \dbus[24]~76 (
// Equation(s):
// \dbus[24]~76_combout  = ( \wrmem_M~DUPLICATE_q  & ( wmemval_M[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[24]),
	.datae(gnd),
	.dataf(!\wrmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[24]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[24]~76 .extended_lut = "off";
defparam \dbus[24]~76 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[24]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N41
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N26
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[24]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N27
cyclonev_lcell_comb \flush_A~_wirecell (
// Equation(s):
// \flush_A~_wirecell_combout  = ( !\flush_A~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flush_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_A~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_A~_wirecell .extended_lut = "off";
defparam \flush_A~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \flush_A~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N12
cyclonev_lcell_comb \inst_D~27 (
// Equation(s):
// \inst_D~27_combout  = ( \stall_D~1_combout  & ( \imem~20_combout  & ( (!\flush_A~combout  & inst_D[20]) ) ) ) # ( !\stall_D~1_combout  & ( \imem~20_combout  & ( (\inst_D~0_combout  & !\flush_A~combout ) ) ) ) # ( \stall_D~1_combout  & ( !\imem~20_combout  
// & ( (!\flush_A~combout  & inst_D[20]) ) ) ) # ( !\stall_D~1_combout  & ( !\imem~20_combout  & ( (\inst_D~0_combout  & (\imem~22_combout  & !\flush_A~combout )) ) ) )

	.dataa(!\inst_D~0_combout ),
	.datab(!\imem~22_combout ),
	.datac(!\flush_A~combout ),
	.datad(!inst_D[20]),
	.datae(!\stall_D~1_combout ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~27 .extended_lut = "off";
defparam \inst_D~27 .lut_mask = 64'h101000F0505000F0;
defparam \inst_D~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \inst_D~28 (
// Equation(s):
// \inst_D~28_combout  = ( \imem~0_combout  & ( \inst_D[21]~DUPLICATE_q  & ( (!\flush_A~combout  & (((\imem~24_combout ) # (\stall_D~1_combout )) # (\imem~25_combout ))) ) ) ) # ( !\imem~0_combout  & ( \inst_D[21]~DUPLICATE_q  & ( (\stall_D~1_combout  & 
// !\flush_A~combout ) ) ) ) # ( \imem~0_combout  & ( !\inst_D[21]~DUPLICATE_q  & ( (!\stall_D~1_combout  & (!\flush_A~combout  & ((\imem~24_combout ) # (\imem~25_combout )))) ) ) )

	.dataa(!\imem~25_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\imem~24_combout ),
	.datad(!\flush_A~combout ),
	.datae(!\imem~0_combout ),
	.dataf(!\inst_D[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~28 .extended_lut = "off";
defparam \inst_D~28 .lut_mask = 64'h00004C0033007F00;
defparam \inst_D~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N3
cyclonev_lcell_comb \inst_D~29 (
// Equation(s):
// \inst_D~29_combout  = ( \inst_D[24]~DUPLICATE_q  & ( (!\flush_A~combout  & (((\imem~0_combout  & \imem~28_combout )) # (\stall_D~1_combout ))) ) ) # ( !\inst_D[24]~DUPLICATE_q  & ( (\imem~0_combout  & (!\stall_D~1_combout  & (!\flush_A~combout  & 
// \imem~28_combout ))) ) )

	.dataa(!\imem~0_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\flush_A~combout ),
	.datad(!\imem~28_combout ),
	.datae(gnd),
	.dataf(!\inst_D[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~29 .extended_lut = "off";
defparam \inst_D~29 .lut_mask = 64'h0040004030703070;
defparam \inst_D~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N57
cyclonev_lcell_comb \inst_D~30 (
// Equation(s):
// \inst_D~30_combout  = ( \imem~33_combout  & ( (!\flush_A~combout  & ((!\stall_D~1_combout  & ((\inst_D~0_combout ))) # (\stall_D~1_combout  & (inst_D[25])))) ) ) # ( !\imem~33_combout  & ( (inst_D[25] & (!\flush_A~combout  & \stall_D~1_combout )) ) )

	.dataa(!inst_D[25]),
	.datab(!\inst_D~0_combout ),
	.datac(!\flush_A~combout ),
	.datad(!\stall_D~1_combout ),
	.datae(gnd),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~30 .extended_lut = "off";
defparam \inst_D~30 .lut_mask = 64'h0050005030503050;
defparam \inst_D~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N14
dffeas selpcplus_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selpcplus_M~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selpcplus_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam selpcplus_W.is_wysiwyg = "true";
defparam selpcplus_W.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N42
cyclonev_lcell_comb \switches|bounceTimer[31]~1 (
// Equation(s):
// \switches|bounceTimer[31]~1_combout  = ( \SW[9]~input_o  & ( \switches|bouncing~q  ) ) # ( !\SW[9]~input_o  & ( \switches|bouncing~q  ) ) # ( \SW[9]~input_o  & ( !\switches|bouncing~q  ) ) # ( !\SW[9]~input_o  & ( !\switches|bouncing~q  & ( 
// ((\SW[6]~input_o ) # (\SW[8]~input_o )) # (\SW[7]~input_o ) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(!\SW[9]~input_o ),
	.dataf(!\switches|bouncing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~1 .extended_lut = "off";
defparam \switches|bounceTimer[31]~1 .lut_mask = 64'h5FFFFFFFFFFFFFFF;
defparam \switches|bounceTimer[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N50
dffeas \aluout_M[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[12]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N37
dffeas \pcplus_D[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[14] .is_wysiwyg = "true";
defparam \pcplus_D[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N21
cyclonev_lcell_comb \pcplus_A[14]~feeder (
// Equation(s):
// \pcplus_A[14]~feeder_combout  = ( pcplus_D[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[14]~feeder .extended_lut = "off";
defparam \pcplus_A[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N22
dffeas \pcplus_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[14] .is_wysiwyg = "true";
defparam \pcplus_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N31
dffeas \restmp_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[14]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[14] .is_wysiwyg = "true";
defparam \restmp_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y6_N30
cyclonev_lcell_comb \result_M[14]~15 (
// Equation(s):
// \result_M[14]~15_combout  = ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!restmp_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[14]~15 .extended_lut = "off";
defparam \result_M[14]~15 .lut_mask = 64'h00000000FFFF0000;
defparam \result_M[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N31
dffeas \wmemval_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[14] .is_wysiwyg = "true";
defparam \wmemval_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N44
dffeas \HexOut[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[14] .is_wysiwyg = "true";
defparam \HexOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N56
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~5_combout  = ( !\dbus[14]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[14]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[57]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N59
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \dbus[14]~47 (
// Equation(s):
// \dbus[14]~47_combout  = ( \wrmem_M~DUPLICATE_q  & ( wmemval_M[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[14]),
	.datae(gnd),
	.dataf(!\wrmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[14]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[14]~47 .extended_lut = "off";
defparam \dbus[14]~47 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[14]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N4
dffeas \aluout_M[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector25~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[6]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N10
dffeas \aluout_M[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[8]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N35
dffeas \wmemval_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[10] .is_wysiwyg = "true";
defparam \wmemval_M[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N42
cyclonev_lcell_comb \HexOut[10]~4 (
// Equation(s):
// \HexOut[10]~4_combout  = !wmemval_M[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[10]~4 .extended_lut = "off";
defparam \HexOut[10]~4 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \HexOut[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[10]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[10] .is_wysiwyg = "true";
defparam \HexOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N50
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~8_combout  = ( !\dbus[10]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[10]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[49]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N53
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N33
cyclonev_lcell_comb \dbus[10]~60 (
// Equation(s):
// \dbus[10]~60_combout  = (\wrmem_M~q  & wmemval_M[10])

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~60 .extended_lut = "off";
defparam \dbus[10]~60 .lut_mask = 64'h0055005500550055;
defparam \dbus[10]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N59
dffeas \aluout_M[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector16~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[15]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N52
dffeas \pcplus_D[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[19] .is_wysiwyg = "true";
defparam \pcplus_D[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N44
dffeas \pcplus_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[19] .is_wysiwyg = "true";
defparam \pcplus_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N42
cyclonev_lcell_comb \result_A[19]~17 (
// Equation(s):
// \result_A[19]~17_combout  = (!\selaluout_A~q  & pcplus_A[19])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(!pcplus_A[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[19]~17 .extended_lut = "off";
defparam \result_A[19]~17 .lut_mask = 64'h00F000F000F000F0;
defparam \result_A[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N1
dffeas \wmemval_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[19] .is_wysiwyg = "true";
defparam \wmemval_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N45
cyclonev_lcell_comb \HexOut[19]~feeder (
// Equation(s):
// \HexOut[19]~feeder_combout  = ( wmemval_M[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[19]~feeder .extended_lut = "off";
defparam \HexOut[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HexOut[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N46
dffeas \HexOut[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[19]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N39
cyclonev_lcell_comb \result_A[19]~44 (
// Equation(s):
// \result_A[19]~44_combout  = ( \result_A[19]~16_combout  ) # ( !\result_A[19]~16_combout  & ( \result_A[19]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_A[19]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[19]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[19]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[19]~44 .extended_lut = "off";
defparam \result_A[19]~44 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_A[19]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N40
dffeas \restmp_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[19]~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[19] .is_wysiwyg = "true";
defparam \restmp_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N14
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \dbus[19]~41 (
// Equation(s):
// \dbus[19]~41_combout  = ( \wrmem_M~q  & ( wmemval_M[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[19]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[19]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[19]~41 .extended_lut = "off";
defparam \dbus[19]~41 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[19]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N50
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[19]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N44
dffeas \aluout_M[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[10]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N23
dffeas \alufunc_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0] .is_wysiwyg = "true";
defparam \alufunc_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N27
cyclonev_lcell_comb \aluin2_A[11]~29 (
// Equation(s):
// \aluin2_A[11]~29_combout  = ( regval2_A[11] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[11]) ) ) # ( !regval2_A[11] & ( (\aluimm_A~DUPLICATE_q  & off_A[11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!off_A[11]),
	.datae(gnd),
	.dataf(!regval2_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[11]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[11]~29 .extended_lut = "off";
defparam \aluin2_A[11]~29 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A[11]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N45
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \regval1_A[11]~DUPLICATE_q  & ( \aluin2_A[11]~29_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!alufunc_A[0] & \alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\regval1_A[11]~DUPLICATE_q  & ( \aluin2_A[11]~29_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[0] $ (!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!alufunc_A[0] & !\alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( \regval1_A[11]~DUPLICATE_q  & ( 
// !\aluin2_A[11]~29_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[0] $ (!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!alufunc_A[0] & !\alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( !\regval1_A[11]~DUPLICATE_q  & ( !\aluin2_A[11]~29_combout  & ( 
// (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[2] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!alufunc_A[0]),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!alufunc_A[2]),
	.datae(!\regval1_A[11]~DUPLICATE_q ),
	.dataf(!\aluin2_A[11]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h000E0068006800A4;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N6
cyclonev_lcell_comb \aluin2_A[9]~18 (
// Equation(s):
// \aluin2_A[9]~18_combout  = ( \aluimm_A~DUPLICATE_q  & ( \off_A[9]~DUPLICATE_q  ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[9] ) )

	.dataa(!regval2_A[9]),
	.datab(gnd),
	.datac(!\off_A[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[9]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[9]~18 .extended_lut = "off";
defparam \aluin2_A[9]~18 .lut_mask = 64'h555555550F0F0F0F;
defparam \aluin2_A[9]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N42
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( regval1_A[9] & ( \aluin2_A[9]~18_combout  & ( (alufunc_A[2] & ((!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q )) # (\alufunc_A[1]~DUPLICATE_q  & (\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( 
// !regval1_A[9] & ( \aluin2_A[9]~18_combout  & ( (alufunc_A[2] & ((!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))) ) 
// ) ) # ( regval1_A[9] & ( !\aluin2_A[9]~18_combout  & ( (alufunc_A[2] & ((!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q 
// )))) ) ) ) # ( !regval1_A[9] & ( !\aluin2_A[9]~18_combout  & ( (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[2] & ((!\alufunc_A[1]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!alufunc_A[2]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!regval1_A[9]),
	.dataf(!\aluin2_A[9]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h0302060806080908;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N40
dffeas \regval2_A[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[6]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[6]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \aluin2_A[5]~0 (
// Equation(s):
// \aluin2_A[5]~0_combout  = ( regval2_A[5] & ( (!\aluimm_A~q ) # (off_A[5]) ) ) # ( !regval2_A[5] & ( (off_A[5] & \aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(!off_A[5]),
	.datac(!\aluimm_A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[5]~0 .extended_lut = "off";
defparam \aluin2_A[5]~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \aluin2_A[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N8
dffeas \regval1_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[5]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[5] .is_wysiwyg = "true";
defparam \regval1_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \aluin2_A[5]~0_combout  & ( regval1_A[5] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[1])))) ) ) ) # ( !\aluin2_A[5]~0_combout  & 
// ( regval1_A[5] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( \aluin2_A[5]~0_combout  & ( !regval1_A[5] & ( 
// (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( !\aluin2_A[5]~0_combout  & ( !regval1_A[5] & ( 
// (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[2] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!alufunc_A[1])))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[1]),
	.datae(!\aluin2_A[5]~0_combout ),
	.dataf(!regval1_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h0504060806080A04;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( regval1_A[4] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[4]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[4]~DUPLICATE_q )) ) + ( \Add2~110  ))
// \Add2~10  = CARRY(( regval1_A[4] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[4]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[4]~DUPLICATE_q )) ) + ( \Add2~110  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\off_A[4]~DUPLICATE_q ),
	.datad(!regval1_A[4]),
	.datae(gnd),
	.dataf(!regval2_A[4]),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h000005AF000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[5]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[5])) ) + ( \regval1_A[5]~DUPLICATE_q  ) + ( \Add2~10  ))
// \Add2~2  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[5]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[5])) ) + ( \regval1_A[5]~DUPLICATE_q  ) + ( \Add2~10  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[5]),
	.datad(!regval2_A[5]),
	.datae(gnd),
	.dataf(!\regval1_A[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \Add2~1_sumout  & ( \alufunc_A[3]~DUPLICATE_q  & ( (alufunc_A[5] & ((\Selector0~0_combout ) # (\Selector26~0_combout ))) ) ) ) # ( !\Add2~1_sumout  & ( \alufunc_A[3]~DUPLICATE_q  & ( (alufunc_A[5] & \Selector26~0_combout ) ) ) ) 
// # ( \Add2~1_sumout  & ( !\alufunc_A[3]~DUPLICATE_q  & ( (alufunc_A[5] & (((\Add1~1_sumout  & \Selector0~0_combout )) # (\Selector26~0_combout ))) ) ) ) # ( !\Add2~1_sumout  & ( !\alufunc_A[3]~DUPLICATE_q  & ( (alufunc_A[5] & (((\Add1~1_sumout  & 
// \Selector0~0_combout )) # (\Selector26~0_combout ))) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Selector26~0_combout ),
	.datac(!\Add1~1_sumout ),
	.datad(!\Selector0~0_combout ),
	.datae(!\Add2~1_sumout ),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h1115111511111155;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \result_A[5]~0 (
// Equation(s):
// \result_A[5]~0_combout  = ( \selaluout_A~q  & ( \Selector26~2_combout  ) ) # ( !\selaluout_A~q  & ( pcplus_A[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[5]),
	.datad(!\Selector26~2_combout ),
	.datae(gnd),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[5]~0 .extended_lut = "off";
defparam \result_A[5]~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \result_A[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~10_combout  = ( !\dbus[3]~101_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[3]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[35]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N19
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N40
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N32
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N27
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( PC[11] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N30
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( PC[12] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N33
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( PC[13] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N34
dffeas \pcplus_D[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[13] .is_wysiwyg = "true";
defparam \pcplus_D[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N22
dffeas \pcplus_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[13] .is_wysiwyg = "true";
defparam \pcplus_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N16
dffeas \restmp_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[13]~9_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[13] .is_wysiwyg = "true";
defparam \restmp_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N42
cyclonev_lcell_comb \result_M[13]~7 (
// Equation(s):
// \result_M[13]~7_combout  = (!\selmemout_M~DUPLICATE_q  & restmp_M[13])

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(gnd),
	.datac(!restmp_M[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[13]~7 .extended_lut = "off";
defparam \result_M[13]~7 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \result_M[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N44
dffeas \aluout_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector18~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[13] .is_wysiwyg = "true";
defparam \aluout_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N22
dffeas \aluout_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[13] .is_wysiwyg = "true";
defparam \aluout_W[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N5
dffeas \wmemval_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[13] .is_wysiwyg = "true";
defparam \wmemval_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N42
cyclonev_lcell_comb \HexOut[13]~6 (
// Equation(s):
// \HexOut[13]~6_combout  = ( !wmemval_M[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[13]~6 .extended_lut = "off";
defparam \HexOut[13]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N11
dffeas \HexOut[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[13]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[13] .is_wysiwyg = "true";
defparam \HexOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N14
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \aluin2_A[2]~3 (
// Equation(s):
// \aluin2_A[2]~3_combout  = ( off_A[2] & ( regval2_A[2] ) ) # ( !off_A[2] & ( regval2_A[2] & ( !\aluimm_A~DUPLICATE_q  ) ) ) # ( off_A[2] & ( !regval2_A[2] & ( \aluimm_A~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(!off_A[2]),
	.dataf(!regval2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[2]~3 .extended_lut = "off";
defparam \aluin2_A[2]~3 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \aluin2_A[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( regval1_A[2] & ( \aluin2_A[2]~3_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!alufunc_A[0] & \alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[2] & ( \aluin2_A[2]~3_combout 
//  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[0] $ (!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!alufunc_A[0] & !\alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( regval1_A[2] & ( !\aluin2_A[2]~3_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & 
// (!alufunc_A[0] $ (!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!alufunc_A[0] & !\alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[2] & ( !\aluin2_A[2]~3_combout  & ( (alufunc_A[2] & (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]) # 
// (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[2]),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(!regval1_A[2]),
	.dataf(!\aluin2_A[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h000E060806080A04;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N11
dffeas \off_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[0] .is_wysiwyg = "true";
defparam \off_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \Add2~130 (
// Equation(s):
// \Add2~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~130_cout ),
	.shareout());
// synopsys translate_off
defparam \Add2~130 .extended_lut = "off";
defparam \Add2~130 .lut_mask = 64'h000000000000FFFF;
defparam \Add2~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[0]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[0])) ) + ( \regval1_A[0]~DUPLICATE_q  ) + ( \Add2~130_cout  ))
// \Add2~18  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[0]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[0])) ) + ( \regval1_A[0]~DUPLICATE_q  ) + ( \Add2~130_cout  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!off_A[0]),
	.datac(!\regval2_A[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FF000000E4E4;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[1]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[1]~DUPLICATE_q )) ) + ( regval1_A[1] ) + ( \Add2~18  ))
// \Add2~126  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[1]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[1]~DUPLICATE_q )) ) + ( regval1_A[1] ) + ( \Add2~18  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[1]~DUPLICATE_q ),
	.datac(!regval1_A[1]),
	.datad(!regval2_A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000F0F00000EE44;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( regval1_A[2] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[2]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[2])) ) + ( \Add2~126  ))
// \Add2~14  = CARRY(( regval1_A[2] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[2]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[2])) ) + ( \Add2~126  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[2]),
	.datad(!regval1_A[2]),
	.datae(gnd),
	.dataf(!regval2_A[2]),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h000005AF000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( \Add2~13_sumout  & ( \Add1~13_sumout  & ( (alufunc_A[5] & ((\Selector0~0_combout ) # (\Selector29~0_combout ))) ) ) ) # ( !\Add2~13_sumout  & ( \Add1~13_sumout  & ( (alufunc_A[5] & (((\Selector0~0_combout  & 
// !\alufunc_A[3]~DUPLICATE_q )) # (\Selector29~0_combout ))) ) ) ) # ( \Add2~13_sumout  & ( !\Add1~13_sumout  & ( (alufunc_A[5] & (((\Selector0~0_combout  & \alufunc_A[3]~DUPLICATE_q )) # (\Selector29~0_combout ))) ) ) ) # ( !\Add2~13_sumout  & ( 
// !\Add1~13_sumout  & ( (alufunc_A[5] & \Selector29~0_combout ) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Selector29~0_combout ),
	.datac(!\Selector0~0_combout ),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(!\Add2~13_sumout ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h1111111515111515;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N29
dffeas \off_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[3] .is_wysiwyg = "true";
defparam \off_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( regval2_A[3] & ( (!\alufunc_A[0]~DUPLICATE_q  & (regval1_A[3] & ((!\aluimm_A~DUPLICATE_q ) # (off_A[3])))) # (\alufunc_A[0]~DUPLICATE_q  & (((!\aluimm_A~DUPLICATE_q ) # (regval1_A[3])) # (off_A[3]))) ) ) # ( !regval2_A[3] & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & (off_A[3] & (\aluimm_A~DUPLICATE_q  & regval1_A[3]))) # (\alufunc_A[0]~DUPLICATE_q  & (((off_A[3] & \aluimm_A~DUPLICATE_q )) # (regval1_A[3]))) ) )

	.dataa(!off_A[3]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval1_A[3]),
	.datae(gnd),
	.dataf(!regval2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h0137013731F731F7;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \regval1_A[0]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[0]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[0]~DUPLICATE_q )) ) + ( !VCC ))
// \Add1~18  = CARRY(( \regval1_A[0]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[0]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[0]~DUPLICATE_q )) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[0]~DUPLICATE_q ),
	.datad(!\regval1_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N33
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( regval1_A[1] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[1]))) # (\aluimm_A~DUPLICATE_q  & (off_A[1])) ) + ( \Add1~18  ))
// \Add1~126  = CARRY(( regval1_A[1] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[1]))) # (\aluimm_A~DUPLICATE_q  & (off_A[1])) ) + ( \Add1~18  ))

	.dataa(!off_A[1]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[1]),
	.datad(!regval1_A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( regval1_A[2] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[2]))) # (\aluimm_A~DUPLICATE_q  & (off_A[2])) ) + ( \Add1~126  ))
// \Add1~14  = CARRY(( regval1_A[2] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[2]))) # (\aluimm_A~DUPLICATE_q  & (off_A[2])) ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[2]),
	.datad(!regval1_A[2]),
	.datae(gnd),
	.dataf(!regval2_A[2]),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N39
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[3]))) # (\aluimm_A~DUPLICATE_q  & (off_A[3])) ) + ( regval1_A[3] ) + ( \Add1~14  ))
// \Add1~110  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[3]))) # (\aluimm_A~DUPLICATE_q  & (off_A[3])) ) + ( regval1_A[3] ) + ( \Add1~14  ))

	.dataa(!off_A[3]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[3]),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FF0000001D1D;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \Selector28~4 (
// Equation(s):
// \Selector28~4_combout  = ( !alufunc_A[1] & ( \Add1~109_sumout  & ( (!alufunc_A[2] & (((!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))) # (alufunc_A[2] & (!\Selector28~0_combout  $ ((!\alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( !alufunc_A[1] & ( 
// !\Add1~109_sumout  & ( (alufunc_A[2] & (!\Selector28~0_combout  $ (!\alufunc_A[3]~DUPLICATE_q ))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\Selector28~0_combout ),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!alufunc_A[1]),
	.dataf(!\Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~4 .extended_lut = "off";
defparam \Selector28~4 .lut_mask = 64'h14140000B4140000;
defparam \Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( regval1_A[3] ) + ( (!\aluimm_A~DUPLICATE_q  & (!regval2_A[3])) # (\aluimm_A~DUPLICATE_q  & ((!\off_A[3]~DUPLICATE_q ))) ) + ( \Add2~14  ))
// \Add2~110  = CARRY(( regval1_A[3] ) + ( (!\aluimm_A~DUPLICATE_q  & (!regval2_A[3])) # (\aluimm_A~DUPLICATE_q  & ((!\off_A[3]~DUPLICATE_q ))) ) + ( \Add2~14  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!regval2_A[3]),
	.datac(!\off_A[3]~DUPLICATE_q ),
	.datad(!regval1_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h00002727000000FF;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb \Selector28~5 (
// Equation(s):
// \Selector28~5_combout  = ( \Selector28~4_combout  & ( \Add2~109_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector28~4_combout  & ( \Add2~109_sumout  & ( (alufunc_A[5] & ((\Selector0~1_combout ) # (\Selector28~2_combout ))) ) ) ) # ( \Selector28~4_combout  & ( 
// !\Add2~109_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector28~4_combout  & ( !\Add2~109_sumout  & ( (alufunc_A[5] & \Selector28~2_combout ) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Selector28~2_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(gnd),
	.datae(!\Selector28~4_combout ),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~5 .extended_lut = "off";
defparam \Selector28~5 .lut_mask = 64'h1111555515155555;
defparam \Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \regval1_A[7]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[7]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[7]~DUPLICATE_q )) ) + ( \Add2~106  ))
// \Add2~6  = CARRY(( \regval1_A[7]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[7]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[7]~DUPLICATE_q )) ) + ( \Add2~106  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[7]~DUPLICATE_q ),
	.datac(!regval2_A[7]),
	.datad(!\regval1_A[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h00001B1B000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( regval1_A[4] ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[4]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[4])) ) + ( \Add1~110  ))
// \Add1~10  = CARRY(( regval1_A[4] ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[4]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[4])) ) + ( \Add1~110  ))

	.dataa(!off_A[4]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval2_A[4]~DUPLICATE_q ),
	.datad(!regval1_A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \regval1_A[5]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[5]))) # (\aluimm_A~DUPLICATE_q  & (off_A[5])) ) + ( \Add1~10  ))
// \Add1~2  = CARRY(( \regval1_A[5]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[5]))) # (\aluimm_A~DUPLICATE_q  & (off_A[5])) ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[5]),
	.datad(!\regval1_A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[5]),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( regval1_A[6] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[6]))) # (\aluimm_A~DUPLICATE_q  & (off_A[6])) ) + ( \Add1~2  ))
// \Add1~106  = CARRY(( regval1_A[6] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[6]))) # (\aluimm_A~DUPLICATE_q  & (off_A[6])) ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[6]),
	.datad(!regval1_A[6]),
	.datae(gnd),
	.dataf(!regval2_A[6]),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \regval1_A[7]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & (regval2_A[7])) # (\aluimm_A~DUPLICATE_q  & ((\off_A[7]~DUPLICATE_q ))) ) + ( \Add1~106  ))
// \Add1~6  = CARRY(( \regval1_A[7]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & (regval2_A[7])) # (\aluimm_A~DUPLICATE_q  & ((\off_A[7]~DUPLICATE_q ))) ) + ( \Add1~106  ))

	.dataa(!regval2_A[7]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[7]~DUPLICATE_q ),
	.datad(!\regval1_A[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000B8B8000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N54
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( \Add2~5_sumout  & ( \Add1~5_sumout  & ( (alufunc_A[5] & ((\Selector0~0_combout ) # (\Selector24~0_combout ))) ) ) ) # ( !\Add2~5_sumout  & ( \Add1~5_sumout  & ( (alufunc_A[5] & (((\Selector0~0_combout  & 
// !\alufunc_A[3]~DUPLICATE_q )) # (\Selector24~0_combout ))) ) ) ) # ( \Add2~5_sumout  & ( !\Add1~5_sumout  & ( (alufunc_A[5] & (((\Selector0~0_combout  & \alufunc_A[3]~DUPLICATE_q )) # (\Selector24~0_combout ))) ) ) ) # ( !\Add2~5_sumout  & ( 
// !\Add1~5_sumout  & ( (\Selector24~0_combout  & alufunc_A[5]) ) ) )

	.dataa(!\Selector24~0_combout ),
	.datab(!\Selector0~0_combout ),
	.datac(!alufunc_A[5]),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(!\Add2~5_sumout ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "off";
defparam \Selector24~2 .lut_mask = 64'h0505050707050707;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N25
dffeas \inst_D[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[12]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N37
dffeas \off_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D[12]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[12] .is_wysiwyg = "true";
defparam \off_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N32
dffeas \wmemval_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[12]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[12] .is_wysiwyg = "true";
defparam \wmemval_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N33
cyclonev_lcell_comb \HexOut[12]~5 (
// Equation(s):
// \HexOut[12]~5_combout  = ( !wmemval_M[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[12]~5 .extended_lut = "off";
defparam \HexOut[12]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N31
dffeas \HexOut[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[12]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[12]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N30
cyclonev_lcell_comb \dbus[12]~31 (
// Equation(s):
// \dbus[12]~31_combout  = (\wrmem_M~DUPLICATE_q  & wmemval_M[12])

	.dataa(gnd),
	.datab(!\wrmem_M~DUPLICATE_q ),
	.datac(gnd),
	.datad(!wmemval_M[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[12]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[12]~31 .extended_lut = "off";
defparam \dbus[12]~31 .lut_mask = 64'h0033003300330033;
defparam \dbus[12]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N50
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~4_combout  = ( !\dbus[12]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[12]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[53]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N52
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[12]~32_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000012954515729640CFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \dmem~71 (
// Equation(s):
// \dmem~71_combout  = ( !\dbus[12]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[12]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~71 .extended_lut = "off";
defparam \dmem~71 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \dmem~64 (
// Equation(s):
// \dmem~64_combout  = ( !aluout_M[5] & ( \dmem~40_combout  & ( (!aluout_M[14] & (!\aluout_M[12]~DUPLICATE_q  & !aluout_M[13])) ) ) )

	.dataa(gnd),
	.datab(!aluout_M[14]),
	.datac(!\aluout_M[12]~DUPLICATE_q ),
	.datad(!aluout_M[13]),
	.datae(!aluout_M[5]),
	.dataf(!\dmem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~64 .extended_lut = "off";
defparam \dmem~64 .lut_mask = 64'h00000000C0000000;
defparam \dmem~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \dmem~65 (
// Equation(s):
// \dmem~65_combout  = ( \wrmem_M~q  & ( !\WideNor0~combout  & ( (!\aluout_M[15]~DUPLICATE_q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\dmem~34_combout  & \dmem~64_combout ))) ) ) )

	.dataa(!\aluout_M[15]~DUPLICATE_q ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\dmem~34_combout ),
	.datad(!\dmem~64_combout ),
	.datae(!\wrmem_M~q ),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~65 .extended_lut = "off";
defparam \dmem~65 .lut_mask = 64'h0000000200000000;
defparam \dmem~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N11
dffeas \dmem~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[12]~32_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X31_Y11_N34
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N45
cyclonev_lcell_comb \dmem~45 (
// Equation(s):
// \dmem~45_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q  & (!\dmem~13_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ))) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q  & 
// ((!\dmem~13_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout )) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\dmem~13_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~45 .extended_lut = "off";
defparam \dmem~45 .lut_mask = 64'hB1B1B1B1A0F5A0F5;
defparam \dmem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \dbus[12]~32 (
// Equation(s):
// \dbus[12]~32_combout  = ( \dbus[10]~3_combout  & ( \dmem~45_combout  & ( ((!dmem_rtl_0_bypass[53]) # ((!\dmem~41_combout  & dmem_rtl_0_bypass[54]))) # (\dbus[12]~31_combout ) ) ) ) # ( !\dbus[10]~3_combout  & ( \dmem~45_combout  & ( \dbus[12]~31_combout  
// ) ) ) # ( \dbus[10]~3_combout  & ( !\dmem~45_combout  & ( ((!dmem_rtl_0_bypass[53] & ((!dmem_rtl_0_bypass[54]) # (\dmem~41_combout )))) # (\dbus[12]~31_combout ) ) ) ) # ( !\dbus[10]~3_combout  & ( !\dmem~45_combout  & ( \dbus[12]~31_combout  ) ) )

	.dataa(!\dbus[12]~31_combout ),
	.datab(!\dmem~41_combout ),
	.datac(!dmem_rtl_0_bypass[54]),
	.datad(!dmem_rtl_0_bypass[53]),
	.datae(!\dbus[10]~3_combout ),
	.dataf(!\dmem~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[12]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[12]~32 .extended_lut = "off";
defparam \dbus[12]~32 .lut_mask = 64'h5555F7555555FF5D;
defparam \dbus[12]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N24
cyclonev_lcell_comb \result_M[12]~4 (
// Equation(s):
// \result_M[12]~4_combout  = ( \dbus[12]~32_combout  & ( (\selmemout_M~DUPLICATE_q  & (((!\HexOut[12]~DUPLICATE_q  & \memout_M[10]~11_combout )) # (\memout_M[2]~0_combout ))) ) ) # ( !\dbus[12]~32_combout  & ( (\selmemout_M~DUPLICATE_q  & 
// (!\HexOut[12]~DUPLICATE_q  & \memout_M[10]~11_combout )) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\HexOut[12]~DUPLICATE_q ),
	.datac(!\memout_M[10]~11_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[12]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[12]~4 .extended_lut = "off";
defparam \result_M[12]~4 .lut_mask = 64'h0404040404550455;
defparam \result_M[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \memout_M[12]~35 (
// Equation(s):
// \memout_M[12]~35_combout  = ( \dbus[12]~32_combout  & ( ((\memout_M[10]~11_combout  & !\HexOut[12]~DUPLICATE_q )) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[12]~32_combout  & ( (\memout_M[10]~11_combout  & !\HexOut[12]~DUPLICATE_q ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(!\memout_M[10]~11_combout ),
	.datad(!\HexOut[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dbus[12]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[12]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[12]~35 .extended_lut = "off";
defparam \memout_M[12]~35 .lut_mask = 64'h0F000F005F555F55;
defparam \memout_M[12]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N50
dffeas \memout_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[12]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[12] .is_wysiwyg = "true";
defparam \memout_W[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N31
dffeas \aluout_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[12] .is_wysiwyg = "true";
defparam \aluout_W[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N44
dffeas \pcplus_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[12] .is_wysiwyg = "true";
defparam \pcplus_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N19
dffeas \pcplus_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[12] .is_wysiwyg = "true";
defparam \pcplus_W[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \wregval_W[12]~8 (
// Equation(s):
// \wregval_W[12]~8_combout  = ( pcplus_W[12] & ( \selpcplus_W~DUPLICATE_q  & ( (!\selaluout_W~q  & (((!\selmemout_W~q )) # (memout_W[12]))) # (\selaluout_W~q  & (((aluout_W[12])))) ) ) ) # ( !pcplus_W[12] & ( \selpcplus_W~DUPLICATE_q  & ( (!\selaluout_W~q  
// & (memout_W[12] & ((\selmemout_W~q )))) # (\selaluout_W~q  & (((aluout_W[12])))) ) ) ) # ( pcplus_W[12] & ( !\selpcplus_W~DUPLICATE_q  & ( (!\selaluout_W~q  & (memout_W[12] & ((\selmemout_W~q )))) # (\selaluout_W~q  & (((aluout_W[12])))) ) ) ) # ( 
// !pcplus_W[12] & ( !\selpcplus_W~DUPLICATE_q  & ( (!\selaluout_W~q  & (memout_W[12] & ((\selmemout_W~q )))) # (\selaluout_W~q  & (((aluout_W[12])))) ) ) )

	.dataa(!memout_W[12]),
	.datab(!aluout_W[12]),
	.datac(!\selmemout_W~q ),
	.datad(!\selaluout_W~q ),
	.datae(!pcplus_W[12]),
	.dataf(!\selpcplus_W~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[12]~8 .extended_lut = "off";
defparam \wregval_W[12]~8 .lut_mask = 64'h053305330533F533;
defparam \wregval_W[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N20
dffeas \regs_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[12]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N27
cyclonev_lcell_comb \result_M[12]~35 (
// Equation(s):
// \result_M[12]~35_combout  = ( \result_M[12]~4_combout  ) # ( !\result_M[12]~4_combout  & ( \result_M[12]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\result_M[12]~5_combout ),
	.datae(gnd),
	.dataf(!\result_M[12]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[12]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[12]~35 .extended_lut = "off";
defparam \result_M[12]~35 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \result_M[12]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N28
dffeas \result_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[12]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[12] .is_wysiwyg = "true";
defparam \result_W[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N34
dffeas \wmemval_M[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[4]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wmemval_M[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4]~DUPLICATE .is_wysiwyg = "true";
defparam \wmemval_M[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \aluout_M[26]~feeder (
// Equation(s):
// \aluout_M[26]~feeder_combout  = ( \Selector5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_M[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_M[26]~feeder .extended_lut = "off";
defparam \aluout_M[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_M[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \aluout_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[26] .is_wysiwyg = "true";
defparam \aluout_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N32
dffeas \aluout_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[25] .is_wysiwyg = "true";
defparam \aluout_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N1
dffeas \aluout_M[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[24]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N33
cyclonev_lcell_comb \result_A[23]~34 (
// Equation(s):
// \result_A[23]~34_combout  = ( !\selaluout_A~q  & ( pcplus_A[23] ) )

	.dataa(!pcplus_A[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\selaluout_A~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[23]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[23]~34 .extended_lut = "off";
defparam \result_A[23]~34 .lut_mask = 64'h5555000055550000;
defparam \result_A[23]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N38
dffeas \wmemval_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[23]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[23] .is_wysiwyg = "true";
defparam \wmemval_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N20
dffeas \HexOut[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[23] .is_wysiwyg = "true";
defparam \HexOut[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N43
dffeas \regval2_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[23]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[23] .is_wysiwyg = "true";
defparam \regval2_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N50
dffeas \result_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[23]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[23] .is_wysiwyg = "true";
defparam \result_W[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N47
dffeas \pcplus_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[23] .is_wysiwyg = "true";
defparam \pcplus_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N40
dffeas \pcplus_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[23] .is_wysiwyg = "true";
defparam \pcplus_W[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[23]~75_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X47_Y7_N17
dffeas \dmem~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[23]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[23]~75_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N15
cyclonev_lcell_comb \dmem~62 (
// Equation(s):
// \dmem~62_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q  & (((\dmem~24_q )))) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q  & (((\dmem~24_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\dmem~24_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~62 .extended_lut = "off";
defparam \dmem~62 .lut_mask = 64'h01CD01CD31FD31FD;
defparam \dmem~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N56
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[23]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N42
cyclonev_lcell_comb \dbus[23]~74 (
// Equation(s):
// \dbus[23]~74_combout  = ( wmemval_M[23] & ( \wrmem_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[23]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[23]~74 .extended_lut = "off";
defparam \dbus[23]~74 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[23]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N54
cyclonev_lcell_comb \dbus[23]~75 (
// Equation(s):
// \dbus[23]~75_combout  = ( dmem_rtl_0_bypass[75] & ( \dbus[23]~74_combout  ) ) # ( !dmem_rtl_0_bypass[75] & ( \dbus[23]~74_combout  ) ) # ( dmem_rtl_0_bypass[75] & ( !\dbus[23]~74_combout  & ( (\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[76]) # 
// ((\dmem~41_combout ) # (\dmem~62_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( !\dbus[23]~74_combout  & ( (dmem_rtl_0_bypass[76] & (\dmem~62_combout  & (\dbus[10]~3_combout  & !\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[76]),
	.datab(!\dmem~62_combout ),
	.datac(!\dbus[10]~3_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!dmem_rtl_0_bypass[75]),
	.dataf(!\dbus[23]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[23]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[23]~75 .extended_lut = "off";
defparam \dbus[23]~75 .lut_mask = 64'h01000B0FFFFFFFFF;
defparam \dbus[23]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N27
cyclonev_lcell_comb \memout_M[23]~51 (
// Equation(s):
// \memout_M[23]~51_combout  = ( \memout_M[10]~11_combout  & ( \dbus[23]~75_combout  & ( (HexOut[23]) # (\memout_M[2]~0_combout ) ) ) ) # ( !\memout_M[10]~11_combout  & ( \dbus[23]~75_combout  & ( \memout_M[2]~0_combout  ) ) ) # ( \memout_M[10]~11_combout  & 
// ( !\dbus[23]~75_combout  & ( HexOut[23] ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(!HexOut[23]),
	.datad(gnd),
	.datae(!\memout_M[10]~11_combout ),
	.dataf(!\dbus[23]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[23]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[23]~51 .extended_lut = "off";
defparam \memout_M[23]~51 .lut_mask = 64'h00000F0F55555F5F;
defparam \memout_M[23]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N28
dffeas \memout_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[23]~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[23] .is_wysiwyg = "true";
defparam \memout_W[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N50
dffeas \aluout_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[23] .is_wysiwyg = "true";
defparam \aluout_W[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N48
cyclonev_lcell_comb \wregval_W[23]~28 (
// Equation(s):
// \wregval_W[23]~28_combout  = ( aluout_W[23] & ( \selaluout_W~q  ) ) # ( aluout_W[23] & ( !\selaluout_W~q  & ( (!\selmemout_W~q  & (\selpcplus_W~q  & (pcplus_W[23]))) # (\selmemout_W~q  & (((memout_W[23])))) ) ) ) # ( !aluout_W[23] & ( !\selaluout_W~q  & ( 
// (!\selmemout_W~q  & (\selpcplus_W~q  & (pcplus_W[23]))) # (\selmemout_W~q  & (((memout_W[23])))) ) ) )

	.dataa(!\selpcplus_W~q ),
	.datab(!pcplus_W[23]),
	.datac(!\selmemout_W~q ),
	.datad(!memout_W[23]),
	.datae(!aluout_W[23]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[23]~28 .extended_lut = "off";
defparam \wregval_W[23]~28 .lut_mask = 64'h101F101F0000FFFF;
defparam \wregval_W[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N37
dffeas \regs_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[23]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~1_combout  = ( !\dbus[5]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[39]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N50
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N11
dffeas \aluout_M[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector4~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[27]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N50
dffeas \aluout_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[29] .is_wysiwyg = "true";
defparam \aluout_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \Equal8~5 (
// Equation(s):
// \Equal8~5_combout  = ( aluout_M[29] & ( (\aluout_M[27]~DUPLICATE_q  & (aluout_M[30] & aluout_M[28])) ) )

	.dataa(gnd),
	.datab(!\aluout_M[27]~DUPLICATE_q ),
	.datac(!aluout_M[30]),
	.datad(!aluout_M[28]),
	.datae(gnd),
	.dataf(!aluout_M[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~5 .extended_lut = "off";
defparam \Equal8~5 .lut_mask = 64'h0000000000030003;
defparam \Equal8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( regval1_A[30] ) + ( off_A[31] ) + ( \Add4~82  ))
// \Add4~70  = CARRY(( regval1_A[30] ) + ( off_A[31] ) + ( \Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N27
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( \regval1_A[31]~DUPLICATE_q  ) + ( off_A[31] ) + ( \Add4~70  ))

	.dataa(!\regval1_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h0000FF0000005555;
defparam \Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N28
dffeas \jmptarg_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[31] .is_wysiwyg = "true";
defparam \jmptarg_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N20
dffeas \pcplus_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[31] .is_wysiwyg = "true";
defparam \pcplus_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N21
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( \pcplus_A[29]~DUPLICATE_q  ) + ( off_A[31] ) + ( \Add3~94  ))
// \Add3~82  = CARRY(( \pcplus_A[29]~DUPLICATE_q  ) + ( off_A[31] ) + ( \Add3~94  ))

	.dataa(!\pcplus_A[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( off_A[31] ) + ( pcplus_A[30] ) + ( \Add3~82  ))
// \Add3~70  = CARRY(( off_A[31] ) + ( pcplus_A[30] ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(!pcplus_A[30]),
	.datac(!off_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N27
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( off_A[31] ) + ( pcplus_A[31] ) + ( \Add3~70  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[31]),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N28
dffeas \brtarg_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[31] .is_wysiwyg = "true";
defparam \brtarg_M[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N18
cyclonev_lcell_comb \pcgood_B[31]~18 (
// Equation(s):
// \pcgood_B[31]~18_combout  = ( brtarg_M[31] & ( ((!\isjump_M~q  & ((pcplus_M[31]))) # (\isjump_M~q  & (jmptarg_M[31]))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[31] & ( (!\dobranch_M~q  & ((!\isjump_M~q  & ((pcplus_M[31]))) # (\isjump_M~q  & (jmptarg_M[31])))) 
// ) )

	.dataa(!\dobranch_M~q ),
	.datab(!\isjump_M~q ),
	.datac(!jmptarg_M[31]),
	.datad(!pcplus_M[31]),
	.datae(gnd),
	.dataf(!brtarg_M[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[31]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[31]~18 .extended_lut = "off";
defparam \pcgood_B[31]~18 .lut_mask = 64'h028A028A57DF57DF;
defparam \pcgood_B[31]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N36
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( PC[31] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Add0~65_sumout ) # (\stall_D~1_combout ))) ) ) ) # ( !PC[31] & ( \Equal1~17_combout  & ( (!\stall_D~1_combout  & (\Add0~65_sumout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( PC[31] & ( !\Equal1~17_combout  & ( (\pcgood_B[31]~18_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !PC[31] & ( !\Equal1~17_combout  & ( (\pcgood_B[31]~18_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\pcgood_B[31]~18_combout ),
	.datac(!\Add0~65_sumout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!PC[31]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h00330033000A005F;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N38
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N54
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( PC[20] ) + ( GND ) + ( \Add0~82  ))
// \Add0~70  = CARRY(( PC[20] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N57
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( PC[21] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N0
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( PC[22] ) + ( GND ) + ( \Add0~74  ))
// \Add0~94  = CARRY(( PC[22] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N3
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( PC[23] ) + ( GND ) + ( \Add0~94  ))
// \Add0~114  = CARRY(( PC[23] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N6
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add0~114  ))
// \Add0~118  = CARRY(( PC[24] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N9
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add0~118  ))
// \Add0~98  = CARRY(( PC[25] ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N12
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( PC[26] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N15
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( PC[27] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N18
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( PC[28] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N21
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( PC[29] ) + ( GND ) + ( \Add0~110  ))
// \Add0~58  = CARRY(( PC[29] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N24
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( PC[30] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N27
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add0~62  ))

	.dataa(!PC[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N29
dffeas \pcplus_D[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[31] .is_wysiwyg = "true";
defparam \pcplus_D[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N31
dffeas \pcplus_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[31] .is_wysiwyg = "true";
defparam \pcplus_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N6
cyclonev_lcell_comb \result_A[31]~7 (
// Equation(s):
// \result_A[31]~7_combout  = ( !\selaluout_A~q  & ( pcplus_A[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\selaluout_A~q ),
	.dataf(!pcplus_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[31]~7 .extended_lut = "off";
defparam \result_A[31]~7 .lut_mask = 64'h00000000FFFF0000;
defparam \result_A[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[31]~30_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A052410919322410853480000000000000000";
// synopsys translate_on

// Location: FF_X31_Y6_N29
dffeas \dmem~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[31]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[31]~30_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N27
cyclonev_lcell_comb \dmem~44 (
// Equation(s):
// \dmem~44_combout  = ( \dmem~32_q  & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~32_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~32_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) ) # ( !\dmem~32_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datae(!\dmem~32_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~44 .extended_lut = "off";
defparam \dmem~44 .lut_mask = 64'h000AF0FA050FF5FF;
defparam \dmem~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N40
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[31]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N11
dffeas \wmemval_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[31]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[31] .is_wysiwyg = "true";
defparam \wmemval_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \dbus[31]~29 (
// Equation(s):
// \dbus[31]~29_combout  = ( \wrmem_M~DUPLICATE_q  & ( wmemval_M[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[31]),
	.datae(gnd),
	.dataf(!\wrmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[31]~29 .extended_lut = "off";
defparam \dbus[31]~29 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[31]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \dbus[31]~30 (
// Equation(s):
// \dbus[31]~30_combout  = ( dmem_rtl_0_bypass[91] & ( \dbus[31]~29_combout  ) ) # ( !dmem_rtl_0_bypass[91] & ( \dbus[31]~29_combout  ) ) # ( dmem_rtl_0_bypass[91] & ( !\dbus[31]~29_combout  & ( (\dbus[10]~3_combout  & (((!dmem_rtl_0_bypass[92]) # 
// (\dmem~41_combout )) # (\dmem~44_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( !\dbus[31]~29_combout  & ( (\dmem~44_combout  & (\dbus[10]~3_combout  & (!\dmem~41_combout  & dmem_rtl_0_bypass[92]))) ) ) )

	.dataa(!\dmem~44_combout ),
	.datab(!\dbus[10]~3_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!dmem_rtl_0_bypass[92]),
	.datae(!dmem_rtl_0_bypass[91]),
	.dataf(!\dbus[31]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[31]~30 .extended_lut = "off";
defparam \dbus[31]~30 .lut_mask = 64'h00103313FFFFFFFF;
defparam \dbus[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N51
cyclonev_lcell_comb \memout_M[31]~24 (
// Equation(s):
// \memout_M[31]~24_combout  = ( \dbus[31]~30_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[31]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[31]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[31]~24 .extended_lut = "off";
defparam \memout_M[31]~24 .lut_mask = 64'h0000000055555555;
defparam \memout_M[31]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N48
cyclonev_lcell_comb \result_M[31]~34 (
// Equation(s):
// \result_M[31]~34_combout  = ( \memout_M[31]~24_combout  & ( (restmp_M[31]) # (\selmemout_M~DUPLICATE_q ) ) ) # ( !\memout_M[31]~24_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[31]) ) )

	.dataa(gnd),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memout_M[31]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[31]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[31]~34 .extended_lut = "off";
defparam \result_M[31]~34 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \result_M[31]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N50
dffeas \result_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[31]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[31] .is_wysiwyg = "true";
defparam \result_W[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N40
dffeas \aluout_M[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector0~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[31]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N58
dffeas \aluout_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[31]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[31] .is_wysiwyg = "true";
defparam \aluout_W[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N29
dffeas \pcplus_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[31] .is_wysiwyg = "true";
defparam \pcplus_W[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N53
dffeas \memout_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[31]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[31] .is_wysiwyg = "true";
defparam \memout_W[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N0
cyclonev_lcell_comb \wregval_W[31]~7 (
// Equation(s):
// \wregval_W[31]~7_combout  = ( \selpcplus_W~DUPLICATE_q  & ( memout_W[31] & ( (!\selaluout_W~q  & (((pcplus_W[31])) # (\selmemout_W~q ))) # (\selaluout_W~q  & (((aluout_W[31])))) ) ) ) # ( !\selpcplus_W~DUPLICATE_q  & ( memout_W[31] & ( (!\selaluout_W~q  & 
// (\selmemout_W~q )) # (\selaluout_W~q  & ((aluout_W[31]))) ) ) ) # ( \selpcplus_W~DUPLICATE_q  & ( !memout_W[31] & ( (!\selaluout_W~q  & (!\selmemout_W~q  & ((pcplus_W[31])))) # (\selaluout_W~q  & (((aluout_W[31])))) ) ) ) # ( !\selpcplus_W~DUPLICATE_q  & 
// ( !memout_W[31] & ( (\selaluout_W~q  & aluout_W[31]) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!aluout_W[31]),
	.datad(!pcplus_W[31]),
	.datae(!\selpcplus_W~DUPLICATE_q ),
	.dataf(!memout_W[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[31]~7 .extended_lut = "off";
defparam \wregval_W[31]~7 .lut_mask = 64'h0505058D272727AF;
defparam \wregval_W[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N44
dffeas \regs_rtl_1_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[31]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[6]~53_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y11_N32
dffeas \dmem~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[6]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[6]~53_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048014124A0A5D48C120000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N30
cyclonev_lcell_comb \dbus[6]~51 (
// Equation(s):
// \dbus[6]~51_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem~0_q  & (((\dmem~7_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem~0_q  & (((\dmem~7_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(!\dmem~7_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~51 .extended_lut = "off";
defparam \dbus[6]~51 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dbus[6]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N35
dffeas \wmemval_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[6] .is_wysiwyg = "true";
defparam \wmemval_M[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N27
cyclonev_lcell_comb \switches|sdata[6]~feeder (
// Equation(s):
// \switches|sdata[6]~feeder_combout  = ( \SW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[6]~feeder .extended_lut = "off";
defparam \switches|sdata[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \switches|sdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N29
dffeas \switches|sdata[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|sdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[6] .is_wysiwyg = "true";
defparam \switches|sdata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \dbus[6]~52 (
// Equation(s):
// \dbus[6]~52_combout  = ( wmemval_M[6] & ( \switches|sdata [6] & ( ((\dbus[2]~10_combout  & (\Equal8~3_combout  & \Equal8~6_combout ))) # (\wrmem_M~q ) ) ) ) # ( !wmemval_M[6] & ( \switches|sdata [6] & ( (\dbus[2]~10_combout  & (\Equal8~3_combout  & 
// \Equal8~6_combout )) ) ) ) # ( wmemval_M[6] & ( !\switches|sdata [6] & ( \wrmem_M~q  ) ) )

	.dataa(!\dbus[2]~10_combout ),
	.datab(!\Equal8~3_combout ),
	.datac(!\Equal8~6_combout ),
	.datad(!\wrmem_M~q ),
	.datae(!wmemval_M[6]),
	.dataf(!\switches|sdata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~52 .extended_lut = "off";
defparam \dbus[6]~52 .lut_mask = 64'h000000FF010101FF;
defparam \dbus[6]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N44
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[6]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N37
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N42
cyclonev_lcell_comb \dbus[6]~53 (
// Equation(s):
// \dbus[6]~53_combout  = ( dmem_rtl_0_bypass[41] & ( dmem_rtl_0_bypass[42] & ( ((\dbus[10]~3_combout  & ((\dmem~41_combout ) # (\dbus[6]~51_combout )))) # (\dbus[6]~52_combout ) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( dmem_rtl_0_bypass[42] & ( 
// ((\dbus[10]~3_combout  & (\dbus[6]~51_combout  & !\dmem~41_combout ))) # (\dbus[6]~52_combout ) ) ) ) # ( dmem_rtl_0_bypass[41] & ( !dmem_rtl_0_bypass[42] & ( (\dbus[6]~52_combout ) # (\dbus[10]~3_combout ) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( 
// !dmem_rtl_0_bypass[42] & ( \dbus[6]~52_combout  ) ) )

	.dataa(!\dbus[10]~3_combout ),
	.datab(!\dbus[6]~51_combout ),
	.datac(!\dbus[6]~52_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!dmem_rtl_0_bypass[41]),
	.dataf(!dmem_rtl_0_bypass[42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~53 .extended_lut = "off";
defparam \dbus[6]~53 .lut_mask = 64'h0F0F5F5F1F0F1F5F;
defparam \dbus[6]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \HexOut[6]~3 (
// Equation(s):
// \HexOut[6]~3_combout  = ( !wmemval_M[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[6]~3 .extended_lut = "off";
defparam \HexOut[6]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N9
cyclonev_lcell_comb \HexOut[6]~feeder (
// Equation(s):
// \HexOut[6]~feeder_combout  = ( \HexOut[6]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[6]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[6]~feeder .extended_lut = "off";
defparam \HexOut[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HexOut[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N10
dffeas \HexOut[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[6] .is_wysiwyg = "true";
defparam \HexOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N44
dffeas \led[6]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \memout_M[6]~12 (
// Equation(s):
// \memout_M[6]~12_combout  = ( aluout_M[5] & ( (\dmem~40_combout  & \led[6]~_Duplicate_1_q ) ) ) # ( !aluout_M[5] & ( (\dmem~40_combout  & !HexOut[6]) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!HexOut[6]),
	.datac(gnd),
	.datad(!\led[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[6]~12 .extended_lut = "off";
defparam \memout_M[6]~12 .lut_mask = 64'h4444444400550055;
defparam \memout_M[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N21
cyclonev_lcell_comb \memout_M[6]~13 (
// Equation(s):
// \memout_M[6]~13_combout  = ( \WideNor0~combout  & ( \memout_M[6]~12_combout  & ( (\Equal8~4_combout  & ((!\keys|Equal0~1_combout ) # (aluout_M[2]))) ) ) )

	.dataa(!\Equal8~4_combout ),
	.datab(!\keys|Equal0~1_combout ),
	.datac(!aluout_M[2]),
	.datad(gnd),
	.datae(!\WideNor0~combout ),
	.dataf(!\memout_M[6]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[6]~13 .extended_lut = "off";
defparam \memout_M[6]~13 .lut_mask = 64'h0000000000004545;
defparam \memout_M[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N39
cyclonev_lcell_comb \memout_M[6]~45 (
// Equation(s):
// \memout_M[6]~45_combout  = ( \memout_M[6]~13_combout  ) # ( !\memout_M[6]~13_combout  & ( (\memout_M[2]~0_combout  & \dbus[6]~53_combout ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(!\dbus[6]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memout_M[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[6]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[6]~45 .extended_lut = "off";
defparam \memout_M[6]~45 .lut_mask = 64'h05050505FFFFFFFF;
defparam \memout_M[6]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N40
dffeas \memout_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[6]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[6] .is_wysiwyg = "true";
defparam \memout_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N56
dffeas \pcplus_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[6] .is_wysiwyg = "true";
defparam \pcplus_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N58
dffeas \pcplus_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[6] .is_wysiwyg = "true";
defparam \pcplus_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N31
dffeas \aluout_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[6] .is_wysiwyg = "true";
defparam \aluout_W[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N54
cyclonev_lcell_comb \wregval_W[6]~18 (
// Equation(s):
// \wregval_W[6]~18_combout  = ( aluout_W[6] & ( \selmemout_W~q  & ( (\selaluout_W~q ) # (memout_W[6]) ) ) ) # ( !aluout_W[6] & ( \selmemout_W~q  & ( (memout_W[6] & !\selaluout_W~q ) ) ) ) # ( aluout_W[6] & ( !\selmemout_W~q  & ( ((\selpcplus_W~DUPLICATE_q  
// & pcplus_W[6])) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[6] & ( !\selmemout_W~q  & ( (\selpcplus_W~DUPLICATE_q  & (!\selaluout_W~q  & pcplus_W[6])) ) ) )

	.dataa(!memout_W[6]),
	.datab(!\selpcplus_W~DUPLICATE_q ),
	.datac(!\selaluout_W~q ),
	.datad(!pcplus_W[6]),
	.datae(!aluout_W[6]),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[6]~18 .extended_lut = "off";
defparam \wregval_W[6]~18 .lut_mask = 64'h00300F3F50505F5F;
defparam \wregval_W[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[8]~56_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010421052104200000000000000000";
// synopsys translate_on

// Location: FF_X31_Y7_N8
dffeas \dmem~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[8]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[8]~56_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \dbus[8]~54 (
// Equation(s):
// \dbus[8]~54_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(!\dmem~9_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~54 .extended_lut = "off";
defparam \dbus[8]~54 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dbus[8]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N34
dffeas \switches|sdata[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[8] .is_wysiwyg = "true";
defparam \switches|sdata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \dbus[8]~55 (
// Equation(s):
// \dbus[8]~55_combout  = ( wmemval_M[8] & ( \switches|sdata [8] & ( ((\dbus[2]~10_combout  & (\Equal8~3_combout  & \Equal8~6_combout ))) # (\wrmem_M~q ) ) ) ) # ( !wmemval_M[8] & ( \switches|sdata [8] & ( (\dbus[2]~10_combout  & (\Equal8~3_combout  & 
// \Equal8~6_combout )) ) ) ) # ( wmemval_M[8] & ( !\switches|sdata [8] & ( \wrmem_M~q  ) ) )

	.dataa(!\dbus[2]~10_combout ),
	.datab(!\Equal8~3_combout ),
	.datac(!\wrmem_M~q ),
	.datad(!\Equal8~6_combout ),
	.datae(!wmemval_M[8]),
	.dataf(!\switches|sdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~55 .extended_lut = "off";
defparam \dbus[8]~55 .lut_mask = 64'h00000F0F00110F1F;
defparam \dbus[8]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N26
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[8]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N49
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \dbus[8]~56 (
// Equation(s):
// \dbus[8]~56_combout  = ( dmem_rtl_0_bypass[45] & ( dmem_rtl_0_bypass[46] & ( ((\dbus[10]~3_combout  & ((\dmem~41_combout ) # (\dbus[8]~54_combout )))) # (\dbus[8]~55_combout ) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( dmem_rtl_0_bypass[46] & ( 
// ((\dbus[10]~3_combout  & (\dbus[8]~54_combout  & !\dmem~41_combout ))) # (\dbus[8]~55_combout ) ) ) ) # ( dmem_rtl_0_bypass[45] & ( !dmem_rtl_0_bypass[46] & ( (\dbus[8]~55_combout ) # (\dbus[10]~3_combout ) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( 
// !dmem_rtl_0_bypass[46] & ( \dbus[8]~55_combout  ) ) )

	.dataa(!\dbus[10]~3_combout ),
	.datab(!\dbus[8]~54_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!\dbus[8]~55_combout ),
	.datae(!dmem_rtl_0_bypass[45]),
	.dataf(!dmem_rtl_0_bypass[46]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~56 .extended_lut = "off";
defparam \dbus[8]~56 .lut_mask = 64'h00FF55FF10FF15FF;
defparam \dbus[8]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \memout_M[8]~46 (
// Equation(s):
// \memout_M[8]~46_combout  = ( \memout_M[2]~0_combout  & ( \dbus[8]~56_combout  ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[8]~56_combout  & ( \memout_M[8]~15_combout  ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[8]~56_combout  & ( \memout_M[8]~15_combout  ) 
// ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[8]~56_combout  & ( \memout_M[8]~15_combout  ) ) )

	.dataa(!\memout_M[8]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[8]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[8]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[8]~46 .extended_lut = "off";
defparam \memout_M[8]~46 .lut_mask = 64'h555555555555FFFF;
defparam \memout_M[8]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N5
dffeas \memout_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[8]~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[8] .is_wysiwyg = "true";
defparam \memout_W[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \aluout_W[8]~feeder (
// Equation(s):
// \aluout_W[8]~feeder_combout  = ( \aluout_M[8]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[8]~feeder .extended_lut = "off";
defparam \aluout_W[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N7
dffeas \aluout_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[8] .is_wysiwyg = "true";
defparam \aluout_W[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N42
cyclonev_lcell_comb \pcplus_M[8]~feeder (
// Equation(s):
// \pcplus_M[8]~feeder_combout  = ( pcplus_A[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[8]~feeder .extended_lut = "off";
defparam \pcplus_M[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N43
dffeas \pcplus_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[8] .is_wysiwyg = "true";
defparam \pcplus_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N22
dffeas \pcplus_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[8] .is_wysiwyg = "true";
defparam \pcplus_W[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \wregval_W[8]~19 (
// Equation(s):
// \wregval_W[8]~19_combout  = ( pcplus_W[8] & ( \selmemout_W~q  & ( (!\selaluout_W~q  & (memout_W[8])) # (\selaluout_W~q  & ((aluout_W[8]))) ) ) ) # ( !pcplus_W[8] & ( \selmemout_W~q  & ( (!\selaluout_W~q  & (memout_W[8])) # (\selaluout_W~q  & 
// ((aluout_W[8]))) ) ) ) # ( pcplus_W[8] & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & ((\selpcplus_W~q ))) # (\selaluout_W~q  & (aluout_W[8])) ) ) ) # ( !pcplus_W[8] & ( !\selmemout_W~q  & ( (\selaluout_W~q  & aluout_W[8]) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!memout_W[8]),
	.datac(!aluout_W[8]),
	.datad(!\selpcplus_W~q ),
	.datae(!pcplus_W[8]),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[8]~19 .extended_lut = "off";
defparam \wregval_W[8]~19 .lut_mask = 64'h050505AF27272727;
defparam \wregval_W[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N41
dffeas \wmemval_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[9] .is_wysiwyg = "true";
defparam \wmemval_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N47
dffeas \led[9]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N11
dffeas \HexOut[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[9]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N15
cyclonev_lcell_comb \memout_M[9]~16 (
// Equation(s):
// \memout_M[9]~16_combout  = ( \HexOut[9]~DUPLICATE_q  & ( (\dmem~40_combout  & ((!aluout_M[5]) # (\led[9]~_Duplicate_1_q ))) ) ) # ( !\HexOut[9]~DUPLICATE_q  & ( (aluout_M[5] & (\dmem~40_combout  & \led[9]~_Duplicate_1_q )) ) )

	.dataa(!aluout_M[5]),
	.datab(!\dmem~40_combout ),
	.datac(!\led[9]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[9]~16 .extended_lut = "off";
defparam \memout_M[9]~16 .lut_mask = 64'h0101010123232323;
defparam \memout_M[9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb \memout_M[9]~17 (
// Equation(s):
// \memout_M[9]~17_combout  = ( \Equal8~4_combout  & ( (\memout_M[9]~16_combout  & (\WideNor0~combout  & ((!\keys|Equal0~1_combout ) # (aluout_M[2])))) ) )

	.dataa(!\keys|Equal0~1_combout ),
	.datab(!aluout_M[2]),
	.datac(!\memout_M[9]~16_combout ),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\Equal8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[9]~17 .extended_lut = "off";
defparam \memout_M[9]~17 .lut_mask = 64'h00000000000B000B;
defparam \memout_M[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~7_combout  = ( !\dbus[9]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[9]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[47]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N2
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N22
dffeas \switches|sdata[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[9] .is_wysiwyg = "true";
defparam \switches|sdata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N27
cyclonev_lcell_comb \dbus[9]~58 (
// Equation(s):
// \dbus[9]~58_combout  = ( \switches|sdata [9] & ( wmemval_M[9] & ( ((\dbus[2]~10_combout  & (\Equal8~3_combout  & \Equal8~6_combout ))) # (\wrmem_M~DUPLICATE_q ) ) ) ) # ( !\switches|sdata [9] & ( wmemval_M[9] & ( \wrmem_M~DUPLICATE_q  ) ) ) # ( 
// \switches|sdata [9] & ( !wmemval_M[9] & ( (\dbus[2]~10_combout  & (\Equal8~3_combout  & \Equal8~6_combout )) ) ) )

	.dataa(!\dbus[2]~10_combout ),
	.datab(!\Equal8~3_combout ),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!\Equal8~6_combout ),
	.datae(!\switches|sdata [9]),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~58 .extended_lut = "off";
defparam \dbus[9]~58 .lut_mask = 64'h000000110F0F0F1F;
defparam \dbus[9]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N5
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N6
cyclonev_lcell_comb \dmem~74 (
// Equation(s):
// \dmem~74_combout  = ( !\dbus[9]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[9]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~74 .extended_lut = "off";
defparam \dmem~74 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N8
dffeas \dmem~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[9]~59_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[9]~59_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101242085108412FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N51
cyclonev_lcell_comb \dbus[9]~57 (
// Equation(s):
// \dbus[9]~57_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem~0_q  & (!\dmem~10_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout )))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem~0_q  & (!\dmem~10_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout )))) ) )

	.dataa(!\dmem~10_q ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~57 .extended_lut = "off";
defparam \dbus[9]~57 .lut_mask = 64'h888B888BB8BBB8BB;
defparam \dbus[9]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N6
cyclonev_lcell_comb \dbus[9]~59 (
// Equation(s):
// \dbus[9]~59_combout  = ( dmem_rtl_0_bypass[48] & ( \dbus[9]~57_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[47]) # (!\dmem~41_combout )))) # (\dbus[9]~58_combout ) ) ) ) # ( !dmem_rtl_0_bypass[48] & ( \dbus[9]~57_combout  & ( 
// ((!dmem_rtl_0_bypass[47] & \dbus[10]~3_combout )) # (\dbus[9]~58_combout ) ) ) ) # ( dmem_rtl_0_bypass[48] & ( !\dbus[9]~57_combout  & ( ((!dmem_rtl_0_bypass[47] & (\dmem~41_combout  & \dbus[10]~3_combout ))) # (\dbus[9]~58_combout ) ) ) ) # ( 
// !dmem_rtl_0_bypass[48] & ( !\dbus[9]~57_combout  & ( ((!dmem_rtl_0_bypass[47] & \dbus[10]~3_combout )) # (\dbus[9]~58_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[47]),
	.datab(!\dmem~41_combout ),
	.datac(!\dbus[10]~3_combout ),
	.datad(!\dbus[9]~58_combout ),
	.datae(!dmem_rtl_0_bypass[48]),
	.dataf(!\dbus[9]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~59 .extended_lut = "off";
defparam \dbus[9]~59 .lut_mask = 64'h0AFF02FF0AFF0EFF;
defparam \dbus[9]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N3
cyclonev_lcell_comb \memout_M[9]~47 (
// Equation(s):
// \memout_M[9]~47_combout  = ( \dbus[9]~59_combout  & ( (\memout_M[9]~17_combout ) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[9]~59_combout  & ( \memout_M[9]~17_combout  ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\memout_M[9]~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[9]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[9]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[9]~47 .extended_lut = "off";
defparam \memout_M[9]~47 .lut_mask = 64'h3333333377777777;
defparam \memout_M[9]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N4
dffeas \memout_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[9]~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[9] .is_wysiwyg = "true";
defparam \memout_W[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N29
dffeas \pcplus_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[9] .is_wysiwyg = "true";
defparam \pcplus_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N52
dffeas \pcplus_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[9] .is_wysiwyg = "true";
defparam \pcplus_W[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y7_N17
dffeas \aluout_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[9] .is_wysiwyg = "true";
defparam \aluout_W[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N45
cyclonev_lcell_comb \wregval_W[9]~20 (
// Equation(s):
// \wregval_W[9]~20_combout  = ( aluout_W[9] & ( \selmemout_W~q  & ( (\selaluout_W~q ) # (memout_W[9]) ) ) ) # ( !aluout_W[9] & ( \selmemout_W~q  & ( (memout_W[9] & !\selaluout_W~q ) ) ) ) # ( aluout_W[9] & ( !\selmemout_W~q  & ( ((\selpcplus_W~q  & 
// pcplus_W[9])) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[9] & ( !\selmemout_W~q  & ( (\selpcplus_W~q  & (!\selaluout_W~q  & pcplus_W[9])) ) ) )

	.dataa(!\selpcplus_W~q ),
	.datab(!memout_W[9]),
	.datac(!\selaluout_W~q ),
	.datad(!pcplus_W[9]),
	.datae(!aluout_W[9]),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[9]~20 .extended_lut = "off";
defparam \wregval_W[9]~20 .lut_mask = 64'h00500F5F30303F3F;
defparam \wregval_W[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N45
cyclonev_lcell_comb \aluout_W[10]~feeder (
// Equation(s):
// \aluout_W[10]~feeder_combout  = ( \aluout_M[10]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[10]~feeder .extended_lut = "off";
defparam \aluout_W[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N46
dffeas \aluout_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[10] .is_wysiwyg = "true";
defparam \aluout_W[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N2
dffeas \pcplus_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[10] .is_wysiwyg = "true";
defparam \pcplus_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N52
dffeas \pcplus_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[10] .is_wysiwyg = "true";
defparam \pcplus_W[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N9
cyclonev_lcell_comb \memout_M[10]~48 (
// Equation(s):
// \memout_M[10]~48_combout  = ( \memout_M[2]~0_combout  & ( \dbus[10]~61_combout  ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[10]~61_combout  & ( (\memout_M[10]~11_combout  & !HexOut[10]) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[10]~61_combout  & ( 
// (\memout_M[10]~11_combout  & !HexOut[10]) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[10]~61_combout  & ( (\memout_M[10]~11_combout  & !HexOut[10]) ) ) )

	.dataa(!\memout_M[10]~11_combout ),
	.datab(gnd),
	.datac(!HexOut[10]),
	.datad(gnd),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[10]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[10]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[10]~48 .extended_lut = "off";
defparam \memout_M[10]~48 .lut_mask = 64'h505050505050FFFF;
defparam \memout_M[10]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N10
dffeas \memout_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[10]~48_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[10] .is_wysiwyg = "true";
defparam \memout_W[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N48
cyclonev_lcell_comb \wregval_W[10]~21 (
// Equation(s):
// \wregval_W[10]~21_combout  = ( \selaluout_W~q  & ( memout_W[10] & ( aluout_W[10] ) ) ) # ( !\selaluout_W~q  & ( memout_W[10] & ( ((\selpcplus_W~DUPLICATE_q  & pcplus_W[10])) # (\selmemout_W~q ) ) ) ) # ( \selaluout_W~q  & ( !memout_W[10] & ( aluout_W[10] 
// ) ) ) # ( !\selaluout_W~q  & ( !memout_W[10] & ( (!\selmemout_W~q  & (\selpcplus_W~DUPLICATE_q  & pcplus_W[10])) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!\selpcplus_W~DUPLICATE_q ),
	.datac(!aluout_W[10]),
	.datad(!pcplus_W[10]),
	.datae(!\selaluout_W~q ),
	.dataf(!memout_W[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[10]~21 .extended_lut = "off";
defparam \wregval_W[10]~21 .lut_mask = 64'h00220F0F55770F0F;
defparam \wregval_W[10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N46
dffeas \pcplus_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[11] .is_wysiwyg = "true";
defparam \pcplus_W[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N56
dffeas \aluout_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[11] .is_wysiwyg = "true";
defparam \aluout_W[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N12
cyclonev_lcell_comb \memout_M[11]~49 (
// Equation(s):
// \memout_M[11]~49_combout  = ( \memout_M[2]~0_combout  & ( \dbus[11]~63_combout  ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[11]~63_combout  & ( (HexOut[11] & \memout_M[10]~11_combout ) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[11]~63_combout  & ( 
// (HexOut[11] & \memout_M[10]~11_combout ) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[11]~63_combout  & ( (HexOut[11] & \memout_M[10]~11_combout ) ) ) )

	.dataa(gnd),
	.datab(!HexOut[11]),
	.datac(!\memout_M[10]~11_combout ),
	.datad(gnd),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[11]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[11]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[11]~49 .extended_lut = "off";
defparam \memout_M[11]~49 .lut_mask = 64'h030303030303FFFF;
defparam \memout_M[11]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N13
dffeas \memout_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[11]~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[11] .is_wysiwyg = "true";
defparam \memout_W[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N54
cyclonev_lcell_comb \wregval_W[11]~22 (
// Equation(s):
// \wregval_W[11]~22_combout  = ( aluout_W[11] & ( memout_W[11] & ( (((pcplus_W[11] & \selpcplus_W~DUPLICATE_q )) # (\selmemout_W~q )) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[11] & ( memout_W[11] & ( (!\selaluout_W~q  & (((pcplus_W[11] & 
// \selpcplus_W~DUPLICATE_q )) # (\selmemout_W~q ))) ) ) ) # ( aluout_W[11] & ( !memout_W[11] & ( ((pcplus_W[11] & (!\selmemout_W~q  & \selpcplus_W~DUPLICATE_q ))) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[11] & ( !memout_W[11] & ( (pcplus_W[11] & 
// (!\selaluout_W~q  & (!\selmemout_W~q  & \selpcplus_W~DUPLICATE_q ))) ) ) )

	.dataa(!pcplus_W[11]),
	.datab(!\selaluout_W~q ),
	.datac(!\selmemout_W~q ),
	.datad(!\selpcplus_W~DUPLICATE_q ),
	.datae(!aluout_W[11]),
	.dataf(!memout_W[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[11]~22 .extended_lut = "off";
defparam \wregval_W[11]~22 .lut_mask = 64'h004033730C4C3F7F;
defparam \wregval_W[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N59
dffeas \pcplus_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[14] .is_wysiwyg = "true";
defparam \pcplus_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N49
dffeas \pcplus_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[14] .is_wysiwyg = "true";
defparam \pcplus_W[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N46
dffeas \aluout_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[14] .is_wysiwyg = "true";
defparam \aluout_W[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \memout_M[14]~43 (
// Equation(s):
// \memout_M[14]~43_combout  = ( \memout_M[10]~11_combout  & ( ((\memout_M[2]~0_combout  & \dbus[14]~48_combout )) # (HexOut[14]) ) ) # ( !\memout_M[10]~11_combout  & ( (\memout_M[2]~0_combout  & \dbus[14]~48_combout ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(!HexOut[14]),
	.datad(!\dbus[14]~48_combout ),
	.datae(gnd),
	.dataf(!\memout_M[10]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[14]~43 .extended_lut = "off";
defparam \memout_M[14]~43 .lut_mask = 64'h005500550F5F0F5F;
defparam \memout_M[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N52
dffeas \memout_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[14]~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[14] .is_wysiwyg = "true";
defparam \memout_W[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \wregval_W[14]~16 (
// Equation(s):
// \wregval_W[14]~16_combout  = ( memout_W[14] & ( \selaluout_W~q  & ( aluout_W[14] ) ) ) # ( !memout_W[14] & ( \selaluout_W~q  & ( aluout_W[14] ) ) ) # ( memout_W[14] & ( !\selaluout_W~q  & ( ((pcplus_W[14] & \selpcplus_W~DUPLICATE_q )) # (\selmemout_W~q ) 
// ) ) ) # ( !memout_W[14] & ( !\selaluout_W~q  & ( (pcplus_W[14] & (\selpcplus_W~DUPLICATE_q  & !\selmemout_W~q )) ) ) )

	.dataa(!pcplus_W[14]),
	.datab(!aluout_W[14]),
	.datac(!\selpcplus_W~DUPLICATE_q ),
	.datad(!\selmemout_W~q ),
	.datae(!memout_W[14]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[14]~16 .extended_lut = "off";
defparam \wregval_W[14]~16 .lut_mask = 64'h050005FF33333333;
defparam \wregval_W[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N24
cyclonev_lcell_comb \pcplus_M[15]~feeder (
// Equation(s):
// \pcplus_M[15]~feeder_combout  = ( pcplus_A[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[15]~feeder .extended_lut = "off";
defparam \pcplus_M[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N26
dffeas \pcplus_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[15] .is_wysiwyg = "true";
defparam \pcplus_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N33
cyclonev_lcell_comb \pcplus_W[15]~feeder (
// Equation(s):
// \pcplus_W[15]~feeder_combout  = ( pcplus_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[15]~feeder .extended_lut = "off";
defparam \pcplus_W[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N34
dffeas \pcplus_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[15] .is_wysiwyg = "true";
defparam \pcplus_W[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N53
dffeas \HexOut[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[15] .is_wysiwyg = "true";
defparam \HexOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N27
cyclonev_lcell_comb \memout_M[15]~44 (
// Equation(s):
// \memout_M[15]~44_combout  = ( \dbus[15]~50_combout  & ( ((\memout_M[10]~11_combout  & HexOut[15])) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[15]~50_combout  & ( (\memout_M[10]~11_combout  & HexOut[15]) ) )

	.dataa(!\memout_M[10]~11_combout ),
	.datab(gnd),
	.datac(!HexOut[15]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[15]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[15]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[15]~44 .extended_lut = "off";
defparam \memout_M[15]~44 .lut_mask = 64'h0505050505FF05FF;
defparam \memout_M[15]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N28
dffeas \memout_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[15]~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[15] .is_wysiwyg = "true";
defparam \memout_W[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N58
dffeas \aluout_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector16~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[15] .is_wysiwyg = "true";
defparam \aluout_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N58
dffeas \aluout_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[15] .is_wysiwyg = "true";
defparam \aluout_W[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \wregval_W[15]~17 (
// Equation(s):
// \wregval_W[15]~17_combout  = ( \selaluout_W~q  & ( aluout_W[15] ) ) # ( !\selaluout_W~q  & ( aluout_W[15] & ( (!\selmemout_W~q  & (pcplus_W[15] & (\selpcplus_W~q ))) # (\selmemout_W~q  & (((memout_W[15])))) ) ) ) # ( !\selaluout_W~q  & ( !aluout_W[15] & ( 
// (!\selmemout_W~q  & (pcplus_W[15] & (\selpcplus_W~q ))) # (\selmemout_W~q  & (((memout_W[15])))) ) ) )

	.dataa(!pcplus_W[15]),
	.datab(!\selpcplus_W~q ),
	.datac(!memout_W[15]),
	.datad(!\selmemout_W~q ),
	.datae(!\selaluout_W~q ),
	.dataf(!aluout_W[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[15]~17 .extended_lut = "off";
defparam \wregval_W[15]~17 .lut_mask = 64'h110F0000110FFFFF;
defparam \wregval_W[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N44
dffeas \pcplus_D[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[16] .is_wysiwyg = "true";
defparam \pcplus_D[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N58
dffeas \pcplus_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[16] .is_wysiwyg = "true";
defparam \pcplus_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N6
cyclonev_lcell_comb \pcplus_M[16]~feeder (
// Equation(s):
// \pcplus_M[16]~feeder_combout  = ( pcplus_A[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[16]~feeder .extended_lut = "off";
defparam \pcplus_M[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N8
dffeas \pcplus_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[16] .is_wysiwyg = "true";
defparam \pcplus_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y7_N19
dffeas \pcplus_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[16] .is_wysiwyg = "true";
defparam \pcplus_W[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N0
cyclonev_lcell_comb \result_A[16]~19 (
// Equation(s):
// \result_A[16]~19_combout  = ( pcplus_A[16] & ( !\selaluout_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[16]~19 .extended_lut = "off";
defparam \result_A[16]~19 .lut_mask = 64'h00000000F0F0F0F0;
defparam \result_A[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N11
dffeas \wmemval_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[16] .is_wysiwyg = "true";
defparam \wmemval_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N5
dffeas \HexOut[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[16] .is_wysiwyg = "true";
defparam \HexOut[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N19
dffeas \regs_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[16]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N47
dffeas \pcplus_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[17] .is_wysiwyg = "true";
defparam \pcplus_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N16
dffeas \pcplus_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[17] .is_wysiwyg = "true";
defparam \pcplus_W[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N7
dffeas \aluout_M[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[17]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N3
cyclonev_lcell_comb \aluout_W[17]~feeder (
// Equation(s):
// \aluout_W[17]~feeder_combout  = ( \aluout_M[17]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[17]~feeder .extended_lut = "off";
defparam \aluout_W[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N4
dffeas \aluout_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[17] .is_wysiwyg = "true";
defparam \aluout_W[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N26
dffeas \wmemval_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[17]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[17] .is_wysiwyg = "true";
defparam \wmemval_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N21
cyclonev_lcell_comb \HexOut[17]~7 (
// Equation(s):
// \HexOut[17]~7_combout  = !wmemval_M[17]

	.dataa(!wmemval_M[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[17]~7 .extended_lut = "off";
defparam \HexOut[17]~7 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \HexOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N38
dffeas \HexOut[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[17]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[17] .is_wysiwyg = "true";
defparam \HexOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N18
cyclonev_lcell_comb \memout_M[17]~42 (
// Equation(s):
// \memout_M[17]~42_combout  = ( HexOut[17] & ( (\memout_M[2]~0_combout  & \dbus[17]~46_combout ) ) ) # ( !HexOut[17] & ( ((\memout_M[2]~0_combout  & \dbus[17]~46_combout )) # (\memout_M[10]~11_combout ) ) )

	.dataa(gnd),
	.datab(!\memout_M[10]~11_combout ),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\dbus[17]~46_combout ),
	.datae(gnd),
	.dataf(!HexOut[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[17]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[17]~42 .extended_lut = "off";
defparam \memout_M[17]~42 .lut_mask = 64'h333F333F000F000F;
defparam \memout_M[17]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N19
dffeas \memout_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[17]~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[17] .is_wysiwyg = "true";
defparam \memout_W[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N54
cyclonev_lcell_comb \wregval_W[17]~15 (
// Equation(s):
// \wregval_W[17]~15_combout  = ( \selpcplus_W~q  & ( \selmemout_W~q  & ( (!\selaluout_W~q  & ((memout_W[17]))) # (\selaluout_W~q  & (aluout_W[17])) ) ) ) # ( !\selpcplus_W~q  & ( \selmemout_W~q  & ( (!\selaluout_W~q  & ((memout_W[17]))) # (\selaluout_W~q  & 
// (aluout_W[17])) ) ) ) # ( \selpcplus_W~q  & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & (pcplus_W[17])) # (\selaluout_W~q  & ((aluout_W[17]))) ) ) ) # ( !\selpcplus_W~q  & ( !\selmemout_W~q  & ( (\selaluout_W~q  & aluout_W[17]) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!pcplus_W[17]),
	.datac(!aluout_W[17]),
	.datad(!memout_W[17]),
	.datae(!\selpcplus_W~q ),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[17]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[17]~15 .extended_lut = "off";
defparam \wregval_W[17]~15 .lut_mask = 64'h0505272705AF05AF;
defparam \wregval_W[17]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N49
dffeas \pcplus_D[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[18] .is_wysiwyg = "true";
defparam \pcplus_D[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N50
dffeas \pcplus_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[18] .is_wysiwyg = "true";
defparam \pcplus_A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N2
dffeas \pcplus_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[18] .is_wysiwyg = "true";
defparam \pcplus_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N58
dffeas \pcplus_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[18] .is_wysiwyg = "true";
defparam \pcplus_W[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N48
cyclonev_lcell_comb \result_A[18]~15 (
// Equation(s):
// \result_A[18]~15_combout  = (!\selaluout_A~q  & pcplus_A[18])

	.dataa(gnd),
	.datab(!\selaluout_A~q ),
	.datac(gnd),
	.datad(!pcplus_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[18]~15 .extended_lut = "off";
defparam \result_A[18]~15 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \result_A[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N51
cyclonev_lcell_comb \result_A[18]~43 (
// Equation(s):
// \result_A[18]~43_combout  = ( \result_A[18]~14_combout  ) # ( !\result_A[18]~14_combout  & ( \result_A[18]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_A[18]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[18]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[18]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[18]~43 .extended_lut = "off";
defparam \result_A[18]~43 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_A[18]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N52
dffeas \restmp_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[18]~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[18] .is_wysiwyg = "true";
defparam \restmp_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N59
dffeas \wmemval_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[18] .is_wysiwyg = "true";
defparam \wmemval_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N44
dffeas \HexOut[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[18] .is_wysiwyg = "true";
defparam \HexOut[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N23
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N57
cyclonev_lcell_comb \dbus[18]~39 (
// Equation(s):
// \dbus[18]~39_combout  = (\wrmem_M~DUPLICATE_q  & wmemval_M[18])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!wmemval_M[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[18]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[18]~39 .extended_lut = "off";
defparam \dbus[18]~39 .lut_mask = 64'h000F000F000F000F;
defparam \dbus[18]~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[18]~40_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X36_Y3_N44
dffeas \dmem~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[18]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[18]~40_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FA263581F70BC339F1C00000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \dmem~49 (
// Equation(s):
// \dmem~49_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\dmem~0_q  & (((\dmem~19_q )))) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\dmem~0_q  & (((\dmem~19_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~19_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~49 .extended_lut = "off";
defparam \dmem~49 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \dmem~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N50
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[18]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \dbus[18]~40 (
// Equation(s):
// \dbus[18]~40_combout  = ( dmem_rtl_0_bypass[65] & ( \dbus[10]~3_combout  & ( (!dmem_rtl_0_bypass[66]) # (((\dmem~49_combout ) # (\dbus[18]~39_combout )) # (\dmem~41_combout )) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( \dbus[10]~3_combout  & ( 
// ((dmem_rtl_0_bypass[66] & (!\dmem~41_combout  & \dmem~49_combout ))) # (\dbus[18]~39_combout ) ) ) ) # ( dmem_rtl_0_bypass[65] & ( !\dbus[10]~3_combout  & ( \dbus[18]~39_combout  ) ) ) # ( !dmem_rtl_0_bypass[65] & ( !\dbus[10]~3_combout  & ( 
// \dbus[18]~39_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[66]),
	.datab(!\dmem~41_combout ),
	.datac(!\dbus[18]~39_combout ),
	.datad(!\dmem~49_combout ),
	.datae(!dmem_rtl_0_bypass[65]),
	.dataf(!\dbus[10]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[18]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[18]~40 .extended_lut = "off";
defparam \dbus[18]~40 .lut_mask = 64'h0F0F0F0F0F4FBFFF;
defparam \dbus[18]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N24
cyclonev_lcell_comb \result_M[18]~10 (
// Equation(s):
// \result_M[18]~10_combout  = ( \dbus[18]~40_combout  & ( \memout_M[2]~0_combout  & ( (restmp_M[18]) # (\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\dbus[18]~40_combout  & ( \memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[18])) # 
// (\selmemout_M~DUPLICATE_q  & (((\memout_M[10]~11_combout  & HexOut[18])))) ) ) ) # ( \dbus[18]~40_combout  & ( !\memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[18])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[10]~11_combout  & 
// HexOut[18])))) ) ) ) # ( !\dbus[18]~40_combout  & ( !\memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[18])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[10]~11_combout  & HexOut[18])))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[18]),
	.datac(!\memout_M[10]~11_combout ),
	.datad(!HexOut[18]),
	.datae(!\dbus[18]~40_combout ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[18]~10 .extended_lut = "off";
defparam \result_M[18]~10 .lut_mask = 64'h2227222722277777;
defparam \result_M[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N31
dffeas \result_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_M[18]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[18] .is_wysiwyg = "true";
defparam \result_W[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N44
dffeas \regs_rtl_1_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[18]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N41
dffeas \pcplus_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[19] .is_wysiwyg = "true";
defparam \pcplus_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N37
dffeas \pcplus_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[19] .is_wysiwyg = "true";
defparam \pcplus_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N47
dffeas \HexOut[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[19] .is_wysiwyg = "true";
defparam \HexOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N12
cyclonev_lcell_comb \memout_M[19]~40 (
// Equation(s):
// \memout_M[19]~40_combout  = ( \dbus[19]~42_combout  & ( ((HexOut[19] & \memout_M[10]~11_combout )) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[19]~42_combout  & ( (HexOut[19] & \memout_M[10]~11_combout ) ) )

	.dataa(gnd),
	.datab(!HexOut[19]),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\memout_M[10]~11_combout ),
	.datae(gnd),
	.dataf(!\dbus[19]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[19]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[19]~40 .extended_lut = "off";
defparam \memout_M[19]~40 .lut_mask = 64'h003300330F3F0F3F;
defparam \memout_M[19]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N13
dffeas \memout_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[19]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[19] .is_wysiwyg = "true";
defparam \memout_W[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N33
cyclonev_lcell_comb \aluin2_A[19]~21 (
// Equation(s):
// \aluin2_A[19]~21_combout  = ( regval2_A[19] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[31]) ) ) # ( !regval2_A[19] & ( (off_A[31] & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[19]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[19]~21 .extended_lut = "off";
defparam \aluin2_A[19]~21 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[19]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \aluin2_A[19]~21_combout  & ( regval1_A[19] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1])) # (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[19]~21_combout 
//  & ( regval1_A[19] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( \aluin2_A[19]~21_combout  & ( !regval1_A[19] 
// & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[19]~21_combout  & ( !regval1_A[19] & ( 
// (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[2] & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[2]),
	.datae(!\aluin2_A[19]~21_combout ),
	.dataf(!regval1_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h0054006800680098;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N32
dffeas \regval1_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[12]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[12] .is_wysiwyg = "true";
defparam \regval1_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[11]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[11])) ) + ( \regval1_A[11]~DUPLICATE_q  ) + ( \Add2~94  ))
// \Add2~90  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[11]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[11])) ) + ( \regval1_A[11]~DUPLICATE_q  ) + ( \Add2~94  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!off_A[11]),
	.datac(gnd),
	.datad(!regval2_A[11]),
	.datae(gnd),
	.dataf(!\regval1_A[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FF000000EE44;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N57
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( regval1_A[12] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[12]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[12])) ) + ( \Add2~90  ))
// \Add2~122  = CARRY(( regval1_A[12] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[12]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[12])) ) + ( \Add2~90  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[12]),
	.datad(!regval1_A[12]),
	.datae(gnd),
	.dataf(!\regval2_A[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h000005AF000000FF;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[13]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[13] ) + ( \Add2~122  ))
// \Add2~118  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[13]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[13] ) + ( \Add2~122  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[13]),
	.datad(!regval2_A[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N3
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[14]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[14] ) + ( \Add2~118  ))
// \Add2~114  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[14]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[14] ) + ( \Add2~118  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[14]),
	.datad(!regval2_A[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( regval1_A[15] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[15]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~114  ))
// \Add2~86  = CARRY(( regval1_A[15] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[15]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~114  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[15]),
	.datad(!regval1_A[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[16]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \regval1_A[16]~DUPLICATE_q  ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[16]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \regval1_A[16]~DUPLICATE_q  ) + ( \Add2~86  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[16]),
	.datae(gnd),
	.dataf(!\regval1_A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FF000000FA0A;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[17]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[17] ) + ( \Add2~82  ))
// \Add2~78  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[17]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[17] ) + ( \Add2~82  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[17]),
	.datad(!\regval2_A[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N15
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[18]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[18] ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[18]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[18] ) + ( \Add2~78  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[18]),
	.datad(!regval2_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( regval1_A[19] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[19]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~74  ))
// \Add2~70  = CARRY(( regval1_A[19] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[19]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~74  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[19]),
	.datad(!regval1_A[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N9
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( \Add2~69_sumout  & ( (((\Selector0~2_combout  & \Add1~69_sumout )) # (\Selector12~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~69_sumout  & ( ((\Selector0~2_combout  & \Add1~69_sumout )) # (\Selector12~0_combout ) ) )

	.dataa(!\Selector0~2_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector12~0_combout ),
	.datad(!\Add1~69_sumout ),
	.datae(gnd),
	.dataf(!\Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N10
dffeas \aluout_M[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector12~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[19]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N28
dffeas \aluout_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[19] .is_wysiwyg = "true";
defparam \aluout_W[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \wregval_W[19]~13 (
// Equation(s):
// \wregval_W[19]~13_combout  = ( aluout_W[19] & ( \selpcplus_W~q  & ( ((!\selmemout_W~q  & (pcplus_W[19])) # (\selmemout_W~q  & ((memout_W[19])))) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[19] & ( \selpcplus_W~q  & ( (!\selaluout_W~q  & ((!\selmemout_W~q  & 
// (pcplus_W[19])) # (\selmemout_W~q  & ((memout_W[19]))))) ) ) ) # ( aluout_W[19] & ( !\selpcplus_W~q  & ( ((\selmemout_W~q  & memout_W[19])) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[19] & ( !\selpcplus_W~q  & ( (!\selaluout_W~q  & (\selmemout_W~q  & 
// memout_W[19])) ) ) )

	.dataa(!pcplus_W[19]),
	.datab(!\selaluout_W~q ),
	.datac(!\selmemout_W~q ),
	.datad(!memout_W[19]),
	.datae(!aluout_W[19]),
	.dataf(!\selpcplus_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[19]~13 .extended_lut = "off";
defparam \wregval_W[19]~13 .lut_mask = 64'h000C333F404C737F;
defparam \wregval_W[19]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N22
dffeas \aluout_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[20] .is_wysiwyg = "true";
defparam \aluout_W[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N7
dffeas \wmemval_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[20] .is_wysiwyg = "true";
defparam \wmemval_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \HexOut[20]~8 (
// Equation(s):
// \HexOut[20]~8_combout  = !wmemval_M[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[20]~8 .extended_lut = "off";
defparam \HexOut[20]~8 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N5
dffeas \HexOut[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[20]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[20] .is_wysiwyg = "true";
defparam \HexOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N6
cyclonev_lcell_comb \dbus[20]~35 (
// Equation(s):
// \dbus[20]~35_combout  = ( wmemval_M[20] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[20]),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[20]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[20]~35 .extended_lut = "off";
defparam \dbus[20]~35 .lut_mask = 64'h000000000000FFFF;
defparam \dbus[20]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N1
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N32
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[20]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[20]~36_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y7_N11
dffeas \dmem~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[20]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[20]~36_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E80201000001052101200000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N9
cyclonev_lcell_comb \dmem~47 (
// Equation(s):
// \dmem~47_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\dmem~0_q  & (((\dmem~21_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\dmem~0_q  & (((\dmem~21_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\dmem~21_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~47 .extended_lut = "off";
defparam \dmem~47 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \dbus[20]~36 (
// Equation(s):
// \dbus[20]~36_combout  = ( dmem_rtl_0_bypass[69] & ( \dmem~47_combout  & ( (\dbus[10]~3_combout ) # (\dbus[20]~35_combout ) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( \dmem~47_combout  & ( ((\dbus[10]~3_combout  & (dmem_rtl_0_bypass[70] & !\dmem~41_combout ))) # 
// (\dbus[20]~35_combout ) ) ) ) # ( dmem_rtl_0_bypass[69] & ( !\dmem~47_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[70]) # (\dmem~41_combout )))) # (\dbus[20]~35_combout ) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( !\dmem~47_combout  & ( 
// \dbus[20]~35_combout  ) ) )

	.dataa(!\dbus[20]~35_combout ),
	.datab(!\dbus[10]~3_combout ),
	.datac(!dmem_rtl_0_bypass[70]),
	.datad(!\dmem~41_combout ),
	.datae(!dmem_rtl_0_bypass[69]),
	.dataf(!\dmem~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[20]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[20]~36 .extended_lut = "off";
defparam \dbus[20]~36 .lut_mask = 64'h5555757757557777;
defparam \dbus[20]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N18
cyclonev_lcell_comb \memout_M[20]~37 (
// Equation(s):
// \memout_M[20]~37_combout  = ( \memout_M[2]~0_combout  & ( \dbus[20]~36_combout  ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[20]~36_combout  & ( (!HexOut[20] & \memout_M[10]~11_combout ) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[20]~36_combout  & ( 
// (!HexOut[20] & \memout_M[10]~11_combout ) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[20]~36_combout  & ( (!HexOut[20] & \memout_M[10]~11_combout ) ) ) )

	.dataa(gnd),
	.datab(!HexOut[20]),
	.datac(gnd),
	.datad(!\memout_M[10]~11_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[20]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[20]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[20]~37 .extended_lut = "off";
defparam \memout_M[20]~37 .lut_mask = 64'h00CC00CC00CCFFFF;
defparam \memout_M[20]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N20
dffeas \memout_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[20]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[20] .is_wysiwyg = "true";
defparam \memout_W[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N37
dffeas \pcplus_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[20] .is_wysiwyg = "true";
defparam \pcplus_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N23
dffeas \pcplus_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[20] .is_wysiwyg = "true";
defparam \pcplus_W[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N3
cyclonev_lcell_comb \wregval_W[20]~10 (
// Equation(s):
// \wregval_W[20]~10_combout  = ( pcplus_W[20] & ( \selmemout_W~q  & ( (!\selaluout_W~q  & ((memout_W[20]))) # (\selaluout_W~q  & (aluout_W[20])) ) ) ) # ( !pcplus_W[20] & ( \selmemout_W~q  & ( (!\selaluout_W~q  & ((memout_W[20]))) # (\selaluout_W~q  & 
// (aluout_W[20])) ) ) ) # ( pcplus_W[20] & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & ((\selpcplus_W~q ))) # (\selaluout_W~q  & (aluout_W[20])) ) ) ) # ( !pcplus_W[20] & ( !\selmemout_W~q  & ( (aluout_W[20] & \selaluout_W~q ) ) ) )

	.dataa(!aluout_W[20]),
	.datab(!\selpcplus_W~q ),
	.datac(!\selaluout_W~q ),
	.datad(!memout_W[20]),
	.datae(!pcplus_W[20]),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[20]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[20]~10 .extended_lut = "off";
defparam \wregval_W[20]~10 .lut_mask = 64'h0505353505F505F5;
defparam \wregval_W[20]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N52
dffeas \aluout_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[21] .is_wysiwyg = "true";
defparam \aluout_W[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N49
dffeas \regval2_A[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[21]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[21]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N34
dffeas \wmemval_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[21]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[21] .is_wysiwyg = "true";
defparam \wmemval_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N41
dffeas \HexOut[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[21] .is_wysiwyg = "true";
defparam \HexOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N19
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N33
cyclonev_lcell_comb \dbus[21]~37 (
// Equation(s):
// \dbus[21]~37_combout  = ( wmemval_M[21] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[21]),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[21]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[21]~37 .extended_lut = "off";
defparam \dbus[21]~37 .lut_mask = 64'h000000000000FFFF;
defparam \dbus[21]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N20
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[21]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[21]~38_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y7_N14
dffeas \dmem~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[21]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[21]~38_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020408562840900000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \dmem~48 (
// Equation(s):
// \dmem~48_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\dmem~0_q  & (((\dmem~22_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\dmem~0_q  & (((\dmem~22_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~22_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~48 .extended_lut = "off";
defparam \dmem~48 .lut_mask = 64'h01F101F10BFB0BFB;
defparam \dmem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \dbus[21]~38 (
// Equation(s):
// \dbus[21]~38_combout  = ( dmem_rtl_0_bypass[71] & ( \dmem~48_combout  & ( (\dbus[21]~37_combout ) # (\dbus[10]~3_combout ) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( \dmem~48_combout  & ( ((dmem_rtl_0_bypass[72] & (\dbus[10]~3_combout  & !\dmem~41_combout ))) # 
// (\dbus[21]~37_combout ) ) ) ) # ( dmem_rtl_0_bypass[71] & ( !\dmem~48_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[72]) # (\dmem~41_combout )))) # (\dbus[21]~37_combout ) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( !\dmem~48_combout  & ( 
// \dbus[21]~37_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[72]),
	.datab(!\dbus[10]~3_combout ),
	.datac(!\dbus[21]~37_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!dmem_rtl_0_bypass[71]),
	.dataf(!\dmem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[21]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[21]~38 .extended_lut = "off";
defparam \dbus[21]~38 .lut_mask = 64'h0F0F2F3F1F0F3F3F;
defparam \dbus[21]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \memout_M[21]~38 (
// Equation(s):
// \memout_M[21]~38_combout  = ( \dbus[21]~38_combout  & ( \memout_M[2]~0_combout  ) ) # ( !\dbus[21]~38_combout  & ( \memout_M[2]~0_combout  & ( (HexOut[21] & \memout_M[10]~11_combout ) ) ) ) # ( \dbus[21]~38_combout  & ( !\memout_M[2]~0_combout  & ( 
// (HexOut[21] & \memout_M[10]~11_combout ) ) ) ) # ( !\dbus[21]~38_combout  & ( !\memout_M[2]~0_combout  & ( (HexOut[21] & \memout_M[10]~11_combout ) ) ) )

	.dataa(gnd),
	.datab(!HexOut[21]),
	.datac(!\memout_M[10]~11_combout ),
	.datad(gnd),
	.datae(!\dbus[21]~38_combout ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[21]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[21]~38 .extended_lut = "off";
defparam \memout_M[21]~38 .lut_mask = 64'h030303030303FFFF;
defparam \memout_M[21]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N19
dffeas \memout_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[21]~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[21] .is_wysiwyg = "true";
defparam \memout_W[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N26
dffeas \pcplus_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[21] .is_wysiwyg = "true";
defparam \pcplus_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N44
dffeas \pcplus_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[21] .is_wysiwyg = "true";
defparam \pcplus_W[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N57
cyclonev_lcell_comb \wregval_W[21]~11 (
// Equation(s):
// \wregval_W[21]~11_combout  = ( \selaluout_W~q  & ( pcplus_W[21] & ( aluout_W[21] ) ) ) # ( !\selaluout_W~q  & ( pcplus_W[21] & ( (!\selmemout_W~q  & ((\selpcplus_W~q ))) # (\selmemout_W~q  & (memout_W[21])) ) ) ) # ( \selaluout_W~q  & ( !pcplus_W[21] & ( 
// aluout_W[21] ) ) ) # ( !\selaluout_W~q  & ( !pcplus_W[21] & ( (\selmemout_W~q  & memout_W[21]) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!aluout_W[21]),
	.datac(!memout_W[21]),
	.datad(!\selpcplus_W~q ),
	.datae(!\selaluout_W~q ),
	.dataf(!pcplus_W[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[21]~11 .extended_lut = "off";
defparam \wregval_W[21]~11 .lut_mask = 64'h0505333305AF3333;
defparam \wregval_W[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N27
cyclonev_lcell_comb \memout_M[22]~50 (
// Equation(s):
// \memout_M[22]~50_combout  = ( \memout_M[2]~0_combout  & ( \memout_M[10]~11_combout  & ( (\dbus[22]~65_combout ) # (HexOut[22]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \memout_M[10]~11_combout  & ( HexOut[22] ) ) ) # ( \memout_M[2]~0_combout  & ( 
// !\memout_M[10]~11_combout  & ( \dbus[22]~65_combout  ) ) )

	.dataa(!HexOut[22]),
	.datab(gnd),
	.datac(!\dbus[22]~65_combout ),
	.datad(gnd),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\memout_M[10]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[22]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[22]~50 .extended_lut = "off";
defparam \memout_M[22]~50 .lut_mask = 64'h00000F0F55555F5F;
defparam \memout_M[22]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N29
dffeas \memout_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[22]~50_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[22] .is_wysiwyg = "true";
defparam \memout_W[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N5
dffeas \pcplus_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcplus_A[22]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[22] .is_wysiwyg = "true";
defparam \pcplus_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N10
dffeas \pcplus_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[22] .is_wysiwyg = "true";
defparam \pcplus_W[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N49
dffeas \regval1_A[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[14]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N13
dffeas \regval2_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[12]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[12] .is_wysiwyg = "true";
defparam \regval2_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N14
dffeas \off_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[9] .is_wysiwyg = "true";
defparam \off_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N34
dffeas \regval2_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[8]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[8] .is_wysiwyg = "true";
defparam \regval2_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( regval1_A[8] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[8]))) # (\aluimm_A~DUPLICATE_q  & (off_A[8])) ) + ( \Add1~6  ))
// \Add1~102  = CARRY(( regval1_A[8] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[8]))) # (\aluimm_A~DUPLICATE_q  & (off_A[8])) ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[8]),
	.datad(!regval1_A[8]),
	.datae(gnd),
	.dataf(!regval2_A[8]),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N57
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[9]))) # (\aluimm_A~DUPLICATE_q  & (off_A[9])) ) + ( regval1_A[9] ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[9]))) # (\aluimm_A~DUPLICATE_q  & (off_A[9])) ) + ( regval1_A[9] ) + ( \Add1~102  ))

	.dataa(!regval1_A[9]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[9]),
	.datad(!regval2_A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000AAAA000003CF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[10]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( regval1_A[10] ) + ( \Add1~98  ))
// \Add1~94  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[10]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( regval1_A[10] ) + ( \Add1~98  ))

	.dataa(!off_A[11]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[10]),
	.datad(!regval2_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \regval1_A[11]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[11]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( \Add1~94  ))
// \Add1~90  = CARRY(( \regval1_A[11]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[11]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( \Add1~94  ))

	.dataa(!off_A[11]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[11]),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000EE2200000F0F;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( \regval1_A[12]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[12]))) # (\aluimm_A~DUPLICATE_q  & (off_A[12])) ) + ( \Add1~90  ))
// \Add1~122  = CARRY(( \regval1_A[12]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[12]))) # (\aluimm_A~DUPLICATE_q  & (off_A[12])) ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[12]),
	.datad(!\regval1_A[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[12]),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N39
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[13]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[13] ) + ( \Add1~122  ))
// \Add1~118  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[13]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[13] ) + ( \Add1~122  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[13]),
	.datad(!regval2_A[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[14]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add1~118  ))
// \Add1~114  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[14]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add1~118  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[14]~DUPLICATE_q ),
	.datad(!regval2_A[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N45
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[15]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[15] ) + ( \Add1~114  ))
// \Add1~86  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[15]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[15] ) + ( \Add1~114  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[15]),
	.datad(!regval2_A[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[16]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \regval1_A[16]~DUPLICATE_q  ) + ( \Add1~86  ))
// \Add1~82  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[16]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \regval1_A[16]~DUPLICATE_q  ) + ( \Add1~86  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[16]~DUPLICATE_q ),
	.datad(!regval2_A[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( regval1_A[17] ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[17]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~82  ))
// \Add1~78  = CARRY(( regval1_A[17] ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[17]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~82  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval2_A[17]~DUPLICATE_q ),
	.datad(!regval1_A[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[18]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[18] ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[18]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[18] ) + ( \Add1~78  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[18]),
	.datad(!regval2_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[19]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[19] ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[19]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[19] ) + ( \Add1~74  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[19]),
	.datad(!regval2_A[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[20]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[20] ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[20]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[20] ) + ( \Add1~70  ))

	.dataa(!off_A[31]),
	.datab(!regval1_A[20]),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000CCCC000005F5;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[21]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[21] ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[21]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[21] ) + ( \Add1~66  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[21]),
	.datae(gnd),
	.dataf(!regval1_A[21]),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FF00000005F5;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( regval1_A[22] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[22]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( regval1_A[22] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[22]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~62  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval1_A[22]),
	.datae(gnd),
	.dataf(!regval2_A[22]),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FA0A000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N21
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[20]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[20] ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[20]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[20] ) + ( \Add2~70  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[20]),
	.datad(!regval2_A[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( regval1_A[21] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[21]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( regval1_A[21] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[21]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~66  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_A[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h000011DD00000F0F;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N27
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[22]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[22] ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[22]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[22] ) + ( \Add2~62  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[22]),
	.datae(gnd),
	.dataf(!regval1_A[22]),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FF000000FA0A;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( \Selector0~2_combout  & ( \Add2~57_sumout  & ( ((\Add1~57_sumout ) # (\Selector0~1_combout )) # (\Selector9~0_combout ) ) ) ) # ( !\Selector0~2_combout  & ( \Add2~57_sumout  & ( (\Selector0~1_combout ) # (\Selector9~0_combout ) ) 
// ) ) # ( \Selector0~2_combout  & ( !\Add2~57_sumout  & ( (\Add1~57_sumout ) # (\Selector9~0_combout ) ) ) ) # ( !\Selector0~2_combout  & ( !\Add2~57_sumout  & ( \Selector9~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector9~0_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add1~57_sumout ),
	.datae(!\Selector0~2_combout ),
	.dataf(!\Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "off";
defparam \Selector9~1 .lut_mask = 64'h333333FF3F3F3FFF;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N2
dffeas \aluout_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[22] .is_wysiwyg = "true";
defparam \aluout_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N26
dffeas \aluout_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[22] .is_wysiwyg = "true";
defparam \aluout_W[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \wregval_W[22]~23 (
// Equation(s):
// \wregval_W[22]~23_combout  = ( \selaluout_W~q  & ( aluout_W[22] ) ) # ( !\selaluout_W~q  & ( aluout_W[22] & ( (!\selmemout_W~q  & (\selpcplus_W~q  & ((pcplus_W[22])))) # (\selmemout_W~q  & (((memout_W[22])))) ) ) ) # ( !\selaluout_W~q  & ( !aluout_W[22] & 
// ( (!\selmemout_W~q  & (\selpcplus_W~q  & ((pcplus_W[22])))) # (\selmemout_W~q  & (((memout_W[22])))) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!\selpcplus_W~q ),
	.datac(!memout_W[22]),
	.datad(!pcplus_W[22]),
	.datae(!\selaluout_W~q ),
	.dataf(!aluout_W[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[22]~23 .extended_lut = "off";
defparam \wregval_W[22]~23 .lut_mask = 64'h052700000527FFFF;
defparam \wregval_W[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N51
cyclonev_lcell_comb \memout_M[24]~29 (
// Equation(s):
// \memout_M[24]~29_combout  = ( \dbus[24]~77_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[24]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[24]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[24]~29 .extended_lut = "off";
defparam \memout_M[24]~29 .lut_mask = 64'h0000000000FF00FF;
defparam \memout_M[24]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N52
dffeas \memout_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[24]~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[24] .is_wysiwyg = "true";
defparam \memout_W[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N25
dffeas \aluout_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[24]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[24] .is_wysiwyg = "true";
defparam \aluout_W[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N23
dffeas \pcplus_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[24] .is_wysiwyg = "true";
defparam \pcplus_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N58
dffeas \pcplus_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[24] .is_wysiwyg = "true";
defparam \pcplus_W[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N3
cyclonev_lcell_comb \wregval_W[24]~29 (
// Equation(s):
// \wregval_W[24]~29_combout  = ( \selaluout_W~q  & ( pcplus_W[24] & ( aluout_W[24] ) ) ) # ( !\selaluout_W~q  & ( pcplus_W[24] & ( (!\selmemout_W~q  & ((\selpcplus_W~DUPLICATE_q ))) # (\selmemout_W~q  & (memout_W[24])) ) ) ) # ( \selaluout_W~q  & ( 
// !pcplus_W[24] & ( aluout_W[24] ) ) ) # ( !\selaluout_W~q  & ( !pcplus_W[24] & ( (memout_W[24] & \selmemout_W~q ) ) ) )

	.dataa(!memout_W[24]),
	.datab(!aluout_W[24]),
	.datac(!\selmemout_W~q ),
	.datad(!\selpcplus_W~DUPLICATE_q ),
	.datae(!\selaluout_W~q ),
	.dataf(!pcplus_W[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[24]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[24]~29 .extended_lut = "off";
defparam \wregval_W[24]~29 .lut_mask = 64'h0505333305F53333;
defparam \wregval_W[24]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N36
cyclonev_lcell_comb \aluout_W[25]~feeder (
// Equation(s):
// \aluout_W[25]~feeder_combout  = ( \aluout_M[25]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[25]~feeder .extended_lut = "off";
defparam \aluout_W[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y4_N38
dffeas \aluout_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[25] .is_wysiwyg = "true";
defparam \aluout_W[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N47
dffeas \pcplus_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[25] .is_wysiwyg = "true";
defparam \pcplus_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N28
dffeas \pcplus_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[25] .is_wysiwyg = "true";
defparam \pcplus_W[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[25]~67_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[25]~67_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BBE0280008008050017A00000000000000000";
// synopsys translate_on

// Location: FF_X31_Y11_N38
dffeas \dmem~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[25]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \dmem~58 (
// Equation(s):
// \dmem~58_combout  = ( \dmem~26_q  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ) ) ) ) # ( !\dmem~26_q  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & \dmem~0_q ) ) ) ) # ( \dmem~26_q  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ) ) ) ) # ( !\dmem~26_q  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datae(!\dmem~26_q ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~58 .extended_lut = "off";
defparam \dmem~58 .lut_mask = 64'h000FF0FF0303F3F3;
defparam \dmem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N20
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[25]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y8_N8
dffeas \wmemval_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[25] .is_wysiwyg = "true";
defparam \wmemval_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N6
cyclonev_lcell_comb \dbus[25]~66 (
// Equation(s):
// \dbus[25]~66_combout  = ( wmemval_M[25] & ( \wrmem_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[25]),
	.dataf(!\wrmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[25]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[25]~66 .extended_lut = "off";
defparam \dbus[25]~66 .lut_mask = 64'h000000000000FFFF;
defparam \dbus[25]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \dbus[25]~67 (
// Equation(s):
// \dbus[25]~67_combout  = ( dmem_rtl_0_bypass[79] & ( \dbus[25]~66_combout  ) ) # ( !dmem_rtl_0_bypass[79] & ( \dbus[25]~66_combout  ) ) # ( dmem_rtl_0_bypass[79] & ( !\dbus[25]~66_combout  & ( (\dbus[10]~3_combout  & (((!dmem_rtl_0_bypass[80]) # 
// (\dmem~41_combout )) # (\dmem~58_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( !\dbus[25]~66_combout  & ( (\dmem~58_combout  & (!\dmem~41_combout  & (\dbus[10]~3_combout  & dmem_rtl_0_bypass[80]))) ) ) )

	.dataa(!\dmem~58_combout ),
	.datab(!\dmem~41_combout ),
	.datac(!\dbus[10]~3_combout ),
	.datad(!dmem_rtl_0_bypass[80]),
	.datae(!dmem_rtl_0_bypass[79]),
	.dataf(!\dbus[25]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[25]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[25]~67 .extended_lut = "off";
defparam \dbus[25]~67 .lut_mask = 64'h00040F07FFFFFFFF;
defparam \dbus[25]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N39
cyclonev_lcell_comb \memout_M[25]~25 (
// Equation(s):
// \memout_M[25]~25_combout  = ( \dbus[25]~67_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[25]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[25]~25 .extended_lut = "off";
defparam \memout_M[25]~25 .lut_mask = 64'h0000000055555555;
defparam \memout_M[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N40
dffeas \memout_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[25]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[25] .is_wysiwyg = "true";
defparam \memout_W[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N12
cyclonev_lcell_comb \wregval_W[25]~24 (
// Equation(s):
// \wregval_W[25]~24_combout  = ( memout_W[25] & ( \selaluout_W~q  & ( aluout_W[25] ) ) ) # ( !memout_W[25] & ( \selaluout_W~q  & ( aluout_W[25] ) ) ) # ( memout_W[25] & ( !\selaluout_W~q  & ( ((pcplus_W[25] & \selpcplus_W~DUPLICATE_q )) # (\selmemout_W~q ) 
// ) ) ) # ( !memout_W[25] & ( !\selaluout_W~q  & ( (pcplus_W[25] & (\selpcplus_W~DUPLICATE_q  & !\selmemout_W~q )) ) ) )

	.dataa(!aluout_W[25]),
	.datab(!pcplus_W[25]),
	.datac(!\selpcplus_W~DUPLICATE_q ),
	.datad(!\selmemout_W~q ),
	.datae(!memout_W[25]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[25]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[25]~24 .extended_lut = "off";
defparam \wregval_W[25]~24 .lut_mask = 64'h030003FF55555555;
defparam \wregval_W[25]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \aluout_W[26]~feeder (
// Equation(s):
// \aluout_W[26]~feeder_combout  = ( aluout_M[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[26]~feeder .extended_lut = "off";
defparam \aluout_W[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \aluout_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[26] .is_wysiwyg = "true";
defparam \aluout_W[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N53
dffeas \pcplus_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[26] .is_wysiwyg = "true";
defparam \pcplus_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N4
dffeas \pcplus_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[26] .is_wysiwyg = "true";
defparam \pcplus_W[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N25
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N53
dffeas \wmemval_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[26]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[26] .is_wysiwyg = "true";
defparam \wmemval_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N51
cyclonev_lcell_comb \dbus[26]~68 (
// Equation(s):
// \dbus[26]~68_combout  = (\wrmem_M~DUPLICATE_q  & wmemval_M[26])

	.dataa(!\wrmem_M~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[26]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[26]~68 .extended_lut = "off";
defparam \dbus[26]~68 .lut_mask = 64'h0055005500550055;
defparam \dbus[26]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N50
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[26]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[26]~69_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000400040004000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y11_N20
dffeas \dmem~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[26]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[26]~69_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N18
cyclonev_lcell_comb \dmem~59 (
// Equation(s):
// \dmem~59_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q  & (((\dmem~27_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q  & (((\dmem~27_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\dmem~27_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~59 .extended_lut = "off";
defparam \dmem~59 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dmem~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N48
cyclonev_lcell_comb \dbus[26]~69 (
// Equation(s):
// \dbus[26]~69_combout  = ( dmem_rtl_0_bypass[81] & ( \dmem~59_combout  & ( (\dbus[26]~68_combout ) # (\dbus[10]~3_combout ) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( \dmem~59_combout  & ( ((dmem_rtl_0_bypass[82] & (!\dmem~41_combout  & \dbus[10]~3_combout ))) # 
// (\dbus[26]~68_combout ) ) ) ) # ( dmem_rtl_0_bypass[81] & ( !\dmem~59_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[82]) # (\dmem~41_combout )))) # (\dbus[26]~68_combout ) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( !\dmem~59_combout  & ( 
// \dbus[26]~68_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[82]),
	.datab(!\dmem~41_combout ),
	.datac(!\dbus[10]~3_combout ),
	.datad(!\dbus[26]~68_combout ),
	.datae(!dmem_rtl_0_bypass[81]),
	.dataf(!\dmem~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[26]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[26]~69 .extended_lut = "off";
defparam \dbus[26]~69 .lut_mask = 64'h00FF0BFF04FF0FFF;
defparam \dbus[26]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N9
cyclonev_lcell_comb \memout_M[26]~26 (
// Equation(s):
// \memout_M[26]~26_combout  = ( \dbus[26]~69_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[26]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[26]~26 .extended_lut = "off";
defparam \memout_M[26]~26 .lut_mask = 64'h0000000055555555;
defparam \memout_M[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N10
dffeas \memout_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[26]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[26] .is_wysiwyg = "true";
defparam \memout_W[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \wregval_W[26]~25 (
// Equation(s):
// \wregval_W[26]~25_combout  = ( \selaluout_W~q  & ( memout_W[26] & ( aluout_W[26] ) ) ) # ( !\selaluout_W~q  & ( memout_W[26] & ( ((\selpcplus_W~q  & pcplus_W[26])) # (\selmemout_W~q ) ) ) ) # ( \selaluout_W~q  & ( !memout_W[26] & ( aluout_W[26] ) ) ) # ( 
// !\selaluout_W~q  & ( !memout_W[26] & ( (\selpcplus_W~q  & (pcplus_W[26] & !\selmemout_W~q )) ) ) )

	.dataa(!aluout_W[26]),
	.datab(!\selpcplus_W~q ),
	.datac(!pcplus_W[26]),
	.datad(!\selmemout_W~q ),
	.datae(!\selaluout_W~q ),
	.dataf(!memout_W[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[26]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[26]~25 .extended_lut = "off";
defparam \wregval_W[26]~25 .lut_mask = 64'h0300555503FF5555;
defparam \wregval_W[26]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N49
dffeas \aluout_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[27] .is_wysiwyg = "true";
defparam \aluout_W[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N9
cyclonev_lcell_comb \memout_M[27]~27 (
// Equation(s):
// \memout_M[27]~27_combout  = ( \memout_M[2]~0_combout  & ( \dbus[27]~71_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dbus[27]~71_combout ),
	.datae(gnd),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[27]~27 .extended_lut = "off";
defparam \memout_M[27]~27 .lut_mask = 64'h0000000000FF00FF;
defparam \memout_M[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N10
dffeas \memout_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[27]~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[27] .is_wysiwyg = "true";
defparam \memout_W[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N50
dffeas \pcplus_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[27] .is_wysiwyg = "true";
defparam \pcplus_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N25
dffeas \pcplus_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[27] .is_wysiwyg = "true";
defparam \pcplus_W[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N24
cyclonev_lcell_comb \wregval_W[27]~26 (
// Equation(s):
// \wregval_W[27]~26_combout  = ( \selaluout_W~q  & ( pcplus_W[27] & ( aluout_W[27] ) ) ) # ( !\selaluout_W~q  & ( pcplus_W[27] & ( (!\selmemout_W~q  & (\selpcplus_W~DUPLICATE_q )) # (\selmemout_W~q  & ((memout_W[27]))) ) ) ) # ( \selaluout_W~q  & ( 
// !pcplus_W[27] & ( aluout_W[27] ) ) ) # ( !\selaluout_W~q  & ( !pcplus_W[27] & ( (memout_W[27] & \selmemout_W~q ) ) ) )

	.dataa(!\selpcplus_W~DUPLICATE_q ),
	.datab(!aluout_W[27]),
	.datac(!memout_W[27]),
	.datad(!\selmemout_W~q ),
	.datae(!\selaluout_W~q ),
	.dataf(!pcplus_W[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[27]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[27]~26 .extended_lut = "off";
defparam \wregval_W[27]~26 .lut_mask = 64'h000F3333550F3333;
defparam \wregval_W[27]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N34
dffeas \memout_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[28]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[28] .is_wysiwyg = "true";
defparam \memout_W[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N25
dffeas \aluout_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[28] .is_wysiwyg = "true";
defparam \aluout_W[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N50
dffeas \pcplus_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[28] .is_wysiwyg = "true";
defparam \pcplus_M[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N34
dffeas \pcplus_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[28] .is_wysiwyg = "true";
defparam \pcplus_W[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N57
cyclonev_lcell_comb \wregval_W[28]~27 (
// Equation(s):
// \wregval_W[28]~27_combout  = ( \selmemout_W~q  & ( pcplus_W[28] & ( (!\selaluout_W~q  & (memout_W[28])) # (\selaluout_W~q  & ((aluout_W[28]))) ) ) ) # ( !\selmemout_W~q  & ( pcplus_W[28] & ( (!\selaluout_W~q  & (\selpcplus_W~DUPLICATE_q )) # 
// (\selaluout_W~q  & ((aluout_W[28]))) ) ) ) # ( \selmemout_W~q  & ( !pcplus_W[28] & ( (!\selaluout_W~q  & (memout_W[28])) # (\selaluout_W~q  & ((aluout_W[28]))) ) ) ) # ( !\selmemout_W~q  & ( !pcplus_W[28] & ( (\selaluout_W~q  & aluout_W[28]) ) ) )

	.dataa(!memout_W[28]),
	.datab(!\selpcplus_W~DUPLICATE_q ),
	.datac(!\selaluout_W~q ),
	.datad(!aluout_W[28]),
	.datae(!\selmemout_W~q ),
	.dataf(!pcplus_W[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[28]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[28]~27 .extended_lut = "off";
defparam \wregval_W[28]~27 .lut_mask = 64'h000F505F303F505F;
defparam \wregval_W[28]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N2
dffeas \wmemval_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[29] .is_wysiwyg = "true";
defparam \wmemval_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \dbus[29]~25 (
// Equation(s):
// \dbus[29]~25_combout  = ( wmemval_M[29] & ( \wrmem_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[29]),
	.dataf(!\wrmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[29]~25 .extended_lut = "off";
defparam \dbus[29]~25 .lut_mask = 64'h000000000000FFFF;
defparam \dbus[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N14
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N50
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[29]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[29]~26_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[29]~26_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035CAD9A76C0CD836C62C840000000000000000";
// synopsys translate_on

// Location: FF_X31_Y6_N11
dffeas \dmem~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[29]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N9
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = ( \dmem~30_q  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ) ) ) ) # ( !\dmem~30_q  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\dmem~0_q  & 
// \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ) ) ) ) # ( \dmem~30_q  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) ) ) ) # ( !\dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datae(!\dmem~30_q ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'h0055AAFF0505AFAF;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \dbus[29]~26 (
// Equation(s):
// \dbus[29]~26_combout  = ( dmem_rtl_0_bypass[87] & ( \dmem~42_combout  & ( (\dbus[10]~3_combout ) # (\dbus[29]~25_combout ) ) ) ) # ( !dmem_rtl_0_bypass[87] & ( \dmem~42_combout  & ( ((\dbus[10]~3_combout  & (!\dmem~41_combout  & dmem_rtl_0_bypass[88]))) # 
// (\dbus[29]~25_combout ) ) ) ) # ( dmem_rtl_0_bypass[87] & ( !\dmem~42_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[88]) # (\dmem~41_combout )))) # (\dbus[29]~25_combout ) ) ) ) # ( !dmem_rtl_0_bypass[87] & ( !\dmem~42_combout  & ( 
// \dbus[29]~25_combout  ) ) )

	.dataa(!\dbus[29]~25_combout ),
	.datab(!\dbus[10]~3_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!dmem_rtl_0_bypass[88]),
	.datae(!dmem_rtl_0_bypass[87]),
	.dataf(!\dmem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[29]~26 .extended_lut = "off";
defparam \dbus[29]~26 .lut_mask = 64'h5555775755757777;
defparam \dbus[29]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N3
cyclonev_lcell_comb \memout_M[29]~22 (
// Equation(s):
// \memout_M[29]~22_combout  = ( \memout_M[2]~0_combout  & ( \dbus[29]~26_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dbus[29]~26_combout ),
	.datae(gnd),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[29]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[29]~22 .extended_lut = "off";
defparam \memout_M[29]~22 .lut_mask = 64'h0000000000FF00FF;
defparam \memout_M[29]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N4
dffeas \memout_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[29]~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[29] .is_wysiwyg = "true";
defparam \memout_W[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N47
dffeas \pcplus_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcplus_A[29]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[29] .is_wysiwyg = "true";
defparam \pcplus_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N10
dffeas \pcplus_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[29] .is_wysiwyg = "true";
defparam \pcplus_W[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N17
dffeas \aluout_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[29] .is_wysiwyg = "true";
defparam \aluout_W[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \wregval_W[29]~5 (
// Equation(s):
// \wregval_W[29]~5_combout  = ( aluout_W[29] & ( \selpcplus_W~q  & ( ((!\selmemout_W~q  & ((pcplus_W[29]))) # (\selmemout_W~q  & (memout_W[29]))) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[29] & ( \selpcplus_W~q  & ( (!\selaluout_W~q  & ((!\selmemout_W~q  & 
// ((pcplus_W[29]))) # (\selmemout_W~q  & (memout_W[29])))) ) ) ) # ( aluout_W[29] & ( !\selpcplus_W~q  & ( ((\selmemout_W~q  & memout_W[29])) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[29] & ( !\selpcplus_W~q  & ( (\selmemout_W~q  & (!\selaluout_W~q  & 
// memout_W[29])) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!\selaluout_W~q ),
	.datac(!memout_W[29]),
	.datad(!pcplus_W[29]),
	.datae(!aluout_W[29]),
	.dataf(!\selpcplus_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[29]~5 .extended_lut = "off";
defparam \wregval_W[29]~5 .lut_mask = 64'h04043737048C37BF;
defparam \wregval_W[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N8
dffeas \regval1_A[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[30]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N15
cyclonev_lcell_comb \aluin2_A[30]~7 (
// Equation(s):
// \aluin2_A[30]~7_combout  = ( regval2_A[30] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[31]) ) ) # ( !regval2_A[30] & ( (off_A[31] & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[30]~7 .extended_lut = "off";
defparam \aluin2_A[30]~7 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N39
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \regval1_A[30]~DUPLICATE_q  & ( \aluin2_A[30]~7_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & 
// \alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( !\regval1_A[30]~DUPLICATE_q  & ( \aluin2_A[30]~7_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & 
// (!\alufunc_A[0]~DUPLICATE_q  & !\alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( \regval1_A[30]~DUPLICATE_q  & ( !\aluin2_A[30]~7_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!\alufunc_A[1]~DUPLICATE_q ))) # 
// (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !\alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( !\regval1_A[30]~DUPLICATE_q  & ( !\aluin2_A[30]~7_combout  & ( (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[2] & ((!\alufunc_A[0]~DUPLICATE_q ) # 
// (!\alufunc_A[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\alufunc_A[1]~DUPLICATE_q ),
	.datad(!alufunc_A[2]),
	.datae(!\regval1_A[30]~DUPLICATE_q ),
	.dataf(!\aluin2_A[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h00540068006800A4;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N45
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( regval1_A[28] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[28]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( regval1_A[28] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[28]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~38  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[28]),
	.datad(!regval1_A[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[29]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[29] ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[29]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[29] ) + ( \Add2~34  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval2_A[29]),
	.datae(gnd),
	.dataf(!regval1_A[29]),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FF000000EE22;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N51
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[30]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[30] ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[30]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[30] ) + ( \Add2~30  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[30]),
	.datad(!regval2_A[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = ( \Add1~25_sumout  & ( (!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[2] & !\alufunc_A[0]~DUPLICATE_q ))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!alufunc_A[2]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~2 .extended_lut = "off";
defparam \Selector1~2 .lut_mask = 64'h0000000080008000;
defparam \Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N42
cyclonev_lcell_comb \result_A[30]~39 (
// Equation(s):
// \result_A[30]~39_combout  = ( \Selector1~2_combout  & ( \result_A[1]~4_combout  ) ) # ( !\Selector1~2_combout  & ( \result_A[1]~4_combout  & ( (((\Selector0~1_combout  & \Add2~25_sumout )) # (\result_A[30]~6_combout )) # (\Selector1~0_combout ) ) ) ) # ( 
// \Selector1~2_combout  & ( !\result_A[1]~4_combout  & ( \result_A[30]~6_combout  ) ) ) # ( !\Selector1~2_combout  & ( !\result_A[1]~4_combout  & ( \result_A[30]~6_combout  ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector1~0_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\result_A[30]~6_combout ),
	.datae(!\Selector1~2_combout ),
	.dataf(!\result_A[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[30]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[30]~39 .extended_lut = "off";
defparam \result_A[30]~39 .lut_mask = 64'h00FF00FF37FFFFFF;
defparam \result_A[30]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N43
dffeas \restmp_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[30]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[30] .is_wysiwyg = "true";
defparam \restmp_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N26
dffeas \regs_rtl_1_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N45
cyclonev_lcell_comb \result_M[30]~33 (
// Equation(s):
// \result_M[30]~33_combout  = ( \memout_M[30]~23_combout  & ( (restmp_M[30]) # (\selmemout_M~DUPLICATE_q ) ) ) # ( !\memout_M[30]~23_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[30]) ) )

	.dataa(gnd),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memout_M[30]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[30]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[30]~33 .extended_lut = "off";
defparam \result_M[30]~33 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \result_M[30]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N47
dffeas \result_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[30]~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[30] .is_wysiwyg = "true";
defparam \result_W[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y5_N0
cyclonev_ram_block \regs_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\always7~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\wregval_W[31]~7_combout ,\wregval_W[30]~6_combout ,\wregval_W[29]~5_combout ,\wregval_W[28]~27_combout ,\wregval_W[27]~26_combout ,\wregval_W[26]~25_combout ,\wregval_W[25]~24_combout ,\wregval_W[24]~29_combout ,\wregval_W[23]~28_combout ,
\wregval_W[22]~23_combout ,\wregval_W[21]~11_combout ,\wregval_W[20]~10_combout ,\wregval_W[19]~13_combout ,\wregval_W[18]~12_combout ,\wregval_W[17]~15_combout ,\wregval_W[16]~14_combout ,\wregval_W[15]~17_combout ,\wregval_W[14]~16_combout ,
\wregval_W[13]~9_combout ,\wregval_W[12]~8_combout ,\wregval_W[11]~22_combout ,\wregval_W[10]~21_combout ,\wregval_W[9]~20_combout ,\wregval_W[8]~19_combout ,\wregval_W[7]~2_combout ,\wregval_W[6]~18_combout ,\wregval_W[5]~1_combout ,\wregval_W[4]~3_combout ,
\wregval_W[3]~31_combout ,\wregval_W[2]~4_combout ,\wregval_W[1]~30_combout ,\wregval_W[0]~0_combout }),
	.portaaddr({wregno_W[5],\wregno_W[4]~DUPLICATE_q ,wregno_W[3],\wregno_W[2]~DUPLICATE_q ,wregno_W[1],\wregno_W[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_D~11_combout ,\inst_D~10_combout ,\~GND~combout ,\inst_D~9_combout ,\inst_D~8_combout ,\inst_D~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_1|altsyncram_9ji1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N54
cyclonev_lcell_comb \regs~33feeder (
// Equation(s):
// \regs~33feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~33feeder .extended_lut = "off";
defparam \regs~33feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N55
dffeas \regs~33 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~33feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~33 .is_wysiwyg = "true";
defparam \regs~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N2
dffeas \wregno_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[2] .is_wysiwyg = "true";
defparam \wregno_W[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N15
cyclonev_lcell_comb \regs~72 (
// Equation(s):
// \regs~72_combout  = ( \wregno_W[0]~DUPLICATE_q  & ( wregno_W[3] ) ) # ( !\wregno_W[0]~DUPLICATE_q  & ( wregno_W[3] ) ) # ( \wregno_W[0]~DUPLICATE_q  & ( !wregno_W[3] ) ) # ( !\wregno_W[0]~DUPLICATE_q  & ( !wregno_W[3] & ( (wregno_W[1]) # (wregno_W[2]) ) ) 
// )

	.dataa(!wregno_W[2]),
	.datab(gnd),
	.datac(!wregno_W[1]),
	.datad(gnd),
	.datae(!\wregno_W[0]~DUPLICATE_q ),
	.dataf(!wregno_W[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~72 .extended_lut = "off";
defparam \regs~72 .lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam \regs~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N3
cyclonev_lcell_comb \regs~73 (
// Equation(s):
// \regs~73_combout  = ( !\regs~72_combout  & ( (\always7~0_combout  & (!wregno_W[5] & !\wregno_W[4]~DUPLICATE_q )) ) )

	.dataa(!\always7~0_combout ),
	.datab(!wregno_W[5]),
	.datac(!\wregno_W[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~73 .extended_lut = "off";
defparam \regs~73 .lut_mask = 64'h4040404000000000;
defparam \regs~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N43
dffeas \regs~64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~64 .is_wysiwyg = "true";
defparam \regs~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N24
cyclonev_lcell_comb \regval2_D[30]~144 (
// Equation(s):
// \regval2_D[30]~144_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~64_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[43]))))) # (\forw2W_D~combout  & (((result_W[30])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a30 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[43]))))) # (\forw2W_D~combout  & (((result_W[30])))) ) )

	.dataa(!regs_rtl_1_bypass[43]),
	.datab(!result_W[30]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a30 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[30]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[30]~144 .extended_lut = "on";
defparam \regval2_D[30]~144 .lut_mask = 64'h0F550F5533333333;
defparam \regval2_D[30]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N51
cyclonev_lcell_comb \regval2_D[30]~10 (
// Equation(s):
// \regval2_D[30]~10_combout  = ( \forw2M_D~combout  & ( \regval2_D[30]~144_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[30])))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & ((\dbus[30]~28_combout )))) ) ) ) # ( !\forw2M_D~combout  & ( 
// \regval2_D[30]~144_combout  ) ) # ( \forw2M_D~combout  & ( !\regval2_D[30]~144_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[30])))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & ((\dbus[30]~28_combout )))) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!restmp_M[30]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbus[30]~28_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[30]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[30]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[30]~10 .extended_lut = "off";
defparam \regval2_D[30]~10 .lut_mask = 64'h00003035FFFF3035;
defparam \regval2_D[30]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \regval2_D[30]~11 (
// Equation(s):
// \regval2_D[30]~11_combout  = ( \regval2_D[30]~10_combout  & ( (!\forw2A_D~2_combout ) # (((\result_A[1]~4_combout  & \Selector1~1_combout )) # (\result_A[30]~6_combout )) ) ) # ( !\regval2_D[30]~10_combout  & ( (\forw2A_D~2_combout  & 
// (((\result_A[1]~4_combout  & \Selector1~1_combout )) # (\result_A[30]~6_combout ))) ) )

	.dataa(!\forw2A_D~2_combout ),
	.datab(!\result_A[1]~4_combout ),
	.datac(!\result_A[30]~6_combout ),
	.datad(!\Selector1~1_combout ),
	.datae(gnd),
	.dataf(!\regval2_D[30]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[30]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[30]~11 .extended_lut = "off";
defparam \regval2_D[30]~11 .lut_mask = 64'h05150515AFBFAFBF;
defparam \regval2_D[30]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N13
dffeas \regval2_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[30]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[30] .is_wysiwyg = "true";
defparam \regval2_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N38
dffeas \wmemval_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[30] .is_wysiwyg = "true";
defparam \wmemval_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \dbus[30]~27 (
// Equation(s):
// \dbus[30]~27_combout  = ( \wrmem_M~DUPLICATE_q  & ( wmemval_M[30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[30]),
	.datae(gnd),
	.dataf(!\wrmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[30]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[30]~27 .extended_lut = "off";
defparam \dbus[30]~27 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[30]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N38
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[30]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[30]~28_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[30]~28_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B011482A20549210A0960000000000000000";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \dmem~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[30]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( \dmem~31_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ))) ) ) # ( !\dmem~31_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~31_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'h010B010BF1FBF1FB;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \dbus[30]~28 (
// Equation(s):
// \dbus[30]~28_combout  = ( dmem_rtl_0_bypass[89] & ( \dmem~43_combout  & ( (\dbus[10]~3_combout ) # (\dbus[30]~27_combout ) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( \dmem~43_combout  & ( ((\dbus[10]~3_combout  & (!\dmem~41_combout  & dmem_rtl_0_bypass[90]))) # 
// (\dbus[30]~27_combout ) ) ) ) # ( dmem_rtl_0_bypass[89] & ( !\dmem~43_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[90]) # (\dmem~41_combout )))) # (\dbus[30]~27_combout ) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( !\dmem~43_combout  & ( 
// \dbus[30]~27_combout  ) ) )

	.dataa(!\dbus[30]~27_combout ),
	.datab(!\dbus[10]~3_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!dmem_rtl_0_bypass[90]),
	.datae(!dmem_rtl_0_bypass[89]),
	.dataf(!\dmem~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[30]~28 .extended_lut = "off";
defparam \dbus[30]~28 .lut_mask = 64'h5555775755757777;
defparam \dbus[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \memout_M[30]~23 (
// Equation(s):
// \memout_M[30]~23_combout  = ( \dbus[30]~28_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memout_M[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[30]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[30]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[30]~23 .extended_lut = "off";
defparam \memout_M[30]~23 .lut_mask = 64'h000000000F0F0F0F;
defparam \memout_M[30]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N43
dffeas \memout_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[30]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[30] .is_wysiwyg = "true";
defparam \memout_W[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N46
dffeas \aluout_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[30] .is_wysiwyg = "true";
defparam \aluout_W[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N5
dffeas \pcplus_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[30] .is_wysiwyg = "true";
defparam \pcplus_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N11
dffeas \pcplus_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[30] .is_wysiwyg = "true";
defparam \pcplus_W[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N6
cyclonev_lcell_comb \wregval_W[30]~6 (
// Equation(s):
// \wregval_W[30]~6_combout  = ( aluout_W[30] & ( pcplus_W[30] & ( ((!\selmemout_W~q  & (\selpcplus_W~DUPLICATE_q )) # (\selmemout_W~q  & ((memout_W[30])))) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[30] & ( pcplus_W[30] & ( (!\selaluout_W~q  & 
// ((!\selmemout_W~q  & (\selpcplus_W~DUPLICATE_q )) # (\selmemout_W~q  & ((memout_W[30]))))) ) ) ) # ( aluout_W[30] & ( !pcplus_W[30] & ( ((memout_W[30] & \selmemout_W~q )) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[30] & ( !pcplus_W[30] & ( (!\selaluout_W~q  
// & (memout_W[30] & \selmemout_W~q )) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selpcplus_W~DUPLICATE_q ),
	.datac(!memout_W[30]),
	.datad(!\selmemout_W~q ),
	.datae(!aluout_W[30]),
	.dataf(!pcplus_W[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[30]~6 .extended_lut = "off";
defparam \wregval_W[30]~6 .lut_mask = 64'h000A555F220A775F;
defparam \wregval_W[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N6
cyclonev_lcell_comb \regs~52feeder (
// Equation(s):
// \regs~52feeder_combout  = ( \wregval_W[18]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[18]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~52feeder .extended_lut = "off";
defparam \regs~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N8
dffeas \regs~52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~52 .is_wysiwyg = "true";
defparam \regs~52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N42
cyclonev_lcell_comb \regval2_D[18]~120 (
// Equation(s):
// \regval2_D[18]~120_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~52_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[31]))))) # (\forw2W_D~combout  & (result_W[18])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a18 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[31]))))) # (\forw2W_D~combout  & (result_W[18])) ) )

	.dataa(!result_W[18]),
	.datab(!regs_rtl_1_bypass[31]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a18 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~52_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[18]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[18]~120 .extended_lut = "on";
defparam \regval2_D[18]~120 .lut_mask = 64'h0F330F3355555555;
defparam \regval2_D[18]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N12
cyclonev_lcell_comb \regval2_D[18]~18 (
// Equation(s):
// \regval2_D[18]~18_combout  = ( \regval2_D[18]~120_combout  & ( \result_M[18]~10_combout  & ( ((!\forw2A_D~2_combout ) # (\result_A[18]~14_combout )) # (\result_A[18]~15_combout ) ) ) ) # ( !\regval2_D[18]~120_combout  & ( \result_M[18]~10_combout  & ( 
// (!\forw2A_D~2_combout  & (((\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (((\result_A[18]~14_combout )) # (\result_A[18]~15_combout ))) ) ) ) # ( \regval2_D[18]~120_combout  & ( !\result_M[18]~10_combout  & ( (!\forw2A_D~2_combout  & 
// (((!\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (((\result_A[18]~14_combout )) # (\result_A[18]~15_combout ))) ) ) ) # ( !\regval2_D[18]~120_combout  & ( !\result_M[18]~10_combout  & ( (\forw2A_D~2_combout  & ((\result_A[18]~14_combout ) # 
// (\result_A[18]~15_combout ))) ) ) )

	.dataa(!\result_A[18]~15_combout ),
	.datab(!\forw2A_D~2_combout ),
	.datac(!\result_A[18]~14_combout ),
	.datad(!\forw2M_D~combout ),
	.datae(!\regval2_D[18]~120_combout ),
	.dataf(!\result_M[18]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[18]~18 .extended_lut = "off";
defparam \regval2_D[18]~18 .lut_mask = 64'h1313DF1313DFDFDF;
defparam \regval2_D[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N13
dffeas \regval2_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[18]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[18] .is_wysiwyg = "true";
defparam \regval2_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N18
cyclonev_lcell_comb \result_A[18]~14 (
// Equation(s):
// \result_A[18]~14_combout  = ( \result_A[1]~4_combout  & ( \Add1~73_sumout  & ( (((\Selector0~1_combout  & \Add2~73_sumout )) # (\Selector0~2_combout )) # (\Selector13~0_combout ) ) ) ) # ( \result_A[1]~4_combout  & ( !\Add1~73_sumout  & ( 
// ((\Selector0~1_combout  & \Add2~73_sumout )) # (\Selector13~0_combout ) ) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector0~2_combout ),
	.datad(!\Add2~73_sumout ),
	.datae(!\result_A[1]~4_combout ),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[18]~14 .extended_lut = "off";
defparam \result_A[18]~14 .lut_mask = 64'h0000557700005F7F;
defparam \result_A[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N49
dffeas \regs_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[18]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y4_N0
cyclonev_ram_block \regs_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\always7~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\wregval_W[31]~7_combout ,\wregval_W[30]~6_combout ,\wregval_W[29]~5_combout ,\wregval_W[28]~27_combout ,\wregval_W[27]~26_combout ,\wregval_W[26]~25_combout ,\wregval_W[25]~24_combout ,\wregval_W[24]~29_combout ,\wregval_W[23]~28_combout ,
\wregval_W[22]~23_combout ,\wregval_W[21]~11_combout ,\wregval_W[20]~10_combout ,\wregval_W[19]~13_combout ,\wregval_W[18]~12_combout ,\wregval_W[17]~15_combout ,\wregval_W[16]~14_combout ,\wregval_W[15]~17_combout ,\wregval_W[14]~16_combout ,
\wregval_W[13]~9_combout ,\wregval_W[12]~8_combout ,\wregval_W[11]~22_combout ,\wregval_W[10]~21_combout ,\wregval_W[9]~20_combout ,\wregval_W[8]~19_combout ,\wregval_W[7]~2_combout ,\wregval_W[6]~18_combout ,\wregval_W[5]~1_combout ,\wregval_W[4]~3_combout ,
\wregval_W[3]~31_combout ,\wregval_W[2]~4_combout ,\wregval_W[1]~30_combout ,\wregval_W[0]~0_combout }),
	.portaaddr({wregno_W[5],\wregno_W[4]~DUPLICATE_q ,wregno_W[3],\wregno_W[2]~DUPLICATE_q ,wregno_W[1],\wregno_W[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_D~30_combout ,\inst_D~29_combout ,\~GND~combout ,\~GND~combout ,\inst_D~28_combout ,\inst_D~27_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_0|altsyncram_9ji1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N33
cyclonev_lcell_comb \regs~0feeder (
// Equation(s):
// \regs~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~0feeder .extended_lut = "off";
defparam \regs~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N35
dffeas \regs~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~0 .is_wysiwyg = "true";
defparam \regs~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N23
dffeas \regs~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[18]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~19 .is_wysiwyg = "true";
defparam \regs~19 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N48
cyclonev_lcell_comb \regval1_D[18]~120 (
// Equation(s):
// \regval1_D[18]~120_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~19_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[31]))))) # (\forw1W_D~combout  & (result_W[18])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a18 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[31]))))) # (\forw1W_D~combout  & (result_W[18])) ) )

	.dataa(!result_W[18]),
	.datab(!regs_rtl_0_bypass[31]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[18]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[18]~120 .extended_lut = "on";
defparam \regval1_D[18]~120 .lut_mask = 64'h0F550F5533553355;
defparam \regval1_D[18]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N36
cyclonev_lcell_comb \regval1_D[18]~14 (
// Equation(s):
// \regval1_D[18]~14_combout  = ( \forw1A_D~2_combout  & ( \result_M[18]~10_combout  & ( (\result_A[18]~14_combout ) # (\result_A[18]~15_combout ) ) ) ) # ( !\forw1A_D~2_combout  & ( \result_M[18]~10_combout  & ( (\regval1_D[18]~120_combout ) # 
// (\forw1M_D~combout ) ) ) ) # ( \forw1A_D~2_combout  & ( !\result_M[18]~10_combout  & ( (\result_A[18]~14_combout ) # (\result_A[18]~15_combout ) ) ) ) # ( !\forw1A_D~2_combout  & ( !\result_M[18]~10_combout  & ( (!\forw1M_D~combout  & 
// \regval1_D[18]~120_combout ) ) ) )

	.dataa(!\result_A[18]~15_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\result_A[18]~14_combout ),
	.datad(!\regval1_D[18]~120_combout ),
	.datae(!\forw1A_D~2_combout ),
	.dataf(!\result_M[18]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[18]~14 .extended_lut = "off";
defparam \regval1_D[18]~14 .lut_mask = 64'h00CC5F5F33FF5F5F;
defparam \regval1_D[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N37
dffeas \regval1_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[18]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[18] .is_wysiwyg = "true";
defparam \regval1_A[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \aluin2_A[18]~20 (
// Equation(s):
// \aluin2_A[18]~20_combout  = (!\aluimm_A~DUPLICATE_q  & ((regval2_A[18]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31]))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!regval2_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[18]~20 .extended_lut = "off";
defparam \aluin2_A[18]~20 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \aluin2_A[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( regval1_A[18] & ( \aluin2_A[18]~20_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1])) # (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[18] & ( 
// \aluin2_A[18]~20_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( regval1_A[18] & ( 
// !\aluin2_A[18]~20_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[18] & ( 
// !\aluin2_A[18]~20_combout  & ( (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[2] & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[2]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!regval1_A[18]),
	.dataf(!\aluin2_A[18]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h0504060806080908;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N45
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \Add1~73_sumout  & ( (((\Add2~73_sumout  & \Selector0~1_combout )) # (\Selector0~2_combout )) # (\Selector13~0_combout ) ) ) # ( !\Add1~73_sumout  & ( ((\Add2~73_sumout  & \Selector0~1_combout )) # (\Selector13~0_combout ) ) )

	.dataa(!\Selector13~0_combout ),
	.datab(!\Add2~73_sumout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(gnd),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h5757575757FF57FF;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N47
dffeas \aluout_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[18] .is_wysiwyg = "true";
defparam \aluout_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N4
dffeas \aluout_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[18] .is_wysiwyg = "true";
defparam \aluout_W[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N43
dffeas \HexOut[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[18]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N24
cyclonev_lcell_comb \memout_M[18]~39 (
// Equation(s):
// \memout_M[18]~39_combout  = ( \HexOut[18]~DUPLICATE_q  & ( ((\memout_M[2]~0_combout  & \dbus[18]~40_combout )) # (\memout_M[10]~11_combout ) ) ) # ( !\HexOut[18]~DUPLICATE_q  & ( (\memout_M[2]~0_combout  & \dbus[18]~40_combout ) ) )

	.dataa(!\memout_M[10]~11_combout ),
	.datab(gnd),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\dbus[18]~40_combout ),
	.datae(gnd),
	.dataf(!\HexOut[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[18]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[18]~39 .extended_lut = "off";
defparam \memout_M[18]~39 .lut_mask = 64'h000F000F555F555F;
defparam \memout_M[18]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N25
dffeas \memout_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[18]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[18] .is_wysiwyg = "true";
defparam \memout_W[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N12
cyclonev_lcell_comb \wregval_W[18]~12 (
// Equation(s):
// \wregval_W[18]~12_combout  = ( memout_W[18] & ( \selaluout_W~q  & ( aluout_W[18] ) ) ) # ( !memout_W[18] & ( \selaluout_W~q  & ( aluout_W[18] ) ) ) # ( memout_W[18] & ( !\selaluout_W~q  & ( ((pcplus_W[18] & \selpcplus_W~q )) # (\selmemout_W~q ) ) ) ) # ( 
// !memout_W[18] & ( !\selaluout_W~q  & ( (!\selmemout_W~q  & (pcplus_W[18] & \selpcplus_W~q )) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!pcplus_W[18]),
	.datac(!\selpcplus_W~q ),
	.datad(!aluout_W[18]),
	.datae(!memout_W[18]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[18]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[18]~12 .extended_lut = "off";
defparam \wregval_W[18]~12 .lut_mask = 64'h0202575700FF00FF;
defparam \wregval_W[18]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N51
cyclonev_lcell_comb \regs~17feeder (
// Equation(s):
// \regs~17feeder_combout  = \wregval_W[16]~14_combout 

	.dataa(gnd),
	.datab(!\wregval_W[16]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~17feeder .extended_lut = "off";
defparam \regs~17feeder .lut_mask = 64'h3333333333333333;
defparam \regs~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N52
dffeas \regs~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~17 .is_wysiwyg = "true";
defparam \regs~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N18
cyclonev_lcell_comb \regval1_D[16]~112 (
// Equation(s):
// \regval1_D[16]~112_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~17_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[29]))))) # (\forw1W_D~combout  & ((((result_W[16]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a16 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[29]))))) # (\forw1W_D~combout  & ((((result_W[16]))))) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!regs_rtl_0_bypass[29]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datad(!result_W[16]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[16]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[16]~112 .extended_lut = "on";
defparam \regval1_D[16]~112 .lut_mask = 64'h0A5F0A5F22772277;
defparam \regval1_D[16]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N30
cyclonev_lcell_comb \regval1_D[16]~16 (
// Equation(s):
// \regval1_D[16]~16_combout  = ( \forw1A_D~2_combout  & ( \result_M[16]~12_combout  & ( (\result_A[16]~18_combout ) # (\result_A[16]~19_combout ) ) ) ) # ( !\forw1A_D~2_combout  & ( \result_M[16]~12_combout  & ( (\forw1M_D~combout ) # 
// (\regval1_D[16]~112_combout ) ) ) ) # ( \forw1A_D~2_combout  & ( !\result_M[16]~12_combout  & ( (\result_A[16]~18_combout ) # (\result_A[16]~19_combout ) ) ) ) # ( !\forw1A_D~2_combout  & ( !\result_M[16]~12_combout  & ( (\regval1_D[16]~112_combout  & 
// !\forw1M_D~combout ) ) ) )

	.dataa(!\result_A[16]~19_combout ),
	.datab(!\regval1_D[16]~112_combout ),
	.datac(!\result_A[16]~18_combout ),
	.datad(!\forw1M_D~combout ),
	.datae(!\forw1A_D~2_combout ),
	.dataf(!\result_M[16]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[16]~16 .extended_lut = "off";
defparam \regval1_D[16]~16 .lut_mask = 64'h33005F5F33FF5F5F;
defparam \regval1_D[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N32
dffeas \regval1_A[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[16]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[16]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N36
cyclonev_lcell_comb \result_A[16]~18 (
// Equation(s):
// \result_A[16]~18_combout  = ( \Selector0~2_combout  & ( \result_A[1]~4_combout  & ( (((\Selector0~1_combout  & \Add2~81_sumout )) # (\Add1~81_sumout )) # (\Selector15~0_combout ) ) ) ) # ( !\Selector0~2_combout  & ( \result_A[1]~4_combout  & ( 
// ((\Selector0~1_combout  & \Add2~81_sumout )) # (\Selector15~0_combout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector15~0_combout ),
	.datac(!\Add1~81_sumout ),
	.datad(!\Add2~81_sumout ),
	.datae(!\Selector0~2_combout ),
	.dataf(!\result_A[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[16]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[16]~18 .extended_lut = "off";
defparam \result_A[16]~18 .lut_mask = 64'h0000000033773F7F;
defparam \result_A[16]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N36
cyclonev_lcell_comb \result_A[16]~45 (
// Equation(s):
// \result_A[16]~45_combout  = ( \result_A[16]~19_combout  & ( \result_A[16]~18_combout  ) ) # ( !\result_A[16]~19_combout  & ( \result_A[16]~18_combout  ) ) # ( \result_A[16]~19_combout  & ( !\result_A[16]~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\result_A[16]~19_combout ),
	.dataf(!\result_A[16]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[16]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[16]~45 .extended_lut = "off";
defparam \result_A[16]~45 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \result_A[16]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N37
dffeas \restmp_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[16]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[16] .is_wysiwyg = "true";
defparam \restmp_M[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N5
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N9
cyclonev_lcell_comb \dbus[16]~43 (
// Equation(s):
// \dbus[16]~43_combout  = (\wrmem_M~DUPLICATE_q  & wmemval_M[16])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!wmemval_M[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[16]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[16]~43 .extended_lut = "off";
defparam \dbus[16]~43 .lut_mask = 64'h000F000F000F000F;
defparam \dbus[16]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N14
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[16]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[16]~44_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y11_N11
dffeas \dmem~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[16]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[16]~44_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007400C802400880200000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N9
cyclonev_lcell_comb \dmem~51 (
// Equation(s):
// \dmem~51_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(!\dmem~17_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~51 .extended_lut = "off";
defparam \dmem~51 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N12
cyclonev_lcell_comb \dbus[16]~44 (
// Equation(s):
// \dbus[16]~44_combout  = ( dmem_rtl_0_bypass[61] & ( \dmem~51_combout  & ( (\dbus[16]~43_combout ) # (\dbus[10]~3_combout ) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( \dmem~51_combout  & ( ((dmem_rtl_0_bypass[62] & (!\dmem~41_combout  & \dbus[10]~3_combout ))) # 
// (\dbus[16]~43_combout ) ) ) ) # ( dmem_rtl_0_bypass[61] & ( !\dmem~51_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[62]) # (\dmem~41_combout )))) # (\dbus[16]~43_combout ) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( !\dmem~51_combout  & ( 
// \dbus[16]~43_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[62]),
	.datab(!\dmem~41_combout ),
	.datac(!\dbus[10]~3_combout ),
	.datad(!\dbus[16]~43_combout ),
	.datae(!dmem_rtl_0_bypass[61]),
	.dataf(!\dmem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[16]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[16]~44 .extended_lut = "off";
defparam \dbus[16]~44 .lut_mask = 64'h00FF0BFF04FF0FFF;
defparam \dbus[16]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N42
cyclonev_lcell_comb \result_M[16]~12 (
// Equation(s):
// \result_M[16]~12_combout  = ( \memout_M[10]~11_combout  & ( \dbus[16]~44_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[16])))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout )) # (HexOut[16]))) ) ) ) # ( !\memout_M[10]~11_combout  & ( 
// \dbus[16]~44_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[16])) # (\selmemout_M~DUPLICATE_q  & ((\memout_M[2]~0_combout ))) ) ) ) # ( \memout_M[10]~11_combout  & ( !\dbus[16]~44_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[16]))) # 
// (\selmemout_M~DUPLICATE_q  & (HexOut[16])) ) ) ) # ( !\memout_M[10]~11_combout  & ( !\dbus[16]~44_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[16]) ) ) )

	.dataa(!HexOut[16]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[16]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\memout_M[10]~11_combout ),
	.dataf(!\dbus[16]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[16]~12 .extended_lut = "off";
defparam \result_M[16]~12 .lut_mask = 64'h0C0C1D1D0C3F1D3F;
defparam \result_M[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N41
dffeas \result_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_M[16]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[16] .is_wysiwyg = "true";
defparam \result_W[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N14
dffeas \regs_rtl_1_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[16]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N48
cyclonev_lcell_comb \regs~50feeder (
// Equation(s):
// \regs~50feeder_combout  = \wregval_W[16]~14_combout 

	.dataa(gnd),
	.datab(!\wregval_W[16]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~50feeder .extended_lut = "off";
defparam \regs~50feeder .lut_mask = 64'h3333333333333333;
defparam \regs~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N50
dffeas \regs~50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~50 .is_wysiwyg = "true";
defparam \regs~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N12
cyclonev_lcell_comb \regval2_D[16]~112 (
// Equation(s):
// \regval2_D[16]~112_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~50_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[29])))))) # (\forw2W_D~combout  & (result_W[16])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a16 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[29])))))) # (\forw2W_D~combout  & (result_W[16])) ) )

	.dataa(!result_W[16]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a16 ),
	.datad(!regs_rtl_1_bypass[29]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~50_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[16]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[16]~112 .extended_lut = "on";
defparam \regval2_D[16]~112 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval2_D[16]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N6
cyclonev_lcell_comb \regval2_D[16]~20 (
// Equation(s):
// \regval2_D[16]~20_combout  = ( \result_A[16]~18_combout  & ( \result_M[16]~12_combout  & ( ((\forw2A_D~2_combout ) # (\forw2M_D~combout )) # (\regval2_D[16]~112_combout ) ) ) ) # ( !\result_A[16]~18_combout  & ( \result_M[16]~12_combout  & ( 
// (!\forw2A_D~2_combout  & (((\forw2M_D~combout ) # (\regval2_D[16]~112_combout )))) # (\forw2A_D~2_combout  & (\result_A[16]~19_combout )) ) ) ) # ( \result_A[16]~18_combout  & ( !\result_M[16]~12_combout  & ( ((\regval2_D[16]~112_combout  & 
// !\forw2M_D~combout )) # (\forw2A_D~2_combout ) ) ) ) # ( !\result_A[16]~18_combout  & ( !\result_M[16]~12_combout  & ( (!\forw2A_D~2_combout  & (((\regval2_D[16]~112_combout  & !\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (\result_A[16]~19_combout )) 
// ) ) )

	.dataa(!\result_A[16]~19_combout ),
	.datab(!\regval2_D[16]~112_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\forw2A_D~2_combout ),
	.datae(!\result_A[16]~18_combout ),
	.dataf(!\result_M[16]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[16]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[16]~20 .extended_lut = "off";
defparam \regval2_D[16]~20 .lut_mask = 64'h305530FF3F553FFF;
defparam \regval2_D[16]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N7
dffeas \regval2_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[16]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[16] .is_wysiwyg = "true";
defparam \regval2_A[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \aluin2_A[16]~27 (
// Equation(s):
// \aluin2_A[16]~27_combout  = ( off_A[31] & ( (regval2_A[16]) # (\aluimm_A~q ) ) ) # ( !off_A[31] & ( (!\aluimm_A~q  & regval2_A[16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~q ),
	.datad(!regval2_A[16]),
	.datae(gnd),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[16]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[16]~27 .extended_lut = "off";
defparam \aluin2_A[16]~27 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \aluin2_A[16]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N15
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( alufunc_A[2] & ( alufunc_A[1] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!\aluin2_A[16]~27_combout  $ (!\alufunc_A[3]~DUPLICATE_q  $ (\regval1_A[16]~DUPLICATE_q )))) ) ) ) # ( alufunc_A[2] & ( !alufunc_A[1] & ( 
// !\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q  & ((!\aluin2_A[16]~27_combout ) # (!\regval1_A[16]~DUPLICATE_q ))) # (\alufunc_A[0]~DUPLICATE_q  & (!\aluin2_A[16]~27_combout  & !\regval1_A[16]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\aluin2_A[16]~27_combout ),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!\regval1_A[16]~DUPLICATE_q ),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h00001E7800002882;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N48
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( \Add1~81_sumout  & ( (((\Selector0~1_combout  & \Add2~81_sumout )) # (\Selector0~2_combout )) # (\Selector15~0_combout ) ) ) # ( !\Add1~81_sumout  & ( ((\Selector0~1_combout  & \Add2~81_sumout )) # (\Selector15~0_combout ) ) )

	.dataa(!\Selector15~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector0~2_combout ),
	.datad(!\Add2~81_sumout ),
	.datae(gnd),
	.dataf(!\Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h557755775F7F5F7F;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N50
dffeas \aluout_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[16] .is_wysiwyg = "true";
defparam \aluout_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N34
dffeas \aluout_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[16] .is_wysiwyg = "true";
defparam \aluout_W[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N9
cyclonev_lcell_comb \memout_M[16]~41 (
// Equation(s):
// \memout_M[16]~41_combout  = ( \dbus[16]~44_combout  & ( ((\memout_M[10]~11_combout  & HexOut[16])) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[16]~44_combout  & ( (\memout_M[10]~11_combout  & HexOut[16]) ) )

	.dataa(!\memout_M[10]~11_combout ),
	.datab(gnd),
	.datac(!HexOut[16]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[16]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[16]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[16]~41 .extended_lut = "off";
defparam \memout_M[16]~41 .lut_mask = 64'h0505050505FF05FF;
defparam \memout_M[16]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N10
dffeas \memout_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[16]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[16] .is_wysiwyg = "true";
defparam \memout_W[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N45
cyclonev_lcell_comb \wregval_W[16]~14 (
// Equation(s):
// \wregval_W[16]~14_combout  = ( memout_W[16] & ( \selmemout_W~q  & ( (!\selaluout_W~q ) # (aluout_W[16]) ) ) ) # ( !memout_W[16] & ( \selmemout_W~q  & ( (\selaluout_W~q  & aluout_W[16]) ) ) ) # ( memout_W[16] & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & 
// (\selpcplus_W~DUPLICATE_q  & (pcplus_W[16]))) # (\selaluout_W~q  & (((aluout_W[16])))) ) ) ) # ( !memout_W[16] & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & (\selpcplus_W~DUPLICATE_q  & (pcplus_W[16]))) # (\selaluout_W~q  & (((aluout_W[16])))) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selpcplus_W~DUPLICATE_q ),
	.datac(!pcplus_W[16]),
	.datad(!aluout_W[16]),
	.datae(!memout_W[16]),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[16]~14 .extended_lut = "off";
defparam \wregval_W[16]~14 .lut_mask = 64'h025702570055AAFF;
defparam \wregval_W[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N2
dffeas \regs~65 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[31]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~65 .is_wysiwyg = "true";
defparam \regs~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N42
cyclonev_lcell_comb \regval2_D[31]~140 (
// Equation(s):
// \regval2_D[31]~140_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~65_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[44]))))) # (\forw2W_D~combout  & (result_W[31])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a31 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[44]))))) # (\forw2W_D~combout  & (result_W[31])) ) )

	.dataa(!result_W[31]),
	.datab(!regs_rtl_1_bypass[44]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a31 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[31]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[31]~140 .extended_lut = "on";
defparam \regval2_D[31]~140 .lut_mask = 64'h0F330F3355555555;
defparam \regval2_D[31]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N27
cyclonev_lcell_comb \regval2_D[31]~12 (
// Equation(s):
// \regval2_D[31]~12_combout  = ( \forw2M_D~combout  & ( \regval2_D[31]~140_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[31])) # (\selmemout_M~DUPLICATE_q  & (((\dbus[31]~30_combout  & \memout_M[2]~0_combout )))) ) ) ) # ( !\forw2M_D~combout  & ( 
// \regval2_D[31]~140_combout  ) ) # ( \forw2M_D~combout  & ( !\regval2_D[31]~140_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[31])) # (\selmemout_M~DUPLICATE_q  & (((\dbus[31]~30_combout  & \memout_M[2]~0_combout )))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[31]),
	.datac(!\dbus[31]~30_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[31]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[31]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[31]~12 .extended_lut = "off";
defparam \regval2_D[31]~12 .lut_mask = 64'h00002227FFFF2227;
defparam \regval2_D[31]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \regval2_D[31]~13 (
// Equation(s):
// \regval2_D[31]~13_combout  = ( \regval2_D[31]~12_combout  & ( (!\forw2A_D~2_combout ) # (((\Selector0~4_combout  & \result_A[1]~4_combout )) # (\result_A[31]~7_combout )) ) ) # ( !\regval2_D[31]~12_combout  & ( (\forw2A_D~2_combout  & 
// (((\Selector0~4_combout  & \result_A[1]~4_combout )) # (\result_A[31]~7_combout ))) ) )

	.dataa(!\Selector0~4_combout ),
	.datab(!\forw2A_D~2_combout ),
	.datac(!\result_A[1]~4_combout ),
	.datad(!\result_A[31]~7_combout ),
	.datae(gnd),
	.dataf(!\regval2_D[31]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[31]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[31]~13 .extended_lut = "off";
defparam \regval2_D[31]~13 .lut_mask = 64'h01330133CDFFCDFF;
defparam \regval2_D[31]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N31
dffeas \regval2_A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[31]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[31]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \regval1_A[31]~DUPLICATE_q  ) + ( \Add2~26  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval2_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FF000000EE22;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N32
dffeas \regval2_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[31]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[31] .is_wysiwyg = "true";
defparam \regval2_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N21
cyclonev_lcell_comb \aluin2_A[31]~8 (
// Equation(s):
// \aluin2_A[31]~8_combout  = ( regval2_A[31] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[31]) ) ) # ( !regval2_A[31] & ( (off_A[31] & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[31]~8 .extended_lut = "off";
defparam \aluin2_A[31]~8 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N11
dffeas \regval1_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[31]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[31] .is_wysiwyg = "true";
defparam \regval1_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = ( \aluin2_A[31]~8_combout  & ( regval1_A[31] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & ((!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & \alufunc_A[1]~DUPLICATE_q )))) ) ) ) # 
// ( !\aluin2_A[31]~8_combout  & ( regval1_A[31] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !\alufunc_A[1]~DUPLICATE_q )))) 
// ) ) ) # ( \aluin2_A[31]~8_combout  & ( !regval1_A[31] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!\alufunc_A[1]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & 
// !\alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[31]~8_combout  & ( !regval1_A[31] & ( (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[2] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\alufunc_A[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[2]),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!\aluin2_A[31]~8_combout ),
	.dataf(!regval1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~3 .extended_lut = "off";
defparam \Selector0~3 .lut_mask = 64'h0504060806080A04;
defparam \Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = ( \Add1~21_sumout  & ( (!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & (!alufunc_A[2] & !\alufunc_A[0]~DUPLICATE_q ))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!alufunc_A[2]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~5 .extended_lut = "off";
defparam \Selector0~5 .lut_mask = 64'h0000000080008000;
defparam \Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \result_A[31]~40 (
// Equation(s):
// \result_A[31]~40_combout  = ( \Selector0~3_combout  & ( \Selector0~5_combout  & ( (\result_A[31]~7_combout ) # (\result_A[1]~4_combout ) ) ) ) # ( !\Selector0~3_combout  & ( \Selector0~5_combout  & ( (\result_A[31]~7_combout ) # (\result_A[1]~4_combout ) 
// ) ) ) # ( \Selector0~3_combout  & ( !\Selector0~5_combout  & ( (\result_A[31]~7_combout ) # (\result_A[1]~4_combout ) ) ) ) # ( !\Selector0~3_combout  & ( !\Selector0~5_combout  & ( ((\result_A[1]~4_combout  & (\Selector0~1_combout  & \Add2~21_sumout ))) 
// # (\result_A[31]~7_combout ) ) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\result_A[31]~7_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add2~21_sumout ),
	.datae(!\Selector0~3_combout ),
	.dataf(!\Selector0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[31]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[31]~40 .extended_lut = "off";
defparam \result_A[31]~40 .lut_mask = 64'h3337777777777777;
defparam \result_A[31]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N49
dffeas \restmp_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[31]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[31] .is_wysiwyg = "true";
defparam \restmp_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N49
dffeas \result_W[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[31]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result_W[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[31]~DUPLICATE .is_wysiwyg = "true";
defparam \result_W[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N25
dffeas \regs_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[31]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N55
dffeas \regs~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[31]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~32 .is_wysiwyg = "true";
defparam \regs~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N24
cyclonev_lcell_comb \regval1_D[31]~140 (
// Equation(s):
// \regval1_D[31]~140_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~32_q )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[44])))))) # (\forw1W_D~combout  & (((\result_W[31]~DUPLICATE_q )))) ) ) # ( \regs~0_q  & ( 
// (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a31 )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[44])))))) # (\forw1W_D~combout  & (((\result_W[31]~DUPLICATE_q )))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!\result_W[31]~DUPLICATE_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!regs_rtl_0_bypass[44]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~32_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[31]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[31]~140 .extended_lut = "on";
defparam \regval1_D[31]~140 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval1_D[31]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \regval1_D[31]~8 (
// Equation(s):
// \regval1_D[31]~8_combout  = ( \forw1M_D~combout  & ( \regval1_D[31]~140_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[31])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[31]~30_combout )))) ) ) ) # ( !\forw1M_D~combout  & ( 
// \regval1_D[31]~140_combout  ) ) # ( \forw1M_D~combout  & ( !\regval1_D[31]~140_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[31])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[31]~30_combout )))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[31]),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\dbus[31]~30_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\regval1_D[31]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[31]~8 .extended_lut = "off";
defparam \regval1_D[31]~8 .lut_mask = 64'h00002227FFFF2227;
defparam \regval1_D[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N9
cyclonev_lcell_comb \regval1_D[31]~9 (
// Equation(s):
// \regval1_D[31]~9_combout  = ( \regval1_D[31]~8_combout  & ( ((!\forw1A_D~2_combout ) # ((\result_A[1]~4_combout  & \Selector0~4_combout ))) # (\result_A[31]~7_combout ) ) ) # ( !\regval1_D[31]~8_combout  & ( (\forw1A_D~2_combout  & 
// (((\result_A[1]~4_combout  & \Selector0~4_combout )) # (\result_A[31]~7_combout ))) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\Selector0~4_combout ),
	.datac(!\result_A[31]~7_combout ),
	.datad(!\forw1A_D~2_combout ),
	.datae(gnd),
	.dataf(!\regval1_D[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[31]~9 .extended_lut = "off";
defparam \regval1_D[31]~9 .lut_mask = 64'h001F001FFF1FFF1F;
defparam \regval1_D[31]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N10
dffeas \regval1_A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[31]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \regval1_A[26]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[26]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( \regval1_A[26]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[26]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~46  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval2_A[26]~DUPLICATE_q ),
	.datad(!\regval1_A[26]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N21
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( regval1_A[27] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[27]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( regval1_A[27] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[27]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~42  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[27]),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000EE2200000F0F;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[28]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[28] ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[28]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[28] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[31]),
	.datad(!regval2_A[28]),
	.datae(gnd),
	.dataf(!regval1_A[28]),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N27
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[29]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[29] ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[29]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[29] ) + ( \Add1~34  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[29]),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FF0000001D1D;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( regval1_A[30] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[30]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( regval1_A[30] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[30]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~30  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[30]),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000EE2200000F0F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \regval1_A[31]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[31]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~26  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval1_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000EE22000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = ( \Add2~21_sumout  & ( (((\Selector0~2_combout  & \Add1~21_sumout )) # (\Selector0~3_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~21_sumout  & ( ((\Selector0~2_combout  & \Add1~21_sumout )) # (\Selector0~3_combout ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Selector0~3_combout ),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~4 .extended_lut = "off";
defparam \Selector0~4 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N41
dffeas \aluout_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector0~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[31] .is_wysiwyg = "true";
defparam \aluout_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N41
dffeas \alufunc_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3] .is_wysiwyg = "true";
defparam \alufunc_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N14
dffeas \regval2_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[0]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[0] .is_wysiwyg = "true";
defparam \regval2_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \aluin2_A[0]~6 (
// Equation(s):
// \aluin2_A[0]~6_combout  = ( regval2_A[0] & ( (!\aluimm_A~q ) # (\off_A[0]~DUPLICATE_q ) ) ) # ( !regval2_A[0] & ( (\off_A[0]~DUPLICATE_q  & \aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[0]~DUPLICATE_q ),
	.datad(!\aluimm_A~q ),
	.datae(gnd),
	.dataf(!regval2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[0]~6 .extended_lut = "off";
defparam \aluin2_A[0]~6 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \Selector31~12 (
// Equation(s):
// \Selector31~12_combout  = ( !alufunc_A[2] & ( (!\alufunc_A[1]~DUPLICATE_q  & ((!alufunc_A[3] & (((\Add1~17_sumout )))) # (alufunc_A[3] & (\Add2~17_sumout )))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!\alufunc_A[1]~DUPLICATE_q  & 
// ((!\regval1_A[0]~DUPLICATE_q ) # ((!\aluin2_A[0]~6_combout )))) # (\alufunc_A[1]~DUPLICATE_q  & (((!\Add1~17_sumout )))))) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!\regval1_A[0]~DUPLICATE_q ),
	.datad(!\Add1~17_sumout ),
	.datae(!alufunc_A[2]),
	.dataf(!\aluin2_A[0]~6_combout ),
	.datag(!\Add2~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~12 .extended_lut = "on";
defparam \Selector31~12 .lut_mask = 64'h028A3366028A396C;
defparam \Selector31~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N54
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( regval1_A[30] & ( off_A[31] & ( (!\aluimm_A~DUPLICATE_q  & (regval2_A[30] & (!\regval1_A[31]~DUPLICATE_q  $ (\regval2_A[31]~DUPLICATE_q )))) # (\aluimm_A~DUPLICATE_q  & (\regval1_A[31]~DUPLICATE_q )) ) ) ) # ( !regval1_A[30] & ( 
// off_A[31] & ( (!\aluimm_A~DUPLICATE_q  & (!regval2_A[30] & (!\regval1_A[31]~DUPLICATE_q  $ (\regval2_A[31]~DUPLICATE_q )))) ) ) ) # ( regval1_A[30] & ( !off_A[31] & ( (!\aluimm_A~DUPLICATE_q  & (regval2_A[30] & (!\regval1_A[31]~DUPLICATE_q  $ 
// (\regval2_A[31]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[30] & ( !off_A[31] & ( (!\aluimm_A~DUPLICATE_q  & (!regval2_A[30] & (!\regval1_A[31]~DUPLICATE_q  $ (\regval2_A[31]~DUPLICATE_q )))) # (\aluimm_A~DUPLICATE_q  & (!\regval1_A[31]~DUPLICATE_q )) ) ) )

	.dataa(!\regval1_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval2_A[31]~DUPLICATE_q ),
	.datad(!regval2_A[30]),
	.datae(!regval1_A[30]),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hA622008484001195;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N45
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \aluin2_A[29]~4_combout  & ( (regval1_A[29] & \Equal0~0_combout ) ) ) # ( !\aluin2_A[29]~4_combout  & ( (!regval1_A[29] & \Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[29]),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h00F000F0000F000F;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( off_A[31] & ( regval2_A[27] & ( (regval1_A[27] & (!regval1_A[28] $ (((\aluimm_A~q ) # (regval2_A[28]))))) ) ) ) # ( !off_A[31] & ( regval2_A[27] & ( (!regval1_A[27] & (((!regval1_A[28] & \aluimm_A~q )))) # (regval1_A[27] & 
// (!\aluimm_A~q  & (!regval2_A[28] $ (regval1_A[28])))) ) ) ) # ( off_A[31] & ( !regval2_A[27] & ( (!regval1_A[27] & (!\aluimm_A~q  & (!regval2_A[28] $ (regval1_A[28])))) # (regval1_A[27] & (((regval1_A[28] & \aluimm_A~q )))) ) ) ) # ( !off_A[31] & ( 
// !regval2_A[27] & ( (!regval1_A[27] & (!regval1_A[28] $ (((regval2_A[28] & !\aluimm_A~q ))))) ) ) )

	.dataa(!regval1_A[27]),
	.datab(!regval2_A[28]),
	.datac(!regval1_A[28]),
	.datad(!\aluimm_A~q ),
	.datae(!off_A[31]),
	.dataf(!regval2_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h82A0820541A04105;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( \aluimm_A~q  & ( !off_A[31] $ (!\regval1_A[26]~DUPLICATE_q ) ) ) # ( !\aluimm_A~q  & ( !\regval1_A[26]~DUPLICATE_q  $ (!regval2_A[26]) ) )

	.dataa(gnd),
	.datab(!off_A[31]),
	.datac(!\regval1_A[26]~DUPLICATE_q ),
	.datad(!regval2_A[26]),
	.datae(gnd),
	.dataf(!\aluimm_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h0FF00FF03C3C3C3C;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( regval2_A[22] & ( !regval1_A[22] $ (((!off_A[31] & \aluimm_A~q ))) ) ) # ( !regval2_A[22] & ( !regval1_A[22] $ (((!off_A[31]) # (!\aluimm_A~q ))) ) )

	.dataa(gnd),
	.datab(!off_A[31]),
	.datac(!\aluimm_A~q ),
	.datad(!regval1_A[22]),
	.datae(gnd),
	.dataf(!regval2_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h03FC03FCF30CF30C;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \aluin2_A[25]~5 (
// Equation(s):
// \aluin2_A[25]~5_combout  = ( \aluimm_A~q  & ( off_A[31] ) ) # ( !\aluimm_A~q  & ( regval2_A[25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[25]),
	.datad(!off_A[31]),
	.datae(gnd),
	.dataf(!\aluimm_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[25]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[25]~5 .extended_lut = "off";
defparam \aluin2_A[25]~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[25]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N24
cyclonev_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ( off_A[31] & ( \regval2_A[23]~DUPLICATE_q  & ( (regval1_A[23] & (!regval1_A[24] $ (((\aluimm_A~DUPLICATE_q ) # (regval2_A[24]))))) ) ) ) # ( !off_A[31] & ( \regval2_A[23]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & (regval1_A[23] & 
// (!regval1_A[24] $ (regval2_A[24])))) # (\aluimm_A~DUPLICATE_q  & (!regval1_A[24] & ((!regval1_A[23])))) ) ) ) # ( off_A[31] & ( !\regval2_A[23]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & (!regval1_A[23] & (!regval1_A[24] $ (regval2_A[24])))) # 
// (\aluimm_A~DUPLICATE_q  & (regval1_A[24] & ((regval1_A[23])))) ) ) ) # ( !off_A[31] & ( !\regval2_A[23]~DUPLICATE_q  & ( (!regval1_A[23] & (!regval1_A[24] $ (((regval2_A[24] & !\aluimm_A~DUPLICATE_q ))))) ) ) )

	.dataa(!regval1_A[24]),
	.datab(!regval2_A[24]),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval1_A[23]),
	.datae(!off_A[31]),
	.dataf(!\regval2_A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~7 .extended_lut = "off";
defparam \Equal0~7 .lut_mask = 64'h9A0090050A900095;
defparam \Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = ( regval1_A[25] & ( \Equal0~7_combout  & ( (\LessThan1~0_combout  & (!\Equal0~6_combout  & (!\Equal0~5_combout  & \aluin2_A[25]~5_combout ))) ) ) ) # ( !regval1_A[25] & ( \Equal0~7_combout  & ( (\LessThan1~0_combout  & 
// (!\Equal0~6_combout  & (!\Equal0~5_combout  & !\aluin2_A[25]~5_combout ))) ) ) )

	.dataa(!\LessThan1~0_combout ),
	.datab(!\Equal0~6_combout ),
	.datac(!\Equal0~5_combout ),
	.datad(!\aluin2_A[25]~5_combout ),
	.datae(!regval1_A[25]),
	.dataf(!\Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8 .extended_lut = "off";
defparam \Equal0~8 .lut_mask = 64'h0000000040000040;
defparam \Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \Selector31~8 (
// Equation(s):
// \Selector31~8_combout  = ( \Equal0~8_combout  & ( (!alufunc_A[1] & \Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[1]),
	.datad(!\Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~8 .extended_lut = "off";
defparam \Selector31~8 .lut_mask = 64'h0000000000F000F0;
defparam \Selector31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \aluin2_A[3]~15 (
// Equation(s):
// \aluin2_A[3]~15_combout  = ( \off_A[3]~DUPLICATE_q  & ( (\aluimm_A~q ) # (regval2_A[3]) ) ) # ( !\off_A[3]~DUPLICATE_q  & ( (regval2_A[3] & !\aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[3]),
	.datad(!\aluimm_A~q ),
	.datae(gnd),
	.dataf(!\off_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[3]~15 .extended_lut = "off";
defparam \aluin2_A[3]~15 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluin2_A[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N6
cyclonev_lcell_comb \aluin2_A[1]~16 (
// Equation(s):
// \aluin2_A[1]~16_combout  = ( \off_A[1]~DUPLICATE_q  & ( (\aluimm_A~q ) # (regval2_A[1]) ) ) # ( !\off_A[1]~DUPLICATE_q  & ( (regval2_A[1] & !\aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(!regval2_A[1]),
	.datac(gnd),
	.datad(!\aluimm_A~q ),
	.datae(gnd),
	.dataf(!\off_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[1]~16 .extended_lut = "off";
defparam \aluin2_A[1]~16 .lut_mask = 64'h3300330033FF33FF;
defparam \aluin2_A[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \aluin2_A[0]~6_combout  & ( (!\regval1_A[0]~DUPLICATE_q  & ((!regval1_A[1]) # (\aluin2_A[1]~16_combout ))) # (\regval1_A[0]~DUPLICATE_q  & (!regval1_A[1] & \aluin2_A[1]~16_combout )) ) ) # ( !\aluin2_A[0]~6_combout  & ( 
// (!regval1_A[1] & \aluin2_A[1]~16_combout ) ) )

	.dataa(!\regval1_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_A[1]),
	.datad(!\aluin2_A[1]~16_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h00F000F0A0FAA0FA;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N27
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \aluin2_A[2]~3_combout  & ( (!\aluin2_A[3]~15_combout  & (!regval1_A[3] & ((!regval1_A[2]) # (\LessThan0~5_combout )))) # (\aluin2_A[3]~15_combout  & ((!regval1_A[3]) # ((!regval1_A[2]) # (\LessThan0~5_combout )))) ) ) # ( 
// !\aluin2_A[2]~3_combout  & ( (!\aluin2_A[3]~15_combout  & (!regval1_A[3] & (\LessThan0~5_combout  & !regval1_A[2]))) # (\aluin2_A[3]~15_combout  & ((!regval1_A[3]) # ((\LessThan0~5_combout  & !regval1_A[2])))) ) )

	.dataa(!\aluin2_A[3]~15_combout ),
	.datab(!regval1_A[3]),
	.datac(!\LessThan0~5_combout ),
	.datad(!regval1_A[2]),
	.datae(gnd),
	.dataf(!\aluin2_A[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h4D444D44DD4DDD4D;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \aluout_A~3 (
// Equation(s):
// \aluout_A~3_combout  = ( off_A[9] & ( !regval1_A[9] $ (((!\aluimm_A~DUPLICATE_q  & !regval2_A[9]))) ) ) # ( !off_A[9] & ( !regval1_A[9] $ (((!regval2_A[9]) # (\aluimm_A~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[9]),
	.datad(!regval2_A[9]),
	.datae(gnd),
	.dataf(!off_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~3 .extended_lut = "off";
defparam \aluout_A~3 .lut_mask = 64'h0FC30FC33CF03CF0;
defparam \aluout_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \aluout_A~2 (
// Equation(s):
// \aluout_A~2_combout  = ( off_A[8] & ( !regval1_A[8] $ (((!\aluimm_A~q  & !regval2_A[8]))) ) ) # ( !off_A[8] & ( !regval1_A[8] $ (((!regval2_A[8]) # (\aluimm_A~q ))) ) )

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!regval1_A[8]),
	.datad(!regval2_A[8]),
	.datae(gnd),
	.dataf(!off_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~2 .extended_lut = "off";
defparam \aluout_A~2 .lut_mask = 64'h0FA50FA55AF05AF0;
defparam \aluout_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N51
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( !\aluout_A~2_combout  & ( !\aluout_A~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluout_A~3_combout ),
	.datae(gnd),
	.dataf(!\aluout_A~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'hFF00FF0000000000;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N15
cyclonev_lcell_comb \aluin2_A[6]~19 (
// Equation(s):
// \aluin2_A[6]~19_combout  = ( \regval2_A[6]~DUPLICATE_q  & ( (!\aluimm_A~q ) # (off_A[6]) ) ) # ( !\regval2_A[6]~DUPLICATE_q  & ( (off_A[6] & \aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[6]),
	.datad(!\aluimm_A~q ),
	.datae(gnd),
	.dataf(!\regval2_A[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[6]~19 .extended_lut = "off";
defparam \aluin2_A[6]~19 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N21
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( \aluin2_A[4]~2_combout  & ( (!\regval1_A[5]~DUPLICATE_q  & ((!regval1_A[4]) # (\aluin2_A[5]~0_combout ))) # (\regval1_A[5]~DUPLICATE_q  & (\aluin2_A[5]~0_combout  & !regval1_A[4])) ) ) # ( !\aluin2_A[4]~2_combout  & ( 
// (!\regval1_A[5]~DUPLICATE_q  & \aluin2_A[5]~0_combout ) ) )

	.dataa(!\regval1_A[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin2_A[5]~0_combout ),
	.datad(!regval1_A[4]),
	.datae(gnd),
	.dataf(!\aluin2_A[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h0A0A0A0AAF0AAF0A;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N24
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \LessThan0~8_combout  & ( \aluin2_A[7]~1_combout  & ( (\LessThan1~8_combout  & (((!regval1_A[6]) # (!\regval1_A[7]~DUPLICATE_q )) # (\aluin2_A[6]~19_combout ))) ) ) ) # ( !\LessThan0~8_combout  & ( \aluin2_A[7]~1_combout  & ( 
// (\LessThan1~8_combout  & ((!\regval1_A[7]~DUPLICATE_q ) # ((\aluin2_A[6]~19_combout  & !regval1_A[6])))) ) ) ) # ( \LessThan0~8_combout  & ( !\aluin2_A[7]~1_combout  & ( (\LessThan1~8_combout  & (!\regval1_A[7]~DUPLICATE_q  & ((!regval1_A[6]) # 
// (\aluin2_A[6]~19_combout )))) ) ) ) # ( !\LessThan0~8_combout  & ( !\aluin2_A[7]~1_combout  & ( (\LessThan1~8_combout  & (\aluin2_A[6]~19_combout  & (!regval1_A[6] & !\regval1_A[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\LessThan1~8_combout ),
	.datab(!\aluin2_A[6]~19_combout ),
	.datac(!regval1_A[6]),
	.datad(!\regval1_A[7]~DUPLICATE_q ),
	.datae(!\LessThan0~8_combout ),
	.dataf(!\aluin2_A[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h1000510055105551;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N33
cyclonev_lcell_comb \aluin2_A[8]~17 (
// Equation(s):
// \aluin2_A[8]~17_combout  = ( \off_A[8]~DUPLICATE_q  & ( (regval2_A[8]) # (\aluimm_A~DUPLICATE_q ) ) ) # ( !\off_A[8]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & regval2_A[8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[8]),
	.datae(gnd),
	.dataf(!\off_A[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[8]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[8]~17 .extended_lut = "off";
defparam \aluin2_A[8]~17 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \aluin2_A[8]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N30
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \aluin2_A[9]~18_combout  & ( (!regval1_A[9]) # ((\aluin2_A[8]~17_combout  & !regval1_A[8])) ) ) # ( !\aluin2_A[9]~18_combout  & ( (\aluin2_A[8]~17_combout  & (!regval1_A[8] & !regval1_A[9])) ) )

	.dataa(!\aluin2_A[8]~17_combout ),
	.datab(!regval1_A[8]),
	.datac(!regval1_A[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[9]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h40404040F4F4F4F4;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N18
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( off_A[11] & ( regval2_A[10] & ( (regval1_A[10] & (!\regval1_A[11]~DUPLICATE_q  $ (((regval2_A[11]) # (\aluimm_A~DUPLICATE_q ))))) ) ) ) # ( !off_A[11] & ( regval2_A[10] & ( (!regval1_A[10] & (!\regval1_A[11]~DUPLICATE_q  & 
// (\aluimm_A~DUPLICATE_q ))) # (regval1_A[10] & (!\aluimm_A~DUPLICATE_q  & (!\regval1_A[11]~DUPLICATE_q  $ (regval2_A[11])))) ) ) ) # ( off_A[11] & ( !regval2_A[10] & ( (!regval1_A[10] & (!\aluimm_A~DUPLICATE_q  & (!\regval1_A[11]~DUPLICATE_q  $ 
// (regval2_A[11])))) # (regval1_A[10] & (\regval1_A[11]~DUPLICATE_q  & (\aluimm_A~DUPLICATE_q ))) ) ) ) # ( !off_A[11] & ( !regval2_A[10] & ( (!regval1_A[10] & (!\regval1_A[11]~DUPLICATE_q  $ (((!\aluimm_A~DUPLICATE_q  & regval2_A[11]))))) ) ) )

	.dataa(!regval1_A[10]),
	.datab(!\regval1_A[11]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[11]),
	.datae(!off_A[11]),
	.dataf(!regval2_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h8828812148184111;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N39
cyclonev_lcell_comb \aluout_A~0 (
// Equation(s):
// \aluout_A~0_combout  = ( off_A[12] & ( \aluimm_A~DUPLICATE_q  & ( !regval1_A[12] ) ) ) # ( !off_A[12] & ( \aluimm_A~DUPLICATE_q  & ( regval1_A[12] ) ) ) # ( off_A[12] & ( !\aluimm_A~DUPLICATE_q  & ( !regval1_A[12] $ (!\regval2_A[12]~DUPLICATE_q ) ) ) ) # 
// ( !off_A[12] & ( !\aluimm_A~DUPLICATE_q  & ( !regval1_A[12] $ (!\regval2_A[12]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!regval1_A[12]),
	.datac(!\regval2_A[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!off_A[12]),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~0 .extended_lut = "off";
defparam \aluout_A~0 .lut_mask = 64'h3C3C3C3C3333CCCC;
defparam \aluout_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \aluout_A~1 (
// Equation(s):
// \aluout_A~1_combout  = ( regval2_A[13] & ( !regval1_A[13] $ (((!off_A[31] & \aluimm_A~DUPLICATE_q ))) ) ) # ( !regval2_A[13] & ( !regval1_A[13] $ (((!off_A[31]) # (!\aluimm_A~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!off_A[31]),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval1_A[13]),
	.datae(gnd),
	.dataf(!regval2_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~1 .extended_lut = "off";
defparam \aluout_A~1 .lut_mask = 64'h03FC03FCF30CF30C;
defparam \aluout_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( regval1_A[17] & ( \regval2_A[17]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & (!regval2_A[16] $ ((\regval1_A[16]~DUPLICATE_q )))) # (\aluimm_A~DUPLICATE_q  & (((\regval1_A[16]~DUPLICATE_q  & off_A[31])))) ) ) ) # ( !regval1_A[17] 
// & ( \regval2_A[17]~DUPLICATE_q  & ( (\aluimm_A~DUPLICATE_q  & (!\regval1_A[16]~DUPLICATE_q  & !off_A[31])) ) ) ) # ( regval1_A[17] & ( !\regval2_A[17]~DUPLICATE_q  & ( (\aluimm_A~DUPLICATE_q  & (\regval1_A[16]~DUPLICATE_q  & off_A[31])) ) ) ) # ( 
// !regval1_A[17] & ( !\regval2_A[17]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & (!regval2_A[16] $ ((\regval1_A[16]~DUPLICATE_q )))) # (\aluimm_A~DUPLICATE_q  & (((!\regval1_A[16]~DUPLICATE_q  & !off_A[31])))) ) ) )

	.dataa(!regval2_A[16]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[16]~DUPLICATE_q ),
	.datad(!off_A[31]),
	.datae(!regval1_A[17]),
	.dataf(!\regval2_A[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hB484000330008487;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N39
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( regval1_A[19] & ( regval2_A[19] & ( (!\aluimm_A~DUPLICATE_q  & ((!regval1_A[18] $ (regval2_A[18])))) # (\aluimm_A~DUPLICATE_q  & (off_A[31] & (regval1_A[18]))) ) ) ) # ( !regval1_A[19] & ( regval2_A[19] & ( (\aluimm_A~DUPLICATE_q 
//  & (!off_A[31] & !regval1_A[18])) ) ) ) # ( regval1_A[19] & ( !regval2_A[19] & ( (\aluimm_A~DUPLICATE_q  & (off_A[31] & regval1_A[18])) ) ) ) # ( !regval1_A[19] & ( !regval2_A[19] & ( (!\aluimm_A~DUPLICATE_q  & ((!regval1_A[18] $ (regval2_A[18])))) # 
// (\aluimm_A~DUPLICATE_q  & (!off_A[31] & (!regval1_A[18]))) ) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!off_A[31]),
	.datac(!regval1_A[18]),
	.datad(!regval2_A[18]),
	.datae(!regval1_A[19]),
	.dataf(!regval2_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hE04A01014040A10B;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( regval2_A[15] & ( regval2_A[14] & ( (!\regval1_A[14]~DUPLICATE_q  & (!off_A[31] & (\aluimm_A~DUPLICATE_q  & !regval1_A[15]))) # (\regval1_A[14]~DUPLICATE_q  & (regval1_A[15] & ((!\aluimm_A~DUPLICATE_q ) # (off_A[31])))) ) ) ) # ( 
// !regval2_A[15] & ( regval2_A[14] & ( (!off_A[31] & (!regval1_A[15] & (!\aluimm_A~DUPLICATE_q  $ (!\regval1_A[14]~DUPLICATE_q )))) # (off_A[31] & (\regval1_A[14]~DUPLICATE_q  & (!\aluimm_A~DUPLICATE_q  $ (regval1_A[15])))) ) ) ) # ( regval2_A[15] & ( 
// !regval2_A[14] & ( (!off_A[31] & (!\regval1_A[14]~DUPLICATE_q  & (!\aluimm_A~DUPLICATE_q  $ (!regval1_A[15])))) # (off_A[31] & (regval1_A[15] & (!\aluimm_A~DUPLICATE_q  $ (\regval1_A[14]~DUPLICATE_q )))) ) ) ) # ( !regval2_A[15] & ( !regval2_A[14] & ( 
// (!\regval1_A[14]~DUPLICATE_q  & (!regval1_A[15] & ((!off_A[31]) # (!\aluimm_A~DUPLICATE_q )))) # (\regval1_A[14]~DUPLICATE_q  & (off_A[31] & (\aluimm_A~DUPLICATE_q  & regval1_A[15]))) ) ) )

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[14]~DUPLICATE_q ),
	.datad(!regval1_A[15]),
	.datae(!regval2_A[15]),
	.dataf(!regval2_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'hE00120C12C01200D;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \aluimm_A~DUPLICATE_q  & ( regval1_A[21] & ( (regval1_A[20] & off_A[31]) ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval1_A[21] & ( (regval2_A[21] & (!regval1_A[20] $ (regval2_A[20]))) ) ) ) # ( \aluimm_A~DUPLICATE_q  & ( 
// !regval1_A[21] & ( (!regval1_A[20] & !off_A[31]) ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( !regval1_A[21] & ( (!regval2_A[21] & (!regval1_A[20] $ (regval2_A[20]))) ) ) )

	.dataa(!regval2_A[21]),
	.datab(!regval1_A[20]),
	.datac(!off_A[31]),
	.datad(!regval2_A[20]),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!regval1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h8822C0C044110303;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \Equal0~2_combout  & ( \LessThan0~0_combout  & ( (!\aluout_A~0_combout  & (!\aluout_A~1_combout  & (\LessThan0~2_combout  & \LessThan0~1_combout ))) ) ) )

	.dataa(!\aluout_A~0_combout ),
	.datab(!\aluout_A~1_combout ),
	.datac(!\LessThan0~2_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\Equal0~2_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h0000000000000008;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N21
cyclonev_lcell_comb \Equal0~12 (
// Equation(s):
// \Equal0~12_combout  = ( \LessThan0~3_combout  & ( \Equal0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~12 .extended_lut = "off";
defparam \Equal0~12 .lut_mask = 64'h0000000000FF00FF;
defparam \Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \Equal0~14 (
// Equation(s):
// \Equal0~14_combout  = ( regval1_A[6] & ( \regval1_A[5]~DUPLICATE_q  & ( (!\aluimm_A~q  & (((regval2_A[5])))) # (\aluimm_A~q  & (off_A[6] & (off_A[5]))) ) ) ) # ( !regval1_A[6] & ( \regval1_A[5]~DUPLICATE_q  & ( (!\aluimm_A~q  & (((regval2_A[5])))) # 
// (\aluimm_A~q  & (!off_A[6] & (off_A[5]))) ) ) ) # ( regval1_A[6] & ( !\regval1_A[5]~DUPLICATE_q  & ( (!\aluimm_A~q  & (((!regval2_A[5])))) # (\aluimm_A~q  & (off_A[6] & (!off_A[5]))) ) ) ) # ( !regval1_A[6] & ( !\regval1_A[5]~DUPLICATE_q  & ( 
// (!\aluimm_A~q  & (((!regval2_A[5])))) # (\aluimm_A~q  & (!off_A[6] & (!off_A[5]))) ) ) )

	.dataa(!off_A[6]),
	.datab(!off_A[5]),
	.datac(!\aluimm_A~q ),
	.datad(!regval2_A[5]),
	.datae(!regval1_A[6]),
	.dataf(!\regval1_A[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~14 .extended_lut = "off";
defparam \Equal0~14 .lut_mask = 64'hF808F40402F201F1;
defparam \Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N59
dffeas \off_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[7] .is_wysiwyg = "true";
defparam \off_A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \Equal0~13 (
// Equation(s):
// \Equal0~13_combout  = ( regval1_A[6] & ( \regval1_A[7]~DUPLICATE_q  & ( (!\aluimm_A~q  & (\regval2_A[6]~DUPLICATE_q  & ((regval2_A[7])))) # (\aluimm_A~q  & (((off_A[7])))) ) ) ) # ( !regval1_A[6] & ( \regval1_A[7]~DUPLICATE_q  & ( (!\aluimm_A~q  & 
// (!\regval2_A[6]~DUPLICATE_q  & ((regval2_A[7])))) # (\aluimm_A~q  & (((off_A[7])))) ) ) ) # ( regval1_A[6] & ( !\regval1_A[7]~DUPLICATE_q  & ( (!\aluimm_A~q  & (\regval2_A[6]~DUPLICATE_q  & ((!regval2_A[7])))) # (\aluimm_A~q  & (((!off_A[7])))) ) ) ) # ( 
// !regval1_A[6] & ( !\regval1_A[7]~DUPLICATE_q  & ( (!\aluimm_A~q  & (!\regval2_A[6]~DUPLICATE_q  & ((!regval2_A[7])))) # (\aluimm_A~q  & (((!off_A[7])))) ) ) )

	.dataa(!\regval2_A[6]~DUPLICATE_q ),
	.datab(!off_A[7]),
	.datac(!\aluimm_A~q ),
	.datad(!regval2_A[7]),
	.datae(!regval1_A[6]),
	.dataf(!\regval1_A[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~13 .extended_lut = "off";
defparam \Equal0~13 .lut_mask = 64'hAC0C5C0C03A30353;
defparam \Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( !\aluout_A~3_combout  & ( \Equal0~13_combout  & ( (\Equal0~14_combout  & (!\aluout_A~2_combout  & (!\aluin2_A[4]~2_combout  $ (regval1_A[4])))) ) ) )

	.dataa(!\Equal0~14_combout ),
	.datab(!\aluout_A~2_combout ),
	.datac(!\aluin2_A[4]~2_combout ),
	.datad(!regval1_A[4]),
	.datae(!\aluout_A~3_combout ),
	.dataf(!\Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0000000040040000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( \Equal0~3_combout  & ( (\Equal0~12_combout  & (((\LessThan0~7_combout ) # (\LessThan0~9_combout )) # (\LessThan0~6_combout ))) ) ) # ( !\Equal0~3_combout  & ( (\Equal0~12_combout  & ((\LessThan0~7_combout ) # 
// (\LessThan0~9_combout ))) ) )

	.dataa(!\LessThan0~6_combout ),
	.datab(!\LessThan0~9_combout ),
	.datac(!\LessThan0~7_combout ),
	.datad(!\Equal0~12_combout ),
	.datae(gnd),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h003F003F007F007F;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( regval1_A[20] & ( regval2_A[20] & ( (!regval1_A[21] & ((!\aluimm_A~DUPLICATE_q  & ((\regval2_A[21]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])))) ) ) ) # ( !regval1_A[20] & ( regval2_A[20] & ( (!\aluimm_A~DUPLICATE_q 
//  & (((!regval1_A[21]) # (\regval2_A[21]~DUPLICATE_q )))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) ) ) # ( regval1_A[20] & ( !regval2_A[20] & ( (!regval1_A[21] & ((!\aluimm_A~DUPLICATE_q  & ((\regval2_A[21]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & 
// (off_A[31])))) ) ) ) # ( !regval1_A[20] & ( !regval2_A[20] & ( (!\aluimm_A~DUPLICATE_q  & (((!regval1_A[21] & \regval2_A[21]~DUPLICATE_q )))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) ) )

	.dataa(!off_A[31]),
	.datab(!regval1_A[21]),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!\regval2_A[21]~DUPLICATE_q ),
	.datae(!regval1_A[20]),
	.dataf(!regval2_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h05C504C4C5F504C4;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N50
dffeas \regval2_A[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[15]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[15]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( \regval2_A[15]~DUPLICATE_q  & ( off_A[31] & ( (!regval1_A[15]) # ((!\regval1_A[14]~DUPLICATE_q  & ((\aluimm_A~DUPLICATE_q ) # (regval2_A[14])))) ) ) ) # ( !\regval2_A[15]~DUPLICATE_q  & ( off_A[31] & ( 
// (!\regval1_A[14]~DUPLICATE_q  & (((regval2_A[14] & !regval1_A[15])) # (\aluimm_A~DUPLICATE_q ))) # (\regval1_A[14]~DUPLICATE_q  & (((\aluimm_A~DUPLICATE_q  & !regval1_A[15])))) ) ) ) # ( \regval2_A[15]~DUPLICATE_q  & ( !off_A[31] & ( 
// (!\aluimm_A~DUPLICATE_q  & ((!regval1_A[15]) # ((regval2_A[14] & !\regval1_A[14]~DUPLICATE_q )))) ) ) ) # ( !\regval2_A[15]~DUPLICATE_q  & ( !off_A[31] & ( (regval2_A[14] & (!\regval1_A[14]~DUPLICATE_q  & (!\aluimm_A~DUPLICATE_q  & !regval1_A[15]))) ) ) )

	.dataa(!regval2_A[14]),
	.datab(!\regval1_A[14]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval1_A[15]),
	.datae(!\regval2_A[15]~DUPLICATE_q ),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'h4000F0404F0CFF4C;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N9
cyclonev_lcell_comb \aluin2_A[13]~23 (
// Equation(s):
// \aluin2_A[13]~23_combout  = ( regval2_A[13] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[31]) ) ) # ( !regval2_A[13] & ( (off_A[31] & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[13]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[13]~23 .extended_lut = "off";
defparam \aluin2_A[13]~23 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[13]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = ( \aluin2_A[13]~23_combout  & ( \Equal0~2_combout  & ( (!regval1_A[13]) # (((\aluin2_A[12]~22_combout  & !\regval1_A[12]~DUPLICATE_q )) # (\LessThan0~18_combout )) ) ) ) # ( !\aluin2_A[13]~23_combout  & ( \Equal0~2_combout  & ( 
// ((!regval1_A[13] & (\aluin2_A[12]~22_combout  & !\regval1_A[12]~DUPLICATE_q ))) # (\LessThan0~18_combout ) ) ) ) # ( \aluin2_A[13]~23_combout  & ( !\Equal0~2_combout  & ( \LessThan0~18_combout  ) ) ) # ( !\aluin2_A[13]~23_combout  & ( !\Equal0~2_combout  
// & ( \LessThan0~18_combout  ) ) )

	.dataa(!regval1_A[13]),
	.datab(!\aluin2_A[12]~22_combout ),
	.datac(!\regval1_A[12]~DUPLICATE_q ),
	.datad(!\LessThan0~18_combout ),
	.datae(!\aluin2_A[13]~23_combout ),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~19 .extended_lut = "off";
defparam \LessThan0~19 .lut_mask = 64'h00FF00FF20FFBAFF;
defparam \LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N50
dffeas \regval2_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[17]~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[17] .is_wysiwyg = "true";
defparam \regval2_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N0
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( regval2_A[16] & ( regval2_A[17] & ( (!\aluimm_A~DUPLICATE_q  & ((!\regval1_A[16]~DUPLICATE_q ) # ((!regval1_A[17])))) # (\aluimm_A~DUPLICATE_q  & (off_A[31] & ((!\regval1_A[16]~DUPLICATE_q ) # (!regval1_A[17])))) ) ) ) # ( 
// !regval2_A[16] & ( regval2_A[17] & ( (!\aluimm_A~DUPLICATE_q  & (((!regval1_A[17])))) # (\aluimm_A~DUPLICATE_q  & (off_A[31] & ((!\regval1_A[16]~DUPLICATE_q ) # (!regval1_A[17])))) ) ) ) # ( regval2_A[16] & ( !regval2_A[17] & ( (!\aluimm_A~DUPLICATE_q  & 
// (!\regval1_A[16]~DUPLICATE_q  & ((!regval1_A[17])))) # (\aluimm_A~DUPLICATE_q  & (off_A[31] & ((!\regval1_A[16]~DUPLICATE_q ) # (!regval1_A[17])))) ) ) ) # ( !regval2_A[16] & ( !regval2_A[17] & ( (\aluimm_A~DUPLICATE_q  & (off_A[31] & 
// ((!\regval1_A[16]~DUPLICATE_q ) # (!regval1_A[17])))) ) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\regval1_A[16]~DUPLICATE_q ),
	.datac(!off_A[31]),
	.datad(!regval1_A[17]),
	.datae(!regval2_A[16]),
	.dataf(!regval2_A[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h05048D04AF04AF8C;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( \LessThan0~0_combout  & ( \aluin2_A[18]~20_combout  & ( (!regval1_A[19] & (((!regval1_A[18]) # (\aluin2_A[19]~21_combout )) # (\LessThan0~16_combout ))) # (regval1_A[19] & (\aluin2_A[19]~21_combout  & ((!regval1_A[18]) # 
// (\LessThan0~16_combout )))) ) ) ) # ( \LessThan0~0_combout  & ( !\aluin2_A[18]~20_combout  & ( (!regval1_A[19] & (((\LessThan0~16_combout  & !regval1_A[18])) # (\aluin2_A[19]~21_combout ))) # (regval1_A[19] & (\LessThan0~16_combout  & (!regval1_A[18] & 
// \aluin2_A[19]~21_combout ))) ) ) )

	.dataa(!\LessThan0~16_combout ),
	.datab(!regval1_A[19]),
	.datac(!regval1_A[18]),
	.datad(!\aluin2_A[19]~21_combout ),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\aluin2_A[18]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'h000040DC0000C4FD;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N20
dffeas \regval1_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[11]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[11] .is_wysiwyg = "true";
defparam \regval1_A[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N6
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( \aluimm_A~q  & ( regval1_A[11] & ( (off_A[11] & !regval1_A[10]) ) ) ) # ( !\aluimm_A~q  & ( regval1_A[11] & ( (!regval1_A[10] & (regval2_A[11] & regval2_A[10])) ) ) ) # ( \aluimm_A~q  & ( !regval1_A[11] & ( off_A[11] ) ) ) # ( 
// !\aluimm_A~q  & ( !regval1_A[11] & ( ((!regval1_A[10] & regval2_A[10])) # (regval2_A[11]) ) ) )

	.dataa(!off_A[11]),
	.datab(!regval1_A[10]),
	.datac(!regval2_A[11]),
	.datad(!regval2_A[10]),
	.datae(!\aluimm_A~q ),
	.dataf(!regval1_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h0FCF5555000C4444;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N45
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \LessThan0~0_combout  & ( (\LessThan0~2_combout  & \LessThan0~1_combout ) ) )

	.dataa(!\LessThan0~2_combout ),
	.datab(gnd),
	.datac(!\LessThan0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h0000000005050505;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = ( \LessThan0~14_combout  & ( \LessThan0~4_combout  & ( (((\LessThan0~17_combout ) # (\LessThan0~19_combout )) # (\LessThan0~3_combout )) # (\LessThan0~15_combout ) ) ) ) # ( !\LessThan0~14_combout  & ( \LessThan0~4_combout  & ( 
// ((\LessThan0~17_combout ) # (\LessThan0~19_combout )) # (\LessThan0~15_combout ) ) ) ) # ( \LessThan0~14_combout  & ( !\LessThan0~4_combout  & ( ((\LessThan0~17_combout ) # (\LessThan0~3_combout )) # (\LessThan0~15_combout ) ) ) ) # ( 
// !\LessThan0~14_combout  & ( !\LessThan0~4_combout  & ( (\LessThan0~17_combout ) # (\LessThan0~15_combout ) ) ) )

	.dataa(!\LessThan0~15_combout ),
	.datab(!\LessThan0~3_combout ),
	.datac(!\LessThan0~19_combout ),
	.datad(!\LessThan0~17_combout ),
	.datae(!\LessThan0~14_combout ),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~20 .extended_lut = "off";
defparam \LessThan0~20 .lut_mask = 64'h55FF77FF5FFF7FFF;
defparam \LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N57
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = (\alufunc_A[3]~DUPLICATE_q  & !alufunc_A[2])

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h5500550055005500;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \Selector31~7 (
// Equation(s):
// \Selector31~7_combout  = ( \aluin2_A[30]~7_combout  & ( (!\alufunc_A[1]~DUPLICATE_q  & ((!\regval1_A[31]~DUPLICATE_q  & (!regval1_A[30] & !\aluin2_A[31]~8_combout )) # (\regval1_A[31]~DUPLICATE_q  & ((!regval1_A[30]) # (!\aluin2_A[31]~8_combout ))))) ) ) 
// # ( !\aluin2_A[30]~7_combout  & ( (\regval1_A[31]~DUPLICATE_q  & (!\alufunc_A[1]~DUPLICATE_q  & !\aluin2_A[31]~8_combout )) ) )

	.dataa(!\regval1_A[31]~DUPLICATE_q ),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!regval1_A[30]),
	.datad(!\aluin2_A[31]~8_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~7 .extended_lut = "off";
defparam \Selector31~7 .lut_mask = 64'h44004400C440C440;
defparam \Selector31~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = ( \aluimm_A~q  & ( !\off_A[1]~DUPLICATE_q  $ (!regval1_A[1]) ) ) # ( !\aluimm_A~q  & ( !regval2_A[1] $ (!regval1_A[1]) ) )

	.dataa(!regval2_A[1]),
	.datab(!\off_A[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval1_A[1]),
	.datae(gnd),
	.dataf(!\aluimm_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~9 .extended_lut = "off";
defparam \Equal0~9 .lut_mask = 64'h55AA55AA33CC33CC;
defparam \Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = ( !\aluout_A~4_combout  & ( \aluin2_A[2]~3_combout  & ( (!\Equal0~9_combout  & (regval1_A[2] & (!\aluin2_A[0]~6_combout  $ (\regval1_A[0]~DUPLICATE_q )))) ) ) ) # ( !\aluout_A~4_combout  & ( !\aluin2_A[2]~3_combout  & ( 
// (!\Equal0~9_combout  & (!regval1_A[2] & (!\aluin2_A[0]~6_combout  $ (\regval1_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\Equal0~9_combout ),
	.datab(!\aluin2_A[0]~6_combout ),
	.datac(!regval1_A[2]),
	.datad(!\regval1_A[0]~DUPLICATE_q ),
	.datae(!\aluout_A~4_combout ),
	.dataf(!\aluin2_A[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~10 .extended_lut = "off";
defparam \Equal0~10 .lut_mask = 64'h8020000008020000;
defparam \Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = ( \Equal0~4_combout  & ( \Equal0~8_combout  & ( (\Equal0~3_combout  & (\Equal0~1_combout  & (\Equal0~10_combout  & \LessThan0~3_combout ))) ) ) )

	.dataa(!\Equal0~3_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~10_combout ),
	.datad(!\LessThan0~3_combout ),
	.datae(!\Equal0~4_combout ),
	.dataf(!\Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~11 .extended_lut = "off";
defparam \Equal0~11 .lut_mask = 64'h0000000000000001;
defparam \Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \aluin2_A[28]~11 (
// Equation(s):
// \aluin2_A[28]~11_combout  = ( regval2_A[28] & ( (!\aluimm_A~q ) # (off_A[31]) ) ) # ( !regval2_A[28] & ( (off_A[31] & \aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(!off_A[31]),
	.datac(gnd),
	.datad(!\aluimm_A~q ),
	.datae(gnd),
	.dataf(!regval2_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[28]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[28]~11 .extended_lut = "off";
defparam \aluin2_A[28]~11 .lut_mask = 64'h00330033FF33FF33;
defparam \aluin2_A[28]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N11
dffeas \regval1_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[26]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[26] .is_wysiwyg = "true";
defparam \regval1_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \aluin2_A[26]~9_combout  & ( \aluin2_A[27]~10_combout  & ( (!\aluin2_A[28]~11_combout  & (!regval1_A[28] & ((!regval1_A[27]) # (!regval1_A[26])))) # (\aluin2_A[28]~11_combout  & ((!regval1_A[27]) # ((!regval1_A[28]) # 
// (!regval1_A[26])))) ) ) ) # ( !\aluin2_A[26]~9_combout  & ( \aluin2_A[27]~10_combout  & ( (!regval1_A[27] & ((!regval1_A[28]) # (\aluin2_A[28]~11_combout ))) # (regval1_A[27] & (\aluin2_A[28]~11_combout  & !regval1_A[28])) ) ) ) # ( 
// \aluin2_A[26]~9_combout  & ( !\aluin2_A[27]~10_combout  & ( (!\aluin2_A[28]~11_combout  & (!regval1_A[27] & (!regval1_A[28] & !regval1_A[26]))) # (\aluin2_A[28]~11_combout  & ((!regval1_A[28]) # ((!regval1_A[27] & !regval1_A[26])))) ) ) ) # ( 
// !\aluin2_A[26]~9_combout  & ( !\aluin2_A[27]~10_combout  & ( (\aluin2_A[28]~11_combout  & !regval1_A[28]) ) ) )

	.dataa(!regval1_A[27]),
	.datab(!\aluin2_A[28]~11_combout ),
	.datac(!regval1_A[28]),
	.datad(!regval1_A[26]),
	.datae(!\aluin2_A[26]~9_combout ),
	.dataf(!\aluin2_A[27]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h3030B230B2B2F3B2;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( !\Equal0~6_combout  & ( \LessThan1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \aluin2_A[24]~14 (
// Equation(s):
// \aluin2_A[24]~14_combout  = ( \aluimm_A~q  & ( regval2_A[24] & ( off_A[31] ) ) ) # ( !\aluimm_A~q  & ( regval2_A[24] ) ) # ( \aluimm_A~q  & ( !regval2_A[24] & ( off_A[31] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(gnd),
	.datae(!\aluimm_A~q ),
	.dataf(!regval2_A[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[24]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[24]~14 .extended_lut = "off";
defparam \aluin2_A[24]~14 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \aluin2_A[24]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N22
dffeas \regval1_A[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[24]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[24]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \regval1_A[24]~DUPLICATE_q  & ( \aluin2_A[22]~12_combout  & ( (\aluin2_A[24]~14_combout  & ((!regval1_A[23] & ((!regval1_A[22]) # (\aluin2_A[23]~13_combout ))) # (regval1_A[23] & (!regval1_A[22] & \aluin2_A[23]~13_combout )))) ) 
// ) ) # ( !\regval1_A[24]~DUPLICATE_q  & ( \aluin2_A[22]~12_combout  & ( ((!regval1_A[23] & ((!regval1_A[22]) # (\aluin2_A[23]~13_combout ))) # (regval1_A[23] & (!regval1_A[22] & \aluin2_A[23]~13_combout ))) # (\aluin2_A[24]~14_combout ) ) ) ) # ( 
// \regval1_A[24]~DUPLICATE_q  & ( !\aluin2_A[22]~12_combout  & ( (!regval1_A[23] & (\aluin2_A[24]~14_combout  & \aluin2_A[23]~13_combout )) ) ) ) # ( !\regval1_A[24]~DUPLICATE_q  & ( !\aluin2_A[22]~12_combout  & ( ((!regval1_A[23] & \aluin2_A[23]~13_combout 
// )) # (\aluin2_A[24]~14_combout ) ) ) )

	.dataa(!regval1_A[23]),
	.datab(!regval1_A[22]),
	.datac(!\aluin2_A[24]~14_combout ),
	.datad(!\aluin2_A[23]~13_combout ),
	.datae(!\regval1_A[24]~DUPLICATE_q ),
	.dataf(!\aluin2_A[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h0FAF000A8FEF080E;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( \aluin2_A[25]~5_combout  & ( ((\LessThan1~2_combout  & ((!regval1_A[25]) # (\LessThan0~12_combout )))) # (\LessThan0~11_combout ) ) ) # ( !\aluin2_A[25]~5_combout  & ( ((\LessThan1~2_combout  & (!regval1_A[25] & 
// \LessThan0~12_combout ))) # (\LessThan0~11_combout ) ) )

	.dataa(!\LessThan0~11_combout ),
	.datab(!\LessThan1~2_combout ),
	.datac(!regval1_A[25]),
	.datad(!\LessThan0~12_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h5575557575777577;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \Selector31~16 (
// Equation(s):
// \Selector31~16_combout  = ( !alufunc_A[1] & ( ((\Equal0~0_combout  & ((!\aluin2_A[29]~4_combout  & (!regval1_A[29] & \LessThan0~13_combout )) # (\aluin2_A[29]~4_combout  & ((!regval1_A[29]) # (\LessThan0~13_combout )))))) # (\Selector31~7_combout ) ) ) # 
// ( alufunc_A[1] & ( (((!\Equal0~11_combout )) # (\Selector31~7_combout )) ) )

	.dataa(!\aluin2_A[29]~4_combout ),
	.datab(!\Selector31~7_combout ),
	.datac(!\Equal0~11_combout ),
	.datad(!regval1_A[29]),
	.datae(!alufunc_A[1]),
	.dataf(!\LessThan0~13_combout ),
	.datag(!\Equal0~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~16 .extended_lut = "on";
defparam \Selector31~16 .lut_mask = 64'h3733F3F33F37F3F3;
defparam \Selector31~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \Selector31~9 (
// Equation(s):
// \Selector31~9_combout  = ( \Selector31~16_combout  & ( \Selector31~1_combout  ) ) # ( !\Selector31~16_combout  & ( (\Selector31~8_combout  & (\Selector31~1_combout  & ((\LessThan0~20_combout ) # (\LessThan0~10_combout )))) ) )

	.dataa(!\Selector31~8_combout ),
	.datab(!\LessThan0~10_combout ),
	.datac(!\LessThan0~20_combout ),
	.datad(!\Selector31~1_combout ),
	.datae(gnd),
	.dataf(!\Selector31~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~9 .extended_lut = "off";
defparam \Selector31~9 .lut_mask = 64'h0015001500FF00FF;
defparam \Selector31~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N19
dffeas \regval1_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[0]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[0] .is_wysiwyg = "true";
defparam \regval1_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \Selector31~10 (
// Equation(s):
// \Selector31~10_combout  = ( alufunc_A[2] & ( regval1_A[0] & ( (!alufunc_A[3] & !\alufunc_A[1]~DUPLICATE_q ) ) ) ) # ( alufunc_A[2] & ( !regval1_A[0] & ( (!\alufunc_A[1]~DUPLICATE_q  & (!\aluin2_A[0]~6_combout  $ (!alufunc_A[3]))) ) ) )

	.dataa(!\aluin2_A[0]~6_combout ),
	.datab(!alufunc_A[3]),
	.datac(!\alufunc_A[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!alufunc_A[2]),
	.dataf(!regval1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~10 .extended_lut = "off";
defparam \Selector31~10 .lut_mask = 64'h000060600000C0C0;
defparam \Selector31~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( !\aluin2_A[29]~4_combout  & ( (regval1_A[29] & \Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(!regval1_A[29]),
	.datac(gnd),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h0033003300000000;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( \alufunc_A[3]~DUPLICATE_q  & ( (!alufunc_A[2] & !alufunc_A[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h00000000F000F000;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \aluimm_A~q  & ( regval2_A[21] & ( (!off_A[31] & ((regval1_A[21]) # (regval1_A[20]))) ) ) ) # ( !\aluimm_A~q  & ( regval2_A[21] & ( (regval1_A[20] & (!regval2_A[20] & regval1_A[21])) ) ) ) # ( \aluimm_A~q  & ( !regval2_A[21] & ( 
// (!off_A[31] & ((regval1_A[21]) # (regval1_A[20]))) ) ) ) # ( !\aluimm_A~q  & ( !regval2_A[21] & ( ((regval1_A[20] & !regval2_A[20])) # (regval1_A[21]) ) ) )

	.dataa(!regval1_A[20]),
	.datab(!regval2_A[20]),
	.datac(!off_A[31]),
	.datad(!regval1_A[21]),
	.datae(!\aluimm_A~q ),
	.dataf(!regval2_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h44FF50F0004450F0;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N24
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( regval2_A[16] & ( regval2_A[17] & ( (\aluimm_A~DUPLICATE_q  & (!off_A[31] & ((regval1_A[17]) # (\regval1_A[16]~DUPLICATE_q )))) ) ) ) # ( !regval2_A[16] & ( regval2_A[17] & ( (!\aluimm_A~DUPLICATE_q  & 
// (\regval1_A[16]~DUPLICATE_q  & ((regval1_A[17])))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31] & ((regval1_A[17]) # (\regval1_A[16]~DUPLICATE_q )))) ) ) ) # ( regval2_A[16] & ( !regval2_A[17] & ( (!\aluimm_A~DUPLICATE_q  & (((regval1_A[17])))) # 
// (\aluimm_A~DUPLICATE_q  & (!off_A[31] & ((regval1_A[17]) # (\regval1_A[16]~DUPLICATE_q )))) ) ) ) # ( !regval2_A[16] & ( !regval2_A[17] & ( (!\aluimm_A~DUPLICATE_q  & (((regval1_A[17])) # (\regval1_A[16]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & 
// (!off_A[31] & ((regval1_A[17]) # (\regval1_A[16]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\regval1_A[16]~DUPLICATE_q ),
	.datac(!off_A[31]),
	.datad(!regval1_A[17]),
	.datae(!regval2_A[16]),
	.dataf(!regval2_A[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h32FA10FA10721050;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( \aluin2_A[18]~20_combout  & ( \LessThan0~0_combout  & ( (!\aluin2_A[19]~21_combout  & (((regval1_A[18] & \LessThan1~12_combout )) # (regval1_A[19]))) # (\aluin2_A[19]~21_combout  & (regval1_A[18] & (\LessThan1~12_combout  & 
// regval1_A[19]))) ) ) ) # ( !\aluin2_A[18]~20_combout  & ( \LessThan0~0_combout  & ( (!\aluin2_A[19]~21_combout  & (((regval1_A[19]) # (\LessThan1~12_combout )) # (regval1_A[18]))) # (\aluin2_A[19]~21_combout  & (regval1_A[19] & ((\LessThan1~12_combout ) # 
// (regval1_A[18])))) ) ) )

	.dataa(!\aluin2_A[19]~21_combout ),
	.datab(!regval1_A[18]),
	.datac(!\LessThan1~12_combout ),
	.datad(!regval1_A[19]),
	.datae(!\aluin2_A[18]~20_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h000000002ABF02AB;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N0
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \aluimm_A~q  & ( regval1_A[11] & ( !off_A[11] ) ) ) # ( !\aluimm_A~q  & ( regval1_A[11] & ( (!regval2_A[11]) # ((regval1_A[10] & !regval2_A[10])) ) ) ) # ( \aluimm_A~q  & ( !regval1_A[11] & ( (!off_A[11] & regval1_A[10]) ) ) ) # 
// ( !\aluimm_A~q  & ( !regval1_A[11] & ( (regval1_A[10] & (!regval2_A[11] & !regval2_A[10])) ) ) )

	.dataa(!off_A[11]),
	.datab(!regval1_A[10]),
	.datac(!regval2_A[11]),
	.datad(!regval2_A[10]),
	.datae(!\aluimm_A~q ),
	.dataf(!regval1_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h30002222F3F0AAAA;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N42
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( off_A[31] & ( regval2_A[15] & ( (regval1_A[14] & (!regval2_A[14] & (!\aluimm_A~DUPLICATE_q  & regval1_A[15]))) ) ) ) # ( !off_A[31] & ( regval2_A[15] & ( (!regval1_A[14] & (((\aluimm_A~DUPLICATE_q  & regval1_A[15])))) # 
// (regval1_A[14] & (((!regval2_A[14] & regval1_A[15])) # (\aluimm_A~DUPLICATE_q ))) ) ) ) # ( off_A[31] & ( !regval2_A[15] & ( (!\aluimm_A~DUPLICATE_q  & (((regval1_A[14] & !regval2_A[14])) # (regval1_A[15]))) ) ) ) # ( !off_A[31] & ( !regval2_A[15] & ( 
// ((regval1_A[14] & ((!regval2_A[14]) # (\aluimm_A~DUPLICATE_q )))) # (regval1_A[15]) ) ) )

	.dataa(!regval1_A[14]),
	.datab(!regval2_A[14]),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval1_A[15]),
	.datae(!off_A[31]),
	.dataf(!regval2_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h45FF40F0054F0040;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N18
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( \aluin2_A[13]~23_combout  & ( regval1_A[12] & ( ((regval1_A[13] & (!\aluin2_A[12]~22_combout  & \Equal0~2_combout ))) # (\LessThan1~14_combout ) ) ) ) # ( !\aluin2_A[13]~23_combout  & ( regval1_A[12] & ( ((\Equal0~2_combout  & 
// ((!\aluin2_A[12]~22_combout ) # (regval1_A[13])))) # (\LessThan1~14_combout ) ) ) ) # ( \aluin2_A[13]~23_combout  & ( !regval1_A[12] & ( \LessThan1~14_combout  ) ) ) # ( !\aluin2_A[13]~23_combout  & ( !regval1_A[12] & ( ((regval1_A[13] & \Equal0~2_combout 
// )) # (\LessThan1~14_combout ) ) ) )

	.dataa(!regval1_A[13]),
	.datab(!\LessThan1~14_combout ),
	.datac(!\aluin2_A[12]~22_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(!\aluin2_A[13]~23_combout ),
	.dataf(!regval1_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h3377333333F73373;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( \LessThan1~11_combout  & ( \LessThan1~15_combout  & ( (((\LessThan0~4_combout ) # (\LessThan0~3_combout )) # (\LessThan1~13_combout )) # (\LessThan1~16_combout ) ) ) ) # ( !\LessThan1~11_combout  & ( \LessThan1~15_combout  & ( 
// ((\LessThan0~4_combout ) # (\LessThan1~13_combout )) # (\LessThan1~16_combout ) ) ) ) # ( \LessThan1~11_combout  & ( !\LessThan1~15_combout  & ( ((\LessThan0~3_combout ) # (\LessThan1~13_combout )) # (\LessThan1~16_combout ) ) ) ) # ( 
// !\LessThan1~11_combout  & ( !\LessThan1~15_combout  & ( (\LessThan1~13_combout ) # (\LessThan1~16_combout ) ) ) )

	.dataa(!\LessThan1~16_combout ),
	.datab(!\LessThan1~13_combout ),
	.datac(!\LessThan0~3_combout ),
	.datad(!\LessThan0~4_combout ),
	.datae(!\LessThan1~11_combout ),
	.dataf(!\LessThan1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h77777F7F77FF7FFF;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \aluin2_A[5]~0_combout  & ( (\regval1_A[5]~DUPLICATE_q  & (regval1_A[4] & !\aluin2_A[4]~2_combout )) ) ) # ( !\aluin2_A[5]~0_combout  & ( ((regval1_A[4] & !\aluin2_A[4]~2_combout )) # (\regval1_A[5]~DUPLICATE_q ) ) )

	.dataa(!\regval1_A[5]~DUPLICATE_q ),
	.datab(!regval1_A[4]),
	.datac(!\aluin2_A[4]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h7575757510101010;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( regval1_A[6] & ( \aluin2_A[6]~19_combout  & ( (\LessThan1~8_combout  & ((!\LessThan1~9_combout  & (!\aluin2_A[7]~1_combout  & \regval1_A[7]~DUPLICATE_q )) # (\LessThan1~9_combout  & ((!\aluin2_A[7]~1_combout ) # 
// (\regval1_A[7]~DUPLICATE_q ))))) ) ) ) # ( !regval1_A[6] & ( \aluin2_A[6]~19_combout  & ( (!\aluin2_A[7]~1_combout  & (\LessThan1~8_combout  & \regval1_A[7]~DUPLICATE_q )) ) ) ) # ( regval1_A[6] & ( !\aluin2_A[6]~19_combout  & ( (\LessThan1~8_combout  & 
// ((!\aluin2_A[7]~1_combout ) # (\regval1_A[7]~DUPLICATE_q ))) ) ) ) # ( !regval1_A[6] & ( !\aluin2_A[6]~19_combout  & ( (\LessThan1~8_combout  & ((!\LessThan1~9_combout  & (!\aluin2_A[7]~1_combout  & \regval1_A[7]~DUPLICATE_q )) # (\LessThan1~9_combout  & 
// ((!\aluin2_A[7]~1_combout ) # (\regval1_A[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!\LessThan1~9_combout ),
	.datab(!\aluin2_A[7]~1_combout ),
	.datac(!\LessThan1~8_combout ),
	.datad(!\regval1_A[7]~DUPLICATE_q ),
	.datae(!regval1_A[6]),
	.dataf(!\aluin2_A[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h040D0C0F000C040D;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N9
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \aluin2_A[8]~17_combout  & ( (!\aluin2_A[9]~18_combout  & regval1_A[9]) ) ) # ( !\aluin2_A[8]~17_combout  & ( (!regval1_A[8] & (!\aluin2_A[9]~18_combout  & regval1_A[9])) # (regval1_A[8] & ((!\aluin2_A[9]~18_combout ) # 
// (regval1_A[9]))) ) )

	.dataa(gnd),
	.datab(!regval1_A[8]),
	.datac(!\aluin2_A[9]~18_combout ),
	.datad(!regval1_A[9]),
	.datae(gnd),
	.dataf(!\aluin2_A[8]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h30F330F300F000F0;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N27
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \aluin2_A[0]~6_combout  & ( (regval1_A[1] & !\aluin2_A[1]~16_combout ) ) ) # ( !\aluin2_A[0]~6_combout  & ( (!regval1_A[0] & (regval1_A[1] & !\aluin2_A[1]~16_combout )) # (regval1_A[0] & ((!\aluin2_A[1]~16_combout ) # 
// (regval1_A[1]))) ) )

	.dataa(gnd),
	.datab(!regval1_A[0]),
	.datac(!regval1_A[1]),
	.datad(!\aluin2_A[1]~16_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h3F033F030F000F00;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \LessThan1~5_combout  & ( \Equal0~3_combout  & ( (!\aluin2_A[3]~15_combout  & (((!\aluin2_A[2]~3_combout ) # (regval1_A[2])) # (regval1_A[3]))) # (\aluin2_A[3]~15_combout  & (regval1_A[3] & ((!\aluin2_A[2]~3_combout ) # 
// (regval1_A[2])))) ) ) ) # ( !\LessThan1~5_combout  & ( \Equal0~3_combout  & ( (!\aluin2_A[3]~15_combout  & (((!\aluin2_A[2]~3_combout  & regval1_A[2])) # (regval1_A[3]))) # (\aluin2_A[3]~15_combout  & (regval1_A[3] & (!\aluin2_A[2]~3_combout  & 
// regval1_A[2]))) ) ) )

	.dataa(!\aluin2_A[3]~15_combout ),
	.datab(!regval1_A[3]),
	.datac(!\aluin2_A[2]~3_combout ),
	.datad(!regval1_A[2]),
	.datae(!\LessThan1~5_combout ),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h0000000022B2B2BB;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N51
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \Equal0~8_combout  & ( \Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( \LessThan1~6_combout  & ( \Selector31~4_combout  & ( (\Equal0~12_combout ) # (\LessThan1~17_combout ) ) ) ) # ( !\LessThan1~6_combout  & ( \Selector31~4_combout  & ( ((\Equal0~12_combout  & ((\LessThan1~7_combout ) # 
// (\LessThan1~10_combout )))) # (\LessThan1~17_combout ) ) ) )

	.dataa(!\LessThan1~17_combout ),
	.datab(!\LessThan1~10_combout ),
	.datac(!\LessThan1~7_combout ),
	.datad(!\Equal0~12_combout ),
	.datae(!\LessThan1~6_combout ),
	.dataf(!\Selector31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'h00000000557F55FF;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \Selector31~1_combout  & ( \aluin2_A[30]~7_combout  & ( (\alufunc_A[1]~DUPLICATE_q  & ((!\aluin2_A[31]~8_combout ) # (regval1_A[31]))) ) ) ) # ( \Selector31~1_combout  & ( !\aluin2_A[30]~7_combout  & ( (\alufunc_A[1]~DUPLICATE_q 
//  & ((!\aluin2_A[31]~8_combout  & ((!regval1_A[30]) # (regval1_A[31]))) # (\aluin2_A[31]~8_combout  & (!regval1_A[30] & regval1_A[31])))) ) ) )

	.dataa(!\aluin2_A[31]~8_combout ),
	.datab(!\alufunc_A[1]~DUPLICATE_q ),
	.datac(!regval1_A[30]),
	.datad(!regval1_A[31]),
	.datae(!\Selector31~1_combout ),
	.dataf(!\aluin2_A[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h0000203200002233;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \regval1_A[24]~DUPLICATE_q  & ( \aluin2_A[22]~12_combout  & ( (!\aluin2_A[24]~14_combout ) # ((regval1_A[23] & !\aluin2_A[23]~13_combout )) ) ) ) # ( !\regval1_A[24]~DUPLICATE_q  & ( \aluin2_A[22]~12_combout  & ( (regval1_A[23] & 
// (!\aluin2_A[23]~13_combout  & !\aluin2_A[24]~14_combout )) ) ) ) # ( \regval1_A[24]~DUPLICATE_q  & ( !\aluin2_A[22]~12_combout  & ( (!\aluin2_A[24]~14_combout ) # ((!regval1_A[23] & (!\aluin2_A[23]~13_combout  & regval1_A[22])) # (regval1_A[23] & 
// ((!\aluin2_A[23]~13_combout ) # (regval1_A[22])))) ) ) ) # ( !\regval1_A[24]~DUPLICATE_q  & ( !\aluin2_A[22]~12_combout  & ( (!\aluin2_A[24]~14_combout  & ((!regval1_A[23] & (!\aluin2_A[23]~13_combout  & regval1_A[22])) # (regval1_A[23] & 
// ((!\aluin2_A[23]~13_combout ) # (regval1_A[22]))))) ) ) )

	.dataa(!regval1_A[23]),
	.datab(!\aluin2_A[23]~13_combout ),
	.datac(!\aluin2_A[24]~14_combout ),
	.datad(!regval1_A[22]),
	.datae(!\regval1_A[24]~DUPLICATE_q ),
	.dataf(!\aluin2_A[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h40D0F4FD4040F4F4;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( regval1_A[27] & ( \aluin2_A[27]~10_combout  & ( (!\aluin2_A[28]~11_combout  & (((\regval1_A[26]~DUPLICATE_q  & !\aluin2_A[26]~9_combout )) # (regval1_A[28]))) # (\aluin2_A[28]~11_combout  & (\regval1_A[26]~DUPLICATE_q  & 
// (!\aluin2_A[26]~9_combout  & regval1_A[28]))) ) ) ) # ( !regval1_A[27] & ( \aluin2_A[27]~10_combout  & ( (!\aluin2_A[28]~11_combout  & regval1_A[28]) ) ) ) # ( regval1_A[27] & ( !\aluin2_A[27]~10_combout  & ( (!\aluin2_A[28]~11_combout ) # (regval1_A[28]) 
// ) ) ) # ( !regval1_A[27] & ( !\aluin2_A[27]~10_combout  & ( (!\aluin2_A[28]~11_combout  & (((\regval1_A[26]~DUPLICATE_q  & !\aluin2_A[26]~9_combout )) # (regval1_A[28]))) # (\aluin2_A[28]~11_combout  & (\regval1_A[26]~DUPLICATE_q  & 
// (!\aluin2_A[26]~9_combout  & regval1_A[28]))) ) ) )

	.dataa(!\aluin2_A[28]~11_combout ),
	.datab(!\regval1_A[26]~DUPLICATE_q ),
	.datac(!\aluin2_A[26]~9_combout ),
	.datad(!regval1_A[28]),
	.datae(!regval1_A[27]),
	.dataf(!\aluin2_A[27]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h20BAAAFF00AA20BA;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( \LessThan1~2_combout  & ( \aluin2_A[25]~5_combout  & ( (\Equal0~1_combout  & (((regval1_A[25] & \LessThan1~4_combout )) # (\LessThan1~3_combout ))) ) ) ) # ( !\LessThan1~2_combout  & ( \aluin2_A[25]~5_combout  & ( 
// (\Equal0~1_combout  & \LessThan1~3_combout ) ) ) ) # ( \LessThan1~2_combout  & ( !\aluin2_A[25]~5_combout  & ( (\Equal0~1_combout  & (((\LessThan1~3_combout ) # (\LessThan1~4_combout )) # (regval1_A[25]))) ) ) ) # ( !\LessThan1~2_combout  & ( 
// !\aluin2_A[25]~5_combout  & ( (\Equal0~1_combout  & \LessThan1~3_combout ) ) ) )

	.dataa(!regval1_A[25]),
	.datab(!\LessThan1~4_combout ),
	.datac(!\Equal0~1_combout ),
	.datad(!\LessThan1~3_combout ),
	.datae(!\LessThan1~2_combout ),
	.dataf(!\aluin2_A[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h000F070F000F010F;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( \Selector31~2_combout  & ( \Selector31~3_combout  & ( (\Selector31~0_combout  & \Equal0~11_combout ) ) ) ) # ( !\Selector31~2_combout  & ( \Selector31~3_combout  & ( (\Selector31~0_combout  & \Equal0~11_combout ) ) ) ) # ( 
// \Selector31~2_combout  & ( !\Selector31~3_combout  & ( (!\LessThan1~1_combout  & ((!\Selector31~5_combout ) # ((\Selector31~0_combout  & \Equal0~11_combout )))) # (\LessThan1~1_combout  & (\Selector31~0_combout  & ((\Equal0~11_combout )))) ) ) ) # ( 
// !\Selector31~2_combout  & ( !\Selector31~3_combout  & ( (\Selector31~0_combout  & \Equal0~11_combout ) ) ) )

	.dataa(!\LessThan1~1_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Selector31~5_combout ),
	.datad(!\Equal0~11_combout ),
	.datae(!\Selector31~2_combout ),
	.dataf(!\Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'h0033A0B300330033;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \Selector31~11 (
// Equation(s):
// \Selector31~11_combout  = ( \Selector31~10_combout  & ( \Selector31~6_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((!alufunc_A[5])) # (\Selector31~12_combout ))) # (\alufunc_A[0]~DUPLICATE_q  & (((\Selector31~9_combout ) # (alufunc_A[5])))) ) ) ) # ( 
// !\Selector31~10_combout  & ( \Selector31~6_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((!alufunc_A[5])) # (\Selector31~12_combout ))) # (\alufunc_A[0]~DUPLICATE_q  & (((!alufunc_A[5] & \Selector31~9_combout )))) ) ) ) # ( \Selector31~10_combout  & ( 
// !\Selector31~6_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (\Selector31~12_combout  & (alufunc_A[5]))) # (\alufunc_A[0]~DUPLICATE_q  & (((\Selector31~9_combout ) # (alufunc_A[5])))) ) ) ) # ( !\Selector31~10_combout  & ( !\Selector31~6_combout  & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & (\Selector31~12_combout  & (alufunc_A[5]))) # (\alufunc_A[0]~DUPLICATE_q  & (((!alufunc_A[5] & \Selector31~9_combout )))) ) ) )

	.dataa(!\Selector31~12_combout ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[5]),
	.datad(!\Selector31~9_combout ),
	.datae(!\Selector31~10_combout ),
	.dataf(!\Selector31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~11 .extended_lut = "off";
defparam \Selector31~11 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Selector31~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N2
dffeas \aluout_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[0] .is_wysiwyg = "true";
defparam \aluout_M[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N6
cyclonev_lcell_comb \Equal8~6 (
// Equation(s):
// \Equal8~6_combout  = ( \Equal8~1_combout  & ( \dmem~34_combout  & ( (\Equal8~5_combout  & (aluout_M[31] & (\Equal8~2_combout  & !aluout_M[0]))) ) ) )

	.dataa(!\Equal8~5_combout ),
	.datab(!aluout_M[31]),
	.datac(!\Equal8~2_combout ),
	.datad(!aluout_M[0]),
	.datae(!\Equal8~1_combout ),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~6 .extended_lut = "off";
defparam \Equal8~6 .lut_mask = 64'h0000000000000100;
defparam \Equal8~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N2
dffeas \wmemval_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[5] .is_wysiwyg = "true";
defparam \wmemval_M[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y7_N28
dffeas \switches|sdata[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[5] .is_wysiwyg = "true";
defparam \switches|sdata[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \dbus[5]~11 (
// Equation(s):
// \dbus[5]~11_combout  = ( wmemval_M[5] & ( \switches|sdata [5] & ( ((\dbus[2]~10_combout  & (\Equal8~6_combout  & \Equal8~3_combout ))) # (\wrmem_M~DUPLICATE_q ) ) ) ) # ( !wmemval_M[5] & ( \switches|sdata [5] & ( (\dbus[2]~10_combout  & (\Equal8~6_combout 
//  & \Equal8~3_combout )) ) ) ) # ( wmemval_M[5] & ( !\switches|sdata [5] & ( \wrmem_M~DUPLICATE_q  ) ) )

	.dataa(!\dbus[2]~10_combout ),
	.datab(!\Equal8~6_combout ),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!\Equal8~3_combout ),
	.datae(!wmemval_M[5]),
	.dataf(!\switches|sdata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~11 .extended_lut = "off";
defparam \dbus[5]~11 .lut_mask = 64'h00000F0F00110F1F;
defparam \dbus[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[5]~12_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[5]~12_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004A016144E11D650425FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \dmem~68 (
// Equation(s):
// \dmem~68_combout  = ( !\dbus[5]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~68 .extended_lut = "off";
defparam \dmem~68 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N8
dffeas \dmem~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \dbus[5]~9 (
// Equation(s):
// \dbus[5]~9_combout  = ( \dmem~6_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout )))) ) ) # ( !\dmem~6_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~6_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~9 .extended_lut = "off";
defparam \dbus[5]~9 .lut_mask = 64'hF1FBF1FB010B010B;
defparam \dbus[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N17
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \dbus[5]~12 (
// Equation(s):
// \dbus[5]~12_combout  = ( \dbus[10]~3_combout  & ( dmem_rtl_0_bypass[40] & ( ((!\dmem~41_combout  & ((\dbus[5]~9_combout ))) # (\dmem~41_combout  & (!dmem_rtl_0_bypass[39]))) # (\dbus[5]~11_combout ) ) ) ) # ( !\dbus[10]~3_combout  & ( 
// dmem_rtl_0_bypass[40] & ( \dbus[5]~11_combout  ) ) ) # ( \dbus[10]~3_combout  & ( !dmem_rtl_0_bypass[40] & ( (!dmem_rtl_0_bypass[39]) # (\dbus[5]~11_combout ) ) ) ) # ( !\dbus[10]~3_combout  & ( !dmem_rtl_0_bypass[40] & ( \dbus[5]~11_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[39]),
	.datab(!\dmem~41_combout ),
	.datac(!\dbus[5]~11_combout ),
	.datad(!\dbus[5]~9_combout ),
	.datae(!\dbus[10]~3_combout ),
	.dataf(!dmem_rtl_0_bypass[40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~12 .extended_lut = "off";
defparam \dbus[5]~12 .lut_mask = 64'h0F0FAFAF0F0F2FEF;
defparam \dbus[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N48
cyclonev_lcell_comb \memout_M[5]~31 (
// Equation(s):
// \memout_M[5]~31_combout  = ( \memout_M[5]~4_combout  ) # ( !\memout_M[5]~4_combout  & ( (\memout_M[2]~0_combout  & \dbus[5]~12_combout ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dbus[5]~12_combout ),
	.datae(gnd),
	.dataf(!\memout_M[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[5]~31 .extended_lut = "off";
defparam \memout_M[5]~31 .lut_mask = 64'h00550055FFFFFFFF;
defparam \memout_M[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N50
dffeas \memout_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[5]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[5] .is_wysiwyg = "true";
defparam \memout_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N41
dffeas \pcplus_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[5] .is_wysiwyg = "true";
defparam \pcplus_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N16
dffeas \pcplus_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[5] .is_wysiwyg = "true";
defparam \pcplus_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N34
dffeas \aluout_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[5] .is_wysiwyg = "true";
defparam \aluout_W[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N24
cyclonev_lcell_comb \wregval_W[5]~1 (
// Equation(s):
// \wregval_W[5]~1_combout  = ( aluout_W[5] & ( \selaluout_W~q  ) ) # ( aluout_W[5] & ( !\selaluout_W~q  & ( (!\selmemout_W~q  & (\selpcplus_W~DUPLICATE_q  & ((pcplus_W[5])))) # (\selmemout_W~q  & (((memout_W[5])))) ) ) ) # ( !aluout_W[5] & ( !\selaluout_W~q 
//  & ( (!\selmemout_W~q  & (\selpcplus_W~DUPLICATE_q  & ((pcplus_W[5])))) # (\selmemout_W~q  & (((memout_W[5])))) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!\selpcplus_W~DUPLICATE_q ),
	.datac(!memout_W[5]),
	.datad(!pcplus_W[5]),
	.datae(!aluout_W[5]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[5]~1 .extended_lut = "off";
defparam \wregval_W[5]~1 .lut_mask = 64'h052705270000FFFF;
defparam \wregval_W[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N9
cyclonev_lcell_comb \regs~24feeder (
// Equation(s):
// \regs~24feeder_combout  = ( \wregval_W[23]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[23]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~24feeder .extended_lut = "off";
defparam \regs~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N10
dffeas \regs~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~24 .is_wysiwyg = "true";
defparam \regs~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \regval1_D[23]~56 (
// Equation(s):
// \regval1_D[23]~56_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~24_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[36]))))) # (\forw1W_D~combout  & (result_W[23])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a23 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[36]))))) # (\forw1W_D~combout  & (result_W[23])) ) )

	.dataa(!result_W[23]),
	.datab(!regs_rtl_0_bypass[36]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~24_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[23]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[23]~56 .extended_lut = "on";
defparam \regval1_D[23]~56 .lut_mask = 64'h0F330F3355555555;
defparam \regval1_D[23]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N36
cyclonev_lcell_comb \regval1_D[23]~35 (
// Equation(s):
// \regval1_D[23]~35_combout  = ( \forw1M_D~combout  & ( \result_M[23]~26_combout  & ( ((!\forw1A_D~2_combout ) # (\result_A[23]~33_combout )) # (\result_A[23]~34_combout ) ) ) ) # ( !\forw1M_D~combout  & ( \result_M[23]~26_combout  & ( (!\forw1A_D~2_combout 
//  & (\regval1_D[23]~56_combout )) # (\forw1A_D~2_combout  & (((\result_A[23]~33_combout ) # (\result_A[23]~34_combout )))) ) ) ) # ( \forw1M_D~combout  & ( !\result_M[23]~26_combout  & ( (\forw1A_D~2_combout  & ((\result_A[23]~33_combout ) # 
// (\result_A[23]~34_combout ))) ) ) ) # ( !\forw1M_D~combout  & ( !\result_M[23]~26_combout  & ( (!\forw1A_D~2_combout  & (\regval1_D[23]~56_combout )) # (\forw1A_D~2_combout  & (((\result_A[23]~33_combout ) # (\result_A[23]~34_combout )))) ) ) )

	.dataa(!\regval1_D[23]~56_combout ),
	.datab(!\result_A[23]~34_combout ),
	.datac(!\forw1A_D~2_combout ),
	.datad(!\result_A[23]~33_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\result_M[23]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[23]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[23]~35 .extended_lut = "off";
defparam \regval1_D[23]~35 .lut_mask = 64'h535F030F535FF3FF;
defparam \regval1_D[23]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N37
dffeas \regval1_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[23]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[23] .is_wysiwyg = "true";
defparam \regval1_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( regval1_A[23] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[23]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~58  ))
// \Add1~54  = CARRY(( regval1_A[23] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[23]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~58  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[23]),
	.datad(!regval1_A[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( regval1_A[23] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[23]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~58  ))
// \Add2~54  = CARRY(( regval1_A[23] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[23]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~58  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h000011DD00000F0F;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N6
cyclonev_lcell_comb \result_A[23]~33 (
// Equation(s):
// \result_A[23]~33_combout  = ( \Add1~53_sumout  & ( \Add2~53_sumout  & ( (\result_A[1]~4_combout  & (((\Selector0~1_combout ) # (\Selector8~0_combout )) # (\Selector0~2_combout ))) ) ) ) # ( !\Add1~53_sumout  & ( \Add2~53_sumout  & ( 
// (\result_A[1]~4_combout  & ((\Selector0~1_combout ) # (\Selector8~0_combout ))) ) ) ) # ( \Add1~53_sumout  & ( !\Add2~53_sumout  & ( (\result_A[1]~4_combout  & ((\Selector8~0_combout ) # (\Selector0~2_combout ))) ) ) ) # ( !\Add1~53_sumout  & ( 
// !\Add2~53_sumout  & ( (\result_A[1]~4_combout  & \Selector8~0_combout ) ) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Selector8~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add1~53_sumout ),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[23]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[23]~33 .extended_lut = "off";
defparam \result_A[23]~33 .lut_mask = 64'h0505151505551555;
defparam \result_A[23]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N15
cyclonev_lcell_comb \result_A[23]~53 (
// Equation(s):
// \result_A[23]~53_combout  = ( \result_A[23]~34_combout  ) # ( !\result_A[23]~34_combout  & ( \result_A[23]~33_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_A[23]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[23]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[23]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[23]~53 .extended_lut = "off";
defparam \result_A[23]~53 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_A[23]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N17
dffeas \restmp_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[23]~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[23] .is_wysiwyg = "true";
defparam \restmp_M[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N48
cyclonev_lcell_comb \result_M[23]~26 (
// Equation(s):
// \result_M[23]~26_combout  = ( \dbus[23]~75_combout  & ( \selmemout_M~q  & ( ((HexOut[23] & \memout_M[10]~11_combout )) # (\memout_M[2]~0_combout ) ) ) ) # ( !\dbus[23]~75_combout  & ( \selmemout_M~q  & ( (HexOut[23] & \memout_M[10]~11_combout ) ) ) ) # ( 
// \dbus[23]~75_combout  & ( !\selmemout_M~q  & ( restmp_M[23] ) ) ) # ( !\dbus[23]~75_combout  & ( !\selmemout_M~q  & ( restmp_M[23] ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!HexOut[23]),
	.datac(!\memout_M[10]~11_combout ),
	.datad(!restmp_M[23]),
	.datae(!\dbus[23]~75_combout ),
	.dataf(!\selmemout_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[23]~26 .extended_lut = "off";
defparam \result_M[23]~26 .lut_mask = 64'h00FF00FF03035757;
defparam \result_M[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N32
dffeas \regs_rtl_1_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[23]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N43
dffeas \regs~57 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[23]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~57 .is_wysiwyg = "true";
defparam \regs~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N30
cyclonev_lcell_comb \regval2_D[23]~56 (
// Equation(s):
// \regval2_D[23]~56_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~57_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[36]))))) # (\forw2W_D~combout  & (result_W[23])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a23 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[36]))))) # (\forw2W_D~combout  & (result_W[23])) ) )

	.dataa(!result_W[23]),
	.datab(!regs_rtl_1_bypass[36]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a23 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~57_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[23]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[23]~56 .extended_lut = "on";
defparam \regval2_D[23]~56 .lut_mask = 64'h0F550F5533553355;
defparam \regval2_D[23]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N42
cyclonev_lcell_comb \regval2_D[23]~39 (
// Equation(s):
// \regval2_D[23]~39_combout  = ( \forw2A_D~2_combout  & ( \regval2_D[23]~56_combout  & ( (\result_A[23]~33_combout ) # (\result_A[23]~34_combout ) ) ) ) # ( !\forw2A_D~2_combout  & ( \regval2_D[23]~56_combout  & ( (!\forw2M_D~combout ) # 
// (\result_M[23]~26_combout ) ) ) ) # ( \forw2A_D~2_combout  & ( !\regval2_D[23]~56_combout  & ( (\result_A[23]~33_combout ) # (\result_A[23]~34_combout ) ) ) ) # ( !\forw2A_D~2_combout  & ( !\regval2_D[23]~56_combout  & ( (\forw2M_D~combout  & 
// \result_M[23]~26_combout ) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\result_A[23]~34_combout ),
	.datac(!\result_M[23]~26_combout ),
	.datad(!\result_A[23]~33_combout ),
	.datae(!\forw2A_D~2_combout ),
	.dataf(!\regval2_D[23]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[23]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[23]~39 .extended_lut = "off";
defparam \regval2_D[23]~39 .lut_mask = 64'h050533FFAFAF33FF;
defparam \regval2_D[23]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N44
dffeas \regval2_A[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[23]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[23]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \aluin2_A[23]~13 (
// Equation(s):
// \aluin2_A[23]~13_combout  = ( \regval2_A[23]~DUPLICATE_q  & ( (!\aluimm_A~q ) # (off_A[31]) ) ) # ( !\regval2_A[23]~DUPLICATE_q  & ( (off_A[31] & \aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!\aluimm_A~q ),
	.datae(gnd),
	.dataf(!\regval2_A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[23]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[23]~13 .extended_lut = "off";
defparam \aluin2_A[23]~13 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[23]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \aluin2_A[23]~13_combout  & ( regval1_A[23] & ( (alufunc_A[2] & ((!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q )) # (alufunc_A[1] & (\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[23]~13_combout  
// & ( regval1_A[23] & ( (alufunc_A[2] & ((!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (!\alufunc_A[0]~DUPLICATE_q ))) # (alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( \aluin2_A[23]~13_combout  & ( !regval1_A[23] 
// & ( (alufunc_A[2] & ((!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (!\alufunc_A[0]~DUPLICATE_q ))) # (alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[23]~13_combout  & ( !regval1_A[23] & ( (alufunc_A[2] 
// & (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!\aluin2_A[23]~13_combout ),
	.dataf(!regval1_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h0504144014404140;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N0
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \Add1~53_sumout  & ( \Add2~53_sumout  & ( ((\Selector0~1_combout ) # (\Selector0~2_combout )) # (\Selector8~0_combout ) ) ) ) # ( !\Add1~53_sumout  & ( \Add2~53_sumout  & ( (\Selector0~1_combout ) # (\Selector8~0_combout ) ) ) ) 
// # ( \Add1~53_sumout  & ( !\Add2~53_sumout  & ( (\Selector0~2_combout ) # (\Selector8~0_combout ) ) ) ) # ( !\Add1~53_sumout  & ( !\Add2~53_sumout  & ( \Selector8~0_combout  ) ) )

	.dataa(!\Selector8~0_combout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(gnd),
	.datae(!\Add1~53_sumout ),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h555577775F5F7F7F;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N1
dffeas \aluout_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[23] .is_wysiwyg = "true";
defparam \aluout_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N1
dffeas \aluout_M[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[22]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N0
cyclonev_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = ( \aluout_M[22]~DUPLICATE_q  & ( aluout_M[21] & ( (aluout_M[26] & (aluout_M[25] & (\aluout_M[24]~DUPLICATE_q  & aluout_M[23]))) ) ) )

	.dataa(!aluout_M[26]),
	.datab(!aluout_M[25]),
	.datac(!\aluout_M[24]~DUPLICATE_q ),
	.datad(!aluout_M[23]),
	.datae(!\aluout_M[22]~DUPLICATE_q ),
	.dataf(!aluout_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~1 .extended_lut = "off";
defparam \Equal8~1 .lut_mask = 64'h0000000000000001;
defparam \Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N26
dffeas \aluout_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector30~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[1] .is_wysiwyg = "true";
defparam \aluout_M[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = ( \wrmem_M~q  & ( !aluout_M[1] & ( (aluout_M[14] & (\aluout_M[12]~DUPLICATE_q  & aluout_M[13])) ) ) )

	.dataa(gnd),
	.datab(!aluout_M[14]),
	.datac(!\aluout_M[12]~DUPLICATE_q ),
	.datad(!aluout_M[13]),
	.datae(!\wrmem_M~q ),
	.dataf(!aluout_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always4~0 .extended_lut = "off";
defparam \always4~0 .lut_mask = 64'h0000000300000000;
defparam \always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = ( aluout_M[5] & ( (!aluout_M[7] & (!aluout_M[2] & !aluout_M[4])) ) )

	.dataa(!aluout_M[7]),
	.datab(gnd),
	.datac(!aluout_M[2]),
	.datad(!aluout_M[4]),
	.datae(gnd),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~0 .extended_lut = "off";
defparam \Equal9~0 .lut_mask = 64'h00000000A000A000;
defparam \Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \always4~1 (
// Equation(s):
// \always4~1_combout  = ( \always4~0_combout  & ( \Equal9~0_combout  & ( (\dmem~34_combout  & (\Equal8~2_combout  & (\Equal8~1_combout  & \Equal8~0_combout ))) ) ) )

	.dataa(!\dmem~34_combout ),
	.datab(!\Equal8~2_combout ),
	.datac(!\Equal8~1_combout ),
	.datad(!\Equal8~0_combout ),
	.datae(!\always4~0_combout ),
	.dataf(!\Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always4~1 .extended_lut = "off";
defparam \always4~1 .lut_mask = 64'h0000000000000001;
defparam \always4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N32
dffeas \led[4]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wmemval_M[4]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N6
cyclonev_lcell_comb \HexOut[4]~2 (
// Equation(s):
// \HexOut[4]~2_combout  = ( !\wmemval_M[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wmemval_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[4]~2 .extended_lut = "off";
defparam \HexOut[4]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N33
cyclonev_lcell_comb \HexOut[4]~feeder (
// Equation(s):
// \HexOut[4]~feeder_combout  = ( \HexOut[4]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[4]~feeder .extended_lut = "off";
defparam \HexOut[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HexOut[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N35
dffeas \HexOut[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[4] .is_wysiwyg = "true";
defparam \HexOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \memout_M[4]~7 (
// Equation(s):
// \memout_M[4]~7_combout  = ( HexOut[4] & ( (\dmem~40_combout  & (aluout_M[5] & \led[4]~_Duplicate_1_q )) ) ) # ( !HexOut[4] & ( (\dmem~40_combout  & ((!aluout_M[5]) # (\led[4]~_Duplicate_1_q ))) ) )

	.dataa(!\dmem~40_combout ),
	.datab(gnd),
	.datac(!aluout_M[5]),
	.datad(!\led[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[4]~7 .extended_lut = "off";
defparam \memout_M[4]~7 .lut_mask = 64'h5055505500050005;
defparam \memout_M[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \memout_M[4]~8 (
// Equation(s):
// \memout_M[4]~8_combout  = ( \WideNor0~combout  & ( \memout_M[4]~7_combout  & ( (\Equal8~4_combout  & ((!\keys|Equal0~1_combout ) # (aluout_M[2]))) ) ) )

	.dataa(gnd),
	.datab(!aluout_M[2]),
	.datac(!\Equal8~4_combout ),
	.datad(!\keys|Equal0~1_combout ),
	.datae(!\WideNor0~combout ),
	.dataf(!\memout_M[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[4]~8 .extended_lut = "off";
defparam \memout_M[4]~8 .lut_mask = 64'h0000000000000F03;
defparam \memout_M[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N13
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[4]~18_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[4]~18_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004801512400A5D08C120000000000000000";
// synopsys translate_on

// Location: FF_X47_Y7_N44
dffeas \dmem~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[4]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N36
cyclonev_lcell_comb \dbus[4]~16 (
// Equation(s):
// \dbus[4]~16_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \dmem~5_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \dmem~5_q  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\dmem~5_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\dmem~5_q  & ( (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\dmem~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~16 .extended_lut = "off";
defparam \dbus[4]~16 .lut_mask = 64'h00030C0FF0F3FCFF;
defparam \dbus[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N20
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y2_N52
dffeas \switches|sdata[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[4] .is_wysiwyg = "true";
defparam \switches|sdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N35
dffeas \wmemval_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[4]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4] .is_wysiwyg = "true";
defparam \wmemval_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N24
cyclonev_lcell_comb \dbus[4]~17 (
// Equation(s):
// \dbus[4]~17_combout  = ( \switches|sdata [4] & ( wmemval_M[4] & ( ((\dbus[2]~10_combout  & (\Equal8~3_combout  & \Equal8~6_combout ))) # (\wrmem_M~DUPLICATE_q ) ) ) ) # ( !\switches|sdata [4] & ( wmemval_M[4] & ( \wrmem_M~DUPLICATE_q  ) ) ) # ( 
// \switches|sdata [4] & ( !wmemval_M[4] & ( (\dbus[2]~10_combout  & (\Equal8~3_combout  & \Equal8~6_combout )) ) ) )

	.dataa(!\dbus[2]~10_combout ),
	.datab(!\Equal8~3_combout ),
	.datac(!\Equal8~6_combout ),
	.datad(!\wrmem_M~DUPLICATE_q ),
	.datae(!\switches|sdata [4]),
	.dataf(!wmemval_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~17 .extended_lut = "off";
defparam \dbus[4]~17 .lut_mask = 64'h0000010100FF01FF;
defparam \dbus[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N18
cyclonev_lcell_comb \dbus[4]~18 (
// Equation(s):
// \dbus[4]~18_combout  = ( dmem_rtl_0_bypass[37] & ( \dbus[4]~17_combout  ) ) # ( !dmem_rtl_0_bypass[37] & ( \dbus[4]~17_combout  ) ) # ( dmem_rtl_0_bypass[37] & ( !\dbus[4]~17_combout  & ( (\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[38]) # 
// ((\dbus[4]~16_combout ) # (\dmem~41_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[37] & ( !\dbus[4]~17_combout  & ( (dmem_rtl_0_bypass[38] & (!\dmem~41_combout  & (\dbus[4]~16_combout  & \dbus[10]~3_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[38]),
	.datab(!\dmem~41_combout ),
	.datac(!\dbus[4]~16_combout ),
	.datad(!\dbus[10]~3_combout ),
	.datae(!dmem_rtl_0_bypass[37]),
	.dataf(!\dbus[4]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~18 .extended_lut = "off";
defparam \dbus[4]~18 .lut_mask = 64'h000400BFFFFFFFFF;
defparam \dbus[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \memout_M[4]~33 (
// Equation(s):
// \memout_M[4]~33_combout  = ( \dbus[4]~18_combout  & ( (\memout_M[4]~8_combout ) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[4]~18_combout  & ( \memout_M[4]~8_combout  ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\memout_M[4]~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[4]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[4]~33 .extended_lut = "off";
defparam \memout_M[4]~33 .lut_mask = 64'h3333333377777777;
defparam \memout_M[4]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N49
dffeas \memout_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[4]~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[4] .is_wysiwyg = "true";
defparam \memout_W[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N15
cyclonev_lcell_comb \pcplus_M[4]~feeder (
// Equation(s):
// \pcplus_M[4]~feeder_combout  = ( \pcplus_A[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcplus_A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[4]~feeder .extended_lut = "off";
defparam \pcplus_M[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N16
dffeas \pcplus_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[4] .is_wysiwyg = "true";
defparam \pcplus_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N35
dffeas \pcplus_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[4] .is_wysiwyg = "true";
defparam \pcplus_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N28
dffeas \aluout_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[4] .is_wysiwyg = "true";
defparam \aluout_W[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \wregval_W[4]~3 (
// Equation(s):
// \wregval_W[4]~3_combout  = ( aluout_W[4] & ( \selmemout_W~q  & ( (memout_W[4]) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[4] & ( \selmemout_W~q  & ( (!\selaluout_W~q  & memout_W[4]) ) ) ) # ( aluout_W[4] & ( !\selmemout_W~q  & ( ((pcplus_W[4] & 
// \selpcplus_W~DUPLICATE_q )) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[4] & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & (pcplus_W[4] & \selpcplus_W~DUPLICATE_q )) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!memout_W[4]),
	.datac(!pcplus_W[4]),
	.datad(!\selpcplus_W~DUPLICATE_q ),
	.datae(!aluout_W[4]),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[4]~3 .extended_lut = "off";
defparam \wregval_W[4]~3 .lut_mask = 64'h000A555F22227777;
defparam \wregval_W[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N11
dffeas \regs~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[12]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~13 .is_wysiwyg = "true";
defparam \regs~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \regval1_D[12]~136 (
// Equation(s):
// \regval1_D[12]~136_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~13_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[25]))))) # (\forw1W_D~combout  & (((result_W[12])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a12 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[25]))))) # (\forw1W_D~combout  & (((result_W[12])))) ) )

	.dataa(!regs_rtl_0_bypass[25]),
	.datab(!result_W[12]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[12]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[12]~136 .extended_lut = "on";
defparam \regval1_D[12]~136 .lut_mask = 64'h0F550F5533333333;
defparam \regval1_D[12]~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N30
cyclonev_lcell_comb \regval1_D[12]~10 (
// Equation(s):
// \regval1_D[12]~10_combout  = ( \forw1M_D~combout  & ( \result_A[12]~8_combout  & ( ((\result_M[12]~4_combout ) # (\forw1A_D~2_combout )) # (\result_M[12]~5_combout ) ) ) ) # ( !\forw1M_D~combout  & ( \result_A[12]~8_combout  & ( 
// (\regval1_D[12]~136_combout ) # (\forw1A_D~2_combout ) ) ) ) # ( \forw1M_D~combout  & ( !\result_A[12]~8_combout  & ( (!\forw1A_D~2_combout  & ((\result_M[12]~4_combout ) # (\result_M[12]~5_combout ))) ) ) ) # ( !\forw1M_D~combout  & ( 
// !\result_A[12]~8_combout  & ( (!\forw1A_D~2_combout  & \regval1_D[12]~136_combout ) ) ) )

	.dataa(!\result_M[12]~5_combout ),
	.datab(!\forw1A_D~2_combout ),
	.datac(!\result_M[12]~4_combout ),
	.datad(!\regval1_D[12]~136_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\result_A[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[12]~10 .extended_lut = "off";
defparam \regval1_D[12]~10 .lut_mask = 64'h00CC4C4C33FF7F7F;
defparam \regval1_D[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N31
dffeas \regval1_A[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[12]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = ( \Add1~121_sumout  & ( \Add2~121_sumout  & ( (alufunc_A[5] & (((\Selector0~1_combout ) # (\Selector0~2_combout )) # (\Selector19~0_combout ))) ) ) ) # ( !\Add1~121_sumout  & ( \Add2~121_sumout  & ( (alufunc_A[5] & 
// ((\Selector0~1_combout ) # (\Selector19~0_combout ))) ) ) ) # ( \Add1~121_sumout  & ( !\Add2~121_sumout  & ( (alufunc_A[5] & ((\Selector0~2_combout ) # (\Selector19~0_combout ))) ) ) ) # ( !\Add1~121_sumout  & ( !\Add2~121_sumout  & ( 
// (\Selector19~0_combout  & alufunc_A[5]) ) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!alufunc_A[5]),
	.datae(!\Add1~121_sumout ),
	.dataf(!\Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~2 .extended_lut = "off";
defparam \Selector19~2 .lut_mask = 64'h00550077005F007F;
defparam \Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[13]~34_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X44_Y7_N38
dffeas \dmem~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[13]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[13]~34_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002012904501F0024240000000000000000";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N36
cyclonev_lcell_comb \dmem~46 (
// Equation(s):
// \dmem~46_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem~0_q  & (((\dmem~14_q )))) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem~0_q  & (((\dmem~14_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\dmem~14_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~46 .extended_lut = "off";
defparam \dmem~46 .lut_mask = 64'h01CD01CD31FD31FD;
defparam \dmem~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N20
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[13]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N3
cyclonev_lcell_comb \dbus[13]~33 (
// Equation(s):
// \dbus[13]~33_combout  = (\wrmem_M~DUPLICATE_q  & wmemval_M[13])

	.dataa(!\wrmem_M~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[13]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[13]~33 .extended_lut = "off";
defparam \dbus[13]~33 .lut_mask = 64'h0055005500550055;
defparam \dbus[13]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N18
cyclonev_lcell_comb \dbus[13]~34 (
// Equation(s):
// \dbus[13]~34_combout  = ( dmem_rtl_0_bypass[55] & ( \dbus[13]~33_combout  ) ) # ( !dmem_rtl_0_bypass[55] & ( \dbus[13]~33_combout  ) ) # ( dmem_rtl_0_bypass[55] & ( !\dbus[13]~33_combout  & ( (\dbus[10]~3_combout  & (((!dmem_rtl_0_bypass[56]) # 
// (\dmem~46_combout )) # (\dmem~41_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[55] & ( !\dbus[13]~33_combout  & ( (!\dmem~41_combout  & (dmem_rtl_0_bypass[56] & (\dmem~46_combout  & \dbus[10]~3_combout ))) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!dmem_rtl_0_bypass[56]),
	.datac(!\dmem~46_combout ),
	.datad(!\dbus[10]~3_combout ),
	.datae(!dmem_rtl_0_bypass[55]),
	.dataf(!\dbus[13]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[13]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[13]~34 .extended_lut = "off";
defparam \dbus[13]~34 .lut_mask = 64'h000200DFFFFFFFFF;
defparam \dbus[13]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N12
cyclonev_lcell_comb \memout_M[13]~36 (
// Equation(s):
// \memout_M[13]~36_combout  = ( \dbus[13]~34_combout  & ( ((\memout_M[10]~11_combout  & !HexOut[13])) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[13]~34_combout  & ( (\memout_M[10]~11_combout  & !HexOut[13]) ) )

	.dataa(!\memout_M[10]~11_combout ),
	.datab(!HexOut[13]),
	.datac(!\memout_M[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[13]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[13]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[13]~36 .extended_lut = "off";
defparam \memout_M[13]~36 .lut_mask = 64'h444444444F4F4F4F;
defparam \memout_M[13]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N13
dffeas \memout_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[13]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[13] .is_wysiwyg = "true";
defparam \memout_W[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N20
dffeas \pcplus_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[13] .is_wysiwyg = "true";
defparam \pcplus_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N40
dffeas \pcplus_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[13] .is_wysiwyg = "true";
defparam \pcplus_W[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N18
cyclonev_lcell_comb \wregval_W[13]~9 (
// Equation(s):
// \wregval_W[13]~9_combout  = ( \selpcplus_W~q  & ( \selaluout_W~q  & ( aluout_W[13] ) ) ) # ( !\selpcplus_W~q  & ( \selaluout_W~q  & ( aluout_W[13] ) ) ) # ( \selpcplus_W~q  & ( !\selaluout_W~q  & ( (!\selmemout_W~q  & ((pcplus_W[13]))) # (\selmemout_W~q  
// & (memout_W[13])) ) ) ) # ( !\selpcplus_W~q  & ( !\selaluout_W~q  & ( (memout_W[13] & \selmemout_W~q ) ) ) )

	.dataa(!aluout_W[13]),
	.datab(!memout_W[13]),
	.datac(!\selmemout_W~q ),
	.datad(!pcplus_W[13]),
	.datae(!\selpcplus_W~q ),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[13]~9 .extended_lut = "off";
defparam \wregval_W[13]~9 .lut_mask = 64'h030303F355555555;
defparam \wregval_W[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N26
dffeas \regs_rtl_1_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[13]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N10
dffeas \HexOut[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[13]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[13]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N6
cyclonev_lcell_comb \result_M[13]~6 (
// Equation(s):
// \result_M[13]~6_combout  = ( \dbus[13]~34_combout  & ( (\selmemout_M~DUPLICATE_q  & (((\memout_M[10]~11_combout  & !\HexOut[13]~DUPLICATE_q )) # (\memout_M[2]~0_combout ))) ) ) # ( !\dbus[13]~34_combout  & ( (\memout_M[10]~11_combout  & 
// (\selmemout_M~DUPLICATE_q  & !\HexOut[13]~DUPLICATE_q )) ) )

	.dataa(!\memout_M[10]~11_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\HexOut[13]~DUPLICATE_q ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[13]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[13]~6 .extended_lut = "off";
defparam \result_M[13]~6 .lut_mask = 64'h1010101010331033;
defparam \result_M[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N45
cyclonev_lcell_comb \result_M[13]~36 (
// Equation(s):
// \result_M[13]~36_combout  = ( \result_M[13]~6_combout  ) # ( !\result_M[13]~6_combout  & ( \result_M[13]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_M[13]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_M[13]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[13]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[13]~36 .extended_lut = "off";
defparam \result_M[13]~36 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_M[13]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N46
dffeas \result_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[13]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[13] .is_wysiwyg = "true";
defparam \result_W[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N16
dffeas \regs~47 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[13]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~47 .is_wysiwyg = "true";
defparam \regs~47 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N24
cyclonev_lcell_comb \regval2_D[13]~132 (
// Equation(s):
// \regval2_D[13]~132_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~47_q )))) # (\regs~68_combout  & (regs_rtl_1_bypass[26])))) # (\forw2W_D~combout  & ((((result_W[13]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  
// & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a13 )))) # (\regs~68_combout  & (regs_rtl_1_bypass[26])))) # (\forw2W_D~combout  & ((((result_W[13]))))) ) )

	.dataa(!regs_rtl_1_bypass[26]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a13 ),
	.datad(!result_W[13]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~47_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[13]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[13]~132 .extended_lut = "on";
defparam \regval2_D[13]~132 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \regval2_D[13]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N36
cyclonev_lcell_comb \regval2_D[13]~15 (
// Equation(s):
// \regval2_D[13]~15_combout  = ( \result_A[13]~9_combout  & ( \result_M[13]~6_combout  & ( ((\forw2M_D~combout ) # (\regval2_D[13]~132_combout )) # (\forw2A_D~2_combout ) ) ) ) # ( !\result_A[13]~9_combout  & ( \result_M[13]~6_combout  & ( 
// (!\forw2A_D~2_combout  & ((\forw2M_D~combout ) # (\regval2_D[13]~132_combout ))) ) ) ) # ( \result_A[13]~9_combout  & ( !\result_M[13]~6_combout  & ( ((!\forw2M_D~combout  & ((\regval2_D[13]~132_combout ))) # (\forw2M_D~combout  & (\result_M[13]~7_combout 
// ))) # (\forw2A_D~2_combout ) ) ) ) # ( !\result_A[13]~9_combout  & ( !\result_M[13]~6_combout  & ( (!\forw2A_D~2_combout  & ((!\forw2M_D~combout  & ((\regval2_D[13]~132_combout ))) # (\forw2M_D~combout  & (\result_M[13]~7_combout )))) ) ) )

	.dataa(!\forw2A_D~2_combout ),
	.datab(!\result_M[13]~7_combout ),
	.datac(!\regval2_D[13]~132_combout ),
	.datad(!\forw2M_D~combout ),
	.datae(!\result_A[13]~9_combout ),
	.dataf(!\result_M[13]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[13]~15 .extended_lut = "off";
defparam \regval2_D[13]~15 .lut_mask = 64'h0A225F770AAA5FFF;
defparam \regval2_D[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N38
dffeas \regval2_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[13]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[13] .is_wysiwyg = "true";
defparam \regval2_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = ( \Selector0~1_combout  & ( \Add1~117_sumout  & ( (alufunc_A[5] & (((\Add2~117_sumout ) # (\Selector0~2_combout )) # (\Selector18~0_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( \Add1~117_sumout  & ( (alufunc_A[5] & 
// ((\Selector0~2_combout ) # (\Selector18~0_combout ))) ) ) ) # ( \Selector0~1_combout  & ( !\Add1~117_sumout  & ( (alufunc_A[5] & ((\Add2~117_sumout ) # (\Selector18~0_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( !\Add1~117_sumout  & ( 
// (\Selector18~0_combout  & alufunc_A[5]) ) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Add2~117_sumout ),
	.datad(!alufunc_A[5]),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~2 .extended_lut = "off";
defparam \Selector18~2 .lut_mask = 64'h0055005F0077007F;
defparam \Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N57
cyclonev_lcell_comb \result_A[13]~9 (
// Equation(s):
// \result_A[13]~9_combout  = ( \selaluout_A~q  & ( \Selector18~2_combout  ) ) # ( !\selaluout_A~q  & ( pcplus_A[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[13]),
	.datad(!\Selector18~2_combout ),
	.datae(gnd),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[13]~9 .extended_lut = "off";
defparam \result_A[13]~9 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \result_A[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N2
dffeas \regs_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[13]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N9
cyclonev_lcell_comb \regs~14feeder (
// Equation(s):
// \regs~14feeder_combout  = ( \wregval_W[13]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[13]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~14feeder .extended_lut = "off";
defparam \regs~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N10
dffeas \regs~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~14 .is_wysiwyg = "true";
defparam \regs~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N0
cyclonev_lcell_comb \regval1_D[13]~132 (
// Equation(s):
// \regval1_D[13]~132_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~14_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[26]))))) # (\forw1W_D~combout  & (((result_W[13])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a13 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[26]))))) # (\forw1W_D~combout  & (((result_W[13])))) ) )

	.dataa(!regs_rtl_0_bypass[26]),
	.datab(!result_W[13]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[13]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[13]~132 .extended_lut = "on";
defparam \regval1_D[13]~132 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[13]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N0
cyclonev_lcell_comb \regval1_D[13]~11 (
// Equation(s):
// \regval1_D[13]~11_combout  = ( \forw1M_D~combout  & ( \result_M[13]~6_combout  & ( (!\forw1A_D~2_combout ) # (\result_A[13]~9_combout ) ) ) ) # ( !\forw1M_D~combout  & ( \result_M[13]~6_combout  & ( (!\forw1A_D~2_combout  & ((\regval1_D[13]~132_combout 
// ))) # (\forw1A_D~2_combout  & (\result_A[13]~9_combout )) ) ) ) # ( \forw1M_D~combout  & ( !\result_M[13]~6_combout  & ( (!\forw1A_D~2_combout  & ((\result_M[13]~7_combout ))) # (\forw1A_D~2_combout  & (\result_A[13]~9_combout )) ) ) ) # ( 
// !\forw1M_D~combout  & ( !\result_M[13]~6_combout  & ( (!\forw1A_D~2_combout  & ((\regval1_D[13]~132_combout ))) # (\forw1A_D~2_combout  & (\result_A[13]~9_combout )) ) ) )

	.dataa(!\result_A[13]~9_combout ),
	.datab(!\regval1_D[13]~132_combout ),
	.datac(!\forw1A_D~2_combout ),
	.datad(!\result_M[13]~7_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\result_M[13]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[13]~11 .extended_lut = "off";
defparam \regval1_D[13]~11 .lut_mask = 64'h353505F53535F5F5;
defparam \regval1_D[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N1
dffeas \regval1_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[13]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[13] .is_wysiwyg = "true";
defparam \regval1_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N30
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( regval1_A[13] & ( \aluin2_A[13]~23_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[1])))) ) ) ) # ( !regval1_A[13] & ( 
// \aluin2_A[13]~23_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( regval1_A[13] & ( 
// !\aluin2_A[13]~23_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( !regval1_A[13] & ( 
// !\aluin2_A[13]~23_combout  & ( (alufunc_A[2] & (\alufunc_A[3]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q ) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(!regval1_A[13]),
	.dataf(!\aluin2_A[13]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h1110144014404410;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N15
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( \Add1~117_sumout  & ( (((\Selector0~1_combout  & \Add2~117_sumout )) # (\Selector0~2_combout )) # (\Selector18~0_combout ) ) ) # ( !\Add1~117_sumout  & ( ((\Selector0~1_combout  & \Add2~117_sumout )) # (\Selector18~0_combout ) ) 
// )

	.dataa(!\Selector18~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector0~2_combout ),
	.datad(!\Add2~117_sumout ),
	.datae(gnd),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h557755775F7F5F7F;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N5
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector18~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N55
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector17~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N29
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N11
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector16~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N33
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( dmem_rtl_0_bypass[23] & ( dmem_rtl_0_bypass[28] & ( (dmem_rtl_0_bypass[27] & (dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[25] $ (dmem_rtl_0_bypass[26])))) ) ) ) # ( !dmem_rtl_0_bypass[23] & ( dmem_rtl_0_bypass[28] & ( 
// (dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[25] $ (dmem_rtl_0_bypass[26])))) ) ) ) # ( dmem_rtl_0_bypass[23] & ( !dmem_rtl_0_bypass[28] & ( (!dmem_rtl_0_bypass[27] & (dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[25] $ 
// (dmem_rtl_0_bypass[26])))) ) ) ) # ( !dmem_rtl_0_bypass[23] & ( !dmem_rtl_0_bypass[28] & ( (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[25] $ (dmem_rtl_0_bypass[26])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[27]),
	.datab(!dmem_rtl_0_bypass[25]),
	.datac(!dmem_rtl_0_bypass[24]),
	.datad(!dmem_rtl_0_bypass[26]),
	.datae(!dmem_rtl_0_bypass[23]),
	.dataf(!dmem_rtl_0_bypass[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'h8020080240100401;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N44
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N38
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector28~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N17
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \wrmem_M~DUPLICATE_q  & ( (!\WideNor0~3_combout  & (!\WideNor0~1_combout  & (!\WideNor0~2_combout  & !\WideNor0~0_combout ))) ) ) )

	.dataa(!\WideNor0~3_combout ),
	.datab(!\WideNor0~1_combout ),
	.datac(!\WideNor0~2_combout ),
	.datad(!\WideNor0~0_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\wrmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0000000000008000;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N1
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MemWE~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N2
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector29~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N20
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N33
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( dmem_rtl_0_bypass[1] & ( (dmem_rtl_0_bypass[0] & (dmem_rtl_0_bypass[2] & (!dmem_rtl_0_bypass[4] $ (dmem_rtl_0_bypass[3])))) ) ) # ( !dmem_rtl_0_bypass[1] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[2] & (!dmem_rtl_0_bypass[4] $ 
// (dmem_rtl_0_bypass[3])))) ) )

	.dataa(!dmem_rtl_0_bypass[4]),
	.datab(!dmem_rtl_0_bypass[3]),
	.datac(!dmem_rtl_0_bypass[0]),
	.datad(!dmem_rtl_0_bypass[2]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'h0900090000090009;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \dbus[3]~86 (
// Equation(s):
// \dbus[3]~86_combout  = ( \dmem~37_combout  & ( \dmem~35_combout  & ( (dmem_rtl_0_bypass[36] & ((!\dmem~38_combout ) # ((!\dmem~39_combout ) # (!\dmem~36_combout )))) ) ) ) # ( !\dmem~37_combout  & ( \dmem~35_combout  & ( dmem_rtl_0_bypass[36] ) ) ) # ( 
// \dmem~37_combout  & ( !\dmem~35_combout  & ( dmem_rtl_0_bypass[36] ) ) ) # ( !\dmem~37_combout  & ( !\dmem~35_combout  & ( dmem_rtl_0_bypass[36] ) ) )

	.dataa(!\dmem~38_combout ),
	.datab(!\dmem~39_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!dmem_rtl_0_bypass[36]),
	.datae(!\dmem~37_combout ),
	.dataf(!\dmem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~86 .extended_lut = "off";
defparam \dbus[3]~86 .lut_mask = 64'h00FF00FF00FF00FE;
defparam \dbus[3]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N17
dffeas \wmemval_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[3] .is_wysiwyg = "true";
defparam \wmemval_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N15
cyclonev_lcell_comb \dbus[3]~84 (
// Equation(s):
// \dbus[3]~84_combout  = (\wrmem_M~DUPLICATE_q  & wmemval_M[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!wmemval_M[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~84 .extended_lut = "off";
defparam \dbus[3]~84 .lut_mask = 64'h000F000F000F000F;
defparam \dbus[3]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N54
cyclonev_lcell_comb \dbus[3]~101 (
// Equation(s):
// \dbus[3]~101_combout  = ( \dbus[3]~84_combout  & ( \dbus[3]~89_combout  ) ) # ( !\dbus[3]~84_combout  & ( \dbus[3]~89_combout  ) ) # ( \dbus[3]~84_combout  & ( !\dbus[3]~89_combout  ) ) # ( !\dbus[3]~84_combout  & ( !\dbus[3]~89_combout  & ( 
// (\dbus[10]~3_combout  & ((!\dbus[3]~86_combout  & (!dmem_rtl_0_bypass[35])) # (\dbus[3]~86_combout  & ((\dbus[3]~85_combout ))))) ) ) )

	.dataa(!dmem_rtl_0_bypass[35]),
	.datab(!\dbus[3]~86_combout ),
	.datac(!\dbus[10]~3_combout ),
	.datad(!\dbus[3]~85_combout ),
	.datae(!\dbus[3]~84_combout ),
	.dataf(!\dbus[3]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~101 .extended_lut = "off";
defparam \dbus[3]~101 .lut_mask = 64'h080BFFFFFFFFFFFF;
defparam \dbus[3]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \dmem~77 (
// Equation(s):
// \dmem~77_combout  = ( !\dbus[3]~101_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[3]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~77 .extended_lut = "off";
defparam \dmem~77 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N7
dffeas \dmem~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[3]~101_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[3]~101_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1402480491A102A9D69D52FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \dbus[3]~85 (
// Equation(s):
// \dbus[3]~85_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~4_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout 
// )))) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~4_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~4_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~85 .extended_lut = "off";
defparam \dbus[3]~85 .lut_mask = 64'hC0D1C0D1E2F3E2F3;
defparam \dbus[3]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N36
cyclonev_lcell_comb \dbus[3]~87 (
// Equation(s):
// \dbus[3]~87_combout  = ( \dbus[3]~86_combout  & ( (\dbus[10]~3_combout  & \dbus[3]~85_combout ) ) ) # ( !\dbus[3]~86_combout  & ( (\dbus[10]~3_combout  & !dmem_rtl_0_bypass[35]) ) )

	.dataa(!\dbus[10]~3_combout ),
	.datab(!\dbus[3]~85_combout ),
	.datac(!dmem_rtl_0_bypass[35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[3]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~87 .extended_lut = "off";
defparam \dbus[3]~87 .lut_mask = 64'h5050505011111111;
defparam \dbus[3]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N14
dffeas \HexOut[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[3] .is_wysiwyg = "true";
defparam \HexOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N20
dffeas \led[3]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N24
cyclonev_lcell_comb \memout_M[3]~20 (
// Equation(s):
// \memout_M[3]~20_combout  = ( \led[3]~_Duplicate_1_q  & ( (\dmem~40_combout  & ((aluout_M[5]) # (HexOut[3]))) ) ) # ( !\led[3]~_Duplicate_1_q  & ( (\dmem~40_combout  & (HexOut[3] & !aluout_M[5])) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!HexOut[3]),
	.datac(gnd),
	.datad(!aluout_M[5]),
	.datae(gnd),
	.dataf(!\led[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[3]~20 .extended_lut = "off";
defparam \memout_M[3]~20 .lut_mask = 64'h1100110011551155;
defparam \memout_M[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \memout_M[3]~21 (
// Equation(s):
// \memout_M[3]~21_combout  = ( \Equal8~4_combout  & ( (\memout_M[3]~20_combout  & (\WideNor0~combout  & ((!\keys|Equal0~1_combout ) # (aluout_M[2])))) ) )

	.dataa(!\memout_M[3]~20_combout ),
	.datab(!\keys|Equal0~1_combout ),
	.datac(!aluout_M[2]),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\Equal8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[3]~21 .extended_lut = "off";
defparam \memout_M[3]~21 .lut_mask = 64'h0000000000450045;
defparam \memout_M[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \dbus[0]~4 (
// Equation(s):
// \dbus[0]~4_combout  = ( aluout_M[2] & ( (!aluout_M[5] & (!\wrmem_M~DUPLICATE_q  & (!aluout_M[4] & aluout_M[7]))) ) )

	.dataa(!aluout_M[5]),
	.datab(!\wrmem_M~DUPLICATE_q ),
	.datac(!aluout_M[4]),
	.datad(!aluout_M[7]),
	.datae(gnd),
	.dataf(!aluout_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~4 .extended_lut = "off";
defparam \dbus[0]~4 .lut_mask = 64'h0000000000800080;
defparam \dbus[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \keys|DBUS[31]~0 (
// Equation(s):
// \keys|DBUS[31]~0_combout  = ( aluout_M[7] & ( (!\wrmem_M~DUPLICATE_q  & (!aluout_M[5] & !aluout_M[4])) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~DUPLICATE_q ),
	.datac(!aluout_M[5]),
	.datad(!aluout_M[4]),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|DBUS[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|DBUS[31]~0 .extended_lut = "off";
defparam \keys|DBUS[31]~0 .lut_mask = 64'h00000000C000C000;
defparam \keys|DBUS[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N9
cyclonev_lcell_comb \keys|DBUS[31]~1 (
// Equation(s):
// \keys|DBUS[31]~1_combout  = ( \keys|DBUS[31]~0_combout  & ( \dmem~34_combout  & ( (\Equal8~3_combout  & (\Equal8~0_combout  & (\Equal8~1_combout  & \Equal8~2_combout ))) ) ) )

	.dataa(!\Equal8~3_combout ),
	.datab(!\Equal8~0_combout ),
	.datac(!\Equal8~1_combout ),
	.datad(!\Equal8~2_combout ),
	.datae(!\keys|DBUS[31]~0_combout ),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|DBUS[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|DBUS[31]~1 .extended_lut = "off";
defparam \keys|DBUS[31]~1 .lut_mask = 64'h0000000000000001;
defparam \keys|DBUS[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \dbus[1]~5 (
// Equation(s):
// \dbus[1]~5_combout  = ( aluout_M[4] & ( (!\wrmem_M~q  & (aluout_M[7] & (aluout_M[2] & !aluout_M[5]))) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!aluout_M[7]),
	.datac(!aluout_M[2]),
	.datad(!aluout_M[5]),
	.datae(gnd),
	.dataf(!aluout_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~5 .extended_lut = "off";
defparam \dbus[1]~5 .lut_mask = 64'h0000000002000200;
defparam \dbus[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y1_N41
dffeas \switches|sdata[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[3] .is_wysiwyg = "true";
defparam \switches|sdata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \switches|wrSctrl (
// Equation(s):
// \switches|wrSctrl~combout  = ( \keys|Equal0~1_combout  & ( (\Equal8~6_combout  & (\always4~0_combout  & (aluout_M[4] & aluout_M[2]))) ) )

	.dataa(!\Equal8~6_combout ),
	.datab(!\always4~0_combout ),
	.datac(!aluout_M[4]),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!\keys|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|wrSctrl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|wrSctrl .extended_lut = "off";
defparam \switches|wrSctrl .lut_mask = 64'h0000000000010001;
defparam \switches|wrSctrl .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N45
cyclonev_lcell_comb \switches|ie~0 (
// Equation(s):
// \switches|ie~0_combout  = ( \dbus[3]~87_combout  & ( (\switches|ie~q ) # (\switches|wrSctrl~combout ) ) ) # ( !\dbus[3]~87_combout  & ( (!\switches|wrSctrl~combout  & ((\switches|ie~q ))) # (\switches|wrSctrl~combout  & (\dbus[3]~103_combout )) ) )

	.dataa(gnd),
	.datab(!\switches|wrSctrl~combout ),
	.datac(!\dbus[3]~103_combout ),
	.datad(!\switches|ie~q ),
	.datae(gnd),
	.dataf(!\dbus[3]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ie~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ie~0 .extended_lut = "off";
defparam \switches|ie~0 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \switches|ie~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N46
dffeas \switches|ie (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|ie~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|ie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|ie .is_wysiwyg = "true";
defparam \switches|ie .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N39
cyclonev_lcell_comb \dbus[3]~88 (
// Equation(s):
// \dbus[3]~88_combout  = ( \switches|ie~q  & ( (\switches|sdata [3]) # (\dbus[1]~5_combout ) ) ) # ( !\switches|ie~q  & ( (!\dbus[1]~5_combout  & \switches|sdata [3]) ) )

	.dataa(!\dbus[1]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|sdata [3]),
	.datae(gnd),
	.dataf(!\switches|ie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~88 .extended_lut = "off";
defparam \dbus[3]~88 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \dbus[3]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \switches|DBUS[31]~0 (
// Equation(s):
// \switches|DBUS[31]~0_combout  = ( !aluout_M[5] & ( (!\wrmem_M~q  & (aluout_M[7] & aluout_M[4])) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!aluout_M[7]),
	.datac(!aluout_M[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|DBUS[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|DBUS[31]~0 .extended_lut = "off";
defparam \switches|DBUS[31]~0 .lut_mask = 64'h0202020200000000;
defparam \switches|DBUS[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \dbus[3]~102 (
// Equation(s):
// \dbus[3]~102_combout  = ( \switches|DBUS[31]~0_combout  & ( (\Equal8~3_combout  & (\dbus[3]~88_combout  & \Equal8~6_combout )) ) )

	.dataa(!\Equal8~3_combout ),
	.datab(gnd),
	.datac(!\dbus[3]~88_combout ),
	.datad(!\Equal8~6_combout ),
	.datae(gnd),
	.dataf(!\switches|DBUS[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~102 .extended_lut = "off";
defparam \dbus[3]~102 .lut_mask = 64'h0000000000050005;
defparam \dbus[3]~102 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N54
cyclonev_lcell_comb \dbus[3]~103 (
// Equation(s):
// \dbus[3]~103_combout  = ( \KEY[3]~input_o  & ( \keys|ie~q  & ( (((\dbus[0]~4_combout  & \keys|DBUS[31]~1_combout )) # (\dbus[3]~102_combout )) # (\dbus[3]~84_combout ) ) ) ) # ( !\KEY[3]~input_o  & ( \keys|ie~q  & ( ((\dbus[3]~102_combout ) # 
// (\keys|DBUS[31]~1_combout )) # (\dbus[3]~84_combout ) ) ) ) # ( \KEY[3]~input_o  & ( !\keys|ie~q  & ( (\dbus[3]~102_combout ) # (\dbus[3]~84_combout ) ) ) ) # ( !\KEY[3]~input_o  & ( !\keys|ie~q  & ( (((!\dbus[0]~4_combout  & \keys|DBUS[31]~1_combout )) # 
// (\dbus[3]~102_combout )) # (\dbus[3]~84_combout ) ) ) )

	.dataa(!\dbus[3]~84_combout ),
	.datab(!\dbus[0]~4_combout ),
	.datac(!\keys|DBUS[31]~1_combout ),
	.datad(!\dbus[3]~102_combout ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\keys|ie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~103 .extended_lut = "off";
defparam \dbus[3]~103 .lut_mask = 64'h5DFF55FF5FFF57FF;
defparam \dbus[3]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \memout_M[3]~53 (
// Equation(s):
// \memout_M[3]~53_combout  = ( \dbus[3]~103_combout  & ( (\memout_M[2]~0_combout ) # (\memout_M[3]~21_combout ) ) ) # ( !\dbus[3]~103_combout  & ( ((\dbus[3]~87_combout  & \memout_M[2]~0_combout )) # (\memout_M[3]~21_combout ) ) )

	.dataa(!\dbus[3]~87_combout ),
	.datab(gnd),
	.datac(!\memout_M[3]~21_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[3]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[3]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[3]~53 .extended_lut = "off";
defparam \memout_M[3]~53 .lut_mask = 64'h0F5F0F5F0FFF0FFF;
defparam \memout_M[3]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N41
dffeas \memout_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[3]~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[3] .is_wysiwyg = "true";
defparam \memout_W[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \pcplus_M[3]~feeder (
// Equation(s):
// \pcplus_M[3]~feeder_combout  = ( pcplus_A[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[3]~feeder .extended_lut = "off";
defparam \pcplus_M[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N14
dffeas \pcplus_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[3] .is_wysiwyg = "true";
defparam \pcplus_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N55
dffeas \pcplus_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[3] .is_wysiwyg = "true";
defparam \pcplus_W[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N41
dffeas \aluout_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[3] .is_wysiwyg = "true";
defparam \aluout_W[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N39
cyclonev_lcell_comb \wregval_W[3]~31 (
// Equation(s):
// \wregval_W[3]~31_combout  = ( aluout_W[3] & ( \selaluout_W~q  ) ) # ( aluout_W[3] & ( !\selaluout_W~q  & ( (!\selmemout_W~q  & (\selpcplus_W~DUPLICATE_q  & ((pcplus_W[3])))) # (\selmemout_W~q  & (((memout_W[3])))) ) ) ) # ( !aluout_W[3] & ( 
// !\selaluout_W~q  & ( (!\selmemout_W~q  & (\selpcplus_W~DUPLICATE_q  & ((pcplus_W[3])))) # (\selmemout_W~q  & (((memout_W[3])))) ) ) )

	.dataa(!\selpcplus_W~DUPLICATE_q ),
	.datab(!memout_W[3]),
	.datac(!\selmemout_W~q ),
	.datad(!pcplus_W[3]),
	.datae(!aluout_W[3]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[3]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[3]~31 .extended_lut = "off";
defparam \wregval_W[3]~31 .lut_mask = 64'h035303530000FFFF;
defparam \wregval_W[3]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N44
dffeas \regs_rtl_1_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N0
cyclonev_lcell_comb \regs~39feeder (
// Equation(s):
// \regs~39feeder_combout  = ( \wregval_W[5]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~39feeder .extended_lut = "off";
defparam \regs~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N2
dffeas \regs~39 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~39 .is_wysiwyg = "true";
defparam \regs~39 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N42
cyclonev_lcell_comb \regval2_D[5]~164 (
// Equation(s):
// \regval2_D[5]~164_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~39_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[18])))))) # (\forw2W_D~combout  & (result_W[5])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a5 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[18])))))) # (\forw2W_D~combout  & (result_W[5])) ) )

	.dataa(!result_W[5]),
	.datab(!\forw2W_D~combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a5 ),
	.datad(!regs_rtl_1_bypass[18]),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~39_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[5]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[5]~164 .extended_lut = "on";
defparam \regval2_D[5]~164 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \regval2_D[5]~164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N12
cyclonev_lcell_comb \regval2_D[5]~4 (
// Equation(s):
// \regval2_D[5]~4_combout  = ( \result_M[5]~0_combout  & ( (!\forw2A_D~2_combout  & (((\regval2_D[5]~164_combout ) # (\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (\result_A[5]~0_combout )) ) ) # ( !\result_M[5]~0_combout  & ( (!\forw2A_D~2_combout  & 
// (((!\forw2M_D~combout  & \regval2_D[5]~164_combout )))) # (\forw2A_D~2_combout  & (\result_A[5]~0_combout )) ) )

	.dataa(!\result_A[5]~0_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\regval2_D[5]~164_combout ),
	.datad(!\forw2A_D~2_combout ),
	.datae(gnd),
	.dataf(!\result_M[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[5]~4 .extended_lut = "off";
defparam \regval2_D[5]~4 .lut_mask = 64'h0C550C553F553F55;
defparam \regval2_D[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N13
dffeas \regval2_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[5]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[5] .is_wysiwyg = "true";
defparam \regval2_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( regval1_A[6] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[6]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[6])) ) + ( \Add2~2  ))
// \Add2~106  = CARRY(( regval1_A[6] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[6]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[6])) ) + ( \Add2~2  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[6]),
	.datad(!regval1_A[6]),
	.datae(gnd),
	.dataf(!\regval2_A[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h000005AF000000FF;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[8]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[8]~DUPLICATE_q )) ) + ( regval1_A[8] ) + ( \Add2~6  ))
// \Add2~102  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[8]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[8]~DUPLICATE_q )) ) + ( regval1_A[8] ) + ( \Add2~6  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\off_A[8]~DUPLICATE_q ),
	.datad(!\regval2_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_A[8]),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FF000000FA50;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( regval1_A[9] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[9]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[9]~DUPLICATE_q )) ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( regval1_A[9] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[9]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[9]~DUPLICATE_q )) ) + ( \Add2~102  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\off_A[9]~DUPLICATE_q ),
	.datad(!regval1_A[9]),
	.datae(gnd),
	.dataf(!regval2_A[9]),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h000005AF000000FF;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N45
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( \Selector0~2_combout  & ( \Add2~97_sumout  & ( (alufunc_A[5] & (((\Selector22~0_combout ) # (\Add1~97_sumout )) # (\Selector0~1_combout ))) ) ) ) # ( !\Selector0~2_combout  & ( \Add2~97_sumout  & ( (alufunc_A[5] & 
// ((\Selector22~0_combout ) # (\Selector0~1_combout ))) ) ) ) # ( \Selector0~2_combout  & ( !\Add2~97_sumout  & ( (alufunc_A[5] & ((\Selector22~0_combout ) # (\Add1~97_sumout ))) ) ) ) # ( !\Selector0~2_combout  & ( !\Add2~97_sumout  & ( (alufunc_A[5] & 
// \Selector22~0_combout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Add1~97_sumout ),
	.datac(!alufunc_A[5]),
	.datad(!\Selector22~0_combout ),
	.datae(!\Selector0~2_combout ),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "off";
defparam \Selector22~2 .lut_mask = 64'h000F030F050F070F;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N48
cyclonev_lcell_comb \result_A[9]~25 (
// Equation(s):
// \result_A[9]~25_combout  = ( \Selector22~2_combout  & ( (pcplus_A[9]) # (\selaluout_A~q ) ) ) # ( !\Selector22~2_combout  & ( (!\selaluout_A~q  & pcplus_A[9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(!pcplus_A[9]),
	.datae(gnd),
	.dataf(!\Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[9]~25 .extended_lut = "off";
defparam \result_A[9]~25 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \result_A[9]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N32
dffeas \regs_rtl_1_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N2
dffeas \result_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[9]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[9] .is_wysiwyg = "true";
defparam \result_W[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N7
dffeas \regs~43 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~43 .is_wysiwyg = "true";
defparam \regs~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N30
cyclonev_lcell_comb \regval2_D[9]~92 (
// Equation(s):
// \regval2_D[9]~92_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~43_q )))) # (\regs~68_combout  & (regs_rtl_1_bypass[22])))) # (\forw2W_D~combout  & ((((result_W[9]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a9 )))) # (\regs~68_combout  & (regs_rtl_1_bypass[22])))) # (\forw2W_D~combout  & ((((result_W[9]))))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!regs_rtl_1_bypass[22]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a9 ),
	.datad(!result_W[9]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~43_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[9]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[9]~92 .extended_lut = "on";
defparam \regval2_D[9]~92 .lut_mask = 64'h1B1B1B1B00FF00FF;
defparam \regval2_D[9]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N33
cyclonev_lcell_comb \regval2_D[9]~27 (
// Equation(s):
// \regval2_D[9]~27_combout  = ( \regval2_D[9]~92_combout  & ( (!\forw2A_D~2_combout  & (((!\forw2M_D~combout )) # (\result_M[9]~20_combout ))) # (\forw2A_D~2_combout  & (((\result_A[9]~25_combout )))) ) ) # ( !\regval2_D[9]~92_combout  & ( 
// (!\forw2A_D~2_combout  & (\result_M[9]~20_combout  & ((\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (((\result_A[9]~25_combout )))) ) )

	.dataa(!\result_M[9]~20_combout ),
	.datab(!\result_A[9]~25_combout ),
	.datac(!\forw2A_D~2_combout ),
	.datad(!\forw2M_D~combout ),
	.datae(gnd),
	.dataf(!\regval2_D[9]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[9]~27 .extended_lut = "off";
defparam \regval2_D[9]~27 .lut_mask = 64'h03530353F353F353;
defparam \regval2_D[9]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N34
dffeas \regval2_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[9]~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[9] .is_wysiwyg = "true";
defparam \regval2_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( regval1_A[10] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[10]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[11])) ) + ( \Add2~98  ))
// \Add2~94  = CARRY(( regval1_A[10] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[10]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[11])) ) + ( \Add2~98  ))

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!regval1_A[10]),
	.datac(!off_A[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[10]),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h000005AF00003333;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N33
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \Add2~89_sumout  & ( (((\Selector0~2_combout  & \Add1~89_sumout )) # (\Selector20~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~89_sumout  & ( ((\Selector0~2_combout  & \Add1~89_sumout )) # (\Selector20~0_combout ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(!\Add1~89_sumout ),
	.datae(gnd),
	.dataf(!\Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N40
dffeas \aluout_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector20~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[11] .is_wysiwyg = "true";
defparam \aluout_M[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[19]~42_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0513C83E0074130037F80000000000000000";
// synopsys translate_on

// Location: FF_X34_Y6_N32
dffeas \dmem~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[19]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[19]~42_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \dmem~50 (
// Equation(s):
// \dmem~50_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~20_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~50 .extended_lut = "off";
defparam \dmem~50 .lut_mask = 64'h04F404F407F707F7;
defparam \dmem~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \dbus[19]~42 (
// Equation(s):
// \dbus[19]~42_combout  = ( dmem_rtl_0_bypass[67] & ( \dmem~50_combout  & ( (\dbus[19]~41_combout ) # (\dbus[10]~3_combout ) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( \dmem~50_combout  & ( ((\dbus[10]~3_combout  & (dmem_rtl_0_bypass[68] & !\dmem~41_combout ))) # 
// (\dbus[19]~41_combout ) ) ) ) # ( dmem_rtl_0_bypass[67] & ( !\dmem~50_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[68]) # (\dmem~41_combout )))) # (\dbus[19]~41_combout ) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( !\dmem~50_combout  & ( 
// \dbus[19]~41_combout  ) ) )

	.dataa(!\dbus[10]~3_combout ),
	.datab(!dmem_rtl_0_bypass[68]),
	.datac(!\dbus[19]~41_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!dmem_rtl_0_bypass[67]),
	.dataf(!\dmem~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[19]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[19]~42 .extended_lut = "off";
defparam \dbus[19]~42 .lut_mask = 64'h0F0F4F5F1F0F5F5F;
defparam \dbus[19]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \result_M[19]~11 (
// Equation(s):
// \result_M[19]~11_combout  = ( \memout_M[2]~0_combout  & ( \dbus[19]~42_combout  & ( (restmp_M[19]) # (\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[19]~42_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[19])))) # 
// (\selmemout_M~DUPLICATE_q  & (\HexOut[19]~DUPLICATE_q  & ((\memout_M[10]~11_combout )))) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[19]~42_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[19])))) # (\selmemout_M~DUPLICATE_q  & 
// (\HexOut[19]~DUPLICATE_q  & ((\memout_M[10]~11_combout )))) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[19]~42_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[19])))) # (\selmemout_M~DUPLICATE_q  & (\HexOut[19]~DUPLICATE_q  & 
// ((\memout_M[10]~11_combout )))) ) ) )

	.dataa(!\HexOut[19]~DUPLICATE_q ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[19]),
	.datad(!\memout_M[10]~11_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[19]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[19]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[19]~11 .extended_lut = "off";
defparam \result_M[19]~11 .lut_mask = 64'h0C1D0C1D0C1D3F3F;
defparam \result_M[19]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N10
dffeas \result_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_M[19]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[19] .is_wysiwyg = "true";
defparam \result_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N32
dffeas \regs_rtl_1_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N13
dffeas \regs~53 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~53 .is_wysiwyg = "true";
defparam \regs~53 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N30
cyclonev_lcell_comb \regval2_D[19]~116 (
// Equation(s):
// \regval2_D[19]~116_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~53_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[32])))))) # (\forw2W_D~combout  & (result_W[19])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a19 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[32])))))) # (\forw2W_D~combout  & (result_W[19])) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!result_W[19]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a19 ),
	.datad(!regs_rtl_1_bypass[32]),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~53_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[19]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[19]~116 .extended_lut = "on";
defparam \regval2_D[19]~116 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval2_D[19]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N24
cyclonev_lcell_comb \regval2_D[19]~19 (
// Equation(s):
// \regval2_D[19]~19_combout  = ( \regval2_D[19]~116_combout  & ( \result_M[19]~11_combout  & ( ((!\forw2A_D~2_combout ) # (\result_A[19]~17_combout )) # (\result_A[19]~16_combout ) ) ) ) # ( !\regval2_D[19]~116_combout  & ( \result_M[19]~11_combout  & ( 
// (!\forw2A_D~2_combout  & (((\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (((\result_A[19]~17_combout )) # (\result_A[19]~16_combout ))) ) ) ) # ( \regval2_D[19]~116_combout  & ( !\result_M[19]~11_combout  & ( (!\forw2A_D~2_combout  & 
// (((!\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (((\result_A[19]~17_combout )) # (\result_A[19]~16_combout ))) ) ) ) # ( !\regval2_D[19]~116_combout  & ( !\result_M[19]~11_combout  & ( (\forw2A_D~2_combout  & ((\result_A[19]~17_combout ) # 
// (\result_A[19]~16_combout ))) ) ) )

	.dataa(!\result_A[19]~16_combout ),
	.datab(!\forw2A_D~2_combout ),
	.datac(!\result_A[19]~17_combout ),
	.datad(!\forw2M_D~combout ),
	.datae(!\regval2_D[19]~116_combout ),
	.dataf(!\result_M[19]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[19]~19 .extended_lut = "off";
defparam \regval2_D[19]~19 .lut_mask = 64'h1313DF1313DFDFDF;
defparam \regval2_D[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N26
dffeas \regval2_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[19]~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[19] .is_wysiwyg = "true";
defparam \regval2_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N33
cyclonev_lcell_comb \result_A[19]~16 (
// Equation(s):
// \result_A[19]~16_combout  = ( \Selector12~0_combout  & ( \Add2~69_sumout  & ( \result_A[1]~4_combout  ) ) ) # ( !\Selector12~0_combout  & ( \Add2~69_sumout  & ( (\result_A[1]~4_combout  & (((\Add1~69_sumout  & \Selector0~2_combout )) # 
// (\Selector0~1_combout ))) ) ) ) # ( \Selector12~0_combout  & ( !\Add2~69_sumout  & ( \result_A[1]~4_combout  ) ) ) # ( !\Selector12~0_combout  & ( !\Add2~69_sumout  & ( (\result_A[1]~4_combout  & (\Add1~69_sumout  & \Selector0~2_combout )) ) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add1~69_sumout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\Selector12~0_combout ),
	.dataf(!\Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[19]~16 .extended_lut = "off";
defparam \result_A[19]~16 .lut_mask = 64'h0005555511155555;
defparam \result_A[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N19
dffeas \regs_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N40
dffeas \regs~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[19]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~20 .is_wysiwyg = "true";
defparam \regs~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N18
cyclonev_lcell_comb \regval1_D[19]~116 (
// Equation(s):
// \regval1_D[19]~116_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~20_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[32])))) # (\forw1W_D~combout  & ((((result_W[19]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a19 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[32])))) # (\forw1W_D~combout  & ((((result_W[19]))))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!regs_rtl_0_bypass[32]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!result_W[19]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~20_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[19]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[19]~116 .extended_lut = "on";
defparam \regval1_D[19]~116 .lut_mask = 64'h1B1B1B1B00FF00FF;
defparam \regval1_D[19]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N18
cyclonev_lcell_comb \regval1_D[19]~15 (
// Equation(s):
// \regval1_D[19]~15_combout  = ( \regval1_D[19]~116_combout  & ( \result_M[19]~11_combout  & ( ((!\forw1A_D~2_combout ) # (\result_A[19]~16_combout )) # (\result_A[19]~17_combout ) ) ) ) # ( !\regval1_D[19]~116_combout  & ( \result_M[19]~11_combout  & ( 
// (!\forw1A_D~2_combout  & (((\forw1M_D~combout )))) # (\forw1A_D~2_combout  & (((\result_A[19]~16_combout )) # (\result_A[19]~17_combout ))) ) ) ) # ( \regval1_D[19]~116_combout  & ( !\result_M[19]~11_combout  & ( (!\forw1A_D~2_combout  & 
// (((!\forw1M_D~combout )))) # (\forw1A_D~2_combout  & (((\result_A[19]~16_combout )) # (\result_A[19]~17_combout ))) ) ) ) # ( !\regval1_D[19]~116_combout  & ( !\result_M[19]~11_combout  & ( (\forw1A_D~2_combout  & ((\result_A[19]~16_combout ) # 
// (\result_A[19]~17_combout ))) ) ) )

	.dataa(!\result_A[19]~17_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\result_A[19]~16_combout ),
	.datad(!\forw1A_D~2_combout ),
	.datae(!\regval1_D[19]~116_combout ),
	.dataf(!\result_M[19]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[19]~15 .extended_lut = "off";
defparam \regval1_D[19]~15 .lut_mask = 64'h005FCC5F335FFF5F;
defparam \regval1_D[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N19
dffeas \regval1_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[19]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[19] .is_wysiwyg = "true";
defparam \regval1_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N31
dffeas \regval1_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[16]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[16] .is_wysiwyg = "true";
defparam \regval1_A[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N0
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \off_A[0]~DUPLICATE_q  ) + ( regval1_A[2] ) + ( !VCC ))
// \Add4~6  = CARRY(( \off_A[0]~DUPLICATE_q  ) + ( regval1_A[2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[2]),
	.datad(!\off_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N3
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( \off_A[1]~DUPLICATE_q  ) + ( regval1_A[3] ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( \off_A[1]~DUPLICATE_q  ) + ( regval1_A[3] ) + ( \Add4~6  ))

	.dataa(!regval1_A[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\off_A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( off_A[2] ) + ( regval1_A[4] ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( off_A[2] ) + ( regval1_A[4] ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(!regval1_A[4]),
	.datac(!off_A[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N9
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( \off_A[3]~DUPLICATE_q  ) + ( \regval1_A[5]~DUPLICATE_q  ) + ( \Add4~14  ))
// \Add4~54  = CARRY(( \off_A[3]~DUPLICATE_q  ) + ( \regval1_A[5]~DUPLICATE_q  ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_A[5]~DUPLICATE_q ),
	.datad(!\off_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N12
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( regval1_A[6] ) + ( \off_A[4]~DUPLICATE_q  ) + ( \Add4~54  ))
// \Add4~46  = CARRY(( regval1_A[6] ) + ( \off_A[4]~DUPLICATE_q  ) + ( \Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[4]~DUPLICATE_q ),
	.datad(!regval1_A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N15
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \off_A[5]~DUPLICATE_q  ) + ( \regval1_A[7]~DUPLICATE_q  ) + ( \Add4~46  ))
// \Add4~18  = CARRY(( \off_A[5]~DUPLICATE_q  ) + ( \regval1_A[7]~DUPLICATE_q  ) + ( \Add4~46  ))

	.dataa(!\regval1_A[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\off_A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( regval1_A[8] ) + ( off_A[6] ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( regval1_A[8] ) + ( off_A[6] ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(!off_A[6]),
	.datac(gnd),
	.datad(!regval1_A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N21
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( \off_A[7]~DUPLICATE_q  ) + ( regval1_A[9] ) + ( \Add4~22  ))
// \Add4~2  = CARRY(( \off_A[7]~DUPLICATE_q  ) + ( regval1_A[9] ) + ( \Add4~22  ))

	.dataa(!regval1_A[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\off_A[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N24
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( regval1_A[10] ) + ( \off_A[8]~DUPLICATE_q  ) + ( \Add4~2  ))
// \Add4~26  = CARRY(( regval1_A[10] ) + ( \off_A[8]~DUPLICATE_q  ) + ( \Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[8]~DUPLICATE_q ),
	.datad(!regval1_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N27
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( \regval1_A[11]~DUPLICATE_q  ) + ( \off_A[9]~DUPLICATE_q  ) + ( \Add4~26  ))
// \Add4~50  = CARRY(( \regval1_A[11]~DUPLICATE_q  ) + ( \off_A[9]~DUPLICATE_q  ) + ( \Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[9]~DUPLICATE_q ),
	.datad(!\regval1_A[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N30
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( \regval1_A[12]~DUPLICATE_q  ) + ( off_A[11] ) + ( \Add4~50  ))
// \Add4~58  = CARRY(( \regval1_A[12]~DUPLICATE_q  ) + ( off_A[11] ) + ( \Add4~50  ))

	.dataa(gnd),
	.datab(!off_A[11]),
	.datac(gnd),
	.datad(!\regval1_A[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N33
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( off_A[11] ) + ( regval1_A[13] ) + ( \Add4~58  ))
// \Add4~30  = CARRY(( off_A[11] ) + ( regval1_A[13] ) + ( \Add4~58  ))

	.dataa(gnd),
	.datab(!off_A[11]),
	.datac(!regval1_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000F0F000003333;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N36
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( off_A[12] ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( off_A[12] ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_A[14]~DUPLICATE_q ),
	.datad(!off_A[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N39
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( regval1_A[15] ) + ( off_A[31] ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( regval1_A[15] ) + ( off_A[31] ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!regval1_A[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( off_A[31] ) + ( regval1_A[16] ) + ( \Add4~38  ))
// \Add4~42  = CARRY(( off_A[31] ) + ( regval1_A[16] ) + ( \Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[16]),
	.datad(!off_A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N45
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( regval1_A[17] ) + ( off_A[31] ) + ( \Add4~42  ))
// \Add4~62  = CARRY(( regval1_A[17] ) + ( off_A[31] ) + ( \Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!regval1_A[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N48
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( off_A[31] ) + ( regval1_A[18] ) + ( \Add4~62  ))
// \Add4~66  = CARRY(( off_A[31] ) + ( regval1_A[18] ) + ( \Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[18]),
	.datad(!off_A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N51
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( regval1_A[19] ) + ( off_A[31] ) + ( \Add4~66  ))
// \Add4~98  = CARRY(( regval1_A[19] ) + ( off_A[31] ) + ( \Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!regval1_A[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N54
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( off_A[31] ) + ( regval1_A[20] ) + ( \Add4~98  ))
// \Add4~102  = CARRY(( off_A[31] ) + ( regval1_A[20] ) + ( \Add4~98  ))

	.dataa(gnd),
	.datab(!regval1_A[20]),
	.datac(gnd),
	.datad(!off_A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N57
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( off_A[31] ) + ( regval1_A[21] ) + ( \Add4~102  ))
// \Add4~106  = CARRY(( off_A[31] ) + ( regval1_A[21] ) + ( \Add4~102  ))

	.dataa(!regval1_A[21]),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N59
dffeas \jmptarg_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[21] .is_wysiwyg = "true";
defparam \jmptarg_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( off_A[11] ) + ( pcplus_A[12] ) + ( \Add3~50  ))
// \Add3~58  = CARRY(( off_A[11] ) + ( pcplus_A[12] ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[12]),
	.datad(!off_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N33
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( off_A[11] ) + ( pcplus_A[13] ) + ( \Add3~58  ))
// \Add3~30  = CARRY(( off_A[11] ) + ( pcplus_A[13] ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[13]),
	.datad(!off_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( off_A[12] ) + ( pcplus_A[14] ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( off_A[12] ) + ( pcplus_A[14] ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[14]),
	.datad(!off_A[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N39
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( pcplus_A[15] ) + ( off_A[31] ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( pcplus_A[15] ) + ( off_A[31] ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( off_A[31] ) + ( pcplus_A[16] ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( off_A[31] ) + ( pcplus_A[16] ) + ( \Add3~38  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!pcplus_A[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N45
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( off_A[31] ) + ( pcplus_A[17] ) + ( \Add3~42  ))
// \Add3~62  = CARRY(( off_A[31] ) + ( pcplus_A[17] ) + ( \Add3~42  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!pcplus_A[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( off_A[31] ) + ( pcplus_A[18] ) + ( \Add3~62  ))
// \Add3~66  = CARRY(( off_A[31] ) + ( pcplus_A[18] ) + ( \Add3~62  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!pcplus_A[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N51
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( off_A[31] ) + ( pcplus_A[19] ) + ( \Add3~66  ))
// \Add3~98  = CARRY(( off_A[31] ) + ( pcplus_A[19] ) + ( \Add3~66  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!pcplus_A[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( pcplus_A[20] ) + ( off_A[31] ) + ( \Add3~98  ))
// \Add3~102  = CARRY(( pcplus_A[20] ) + ( off_A[31] ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N57
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( pcplus_A[21] ) + ( off_A[31] ) + ( \Add3~102  ))
// \Add3~106  = CARRY(( pcplus_A[21] ) + ( off_A[31] ) + ( \Add3~102  ))

	.dataa(!pcplus_A[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N58
dffeas \brtarg_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[21] .is_wysiwyg = "true";
defparam \brtarg_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N24
cyclonev_lcell_comb \pcgood_B[21]~26 (
// Equation(s):
// \pcgood_B[21]~26_combout  = ( brtarg_M[21] & ( ((!\isjump_M~q  & ((pcplus_M[21]))) # (\isjump_M~q  & (jmptarg_M[21]))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[21] & ( (!\dobranch_M~q  & ((!\isjump_M~q  & ((pcplus_M[21]))) # (\isjump_M~q  & (jmptarg_M[21])))) 
// ) )

	.dataa(!\dobranch_M~q ),
	.datab(!\isjump_M~q ),
	.datac(!jmptarg_M[21]),
	.datad(!pcplus_M[21]),
	.datae(gnd),
	.dataf(!brtarg_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[21]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[21]~26 .extended_lut = "off";
defparam \pcgood_B[21]~26 .lut_mask = 64'h028A028A57DF57DF;
defparam \pcgood_B[21]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N18
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( PC[21] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Add0~73_sumout ) # (\stall_D~1_combout ))) ) ) ) # ( !PC[21] & ( \Equal1~17_combout  & ( (!\stall_D~1_combout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Add0~73_sumout )) ) ) ) # ( PC[21] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[21]~26_combout ) ) ) ) # ( !PC[21] & ( !\Equal1~17_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[21]~26_combout ) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\pcgood_B[21]~26_combout ),
	.datad(!\Add0~73_sumout ),
	.datae(!PC[21]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h0303030300221133;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N19
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N59
dffeas \pcplus_D[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[21] .is_wysiwyg = "true";
defparam \pcplus_D[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N35
dffeas \pcplus_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[21] .is_wysiwyg = "true";
defparam \pcplus_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N33
cyclonev_lcell_comb \result_A[21]~13 (
// Equation(s):
// \result_A[21]~13_combout  = (!\selaluout_A~q  & pcplus_A[21])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(!pcplus_A[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[21]~13 .extended_lut = "off";
defparam \result_A[21]~13 .lut_mask = 64'h00F000F000F000F0;
defparam \result_A[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \result_A[21]~42 (
// Equation(s):
// \result_A[21]~42_combout  = ( \result_A[21]~12_combout  ) # ( !\result_A[21]~12_combout  & ( \result_A[21]~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_A[21]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[21]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[21]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[21]~42 .extended_lut = "off";
defparam \result_A[21]~42 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_A[21]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N31
dffeas \restmp_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[21]~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[21] .is_wysiwyg = "true";
defparam \restmp_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \result_M[21]~9 (
// Equation(s):
// \result_M[21]~9_combout  = ( \selmemout_M~DUPLICATE_q  & ( \memout_M[2]~0_combout  & ( ((\memout_M[10]~11_combout  & HexOut[21])) # (\dbus[21]~38_combout ) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( \memout_M[2]~0_combout  & ( restmp_M[21] ) ) ) # ( 
// \selmemout_M~DUPLICATE_q  & ( !\memout_M[2]~0_combout  & ( (\memout_M[10]~11_combout  & HexOut[21]) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( !\memout_M[2]~0_combout  & ( restmp_M[21] ) ) )

	.dataa(!\memout_M[10]~11_combout ),
	.datab(!HexOut[21]),
	.datac(!\dbus[21]~38_combout ),
	.datad(!restmp_M[21]),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[21]~9 .extended_lut = "off";
defparam \result_M[21]~9 .lut_mask = 64'h00FF111100FF1F1F;
defparam \result_M[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N56
dffeas \result_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[21]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[21] .is_wysiwyg = "true";
defparam \result_W[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N14
dffeas \regs_rtl_1_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N2
dffeas \regs~55 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~55 .is_wysiwyg = "true";
defparam \regs~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \regval2_D[21]~124 (
// Equation(s):
// \regval2_D[21]~124_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~55_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[34])))))) # (\forw2W_D~combout  & (((result_W[21])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout 
//  & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a21 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[34])))))) # (\forw2W_D~combout  & (((result_W[21])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[21]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a21 ),
	.datad(!regs_rtl_1_bypass[34]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~55_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[21]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[21]~124 .extended_lut = "on";
defparam \regval2_D[21]~124 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[21]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \regval2_D[21]~17 (
// Equation(s):
// \regval2_D[21]~17_combout  = ( \result_M[21]~9_combout  & ( \regval2_D[21]~124_combout  & ( ((!\forw2A_D~2_combout ) # (\result_A[21]~12_combout )) # (\result_A[21]~13_combout ) ) ) ) # ( !\result_M[21]~9_combout  & ( \regval2_D[21]~124_combout  & ( 
// (!\forw2A_D~2_combout  & (((!\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (((\result_A[21]~12_combout )) # (\result_A[21]~13_combout ))) ) ) ) # ( \result_M[21]~9_combout  & ( !\regval2_D[21]~124_combout  & ( (!\forw2A_D~2_combout  & 
// (((\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (((\result_A[21]~12_combout )) # (\result_A[21]~13_combout ))) ) ) ) # ( !\result_M[21]~9_combout  & ( !\regval2_D[21]~124_combout  & ( (\forw2A_D~2_combout  & ((\result_A[21]~12_combout ) # 
// (\result_A[21]~13_combout ))) ) ) )

	.dataa(!\result_A[21]~13_combout ),
	.datab(!\result_A[21]~12_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\forw2A_D~2_combout ),
	.datae(!\result_M[21]~9_combout ),
	.dataf(!\regval2_D[21]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[21]~17 .extended_lut = "off";
defparam \regval2_D[21]~17 .lut_mask = 64'h00770F77F077FF77;
defparam \regval2_D[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N50
dffeas \regval2_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[21]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[21] .is_wysiwyg = "true";
defparam \regval2_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \result_A[21]~12 (
// Equation(s):
// \result_A[21]~12_combout  = ( \Selector10~0_combout  & ( \Add2~61_sumout  & ( \result_A[1]~4_combout  ) ) ) # ( !\Selector10~0_combout  & ( \Add2~61_sumout  & ( (\result_A[1]~4_combout  & (((\Selector0~2_combout  & \Add1~61_sumout )) # 
// (\Selector0~1_combout ))) ) ) ) # ( \Selector10~0_combout  & ( !\Add2~61_sumout  & ( \result_A[1]~4_combout  ) ) ) # ( !\Selector10~0_combout  & ( !\Add2~61_sumout  & ( (\Selector0~2_combout  & (\Add1~61_sumout  & \result_A[1]~4_combout )) ) ) )

	.dataa(!\Selector0~2_combout ),
	.datab(!\Add1~61_sumout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\result_A[1]~4_combout ),
	.datae(!\Selector10~0_combout ),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[21]~12 .extended_lut = "off";
defparam \result_A[21]~12 .lut_mask = 64'h001100FF001F00FF;
defparam \result_A[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N20
dffeas \regs_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N56
dffeas \regs~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[21]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~22 .is_wysiwyg = "true";
defparam \regs~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \regval1_D[21]~124 (
// Equation(s):
// \regval1_D[21]~124_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~22_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[34])))))) # (\forw1W_D~combout  & (result_W[21])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a21 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[34])))))) # (\forw1W_D~combout  & (result_W[21])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[21]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[34]),
	.datag(!\regs~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[21]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[21]~124 .extended_lut = "on";
defparam \regval1_D[21]~124 .lut_mask = 64'h1B111B111BBB1BBB;
defparam \regval1_D[21]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \regval1_D[21]~13 (
// Equation(s):
// \regval1_D[21]~13_combout  = ( \result_M[21]~9_combout  & ( \regval1_D[21]~124_combout  & ( ((!\forw1A_D~2_combout ) # (\result_A[21]~13_combout )) # (\result_A[21]~12_combout ) ) ) ) # ( !\result_M[21]~9_combout  & ( \regval1_D[21]~124_combout  & ( 
// (!\forw1A_D~2_combout  & (!\forw1M_D~combout )) # (\forw1A_D~2_combout  & (((\result_A[21]~13_combout ) # (\result_A[21]~12_combout )))) ) ) ) # ( \result_M[21]~9_combout  & ( !\regval1_D[21]~124_combout  & ( (!\forw1A_D~2_combout  & (\forw1M_D~combout )) 
// # (\forw1A_D~2_combout  & (((\result_A[21]~13_combout ) # (\result_A[21]~12_combout )))) ) ) ) # ( !\result_M[21]~9_combout  & ( !\regval1_D[21]~124_combout  & ( (\forw1A_D~2_combout  & ((\result_A[21]~13_combout ) # (\result_A[21]~12_combout ))) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\result_A[21]~12_combout ),
	.datac(!\result_A[21]~13_combout ),
	.datad(!\forw1A_D~2_combout ),
	.datae(!\result_M[21]~9_combout ),
	.dataf(!\regval1_D[21]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[21]~13 .extended_lut = "off";
defparam \regval1_D[21]~13 .lut_mask = 64'h003F553FAA3FFF3F;
defparam \regval1_D[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N44
dffeas \regval1_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[21]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[21] .is_wysiwyg = "true";
defparam \regval1_A[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \aluin2_A[21]~24 (
// Equation(s):
// \aluin2_A[21]~24_combout  = ( \aluimm_A~DUPLICATE_q  & ( off_A[31] ) ) # ( !\aluimm_A~DUPLICATE_q  & ( off_A[31] & ( \regval2_A[21]~DUPLICATE_q  ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( !off_A[31] & ( \regval2_A[21]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_A[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[21]~24 .extended_lut = "off";
defparam \aluin2_A[21]~24 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \aluin2_A[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( regval1_A[21] & ( \aluin2_A[21]~24_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q )) # (alufunc_A[1] & (\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[21] & ( 
// \aluin2_A[21]~24_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (!\alufunc_A[0]~DUPLICATE_q ))) # (alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( regval1_A[21] & ( 
// !\aluin2_A[21]~24_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (!\alufunc_A[0]~DUPLICATE_q ))) # (alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[21] & ( 
// !\aluin2_A[21]~24_combout  & ( (alufunc_A[2] & (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!regval1_A[21]),
	.dataf(!\aluin2_A[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h0504144014404140;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N9
cyclonev_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ( \Add1~61_sumout  & ( \Add2~61_sumout  & ( ((\Selector0~2_combout ) # (\Selector10~0_combout )) # (\Selector0~1_combout ) ) ) ) # ( !\Add1~61_sumout  & ( \Add2~61_sumout  & ( (\Selector10~0_combout ) # (\Selector0~1_combout ) ) ) 
// ) # ( \Add1~61_sumout  & ( !\Add2~61_sumout  & ( (\Selector0~2_combout ) # (\Selector10~0_combout ) ) ) ) # ( !\Add1~61_sumout  & ( !\Add2~61_sumout  & ( \Selector10~0_combout  ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(gnd),
	.datac(!\Selector10~0_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\Add1~61_sumout ),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~1 .extended_lut = "off";
defparam \Selector10~1 .lut_mask = 64'h0F0F0FFF5F5F5FFF;
defparam \Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N10
dffeas \aluout_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[21] .is_wysiwyg = "true";
defparam \aluout_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( \aluout_M[22]~DUPLICATE_q  ) # ( !\aluout_M[22]~DUPLICATE_q  & ( ((aluout_M[20]) # (aluout_M[23])) # (aluout_M[21]) ) )

	.dataa(!aluout_M[21]),
	.datab(!aluout_M[23]),
	.datac(!aluout_M[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'h7F7F7F7FFFFFFFFF;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N45
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( \wrmem_M~DUPLICATE_q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \dmem~66 (
// Equation(s):
// \dmem~66_combout  = ( !\WideNor0~3_combout  & ( !\WideNor0~0_combout  & ( (!\aluout_M[15]~DUPLICATE_q  & (!\WideNor0~1_combout  & (!\WideNor0~2_combout  & \MemWE~0_combout ))) ) ) )

	.dataa(!\aluout_M[15]~DUPLICATE_q ),
	.datab(!\WideNor0~1_combout ),
	.datac(!\WideNor0~2_combout ),
	.datad(!\MemWE~0_combout ),
	.datae(!\WideNor0~3_combout ),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~66 .extended_lut = "off";
defparam \dmem~66 .lut_mask = 64'h0080000000000000;
defparam \dmem~66 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[10]~61_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101040005000400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[10]~61_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N12
cyclonev_lcell_comb \dmem~75 (
// Equation(s):
// \dmem~75_combout  = ( !\dbus[10]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[10]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~75 .extended_lut = "off";
defparam \dmem~75 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N13
dffeas \dmem~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N45
cyclonev_lcell_comb \dmem~55 (
// Equation(s):
// \dmem~55_combout  = ( \dmem~11_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ))))) ) ) # ( !\dmem~11_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~11_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~55 .extended_lut = "off";
defparam \dmem~55 .lut_mask = 64'hAEBFAEBF04150415;
defparam \dmem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N30
cyclonev_lcell_comb \dbus[10]~61 (
// Equation(s):
// \dbus[10]~61_combout  = ( \dbus[10]~60_combout  & ( \dmem~55_combout  ) ) # ( !\dbus[10]~60_combout  & ( \dmem~55_combout  & ( (\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[49]) # ((dmem_rtl_0_bypass[50] & !\dmem~41_combout )))) ) ) ) # ( 
// \dbus[10]~60_combout  & ( !\dmem~55_combout  ) ) # ( !\dbus[10]~60_combout  & ( !\dmem~55_combout  & ( (!dmem_rtl_0_bypass[49] & (\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[50]) # (\dmem~41_combout )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[50]),
	.datab(!\dmem~41_combout ),
	.datac(!dmem_rtl_0_bypass[49]),
	.datad(!\dbus[10]~3_combout ),
	.datae(!\dbus[10]~60_combout ),
	.dataf(!\dmem~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~61 .extended_lut = "off";
defparam \dbus[10]~61 .lut_mask = 64'h00B0FFFF00F4FFFF;
defparam \dbus[10]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N12
cyclonev_lcell_comb \result_M[10]~21 (
// Equation(s):
// \result_M[10]~21_combout  = ( \dbus[10]~61_combout  & ( (\selmemout_M~DUPLICATE_q  & (((!HexOut[10] & \memout_M[10]~11_combout )) # (\memout_M[2]~0_combout ))) ) ) # ( !\dbus[10]~61_combout  & ( (\selmemout_M~DUPLICATE_q  & (!HexOut[10] & 
// \memout_M[10]~11_combout )) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!HexOut[10]),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\memout_M[10]~11_combout ),
	.datae(gnd),
	.dataf(!\dbus[10]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[10]~21 .extended_lut = "off";
defparam \result_M[10]~21 .lut_mask = 64'h0044004405450545;
defparam \result_M[10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N20
dffeas \regs_rtl_1_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N15
cyclonev_lcell_comb \result_M[10]~39 (
// Equation(s):
// \result_M[10]~39_combout  = ( \result_M[10]~22_combout  ) # ( !\result_M[10]~22_combout  & ( \result_M[10]~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_M[10]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_M[10]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[10]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[10]~39 .extended_lut = "off";
defparam \result_M[10]~39 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_M[10]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N16
dffeas \result_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[10]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[10] .is_wysiwyg = "true";
defparam \result_W[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N0
cyclonev_lcell_comb \regs~44feeder (
// Equation(s):
// \regs~44feeder_combout  = ( \wregval_W[10]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[10]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~44feeder .extended_lut = "off";
defparam \regs~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N2
dffeas \regs~44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~44 .is_wysiwyg = "true";
defparam \regs~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N18
cyclonev_lcell_comb \regval2_D[10]~84 (
// Equation(s):
// \regval2_D[10]~84_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~44_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[23]))))) # (\forw2W_D~combout  & (((result_W[10])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a10 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[23]))))) # (\forw2W_D~combout  & (((result_W[10])))) ) )

	.dataa(!regs_rtl_1_bypass[23]),
	.datab(!result_W[10]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a10 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~44_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[10]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[10]~84 .extended_lut = "on";
defparam \regval2_D[10]~84 .lut_mask = 64'h0F550F5533333333;
defparam \regval2_D[10]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N42
cyclonev_lcell_comb \regval2_D[10]~28 (
// Equation(s):
// \regval2_D[10]~28_combout  = ( \result_A[10]~26_combout  & ( \regval2_D[10]~84_combout  & ( (!\forw2M_D~combout ) # (((\result_M[10]~21_combout ) # (\result_M[10]~22_combout )) # (\forw2A_D~2_combout )) ) ) ) # ( !\result_A[10]~26_combout  & ( 
// \regval2_D[10]~84_combout  & ( (!\forw2A_D~2_combout  & ((!\forw2M_D~combout ) # ((\result_M[10]~21_combout ) # (\result_M[10]~22_combout )))) ) ) ) # ( \result_A[10]~26_combout  & ( !\regval2_D[10]~84_combout  & ( ((\forw2M_D~combout  & 
// ((\result_M[10]~21_combout ) # (\result_M[10]~22_combout )))) # (\forw2A_D~2_combout ) ) ) ) # ( !\result_A[10]~26_combout  & ( !\regval2_D[10]~84_combout  & ( (\forw2M_D~combout  & (!\forw2A_D~2_combout  & ((\result_M[10]~21_combout ) # 
// (\result_M[10]~22_combout )))) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\forw2A_D~2_combout ),
	.datac(!\result_M[10]~22_combout ),
	.datad(!\result_M[10]~21_combout ),
	.datae(!\result_A[10]~26_combout ),
	.dataf(!\regval2_D[10]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[10]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[10]~28 .extended_lut = "off";
defparam \regval2_D[10]~28 .lut_mask = 64'h044437778CCCBFFF;
defparam \regval2_D[10]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N44
dffeas \regval2_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[10]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[10] .is_wysiwyg = "true";
defparam \regval2_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \Selector21~0_combout  & ( \Add2~93_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector21~0_combout  & ( \Add2~93_sumout  & ( (alufunc_A[5] & (((\Add1~93_sumout  & \Selector0~2_combout )) # (\Selector0~1_combout ))) ) ) ) # ( 
// \Selector21~0_combout  & ( !\Add2~93_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector21~0_combout  & ( !\Add2~93_sumout  & ( (alufunc_A[5] & (\Add1~93_sumout  & \Selector0~2_combout )) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Add1~93_sumout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\Selector21~0_combout ),
	.dataf(!\Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h0011555505155555;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N12
cyclonev_lcell_comb \result_A[10]~26 (
// Equation(s):
// \result_A[10]~26_combout  = ( pcplus_A[10] & ( \Selector21~2_combout  ) ) # ( !pcplus_A[10] & ( \Selector21~2_combout  & ( \selaluout_A~q  ) ) ) # ( pcplus_A[10] & ( !\Selector21~2_combout  & ( !\selaluout_A~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(gnd),
	.datae(!pcplus_A[10]),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[10]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[10]~26 .extended_lut = "off";
defparam \result_A[10]~26 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \result_A[10]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N25
dffeas \restmp_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[10]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[10] .is_wysiwyg = "true";
defparam \restmp_M[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N51
cyclonev_lcell_comb \result_M[10]~22 (
// Equation(s):
// \result_M[10]~22_combout  = (!\selmemout_M~DUPLICATE_q  & restmp_M[10])

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(gnd),
	.datac(!restmp_M[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[10]~22 .extended_lut = "off";
defparam \result_M[10]~22 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \result_M[10]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N26
dffeas \regs_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N49
dffeas \regs~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[10]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~11 .is_wysiwyg = "true";
defparam \regs~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N24
cyclonev_lcell_comb \regval1_D[10]~84 (
// Equation(s):
// \regval1_D[10]~84_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~11_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[23]))))) # (\forw1W_D~combout  & (((result_W[10])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a10 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[23]))))) # (\forw1W_D~combout  & (((result_W[10])))) ) )

	.dataa(!regs_rtl_0_bypass[23]),
	.datab(!result_W[10]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[10]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[10]~84 .extended_lut = "on";
defparam \regval1_D[10]~84 .lut_mask = 64'h0F550F5533333333;
defparam \regval1_D[10]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N36
cyclonev_lcell_comb \regval1_D[10]~24 (
// Equation(s):
// \regval1_D[10]~24_combout  = ( \result_A[10]~26_combout  & ( \regval1_D[10]~84_combout  & ( (!\forw1M_D~combout ) # (((\result_M[10]~21_combout ) # (\result_M[10]~22_combout )) # (\forw1A_D~2_combout )) ) ) ) # ( !\result_A[10]~26_combout  & ( 
// \regval1_D[10]~84_combout  & ( (!\forw1A_D~2_combout  & ((!\forw1M_D~combout ) # ((\result_M[10]~21_combout ) # (\result_M[10]~22_combout )))) ) ) ) # ( \result_A[10]~26_combout  & ( !\regval1_D[10]~84_combout  & ( ((\forw1M_D~combout  & 
// ((\result_M[10]~21_combout ) # (\result_M[10]~22_combout )))) # (\forw1A_D~2_combout ) ) ) ) # ( !\result_A[10]~26_combout  & ( !\regval1_D[10]~84_combout  & ( (\forw1M_D~combout  & (!\forw1A_D~2_combout  & ((\result_M[10]~21_combout ) # 
// (\result_M[10]~22_combout )))) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\forw1A_D~2_combout ),
	.datac(!\result_M[10]~22_combout ),
	.datad(!\result_M[10]~21_combout ),
	.datae(!\result_A[10]~26_combout ),
	.dataf(!\regval1_D[10]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[10]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[10]~24 .extended_lut = "off";
defparam \regval1_D[10]~24 .lut_mask = 64'h044437778CCCBFFF;
defparam \regval1_D[10]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N37
dffeas \regval1_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[10]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[10] .is_wysiwyg = "true";
defparam \regval1_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \aluin2_A[10]~30 (
// Equation(s):
// \aluin2_A[10]~30_combout  = ( regval2_A[10] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[11]) ) ) # ( !regval2_A[10] & ( (off_A[11] & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[11]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[10]~30 .extended_lut = "off";
defparam \aluin2_A[10]~30 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[10]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N6
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( alufunc_A[2] & ( \alufunc_A[0]~DUPLICATE_q  & ( (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (((!regval1_A[10] & !\aluin2_A[10]~30_combout ))))) ) ) ) # ( alufunc_A[2] & ( !\alufunc_A[0]~DUPLICATE_q  & ( 
// !\alufunc_A[3]~DUPLICATE_q  $ (((!regval1_A[10] & ((!alufunc_A[1]) # (!\aluin2_A[10]~30_combout ))) # (regval1_A[10] & (!alufunc_A[1] $ (\aluin2_A[10]~30_combout ))))) ) ) )

	.dataa(!regval1_A[10]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!alufunc_A[1]),
	.datad(!\aluin2_A[10]~30_combout ),
	.datae(!alufunc_A[2]),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h00003669000060C0;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N27
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \Add1~93_sumout  & ( (((\Selector0~1_combout  & \Add2~93_sumout )) # (\Selector0~2_combout )) # (\Selector21~0_combout ) ) ) # ( !\Add1~93_sumout  & ( ((\Selector0~1_combout  & \Add2~93_sumout )) # (\Selector21~0_combout ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector21~0_combout ),
	.datac(!\Selector0~2_combout ),
	.datad(!\Add2~93_sumout ),
	.datae(!\Add1~93_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h33773F7F33773F7F;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N42
cyclonev_lcell_comb \aluout_M[10]~feeder (
// Equation(s):
// \aluout_M[10]~feeder_combout  = ( \Selector21~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_M[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_M[10]~feeder .extended_lut = "off";
defparam \aluout_M[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_M[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N43
dffeas \aluout_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[10] .is_wysiwyg = "true";
defparam \aluout_M[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[14]~48_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[14]~48_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF032E00E40E54608310B5D2FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N39
cyclonev_lcell_comb \dmem~72 (
// Equation(s):
// \dmem~72_combout  = ( !\dbus[14]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[14]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~72 .extended_lut = "off";
defparam \dmem~72 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N41
dffeas \dmem~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N15
cyclonev_lcell_comb \dmem~53 (
// Equation(s):
// \dmem~53_combout  = ( \dmem~15_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout )))) ) ) # ( !\dmem~15_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~15_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~53 .extended_lut = "off";
defparam \dmem~53 .lut_mask = 64'hCDFDCDFD01310131;
defparam \dmem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N30
cyclonev_lcell_comb \dbus[14]~48 (
// Equation(s):
// \dbus[14]~48_combout  = ( \dbus[10]~3_combout  & ( \dmem~53_combout  & ( (!dmem_rtl_0_bypass[57]) # (((dmem_rtl_0_bypass[58] & !\dmem~41_combout )) # (\dbus[14]~47_combout )) ) ) ) # ( !\dbus[10]~3_combout  & ( \dmem~53_combout  & ( \dbus[14]~47_combout  
// ) ) ) # ( \dbus[10]~3_combout  & ( !\dmem~53_combout  & ( ((!dmem_rtl_0_bypass[57] & ((!dmem_rtl_0_bypass[58]) # (\dmem~41_combout )))) # (\dbus[14]~47_combout ) ) ) ) # ( !\dbus[10]~3_combout  & ( !\dmem~53_combout  & ( \dbus[14]~47_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[58]),
	.datab(!dmem_rtl_0_bypass[57]),
	.datac(!\dmem~41_combout ),
	.datad(!\dbus[14]~47_combout ),
	.datae(!\dbus[10]~3_combout ),
	.dataf(!\dmem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[14]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[14]~48 .extended_lut = "off";
defparam \dbus[14]~48 .lut_mask = 64'h00FF8CFF00FFDCFF;
defparam \dbus[14]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N6
cyclonev_lcell_comb \result_M[14]~14 (
// Equation(s):
// \result_M[14]~14_combout  = ( \dbus[14]~48_combout  & ( (\selmemout_M~DUPLICATE_q  & (((HexOut[14] & \memout_M[10]~11_combout )) # (\memout_M[2]~0_combout ))) ) ) # ( !\dbus[14]~48_combout  & ( (\selmemout_M~DUPLICATE_q  & (HexOut[14] & 
// \memout_M[10]~11_combout )) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!HexOut[14]),
	.datac(!\memout_M[10]~11_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[14]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[14]~14 .extended_lut = "off";
defparam \result_M[14]~14 .lut_mask = 64'h0101010101550155;
defparam \result_M[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N7
dffeas \regs_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[14]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N3
cyclonev_lcell_comb \result_M[14]~37 (
// Equation(s):
// \result_M[14]~37_combout  = ( \result_M[14]~14_combout  ) # ( !\result_M[14]~14_combout  & ( \result_M[14]~15_combout  ) )

	.dataa(!\result_M[14]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_M[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[14]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[14]~37 .extended_lut = "off";
defparam \result_M[14]~37 .lut_mask = 64'h55555555FFFFFFFF;
defparam \result_M[14]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N4
dffeas \result_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[14]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[14] .is_wysiwyg = "true";
defparam \result_W[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \regs~15feeder (
// Equation(s):
// \regs~15feeder_combout  = ( \wregval_W[14]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[14]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~15feeder .extended_lut = "off";
defparam \regs~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N47
dffeas \regs~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~15 .is_wysiwyg = "true";
defparam \regs~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \regval1_D[14]~104 (
// Equation(s):
// \regval1_D[14]~104_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~15_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[27])))) # (\forw1W_D~combout  & ((((result_W[14]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a14 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[27])))) # (\forw1W_D~combout  & ((((result_W[14]))))) ) )

	.dataa(!regs_rtl_0_bypass[27]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!result_W[14]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[14]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[14]~104 .extended_lut = "on";
defparam \regval1_D[14]~104 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \regval1_D[14]~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \regval1_D[14]~18 (
// Equation(s):
// \regval1_D[14]~18_combout  = ( \regval1_D[14]~104_combout  & ( \result_A[14]~22_combout  & ( (((!\forw1M_D~combout ) # (\result_M[14]~14_combout )) # (\forw1A_D~2_combout )) # (\result_M[14]~15_combout ) ) ) ) # ( !\regval1_D[14]~104_combout  & ( 
// \result_A[14]~22_combout  & ( ((\forw1M_D~combout  & ((\result_M[14]~14_combout ) # (\result_M[14]~15_combout )))) # (\forw1A_D~2_combout ) ) ) ) # ( \regval1_D[14]~104_combout  & ( !\result_A[14]~22_combout  & ( (!\forw1A_D~2_combout  & 
// (((!\forw1M_D~combout ) # (\result_M[14]~14_combout )) # (\result_M[14]~15_combout ))) ) ) ) # ( !\regval1_D[14]~104_combout  & ( !\result_A[14]~22_combout  & ( (!\forw1A_D~2_combout  & (\forw1M_D~combout  & ((\result_M[14]~14_combout ) # 
// (\result_M[14]~15_combout )))) ) ) )

	.dataa(!\result_M[14]~15_combout ),
	.datab(!\forw1A_D~2_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\result_M[14]~14_combout ),
	.datae(!\regval1_D[14]~104_combout ),
	.dataf(!\result_A[14]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[14]~18 .extended_lut = "off";
defparam \regval1_D[14]~18 .lut_mask = 64'h040CC4CC373FF7FF;
defparam \regval1_D[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N50
dffeas \regval1_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[14]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[14] .is_wysiwyg = "true";
defparam \regval1_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = ( \Add2~113_sumout  & ( \Add1~113_sumout  & ( (alufunc_A[5] & (((\Selector0~2_combout ) # (\Selector0~1_combout )) # (\Selector17~0_combout ))) ) ) ) # ( !\Add2~113_sumout  & ( \Add1~113_sumout  & ( (alufunc_A[5] & 
// ((\Selector0~2_combout ) # (\Selector17~0_combout ))) ) ) ) # ( \Add2~113_sumout  & ( !\Add1~113_sumout  & ( (alufunc_A[5] & ((\Selector0~1_combout ) # (\Selector17~0_combout ))) ) ) ) # ( !\Add2~113_sumout  & ( !\Add1~113_sumout  & ( 
// (\Selector17~0_combout  & alufunc_A[5]) ) ) )

	.dataa(!\Selector17~0_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector0~1_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\Add2~113_sumout ),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~2 .extended_lut = "off";
defparam \Selector17~2 .lut_mask = 64'h1111131311331333;
defparam \Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \result_A[14]~22 (
// Equation(s):
// \result_A[14]~22_combout  = ( \selaluout_A~q  & ( \Selector17~2_combout  ) ) # ( !\selaluout_A~q  & ( \Selector17~2_combout  & ( pcplus_A[14] ) ) ) # ( !\selaluout_A~q  & ( !\Selector17~2_combout  & ( pcplus_A[14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[14]),
	.datad(gnd),
	.datae(!\selaluout_A~q ),
	.dataf(!\Selector17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[14]~22 .extended_lut = "off";
defparam \result_A[14]~22 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \result_A[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N32
dffeas \regs_rtl_1_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[14]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N43
dffeas \regs~48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[14]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~48 .is_wysiwyg = "true";
defparam \regs~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \regval2_D[14]~104 (
// Equation(s):
// \regval2_D[14]~104_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~48_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[27])))))) # (\forw2W_D~combout  & (result_W[14])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a14 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[27])))))) # (\forw2W_D~combout  & (result_W[14])) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!result_W[14]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a14 ),
	.datad(!regs_rtl_1_bypass[27]),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~48_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[14]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[14]~104 .extended_lut = "on";
defparam \regval2_D[14]~104 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval2_D[14]~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N54
cyclonev_lcell_comb \regval2_D[14]~22 (
// Equation(s):
// \regval2_D[14]~22_combout  = ( \forw2M_D~combout  & ( \regval2_D[14]~104_combout  & ( (!\forw2A_D~2_combout  & (((\result_M[14]~15_combout ) # (\result_M[14]~14_combout )))) # (\forw2A_D~2_combout  & (\result_A[14]~22_combout )) ) ) ) # ( 
// !\forw2M_D~combout  & ( \regval2_D[14]~104_combout  & ( (!\forw2A_D~2_combout ) # (\result_A[14]~22_combout ) ) ) ) # ( \forw2M_D~combout  & ( !\regval2_D[14]~104_combout  & ( (!\forw2A_D~2_combout  & (((\result_M[14]~15_combout ) # 
// (\result_M[14]~14_combout )))) # (\forw2A_D~2_combout  & (\result_A[14]~22_combout )) ) ) ) # ( !\forw2M_D~combout  & ( !\regval2_D[14]~104_combout  & ( (\result_A[14]~22_combout  & \forw2A_D~2_combout ) ) ) )

	.dataa(!\result_A[14]~22_combout ),
	.datab(!\result_M[14]~14_combout ),
	.datac(!\result_M[14]~15_combout ),
	.datad(!\forw2A_D~2_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[14]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[14]~22 .extended_lut = "off";
defparam \regval2_D[14]~22 .lut_mask = 64'h00553F55FF553F55;
defparam \regval2_D[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N55
dffeas \regval2_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[14]~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[14] .is_wysiwyg = "true";
defparam \regval2_A[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \aluin2_A[14]~31 (
// Equation(s):
// \aluin2_A[14]~31_combout  = ( \aluimm_A~q  & ( regval2_A[14] & ( off_A[31] ) ) ) # ( !\aluimm_A~q  & ( regval2_A[14] ) ) # ( \aluimm_A~q  & ( !regval2_A[14] & ( off_A[31] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(gnd),
	.datae(!\aluimm_A~q ),
	.dataf(!regval2_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[14]~31 .extended_lut = "off";
defparam \aluin2_A[14]~31 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \aluin2_A[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( alufunc_A[2] & ( \regval1_A[14]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  $ (!alufunc_A[1] $ (\aluin2_A[14]~31_combout )))) # (\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  & 
// (!alufunc_A[1]))) ) ) ) # ( alufunc_A[2] & ( !\regval1_A[14]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  $ (((!alufunc_A[1]) # (!\aluin2_A[14]~31_combout ))))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & 
// (!\alufunc_A[3]~DUPLICATE_q  $ (!\aluin2_A[14]~31_combout )))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[1]),
	.datad(!\aluin2_A[14]~31_combout ),
	.datae(!alufunc_A[2]),
	.dataf(!\regval1_A[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h00005468000068A4;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N33
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( \Add2~113_sumout  & ( \Add1~113_sumout  & ( ((\Selector0~2_combout ) # (\Selector17~0_combout )) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~113_sumout  & ( \Add1~113_sumout  & ( (\Selector0~2_combout ) # (\Selector17~0_combout ) 
// ) ) ) # ( \Add2~113_sumout  & ( !\Add1~113_sumout  & ( (\Selector17~0_combout ) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~113_sumout  & ( !\Add1~113_sumout  & ( \Selector17~0_combout  ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(gnd),
	.datac(!\Selector17~0_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\Add2~113_sumout ),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h0F0F5F5F0FFF5FFF;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N47
dffeas \aluout_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector17~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[14] .is_wysiwyg = "true";
defparam \aluout_M[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \Equal8~3 (
// Equation(s):
// \Equal8~3_combout  = ( aluout_M[13] & ( (\aluout_M[12]~DUPLICATE_q  & (aluout_M[14] & !aluout_M[1])) ) )

	.dataa(!\aluout_M[12]~DUPLICATE_q ),
	.datab(!aluout_M[14]),
	.datac(!aluout_M[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~3 .extended_lut = "off";
defparam \Equal8~3 .lut_mask = 64'h0000000010101010;
defparam \Equal8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N9
cyclonev_lcell_comb \switches|bounceTimer[31]~0 (
// Equation(s):
// \switches|bounceTimer[31]~0_combout  = ( aluout_M[7] & ( (aluout_M[4] & (!aluout_M[5] & (!\wrmem_M~DUPLICATE_q  $ (aluout_M[2])))) ) )

	.dataa(!aluout_M[4]),
	.datab(!aluout_M[5]),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~0 .extended_lut = "off";
defparam \switches|bounceTimer[31]~0 .lut_mask = 64'h0000000040044004;
defparam \switches|bounceTimer[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \switches|bounceTimer[31]~3 (
// Equation(s):
// \switches|bounceTimer[31]~3_combout  = ( \Equal8~1_combout  & ( \switches|bounceTimer[31]~0_combout  & ( (!\Equal8~3_combout ) # ((!\Equal8~0_combout ) # ((!\dmem~34_combout ) # (!\Equal8~2_combout ))) ) ) ) # ( !\Equal8~1_combout  & ( 
// \switches|bounceTimer[31]~0_combout  ) ) # ( \Equal8~1_combout  & ( !\switches|bounceTimer[31]~0_combout  ) ) # ( !\Equal8~1_combout  & ( !\switches|bounceTimer[31]~0_combout  ) )

	.dataa(!\Equal8~3_combout ),
	.datab(!\Equal8~0_combout ),
	.datac(!\dmem~34_combout ),
	.datad(!\Equal8~2_combout ),
	.datae(!\Equal8~1_combout ),
	.dataf(!\switches|bounceTimer[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~3 .extended_lut = "off";
defparam \switches|bounceTimer[31]~3 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \switches|bounceTimer[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \switches|Add0~125 (
// Equation(s):
// \switches|Add0~125_sumout  = SUM(( \switches|bounceTimer [0] ) + ( VCC ) + ( !VCC ))
// \switches|Add0~126  = CARRY(( \switches|bounceTimer [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~125_sumout ),
	.cout(\switches|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~125 .extended_lut = "off";
defparam \switches|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \switches|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N54
cyclonev_lcell_comb \switches|Equal2~0 (
// Equation(s):
// \switches|Equal2~0_combout  = ( \SW[0]~input_o  & ( \SW[5]~input_o  ) ) # ( !\SW[0]~input_o  & ( \SW[5]~input_o  ) ) # ( \SW[0]~input_o  & ( !\SW[5]~input_o  ) ) # ( !\SW[0]~input_o  & ( !\SW[5]~input_o  & ( (((\SW[2]~input_o ) # (\SW[3]~input_o )) # 
// (\SW[1]~input_o )) # (\SW[4]~input_o ) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal2~0 .extended_lut = "off";
defparam \switches|Equal2~0 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \switches|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N21
cyclonev_lcell_comb \switches|bounceTimer[31]~2 (
// Equation(s):
// \switches|bounceTimer[31]~2_combout  = ( \Equal8~3_combout  & ( (!\Equal8~6_combout  & (((\switches|Equal2~0_combout )) # (\switches|bounceTimer[31]~1_combout ))) # (\Equal8~6_combout  & (!\switches|bounceTimer[31]~0_combout  & 
// ((\switches|Equal2~0_combout ) # (\switches|bounceTimer[31]~1_combout )))) ) ) # ( !\Equal8~3_combout  & ( (\switches|Equal2~0_combout ) # (\switches|bounceTimer[31]~1_combout ) ) )

	.dataa(!\Equal8~6_combout ),
	.datab(!\switches|bounceTimer[31]~1_combout ),
	.datac(!\switches|bounceTimer[31]~0_combout ),
	.datad(!\switches|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\Equal8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~2 .extended_lut = "off";
defparam \switches|bounceTimer[31]~2 .lut_mask = 64'h33FF33FF32FA32FA;
defparam \switches|bounceTimer[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N2
dffeas \switches|bounceTimer[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[0] .is_wysiwyg = "true";
defparam \switches|bounceTimer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \switches|Add0~121 (
// Equation(s):
// \switches|Add0~121_sumout  = SUM(( \switches|bounceTimer [1] ) + ( GND ) + ( \switches|Add0~126  ))
// \switches|Add0~122  = CARRY(( \switches|bounceTimer [1] ) + ( GND ) + ( \switches|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~121_sumout ),
	.cout(\switches|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~121 .extended_lut = "off";
defparam \switches|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N5
dffeas \switches|bounceTimer[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[1] .is_wysiwyg = "true";
defparam \switches|bounceTimer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \switches|Add0~117 (
// Equation(s):
// \switches|Add0~117_sumout  = SUM(( \switches|bounceTimer [2] ) + ( GND ) + ( \switches|Add0~122  ))
// \switches|Add0~118  = CARRY(( \switches|bounceTimer [2] ) + ( GND ) + ( \switches|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~117_sumout ),
	.cout(\switches|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~117 .extended_lut = "off";
defparam \switches|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N7
dffeas \switches|bounceTimer[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[2] .is_wysiwyg = "true";
defparam \switches|bounceTimer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N9
cyclonev_lcell_comb \switches|Add0~113 (
// Equation(s):
// \switches|Add0~113_sumout  = SUM(( \switches|bounceTimer [3] ) + ( GND ) + ( \switches|Add0~118  ))
// \switches|Add0~114  = CARRY(( \switches|bounceTimer [3] ) + ( GND ) + ( \switches|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~113_sumout ),
	.cout(\switches|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~113 .extended_lut = "off";
defparam \switches|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N11
dffeas \switches|bounceTimer[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[3] .is_wysiwyg = "true";
defparam \switches|bounceTimer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \switches|Add0~109 (
// Equation(s):
// \switches|Add0~109_sumout  = SUM(( \switches|bounceTimer [4] ) + ( GND ) + ( \switches|Add0~114  ))
// \switches|Add0~110  = CARRY(( \switches|bounceTimer [4] ) + ( GND ) + ( \switches|Add0~114  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~109_sumout ),
	.cout(\switches|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~109 .extended_lut = "off";
defparam \switches|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N14
dffeas \switches|bounceTimer[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[4] .is_wysiwyg = "true";
defparam \switches|bounceTimer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N15
cyclonev_lcell_comb \switches|Add0~105 (
// Equation(s):
// \switches|Add0~105_sumout  = SUM(( \switches|bounceTimer [5] ) + ( GND ) + ( \switches|Add0~110  ))
// \switches|Add0~106  = CARRY(( \switches|bounceTimer [5] ) + ( GND ) + ( \switches|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~105_sumout ),
	.cout(\switches|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~105 .extended_lut = "off";
defparam \switches|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N17
dffeas \switches|bounceTimer[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[5] .is_wysiwyg = "true";
defparam \switches|bounceTimer[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \switches|Add0~77 (
// Equation(s):
// \switches|Add0~77_sumout  = SUM(( \switches|bounceTimer [6] ) + ( GND ) + ( \switches|Add0~106  ))
// \switches|Add0~78  = CARRY(( \switches|bounceTimer [6] ) + ( GND ) + ( \switches|Add0~106  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~77_sumout ),
	.cout(\switches|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~77 .extended_lut = "off";
defparam \switches|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N19
dffeas \switches|bounceTimer[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[6] .is_wysiwyg = "true";
defparam \switches|bounceTimer[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N21
cyclonev_lcell_comb \switches|Add0~73 (
// Equation(s):
// \switches|Add0~73_sumout  = SUM(( \switches|bounceTimer [7] ) + ( GND ) + ( \switches|Add0~78  ))
// \switches|Add0~74  = CARRY(( \switches|bounceTimer [7] ) + ( GND ) + ( \switches|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~73_sumout ),
	.cout(\switches|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~73 .extended_lut = "off";
defparam \switches|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N23
dffeas \switches|bounceTimer[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[7] .is_wysiwyg = "true";
defparam \switches|bounceTimer[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \switches|Add0~69 (
// Equation(s):
// \switches|Add0~69_sumout  = SUM(( \switches|bounceTimer [8] ) + ( GND ) + ( \switches|Add0~74  ))
// \switches|Add0~70  = CARRY(( \switches|bounceTimer [8] ) + ( GND ) + ( \switches|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~69_sumout ),
	.cout(\switches|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~69 .extended_lut = "off";
defparam \switches|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N26
dffeas \switches|bounceTimer[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[8] .is_wysiwyg = "true";
defparam \switches|bounceTimer[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N27
cyclonev_lcell_comb \switches|Add0~65 (
// Equation(s):
// \switches|Add0~65_sumout  = SUM(( \switches|bounceTimer [9] ) + ( GND ) + ( \switches|Add0~70  ))
// \switches|Add0~66  = CARRY(( \switches|bounceTimer [9] ) + ( GND ) + ( \switches|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~65_sumout ),
	.cout(\switches|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~65 .extended_lut = "off";
defparam \switches|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N28
dffeas \switches|bounceTimer[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[9] .is_wysiwyg = "true";
defparam \switches|bounceTimer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \switches|Add0~61 (
// Equation(s):
// \switches|Add0~61_sumout  = SUM(( \switches|bounceTimer [10] ) + ( GND ) + ( \switches|Add0~66  ))
// \switches|Add0~62  = CARRY(( \switches|bounceTimer [10] ) + ( GND ) + ( \switches|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~61_sumout ),
	.cout(\switches|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~61 .extended_lut = "off";
defparam \switches|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N31
dffeas \switches|bounceTimer[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[10] .is_wysiwyg = "true";
defparam \switches|bounceTimer[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N33
cyclonev_lcell_comb \switches|Add0~57 (
// Equation(s):
// \switches|Add0~57_sumout  = SUM(( \switches|bounceTimer [11] ) + ( GND ) + ( \switches|Add0~62  ))
// \switches|Add0~58  = CARRY(( \switches|bounceTimer [11] ) + ( GND ) + ( \switches|Add0~62  ))

	.dataa(!\switches|bounceTimer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~57_sumout ),
	.cout(\switches|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~57 .extended_lut = "off";
defparam \switches|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N35
dffeas \switches|bounceTimer[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[11] .is_wysiwyg = "true";
defparam \switches|bounceTimer[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N36
cyclonev_lcell_comb \switches|Add0~53 (
// Equation(s):
// \switches|Add0~53_sumout  = SUM(( \switches|bounceTimer [12] ) + ( GND ) + ( \switches|Add0~58  ))
// \switches|Add0~54  = CARRY(( \switches|bounceTimer [12] ) + ( GND ) + ( \switches|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~53_sumout ),
	.cout(\switches|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~53 .extended_lut = "off";
defparam \switches|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N38
dffeas \switches|bounceTimer[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[12] .is_wysiwyg = "true";
defparam \switches|bounceTimer[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \switches|Add0~49 (
// Equation(s):
// \switches|Add0~49_sumout  = SUM(( \switches|bounceTimer [13] ) + ( GND ) + ( \switches|Add0~54  ))
// \switches|Add0~50  = CARRY(( \switches|bounceTimer [13] ) + ( GND ) + ( \switches|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~49_sumout ),
	.cout(\switches|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~49 .extended_lut = "off";
defparam \switches|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N41
dffeas \switches|bounceTimer[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[13] .is_wysiwyg = "true";
defparam \switches|bounceTimer[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \switches|Add0~101 (
// Equation(s):
// \switches|Add0~101_sumout  = SUM(( \switches|bounceTimer [14] ) + ( GND ) + ( \switches|Add0~50  ))
// \switches|Add0~102  = CARRY(( \switches|bounceTimer [14] ) + ( GND ) + ( \switches|Add0~50  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~101_sumout ),
	.cout(\switches|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~101 .extended_lut = "off";
defparam \switches|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N44
dffeas \switches|bounceTimer[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[14] .is_wysiwyg = "true";
defparam \switches|bounceTimer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N45
cyclonev_lcell_comb \switches|Add0~97 (
// Equation(s):
// \switches|Add0~97_sumout  = SUM(( \switches|bounceTimer [15] ) + ( GND ) + ( \switches|Add0~102  ))
// \switches|Add0~98  = CARRY(( \switches|bounceTimer [15] ) + ( GND ) + ( \switches|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~97_sumout ),
	.cout(\switches|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~97 .extended_lut = "off";
defparam \switches|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N46
dffeas \switches|bounceTimer[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[15] .is_wysiwyg = "true";
defparam \switches|bounceTimer[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \switches|Add0~93 (
// Equation(s):
// \switches|Add0~93_sumout  = SUM(( \switches|bounceTimer [16] ) + ( GND ) + ( \switches|Add0~98  ))
// \switches|Add0~94  = CARRY(( \switches|bounceTimer [16] ) + ( GND ) + ( \switches|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~93_sumout ),
	.cout(\switches|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~93 .extended_lut = "off";
defparam \switches|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N50
dffeas \switches|bounceTimer[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[16] .is_wysiwyg = "true";
defparam \switches|bounceTimer[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N51
cyclonev_lcell_comb \switches|Add0~89 (
// Equation(s):
// \switches|Add0~89_sumout  = SUM(( \switches|bounceTimer [17] ) + ( GND ) + ( \switches|Add0~94  ))
// \switches|Add0~90  = CARRY(( \switches|bounceTimer [17] ) + ( GND ) + ( \switches|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~89_sumout ),
	.cout(\switches|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~89 .extended_lut = "off";
defparam \switches|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N52
dffeas \switches|bounceTimer[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[17] .is_wysiwyg = "true";
defparam \switches|bounceTimer[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N54
cyclonev_lcell_comb \switches|Add0~85 (
// Equation(s):
// \switches|Add0~85_sumout  = SUM(( \switches|bounceTimer [18] ) + ( GND ) + ( \switches|Add0~90  ))
// \switches|Add0~86  = CARRY(( \switches|bounceTimer [18] ) + ( GND ) + ( \switches|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~85_sumout ),
	.cout(\switches|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~85 .extended_lut = "off";
defparam \switches|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N55
dffeas \switches|bounceTimer[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[18] .is_wysiwyg = "true";
defparam \switches|bounceTimer[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \switches|Add0~81 (
// Equation(s):
// \switches|Add0~81_sumout  = SUM(( \switches|bounceTimer [19] ) + ( GND ) + ( \switches|Add0~86  ))
// \switches|Add0~82  = CARRY(( \switches|bounceTimer [19] ) + ( GND ) + ( \switches|Add0~86  ))

	.dataa(!\switches|bounceTimer [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~81_sumout ),
	.cout(\switches|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~81 .extended_lut = "off";
defparam \switches|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N58
dffeas \switches|bounceTimer[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[19] .is_wysiwyg = "true";
defparam \switches|bounceTimer[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \switches|LessThan0~4 (
// Equation(s):
// \switches|LessThan0~4_combout  = ( \switches|bounceTimer [16] & ( \switches|bounceTimer [19] ) ) # ( !\switches|bounceTimer [16] & ( (\switches|bounceTimer [19] & ((\switches|bounceTimer [17]) # (\switches|bounceTimer [18]))) ) )

	.dataa(gnd),
	.datab(!\switches|bounceTimer [18]),
	.datac(!\switches|bounceTimer [17]),
	.datad(!\switches|bounceTimer [19]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~4 .extended_lut = "off";
defparam \switches|LessThan0~4 .lut_mask = 64'h003F003F00FF00FF;
defparam \switches|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N21
cyclonev_lcell_comb \switches|LessThan0~5 (
// Equation(s):
// \switches|LessThan0~5_combout  = ( !\switches|bounceTimer [17] & ( (!\switches|bounceTimer [14] & (!\switches|bounceTimer [18] & !\switches|bounceTimer [15])) ) )

	.dataa(!\switches|bounceTimer [14]),
	.datab(gnd),
	.datac(!\switches|bounceTimer [18]),
	.datad(!\switches|bounceTimer [15]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~5 .extended_lut = "off";
defparam \switches|LessThan0~5 .lut_mask = 64'hA000A00000000000;
defparam \switches|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N22
dffeas \switches|bounceTimer[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[7]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \switches|LessThan0~3 (
// Equation(s):
// \switches|LessThan0~3_combout  = ( \switches|bounceTimer [10] & ( (\switches|bounceTimer[7]~DUPLICATE_q  & (\switches|bounceTimer [6] & (\switches|bounceTimer [8] & \switches|bounceTimer [9]))) ) )

	.dataa(!\switches|bounceTimer[7]~DUPLICATE_q ),
	.datab(!\switches|bounceTimer [6]),
	.datac(!\switches|bounceTimer [8]),
	.datad(!\switches|bounceTimer [9]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~3 .extended_lut = "off";
defparam \switches|LessThan0~3 .lut_mask = 64'h0000000000010001;
defparam \switches|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N37
dffeas \switches|bounceTimer[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[12]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \switches|LessThan0~6 (
// Equation(s):
// \switches|LessThan0~6_combout  = ( \switches|bounceTimer[12]~DUPLICATE_q  & ( \switches|bounceTimer [13] & ( !\switches|LessThan0~4_combout  ) ) ) # ( !\switches|bounceTimer[12]~DUPLICATE_q  & ( \switches|bounceTimer [13] & ( 
// (!\switches|LessThan0~4_combout ) # ((!\switches|bounceTimer [11] & (\switches|LessThan0~5_combout  & !\switches|LessThan0~3_combout ))) ) ) ) # ( \switches|bounceTimer[12]~DUPLICATE_q  & ( !\switches|bounceTimer [13] & ( (!\switches|LessThan0~4_combout ) 
// # (\switches|LessThan0~5_combout ) ) ) ) # ( !\switches|bounceTimer[12]~DUPLICATE_q  & ( !\switches|bounceTimer [13] & ( (!\switches|LessThan0~4_combout ) # (\switches|LessThan0~5_combout ) ) ) )

	.dataa(!\switches|bounceTimer [11]),
	.datab(!\switches|LessThan0~4_combout ),
	.datac(!\switches|LessThan0~5_combout ),
	.datad(!\switches|LessThan0~3_combout ),
	.datae(!\switches|bounceTimer[12]~DUPLICATE_q ),
	.dataf(!\switches|bounceTimer [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~6 .extended_lut = "off";
defparam \switches|LessThan0~6 .lut_mask = 64'hCFCFCFCFCECCCCCC;
defparam \switches|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N29
dffeas \switches|bounceTimer[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[29]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N0
cyclonev_lcell_comb \switches|Add0~45 (
// Equation(s):
// \switches|Add0~45_sumout  = SUM(( \switches|bounceTimer [20] ) + ( GND ) + ( \switches|Add0~82  ))
// \switches|Add0~46  = CARRY(( \switches|bounceTimer [20] ) + ( GND ) + ( \switches|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~45_sumout ),
	.cout(\switches|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~45 .extended_lut = "off";
defparam \switches|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N2
dffeas \switches|bounceTimer[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[20] .is_wysiwyg = "true";
defparam \switches|bounceTimer[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N3
cyclonev_lcell_comb \switches|Add0~41 (
// Equation(s):
// \switches|Add0~41_sumout  = SUM(( \switches|bounceTimer [21] ) + ( GND ) + ( \switches|Add0~46  ))
// \switches|Add0~42  = CARRY(( \switches|bounceTimer [21] ) + ( GND ) + ( \switches|Add0~46  ))

	.dataa(!\switches|bounceTimer [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~41_sumout ),
	.cout(\switches|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~41 .extended_lut = "off";
defparam \switches|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N5
dffeas \switches|bounceTimer[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[21] .is_wysiwyg = "true";
defparam \switches|bounceTimer[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N6
cyclonev_lcell_comb \switches|Add0~37 (
// Equation(s):
// \switches|Add0~37_sumout  = SUM(( \switches|bounceTimer [22] ) + ( GND ) + ( \switches|Add0~42  ))
// \switches|Add0~38  = CARRY(( \switches|bounceTimer [22] ) + ( GND ) + ( \switches|Add0~42  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~37_sumout ),
	.cout(\switches|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~37 .extended_lut = "off";
defparam \switches|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N8
dffeas \switches|bounceTimer[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[22] .is_wysiwyg = "true";
defparam \switches|bounceTimer[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N9
cyclonev_lcell_comb \switches|Add0~33 (
// Equation(s):
// \switches|Add0~33_sumout  = SUM(( \switches|bounceTimer [23] ) + ( GND ) + ( \switches|Add0~38  ))
// \switches|Add0~34  = CARRY(( \switches|bounceTimer [23] ) + ( GND ) + ( \switches|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~33_sumout ),
	.cout(\switches|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~33 .extended_lut = "off";
defparam \switches|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N11
dffeas \switches|bounceTimer[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[23] .is_wysiwyg = "true";
defparam \switches|bounceTimer[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N12
cyclonev_lcell_comb \switches|Add0~13 (
// Equation(s):
// \switches|Add0~13_sumout  = SUM(( \switches|bounceTimer [24] ) + ( GND ) + ( \switches|Add0~34  ))
// \switches|Add0~14  = CARRY(( \switches|bounceTimer [24] ) + ( GND ) + ( \switches|Add0~34  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~13_sumout ),
	.cout(\switches|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~13 .extended_lut = "off";
defparam \switches|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N14
dffeas \switches|bounceTimer[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[24] .is_wysiwyg = "true";
defparam \switches|bounceTimer[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N15
cyclonev_lcell_comb \switches|Add0~9 (
// Equation(s):
// \switches|Add0~9_sumout  = SUM(( \switches|bounceTimer [25] ) + ( GND ) + ( \switches|Add0~14  ))
// \switches|Add0~10  = CARRY(( \switches|bounceTimer [25] ) + ( GND ) + ( \switches|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~9_sumout ),
	.cout(\switches|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~9 .extended_lut = "off";
defparam \switches|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N17
dffeas \switches|bounceTimer[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[25] .is_wysiwyg = "true";
defparam \switches|bounceTimer[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N18
cyclonev_lcell_comb \switches|Add0~29 (
// Equation(s):
// \switches|Add0~29_sumout  = SUM(( \switches|bounceTimer [26] ) + ( GND ) + ( \switches|Add0~10  ))
// \switches|Add0~30  = CARRY(( \switches|bounceTimer [26] ) + ( GND ) + ( \switches|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~29_sumout ),
	.cout(\switches|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~29 .extended_lut = "off";
defparam \switches|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N20
dffeas \switches|bounceTimer[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [26]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[26] .is_wysiwyg = "true";
defparam \switches|bounceTimer[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N21
cyclonev_lcell_comb \switches|Add0~25 (
// Equation(s):
// \switches|Add0~25_sumout  = SUM(( \switches|bounceTimer [27] ) + ( GND ) + ( \switches|Add0~30  ))
// \switches|Add0~26  = CARRY(( \switches|bounceTimer [27] ) + ( GND ) + ( \switches|Add0~30  ))

	.dataa(!\switches|bounceTimer [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~25_sumout ),
	.cout(\switches|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~25 .extended_lut = "off";
defparam \switches|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N23
dffeas \switches|bounceTimer[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [27]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[27] .is_wysiwyg = "true";
defparam \switches|bounceTimer[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N24
cyclonev_lcell_comb \switches|Add0~21 (
// Equation(s):
// \switches|Add0~21_sumout  = SUM(( \switches|bounceTimer [28] ) + ( GND ) + ( \switches|Add0~26  ))
// \switches|Add0~22  = CARRY(( \switches|bounceTimer [28] ) + ( GND ) + ( \switches|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~21_sumout ),
	.cout(\switches|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~21 .extended_lut = "off";
defparam \switches|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N26
dffeas \switches|bounceTimer[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [28]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[28] .is_wysiwyg = "true";
defparam \switches|bounceTimer[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N27
cyclonev_lcell_comb \switches|Add0~17 (
// Equation(s):
// \switches|Add0~17_sumout  = SUM(( \switches|bounceTimer[29]~DUPLICATE_q  ) + ( GND ) + ( \switches|Add0~22  ))
// \switches|Add0~18  = CARRY(( \switches|bounceTimer[29]~DUPLICATE_q  ) + ( GND ) + ( \switches|Add0~22  ))

	.dataa(!\switches|bounceTimer[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~17_sumout ),
	.cout(\switches|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~17 .extended_lut = "off";
defparam \switches|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N28
dffeas \switches|bounceTimer[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [29]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[29] .is_wysiwyg = "true";
defparam \switches|bounceTimer[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N36
cyclonev_lcell_comb \switches|LessThan0~0 (
// Equation(s):
// \switches|LessThan0~0_combout  = ( \switches|bounceTimer [26] ) # ( !\switches|bounceTimer [26] & ( ((\switches|bounceTimer [27]) # (\switches|bounceTimer [28])) # (\switches|bounceTimer [29]) ) )

	.dataa(gnd),
	.datab(!\switches|bounceTimer [29]),
	.datac(!\switches|bounceTimer [28]),
	.datad(!\switches|bounceTimer [27]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~0 .extended_lut = "off";
defparam \switches|LessThan0~0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \switches|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N30
cyclonev_lcell_comb \switches|Add0~5 (
// Equation(s):
// \switches|Add0~5_sumout  = SUM(( \switches|bounceTimer [30] ) + ( GND ) + ( \switches|Add0~18  ))
// \switches|Add0~6  = CARRY(( \switches|bounceTimer [30] ) + ( GND ) + ( \switches|Add0~18  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~5_sumout ),
	.cout(\switches|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~5 .extended_lut = "off";
defparam \switches|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N32
dffeas \switches|bounceTimer[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [30]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[30] .is_wysiwyg = "true";
defparam \switches|bounceTimer[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N33
cyclonev_lcell_comb \switches|Add0~1 (
// Equation(s):
// \switches|Add0~1_sumout  = SUM(( \switches|bounceTimer [31] ) + ( GND ) + ( \switches|Add0~6  ))

	.dataa(!\switches|bounceTimer [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~1 .extended_lut = "off";
defparam \switches|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N35
dffeas \switches|bounceTimer[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [31]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[31] .is_wysiwyg = "true";
defparam \switches|bounceTimer[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N39
cyclonev_lcell_comb \switches|LessThan0~1 (
// Equation(s):
// \switches|LessThan0~1_combout  = ( \switches|bounceTimer [23] ) # ( !\switches|bounceTimer [23] & ( ((\switches|bounceTimer [21]) # (\switches|bounceTimer [22])) # (\switches|bounceTimer [20]) ) )

	.dataa(!\switches|bounceTimer [20]),
	.datab(gnd),
	.datac(!\switches|bounceTimer [22]),
	.datad(!\switches|bounceTimer [21]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~1 .extended_lut = "off";
defparam \switches|LessThan0~1 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \switches|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N42
cyclonev_lcell_comb \switches|LessThan0~2 (
// Equation(s):
// \switches|LessThan0~2_combout  = ( \switches|LessThan0~1_combout  & ( \switches|bounceTimer [30] ) ) # ( !\switches|LessThan0~1_combout  & ( \switches|bounceTimer [30] ) ) # ( \switches|LessThan0~1_combout  & ( !\switches|bounceTimer [30] ) ) # ( 
// !\switches|LessThan0~1_combout  & ( !\switches|bounceTimer [30] & ( (((\switches|bounceTimer [25]) # (\switches|bounceTimer [31])) # (\switches|bounceTimer [24])) # (\switches|LessThan0~0_combout ) ) ) )

	.dataa(!\switches|LessThan0~0_combout ),
	.datab(!\switches|bounceTimer [24]),
	.datac(!\switches|bounceTimer [31]),
	.datad(!\switches|bounceTimer [25]),
	.datae(!\switches|LessThan0~1_combout ),
	.dataf(!\switches|bounceTimer [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~2 .extended_lut = "off";
defparam \switches|LessThan0~2 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \switches|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N15
cyclonev_lcell_comb \switches|LessThan0~7 (
// Equation(s):
// \switches|LessThan0~7_combout  = ( \switches|LessThan0~2_combout  ) # ( !\switches|LessThan0~2_combout  & ( !\switches|LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|LessThan0~6_combout ),
	.datae(gnd),
	.dataf(!\switches|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~7 .extended_lut = "off";
defparam \switches|LessThan0~7 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \switches|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N39
cyclonev_lcell_comb \switches|bouncing~0 (
// Equation(s):
// \switches|bouncing~0_combout  = ( \switches|bouncing~q  & ( \switches|Equal2~0_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\switches|bounceTimer[31]~3_combout ) # (!\switches|LessThan0~7_combout )) ) ) ) # ( !\switches|bouncing~q  & 
// ( \switches|Equal2~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \switches|bounceTimer[31]~3_combout ) ) ) ) # ( \switches|bouncing~q  & ( !\switches|Equal2~0_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # 
// ((!\switches|bounceTimer[31]~1_combout ) # ((!\switches|bounceTimer[31]~3_combout ) # (!\switches|LessThan0~7_combout ))) ) ) ) # ( !\switches|bouncing~q  & ( !\switches|Equal2~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// (\switches|bounceTimer[31]~1_combout  & \switches|bounceTimer[31]~3_combout )) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\switches|bounceTimer[31]~1_combout ),
	.datac(!\switches|bounceTimer[31]~3_combout ),
	.datad(!\switches|LessThan0~7_combout ),
	.datae(!\switches|bouncing~q ),
	.dataf(!\switches|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bouncing~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bouncing~0 .extended_lut = "off";
defparam \switches|bouncing~0 .lut_mask = 64'h0101FFFE0505FFFA;
defparam \switches|bouncing~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N41
dffeas \switches|bouncing (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|bouncing~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bouncing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bouncing .is_wysiwyg = "true";
defparam \switches|bouncing .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N18
cyclonev_lcell_comb \switches|sdata[0]~0 (
// Equation(s):
// \switches|sdata[0]~0_combout  = ( \switches|bouncing~q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|bouncing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[0]~0 .extended_lut = "off";
defparam \switches|sdata[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \switches|sdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N0
cyclonev_lcell_comb \switches|sdata[0]~1 (
// Equation(s):
// \switches|sdata[0]~1_combout  = ( \Equal8~6_combout  & ( \switches|LessThan0~6_combout  & ( (\switches|sdata[0]~0_combout  & (\switches|LessThan0~2_combout  & ((!\switches|bounceTimer[31]~0_combout ) # (!\Equal8~3_combout )))) ) ) ) # ( !\Equal8~6_combout 
//  & ( \switches|LessThan0~6_combout  & ( (\switches|sdata[0]~0_combout  & \switches|LessThan0~2_combout ) ) ) ) # ( \Equal8~6_combout  & ( !\switches|LessThan0~6_combout  & ( (\switches|sdata[0]~0_combout  & ((!\switches|bounceTimer[31]~0_combout ) # 
// (!\Equal8~3_combout ))) ) ) ) # ( !\Equal8~6_combout  & ( !\switches|LessThan0~6_combout  & ( \switches|sdata[0]~0_combout  ) ) )

	.dataa(!\switches|sdata[0]~0_combout ),
	.datab(!\switches|bounceTimer[31]~0_combout ),
	.datac(!\Equal8~3_combout ),
	.datad(!\switches|LessThan0~2_combout ),
	.datae(!\Equal8~6_combout ),
	.dataf(!\switches|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[0]~1 .extended_lut = "off";
defparam \switches|sdata[0]~1 .lut_mask = 64'h5555545400550054;
defparam \switches|sdata[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N47
dffeas \switches|sdata[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[2] .is_wysiwyg = "true";
defparam \switches|sdata[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N45
cyclonev_lcell_comb \dbus[2]~23 (
// Equation(s):
// \dbus[2]~23_combout  = ( aluout_M[4] & ( (!aluout_M[2] & \switches|sdata [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_M[2]),
	.datad(!\switches|sdata [2]),
	.datae(gnd),
	.dataf(!aluout_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~23 .extended_lut = "off";
defparam \dbus[2]~23 .lut_mask = 64'h0000000000F000F0;
defparam \dbus[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N33
cyclonev_lcell_comb \keys|Equal0~0 (
// Equation(s):
// \keys|Equal0~0_combout  = ( !aluout_M[4] & ( !aluout_M[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!aluout_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal0~0 .extended_lut = "off";
defparam \keys|Equal0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \keys|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N33
cyclonev_lcell_comb \switches|DBUS[31]~2 (
// Equation(s):
// \switches|DBUS[31]~2_combout  = ( aluout_M[7] & ( !aluout_M[5] & ( !\wrmem_M~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(!aluout_M[7]),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|DBUS[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|DBUS[31]~2 .extended_lut = "off";
defparam \switches|DBUS[31]~2 .lut_mask = 64'h0000F0F000000000;
defparam \switches|DBUS[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N32
dffeas \wmemval_M[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wmemval_M[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2]~DUPLICATE .is_wysiwyg = "true";
defparam \wmemval_M[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N39
cyclonev_lcell_comb \dbus[2]~22 (
// Equation(s):
// \dbus[2]~22_combout  = ( \wrmem_M~q  & ( \wmemval_M[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wmemval_M[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~22 .extended_lut = "off";
defparam \dbus[2]~22 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N54
cyclonev_lcell_comb \dbus[2]~24 (
// Equation(s):
// \dbus[2]~24_combout  = ( \Equal8~4_combout  & ( \KEY[2]~input_o  & ( ((\dbus[2]~23_combout  & \switches|DBUS[31]~2_combout )) # (\dbus[2]~22_combout ) ) ) ) # ( !\Equal8~4_combout  & ( \KEY[2]~input_o  & ( \dbus[2]~22_combout  ) ) ) # ( \Equal8~4_combout  
// & ( !\KEY[2]~input_o  & ( ((\switches|DBUS[31]~2_combout  & ((\keys|Equal0~0_combout ) # (\dbus[2]~23_combout )))) # (\dbus[2]~22_combout ) ) ) ) # ( !\Equal8~4_combout  & ( !\KEY[2]~input_o  & ( \dbus[2]~22_combout  ) ) )

	.dataa(!\dbus[2]~23_combout ),
	.datab(!\keys|Equal0~0_combout ),
	.datac(!\switches|DBUS[31]~2_combout ),
	.datad(!\dbus[2]~22_combout ),
	.datae(!\Equal8~4_combout ),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~24 .extended_lut = "off";
defparam \dbus[2]~24 .lut_mask = 64'h00FF07FF00FF05FF;
defparam \dbus[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N17
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N48
cyclonev_lcell_comb \dbus[2]~20 (
// Equation(s):
// \dbus[2]~20_combout  = ( \dmem~39_combout  & ( dmem_rtl_0_bypass[34] & ( (!\dmem~37_combout ) # ((!\dmem~38_combout ) # ((!\dmem~35_combout ) # (!\dmem~36_combout ))) ) ) ) # ( !\dmem~39_combout  & ( dmem_rtl_0_bypass[34] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~36_combout ),
	.datae(!\dmem~39_combout ),
	.dataf(!dmem_rtl_0_bypass[34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~20 .extended_lut = "off";
defparam \dbus[2]~20 .lut_mask = 64'h00000000FFFFFFFE;
defparam \dbus[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N6
cyclonev_lcell_comb \dbus[2]~94 (
// Equation(s):
// \dbus[2]~94_combout  = ( \keys|Equal0~0_combout  & ( \KEY[2]~input_o  & ( (\dbus[2]~23_combout  & (\Equal8~6_combout  & (\Equal8~3_combout  & \switches|DBUS[31]~2_combout ))) ) ) ) # ( !\keys|Equal0~0_combout  & ( \KEY[2]~input_o  & ( (\dbus[2]~23_combout 
//  & (\Equal8~6_combout  & (\Equal8~3_combout  & \switches|DBUS[31]~2_combout ))) ) ) ) # ( \keys|Equal0~0_combout  & ( !\KEY[2]~input_o  & ( (\Equal8~6_combout  & (\Equal8~3_combout  & \switches|DBUS[31]~2_combout )) ) ) ) # ( !\keys|Equal0~0_combout  & ( 
// !\KEY[2]~input_o  & ( (\dbus[2]~23_combout  & (\Equal8~6_combout  & (\Equal8~3_combout  & \switches|DBUS[31]~2_combout ))) ) ) )

	.dataa(!\dbus[2]~23_combout ),
	.datab(!\Equal8~6_combout ),
	.datac(!\Equal8~3_combout ),
	.datad(!\switches|DBUS[31]~2_combout ),
	.datae(!\keys|Equal0~0_combout ),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~94 .extended_lut = "off";
defparam \dbus[2]~94 .lut_mask = 64'h0001000300010001;
defparam \dbus[2]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \dmem~70 (
// Equation(s):
// \dmem~70_combout  = ( !\dbus[2]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[2]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~70 .extended_lut = "off";
defparam \dmem~70 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N28
dffeas \dmem~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[2]~95_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[2]~95_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0C2C3515A68A89949E51FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N24
cyclonev_lcell_comb \dbus[2]~19 (
// Equation(s):
// \dbus[2]~19_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~3_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~0_q  & (!\dmem~3_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~0_q  & (!\dmem~3_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~0_q  & !\dmem~3_q ) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~3_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~19 .extended_lut = "off";
defparam \dbus[2]~19 .lut_mask = 64'hC0C0C0F3F3C0F3F3;
defparam \dbus[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N0
cyclonev_lcell_comb \dbus[2]~95 (
// Equation(s):
// \dbus[2]~95_combout  = ( \dbus[2]~22_combout  & ( \dbus[2]~19_combout  ) ) # ( !\dbus[2]~22_combout  & ( \dbus[2]~19_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[33]) # (\dbus[2]~20_combout )))) # (\dbus[2]~94_combout ) ) ) ) # ( 
// \dbus[2]~22_combout  & ( !\dbus[2]~19_combout  ) ) # ( !\dbus[2]~22_combout  & ( !\dbus[2]~19_combout  & ( ((!\dbus[2]~20_combout  & (\dbus[10]~3_combout  & !dmem_rtl_0_bypass[33]))) # (\dbus[2]~94_combout ) ) ) )

	.dataa(!\dbus[2]~20_combout ),
	.datab(!\dbus[10]~3_combout ),
	.datac(!dmem_rtl_0_bypass[33]),
	.datad(!\dbus[2]~94_combout ),
	.datae(!\dbus[2]~22_combout ),
	.dataf(!\dbus[2]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~95 .extended_lut = "off";
defparam \dbus[2]~95 .lut_mask = 64'h20FFFFFF31FFFFFF;
defparam \dbus[2]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~3_combout  = ( !\dbus[2]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[2]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[33]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N5
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N36
cyclonev_lcell_comb \dbus[2]~21 (
// Equation(s):
// \dbus[2]~21_combout  = ( \dbus[2]~19_combout  & ( (\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[33]) # (\dbus[2]~20_combout ))) ) ) # ( !\dbus[2]~19_combout  & ( (!\dbus[2]~20_combout  & (\dbus[10]~3_combout  & !dmem_rtl_0_bypass[33])) ) )

	.dataa(!\dbus[2]~20_combout ),
	.datab(!\dbus[10]~3_combout ),
	.datac(!dmem_rtl_0_bypass[33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[2]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~21 .extended_lut = "off";
defparam \dbus[2]~21 .lut_mask = 64'h2020202031313131;
defparam \dbus[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N15
cyclonev_lcell_comb \memout_M[2]~34 (
// Equation(s):
// \memout_M[2]~34_combout  = ( \memout_M[2]~0_combout  & ( \memout_M[2]~10_combout  ) ) # ( !\memout_M[2]~0_combout  & ( \memout_M[2]~10_combout  ) ) # ( \memout_M[2]~0_combout  & ( !\memout_M[2]~10_combout  & ( (\dbus[2]~21_combout ) # (\dbus[2]~24_combout 
// ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dbus[2]~24_combout ),
	.datad(!\dbus[2]~21_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\memout_M[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[2]~34 .extended_lut = "off";
defparam \memout_M[2]~34 .lut_mask = 64'h00000FFFFFFFFFFF;
defparam \memout_M[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N17
dffeas \memout_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[2]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[2] .is_wysiwyg = "true";
defparam \memout_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N25
dffeas \pcplus_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[2] .is_wysiwyg = "true";
defparam \pcplus_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N23
dffeas \pcplus_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[2] .is_wysiwyg = "true";
defparam \pcplus_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N52
dffeas \aluout_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[2] .is_wysiwyg = "true";
defparam \aluout_W[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N39
cyclonev_lcell_comb \wregval_W[2]~4 (
// Equation(s):
// \wregval_W[2]~4_combout  = ( pcplus_W[2] & ( aluout_W[2] & ( ((!\selmemout_W~q  & (\selpcplus_W~q )) # (\selmemout_W~q  & ((memout_W[2])))) # (\selaluout_W~q ) ) ) ) # ( !pcplus_W[2] & ( aluout_W[2] & ( ((\selmemout_W~q  & memout_W[2])) # (\selaluout_W~q 
// ) ) ) ) # ( pcplus_W[2] & ( !aluout_W[2] & ( (!\selaluout_W~q  & ((!\selmemout_W~q  & (\selpcplus_W~q )) # (\selmemout_W~q  & ((memout_W[2]))))) ) ) ) # ( !pcplus_W[2] & ( !aluout_W[2] & ( (\selmemout_W~q  & (memout_W[2] & !\selaluout_W~q )) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!\selpcplus_W~q ),
	.datac(!memout_W[2]),
	.datad(!\selaluout_W~q ),
	.datae(!pcplus_W[2]),
	.dataf(!aluout_W[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[2]~4 .extended_lut = "off";
defparam \wregval_W[2]~4 .lut_mask = 64'h0500270005FF27FF;
defparam \wregval_W[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N8
dffeas \regs_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[3]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \result_A[3]~36 (
// Equation(s):
// \result_A[3]~36_combout  = ( \Selector28~5_combout  & ( (pcplus_A[3]) # (\selaluout_A~q ) ) ) # ( !\Selector28~5_combout  & ( (!\selaluout_A~q  & pcplus_A[3]) ) )

	.dataa(gnd),
	.datab(!\selaluout_A~q ),
	.datac(!pcplus_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector28~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[3]~36 .extended_lut = "off";
defparam \result_A[3]~36 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \result_A[3]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N13
dffeas \restmp_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[3]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[3] .is_wysiwyg = "true";
defparam \restmp_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \result_M[3]~47 (
// Equation(s):
// \result_M[3]~47_combout  = ( \memout_M[2]~0_combout  & ( \selmemout_M~DUPLICATE_q  & ( ((\dbus[3]~87_combout ) # (\memout_M[3]~21_combout )) # (\dbus[3]~103_combout ) ) ) ) # ( !\memout_M[2]~0_combout  & ( \selmemout_M~DUPLICATE_q  & ( 
// \memout_M[3]~21_combout  ) ) ) # ( \memout_M[2]~0_combout  & ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[3] ) ) ) # ( !\memout_M[2]~0_combout  & ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[3] ) ) )

	.dataa(!\dbus[3]~103_combout ),
	.datab(!\memout_M[3]~21_combout ),
	.datac(!\dbus[3]~87_combout ),
	.datad(!restmp_M[3]),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\selmemout_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[3]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[3]~47 .extended_lut = "off";
defparam \result_M[3]~47 .lut_mask = 64'h00FF00FF33337F7F;
defparam \result_M[3]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N26
dffeas \result_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[3]~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[3] .is_wysiwyg = "true";
defparam \result_W[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N56
dffeas \regs~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[3]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~4 .is_wysiwyg = "true";
defparam \regs~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N6
cyclonev_lcell_comb \regval1_D[3]~44 (
// Equation(s):
// \regval1_D[3]~44_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (\regs~4_q )) # (\regs~71_combout  & (((regs_rtl_0_bypass[16])))))) # (\forw1W_D~combout  & ((((result_W[3]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a3 )) # (\regs~71_combout  & (((regs_rtl_0_bypass[16])))))) # (\forw1W_D~combout  & ((((result_W[3]))))) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!regs_rtl_0_bypass[16]),
	.datae(!\regs~0_q ),
	.dataf(!result_W[3]),
	.datag(!\regs~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[3]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[3]~44 .extended_lut = "on";
defparam \regval1_D[3]~44 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \regval1_D[3]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \result_M[3]~30 (
// Equation(s):
// \result_M[3]~30_combout  = ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!restmp_M[3]),
	.datae(gnd),
	.dataf(!\selmemout_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[3]~30 .extended_lut = "off";
defparam \result_M[3]~30 .lut_mask = 64'h00FF00FF00000000;
defparam \result_M[3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \regval1_D[3]~43 (
// Equation(s):
// \regval1_D[3]~43_combout  = ( \result_A[3]~36_combout  & ( \result_M[3]~29_combout  & ( ((\regval1_D[3]~44_combout ) # (\forw1A_D~2_combout )) # (\forw1M_D~combout ) ) ) ) # ( !\result_A[3]~36_combout  & ( \result_M[3]~29_combout  & ( 
// (!\forw1A_D~2_combout  & ((\regval1_D[3]~44_combout ) # (\forw1M_D~combout ))) ) ) ) # ( \result_A[3]~36_combout  & ( !\result_M[3]~29_combout  & ( ((!\forw1M_D~combout  & (\regval1_D[3]~44_combout )) # (\forw1M_D~combout  & ((\result_M[3]~30_combout )))) 
// # (\forw1A_D~2_combout ) ) ) ) # ( !\result_A[3]~36_combout  & ( !\result_M[3]~29_combout  & ( (!\forw1A_D~2_combout  & ((!\forw1M_D~combout  & (\regval1_D[3]~44_combout )) # (\forw1M_D~combout  & ((\result_M[3]~30_combout ))))) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\forw1A_D~2_combout ),
	.datac(!\regval1_D[3]~44_combout ),
	.datad(!\result_M[3]~30_combout ),
	.datae(!\result_A[3]~36_combout ),
	.dataf(!\result_M[3]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[3]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[3]~43 .extended_lut = "off";
defparam \regval1_D[3]~43 .lut_mask = 64'h084C3B7F4C4C7F7F;
defparam \regval1_D[3]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N44
dffeas \regval1_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[3]~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[3] .is_wysiwyg = "true";
defparam \regval1_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \aluout_A~4 (
// Equation(s):
// \aluout_A~4_combout  = ( regval2_A[3] & ( !regval1_A[3] $ (((\aluimm_A~DUPLICATE_q  & !off_A[3]))) ) ) # ( !regval2_A[3] & ( !regval1_A[3] $ (((!\aluimm_A~DUPLICATE_q ) # (!off_A[3]))) ) )

	.dataa(!regval1_A[3]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(!off_A[3]),
	.datae(gnd),
	.dataf(!regval2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~4 .extended_lut = "off";
defparam \aluout_A~4 .lut_mask = 64'h5566556699AA99AA;
defparam \aluout_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N24
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( \aluout_A~4_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[1] & alufunc_A[2]))) ) ) # ( !\aluout_A~4_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[1] 
// & alufunc_A[2]))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!\aluout_A~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h0002000200080008;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N3
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \Selector28~0_combout  & ( (!\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[2] & !alufunc_A[1])) ) ) # ( !\Selector28~0_combout  & ( (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[2] & !alufunc_A[1])) ) )

	.dataa(gnd),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h030003000C000C00;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N36
cyclonev_lcell_comb \Selector28~3 (
// Equation(s):
// \Selector28~3_combout  = ( \Add1~109_sumout  & ( \Add2~109_sumout  & ( (((\Selector0~1_combout ) # (\Selector28~1_combout )) # (\Selector0~2_combout )) # (\Selector28~2_combout ) ) ) ) # ( !\Add1~109_sumout  & ( \Add2~109_sumout  & ( 
// ((\Selector0~1_combout ) # (\Selector28~1_combout )) # (\Selector28~2_combout ) ) ) ) # ( \Add1~109_sumout  & ( !\Add2~109_sumout  & ( ((\Selector28~1_combout ) # (\Selector0~2_combout )) # (\Selector28~2_combout ) ) ) ) # ( !\Add1~109_sumout  & ( 
// !\Add2~109_sumout  & ( (\Selector28~1_combout ) # (\Selector28~2_combout ) ) ) )

	.dataa(!\Selector28~2_combout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Selector28~1_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add1~109_sumout ),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~3 .extended_lut = "off";
defparam \Selector28~3 .lut_mask = 64'h5F5F7F7F5FFF7FFF;
defparam \Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N8
dffeas \aluout_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector28~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[3] .is_wysiwyg = "true";
defparam \aluout_M[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[24]~77_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y11_N35
dffeas \dmem~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[24]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[24]~77_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041357D87C705052111000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N33
cyclonev_lcell_comb \dmem~63 (
// Equation(s):
// \dmem~63_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q  & (((\dmem~25_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q  & (((\dmem~25_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datad(!\dmem~25_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~63 .extended_lut = "off";
defparam \dmem~63 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N24
cyclonev_lcell_comb \dbus[24]~77 (
// Equation(s):
// \dbus[24]~77_combout  = ( dmem_rtl_0_bypass[77] & ( \dmem~63_combout  & ( (\dbus[10]~3_combout ) # (\dbus[24]~76_combout ) ) ) ) # ( !dmem_rtl_0_bypass[77] & ( \dmem~63_combout  & ( ((!\dmem~41_combout  & (\dbus[10]~3_combout  & dmem_rtl_0_bypass[78]))) # 
// (\dbus[24]~76_combout ) ) ) ) # ( dmem_rtl_0_bypass[77] & ( !\dmem~63_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[78]) # (\dmem~41_combout )))) # (\dbus[24]~76_combout ) ) ) ) # ( !dmem_rtl_0_bypass[77] & ( !\dmem~63_combout  & ( 
// \dbus[24]~76_combout  ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\dbus[24]~76_combout ),
	.datac(!\dbus[10]~3_combout ),
	.datad(!dmem_rtl_0_bypass[78]),
	.datae(!dmem_rtl_0_bypass[77]),
	.dataf(!\dmem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[24]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[24]~77 .extended_lut = "off";
defparam \dbus[24]~77 .lut_mask = 64'h33333F37333B3F3F;
defparam \dbus[24]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N35
dffeas \regs_rtl_1_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[24]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N48
cyclonev_lcell_comb \result_M[24]~45 (
// Equation(s):
// \result_M[24]~45_combout  = ( \memout_M[24]~29_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[24]) ) ) # ( !\memout_M[24]~29_combout  & ( (restmp_M[24] & !\selmemout_M~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!restmp_M[24]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memout_M[24]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[24]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[24]~45 .extended_lut = "off";
defparam \result_M[24]~45 .lut_mask = 64'h303030303F3F3F3F;
defparam \result_M[24]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N49
dffeas \result_W[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[24]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\result_W[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[24]~DUPLICATE .is_wysiwyg = "true";
defparam \result_W[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N7
dffeas \regs~58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[24]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~58 .is_wysiwyg = "true";
defparam \regs~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N33
cyclonev_lcell_comb \regval2_D[24]~52 (
// Equation(s):
// \regval2_D[24]~52_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~58_q )))) # (\regs~68_combout  & (regs_rtl_1_bypass[37])))) # (\forw2W_D~combout  & ((((\result_W[24]~DUPLICATE_q ))))) ) ) # ( \regs~33_q  & ( 
// (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a24 )))) # (\regs~68_combout  & (regs_rtl_1_bypass[37])))) # (\forw2W_D~combout  & ((((\result_W[24]~DUPLICATE_q ))))) ) )

	.dataa(!regs_rtl_1_bypass[37]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a24 ),
	.datad(!\result_W[24]~DUPLICATE_q ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~58_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[24]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[24]~52 .extended_lut = "on";
defparam \regval2_D[24]~52 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \regval2_D[24]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N57
cyclonev_lcell_comb \regval2_D[24]~40 (
// Equation(s):
// \regval2_D[24]~40_combout  = ( \forw2M_D~combout  & ( \regval2_D[24]~52_combout  & ( (!\selmemout_M~q  & (((restmp_M[24])))) # (\selmemout_M~q  & (\memout_M[2]~0_combout  & ((\dbus[24]~77_combout )))) ) ) ) # ( !\forw2M_D~combout  & ( 
// \regval2_D[24]~52_combout  ) ) # ( \forw2M_D~combout  & ( !\regval2_D[24]~52_combout  & ( (!\selmemout_M~q  & (((restmp_M[24])))) # (\selmemout_M~q  & (\memout_M[2]~0_combout  & ((\dbus[24]~77_combout )))) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\selmemout_M~q ),
	.datac(!restmp_M[24]),
	.datad(!\dbus[24]~77_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[24]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[24]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[24]~40 .extended_lut = "off";
defparam \regval2_D[24]~40 .lut_mask = 64'h00000C1DFFFF0C1D;
defparam \regval2_D[24]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N18
cyclonev_lcell_comb \regval2_D[24]~41 (
// Equation(s):
// \regval2_D[24]~41_combout  = ( \forw2A_D~2_combout  & ( \regval2_D[24]~40_combout  & ( (!\selaluout_A~q  & (((pcplus_A[24])))) # (\selaluout_A~q  & (alufunc_A[5] & ((\Selector7~1_combout )))) ) ) ) # ( !\forw2A_D~2_combout  & ( \regval2_D[24]~40_combout  
// ) ) # ( \forw2A_D~2_combout  & ( !\regval2_D[24]~40_combout  & ( (!\selaluout_A~q  & (((pcplus_A[24])))) # (\selaluout_A~q  & (alufunc_A[5] & ((\Selector7~1_combout )))) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!pcplus_A[24]),
	.datac(!\selaluout_A~q ),
	.datad(!\Selector7~1_combout ),
	.datae(!\forw2A_D~2_combout ),
	.dataf(!\regval2_D[24]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[24]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[24]~41 .extended_lut = "off";
defparam \regval2_D[24]~41 .lut_mask = 64'h00003035FFFF3035;
defparam \regval2_D[24]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N19
dffeas \regval2_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[24]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[24] .is_wysiwyg = "true";
defparam \regval2_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[24]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[24] ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[24]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( regval1_A[24] ) + ( \Add1~54  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[24]),
	.datad(!regval2_A[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \aluin2_A[24]~14_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] $ (!\regval1_A[24]~DUPLICATE_q  $ (\alufunc_A[3]~DUPLICATE_q )))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & ((!\alufunc_A[3]~DUPLICATE_q )))) ) ) 
// # ( !\aluin2_A[24]~14_combout  & ( (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (((!\regval1_A[24]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q ))))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & (!\regval1_A[24]~DUPLICATE_q  $ 
// (!\alufunc_A[3]~DUPLICATE_q )))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\regval1_A[24]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[24]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h12E812E86A906A90;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N33
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( \regval1_A[24]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[24]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( \regval1_A[24]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[24]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~54  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!\regval1_A[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[24]),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h000005F5000000FF;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N30
cyclonev_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = ( \Selector7~0_combout  & ( \Add2~49_sumout  & ( (((\Add1~49_sumout  & \Selector0~2_combout )) # (alufunc_A[2])) # (\Selector0~1_combout ) ) ) ) # ( !\Selector7~0_combout  & ( \Add2~49_sumout  & ( ((\Add1~49_sumout  & 
// \Selector0~2_combout )) # (\Selector0~1_combout ) ) ) ) # ( \Selector7~0_combout  & ( !\Add2~49_sumout  & ( ((\Add1~49_sumout  & \Selector0~2_combout )) # (alufunc_A[2]) ) ) ) # ( !\Selector7~0_combout  & ( !\Add2~49_sumout  & ( (\Add1~49_sumout  & 
// \Selector0~2_combout ) ) ) )

	.dataa(!\Add1~49_sumout ),
	.datab(!\Selector0~1_combout ),
	.datac(!alufunc_A[2]),
	.datad(!\Selector0~2_combout ),
	.datae(!\Selector7~0_combout ),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~1 .extended_lut = "off";
defparam \Selector7~1 .lut_mask = 64'h00550F5F33773F7F;
defparam \Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N0
cyclonev_lcell_comb \aluout_M[24]~feeder (
// Equation(s):
// \aluout_M[24]~feeder_combout  = ( \Selector7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_M[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_M[24]~feeder .extended_lut = "off";
defparam \aluout_M[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_M[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N2
dffeas \aluout_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[24] .is_wysiwyg = "true";
defparam \aluout_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( aluout_M[28] & ( aluout_M[29] ) ) # ( !aluout_M[28] & ( aluout_M[29] ) ) # ( aluout_M[28] & ( !aluout_M[29] ) ) # ( !aluout_M[28] & ( !aluout_M[29] & ( (aluout_M[24]) # (\aluout_M[25]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\aluout_M[25]~DUPLICATE_q ),
	.datac(!aluout_M[24]),
	.datad(gnd),
	.datae(!aluout_M[28]),
	.dataf(!aluout_M[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'h3F3FFFFFFFFFFFFF;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N3
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \aluout_M[15]~DUPLICATE_q  & ( \MemWE~0_combout  & ( (!\WideNor0~3_combout  & (!\WideNor0~1_combout  & (!\WideNor0~0_combout  & !\WideNor0~2_combout ))) ) ) )

	.dataa(!\WideNor0~3_combout ),
	.datab(!\WideNor0~1_combout ),
	.datac(!\WideNor0~0_combout ),
	.datad(!\WideNor0~2_combout ),
	.datae(!\aluout_M[15]~DUPLICATE_q ),
	.dataf(!\MemWE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h0000000000008000;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[11]~63_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \dmem~76 (
// Equation(s):
// \dmem~76_combout  = ( !\dbus[11]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[11]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~76 .extended_lut = "off";
defparam \dmem~76 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N40
dffeas \dmem~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[11]~63_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101040005000400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \dmem~56 (
// Equation(s):
// \dmem~56_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~12_q )))) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~12_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\dmem~12_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~56 .extended_lut = "off";
defparam \dmem~56 .lut_mask = 64'hAB01AB01FB51FB51;
defparam \dmem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \dbus[11]~63 (
// Equation(s):
// \dbus[11]~63_combout  = ( \dbus[10]~3_combout  & ( \dmem~41_combout  & ( (!dmem_rtl_0_bypass[51]) # (\dbus[11]~62_combout ) ) ) ) # ( !\dbus[10]~3_combout  & ( \dmem~41_combout  & ( \dbus[11]~62_combout  ) ) ) # ( \dbus[10]~3_combout  & ( 
// !\dmem~41_combout  & ( ((!dmem_rtl_0_bypass[52] & (!dmem_rtl_0_bypass[51])) # (dmem_rtl_0_bypass[52] & ((\dmem~56_combout )))) # (\dbus[11]~62_combout ) ) ) ) # ( !\dbus[10]~3_combout  & ( !\dmem~41_combout  & ( \dbus[11]~62_combout  ) ) )

	.dataa(!\dbus[11]~62_combout ),
	.datab(!dmem_rtl_0_bypass[51]),
	.datac(!dmem_rtl_0_bypass[52]),
	.datad(!\dmem~56_combout ),
	.datae(!\dbus[10]~3_combout ),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[11]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[11]~63 .extended_lut = "off";
defparam \dbus[11]~63 .lut_mask = 64'h5555D5DF5555DDDD;
defparam \dbus[11]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N24
cyclonev_lcell_comb \result_M[11]~23 (
// Equation(s):
// \result_M[11]~23_combout  = ( \dbus[11]~63_combout  & ( (\selmemout_M~DUPLICATE_q  & (((HexOut[11] & \memout_M[10]~11_combout )) # (\memout_M[2]~0_combout ))) ) ) # ( !\dbus[11]~63_combout  & ( (\selmemout_M~DUPLICATE_q  & (HexOut[11] & 
// \memout_M[10]~11_combout )) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!HexOut[11]),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\memout_M[10]~11_combout ),
	.datae(gnd),
	.dataf(!\dbus[11]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[11]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[11]~23 .extended_lut = "off";
defparam \result_M[11]~23 .lut_mask = 64'h0011001105150515;
defparam \result_M[11]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N27
cyclonev_lcell_comb \result_M[11]~40 (
// Equation(s):
// \result_M[11]~40_combout  = ( \result_M[11]~23_combout  ) # ( !\result_M[11]~23_combout  & ( \result_M[11]~24_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_M[11]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_M[11]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[11]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[11]~40 .extended_lut = "off";
defparam \result_M[11]~40 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_M[11]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N28
dffeas \result_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[11]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[11] .is_wysiwyg = "true";
defparam \result_W[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N14
dffeas \regs_rtl_1_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N13
dffeas \regs~45 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~45 .is_wysiwyg = "true";
defparam \regs~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N12
cyclonev_lcell_comb \regval2_D[11]~80 (
// Equation(s):
// \regval2_D[11]~80_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~45_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[24]))))) # (\forw2W_D~combout  & (result_W[11])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a11 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[24]))))) # (\forw2W_D~combout  & (result_W[11])) ) )

	.dataa(!result_W[11]),
	.datab(!regs_rtl_1_bypass[24]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a11 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~45_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[11]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[11]~80 .extended_lut = "on";
defparam \regval2_D[11]~80 .lut_mask = 64'h0F330F3355555555;
defparam \regval2_D[11]~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N54
cyclonev_lcell_comb \regval2_D[11]~29 (
// Equation(s):
// \regval2_D[11]~29_combout  = ( \result_A[11]~27_combout  & ( \result_M[11]~23_combout  & ( ((\regval2_D[11]~80_combout ) # (\forw2A_D~2_combout )) # (\forw2M_D~combout ) ) ) ) # ( !\result_A[11]~27_combout  & ( \result_M[11]~23_combout  & ( 
// (!\forw2A_D~2_combout  & ((\regval2_D[11]~80_combout ) # (\forw2M_D~combout ))) ) ) ) # ( \result_A[11]~27_combout  & ( !\result_M[11]~23_combout  & ( ((!\forw2M_D~combout  & (\regval2_D[11]~80_combout )) # (\forw2M_D~combout  & ((\result_M[11]~24_combout 
// )))) # (\forw2A_D~2_combout ) ) ) ) # ( !\result_A[11]~27_combout  & ( !\result_M[11]~23_combout  & ( (!\forw2A_D~2_combout  & ((!\forw2M_D~combout  & (\regval2_D[11]~80_combout )) # (\forw2M_D~combout  & ((\result_M[11]~24_combout ))))) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\forw2A_D~2_combout ),
	.datac(!\regval2_D[11]~80_combout ),
	.datad(!\result_M[11]~24_combout ),
	.datae(!\result_A[11]~27_combout ),
	.dataf(!\result_M[11]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[11]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[11]~29 .extended_lut = "off";
defparam \regval2_D[11]~29 .lut_mask = 64'h084C3B7F4C4C7F7F;
defparam \regval2_D[11]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N56
dffeas \regval2_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[11]~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[11] .is_wysiwyg = "true";
defparam \regval2_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = ( \Selector20~0_combout  & ( \Add2~89_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector20~0_combout  & ( \Add2~89_sumout  & ( (alufunc_A[5] & (((\Add1~89_sumout  & \Selector0~2_combout )) # (\Selector0~1_combout ))) ) ) ) # ( 
// \Selector20~0_combout  & ( !\Add2~89_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector20~0_combout  & ( !\Add2~89_sumout  & ( (alufunc_A[5] & (\Add1~89_sumout  & \Selector0~2_combout )) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Add1~89_sumout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\Add2~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~2 .extended_lut = "off";
defparam \Selector20~2 .lut_mask = 64'h0011555505155555;
defparam \Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N15
cyclonev_lcell_comb \result_A[11]~27 (
// Equation(s):
// \result_A[11]~27_combout  = ( pcplus_A[11] & ( \Selector20~2_combout  ) ) # ( !pcplus_A[11] & ( \Selector20~2_combout  & ( \selaluout_A~q  ) ) ) # ( pcplus_A[11] & ( !\Selector20~2_combout  & ( !\selaluout_A~q  ) ) )

	.dataa(!\selaluout_A~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcplus_A[11]),
	.dataf(!\Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[11]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[11]~27 .extended_lut = "off";
defparam \result_A[11]~27 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \result_A[11]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N51
cyclonev_lcell_comb \restmp_M[11]~feeder (
// Equation(s):
// \restmp_M[11]~feeder_combout  = ( \result_A[11]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[11]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\restmp_M[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \restmp_M[11]~feeder .extended_lut = "off";
defparam \restmp_M[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \restmp_M[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N52
dffeas \restmp_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\restmp_M[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[11] .is_wysiwyg = "true";
defparam \restmp_M[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \result_M[11]~24 (
// Equation(s):
// \result_M[11]~24_combout  = ( restmp_M[11] & ( !\selmemout_M~DUPLICATE_q  ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!restmp_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[11]~24 .extended_lut = "off";
defparam \result_M[11]~24 .lut_mask = 64'h00000000AAAAAAAA;
defparam \result_M[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N31
dffeas \regs_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N5
dffeas \regs~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~12 .is_wysiwyg = "true";
defparam \regs~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \regval1_D[11]~80 (
// Equation(s):
// \regval1_D[11]~80_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~12_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[24]))))) # (\forw1W_D~combout  & ((((result_W[11]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a11 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[24]))))) # (\forw1W_D~combout  & ((((result_W[11]))))) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!regs_rtl_0_bypass[24]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!result_W[11]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[11]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[11]~80 .extended_lut = "on";
defparam \regval1_D[11]~80 .lut_mask = 64'h0A5F0A5F22772277;
defparam \regval1_D[11]~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N18
cyclonev_lcell_comb \regval1_D[11]~25 (
// Equation(s):
// \regval1_D[11]~25_combout  = ( \result_A[11]~27_combout  & ( \result_M[11]~23_combout  & ( ((\regval1_D[11]~80_combout ) # (\forw1M_D~combout )) # (\forw1A_D~2_combout ) ) ) ) # ( !\result_A[11]~27_combout  & ( \result_M[11]~23_combout  & ( 
// (!\forw1A_D~2_combout  & ((\regval1_D[11]~80_combout ) # (\forw1M_D~combout ))) ) ) ) # ( \result_A[11]~27_combout  & ( !\result_M[11]~23_combout  & ( ((!\forw1M_D~combout  & ((\regval1_D[11]~80_combout ))) # (\forw1M_D~combout  & 
// (\result_M[11]~24_combout ))) # (\forw1A_D~2_combout ) ) ) ) # ( !\result_A[11]~27_combout  & ( !\result_M[11]~23_combout  & ( (!\forw1A_D~2_combout  & ((!\forw1M_D~combout  & ((\regval1_D[11]~80_combout ))) # (\forw1M_D~combout  & 
// (\result_M[11]~24_combout )))) ) ) )

	.dataa(!\result_M[11]~24_combout ),
	.datab(!\forw1A_D~2_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\regval1_D[11]~80_combout ),
	.datae(!\result_A[11]~27_combout ),
	.dataf(!\result_M[11]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[11]~25 .extended_lut = "off";
defparam \regval1_D[11]~25 .lut_mask = 64'h04C437F70CCC3FFF;
defparam \regval1_D[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N19
dffeas \regval1_A[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[11]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[11]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N28
dffeas \jmptarg_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[11] .is_wysiwyg = "true";
defparam \jmptarg_M[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N21
cyclonev_lcell_comb \pcgood_B[11]~12 (
// Equation(s):
// \pcgood_B[11]~12_combout  = ( jmptarg_M[11] & ( (!\dobranch_M~q  & (((pcplus_M[11])) # (\isjump_M~q ))) # (\dobranch_M~q  & (((brtarg_M[11])))) ) ) # ( !jmptarg_M[11] & ( (!\dobranch_M~q  & (!\isjump_M~q  & ((pcplus_M[11])))) # (\dobranch_M~q  & 
// (((brtarg_M[11])))) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!\isjump_M~q ),
	.datac(!brtarg_M[11]),
	.datad(!pcplus_M[11]),
	.datae(gnd),
	.dataf(!jmptarg_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[11]~12 .extended_lut = "off";
defparam \pcgood_B[11]~12 .lut_mask = 64'h058D058D27AF27AF;
defparam \pcgood_B[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N30
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( PC[11] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Add0~13_sumout ) # (\stall_D~1_combout ))) ) ) ) # ( !PC[11] & ( \Equal1~17_combout  & ( (!\stall_D~1_combout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Add0~13_sumout )) ) ) ) # ( PC[11] & ( !\Equal1~17_combout  & ( (\pcgood_B[11]~12_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !PC[11] & ( !\Equal1~17_combout  & ( 
// (\pcgood_B[11]~12_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\pcgood_B[11]~12_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Add0~13_sumout ),
	.datae(!PC[11]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h05050505000C030F;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N31
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N28
dffeas \pcplus_D[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[11] .is_wysiwyg = "true";
defparam \pcplus_D[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N6
cyclonev_lcell_comb \pcplus_A[11]~feeder (
// Equation(s):
// \pcplus_A[11]~feeder_combout  = ( pcplus_D[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[11]~feeder .extended_lut = "off";
defparam \pcplus_A[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N7
dffeas \pcplus_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[11] .is_wysiwyg = "true";
defparam \pcplus_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N31
dffeas \brtarg_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[12] .is_wysiwyg = "true";
defparam \brtarg_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N31
dffeas \jmptarg_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[12] .is_wysiwyg = "true";
defparam \jmptarg_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N42
cyclonev_lcell_comb \pcgood_B[12]~14 (
// Equation(s):
// \pcgood_B[12]~14_combout  = ( pcplus_M[12] & ( \isjump_M~q  & ( (!\dobranch_M~q  & ((jmptarg_M[12]))) # (\dobranch_M~q  & (brtarg_M[12])) ) ) ) # ( !pcplus_M[12] & ( \isjump_M~q  & ( (!\dobranch_M~q  & ((jmptarg_M[12]))) # (\dobranch_M~q  & 
// (brtarg_M[12])) ) ) ) # ( pcplus_M[12] & ( !\isjump_M~q  & ( (!\dobranch_M~q ) # (brtarg_M[12]) ) ) ) # ( !pcplus_M[12] & ( !\isjump_M~q  & ( (brtarg_M[12] & \dobranch_M~q ) ) ) )

	.dataa(!brtarg_M[12]),
	.datab(!jmptarg_M[12]),
	.datac(gnd),
	.datad(!\dobranch_M~q ),
	.datae(!pcplus_M[12]),
	.dataf(!\isjump_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[12]~14 .extended_lut = "off";
defparam \pcgood_B[12]~14 .lut_mask = 64'h0055FF5533553355;
defparam \pcgood_B[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N30
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( PC[12] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\stall_D~1_combout ) # (\Add0~17_sumout ))) ) ) ) # ( !PC[12] & ( \Equal1~17_combout  & ( (\Add0~17_sumout  & (\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & !\stall_D~1_combout )) ) ) ) # ( PC[12] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[12]~14_combout ) ) ) ) # ( !PC[12] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// \pcgood_B[12]~14_combout ) ) ) )

	.dataa(!\Add0~17_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\stall_D~1_combout ),
	.datad(!\pcgood_B[12]~14_combout ),
	.datae(!PC[12]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h0033003310101313;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N31
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N32
dffeas \pcplus_D[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[12] .is_wysiwyg = "true";
defparam \pcplus_D[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N0
cyclonev_lcell_comb \pcplus_A[12]~feeder (
// Equation(s):
// \pcplus_A[12]~feeder_combout  = ( pcplus_D[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[12]~feeder .extended_lut = "off";
defparam \pcplus_A[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N1
dffeas \pcplus_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[12] .is_wysiwyg = "true";
defparam \pcplus_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N36
cyclonev_lcell_comb \result_A[12]~8 (
// Equation(s):
// \result_A[12]~8_combout  = ( pcplus_A[12] & ( \Selector19~2_combout  ) ) # ( !pcplus_A[12] & ( \Selector19~2_combout  & ( \selaluout_A~q  ) ) ) # ( pcplus_A[12] & ( !\Selector19~2_combout  & ( !\selaluout_A~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(gnd),
	.datae(!pcplus_A[12]),
	.dataf(!\Selector19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[12]~8 .extended_lut = "off";
defparam \result_A[12]~8 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \result_A[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N43
dffeas \restmp_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[12]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[12] .is_wysiwyg = "true";
defparam \restmp_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N21
cyclonev_lcell_comb \result_M[12]~5 (
// Equation(s):
// \result_M[12]~5_combout  = (!\selmemout_M~DUPLICATE_q  & restmp_M[12])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!restmp_M[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[12]~5 .extended_lut = "off";
defparam \result_M[12]~5 .lut_mask = 64'h00F000F000F000F0;
defparam \result_M[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N14
dffeas \regs_rtl_1_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[12]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N38
dffeas \regs~46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[12]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~46 .is_wysiwyg = "true";
defparam \regs~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \regval2_D[12]~136 (
// Equation(s):
// \regval2_D[12]~136_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~46_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[25])))))) # (\forw2W_D~combout  & (((result_W[12])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout 
//  & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a12 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[25])))))) # (\forw2W_D~combout  & (((result_W[12])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[12]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a12 ),
	.datad(!regs_rtl_1_bypass[25]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~46_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[12]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[12]~136 .extended_lut = "on";
defparam \regval2_D[12]~136 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[12]~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N12
cyclonev_lcell_comb \regval2_D[12]~14 (
// Equation(s):
// \regval2_D[12]~14_combout  = ( \forw2M_D~combout  & ( \result_A[12]~8_combout  & ( ((\forw2A_D~2_combout ) # (\result_M[12]~4_combout )) # (\result_M[12]~5_combout ) ) ) ) # ( !\forw2M_D~combout  & ( \result_A[12]~8_combout  & ( (\forw2A_D~2_combout ) # 
// (\regval2_D[12]~136_combout ) ) ) ) # ( \forw2M_D~combout  & ( !\result_A[12]~8_combout  & ( (!\forw2A_D~2_combout  & ((\result_M[12]~4_combout ) # (\result_M[12]~5_combout ))) ) ) ) # ( !\forw2M_D~combout  & ( !\result_A[12]~8_combout  & ( 
// (\regval2_D[12]~136_combout  & !\forw2A_D~2_combout ) ) ) )

	.dataa(!\result_M[12]~5_combout ),
	.datab(!\regval2_D[12]~136_combout ),
	.datac(!\result_M[12]~4_combout ),
	.datad(!\forw2A_D~2_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\result_A[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[12]~14 .extended_lut = "off";
defparam \regval2_D[12]~14 .lut_mask = 64'h33005F0033FF5FFF;
defparam \regval2_D[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N14
dffeas \regval2_A[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[12]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \aluin2_A[12]~22 (
// Equation(s):
// \aluin2_A[12]~22_combout  = ( \aluimm_A~DUPLICATE_q  & ( off_A[12] ) ) # ( !\aluimm_A~DUPLICATE_q  & ( \regval2_A[12]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\regval2_A[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!off_A[12]),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[12]~22 .extended_lut = "off";
defparam \aluin2_A[12]~22 .lut_mask = 64'h3333333300FF00FF;
defparam \aluin2_A[12]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \aluin2_A[12]~22_combout  & ( \regval1_A[12]~DUPLICATE_q  & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & \alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\aluin2_A[12]~22_combout  & ( \regval1_A[12]~DUPLICATE_q  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  $ (!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & !\alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( 
// \aluin2_A[12]~22_combout  & ( !\regval1_A[12]~DUPLICATE_q  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  $ (!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & !\alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\aluin2_A[12]~22_combout  & ( !\regval1_A[12]~DUPLICATE_q  & ( (alufunc_A[2] & (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(!\aluin2_A[12]~22_combout ),
	.dataf(!\regval1_A[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0054144014404410;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \Add2~121_sumout  & ( \Add1~121_sumout  & ( ((\Selector0~2_combout ) # (\Selector0~1_combout )) # (\Selector19~0_combout ) ) ) ) # ( !\Add2~121_sumout  & ( \Add1~121_sumout  & ( (\Selector0~2_combout ) # (\Selector19~0_combout ) 
// ) ) ) # ( \Add2~121_sumout  & ( !\Add1~121_sumout  & ( (\Selector0~1_combout ) # (\Selector19~0_combout ) ) ) ) # ( !\Add2~121_sumout  & ( !\Add1~121_sumout  & ( \Selector19~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector19~0_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\Add2~121_sumout ),
	.dataf(!\Add1~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h33333F3F33FF3FFF;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \aluout_M[12]~feeder (
// Equation(s):
// \aluout_M[12]~feeder_combout  = ( \Selector19~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_M[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_M[12]~feeder .extended_lut = "off";
defparam \aluout_M[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_M[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N49
dffeas \aluout_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[12] .is_wysiwyg = "true";
defparam \aluout_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N53
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N17
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N35
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector20~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N11
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector19~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N29
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector21~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[17]~feeder_combout  = ( aluout_M[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N31
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N48
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( dmem_rtl_0_bypass[18] & ( dmem_rtl_0_bypass[17] & ( (!dmem_rtl_0_bypass[21] & (!dmem_rtl_0_bypass[22] & (!dmem_rtl_0_bypass[19] $ (dmem_rtl_0_bypass[20])))) # (dmem_rtl_0_bypass[21] & (dmem_rtl_0_bypass[22] & (!dmem_rtl_0_bypass[19] 
// $ (dmem_rtl_0_bypass[20])))) ) ) ) # ( !dmem_rtl_0_bypass[18] & ( !dmem_rtl_0_bypass[17] & ( (!dmem_rtl_0_bypass[21] & (!dmem_rtl_0_bypass[22] & (!dmem_rtl_0_bypass[19] $ (dmem_rtl_0_bypass[20])))) # (dmem_rtl_0_bypass[21] & (dmem_rtl_0_bypass[22] & 
// (!dmem_rtl_0_bypass[19] $ (dmem_rtl_0_bypass[20])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[21]),
	.datab(!dmem_rtl_0_bypass[19]),
	.datac(!dmem_rtl_0_bypass[20]),
	.datad(!dmem_rtl_0_bypass[22]),
	.datae(!dmem_rtl_0_bypass[18]),
	.dataf(!dmem_rtl_0_bypass[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'h8241000000008241;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N5
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N51
cyclonev_lcell_comb \dbus[1]~80 (
// Equation(s):
// \dbus[1]~80_combout  = ( \dmem~39_combout  & ( dmem_rtl_0_bypass[32] & ( (!\dmem~37_combout ) # ((!\dmem~38_combout ) # ((!\dmem~36_combout ) # (!\dmem~35_combout ))) ) ) ) # ( !\dmem~39_combout  & ( dmem_rtl_0_bypass[32] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~39_combout ),
	.dataf(!dmem_rtl_0_bypass[32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~80 .extended_lut = "off";
defparam \dbus[1]~80 .lut_mask = 64'h00000000FFFFFFFE;
defparam \dbus[1]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \dbus[1]~97 (
// Equation(s):
// \dbus[1]~97_combout  = ( dmem_rtl_0_bypass[31] & ( !\dbus[1]~80_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dbus[1]~80_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~97 .extended_lut = "off";
defparam \dbus[1]~97 .lut_mask = 64'h00000000F0F0F0F0;
defparam \dbus[1]~97 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[1]~98_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],aluout_M[6],aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044A40A1D0050025C019010000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[1]~98_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y3_N13
dffeas \dmem~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[1]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \dbus[1]~96 (
// Equation(s):
// \dbus[1]~96_combout  = ( \dmem~0_q  & ( \dmem~2_q  & ( (\dbus[1]~80_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ))))) ) ) ) # ( !\dmem~0_q  & ( \dmem~2_q  & ( \dbus[1]~80_combout  ) ) ) # ( \dmem~0_q  & ( !\dmem~2_q  & ( (\dbus[1]~80_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ))))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\dbus[1]~80_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datae(!\dmem~0_q ),
	.dataf(!\dmem~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~96 .extended_lut = "off";
defparam \dbus[1]~96 .lut_mask = 64'h000002070F0F0207;
defparam \dbus[1]~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N5
dffeas \switches|sdata[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[0] .is_wysiwyg = "true";
defparam \switches|sdata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N42
cyclonev_lcell_comb \switches|prev[9]~0 (
// Equation(s):
// \switches|prev[9]~0_combout  = (\switches|Equal3~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \switches|bounceTimer[31]~3_combout ))

	.dataa(!\switches|Equal3~4_combout ),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\switches|bounceTimer[31]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prev[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prev[9]~0 .extended_lut = "off";
defparam \switches|prev[9]~0 .lut_mask = 64'h0005000500050005;
defparam \switches|prev[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N50
dffeas \switches|prev[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[0] .is_wysiwyg = "true";
defparam \switches|prev[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N10
dffeas \switches|sdata[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[1] .is_wysiwyg = "true";
defparam \switches|sdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N52
dffeas \switches|prev[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[1] .is_wysiwyg = "true";
defparam \switches|prev[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N51
cyclonev_lcell_comb \switches|Equal3~2 (
// Equation(s):
// \switches|Equal3~2_combout  = ( \switches|sdata [0] & ( (\switches|prev [0] & (!\switches|prev [1] $ (\switches|sdata [1]))) ) ) # ( !\switches|sdata [0] & ( (!\switches|prev [0] & (!\switches|prev [1] $ (\switches|sdata [1]))) ) )

	.dataa(!\switches|prev [0]),
	.datab(gnd),
	.datac(!\switches|prev [1]),
	.datad(!\switches|sdata [1]),
	.datae(gnd),
	.dataf(!\switches|sdata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~2 .extended_lut = "off";
defparam \switches|Equal3~2 .lut_mask = 64'hA00AA00A50055005;
defparam \switches|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N10
dffeas \switches|prev[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[2] .is_wysiwyg = "true";
defparam \switches|prev[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N13
dffeas \switches|prev[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[9] .is_wysiwyg = "true";
defparam \switches|prev[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N12
cyclonev_lcell_comb \switches|Equal3~3 (
// Equation(s):
// \switches|Equal3~3_combout  = ( \switches|prev [9] & ( (\switches|sdata [9] & (!\switches|sdata [2] $ (\switches|prev [2]))) ) ) # ( !\switches|prev [9] & ( (!\switches|sdata [9] & (!\switches|sdata [2] $ (\switches|prev [2]))) ) )

	.dataa(gnd),
	.datab(!\switches|sdata [2]),
	.datac(!\switches|prev [2]),
	.datad(!\switches|sdata [9]),
	.datae(gnd),
	.dataf(!\switches|prev [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~3 .extended_lut = "off";
defparam \switches|Equal3~3 .lut_mask = 64'hC300C30000C300C3;
defparam \switches|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N26
dffeas \switches|prev[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[8] .is_wysiwyg = "true";
defparam \switches|prev[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N28
dffeas \switches|sdata[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|sdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[6]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|sdata[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N6
cyclonev_lcell_comb \switches|prev[6]~feeder (
// Equation(s):
// \switches|prev[6]~feeder_combout  = ( \switches|sdata[6]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|sdata[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prev[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prev[6]~feeder .extended_lut = "off";
defparam \switches|prev[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \switches|prev[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N7
dffeas \switches|prev[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|prev[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[6] .is_wysiwyg = "true";
defparam \switches|prev[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N12
cyclonev_lcell_comb \switches|sdata[7]~feeder (
// Equation(s):
// \switches|sdata[7]~feeder_combout  = ( \SW[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[7]~feeder .extended_lut = "off";
defparam \switches|sdata[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \switches|sdata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N13
dffeas \switches|sdata[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|sdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[7] .is_wysiwyg = "true";
defparam \switches|sdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N16
dffeas \switches|prev[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[7] .is_wysiwyg = "true";
defparam \switches|prev[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N15
cyclonev_lcell_comb \switches|Equal3~1 (
// Equation(s):
// \switches|Equal3~1_combout  = ( \switches|sdata[6]~DUPLICATE_q  & ( (\switches|prev [6] & (!\switches|prev [7] $ (\switches|sdata [7]))) ) ) # ( !\switches|sdata[6]~DUPLICATE_q  & ( (!\switches|prev [6] & (!\switches|prev [7] $ (\switches|sdata [7]))) ) )

	.dataa(!\switches|prev [6]),
	.datab(gnd),
	.datac(!\switches|prev [7]),
	.datad(!\switches|sdata [7]),
	.datae(gnd),
	.dataf(!\switches|sdata[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~1 .extended_lut = "off";
defparam \switches|Equal3~1 .lut_mask = 64'hA00AA00A50055005;
defparam \switches|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N35
dffeas \switches|prev[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[3] .is_wysiwyg = "true";
defparam \switches|prev[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N29
dffeas \switches|prev[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[4] .is_wysiwyg = "true";
defparam \switches|prev[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N32
dffeas \switches|prev[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[5] .is_wysiwyg = "true";
defparam \switches|prev[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N30
cyclonev_lcell_comb \switches|Equal3~0 (
// Equation(s):
// \switches|Equal3~0_combout  = ( \switches|sdata [5] & ( \switches|sdata [3] & ( (\switches|prev [3] & (\switches|prev [5] & (!\switches|prev [4] $ (\switches|sdata [4])))) ) ) ) # ( !\switches|sdata [5] & ( \switches|sdata [3] & ( (\switches|prev [3] & 
// (!\switches|prev [5] & (!\switches|prev [4] $ (\switches|sdata [4])))) ) ) ) # ( \switches|sdata [5] & ( !\switches|sdata [3] & ( (!\switches|prev [3] & (\switches|prev [5] & (!\switches|prev [4] $ (\switches|sdata [4])))) ) ) ) # ( !\switches|sdata [5] & 
// ( !\switches|sdata [3] & ( (!\switches|prev [3] & (!\switches|prev [5] & (!\switches|prev [4] $ (\switches|sdata [4])))) ) ) )

	.dataa(!\switches|prev [3]),
	.datab(!\switches|prev [4]),
	.datac(!\switches|sdata [4]),
	.datad(!\switches|prev [5]),
	.datae(!\switches|sdata [5]),
	.dataf(!\switches|sdata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~0 .extended_lut = "off";
defparam \switches|Equal3~0 .lut_mask = 64'h8200008241000041;
defparam \switches|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N24
cyclonev_lcell_comb \switches|Equal3~4 (
// Equation(s):
// \switches|Equal3~4_combout  = ( \switches|sdata [8] & ( \switches|Equal3~0_combout  & ( (\switches|Equal3~2_combout  & (\switches|Equal3~3_combout  & (\switches|prev [8] & \switches|Equal3~1_combout ))) ) ) ) # ( !\switches|sdata [8] & ( 
// \switches|Equal3~0_combout  & ( (\switches|Equal3~2_combout  & (\switches|Equal3~3_combout  & (!\switches|prev [8] & \switches|Equal3~1_combout ))) ) ) )

	.dataa(!\switches|Equal3~2_combout ),
	.datab(!\switches|Equal3~3_combout ),
	.datac(!\switches|prev [8]),
	.datad(!\switches|Equal3~1_combout ),
	.datae(!\switches|sdata [8]),
	.dataf(!\switches|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~4 .extended_lut = "off";
defparam \switches|Equal3~4 .lut_mask = 64'h0000000000100001;
defparam \switches|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N6
cyclonev_lcell_comb \switches|ready~0 (
// Equation(s):
// \switches|ready~0_combout  = ( \switches|ready~q  & ( \switches|wrSctrl~combout  & ( (!\dbus[2]~10_combout ) # (!\Equal8~4_combout ) ) ) ) # ( \switches|ready~q  & ( !\switches|wrSctrl~combout  & ( (!\dbus[2]~10_combout ) # (!\Equal8~4_combout ) ) ) ) # ( 
// !\switches|ready~q  & ( !\switches|wrSctrl~combout  & ( (!\switches|Equal3~4_combout  & ((!\dbus[2]~10_combout ) # (!\Equal8~4_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\dbus[2]~10_combout ),
	.datac(!\Equal8~4_combout ),
	.datad(!\switches|Equal3~4_combout ),
	.datae(!\switches|ready~q ),
	.dataf(!\switches|wrSctrl~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ready~0 .extended_lut = "off";
defparam \switches|ready~0 .lut_mask = 64'hFC00FCFC0000FCFC;
defparam \switches|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N7
dffeas \switches|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|ready~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|ready .is_wysiwyg = "true";
defparam \switches|ready .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N48
cyclonev_lcell_comb \switches|overrun~0 (
// Equation(s):
// \switches|overrun~0_combout  = ( !\switches|wrSctrl~combout  & ( (\switches|ready~q  & (!\switches|Equal3~4_combout  & ((!\dbus[2]~10_combout ) # (!\Equal8~4_combout )))) ) )

	.dataa(!\switches|ready~q ),
	.datab(!\dbus[2]~10_combout ),
	.datac(!\Equal8~4_combout ),
	.datad(!\switches|Equal3~4_combout ),
	.datae(gnd),
	.dataf(!\switches|wrSctrl~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|overrun~0 .extended_lut = "off";
defparam \switches|overrun~0 .lut_mask = 64'h5400540000000000;
defparam \switches|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N42
cyclonev_lcell_comb \switches|overrun~1 (
// Equation(s):
// \switches|overrun~1_combout  = ( \dbus[1]~100_combout  & ( (\switches|overrun~q ) # (\switches|overrun~0_combout ) ) ) # ( !\dbus[1]~100_combout  & ( ((\switches|overrun~q  & ((!\switches|wrSctrl~combout ) # (\dbus[1]~81_combout )))) # 
// (\switches|overrun~0_combout ) ) )

	.dataa(!\switches|overrun~0_combout ),
	.datab(!\switches|wrSctrl~combout ),
	.datac(!\dbus[1]~81_combout ),
	.datad(!\switches|overrun~q ),
	.datae(gnd),
	.dataf(!\dbus[1]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|overrun~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|overrun~1 .extended_lut = "off";
defparam \switches|overrun~1 .lut_mask = 64'h55DF55DF55FF55FF;
defparam \switches|overrun~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N44
dffeas \switches|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|overrun~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|overrun .is_wysiwyg = "true";
defparam \switches|overrun .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N51
cyclonev_lcell_comb \dbus[1]~82 (
// Equation(s):
// \dbus[1]~82_combout  = ( \dbus[1]~5_combout  & ( \switches|overrun~q  ) ) # ( !\dbus[1]~5_combout  & ( \switches|sdata [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|overrun~q ),
	.datad(!\switches|sdata [1]),
	.datae(gnd),
	.dataf(!\dbus[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~82 .extended_lut = "off";
defparam \dbus[1]~82 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \dbus[1]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N36
cyclonev_lcell_comb \dbus[1]~99 (
// Equation(s):
// \dbus[1]~99_combout  = ( \Equal8~6_combout  & ( (\dbus[1]~82_combout  & (\switches|DBUS[31]~0_combout  & \Equal8~3_combout )) ) )

	.dataa(gnd),
	.datab(!\dbus[1]~82_combout ),
	.datac(!\switches|DBUS[31]~0_combout ),
	.datad(!\Equal8~3_combout ),
	.datae(gnd),
	.dataf(!\Equal8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~99 .extended_lut = "off";
defparam \dbus[1]~99 .lut_mask = 64'h0000000000030003;
defparam \dbus[1]~99 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N6
cyclonev_lcell_comb \dbus[1]~100 (
// Equation(s):
// \dbus[1]~100_combout  = ( \keys|DBUS[31]~1_combout  & ( \dbus[0]~4_combout  & ( ((\keys|overrun~q ) # (\dbus[1]~78_combout )) # (\dbus[1]~99_combout ) ) ) ) # ( !\keys|DBUS[31]~1_combout  & ( \dbus[0]~4_combout  & ( (\dbus[1]~78_combout ) # 
// (\dbus[1]~99_combout ) ) ) ) # ( \keys|DBUS[31]~1_combout  & ( !\dbus[0]~4_combout  & ( ((!\KEY[1]~input_o ) # (\dbus[1]~78_combout )) # (\dbus[1]~99_combout ) ) ) ) # ( !\keys|DBUS[31]~1_combout  & ( !\dbus[0]~4_combout  & ( (\dbus[1]~78_combout ) # 
// (\dbus[1]~99_combout ) ) ) )

	.dataa(!\dbus[1]~99_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\dbus[1]~78_combout ),
	.datad(!\keys|overrun~q ),
	.datae(!\keys|DBUS[31]~1_combout ),
	.dataf(!\dbus[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~100 .extended_lut = "off";
defparam \dbus[1]~100 .lut_mask = 64'h5F5FDFDF5F5F5FFF;
defparam \dbus[1]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N12
cyclonev_lcell_comb \keys|prev[3]~4 (
// Equation(s):
// \keys|prev[3]~4_combout  = !\KEY[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~4 .extended_lut = "off";
defparam \keys|prev[3]~4 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \keys|prev[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N45
cyclonev_lcell_comb \keys|rdKdata~0 (
// Equation(s):
// \keys|rdKdata~0_combout  = ( !aluout_M[2] & ( !aluout_M[5] & ( (!\wrmem_M~DUPLICATE_q  & (aluout_M[7] & !aluout_M[4])) ) ) )

	.dataa(!\wrmem_M~DUPLICATE_q ),
	.datab(!aluout_M[7]),
	.datac(!aluout_M[4]),
	.datad(gnd),
	.datae(!aluout_M[2]),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|rdKdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|rdKdata~0 .extended_lut = "off";
defparam \keys|rdKdata~0 .lut_mask = 64'h2020000000000000;
defparam \keys|rdKdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \keys|rdKdata (
// Equation(s):
// \keys|rdKdata~combout  = ( \keys|rdKdata~0_combout  & ( \Equal8~3_combout  & ( (\dmem~34_combout  & (\Equal8~0_combout  & (\Equal8~1_combout  & \Equal8~2_combout ))) ) ) )

	.dataa(!\dmem~34_combout ),
	.datab(!\Equal8~0_combout ),
	.datac(!\Equal8~1_combout ),
	.datad(!\Equal8~2_combout ),
	.datae(!\keys|rdKdata~0_combout ),
	.dataf(!\Equal8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|rdKdata~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|rdKdata .extended_lut = "off";
defparam \keys|rdKdata .lut_mask = 64'h0000000000000001;
defparam \keys|rdKdata .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N33
cyclonev_lcell_comb \keys|prev[1]~2 (
// Equation(s):
// \keys|prev[1]~2_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[1]~2 .extended_lut = "off";
defparam \keys|prev[1]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N35
dffeas \keys|prev[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[1] .is_wysiwyg = "true";
defparam \keys|prev[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N30
cyclonev_lcell_comb \keys|prev[0]~1 (
// Equation(s):
// \keys|prev[0]~1_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[0]~1 .extended_lut = "off";
defparam \keys|prev[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N31
dffeas \keys|prev[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[0] .is_wysiwyg = "true";
defparam \keys|prev[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N39
cyclonev_lcell_comb \keys|Equal2~0 (
// Equation(s):
// \keys|Equal2~0_combout  = ( \keys|prev [0] & ( (!\KEY[0]~input_o  & (!\keys|prev [1] $ (!\KEY[1]~input_o ))) ) ) # ( !\keys|prev [0] & ( (\KEY[0]~input_o  & (!\keys|prev [1] $ (!\KEY[1]~input_o ))) ) )

	.dataa(!\keys|prev [1]),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\keys|prev [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal2~0 .extended_lut = "off";
defparam \keys|Equal2~0 .lut_mask = 64'h050A050A50A050A0;
defparam \keys|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N3
cyclonev_lcell_comb \keys|prev[3]~0 (
// Equation(s):
// \keys|prev[3]~0_combout  = ( \keys|Equal2~0_combout  & ( (\keys|Equal2~1_combout  & (!\keys|wrKctrl~combout  & (!\keys|rdKdata~combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) )

	.dataa(!\keys|Equal2~1_combout ),
	.datab(!\keys|wrKctrl~combout ),
	.datac(!\keys|rdKdata~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\keys|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~0 .extended_lut = "off";
defparam \keys|prev[3]~0 .lut_mask = 64'h0000000000400040;
defparam \keys|prev[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N14
dffeas \keys|prev[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[3] .is_wysiwyg = "true";
defparam \keys|prev[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N15
cyclonev_lcell_comb \keys|prev[2]~3 (
// Equation(s):
// \keys|prev[2]~3_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[2]~3 .extended_lut = "off";
defparam \keys|prev[2]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N17
dffeas \keys|prev[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[2] .is_wysiwyg = "true";
defparam \keys|prev[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N27
cyclonev_lcell_comb \keys|Equal2~1 (
// Equation(s):
// \keys|Equal2~1_combout  = ( \keys|prev [2] & ( (!\KEY[2]~input_o  & (!\keys|prev [3] $ (!\KEY[3]~input_o ))) ) ) # ( !\keys|prev [2] & ( (\KEY[2]~input_o  & (!\keys|prev [3] $ (!\KEY[3]~input_o ))) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(!\keys|prev [3]),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\keys|prev [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal2~1 .extended_lut = "off";
defparam \keys|Equal2~1 .lut_mask = 64'h055005500AA00AA0;
defparam \keys|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N0
cyclonev_lcell_comb \keys|ready~0 (
// Equation(s):
// \keys|ready~0_combout  = ( \keys|Equal2~0_combout  & ( (!\keys|wrKctrl~combout  & (!\keys|rdKdata~combout  & ((!\keys|Equal2~1_combout ) # (\keys|ready~q )))) # (\keys|wrKctrl~combout  & (((\keys|ready~q )))) ) ) # ( !\keys|Equal2~0_combout  & ( 
// (!\keys|wrKctrl~combout  & (!\keys|rdKdata~combout )) # (\keys|wrKctrl~combout  & ((\keys|ready~q ))) ) )

	.dataa(!\keys|Equal2~1_combout ),
	.datab(!\keys|wrKctrl~combout ),
	.datac(!\keys|rdKdata~combout ),
	.datad(!\keys|ready~q ),
	.datae(gnd),
	.dataf(!\keys|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ready~0 .extended_lut = "off";
defparam \keys|ready~0 .lut_mask = 64'hC0F3C0F380F380F3;
defparam \keys|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N1
dffeas \keys|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|ready~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|ready .is_wysiwyg = "true";
defparam \keys|ready .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N18
cyclonev_lcell_comb \keys|overrun~0 (
// Equation(s):
// \keys|overrun~0_combout  = ( \keys|Equal2~1_combout  & ( \keys|Equal2~0_combout  & ( (\keys|overrun~q  & !\keys|wrKctrl~combout ) ) ) ) # ( !\keys|Equal2~1_combout  & ( \keys|Equal2~0_combout  & ( (!\keys|wrKctrl~combout  & (((\keys|ready~q  & 
// !\keys|rdKdata~combout )) # (\keys|overrun~q ))) ) ) ) # ( \keys|Equal2~1_combout  & ( !\keys|Equal2~0_combout  & ( (!\keys|wrKctrl~combout  & (((\keys|ready~q  & !\keys|rdKdata~combout )) # (\keys|overrun~q ))) ) ) ) # ( !\keys|Equal2~1_combout  & ( 
// !\keys|Equal2~0_combout  & ( (!\keys|wrKctrl~combout  & (((\keys|ready~q  & !\keys|rdKdata~combout )) # (\keys|overrun~q ))) ) ) )

	.dataa(!\keys|ready~q ),
	.datab(!\keys|overrun~q ),
	.datac(!\keys|rdKdata~combout ),
	.datad(!\keys|wrKctrl~combout ),
	.datae(!\keys|Equal2~1_combout ),
	.dataf(!\keys|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|overrun~0 .extended_lut = "off";
defparam \keys|overrun~0 .lut_mask = 64'h7300730073003300;
defparam \keys|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \keys|overrun~1 (
// Equation(s):
// \keys|overrun~1_combout  = ( \keys|overrun~q  & ( \keys|overrun~0_combout  ) ) # ( !\keys|overrun~q  & ( \keys|overrun~0_combout  ) ) # ( \keys|overrun~q  & ( !\keys|overrun~0_combout  & ( ((\dbus[10]~3_combout  & ((\dbus[1]~96_combout ) # 
// (\dbus[1]~97_combout )))) # (\dbus[1]~100_combout ) ) ) )

	.dataa(!\dbus[10]~3_combout ),
	.datab(!\dbus[1]~97_combout ),
	.datac(!\dbus[1]~100_combout ),
	.datad(!\dbus[1]~96_combout ),
	.datae(!\keys|overrun~q ),
	.dataf(!\keys|overrun~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|overrun~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|overrun~1 .extended_lut = "off";
defparam \keys|overrun~1 .lut_mask = 64'h00001F5FFFFFFFFF;
defparam \keys|overrun~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N1
dffeas \keys|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|overrun~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|overrun .is_wysiwyg = "true";
defparam \keys|overrun .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N6
cyclonev_lcell_comb \switches|DBUS[31]~1 (
// Equation(s):
// \switches|DBUS[31]~1_combout  = ( \switches|DBUS[31]~0_combout  & ( \dmem~34_combout  & ( (\Equal8~3_combout  & (\Equal8~0_combout  & (\Equal8~2_combout  & \Equal8~1_combout ))) ) ) )

	.dataa(!\Equal8~3_combout ),
	.datab(!\Equal8~0_combout ),
	.datac(!\Equal8~2_combout ),
	.datad(!\Equal8~1_combout ),
	.datae(!\switches|DBUS[31]~0_combout ),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|DBUS[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|DBUS[31]~1 .extended_lut = "off";
defparam \switches|DBUS[31]~1 .lut_mask = 64'h0000000000000001;
defparam \switches|DBUS[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N0
cyclonev_lcell_comb \dbus[1]~83 (
// Equation(s):
// \dbus[1]~83_combout  = ( \KEY[1]~input_o  & ( \switches|DBUS[31]~1_combout  & ( ((\keys|overrun~q  & (\dbus[0]~4_combout  & \keys|DBUS[31]~1_combout ))) # (\dbus[1]~82_combout ) ) ) ) # ( !\KEY[1]~input_o  & ( \switches|DBUS[31]~1_combout  & ( 
// ((\keys|DBUS[31]~1_combout  & ((!\dbus[0]~4_combout ) # (\keys|overrun~q )))) # (\dbus[1]~82_combout ) ) ) ) # ( \KEY[1]~input_o  & ( !\switches|DBUS[31]~1_combout  & ( (\keys|overrun~q  & (\dbus[0]~4_combout  & \keys|DBUS[31]~1_combout )) ) ) ) # ( 
// !\KEY[1]~input_o  & ( !\switches|DBUS[31]~1_combout  & ( (\keys|DBUS[31]~1_combout  & ((!\dbus[0]~4_combout ) # (\keys|overrun~q ))) ) ) )

	.dataa(!\keys|overrun~q ),
	.datab(!\dbus[1]~82_combout ),
	.datac(!\dbus[0]~4_combout ),
	.datad(!\keys|DBUS[31]~1_combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\switches|DBUS[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~83 .extended_lut = "off";
defparam \dbus[1]~83 .lut_mask = 64'h00F5000533F73337;
defparam \dbus[1]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N51
cyclonev_lcell_comb \dbus[1]~98 (
// Equation(s):
// \dbus[1]~98_combout  = ( \dbus[1]~83_combout  ) # ( !\dbus[1]~83_combout  & ( ((\dbus[10]~3_combout  & ((\dbus[1]~96_combout ) # (\dbus[1]~97_combout )))) # (\dbus[1]~78_combout ) ) )

	.dataa(!\dbus[1]~78_combout ),
	.datab(!\dbus[1]~97_combout ),
	.datac(!\dbus[1]~96_combout ),
	.datad(!\dbus[10]~3_combout ),
	.datae(gnd),
	.dataf(!\dbus[1]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~98 .extended_lut = "off";
defparam \dbus[1]~98 .lut_mask = 64'h557F557FFFFFFFFF;
defparam \dbus[1]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N53
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[1]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \dbus[1]~79 (
// Equation(s):
// \dbus[1]~79_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dmem~0_q  & (((\dmem~2_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dmem~0_q  & (((\dmem~2_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~2_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~79 .extended_lut = "off";
defparam \dbus[1]~79 .lut_mask = 64'h02F202F207F707F7;
defparam \dbus[1]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \dbus[1]~81 (
// Equation(s):
// \dbus[1]~81_combout  = ( \dbus[10]~3_combout  & ( \dbus[1]~80_combout  & ( \dbus[1]~79_combout  ) ) ) # ( \dbus[10]~3_combout  & ( !\dbus[1]~80_combout  & ( dmem_rtl_0_bypass[31] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[31]),
	.datad(!\dbus[1]~79_combout ),
	.datae(!\dbus[10]~3_combout ),
	.dataf(!\dbus[1]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~81 .extended_lut = "off";
defparam \dbus[1]~81 .lut_mask = 64'h00000F0F000000FF;
defparam \dbus[1]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \result_M[1]~46 (
// Equation(s):
// \result_M[1]~46_combout  = ( \dbus[1]~81_combout  & ( \dbus[1]~100_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((\restmp_M[1]~DUPLICATE_q )))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[1]~19_combout )) # (\memout_M[2]~0_combout ))) ) ) ) # ( 
// !\dbus[1]~81_combout  & ( \dbus[1]~100_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((\restmp_M[1]~DUPLICATE_q )))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[1]~19_combout )) # (\memout_M[2]~0_combout ))) ) ) ) # ( \dbus[1]~81_combout  & ( 
// !\dbus[1]~100_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((\restmp_M[1]~DUPLICATE_q )))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[1]~19_combout )) # (\memout_M[2]~0_combout ))) ) ) ) # ( !\dbus[1]~81_combout  & ( !\dbus[1]~100_combout  & ( 
// (!\selmemout_M~DUPLICATE_q  & ((\restmp_M[1]~DUPLICATE_q ))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[1]~19_combout )) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[1]~19_combout ),
	.datad(!\restmp_M[1]~DUPLICATE_q ),
	.datae(!\dbus[1]~81_combout ),
	.dataf(!\dbus[1]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[1]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[1]~46 .extended_lut = "off";
defparam \result_M[1]~46 .lut_mask = 64'h03CF13DF13DF13DF;
defparam \result_M[1]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N55
dffeas \result_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[1]~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[1] .is_wysiwyg = "true";
defparam \result_W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N38
dffeas \regs_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N45
cyclonev_lcell_comb \regs~2feeder (
// Equation(s):
// \regs~2feeder_combout  = ( \wregval_W[1]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[1]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2feeder .extended_lut = "off";
defparam \regs~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N47
dffeas \regs~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~2 .is_wysiwyg = "true";
defparam \regs~2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N36
cyclonev_lcell_comb \regval1_D[1]~48 (
// Equation(s):
// \regval1_D[1]~48_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~2_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[14])))))) # (\forw1W_D~combout  & (result_W[1])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a1 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[14])))))) # (\forw1W_D~combout  & (result_W[1])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[1]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!regs_rtl_0_bypass[14]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[1]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[1]~48 .extended_lut = "on";
defparam \regval1_D[1]~48 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval1_D[1]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N48
cyclonev_lcell_comb \result_M[1]~27 (
// Equation(s):
// \result_M[1]~27_combout  = ( \dbus[1]~78_combout  & ( \dbus[1]~81_combout  & ( (\selmemout_M~DUPLICATE_q  & ((\memout_M[2]~0_combout ) # (\memout_M[1]~19_combout ))) ) ) ) # ( !\dbus[1]~78_combout  & ( \dbus[1]~81_combout  & ( (\selmemout_M~DUPLICATE_q  & 
// ((\memout_M[2]~0_combout ) # (\memout_M[1]~19_combout ))) ) ) ) # ( \dbus[1]~78_combout  & ( !\dbus[1]~81_combout  & ( (\selmemout_M~DUPLICATE_q  & ((\memout_M[2]~0_combout ) # (\memout_M[1]~19_combout ))) ) ) ) # ( !\dbus[1]~78_combout  & ( 
// !\dbus[1]~81_combout  & ( (\selmemout_M~DUPLICATE_q  & (((\dbus[1]~83_combout  & \memout_M[2]~0_combout )) # (\memout_M[1]~19_combout ))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\memout_M[1]~19_combout ),
	.datac(!\dbus[1]~83_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\dbus[1]~78_combout ),
	.dataf(!\dbus[1]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[1]~27 .extended_lut = "off";
defparam \result_M[1]~27 .lut_mask = 64'h1115115511551155;
defparam \result_M[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \regval1_D[1]~42 (
// Equation(s):
// \regval1_D[1]~42_combout  = ( \forw1M_D~combout  & ( \result_M[1]~27_combout  & ( (!\forw1A_D~2_combout ) # (\result_A[1]~35_combout ) ) ) ) # ( !\forw1M_D~combout  & ( \result_M[1]~27_combout  & ( (!\forw1A_D~2_combout  & ((\regval1_D[1]~48_combout ))) # 
// (\forw1A_D~2_combout  & (\result_A[1]~35_combout )) ) ) ) # ( \forw1M_D~combout  & ( !\result_M[1]~27_combout  & ( (!\forw1A_D~2_combout  & (\result_M[1]~28_combout )) # (\forw1A_D~2_combout  & ((\result_A[1]~35_combout ))) ) ) ) # ( !\forw1M_D~combout  & 
// ( !\result_M[1]~27_combout  & ( (!\forw1A_D~2_combout  & ((\regval1_D[1]~48_combout ))) # (\forw1A_D~2_combout  & (\result_A[1]~35_combout )) ) ) )

	.dataa(!\result_M[1]~28_combout ),
	.datab(!\result_A[1]~35_combout ),
	.datac(!\forw1A_D~2_combout ),
	.datad(!\regval1_D[1]~48_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\result_M[1]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[1]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[1]~42 .extended_lut = "off";
defparam \regval1_D[1]~42 .lut_mask = 64'h03F3535303F3F3F3;
defparam \regval1_D[1]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N37
dffeas \regval1_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[1]~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[1] .is_wysiwyg = "true";
defparam \regval1_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N48
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( regval1_A[1] & ( \alufunc_A[0]~DUPLICATE_q  & ( (alufunc_A[2] & (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[1]~DUPLICATE_q )) ) ) ) # ( !regval1_A[1] & ( \alufunc_A[0]~DUPLICATE_q  & ( (alufunc_A[2] & (!\alufunc_A[1]~DUPLICATE_q  
// & (!\aluin2_A[1]~16_combout  $ (!\alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( regval1_A[1] & ( !\alufunc_A[0]~DUPLICATE_q  & ( (alufunc_A[2] & (!\aluin2_A[1]~16_combout  $ (!\alufunc_A[3]~DUPLICATE_q  $ (\alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[1] 
// & ( !\alufunc_A[0]~DUPLICATE_q  & ( (alufunc_A[2] & (!\alufunc_A[3]~DUPLICATE_q  $ (((!\aluin2_A[1]~16_combout ) # (!\alufunc_A[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\aluin2_A[1]~16_combout ),
	.datab(!alufunc_A[2]),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!regval1_A[1]),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h0312122112003000;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \Add2~125_sumout  & ( ((\Selector0~0_combout  & ((\alufunc_A[3]~DUPLICATE_q ) # (\Add1~125_sumout )))) # (\Selector30~0_combout ) ) ) # ( !\Add2~125_sumout  & ( ((\Add1~125_sumout  & (!\alufunc_A[3]~DUPLICATE_q  & 
// \Selector0~0_combout ))) # (\Selector30~0_combout ) ) )

	.dataa(!\Add1~125_sumout ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\Selector0~0_combout ),
	.datad(!\Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h04FF04FF07FF07FF;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N37
dffeas \jmptarg_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval1_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[1] .is_wysiwyg = "true";
defparam \jmptarg_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N34
dffeas \pcplus_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[1] .is_wysiwyg = "true";
defparam \pcplus_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N57
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( pcplus_M[1] & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((!\isjump_M~q ) # (jmptarg_M[1])) # (\dobranch_M~q ))) ) ) # ( !pcplus_M[1] & ( (!\dobranch_M~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (jmptarg_M[1] & 
// \isjump_M~q ))) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!jmptarg_M[1]),
	.datad(!\isjump_M~q ),
	.datae(gnd),
	.dataf(!pcplus_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "off";
defparam \PC~15 .lut_mask = 64'h0002000233133313;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N46
dffeas \brtarg_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[17] .is_wysiwyg = "true";
defparam \brtarg_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N47
dffeas \jmptarg_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[17] .is_wysiwyg = "true";
defparam \jmptarg_M[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N45
cyclonev_lcell_comb \pcgood_B[17]~15 (
// Equation(s):
// \pcgood_B[17]~15_combout  = ( jmptarg_M[17] & ( (!\dobranch_M~q  & (((pcplus_M[17]) # (\isjump_M~q )))) # (\dobranch_M~q  & (brtarg_M[17])) ) ) # ( !jmptarg_M[17] & ( (!\dobranch_M~q  & (((!\isjump_M~q  & pcplus_M[17])))) # (\dobranch_M~q  & 
// (brtarg_M[17])) ) )

	.dataa(!brtarg_M[17]),
	.datab(!\isjump_M~q ),
	.datac(!\dobranch_M~q ),
	.datad(!pcplus_M[17]),
	.datae(gnd),
	.dataf(!jmptarg_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[17]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[17]~15 .extended_lut = "off";
defparam \pcgood_B[17]~15 .lut_mask = 64'h05C505C535F535F5;
defparam \pcgood_B[17]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N49
dffeas \jmptarg_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[18] .is_wysiwyg = "true";
defparam \jmptarg_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N49
dffeas \brtarg_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[18] .is_wysiwyg = "true";
defparam \brtarg_M[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N6
cyclonev_lcell_comb \pcgood_B[18]~16 (
// Equation(s):
// \pcgood_B[18]~16_combout  = ( brtarg_M[18] & ( ((!\isjump_M~q  & (pcplus_M[18])) # (\isjump_M~q  & ((jmptarg_M[18])))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[18] & ( (!\dobranch_M~q  & ((!\isjump_M~q  & (pcplus_M[18])) # (\isjump_M~q  & ((jmptarg_M[18]))))) 
// ) )

	.dataa(!pcplus_M[18]),
	.datab(!\isjump_M~q ),
	.datac(!jmptarg_M[18]),
	.datad(!\dobranch_M~q ),
	.datae(gnd),
	.dataf(!brtarg_M[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[18]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[18]~16 .extended_lut = "off";
defparam \pcgood_B[18]~16 .lut_mask = 64'h4700470047FF47FF;
defparam \pcgood_B[18]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N39
cyclonev_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = ( pcplus_M[18] & ( \pcgood_B[18]~16_combout  & ( !pcplus_M[17] $ (!\pcgood_B[17]~15_combout ) ) ) ) # ( !pcplus_M[18] & ( \pcgood_B[18]~16_combout  ) ) # ( pcplus_M[18] & ( !\pcgood_B[18]~16_combout  ) ) # ( !pcplus_M[18] & ( 
// !\pcgood_B[18]~16_combout  & ( !pcplus_M[17] $ (!\pcgood_B[17]~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!pcplus_M[17]),
	.datac(!\pcgood_B[17]~15_combout ),
	.datad(gnd),
	.datae(!pcplus_M[18]),
	.dataf(!\pcgood_B[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~9 .extended_lut = "off";
defparam \Equal1~9 .lut_mask = 64'h3C3CFFFFFFFF3C3C;
defparam \Equal1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N42
cyclonev_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = ( pcplus_M[11] & ( \pcgood_B[11]~12_combout  & ( !pcplus_M[6] $ (!\pcgood_B[6]~11_combout ) ) ) ) # ( !pcplus_M[11] & ( \pcgood_B[11]~12_combout  ) ) # ( pcplus_M[11] & ( !\pcgood_B[11]~12_combout  ) ) # ( !pcplus_M[11] & ( 
// !\pcgood_B[11]~12_combout  & ( !pcplus_M[6] $ (!\pcgood_B[6]~11_combout ) ) ) )

	.dataa(!pcplus_M[6]),
	.datab(!\pcgood_B[6]~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcplus_M[11]),
	.dataf(!\pcgood_B[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~7 .extended_lut = "off";
defparam \Equal1~7 .lut_mask = 64'h6666FFFFFFFF6666;
defparam \Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N10
dffeas \jmptarg_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[5] .is_wysiwyg = "true";
defparam \jmptarg_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N11
dffeas \brtarg_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[5] .is_wysiwyg = "true";
defparam \brtarg_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N21
cyclonev_lcell_comb \pcgood_B[5]~13 (
// Equation(s):
// \pcgood_B[5]~13_combout  = ( brtarg_M[5] & ( ((!\isjump_M~q  & (pcplus_M[5])) # (\isjump_M~q  & ((jmptarg_M[5])))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[5] & ( (!\dobranch_M~q  & ((!\isjump_M~q  & (pcplus_M[5])) # (\isjump_M~q  & ((jmptarg_M[5]))))) ) )

	.dataa(!\isjump_M~q ),
	.datab(!pcplus_M[5]),
	.datac(!\dobranch_M~q ),
	.datad(!jmptarg_M[5]),
	.datae(!brtarg_M[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[5]~13 .extended_lut = "off";
defparam \pcgood_B[5]~13 .lut_mask = 64'h20702F7F20702F7F;
defparam \pcgood_B[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N12
cyclonev_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = ( \pcgood_B[12]~14_combout  & ( pcplus_M[5] & ( (!pcplus_M[12]) # (!\pcgood_B[5]~13_combout ) ) ) ) # ( !\pcgood_B[12]~14_combout  & ( pcplus_M[5] & ( (!\pcgood_B[5]~13_combout ) # (pcplus_M[12]) ) ) ) # ( \pcgood_B[12]~14_combout  & 
// ( !pcplus_M[5] & ( (!pcplus_M[12]) # (\pcgood_B[5]~13_combout ) ) ) ) # ( !\pcgood_B[12]~14_combout  & ( !pcplus_M[5] & ( (\pcgood_B[5]~13_combout ) # (pcplus_M[12]) ) ) )

	.dataa(gnd),
	.datab(!pcplus_M[12]),
	.datac(gnd),
	.datad(!\pcgood_B[5]~13_combout ),
	.datae(!\pcgood_B[12]~14_combout ),
	.dataf(!pcplus_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~8 .extended_lut = "off";
defparam \Equal1~8 .lut_mask = 64'h33FFCCFFFF33FFCC;
defparam \Equal1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N38
dffeas \brtarg_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[14] .is_wysiwyg = "true";
defparam \brtarg_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \jmptarg_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[14] .is_wysiwyg = "true";
defparam \jmptarg_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N57
cyclonev_lcell_comb \pcgood_B[14]~8 (
// Equation(s):
// \pcgood_B[14]~8_combout  = ( pcplus_M[14] & ( jmptarg_M[14] & ( (!\dobranch_M~q ) # (brtarg_M[14]) ) ) ) # ( !pcplus_M[14] & ( jmptarg_M[14] & ( (!\dobranch_M~q  & ((\isjump_M~q ))) # (\dobranch_M~q  & (brtarg_M[14])) ) ) ) # ( pcplus_M[14] & ( 
// !jmptarg_M[14] & ( (!\dobranch_M~q  & ((!\isjump_M~q ))) # (\dobranch_M~q  & (brtarg_M[14])) ) ) ) # ( !pcplus_M[14] & ( !jmptarg_M[14] & ( (\dobranch_M~q  & brtarg_M[14]) ) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!brtarg_M[14]),
	.datac(!\isjump_M~q ),
	.datad(gnd),
	.datae(!pcplus_M[14]),
	.dataf(!jmptarg_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[14]~8 .extended_lut = "off";
defparam \pcgood_B[14]~8 .lut_mask = 64'h1111B1B11B1BBBBB;
defparam \pcgood_B[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N36
cyclonev_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = ( \pcgood_B[14]~8_combout  & ( pcplus_M[13] & ( (pcplus_M[14] & \pcgood_B[13]~7_combout ) ) ) ) # ( !\pcgood_B[14]~8_combout  & ( pcplus_M[13] & ( (!pcplus_M[14] & \pcgood_B[13]~7_combout ) ) ) ) # ( \pcgood_B[14]~8_combout  & ( 
// !pcplus_M[13] & ( (pcplus_M[14] & !\pcgood_B[13]~7_combout ) ) ) ) # ( !\pcgood_B[14]~8_combout  & ( !pcplus_M[13] & ( (!pcplus_M[14] & !\pcgood_B[13]~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!pcplus_M[14]),
	.datac(!\pcgood_B[13]~7_combout ),
	.datad(gnd),
	.datae(!\pcgood_B[14]~8_combout ),
	.dataf(!pcplus_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5 .extended_lut = "off";
defparam \Equal1~5 .lut_mask = 64'hC0C030300C0C0303;
defparam \Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N43
dffeas \jmptarg_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[16] .is_wysiwyg = "true";
defparam \jmptarg_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N43
dffeas \brtarg_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[16] .is_wysiwyg = "true";
defparam \brtarg_M[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N21
cyclonev_lcell_comb \pcgood_B[16]~10 (
// Equation(s):
// \pcgood_B[16]~10_combout  = ( \dobranch_M~q  & ( pcplus_M[16] & ( brtarg_M[16] ) ) ) # ( !\dobranch_M~q  & ( pcplus_M[16] & ( (!\isjump_M~q ) # (jmptarg_M[16]) ) ) ) # ( \dobranch_M~q  & ( !pcplus_M[16] & ( brtarg_M[16] ) ) ) # ( !\dobranch_M~q  & ( 
// !pcplus_M[16] & ( (jmptarg_M[16] & \isjump_M~q ) ) ) )

	.dataa(!jmptarg_M[16]),
	.datab(!brtarg_M[16]),
	.datac(!\isjump_M~q ),
	.datad(gnd),
	.datae(!\dobranch_M~q ),
	.dataf(!pcplus_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[16]~10 .extended_lut = "off";
defparam \pcgood_B[16]~10 .lut_mask = 64'h05053333F5F53333;
defparam \pcgood_B[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N40
dffeas \jmptarg_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[15] .is_wysiwyg = "true";
defparam \jmptarg_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N40
dffeas \brtarg_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[15] .is_wysiwyg = "true";
defparam \brtarg_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N0
cyclonev_lcell_comb \pcgood_B[15]~9 (
// Equation(s):
// \pcgood_B[15]~9_combout  = ( jmptarg_M[15] & ( brtarg_M[15] & ( ((\isjump_M~q ) # (pcplus_M[15])) # (\dobranch_M~q ) ) ) ) # ( !jmptarg_M[15] & ( brtarg_M[15] & ( ((pcplus_M[15] & !\isjump_M~q )) # (\dobranch_M~q ) ) ) ) # ( jmptarg_M[15] & ( 
// !brtarg_M[15] & ( (!\dobranch_M~q  & ((\isjump_M~q ) # (pcplus_M[15]))) ) ) ) # ( !jmptarg_M[15] & ( !brtarg_M[15] & ( (!\dobranch_M~q  & (pcplus_M[15] & !\isjump_M~q )) ) ) )

	.dataa(gnd),
	.datab(!\dobranch_M~q ),
	.datac(!pcplus_M[15]),
	.datad(!\isjump_M~q ),
	.datae(!jmptarg_M[15]),
	.dataf(!brtarg_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[15]~9 .extended_lut = "off";
defparam \pcgood_B[15]~9 .lut_mask = 64'h0C000CCC3F333FFF;
defparam \pcgood_B[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N45
cyclonev_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = ( \pcgood_B[16]~10_combout  & ( \pcgood_B[15]~9_combout  & ( (pcplus_M[15] & pcplus_M[16]) ) ) ) # ( !\pcgood_B[16]~10_combout  & ( \pcgood_B[15]~9_combout  & ( (pcplus_M[15] & !pcplus_M[16]) ) ) ) # ( \pcgood_B[16]~10_combout  & ( 
// !\pcgood_B[15]~9_combout  & ( (!pcplus_M[15] & pcplus_M[16]) ) ) ) # ( !\pcgood_B[16]~10_combout  & ( !\pcgood_B[15]~9_combout  & ( (!pcplus_M[15] & !pcplus_M[16]) ) ) )

	.dataa(!pcplus_M[15]),
	.datab(gnd),
	.datac(!pcplus_M[16]),
	.datad(gnd),
	.datae(!\pcgood_B[16]~10_combout ),
	.dataf(!\pcgood_B[15]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6 .extended_lut = "off";
defparam \Equal1~6 .lut_mask = 64'hA0A00A0A50500505;
defparam \Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N12
cyclonev_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = ( \Equal1~5_combout  & ( \Equal1~6_combout  & ( (!\Equal1~9_combout  & (!\Equal1~7_combout  & !\Equal1~8_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Equal1~9_combout ),
	.datac(!\Equal1~7_combout ),
	.datad(!\Equal1~8_combout ),
	.datae(!\Equal1~5_combout ),
	.dataf(!\Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~10 .extended_lut = "off";
defparam \Equal1~10 .lut_mask = 64'h000000000000C000;
defparam \Equal1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N54
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( \Equal1~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\Equal1~16_combout ) # (!\Equal1~10_combout )) ) ) # ( !\Equal1~4_combout  )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Equal1~16_combout ),
	.datad(!\Equal1~10_combout ),
	.datae(gnd),
	.dataf(!\Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'hFFFFFFFFFFFCFFFC;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N59
dffeas \PC[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N47
dffeas \pcplus_D[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[1] .is_wysiwyg = "true";
defparam \pcplus_D[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N16
dffeas \pcplus_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[1] .is_wysiwyg = "true";
defparam \pcplus_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \result_A[1]~35 (
// Equation(s):
// \result_A[1]~35_combout  = ( pcplus_A[1] & ( (!\selaluout_A~q ) # ((\Selector30~1_combout  & alufunc_A[5])) ) ) # ( !pcplus_A[1] & ( (\Selector30~1_combout  & (\selaluout_A~q  & alufunc_A[5])) ) )

	.dataa(!\Selector30~1_combout ),
	.datab(!\selaluout_A~q ),
	.datac(!alufunc_A[5]),
	.datad(gnd),
	.datae(!pcplus_A[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[1]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[1]~35 .extended_lut = "off";
defparam \result_A[1]~35 .lut_mask = 64'h0101CDCD0101CDCD;
defparam \result_A[1]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N53
dffeas \restmp_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[1]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[1] .is_wysiwyg = "true";
defparam \restmp_M[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \result_M[1]~28 (
// Equation(s):
// \result_M[1]~28_combout  = ( restmp_M[1] & ( !\selmemout_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!restmp_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[1]~28 .extended_lut = "off";
defparam \result_M[1]~28 .lut_mask = 64'h00000000F0F0F0F0;
defparam \result_M[1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N32
dffeas \regs_rtl_1_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N18
cyclonev_lcell_comb \regs~35feeder (
// Equation(s):
// \regs~35feeder_combout  = ( \wregval_W[1]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[1]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~35feeder .extended_lut = "off";
defparam \regs~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N19
dffeas \regs~35 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~35 .is_wysiwyg = "true";
defparam \regs~35 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \regval2_D[1]~48 (
// Equation(s):
// \regval2_D[1]~48_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~35_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[14])))))) # (\forw2W_D~combout  & (result_W[1])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a1 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[14])))))) # (\forw2W_D~combout  & (result_W[1])) ) )

	.dataa(!result_W[1]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a1 ),
	.datad(!regs_rtl_1_bypass[14]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~35_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[1]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[1]~48 .extended_lut = "on";
defparam \regval2_D[1]~48 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval2_D[1]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \regval2_D[1]~42 (
// Equation(s):
// \regval2_D[1]~42_combout  = ( \forw2A_D~2_combout  & ( \result_M[1]~27_combout  & ( \result_A[1]~35_combout  ) ) ) # ( !\forw2A_D~2_combout  & ( \result_M[1]~27_combout  & ( (\forw2M_D~combout ) # (\regval2_D[1]~48_combout ) ) ) ) # ( \forw2A_D~2_combout  
// & ( !\result_M[1]~27_combout  & ( \result_A[1]~35_combout  ) ) ) # ( !\forw2A_D~2_combout  & ( !\result_M[1]~27_combout  & ( (!\forw2M_D~combout  & ((\regval2_D[1]~48_combout ))) # (\forw2M_D~combout  & (\result_M[1]~28_combout )) ) ) )

	.dataa(!\result_M[1]~28_combout ),
	.datab(!\result_A[1]~35_combout ),
	.datac(!\regval2_D[1]~48_combout ),
	.datad(!\forw2M_D~combout ),
	.datae(!\forw2A_D~2_combout ),
	.dataf(!\result_M[1]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[1]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[1]~42 .extended_lut = "off";
defparam \regval2_D[1]~42 .lut_mask = 64'h0F5533330FFF3333;
defparam \regval2_D[1]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N13
dffeas \regval2_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[1]~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[1] .is_wysiwyg = "true";
defparam \regval2_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N32
dffeas \wmemval_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1] .is_wysiwyg = "true";
defparam \wmemval_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N8
dffeas \led[1]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \HexOut[1]~0 (
// Equation(s):
// \HexOut[1]~0_combout  = ( !wmemval_M[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[1]~0 .extended_lut = "off";
defparam \HexOut[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N37
dffeas \HexOut[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[1]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[1]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N6
cyclonev_lcell_comb \memout_M[1]~18 (
// Equation(s):
// \memout_M[1]~18_combout  = ( \HexOut[1]~DUPLICATE_q  & ( (aluout_M[5] & (\dmem~40_combout  & \led[1]~_Duplicate_1_q )) ) ) # ( !\HexOut[1]~DUPLICATE_q  & ( (\dmem~40_combout  & ((!aluout_M[5]) # (\led[1]~_Duplicate_1_q ))) ) )

	.dataa(!aluout_M[5]),
	.datab(!\dmem~40_combout ),
	.datac(gnd),
	.datad(!\led[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\HexOut[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[1]~18 .extended_lut = "off";
defparam \memout_M[1]~18 .lut_mask = 64'h2233223300110011;
defparam \memout_M[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N15
cyclonev_lcell_comb \memout_M[1]~19 (
// Equation(s):
// \memout_M[1]~19_combout  = ( \keys|Equal0~1_combout  & ( \memout_M[1]~18_combout  & ( (\Equal8~4_combout  & (\WideNor0~combout  & aluout_M[2])) ) ) ) # ( !\keys|Equal0~1_combout  & ( \memout_M[1]~18_combout  & ( (\Equal8~4_combout  & \WideNor0~combout ) ) 
// ) )

	.dataa(!\Equal8~4_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!aluout_M[2]),
	.datad(gnd),
	.datae(!\keys|Equal0~1_combout ),
	.dataf(!\memout_M[1]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[1]~19 .extended_lut = "off";
defparam \memout_M[1]~19 .lut_mask = 64'h0000000011110101;
defparam \memout_M[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N24
cyclonev_lcell_comb \memout_M[1]~52 (
// Equation(s):
// \memout_M[1]~52_combout  = ( \dbus[1]~100_combout  & ( (\memout_M[1]~19_combout ) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[1]~100_combout  & ( ((\memout_M[2]~0_combout  & \dbus[1]~81_combout )) # (\memout_M[1]~19_combout ) ) )

	.dataa(gnd),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\memout_M[1]~19_combout ),
	.datad(!\dbus[1]~81_combout ),
	.datae(gnd),
	.dataf(!\dbus[1]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[1]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[1]~52 .extended_lut = "off";
defparam \memout_M[1]~52 .lut_mask = 64'h0F3F0F3F3F3F3F3F;
defparam \memout_M[1]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N25
dffeas \memout_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[1]~52_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[1] .is_wysiwyg = "true";
defparam \memout_W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N5
dffeas \pcplus_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[1] .is_wysiwyg = "true";
defparam \pcplus_W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N19
dffeas \aluout_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[1] .is_wysiwyg = "true";
defparam \aluout_W[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N9
cyclonev_lcell_comb \wregval_W[1]~30 (
// Equation(s):
// \wregval_W[1]~30_combout  = ( \selaluout_W~q  & ( aluout_W[1] ) ) # ( !\selaluout_W~q  & ( aluout_W[1] & ( (!\selmemout_W~q  & (\selpcplus_W~DUPLICATE_q  & ((pcplus_W[1])))) # (\selmemout_W~q  & (((memout_W[1])))) ) ) ) # ( !\selaluout_W~q  & ( 
// !aluout_W[1] & ( (!\selmemout_W~q  & (\selpcplus_W~DUPLICATE_q  & ((pcplus_W[1])))) # (\selmemout_W~q  & (((memout_W[1])))) ) ) )

	.dataa(!\selpcplus_W~DUPLICATE_q ),
	.datab(!memout_W[1]),
	.datac(!\selmemout_W~q ),
	.datad(!pcplus_W[1]),
	.datae(!\selaluout_W~q ),
	.dataf(!aluout_W[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[1]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[1]~30 .extended_lut = "off";
defparam \wregval_W[1]~30 .lut_mask = 64'h035300000353FFFF;
defparam \wregval_W[1]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N32
dffeas \regs_rtl_1_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[6]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N55
dffeas \regs~40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[6]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~40 .is_wysiwyg = "true";
defparam \regs~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N30
cyclonev_lcell_comb \regval2_D[6]~88 (
// Equation(s):
// \regval2_D[6]~88_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs~40_q )) # (\regs~68_combout  & (((regs_rtl_1_bypass[19])))))) # (\forw2W_D~combout  & ((((result_W[6]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// ((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a6 )) # (\regs~68_combout  & (((regs_rtl_1_bypass[19])))))) # (\forw2W_D~combout  & ((((result_W[6]))))) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a6 ),
	.datad(!regs_rtl_1_bypass[19]),
	.datae(!\regs~33_q ),
	.dataf(!result_W[6]),
	.datag(!\regs~40_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[6]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[6]~88 .extended_lut = "on";
defparam \regval2_D[6]~88 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \regval2_D[6]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N39
cyclonev_lcell_comb \regval2_D[6]~25 (
// Equation(s):
// \regval2_D[6]~25_combout  = ( \result_M[6]~18_combout  & ( (!\forw2A_D~2_combout  & (((\regval2_D[6]~88_combout )) # (\forw2M_D~combout ))) # (\forw2A_D~2_combout  & (((\result_A[6]~23_combout )))) ) ) # ( !\result_M[6]~18_combout  & ( 
// (!\forw2A_D~2_combout  & (!\forw2M_D~combout  & (\regval2_D[6]~88_combout ))) # (\forw2A_D~2_combout  & (((\result_A[6]~23_combout )))) ) )

	.dataa(!\forw2A_D~2_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\regval2_D[6]~88_combout ),
	.datad(!\result_A[6]~23_combout ),
	.datae(gnd),
	.dataf(!\result_M[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[6]~25 .extended_lut = "off";
defparam \regval2_D[6]~25 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \regval2_D[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N41
dffeas \regval2_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[6]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[6] .is_wysiwyg = "true";
defparam \regval2_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N54
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( alufunc_A[5] & ( \Add2~105_sumout  & ( (((\Selector0~2_combout  & \Add1~105_sumout )) # (\Selector0~1_combout )) # (\Selector25~0_combout ) ) ) ) # ( alufunc_A[5] & ( !\Add2~105_sumout  & ( ((\Selector0~2_combout  & 
// \Add1~105_sumout )) # (\Selector25~0_combout ) ) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add1~105_sumout ),
	.datae(!alufunc_A[5]),
	.dataf(!\Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'h0000557700005F7F;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \result_A[6]~23 (
// Equation(s):
// \result_A[6]~23_combout  = ( pcplus_A[6] & ( \Selector25~2_combout  ) ) # ( !pcplus_A[6] & ( \Selector25~2_combout  & ( \selaluout_A~q  ) ) ) # ( pcplus_A[6] & ( !\Selector25~2_combout  & ( !\selaluout_A~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(gnd),
	.datae(!pcplus_A[6]),
	.dataf(!\Selector25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[6]~23 .extended_lut = "off";
defparam \result_A[6]~23 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \result_A[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \restmp_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[6] .is_wysiwyg = "true";
defparam \restmp_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \result_M[6]~18 (
// Equation(s):
// \result_M[6]~18_combout  = ( \memout_M[2]~0_combout  & ( \dbus[6]~53_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[6]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[6]~53_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[6])) # 
// (\selmemout_M~DUPLICATE_q  & ((\memout_M[6]~13_combout ))) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[6]~53_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[6])) # (\selmemout_M~DUPLICATE_q  & ((\memout_M[6]~13_combout ))) ) ) ) # ( 
// !\memout_M[2]~0_combout  & ( !\dbus[6]~53_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[6])) # (\selmemout_M~DUPLICATE_q  & ((\memout_M[6]~13_combout ))) ) ) )

	.dataa(!restmp_M[6]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[6]~13_combout ),
	.datad(gnd),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[6]~18 .extended_lut = "off";
defparam \result_M[6]~18 .lut_mask = 64'h4747474747477777;
defparam \result_M[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N56
dffeas \result_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[6]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[6] .is_wysiwyg = "true";
defparam \result_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N37
dffeas \regs_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[6]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N59
dffeas \regs~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[6]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~7 .is_wysiwyg = "true";
defparam \regs~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N36
cyclonev_lcell_comb \regval1_D[6]~88 (
// Equation(s):
// \regval1_D[6]~88_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~7_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[19])))))) # (\forw1W_D~combout  & (result_W[6])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a6 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[19])))))) # (\forw1W_D~combout  & (result_W[6])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[6]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!regs_rtl_0_bypass[19]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[6]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[6]~88 .extended_lut = "on";
defparam \regval1_D[6]~88 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval1_D[6]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N24
cyclonev_lcell_comb \regval1_D[6]~21 (
// Equation(s):
// \regval1_D[6]~21_combout  = ( \result_A[6]~23_combout  & ( \result_M[6]~18_combout  & ( ((\forw1A_D~2_combout ) # (\regval1_D[6]~88_combout )) # (\forw1M_D~combout ) ) ) ) # ( !\result_A[6]~23_combout  & ( \result_M[6]~18_combout  & ( 
// (!\forw1A_D~2_combout  & ((\regval1_D[6]~88_combout ) # (\forw1M_D~combout ))) ) ) ) # ( \result_A[6]~23_combout  & ( !\result_M[6]~18_combout  & ( ((!\forw1M_D~combout  & \regval1_D[6]~88_combout )) # (\forw1A_D~2_combout ) ) ) ) # ( 
// !\result_A[6]~23_combout  & ( !\result_M[6]~18_combout  & ( (!\forw1M_D~combout  & (\regval1_D[6]~88_combout  & !\forw1A_D~2_combout )) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\regval1_D[6]~88_combout ),
	.datac(!\forw1A_D~2_combout ),
	.datad(gnd),
	.datae(!\result_A[6]~23_combout ),
	.dataf(!\result_M[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[6]~21 .extended_lut = "off";
defparam \regval1_D[6]~21 .lut_mask = 64'h20202F2F70707F7F;
defparam \regval1_D[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N26
dffeas \regval1_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[6]~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[6] .is_wysiwyg = "true";
defparam \regval1_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N48
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( alufunc_A[2] & ( \alufunc_A[3]~DUPLICATE_q  & ( (!\alufunc_A[1]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q  & ((!regval1_A[6]) # (!\aluin2_A[6]~19_combout ))) # (\alufunc_A[0]~DUPLICATE_q  & (!regval1_A[6] & 
// !\aluin2_A[6]~19_combout )))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & (!regval1_A[6] $ (\aluin2_A[6]~19_combout )))) ) ) ) # ( alufunc_A[2] & ( !\alufunc_A[3]~DUPLICATE_q  & ( (!regval1_A[6] & (\aluin2_A[6]~19_combout  & 
// (!\alufunc_A[1]~DUPLICATE_q  $ (!\alufunc_A[0]~DUPLICATE_q )))) # (regval1_A[6] & (!\alufunc_A[1]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q  & !\aluin2_A[6]~19_combout ))))) ) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!regval1_A[6]),
	.datad(!\aluin2_A[6]~19_combout ),
	.datae(!alufunc_A[2]),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h0000066A0000E884;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N18
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \Selector0~2_combout  & ( \Add2~105_sumout  & ( ((\Selector0~1_combout ) # (\Add1~105_sumout )) # (\Selector25~0_combout ) ) ) ) # ( !\Selector0~2_combout  & ( \Add2~105_sumout  & ( (\Selector0~1_combout ) # 
// (\Selector25~0_combout ) ) ) ) # ( \Selector0~2_combout  & ( !\Add2~105_sumout  & ( (\Add1~105_sumout ) # (\Selector25~0_combout ) ) ) ) # ( !\Selector0~2_combout  & ( !\Add2~105_sumout  & ( \Selector25~0_combout  ) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!\Add1~105_sumout ),
	.datac(!\Selector0~1_combout ),
	.datad(gnd),
	.datae(!\Selector0~2_combout ),
	.dataf(!\Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h555577775F5F7F7F;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N5
dffeas \aluout_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector25~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[6] .is_wysiwyg = "true";
defparam \aluout_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N44
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N19
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector25~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N42
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[10] & ( (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[6] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7])))) # (dmem_rtl_0_bypass[5] & (dmem_rtl_0_bypass[6] & (!dmem_rtl_0_bypass[8] $ 
// (dmem_rtl_0_bypass[7])))) ) ) ) # ( !dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[10] & ( (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[6] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7])))) # (dmem_rtl_0_bypass[5] & (dmem_rtl_0_bypass[6] & 
// (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[5]),
	.datab(!dmem_rtl_0_bypass[6]),
	.datac(!dmem_rtl_0_bypass[8]),
	.datad(!dmem_rtl_0_bypass[7]),
	.datae(!dmem_rtl_0_bypass[9]),
	.dataf(!dmem_rtl_0_bypass[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'h9009000000009009;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \dbus[0]~2 (
// Equation(s):
// \dbus[0]~2_combout  = ( \dmem~39_combout  & ( \dmem~35_combout  & ( (dmem_rtl_0_bypass[30] & ((!\dmem~36_combout ) # ((!\dmem~37_combout ) # (!\dmem~38_combout )))) ) ) ) # ( !\dmem~39_combout  & ( \dmem~35_combout  & ( dmem_rtl_0_bypass[30] ) ) ) # ( 
// \dmem~39_combout  & ( !\dmem~35_combout  & ( dmem_rtl_0_bypass[30] ) ) ) # ( !\dmem~39_combout  & ( !\dmem~35_combout  & ( dmem_rtl_0_bypass[30] ) ) )

	.dataa(!dmem_rtl_0_bypass[30]),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~37_combout ),
	.datad(!\dmem~38_combout ),
	.datae(!\dmem~39_combout ),
	.dataf(!\dmem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~2 .extended_lut = "off";
defparam \dbus[0]~2 .lut_mask = 64'h5555555555555554;
defparam \dbus[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \dmem~67 (
// Equation(s):
// \dmem~67_combout  = ( !\dbus[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~67 .extended_lut = "off";
defparam \dmem~67 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N25
dffeas \dmem~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[0]~8_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[0]~8_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],\aluout_M[10]~DUPLICATE_q ,aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF140A0801D0850225001140FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N33
cyclonev_lcell_comb \dbus[0]~1 (
// Equation(s):
// \dbus[0]~1_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~1_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~1_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~1_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~1 .extended_lut = "off";
defparam \dbus[0]~1 .lut_mask = 64'hC0D1C0D1E2F3E2F3;
defparam \dbus[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N41
dffeas \wmemval_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[0]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0] .is_wysiwyg = "true";
defparam \wmemval_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \dbus[0]~0 (
// Equation(s):
// \dbus[0]~0_combout  = ( \wrmem_M~q  & ( wmemval_M[0] ) )

	.dataa(gnd),
	.datab(!wmemval_M[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wrmem_M~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~0 .extended_lut = "off";
defparam \dbus[0]~0 .lut_mask = 64'h0000333300003333;
defparam \dbus[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N36
cyclonev_lcell_comb \dbus[0]~6 (
// Equation(s):
// \dbus[0]~6_combout  = ( \switches|ready~q  & ( (\switches|sdata [0]) # (\dbus[1]~5_combout ) ) ) # ( !\switches|ready~q  & ( (!\dbus[1]~5_combout  & \switches|sdata [0]) ) )

	.dataa(!\dbus[1]~5_combout ),
	.datab(gnd),
	.datac(!\switches|sdata [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~6 .extended_lut = "off";
defparam \dbus[0]~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \dbus[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N42
cyclonev_lcell_comb \dbus[0]~7 (
// Equation(s):
// \dbus[0]~7_combout  = ( \dbus[0]~6_combout  & ( \keys|DBUS[31]~1_combout  & ( ((!\dbus[0]~4_combout  & ((!\KEY[0]~input_o ))) # (\dbus[0]~4_combout  & (\keys|ready~q ))) # (\switches|DBUS[31]~1_combout ) ) ) ) # ( !\dbus[0]~6_combout  & ( 
// \keys|DBUS[31]~1_combout  & ( (!\dbus[0]~4_combout  & ((!\KEY[0]~input_o ))) # (\dbus[0]~4_combout  & (\keys|ready~q )) ) ) ) # ( \dbus[0]~6_combout  & ( !\keys|DBUS[31]~1_combout  & ( \switches|DBUS[31]~1_combout  ) ) )

	.dataa(!\keys|ready~q ),
	.datab(!\switches|DBUS[31]~1_combout ),
	.datac(!\dbus[0]~4_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\dbus[0]~6_combout ),
	.dataf(!\keys|DBUS[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~7 .extended_lut = "off";
defparam \dbus[0]~7 .lut_mask = 64'h00003333F505F737;
defparam \dbus[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N18
cyclonev_lcell_comb \dbus[0]~8 (
// Equation(s):
// \dbus[0]~8_combout  = ( \dbus[0]~0_combout  & ( \dbus[0]~7_combout  ) ) # ( !\dbus[0]~0_combout  & ( \dbus[0]~7_combout  ) ) # ( \dbus[0]~0_combout  & ( !\dbus[0]~7_combout  ) ) # ( !\dbus[0]~0_combout  & ( !\dbus[0]~7_combout  & ( (\dbus[10]~3_combout  & 
// ((!\dbus[0]~2_combout  & ((!dmem_rtl_0_bypass[29]))) # (\dbus[0]~2_combout  & (\dbus[0]~1_combout )))) ) ) )

	.dataa(!\dbus[0]~1_combout ),
	.datab(!dmem_rtl_0_bypass[29]),
	.datac(!\dbus[10]~3_combout ),
	.datad(!\dbus[0]~2_combout ),
	.datae(!\dbus[0]~0_combout ),
	.dataf(!\dbus[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~8 .extended_lut = "off";
defparam \dbus[0]~8 .lut_mask = 64'h0C05FFFFFFFFFFFF;
defparam \dbus[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~0_combout  = ( !\dbus[0]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N1
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N39
cyclonev_lcell_comb \dbus[0]~91 (
// Equation(s):
// \dbus[0]~91_combout  = ( \dbus[0]~1_combout  & ( (\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[29]) # (\dbus[0]~2_combout ))) ) ) # ( !\dbus[0]~1_combout  & ( (\dbus[10]~3_combout  & (!\dbus[0]~2_combout  & !dmem_rtl_0_bypass[29])) ) )

	.dataa(!\dbus[10]~3_combout ),
	.datab(gnd),
	.datac(!\dbus[0]~2_combout ),
	.datad(!dmem_rtl_0_bypass[29]),
	.datae(gnd),
	.dataf(!\dbus[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~91 .extended_lut = "off";
defparam \dbus[0]~91 .lut_mask = 64'h5000500055055505;
defparam \dbus[0]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N51
cyclonev_lcell_comb \dbus[0]~92 (
// Equation(s):
// \dbus[0]~92_combout  = ( \Equal8~3_combout  & ( (\Equal8~6_combout  & (\switches|DBUS[31]~0_combout  & \dbus[0]~6_combout )) ) )

	.dataa(!\Equal8~6_combout ),
	.datab(gnd),
	.datac(!\switches|DBUS[31]~0_combout ),
	.datad(!\dbus[0]~6_combout ),
	.datae(gnd),
	.dataf(!\Equal8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~92 .extended_lut = "off";
defparam \dbus[0]~92 .lut_mask = 64'h0000000000050005;
defparam \dbus[0]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N48
cyclonev_lcell_comb \dbus[0]~93 (
// Equation(s):
// \dbus[0]~93_combout  = ( \KEY[0]~input_o  & ( \dbus[0]~92_combout  ) ) # ( !\KEY[0]~input_o  & ( \dbus[0]~92_combout  ) ) # ( \KEY[0]~input_o  & ( !\dbus[0]~92_combout  & ( ((\keys|ready~q  & (\dbus[0]~4_combout  & \keys|DBUS[31]~1_combout ))) # 
// (\dbus[0]~0_combout ) ) ) ) # ( !\KEY[0]~input_o  & ( !\dbus[0]~92_combout  & ( ((\keys|DBUS[31]~1_combout  & ((!\dbus[0]~4_combout ) # (\keys|ready~q )))) # (\dbus[0]~0_combout ) ) ) )

	.dataa(!\keys|ready~q ),
	.datab(!\dbus[0]~0_combout ),
	.datac(!\dbus[0]~4_combout ),
	.datad(!\keys|DBUS[31]~1_combout ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\dbus[0]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~93 .extended_lut = "off";
defparam \dbus[0]~93 .lut_mask = 64'h33F73337FFFFFFFF;
defparam \dbus[0]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N31
dffeas \HexOut[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[0] .is_wysiwyg = "true";
defparam \HexOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N5
dffeas \led[0]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wmemval_M[0]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N3
cyclonev_lcell_comb \memout_M[0]~1 (
// Equation(s):
// \memout_M[0]~1_combout  = ( \led[0]~_Duplicate_1_q  & ( \dmem~40_combout  & ( (HexOut[0]) # (aluout_M[5]) ) ) ) # ( !\led[0]~_Duplicate_1_q  & ( \dmem~40_combout  & ( (!aluout_M[5] & HexOut[0]) ) ) )

	.dataa(!aluout_M[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!HexOut[0]),
	.datae(!\led[0]~_Duplicate_1_q ),
	.dataf(!\dmem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[0]~1 .extended_lut = "off";
defparam \memout_M[0]~1 .lut_mask = 64'h0000000000AA55FF;
defparam \memout_M[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N18
cyclonev_lcell_comb \memout_M[0]~2 (
// Equation(s):
// \memout_M[0]~2_combout  = ( \Equal8~4_combout  & ( \WideNor0~combout  & ( (\memout_M[0]~1_combout  & ((!\keys|Equal0~1_combout ) # (aluout_M[2]))) ) ) )

	.dataa(gnd),
	.datab(!aluout_M[2]),
	.datac(!\memout_M[0]~1_combout ),
	.datad(!\keys|Equal0~1_combout ),
	.datae(!\Equal8~4_combout ),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[0]~2 .extended_lut = "off";
defparam \memout_M[0]~2 .lut_mask = 64'h0000000000000F03;
defparam \memout_M[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \memout_M[0]~30 (
// Equation(s):
// \memout_M[0]~30_combout  = ( \memout_M[0]~2_combout  ) # ( !\memout_M[0]~2_combout  & ( (\memout_M[2]~0_combout  & ((\dbus[0]~93_combout ) # (\dbus[0]~91_combout ))) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(!\dbus[0]~91_combout ),
	.datad(!\dbus[0]~93_combout ),
	.datae(gnd),
	.dataf(!\memout_M[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[0]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[0]~30 .extended_lut = "off";
defparam \memout_M[0]~30 .lut_mask = 64'h05550555FFFFFFFF;
defparam \memout_M[0]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N52
dffeas \memout_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[0]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[0] .is_wysiwyg = "true";
defparam \memout_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N59
dffeas \pcplus_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[0] .is_wysiwyg = "true";
defparam \pcplus_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N58
dffeas \aluout_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[0] .is_wysiwyg = "true";
defparam \aluout_W[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \wregval_W[0]~0 (
// Equation(s):
// \wregval_W[0]~0_combout  = ( \selaluout_W~q  & ( aluout_W[0] ) ) # ( !\selaluout_W~q  & ( aluout_W[0] & ( (!\selmemout_W~q  & (((pcplus_W[0] & \selpcplus_W~DUPLICATE_q )))) # (\selmemout_W~q  & (memout_W[0])) ) ) ) # ( !\selaluout_W~q  & ( !aluout_W[0] & 
// ( (!\selmemout_W~q  & (((pcplus_W[0] & \selpcplus_W~DUPLICATE_q )))) # (\selmemout_W~q  & (memout_W[0])) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!memout_W[0]),
	.datac(!pcplus_W[0]),
	.datad(!\selpcplus_W~DUPLICATE_q ),
	.datae(!\selaluout_W~q ),
	.dataf(!aluout_W[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[0]~0 .extended_lut = "off";
defparam \wregval_W[0]~0 .lut_mask = 64'h111B0000111BFFFF;
defparam \wregval_W[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N25
dffeas \regs_rtl_1_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N19
dffeas \regs~49 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~49 .is_wysiwyg = "true";
defparam \regs~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N24
cyclonev_lcell_comb \regval2_D[15]~100 (
// Equation(s):
// \regval2_D[15]~100_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~49_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[28])))))) # (\forw2W_D~combout  & (((result_W[15])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout 
//  & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a15 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[28])))))) # (\forw2W_D~combout  & (((result_W[15])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[15]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a15 ),
	.datad(!regs_rtl_1_bypass[28]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~49_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[15]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[15]~100 .extended_lut = "on";
defparam \regval2_D[15]~100 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[15]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N30
cyclonev_lcell_comb \regval2_D[15]~23 (
// Equation(s):
// \regval2_D[15]~23_combout  = ( \Selector16~1_combout  & ( (\forw2A_D~2_combout  & ((!\selaluout_A~q  & ((pcplus_A[15]))) # (\selaluout_A~q  & (alufunc_A[5])))) ) ) # ( !\Selector16~1_combout  & ( (\forw2A_D~2_combout  & (!\selaluout_A~q  & pcplus_A[15])) 
// ) )

	.dataa(!\forw2A_D~2_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\selaluout_A~q ),
	.datad(!pcplus_A[15]),
	.datae(gnd),
	.dataf(!\Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[15]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[15]~23 .extended_lut = "off";
defparam \regval2_D[15]~23 .lut_mask = 64'h0050005001510151;
defparam \regval2_D[15]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N48
cyclonev_lcell_comb \regval2_D[15]~24 (
// Equation(s):
// \regval2_D[15]~24_combout  = ( \forw2A_D~2_combout  & ( \regval2_D[15]~23_combout  ) ) # ( !\forw2A_D~2_combout  & ( \regval2_D[15]~23_combout  ) ) # ( !\forw2A_D~2_combout  & ( !\regval2_D[15]~23_combout  & ( (!\forw2M_D~combout  & 
// (((\regval2_D[15]~100_combout )))) # (\forw2M_D~combout  & (((\result_M[15]~17_combout )) # (\result_M[15]~16_combout ))) ) ) )

	.dataa(!\result_M[15]~16_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_M[15]~17_combout ),
	.datad(!\regval2_D[15]~100_combout ),
	.datae(!\forw2A_D~2_combout ),
	.dataf(!\regval2_D[15]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[15]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[15]~24 .extended_lut = "off";
defparam \regval2_D[15]~24 .lut_mask = 64'h13DF0000FFFFFFFF;
defparam \regval2_D[15]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N49
dffeas \regval2_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[15]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[15] .is_wysiwyg = "true";
defparam \regval2_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y7_N1
dffeas \wmemval_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[15] .is_wysiwyg = "true";
defparam \wmemval_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N0
cyclonev_lcell_comb \dbus[15]~49 (
// Equation(s):
// \dbus[15]~49_combout  = (\wrmem_M~DUPLICATE_q  & wmemval_M[15])

	.dataa(!\wrmem_M~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[15]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[15]~49 .extended_lut = "off";
defparam \dbus[15]~49 .lut_mask = 64'h0055005500550055;
defparam \dbus[15]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N8
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \dmem~73 (
// Equation(s):
// \dmem~73_combout  = ( !\dbus[15]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[15]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~73 .extended_lut = "off";
defparam \dmem~73 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N37
dffeas \dmem~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[15]~50_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[15]~50_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5F0CC12C0898A20C60802FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X44_Y8_N33
cyclonev_lcell_comb \dmem~54 (
// Equation(s):
// \dmem~54_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~16_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~16_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~16_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem~0_q  & !\dmem~16_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~16_q ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~54 .extended_lut = "off";
defparam \dmem~54 .lut_mask = 64'hC0C0D1D1E2E2F3F3;
defparam \dmem~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N42
cyclonev_lcell_comb \dbus[15]~50 (
// Equation(s):
// \dbus[15]~50_combout  = ( \dbus[10]~3_combout  & ( \dmem~54_combout  & ( (!dmem_rtl_0_bypass[59]) # (((!\dmem~41_combout  & dmem_rtl_0_bypass[60])) # (\dbus[15]~49_combout )) ) ) ) # ( !\dbus[10]~3_combout  & ( \dmem~54_combout  & ( \dbus[15]~49_combout  
// ) ) ) # ( \dbus[10]~3_combout  & ( !\dmem~54_combout  & ( ((!dmem_rtl_0_bypass[59] & ((!dmem_rtl_0_bypass[60]) # (\dmem~41_combout )))) # (\dbus[15]~49_combout ) ) ) ) # ( !\dbus[10]~3_combout  & ( !\dmem~54_combout  & ( \dbus[15]~49_combout  ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!dmem_rtl_0_bypass[59]),
	.datac(!\dbus[15]~49_combout ),
	.datad(!dmem_rtl_0_bypass[60]),
	.datae(!\dbus[10]~3_combout ),
	.dataf(!\dmem~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[15]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[15]~50 .extended_lut = "off";
defparam \dbus[15]~50 .lut_mask = 64'h0F0FCF4F0F0FCFEF;
defparam \dbus[15]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N18
cyclonev_lcell_comb \result_M[15]~16 (
// Equation(s):
// \result_M[15]~16_combout  = ( HexOut[15] & ( (\selmemout_M~DUPLICATE_q  & (((\dbus[15]~50_combout  & \memout_M[2]~0_combout )) # (\memout_M[10]~11_combout ))) ) ) # ( !HexOut[15] & ( (\dbus[15]~50_combout  & (\selmemout_M~DUPLICATE_q  & 
// \memout_M[2]~0_combout )) ) )

	.dataa(!\dbus[15]~50_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[10]~11_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!HexOut[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[15]~16 .extended_lut = "off";
defparam \result_M[15]~16 .lut_mask = 64'h0011001103130313;
defparam \result_M[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N21
cyclonev_lcell_comb \result_M[15]~38 (
// Equation(s):
// \result_M[15]~38_combout  = ( \result_M[15]~16_combout  ) # ( !\result_M[15]~16_combout  & ( \result_M[15]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_M[15]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_M[15]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[15]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[15]~38 .extended_lut = "off";
defparam \result_M[15]~38 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_M[15]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N22
dffeas \result_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[15]~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[15] .is_wysiwyg = "true";
defparam \result_W[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N44
dffeas \regs_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N13
dffeas \regs~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[15]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~16 .is_wysiwyg = "true";
defparam \regs~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N42
cyclonev_lcell_comb \regval1_D[15]~100 (
// Equation(s):
// \regval1_D[15]~100_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~16_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[28]))))) # (\forw1W_D~combout  & (result_W[15])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a15 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[28]))))) # (\forw1W_D~combout  & (result_W[15])) ) )

	.dataa(!result_W[15]),
	.datab(!regs_rtl_0_bypass[28]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[15]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[15]~100 .extended_lut = "on";
defparam \regval1_D[15]~100 .lut_mask = 64'h0F330F3355555555;
defparam \regval1_D[15]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N57
cyclonev_lcell_comb \regval1_D[15]~19 (
// Equation(s):
// \regval1_D[15]~19_combout  = ( \Selector16~1_combout  & ( (\forw1A_D~2_combout  & ((!\selaluout_A~q  & (pcplus_A[15])) # (\selaluout_A~q  & ((alufunc_A[5]))))) ) ) # ( !\Selector16~1_combout  & ( (!\selaluout_A~q  & (pcplus_A[15] & \forw1A_D~2_combout )) 
// ) )

	.dataa(!\selaluout_A~q ),
	.datab(!pcplus_A[15]),
	.datac(!alufunc_A[5]),
	.datad(!\forw1A_D~2_combout ),
	.datae(gnd),
	.dataf(!\Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[15]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[15]~19 .extended_lut = "off";
defparam \regval1_D[15]~19 .lut_mask = 64'h0022002200270027;
defparam \regval1_D[15]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N12
cyclonev_lcell_comb \regval1_D[15]~20 (
// Equation(s):
// \regval1_D[15]~20_combout  = ( \regval1_D[15]~19_combout  & ( \result_M[15]~16_combout  ) ) # ( !\regval1_D[15]~19_combout  & ( \result_M[15]~16_combout  & ( (!\forw1A_D~2_combout  & ((\regval1_D[15]~100_combout ) # (\forw1M_D~combout ))) ) ) ) # ( 
// \regval1_D[15]~19_combout  & ( !\result_M[15]~16_combout  ) ) # ( !\regval1_D[15]~19_combout  & ( !\result_M[15]~16_combout  & ( (!\forw1A_D~2_combout  & ((!\forw1M_D~combout  & ((\regval1_D[15]~100_combout ))) # (\forw1M_D~combout  & 
// (\result_M[15]~17_combout )))) ) ) )

	.dataa(!\result_M[15]~17_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~2_combout ),
	.datad(!\regval1_D[15]~100_combout ),
	.datae(!\regval1_D[15]~19_combout ),
	.dataf(!\result_M[15]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[15]~20 .extended_lut = "off";
defparam \regval1_D[15]~20 .lut_mask = 64'h10D0FFFF30F0FFFF;
defparam \regval1_D[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N13
dffeas \regval1_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[15]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[15] .is_wysiwyg = "true";
defparam \regval1_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N39
cyclonev_lcell_comb \aluin2_A[15]~28 (
// Equation(s):
// \aluin2_A[15]~28_combout  = ( regval2_A[15] & ( (!\aluimm_A~q ) # (off_A[31]) ) ) # ( !regval2_A[15] & ( (off_A[31] & \aluimm_A~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!\aluimm_A~q ),
	.datae(gnd),
	.dataf(!regval2_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[15]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[15]~28 .extended_lut = "off";
defparam \aluin2_A[15]~28 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[15]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( alufunc_A[2] & ( \aluin2_A[15]~28_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!regval1_A[15] $ (!alufunc_A[1] $ (\alufunc_A[3]~DUPLICATE_q )))) # (\alufunc_A[0]~DUPLICATE_q  & (((!alufunc_A[1] & !\alufunc_A[3]~DUPLICATE_q )))) 
// ) ) ) # ( alufunc_A[2] & ( !\aluin2_A[15]~28_combout  & ( (!alufunc_A[1] & (!\alufunc_A[3]~DUPLICATE_q  $ (((!regval1_A[15]) # (!\alufunc_A[0]~DUPLICATE_q ))))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & (!regval1_A[15] $ (!\alufunc_A[3]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!regval1_A[15]),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(!alufunc_A[2]),
	.dataf(!\aluin2_A[15]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h000014E800006C90;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \Add1~85_sumout  & ( (((\Add2~85_sumout  & \Selector0~1_combout )) # (\Selector0~2_combout )) # (\Selector16~0_combout ) ) ) # ( !\Add1~85_sumout  & ( ((\Add2~85_sumout  & \Selector0~1_combout )) # (\Selector16~0_combout ) ) )

	.dataa(!\Selector16~0_combout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Add2~85_sumout ),
	.datad(!\Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h555F555F777F777F;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( \Selector16~1_combout  & ( alufunc_A[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!\Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N43
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( \dmem_rtl_0|auto_generated|addr_store_b [0] & ( (\flush_A~combout ) # (\Selector16~2_combout ) ) ) # ( !\dmem_rtl_0|auto_generated|addr_store_b [0] & ( (\Selector16~2_combout  & !\flush_A~combout 
// ) ) )

	.dataa(gnd),
	.datab(!\Selector16~2_combout ),
	.datac(!\flush_A~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N35
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[22]~65_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y8_N8
dffeas \dmem~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[22]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[22]~65_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \dmem~57 (
// Equation(s):
// \dmem~57_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~23_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~57 .extended_lut = "off";
defparam \dmem~57 .lut_mask = 64'h02F202F207F707F7;
defparam \dmem~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \dbus[22]~65 (
// Equation(s):
// \dbus[22]~65_combout  = ( dmem_rtl_0_bypass[73] & ( \dmem~57_combout  & ( (\dbus[10]~3_combout ) # (\dbus[22]~64_combout ) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( \dmem~57_combout  & ( ((!\dmem~41_combout  & (\dbus[10]~3_combout  & dmem_rtl_0_bypass[74]))) # 
// (\dbus[22]~64_combout ) ) ) ) # ( dmem_rtl_0_bypass[73] & ( !\dmem~57_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[74]) # (\dmem~41_combout )))) # (\dbus[22]~64_combout ) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( !\dmem~57_combout  & ( 
// \dbus[22]~64_combout  ) ) )

	.dataa(!\dbus[22]~64_combout ),
	.datab(!\dmem~41_combout ),
	.datac(!\dbus[10]~3_combout ),
	.datad(!dmem_rtl_0_bypass[74]),
	.datae(!dmem_rtl_0_bypass[73]),
	.dataf(!\dmem~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[22]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[22]~65 .extended_lut = "off";
defparam \dbus[22]~65 .lut_mask = 64'h55555F57555D5F5F;
defparam \dbus[22]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \result_M[22]~25 (
// Equation(s):
// \result_M[22]~25_combout  = ( \memout_M[2]~0_combout  & ( \dbus[22]~65_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[22]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[22]~65_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[22])))) # 
// (\selmemout_M~DUPLICATE_q  & (HexOut[22] & ((\memout_M[10]~11_combout )))) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[22]~65_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[22])))) # (\selmemout_M~DUPLICATE_q  & (HexOut[22] & 
// ((\memout_M[10]~11_combout )))) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[22]~65_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[22])))) # (\selmemout_M~DUPLICATE_q  & (HexOut[22] & ((\memout_M[10]~11_combout )))) ) ) )

	.dataa(!HexOut[22]),
	.datab(!restmp_M[22]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\memout_M[10]~11_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[22]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[22]~25 .extended_lut = "off";
defparam \result_M[22]~25 .lut_mask = 64'h3035303530353F3F;
defparam \result_M[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \result_W[22]~feeder (
// Equation(s):
// \result_W[22]~feeder_combout  = ( \result_M[22]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_M[22]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_W[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_W[22]~feeder .extended_lut = "off";
defparam \result_W[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \result_W[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N43
dffeas \result_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_W[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[22] .is_wysiwyg = "true";
defparam \result_W[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y4_N44
dffeas \regs_rtl_1_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[22]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N31
dffeas \regs~56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[22]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~56 .is_wysiwyg = "true";
defparam \regs~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N42
cyclonev_lcell_comb \regval2_D[22]~76 (
// Equation(s):
// \regval2_D[22]~76_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~56_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[35])))))) # (\forw2W_D~combout  & (((result_W[22])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  
// & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a22 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[35])))))) # (\forw2W_D~combout  & (((result_W[22])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[22]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a22 ),
	.datad(!regs_rtl_1_bypass[35]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~56_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[22]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[22]~76 .extended_lut = "on";
defparam \regval2_D[22]~76 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[22]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \regval2_D[22]~30 (
// Equation(s):
// \regval2_D[22]~30_combout  = ( \forw2A_D~2_combout  & ( \result_M[22]~25_combout  & ( (\result_A[22]~29_combout ) # (\result_A[22]~28_combout ) ) ) ) # ( !\forw2A_D~2_combout  & ( \result_M[22]~25_combout  & ( (\forw2M_D~combout ) # 
// (\regval2_D[22]~76_combout ) ) ) ) # ( \forw2A_D~2_combout  & ( !\result_M[22]~25_combout  & ( (\result_A[22]~29_combout ) # (\result_A[22]~28_combout ) ) ) ) # ( !\forw2A_D~2_combout  & ( !\result_M[22]~25_combout  & ( (\regval2_D[22]~76_combout  & 
// !\forw2M_D~combout ) ) ) )

	.dataa(!\result_A[22]~28_combout ),
	.datab(!\result_A[22]~29_combout ),
	.datac(!\regval2_D[22]~76_combout ),
	.datad(!\forw2M_D~combout ),
	.datae(!\forw2A_D~2_combout ),
	.dataf(!\result_M[22]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[22]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[22]~30 .extended_lut = "off";
defparam \regval2_D[22]~30 .lut_mask = 64'h0F0077770FFF7777;
defparam \regval2_D[22]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N13
dffeas \regval2_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[22]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[22] .is_wysiwyg = "true";
defparam \regval2_A[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N9
cyclonev_lcell_comb \aluin2_A[22]~12 (
// Equation(s):
// \aluin2_A[22]~12_combout  = ( off_A[31] & ( (regval2_A[22]) # (\aluimm_A~q ) ) ) # ( !off_A[31] & ( (!\aluimm_A~q  & regval2_A[22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~q ),
	.datad(!regval2_A[22]),
	.datae(gnd),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[22]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[22]~12 .extended_lut = "off";
defparam \aluin2_A[22]~12 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \aluin2_A[22]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N33
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( regval1_A[22] & ( \aluin2_A[22]~12_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1])) # (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[22] & ( 
// \aluin2_A[22]~12_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( regval1_A[22] & ( 
// !\aluin2_A[22]~12_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[22] & ( 
// !\aluin2_A[22]~12_combout  & ( (alufunc_A[2] & (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!alufunc_A[1]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!regval1_A[22]),
	.dataf(!\aluin2_A[22]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h1110144014404140;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \result_A[22]~28 (
// Equation(s):
// \result_A[22]~28_combout  = ( \Add1~57_sumout  & ( \Add2~57_sumout  & ( (\result_A[1]~4_combout  & (((\Selector9~0_combout ) # (\Selector0~2_combout )) # (\Selector0~1_combout ))) ) ) ) # ( !\Add1~57_sumout  & ( \Add2~57_sumout  & ( 
// (\result_A[1]~4_combout  & ((\Selector9~0_combout ) # (\Selector0~1_combout ))) ) ) ) # ( \Add1~57_sumout  & ( !\Add2~57_sumout  & ( (\result_A[1]~4_combout  & ((\Selector9~0_combout ) # (\Selector0~2_combout ))) ) ) ) # ( !\Add1~57_sumout  & ( 
// !\Add2~57_sumout  & ( (\result_A[1]~4_combout  & \Selector9~0_combout ) ) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector0~2_combout ),
	.datad(!\Selector9~0_combout ),
	.datae(!\Add1~57_sumout ),
	.dataf(!\Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[22]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[22]~28 .extended_lut = "off";
defparam \result_A[22]~28 .lut_mask = 64'h0055055511551555;
defparam \result_A[22]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N20
dffeas \regs_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[22]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N57
cyclonev_lcell_comb \regs~23feeder (
// Equation(s):
// \regs~23feeder_combout  = ( \wregval_W[22]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[22]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~23feeder .extended_lut = "off";
defparam \regs~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N59
dffeas \regs~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~23 .is_wysiwyg = "true";
defparam \regs~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N18
cyclonev_lcell_comb \regval1_D[22]~76 (
// Equation(s):
// \regval1_D[22]~76_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~23_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[35]))))) # (\forw1W_D~combout  & (((result_W[22])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a22 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[35]))))) # (\forw1W_D~combout  & (((result_W[22])))) ) )

	.dataa(!regs_rtl_0_bypass[35]),
	.datab(!result_W[22]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~23_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[22]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[22]~76 .extended_lut = "on";
defparam \regval1_D[22]~76 .lut_mask = 64'h0F550F5533333333;
defparam \regval1_D[22]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \regval1_D[22]~26 (
// Equation(s):
// \regval1_D[22]~26_combout  = ( \result_A[22]~29_combout  & ( \result_M[22]~25_combout  & ( ((\regval1_D[22]~76_combout ) # (\forw1A_D~2_combout )) # (\forw1M_D~combout ) ) ) ) # ( !\result_A[22]~29_combout  & ( \result_M[22]~25_combout  & ( 
// (!\forw1A_D~2_combout  & (((\regval1_D[22]~76_combout ) # (\forw1M_D~combout )))) # (\forw1A_D~2_combout  & (\result_A[22]~28_combout )) ) ) ) # ( \result_A[22]~29_combout  & ( !\result_M[22]~25_combout  & ( ((!\forw1M_D~combout  & 
// \regval1_D[22]~76_combout )) # (\forw1A_D~2_combout ) ) ) ) # ( !\result_A[22]~29_combout  & ( !\result_M[22]~25_combout  & ( (!\forw1A_D~2_combout  & (((!\forw1M_D~combout  & \regval1_D[22]~76_combout )))) # (\forw1A_D~2_combout  & 
// (\result_A[22]~28_combout )) ) ) )

	.dataa(!\result_A[22]~28_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~2_combout ),
	.datad(!\regval1_D[22]~76_combout ),
	.datae(!\result_A[22]~29_combout ),
	.dataf(!\result_M[22]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[22]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[22]~26 .extended_lut = "off";
defparam \regval1_D[22]~26 .lut_mask = 64'h05C50FCF35F53FFF;
defparam \regval1_D[22]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N37
dffeas \regval1_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[22]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[22] .is_wysiwyg = "true";
defparam \regval1_A[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N0
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( regval1_A[22] ) + ( off_A[31] ) + ( \Add4~106  ))
// \Add4~86  = CARRY(( regval1_A[22] ) + ( off_A[31] ) + ( \Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!regval1_A[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N2
dffeas \jmptarg_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[22] .is_wysiwyg = "true";
defparam \jmptarg_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( off_A[31] ) + ( \pcplus_A[22]~DUPLICATE_q  ) + ( \Add3~106  ))
// \Add3~86  = CARRY(( off_A[31] ) + ( \pcplus_A[22]~DUPLICATE_q  ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(!\pcplus_A[22]~DUPLICATE_q ),
	.datac(!off_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N1
dffeas \brtarg_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[22] .is_wysiwyg = "true";
defparam \brtarg_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N3
cyclonev_lcell_comb \pcgood_B[22]~21 (
// Equation(s):
// \pcgood_B[22]~21_combout  = ( brtarg_M[22] & ( ((!\isjump_M~q  & ((pcplus_M[22]))) # (\isjump_M~q  & (jmptarg_M[22]))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[22] & ( (!\dobranch_M~q  & ((!\isjump_M~q  & ((pcplus_M[22]))) # (\isjump_M~q  & (jmptarg_M[22])))) 
// ) )

	.dataa(!\isjump_M~q ),
	.datab(!\dobranch_M~q ),
	.datac(!jmptarg_M[22]),
	.datad(!pcplus_M[22]),
	.datae(gnd),
	.dataf(!brtarg_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[22]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[22]~21 .extended_lut = "off";
defparam \pcgood_B[22]~21 .lut_mask = 64'h048C048C37BF37BF;
defparam \pcgood_B[22]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N42
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = ( PC[22] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Add0~93_sumout ) # (\stall_D~1_combout ))) ) ) ) # ( !PC[22] & ( \Equal1~17_combout  & ( (!\stall_D~1_combout  & (\Add0~93_sumout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( PC[22] & ( !\Equal1~17_combout  & ( (\pcgood_B[22]~21_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !PC[22] & ( !\Equal1~17_combout  & ( (\pcgood_B[22]~21_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\pcgood_B[22]~21_combout ),
	.datac(!\Add0~93_sumout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!PC[22]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h00330033000A005F;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N43
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N1
dffeas \pcplus_D[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[22] .is_wysiwyg = "true";
defparam \pcplus_D[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N42
cyclonev_lcell_comb \pcplus_A[22]~feeder (
// Equation(s):
// \pcplus_A[22]~feeder_combout  = ( pcplus_D[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[22]~feeder .extended_lut = "off";
defparam \pcplus_A[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N43
dffeas \pcplus_A[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[22]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N3
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( off_A[31] ) + ( pcplus_A[23] ) + ( \Add3~86  ))
// \Add3~90  = CARRY(( off_A[31] ) + ( pcplus_A[23] ) + ( \Add3~86  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!pcplus_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N5
dffeas \brtarg_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[23] .is_wysiwyg = "true";
defparam \brtarg_M[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N3
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( off_A[31] ) + ( regval1_A[23] ) + ( \Add4~86  ))
// \Add4~90  = CARRY(( off_A[31] ) + ( regval1_A[23] ) + ( \Add4~86  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!regval1_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h0000F0F000005555;
defparam \Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N4
dffeas \jmptarg_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[23] .is_wysiwyg = "true";
defparam \jmptarg_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \pcgood_B[23]~22 (
// Equation(s):
// \pcgood_B[23]~22_combout  = ( jmptarg_M[23] & ( (!\dobranch_M~q  & (((\isjump_M~q ) # (pcplus_M[23])))) # (\dobranch_M~q  & (brtarg_M[23])) ) ) # ( !jmptarg_M[23] & ( (!\dobranch_M~q  & (((pcplus_M[23] & !\isjump_M~q )))) # (\dobranch_M~q  & 
// (brtarg_M[23])) ) )

	.dataa(!brtarg_M[23]),
	.datab(!pcplus_M[23]),
	.datac(!\isjump_M~q ),
	.datad(!\dobranch_M~q ),
	.datae(!jmptarg_M[23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[23]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[23]~22 .extended_lut = "off";
defparam \pcgood_B[23]~22 .lut_mask = 64'h30553F5530553F55;
defparam \pcgood_B[23]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N54
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( PC[23] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Add0~113_sumout ) # (\stall_D~1_combout ))) ) ) ) # ( !PC[23] & ( \Equal1~17_combout  & ( (!\stall_D~1_combout  & (\Add0~113_sumout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( PC[23] & ( !\Equal1~17_combout  & ( (\pcgood_B[23]~22_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !PC[23] & ( !\Equal1~17_combout  & ( (\pcgood_B[23]~22_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\pcgood_B[23]~22_combout ),
	.datac(!\Add0~113_sumout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!PC[23]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h00330033000A005F;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N56
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N4
dffeas \pcplus_D[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[23] .is_wysiwyg = "true";
defparam \pcplus_D[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N10
dffeas \pcplus_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[23] .is_wysiwyg = "true";
defparam \pcplus_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( off_A[31] ) + ( pcplus_A[24] ) + ( \Add3~90  ))
// \Add3~78  = CARRY(( off_A[31] ) + ( pcplus_A[24] ) + ( \Add3~90  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!pcplus_A[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N7
dffeas \brtarg_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[24] .is_wysiwyg = "true";
defparam \brtarg_M[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( \regval1_A[24]~DUPLICATE_q  ) + ( off_A[31] ) + ( \Add4~90  ))
// \Add4~78  = CARRY(( \regval1_A[24]~DUPLICATE_q  ) + ( off_A[31] ) + ( \Add4~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(!\regval1_A[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N8
dffeas \jmptarg_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[24] .is_wysiwyg = "true";
defparam \jmptarg_M[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N21
cyclonev_lcell_comb \pcgood_B[24]~19 (
// Equation(s):
// \pcgood_B[24]~19_combout  = ( jmptarg_M[24] & ( (!\dobranch_M~q  & (((pcplus_M[24])) # (\isjump_M~q ))) # (\dobranch_M~q  & (((brtarg_M[24])))) ) ) # ( !jmptarg_M[24] & ( (!\dobranch_M~q  & (!\isjump_M~q  & ((pcplus_M[24])))) # (\dobranch_M~q  & 
// (((brtarg_M[24])))) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!\isjump_M~q ),
	.datac(!brtarg_M[24]),
	.datad(!pcplus_M[24]),
	.datae(gnd),
	.dataf(!jmptarg_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[24]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[24]~19 .extended_lut = "off";
defparam \pcgood_B[24]~19 .lut_mask = 64'h058D058D27AF27AF;
defparam \pcgood_B[24]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N24
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( PC[24] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Add0~117_sumout ) # (\stall_D~1_combout ))) ) ) ) # ( !PC[24] & ( \Equal1~17_combout  & ( (!\stall_D~1_combout  & (\Add0~117_sumout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( PC[24] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[24]~19_combout ) ) ) ) # ( !PC[24] & ( !\Equal1~17_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[24]~19_combout ) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\Add0~117_sumout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\pcgood_B[24]~19_combout ),
	.datae(!PC[24]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'h000F000F02020707;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N25
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N7
dffeas \pcplus_D[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[24] .is_wysiwyg = "true";
defparam \pcplus_D[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N22
dffeas \pcplus_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[24] .is_wysiwyg = "true";
defparam \pcplus_A[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N50
dffeas \result_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[24]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[24] .is_wysiwyg = "true";
defparam \result_W[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N32
dffeas \regs_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[24]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N54
cyclonev_lcell_comb \regs~25feeder (
// Equation(s):
// \regs~25feeder_combout  = ( \wregval_W[24]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[24]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~25feeder .extended_lut = "off";
defparam \regs~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N56
dffeas \regs~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~25 .is_wysiwyg = "true";
defparam \regs~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N30
cyclonev_lcell_comb \regval1_D[24]~52 (
// Equation(s):
// \regval1_D[24]~52_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~25_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[37]))))) # (\forw1W_D~combout  & (result_W[24])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a24 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[37]))))) # (\forw1W_D~combout  & (result_W[24])) ) )

	.dataa(!result_W[24]),
	.datab(!regs_rtl_0_bypass[37]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~25_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[24]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[24]~52 .extended_lut = "on";
defparam \regval1_D[24]~52 .lut_mask = 64'h0F330F3355555555;
defparam \regval1_D[24]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N54
cyclonev_lcell_comb \regval1_D[24]~36 (
// Equation(s):
// \regval1_D[24]~36_combout  = ( \forw1M_D~combout  & ( \regval1_D[24]~52_combout  & ( (!\selmemout_M~q  & (((restmp_M[24])))) # (\selmemout_M~q  & (\memout_M[2]~0_combout  & (\dbus[24]~77_combout ))) ) ) ) # ( !\forw1M_D~combout  & ( 
// \regval1_D[24]~52_combout  ) ) # ( \forw1M_D~combout  & ( !\regval1_D[24]~52_combout  & ( (!\selmemout_M~q  & (((restmp_M[24])))) # (\selmemout_M~q  & (\memout_M[2]~0_combout  & (\dbus[24]~77_combout ))) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\selmemout_M~q ),
	.datac(!\dbus[24]~77_combout ),
	.datad(!restmp_M[24]),
	.datae(!\forw1M_D~combout ),
	.dataf(!\regval1_D[24]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[24]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[24]~36 .extended_lut = "off";
defparam \regval1_D[24]~36 .lut_mask = 64'h000001CDFFFF01CD;
defparam \regval1_D[24]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N21
cyclonev_lcell_comb \regval1_D[24]~37 (
// Equation(s):
// \regval1_D[24]~37_combout  = ( \forw1A_D~2_combout  & ( \regval1_D[24]~36_combout  & ( (!\selaluout_A~q  & (((pcplus_A[24])))) # (\selaluout_A~q  & (alufunc_A[5] & ((\Selector7~1_combout )))) ) ) ) # ( !\forw1A_D~2_combout  & ( \regval1_D[24]~36_combout  
// ) ) # ( \forw1A_D~2_combout  & ( !\regval1_D[24]~36_combout  & ( (!\selaluout_A~q  & (((pcplus_A[24])))) # (\selaluout_A~q  & (alufunc_A[5] & ((\Selector7~1_combout )))) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!pcplus_A[24]),
	.datac(!\Selector7~1_combout ),
	.datad(!\selaluout_A~q ),
	.datae(!\forw1A_D~2_combout ),
	.dataf(!\regval1_D[24]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[24]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[24]~37 .extended_lut = "off";
defparam \regval1_D[24]~37 .lut_mask = 64'h00003305FFFF3305;
defparam \regval1_D[24]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N23
dffeas \regval1_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[24]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[24] .is_wysiwyg = "true";
defparam \regval1_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( regval1_A[25] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[25]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( regval1_A[25] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[25]))) # (\aluimm_A~DUPLICATE_q  & (off_A[31])) ) + ( \Add1~50  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[25]),
	.datad(!regval1_A[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( regval1_A[25] & ( \aluin2_A[25]~5_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[1])))) ) ) ) # ( !regval1_A[25] & ( 
// \aluin2_A[25]~5_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( regval1_A[25] & ( 
// !\aluin2_A[25]~5_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( !regval1_A[25] & ( 
// !\aluin2_A[25]~5_combout  & ( (alufunc_A[2] & (\alufunc_A[3]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q ) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(!regval1_A[25]),
	.dataf(!\aluin2_A[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h1110144014404410;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( regval1_A[25] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[25]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( regval1_A[25] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[25]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \Add2~50  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[25]),
	.datad(!regval1_A[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ( \Add2~45_sumout  & ( (((\Add1~45_sumout  & \Selector0~2_combout )) # (\Selector6~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~45_sumout  & ( ((\Add1~45_sumout  & \Selector0~2_combout )) # (\Selector6~0_combout ) ) )

	.dataa(!\Add1~45_sumout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(gnd),
	.dataf(!\Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~1 .extended_lut = "off";
defparam \Selector6~1 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N42
cyclonev_lcell_comb \result_A[25]~49 (
// Equation(s):
// \result_A[25]~49_combout  = ( \Selector6~1_combout  & ( pcplus_A[25] & ( (!\selaluout_A~q ) # (alufunc_A[5]) ) ) ) # ( !\Selector6~1_combout  & ( pcplus_A[25] & ( !\selaluout_A~q  ) ) ) # ( \Selector6~1_combout  & ( !pcplus_A[25] & ( (\selaluout_A~q  & 
// alufunc_A[5]) ) ) )

	.dataa(!\selaluout_A~q ),
	.datab(!alufunc_A[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Selector6~1_combout ),
	.dataf(!pcplus_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[25]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[25]~49 .extended_lut = "off";
defparam \result_A[25]~49 .lut_mask = 64'h00001111AAAABBBB;
defparam \result_A[25]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N44
dffeas \restmp_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[25]~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[25] .is_wysiwyg = "true";
defparam \restmp_M[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N36
cyclonev_lcell_comb \result_M[25]~41 (
// Equation(s):
// \result_M[25]~41_combout  = ( \memout_M[25]~25_combout  & ( (restmp_M[25]) # (\selmemout_M~DUPLICATE_q ) ) ) # ( !\memout_M[25]~25_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[25]) ) )

	.dataa(gnd),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(gnd),
	.datad(!restmp_M[25]),
	.datae(gnd),
	.dataf(!\memout_M[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[25]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[25]~41 .extended_lut = "off";
defparam \result_M[25]~41 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \result_M[25]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N38
dffeas \result_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[25]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[25] .is_wysiwyg = "true";
defparam \result_W[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N8
dffeas \regs_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[25]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N16
dffeas \regs~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[25]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~26 .is_wysiwyg = "true";
defparam \regs~26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N6
cyclonev_lcell_comb \regval1_D[25]~72 (
// Equation(s):
// \regval1_D[25]~72_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~26_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[38])))))) # (\forw1W_D~combout  & (result_W[25])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a25 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[38])))))) # (\forw1W_D~combout  & (result_W[25])) ) )

	.dataa(!result_W[25]),
	.datab(!\forw1W_D~combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!regs_rtl_0_bypass[38]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~26_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[25]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[25]~72 .extended_lut = "on";
defparam \regval1_D[25]~72 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \regval1_D[25]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N57
cyclonev_lcell_comb \regval1_D[25]~27 (
// Equation(s):
// \regval1_D[25]~27_combout  = ( \forw1M_D~combout  & ( \regval1_D[25]~72_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[25])) # (\selmemout_M~DUPLICATE_q  & (((\dbus[25]~67_combout  & \memout_M[2]~0_combout )))) ) ) ) # ( !\forw1M_D~combout  & ( 
// \regval1_D[25]~72_combout  ) ) # ( \forw1M_D~combout  & ( !\regval1_D[25]~72_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[25])) # (\selmemout_M~DUPLICATE_q  & (((\dbus[25]~67_combout  & \memout_M[2]~0_combout )))) ) ) )

	.dataa(!restmp_M[25]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbus[25]~67_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\regval1_D[25]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[25]~27 .extended_lut = "off";
defparam \regval1_D[25]~27 .lut_mask = 64'h00004447FFFF4447;
defparam \regval1_D[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N3
cyclonev_lcell_comb \regval1_D[25]~28 (
// Equation(s):
// \regval1_D[25]~28_combout  = ( \Selector6~1_combout  & ( \regval1_D[25]~27_combout  & ( (!\forw1A_D~2_combout ) # ((!\selaluout_A~q  & (pcplus_A[25])) # (\selaluout_A~q  & ((alufunc_A[5])))) ) ) ) # ( !\Selector6~1_combout  & ( \regval1_D[25]~27_combout  
// & ( (!\forw1A_D~2_combout ) # ((pcplus_A[25] & !\selaluout_A~q )) ) ) ) # ( \Selector6~1_combout  & ( !\regval1_D[25]~27_combout  & ( (\forw1A_D~2_combout  & ((!\selaluout_A~q  & (pcplus_A[25])) # (\selaluout_A~q  & ((alufunc_A[5]))))) ) ) ) # ( 
// !\Selector6~1_combout  & ( !\regval1_D[25]~27_combout  & ( (pcplus_A[25] & (\forw1A_D~2_combout  & !\selaluout_A~q )) ) ) )

	.dataa(!pcplus_A[25]),
	.datab(!\forw1A_D~2_combout ),
	.datac(!alufunc_A[5]),
	.datad(!\selaluout_A~q ),
	.datae(!\Selector6~1_combout ),
	.dataf(!\regval1_D[25]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[25]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[25]~28 .extended_lut = "off";
defparam \regval1_D[25]~28 .lut_mask = 64'h11001103DDCCDDCF;
defparam \regval1_D[25]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N4
dffeas \regval1_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[25]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[25] .is_wysiwyg = "true";
defparam \regval1_A[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N9
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( regval1_A[25] ) + ( off_A[31] ) + ( \Add4~78  ))
// \Add4~110  = CARRY(( regval1_A[25] ) + ( off_A[31] ) + ( \Add4~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N10
dffeas \jmptarg_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[25] .is_wysiwyg = "true";
defparam \jmptarg_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N9
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( off_A[31] ) + ( pcplus_A[25] ) + ( \Add3~78  ))
// \Add3~110  = CARRY(( off_A[31] ) + ( pcplus_A[25] ) + ( \Add3~78  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!pcplus_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N10
dffeas \brtarg_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[25] .is_wysiwyg = "true";
defparam \brtarg_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N36
cyclonev_lcell_comb \pcgood_B[25]~27 (
// Equation(s):
// \pcgood_B[25]~27_combout  = ( brtarg_M[25] & ( \isjump_M~q  & ( (jmptarg_M[25]) # (\dobranch_M~q ) ) ) ) # ( !brtarg_M[25] & ( \isjump_M~q  & ( (!\dobranch_M~q  & jmptarg_M[25]) ) ) ) # ( brtarg_M[25] & ( !\isjump_M~q  & ( (pcplus_M[25]) # (\dobranch_M~q 
// ) ) ) ) # ( !brtarg_M[25] & ( !\isjump_M~q  & ( (!\dobranch_M~q  & pcplus_M[25]) ) ) )

	.dataa(gnd),
	.datab(!\dobranch_M~q ),
	.datac(!jmptarg_M[25]),
	.datad(!pcplus_M[25]),
	.datae(!brtarg_M[25]),
	.dataf(!\isjump_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[25]~27 .extended_lut = "off";
defparam \pcgood_B[25]~27 .lut_mask = 64'h00CC33FF0C0C3F3F;
defparam \pcgood_B[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = ( PC[25] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\stall_D~1_combout ) # (\Add0~97_sumout ))) ) ) ) # ( !PC[25] & ( \Equal1~17_combout  & ( (\Add0~97_sumout  & (!\stall_D~1_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( PC[25] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[25]~27_combout ) ) ) ) # ( !PC[25] & ( !\Equal1~17_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[25]~27_combout ) ) ) )

	.dataa(!\Add0~97_sumout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\pcgood_B[25]~27_combout ),
	.datae(!PC[25]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h000F000F04040707;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N19
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N10
dffeas \pcplus_D[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[25] .is_wysiwyg = "true";
defparam \pcplus_D[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N31
dffeas \pcplus_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[25] .is_wysiwyg = "true";
defparam \pcplus_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N32
dffeas \regs_rtl_1_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[25]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N14
dffeas \regs~59 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[25]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~59 .is_wysiwyg = "true";
defparam \regs~59 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N30
cyclonev_lcell_comb \regval2_D[25]~72 (
// Equation(s):
// \regval2_D[25]~72_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~59_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[38]))))) # (\forw2W_D~combout  & (result_W[25])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a25 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[38]))))) # (\forw2W_D~combout  & (result_W[25])) ) )

	.dataa(!result_W[25]),
	.datab(!regs_rtl_1_bypass[38]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a25 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~59_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[25]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[25]~72 .extended_lut = "on";
defparam \regval2_D[25]~72 .lut_mask = 64'h0F330F3355555555;
defparam \regval2_D[25]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \regval2_D[25]~31 (
// Equation(s):
// \regval2_D[25]~31_combout  = ( \forw2M_D~combout  & ( \regval2_D[25]~72_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[25])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[25]~67_combout )))) ) ) ) # ( !\forw2M_D~combout  & ( 
// \regval2_D[25]~72_combout  ) ) # ( \forw2M_D~combout  & ( !\regval2_D[25]~72_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[25])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[25]~67_combout )))) ) ) )

	.dataa(!restmp_M[25]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\dbus[25]~67_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[25]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[25]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[25]~31 .extended_lut = "off";
defparam \regval2_D[25]~31 .lut_mask = 64'h00004447FFFF4447;
defparam \regval2_D[25]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N36
cyclonev_lcell_comb \regval2_D[25]~32 (
// Equation(s):
// \regval2_D[25]~32_combout  = ( \regval2_D[25]~31_combout  & ( \selaluout_A~q  & ( (!\forw2A_D~2_combout ) # ((alufunc_A[5] & \Selector6~1_combout )) ) ) ) # ( !\regval2_D[25]~31_combout  & ( \selaluout_A~q  & ( (\forw2A_D~2_combout  & (alufunc_A[5] & 
// \Selector6~1_combout )) ) ) ) # ( \regval2_D[25]~31_combout  & ( !\selaluout_A~q  & ( (!\forw2A_D~2_combout ) # (pcplus_A[25]) ) ) ) # ( !\regval2_D[25]~31_combout  & ( !\selaluout_A~q  & ( (\forw2A_D~2_combout  & pcplus_A[25]) ) ) )

	.dataa(!\forw2A_D~2_combout ),
	.datab(!alufunc_A[5]),
	.datac(!pcplus_A[25]),
	.datad(!\Selector6~1_combout ),
	.datae(!\regval2_D[25]~31_combout ),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[25]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[25]~32 .extended_lut = "off";
defparam \regval2_D[25]~32 .lut_mask = 64'h0505AFAF0011AABB;
defparam \regval2_D[25]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N37
dffeas \regval2_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[25]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[25] .is_wysiwyg = "true";
defparam \regval2_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[26]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \regval1_A[26]~DUPLICATE_q  ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[26]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( \regval1_A[26]~DUPLICATE_q  ) + ( \Add2~46  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval2_A[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_A[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \Add1~41_sumout  & ( \Add2~41_sumout  & ( (((alufunc_A[2] & \Selector5~0_combout )) # (\Selector0~1_combout )) # (\Selector0~2_combout ) ) ) ) # ( !\Add1~41_sumout  & ( \Add2~41_sumout  & ( ((alufunc_A[2] & \Selector5~0_combout 
// )) # (\Selector0~1_combout ) ) ) ) # ( \Add1~41_sumout  & ( !\Add2~41_sumout  & ( ((alufunc_A[2] & \Selector5~0_combout )) # (\Selector0~2_combout ) ) ) ) # ( !\Add1~41_sumout  & ( !\Add2~41_sumout  & ( (alufunc_A[2] & \Selector5~0_combout ) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\Selector0~2_combout ),
	.datac(!\Selector5~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add1~41_sumout ),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h0505373705FF37FF;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N51
cyclonev_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = ( alufunc_A[2] & ( \Selector5~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector5~0_combout ),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~3 .extended_lut = "off";
defparam \Selector5~3 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N48
cyclonev_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = ( \Add1~41_sumout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[2] & (!alufunc_A[1] & !\alufunc_A[3]~DUPLICATE_q ))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[1]),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~2 .extended_lut = "off";
defparam \Selector5~2 .lut_mask = 64'h0000000080008000;
defparam \Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N0
cyclonev_lcell_comb \result_A[26]~50 (
// Equation(s):
// \result_A[26]~50_combout  = ( \Add2~41_sumout  & ( \Selector5~2_combout  & ( (\result_A[1]~4_combout ) # (\result_A[26]~30_combout ) ) ) ) # ( !\Add2~41_sumout  & ( \Selector5~2_combout  & ( (\result_A[1]~4_combout ) # (\result_A[26]~30_combout ) ) ) ) # 
// ( \Add2~41_sumout  & ( !\Selector5~2_combout  & ( ((\result_A[1]~4_combout  & ((\Selector5~3_combout ) # (\Selector0~1_combout )))) # (\result_A[26]~30_combout ) ) ) ) # ( !\Add2~41_sumout  & ( !\Selector5~2_combout  & ( ((\Selector5~3_combout  & 
// \result_A[1]~4_combout )) # (\result_A[26]~30_combout ) ) ) )

	.dataa(!\result_A[26]~30_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector5~3_combout ),
	.datad(!\result_A[1]~4_combout ),
	.datae(!\Add2~41_sumout ),
	.dataf(!\Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[26]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[26]~50 .extended_lut = "off";
defparam \result_A[26]~50 .lut_mask = 64'h555F557F55FF55FF;
defparam \result_A[26]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N1
dffeas \restmp_M[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[26]~50_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\restmp_M[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[26]~DUPLICATE .is_wysiwyg = "true";
defparam \restmp_M[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N20
dffeas \regs_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[26]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N2
dffeas \restmp_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[26]~50_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[26] .is_wysiwyg = "true";
defparam \restmp_M[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N6
cyclonev_lcell_comb \result_M[26]~42 (
// Equation(s):
// \result_M[26]~42_combout  = ( \memout_M[26]~26_combout  & ( (restmp_M[26]) # (\selmemout_M~DUPLICATE_q ) ) ) # ( !\memout_M[26]~26_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[26]) ) )

	.dataa(gnd),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memout_M[26]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[26]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[26]~42 .extended_lut = "off";
defparam \result_M[26]~42 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \result_M[26]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N8
dffeas \result_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[26]~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[26] .is_wysiwyg = "true";
defparam \result_W[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N45
cyclonev_lcell_comb \regs~27feeder (
// Equation(s):
// \regs~27feeder_combout  = ( \wregval_W[26]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[26]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~27feeder .extended_lut = "off";
defparam \regs~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N47
dffeas \regs~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~27 .is_wysiwyg = "true";
defparam \regs~27 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N18
cyclonev_lcell_comb \regval1_D[26]~68 (
// Equation(s):
// \regval1_D[26]~68_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~27_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[39])))) # (\forw1W_D~combout  & ((((result_W[26]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a26 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[39])))) # (\forw1W_D~combout  & ((((result_W[26]))))) ) )

	.dataa(!regs_rtl_0_bypass[39]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datad(!result_W[26]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~27_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[26]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[26]~68 .extended_lut = "on";
defparam \regval1_D[26]~68 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \regval1_D[26]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \regval1_D[26]~29 (
// Equation(s):
// \regval1_D[26]~29_combout  = ( \forw1M_D~combout  & ( \regval1_D[26]~68_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((\restmp_M[26]~DUPLICATE_q )))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & ((\dbus[26]~69_combout )))) ) ) ) # ( 
// !\forw1M_D~combout  & ( \regval1_D[26]~68_combout  ) ) # ( \forw1M_D~combout  & ( !\regval1_D[26]~68_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((\restmp_M[26]~DUPLICATE_q )))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & 
// ((\dbus[26]~69_combout )))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\restmp_M[26]~DUPLICATE_q ),
	.datad(!\dbus[26]~69_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\regval1_D[26]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[26]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[26]~29 .extended_lut = "off";
defparam \regval1_D[26]~29 .lut_mask = 64'h00000A1BFFFF0A1B;
defparam \regval1_D[26]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \regval1_D[26]~30 (
// Equation(s):
// \regval1_D[26]~30_combout  = ( \regval1_D[26]~29_combout  & ( ((!\forw1A_D~2_combout ) # ((\result_A[1]~4_combout  & \Selector5~1_combout ))) # (\result_A[26]~30_combout ) ) ) # ( !\regval1_D[26]~29_combout  & ( (\forw1A_D~2_combout  & 
// (((\result_A[1]~4_combout  & \Selector5~1_combout )) # (\result_A[26]~30_combout ))) ) )

	.dataa(!\result_A[26]~30_combout ),
	.datab(!\result_A[1]~4_combout ),
	.datac(!\forw1A_D~2_combout ),
	.datad(!\Selector5~1_combout ),
	.datae(gnd),
	.dataf(!\regval1_D[26]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[26]~30 .extended_lut = "off";
defparam \regval1_D[26]~30 .lut_mask = 64'h05070507F5F7F5F7;
defparam \regval1_D[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N10
dffeas \regval1_A[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[26]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[26]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N12
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( off_A[31] ) + ( \regval1_A[26]~DUPLICATE_q  ) + ( \Add4~110  ))
// \Add4~114  = CARRY(( off_A[31] ) + ( \regval1_A[26]~DUPLICATE_q  ) + ( \Add4~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_A[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N14
dffeas \jmptarg_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[26] .is_wysiwyg = "true";
defparam \jmptarg_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( off_A[31] ) + ( pcplus_A[26] ) + ( \Add3~110  ))
// \Add3~114  = CARRY(( off_A[31] ) + ( pcplus_A[26] ) + ( \Add3~110  ))

	.dataa(gnd),
	.datab(!pcplus_A[26]),
	.datac(!off_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N13
dffeas \brtarg_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[26] .is_wysiwyg = "true";
defparam \brtarg_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N51
cyclonev_lcell_comb \pcgood_B[26]~28 (
// Equation(s):
// \pcgood_B[26]~28_combout  = ( brtarg_M[26] & ( ((!\isjump_M~q  & ((pcplus_M[26]))) # (\isjump_M~q  & (jmptarg_M[26]))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[26] & ( (!\dobranch_M~q  & ((!\isjump_M~q  & ((pcplus_M[26]))) # (\isjump_M~q  & (jmptarg_M[26])))) 
// ) )

	.dataa(!\isjump_M~q ),
	.datab(!\dobranch_M~q ),
	.datac(!jmptarg_M[26]),
	.datad(!pcplus_M[26]),
	.datae(gnd),
	.dataf(!brtarg_M[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[26]~28 .extended_lut = "off";
defparam \pcgood_B[26]~28 .lut_mask = 64'h048C048C37BF37BF;
defparam \pcgood_B[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N54
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( PC[26] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Add0~101_sumout ) # (\stall_D~1_combout ))) ) ) ) # ( !PC[26] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// (!\stall_D~1_combout  & \Add0~101_sumout )) ) ) ) # ( PC[26] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[26]~28_combout ) ) ) ) # ( !PC[26] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & \pcgood_B[26]~28_combout ) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\pcgood_B[26]~28_combout ),
	.datac(!\stall_D~1_combout ),
	.datad(!\Add0~101_sumout ),
	.datae(!PC[26]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h1111111100500555;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N55
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N13
dffeas \pcplus_D[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[26] .is_wysiwyg = "true";
defparam \pcplus_D[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N59
dffeas \pcplus_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[26] .is_wysiwyg = "true";
defparam \pcplus_A[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N33
cyclonev_lcell_comb \result_A[26]~30 (
// Equation(s):
// \result_A[26]~30_combout  = (!\selaluout_A~q  & pcplus_A[26])

	.dataa(!\selaluout_A~q ),
	.datab(gnd),
	.datac(!pcplus_A[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[26]~30 .extended_lut = "off";
defparam \result_A[26]~30 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \result_A[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N14
dffeas \regs_rtl_1_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[26]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \regs~60feeder (
// Equation(s):
// \regs~60feeder_combout  = ( \wregval_W[26]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[26]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~60feeder .extended_lut = "off";
defparam \regs~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N5
dffeas \regs~60 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~60 .is_wysiwyg = "true";
defparam \regs~60 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N12
cyclonev_lcell_comb \regval2_D[26]~68 (
// Equation(s):
// \regval2_D[26]~68_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs~60_q )) # (\regs~68_combout  & (((regs_rtl_1_bypass[39])))))) # (\forw2W_D~combout  & ((((result_W[26]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// ((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a26 )) # (\regs~68_combout  & (((regs_rtl_1_bypass[39])))))) # (\forw2W_D~combout  & ((((result_W[26]))))) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a26 ),
	.datad(!result_W[26]),
	.datae(!\regs~33_q ),
	.dataf(!regs_rtl_1_bypass[39]),
	.datag(!\regs~60_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[26]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[26]~68 .extended_lut = "on";
defparam \regval2_D[26]~68 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \regval2_D[26]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \regval2_D[26]~33 (
// Equation(s):
// \regval2_D[26]~33_combout  = ( \forw2M_D~combout  & ( \regval2_D[26]~68_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((\restmp_M[26]~DUPLICATE_q )))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & (\dbus[26]~69_combout ))) ) ) ) # ( 
// !\forw2M_D~combout  & ( \regval2_D[26]~68_combout  ) ) # ( \forw2M_D~combout  & ( !\regval2_D[26]~68_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((\restmp_M[26]~DUPLICATE_q )))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & 
// (\dbus[26]~69_combout ))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\dbus[26]~69_combout ),
	.datad(!\restmp_M[26]~DUPLICATE_q ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[26]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[26]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[26]~33 .extended_lut = "off";
defparam \regval2_D[26]~33 .lut_mask = 64'h000001ABFFFF01AB;
defparam \regval2_D[26]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \regval2_D[26]~34 (
// Equation(s):
// \regval2_D[26]~34_combout  = ( \Selector5~1_combout  & ( (!\forw2A_D~2_combout  & (((\regval2_D[26]~33_combout )))) # (\forw2A_D~2_combout  & (((\result_A[1]~4_combout )) # (\result_A[26]~30_combout ))) ) ) # ( !\Selector5~1_combout  & ( 
// (!\forw2A_D~2_combout  & ((\regval2_D[26]~33_combout ))) # (\forw2A_D~2_combout  & (\result_A[26]~30_combout )) ) )

	.dataa(!\result_A[26]~30_combout ),
	.datab(!\forw2A_D~2_combout ),
	.datac(!\result_A[1]~4_combout ),
	.datad(!\regval2_D[26]~33_combout ),
	.datae(gnd),
	.dataf(!\Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[26]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[26]~34 .extended_lut = "off";
defparam \regval2_D[26]~34 .lut_mask = 64'h11DD11DD13DF13DF;
defparam \regval2_D[26]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N46
dffeas \regval2_A[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[26]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[26]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[27]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[27] ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[27]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[31])) ) + ( regval1_A[27] ) + ( \Add2~42  ))

	.dataa(!off_A[31]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[27]),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = ( \Add1~33_sumout  & ( (!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[2] & !alufunc_A[1]))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~2 .extended_lut = "off";
defparam \Selector3~2 .lut_mask = 64'h0000000080008000;
defparam \Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \result_A[28]~52 (
// Equation(s):
// \result_A[28]~52_combout  = ( \result_A[1]~4_combout  & ( \Selector3~2_combout  ) ) # ( !\result_A[1]~4_combout  & ( \Selector3~2_combout  & ( \result_A[28]~32_combout  ) ) ) # ( \result_A[1]~4_combout  & ( !\Selector3~2_combout  & ( 
// (((\Selector0~1_combout  & \Add2~33_sumout )) # (\result_A[28]~32_combout )) # (\Selector3~0_combout ) ) ) ) # ( !\result_A[1]~4_combout  & ( !\Selector3~2_combout  & ( \result_A[28]~32_combout  ) ) )

	.dataa(!\Selector3~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\result_A[28]~32_combout ),
	.datad(!\Add2~33_sumout ),
	.datae(!\result_A[1]~4_combout ),
	.dataf(!\Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[28]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[28]~52 .extended_lut = "off";
defparam \result_A[28]~52 .lut_mask = 64'h0F0F5F7F0F0FFFFF;
defparam \result_A[28]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N43
dffeas \restmp_M[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[28]~52_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\restmp_M[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[28]~DUPLICATE .is_wysiwyg = "true";
defparam \restmp_M[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N38
dffeas \regs_rtl_1_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[28]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N43
dffeas \regs~62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[28]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~62 .is_wysiwyg = "true";
defparam \regs~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N36
cyclonev_lcell_comb \regval2_D[28]~60 (
// Equation(s):
// \regval2_D[28]~60_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~62_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[41]))))) # (\forw2W_D~combout  & (((result_W[28])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a28 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[41]))))) # (\forw2W_D~combout  & (((result_W[28])))) ) )

	.dataa(!regs_rtl_1_bypass[41]),
	.datab(!result_W[28]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a28 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~62_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[28]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[28]~60 .extended_lut = "on";
defparam \regval2_D[28]~60 .lut_mask = 64'h0F550F5533333333;
defparam \regval2_D[28]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N27
cyclonev_lcell_comb \regval2_D[28]~37 (
// Equation(s):
// \regval2_D[28]~37_combout  = ( \dbus[28]~73_combout  & ( \regval2_D[28]~60_combout  & ( (!\forw2M_D~combout ) # ((!\selmemout_M~DUPLICATE_q  & ((\restmp_M[28]~DUPLICATE_q ))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout ))) ) ) ) # ( 
// !\dbus[28]~73_combout  & ( \regval2_D[28]~60_combout  & ( (!\forw2M_D~combout ) # ((!\selmemout_M~DUPLICATE_q  & \restmp_M[28]~DUPLICATE_q )) ) ) ) # ( \dbus[28]~73_combout  & ( !\regval2_D[28]~60_combout  & ( (\forw2M_D~combout  & 
// ((!\selmemout_M~DUPLICATE_q  & ((\restmp_M[28]~DUPLICATE_q ))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout )))) ) ) ) # ( !\dbus[28]~73_combout  & ( !\regval2_D[28]~60_combout  & ( (!\selmemout_M~DUPLICATE_q  & (\restmp_M[28]~DUPLICATE_q  & 
// \forw2M_D~combout )) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\restmp_M[28]~DUPLICATE_q ),
	.datad(!\forw2M_D~combout ),
	.datae(!\dbus[28]~73_combout ),
	.dataf(!\regval2_D[28]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[28]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[28]~37 .extended_lut = "off";
defparam \regval2_D[28]~37 .lut_mask = 64'h000A001BFF0AFF1B;
defparam \regval2_D[28]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N45
cyclonev_lcell_comb \regval2_D[28]~38 (
// Equation(s):
// \regval2_D[28]~38_combout  = ( \Selector3~1_combout  & ( (!\forw2A_D~2_combout  & (((\regval2_D[28]~37_combout )))) # (\forw2A_D~2_combout  & (((\result_A[28]~32_combout )) # (\result_A[1]~4_combout ))) ) ) # ( !\Selector3~1_combout  & ( 
// (!\forw2A_D~2_combout  & ((\regval2_D[28]~37_combout ))) # (\forw2A_D~2_combout  & (\result_A[28]~32_combout )) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\forw2A_D~2_combout ),
	.datac(!\result_A[28]~32_combout ),
	.datad(!\regval2_D[28]~37_combout ),
	.datae(gnd),
	.dataf(!\Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[28]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[28]~38 .extended_lut = "off";
defparam \regval2_D[28]~38 .lut_mask = 64'h03CF03CF13DF13DF;
defparam \regval2_D[28]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N46
dffeas \regval2_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[28]~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[28] .is_wysiwyg = "true";
defparam \regval2_A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N41
dffeas \wmemval_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[28] .is_wysiwyg = "true";
defparam \wmemval_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \dbus[28]~72 (
// Equation(s):
// \dbus[28]~72_combout  = ( \wrmem_M~q  & ( wmemval_M[28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[28]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[28]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[28]~72 .extended_lut = "off";
defparam \dbus[28]~72 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[28]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N32
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N56
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[28]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[28]~73_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003400C80240088020C608000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[28]~73_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y11_N8
dffeas \dmem~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[28]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \dmem~61 (
// Equation(s):
// \dmem~61_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q  & ((\dmem~29_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout )) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q  & 
// ((\dmem~29_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout )) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~29_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~61 .extended_lut = "off";
defparam \dmem~61 .lut_mask = 64'h05F505F503F303F3;
defparam \dmem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \dbus[28]~73 (
// Equation(s):
// \dbus[28]~73_combout  = ( dmem_rtl_0_bypass[85] & ( \dmem~61_combout  & ( (\dbus[10]~3_combout ) # (\dbus[28]~72_combout ) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( \dmem~61_combout  & ( ((!\dmem~41_combout  & (\dbus[10]~3_combout  & dmem_rtl_0_bypass[86]))) # 
// (\dbus[28]~72_combout ) ) ) ) # ( dmem_rtl_0_bypass[85] & ( !\dmem~61_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[86]) # (\dmem~41_combout )))) # (\dbus[28]~72_combout ) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( !\dmem~61_combout  & ( 
// \dbus[28]~72_combout  ) ) )

	.dataa(!\dbus[28]~72_combout ),
	.datab(!\dmem~41_combout ),
	.datac(!\dbus[10]~3_combout ),
	.datad(!dmem_rtl_0_bypass[86]),
	.datae(!dmem_rtl_0_bypass[85]),
	.dataf(!\dmem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[28]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[28]~73 .extended_lut = "off";
defparam \dbus[28]~73 .lut_mask = 64'h55555F57555D5F5F;
defparam \dbus[28]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \memout_M[28]~28 (
// Equation(s):
// \memout_M[28]~28_combout  = ( \dbus[28]~73_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memout_M[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[28]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[28]~28 .extended_lut = "off";
defparam \memout_M[28]~28 .lut_mask = 64'h000000000F0F0F0F;
defparam \memout_M[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N44
dffeas \restmp_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[28]~52_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[28] .is_wysiwyg = "true";
defparam \restmp_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \result_M[28]~44 (
// Equation(s):
// \result_M[28]~44_combout  = ( restmp_M[28] & ( (!\selmemout_M~DUPLICATE_q ) # (\memout_M[28]~28_combout ) ) ) # ( !restmp_M[28] & ( (\selmemout_M~DUPLICATE_q  & \memout_M[28]~28_combout ) ) )

	.dataa(gnd),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[28]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!restmp_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[28]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[28]~44 .extended_lut = "off";
defparam \result_M[28]~44 .lut_mask = 64'h03030303CFCFCFCF;
defparam \result_M[28]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N37
dffeas \result_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[28]~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[28] .is_wysiwyg = "true";
defparam \result_W[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y5_N8
dffeas \regs_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[28]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N10
dffeas \regs~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[28]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~29 .is_wysiwyg = "true";
defparam \regs~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N6
cyclonev_lcell_comb \regval1_D[28]~60 (
// Equation(s):
// \regval1_D[28]~60_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~29_q )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[41])))))) # (\forw1W_D~combout  & (((result_W[28])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a28 )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[41])))))) # (\forw1W_D~combout  & (((result_W[28])))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!result_W[28]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!regs_rtl_0_bypass[41]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~29_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[28]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[28]~60 .extended_lut = "on";
defparam \regval1_D[28]~60 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval1_D[28]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N57
cyclonev_lcell_comb \regval1_D[28]~33 (
// Equation(s):
// \regval1_D[28]~33_combout  = ( \dbus[28]~73_combout  & ( \memout_M[2]~0_combout  & ( (!\forw1M_D~combout  & (\regval1_D[28]~60_combout )) # (\forw1M_D~combout  & (((\selmemout_M~DUPLICATE_q ) # (\restmp_M[28]~DUPLICATE_q )))) ) ) ) # ( 
// !\dbus[28]~73_combout  & ( \memout_M[2]~0_combout  & ( (!\forw1M_D~combout  & (\regval1_D[28]~60_combout )) # (\forw1M_D~combout  & (((\restmp_M[28]~DUPLICATE_q  & !\selmemout_M~DUPLICATE_q )))) ) ) ) # ( \dbus[28]~73_combout  & ( !\memout_M[2]~0_combout  
// & ( (!\forw1M_D~combout  & (\regval1_D[28]~60_combout )) # (\forw1M_D~combout  & (((\restmp_M[28]~DUPLICATE_q  & !\selmemout_M~DUPLICATE_q )))) ) ) ) # ( !\dbus[28]~73_combout  & ( !\memout_M[2]~0_combout  & ( (!\forw1M_D~combout  & 
// (\regval1_D[28]~60_combout )) # (\forw1M_D~combout  & (((\restmp_M[28]~DUPLICATE_q  & !\selmemout_M~DUPLICATE_q )))) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\regval1_D[28]~60_combout ),
	.datac(!\restmp_M[28]~DUPLICATE_q ),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!\dbus[28]~73_combout ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[28]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[28]~33 .extended_lut = "off";
defparam \regval1_D[28]~33 .lut_mask = 64'h2722272227222777;
defparam \regval1_D[28]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N51
cyclonev_lcell_comb \regval1_D[28]~34 (
// Equation(s):
// \regval1_D[28]~34_combout  = ( \Selector3~1_combout  & ( (!\forw1A_D~2_combout  & (((\regval1_D[28]~33_combout )))) # (\forw1A_D~2_combout  & (((\result_A[28]~32_combout )) # (\result_A[1]~4_combout ))) ) ) # ( !\Selector3~1_combout  & ( 
// (!\forw1A_D~2_combout  & (\regval1_D[28]~33_combout )) # (\forw1A_D~2_combout  & ((\result_A[28]~32_combout ))) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\regval1_D[28]~33_combout ),
	.datac(!\result_A[28]~32_combout ),
	.datad(!\forw1A_D~2_combout ),
	.datae(gnd),
	.dataf(!\Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[28]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[28]~34 .extended_lut = "off";
defparam \regval1_D[28]~34 .lut_mask = 64'h330F330F335F335F;
defparam \regval1_D[28]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N52
dffeas \regval1_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[28]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[28] .is_wysiwyg = "true";
defparam \regval1_A[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( alufunc_A[1] & ( \aluin2_A[28]~11_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (alufunc_A[2] & (!\alufunc_A[3]~DUPLICATE_q  $ (regval1_A[28])))) ) ) ) # ( !alufunc_A[1] & ( \aluin2_A[28]~11_combout  & ( (alufunc_A[2] & 
// (!\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q  & !regval1_A[28]))))) ) ) ) # ( alufunc_A[1] & ( !\aluin2_A[28]~11_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (alufunc_A[2] & (!\alufunc_A[3]~DUPLICATE_q  $ (!regval1_A[28])))) ) ) ) # ( 
// !alufunc_A[1] & ( !\aluin2_A[28]~11_combout  & ( (alufunc_A[2] & (!\alufunc_A[3]~DUPLICATE_q  $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!regval1_A[28]))))) ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[2]),
	.datad(!regval1_A[28]),
	.datae(!alufunc_A[1]),
	.dataf(!\aluin2_A[28]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h05060408060A0804;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \Add2~33_sumout  & ( (((\Selector0~2_combout  & \Add1~33_sumout )) # (\Selector0~1_combout )) # (\Selector3~0_combout ) ) ) # ( !\Add2~33_sumout  & ( ((\Selector0~2_combout  & \Add1~33_sumout )) # (\Selector3~0_combout ) ) )

	.dataa(!\Selector3~0_combout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Add1~33_sumout ),
	.datad(!\Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h5757575757FF57FF;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \aluout_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector3~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[28] .is_wysiwyg = "true";
defparam \aluout_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = ( \aluout_M[31]~DUPLICATE_q  & ( aluout_M[29] & ( (aluout_M[28] & (\aluout_M[27]~DUPLICATE_q  & (aluout_M[30] & !aluout_M[0]))) ) ) )

	.dataa(!aluout_M[28]),
	.datab(!\aluout_M[27]~DUPLICATE_q ),
	.datac(!aluout_M[30]),
	.datad(!aluout_M[0]),
	.datae(!\aluout_M[31]~DUPLICATE_q ),
	.dataf(!aluout_M[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~0 .extended_lut = "off";
defparam \Equal8~0 .lut_mask = 64'h0000000000000100;
defparam \Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( !aluout_M[5] & ( (!aluout_M[7] & (!aluout_M[2] & !aluout_M[4])) ) )

	.dataa(!aluout_M[7]),
	.datab(!aluout_M[2]),
	.datac(!aluout_M[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'h8080808000000000;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = ( \always4~0_combout  & ( \dmem~33_combout  & ( (\dmem~34_combout  & (\Equal8~2_combout  & (\Equal8~0_combout  & \Equal8~1_combout ))) ) ) )

	.dataa(!\dmem~34_combout ),
	.datab(!\Equal8~2_combout ),
	.datac(!\Equal8~0_combout ),
	.datad(!\Equal8~1_combout ),
	.datae(!\always4~0_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~0 .extended_lut = "off";
defparam \always3~0 .lut_mask = 64'h0000000000000001;
defparam \always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N5
dffeas \HexOut[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[8] .is_wysiwyg = "true";
defparam \HexOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N44
dffeas \led[8]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N12
cyclonev_lcell_comb \memout_M[8]~14 (
// Equation(s):
// \memout_M[8]~14_combout  = ( \led[8]~_Duplicate_1_q  & ( (\dmem~40_combout  & ((HexOut[8]) # (aluout_M[5]))) ) ) # ( !\led[8]~_Duplicate_1_q  & ( (!aluout_M[5] & (\dmem~40_combout  & HexOut[8])) ) )

	.dataa(!aluout_M[5]),
	.datab(!\dmem~40_combout ),
	.datac(!HexOut[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\led[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[8]~14 .extended_lut = "off";
defparam \memout_M[8]~14 .lut_mask = 64'h0202020213131313;
defparam \memout_M[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N57
cyclonev_lcell_comb \memout_M[8]~15 (
// Equation(s):
// \memout_M[8]~15_combout  = ( \memout_M[8]~14_combout  & ( (\Equal8~4_combout  & (\WideNor0~combout  & ((!\keys|Equal0~1_combout ) # (aluout_M[2])))) ) )

	.dataa(!\keys|Equal0~1_combout ),
	.datab(!aluout_M[2]),
	.datac(!\Equal8~4_combout ),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\memout_M[8]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[8]~15 .extended_lut = "off";
defparam \memout_M[8]~15 .lut_mask = 64'h00000000000B000B;
defparam \memout_M[8]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N59
dffeas \restmp_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[8]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[8] .is_wysiwyg = "true";
defparam \restmp_M[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \result_M[8]~19 (
// Equation(s):
// \result_M[8]~19_combout  = ( restmp_M[8] & ( \dbus[8]~56_combout  & ( (!\selmemout_M~DUPLICATE_q ) # ((\memout_M[8]~15_combout ) # (\memout_M[2]~0_combout )) ) ) ) # ( !restmp_M[8] & ( \dbus[8]~56_combout  & ( (\selmemout_M~DUPLICATE_q  & 
// ((\memout_M[8]~15_combout ) # (\memout_M[2]~0_combout ))) ) ) ) # ( restmp_M[8] & ( !\dbus[8]~56_combout  & ( (!\selmemout_M~DUPLICATE_q ) # (\memout_M[8]~15_combout ) ) ) ) # ( !restmp_M[8] & ( !\dbus[8]~56_combout  & ( (\selmemout_M~DUPLICATE_q  & 
// \memout_M[8]~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\memout_M[8]~15_combout ),
	.datae(!restmp_M[8]),
	.dataf(!\dbus[8]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[8]~19 .extended_lut = "off";
defparam \result_M[8]~19 .lut_mask = 64'h0033CCFF0333CFFF;
defparam \result_M[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N1
dffeas \result_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_M[8]~19_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[8] .is_wysiwyg = "true";
defparam \result_W[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N8
dffeas \regs_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[8]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N4
dffeas \regs~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[8]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~9 .is_wysiwyg = "true";
defparam \regs~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \regval1_D[8]~96 (
// Equation(s):
// \regval1_D[8]~96_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~9_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[21])))))) # (\forw1W_D~combout  & (result_W[8])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a8 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[21])))))) # (\forw1W_D~combout  & (result_W[8])) ) )

	.dataa(!result_W[8]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!regs_rtl_0_bypass[21]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[8]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[8]~96 .extended_lut = "on";
defparam \regval1_D[8]~96 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval1_D[8]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \regval1_D[8]~22 (
// Equation(s):
// \regval1_D[8]~22_combout  = ( \regval1_D[8]~96_combout  & ( (!\forw1A_D~2_combout  & ((!\forw1M_D~combout ) # ((\result_M[8]~19_combout )))) # (\forw1A_D~2_combout  & (((\result_A[8]~24_combout )))) ) ) # ( !\regval1_D[8]~96_combout  & ( 
// (!\forw1A_D~2_combout  & (\forw1M_D~combout  & ((\result_M[8]~19_combout )))) # (\forw1A_D~2_combout  & (((\result_A[8]~24_combout )))) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\result_A[8]~24_combout ),
	.datac(!\forw1A_D~2_combout ),
	.datad(!\result_M[8]~19_combout ),
	.datae(gnd),
	.dataf(!\regval1_D[8]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[8]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[8]~22 .extended_lut = "off";
defparam \regval1_D[8]~22 .lut_mask = 64'h03530353A3F3A3F3;
defparam \regval1_D[8]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N10
dffeas \regval1_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[8]~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[8] .is_wysiwyg = "true";
defparam \regval1_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N45
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \aluin2_A[8]~17_combout  & ( regval1_A[8] & ( (alufunc_A[2] & ((!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q )) # (\alufunc_A[1]~DUPLICATE_q  & (\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\aluin2_A[8]~17_combout  & ( regval1_A[8] & ( (alufunc_A[2] & ((!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q )))) ) 
// ) ) # ( \aluin2_A[8]~17_combout  & ( !regval1_A[8] & ( (alufunc_A[2] & ((!\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[1]~DUPLICATE_q  & (!\alufunc_A[3]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q 
// )))) ) ) ) # ( !\aluin2_A[8]~17_combout  & ( !regval1_A[8] & ( (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[2] & ((!\alufunc_A[1]~DUPLICATE_q ) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\alufunc_A[1]~DUPLICATE_q ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[2]),
	.datae(!\aluin2_A[8]~17_combout ),
	.dataf(!regval1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h0032006800680098;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( \Add1~101_sumout  & ( \Selector23~0_combout  & ( alufunc_A[5] ) ) ) # ( !\Add1~101_sumout  & ( \Selector23~0_combout  & ( alufunc_A[5] ) ) ) # ( \Add1~101_sumout  & ( !\Selector23~0_combout  & ( (alufunc_A[5] & 
// (((\Selector0~1_combout  & \Add2~101_sumout )) # (\Selector0~2_combout ))) ) ) ) # ( !\Add1~101_sumout  & ( !\Selector23~0_combout  & ( (alufunc_A[5] & (\Selector0~1_combout  & \Add2~101_sumout )) ) ) )

	.dataa(!\Selector0~2_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add2~101_sumout ),
	.datae(!\Add1~101_sumout ),
	.dataf(!\Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'h0003111333333333;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \result_A[8]~24 (
// Equation(s):
// \result_A[8]~24_combout  = ( \selaluout_A~q  & ( \Selector23~2_combout  ) ) # ( !\selaluout_A~q  & ( pcplus_A[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[8]),
	.datad(!\Selector23~2_combout ),
	.datae(gnd),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[8]~24 .extended_lut = "off";
defparam \result_A[8]~24 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \result_A[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N32
dffeas \regs_rtl_1_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[8]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N59
dffeas \regs~42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[8]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~42 .is_wysiwyg = "true";
defparam \regs~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \regval2_D[8]~96 (
// Equation(s):
// \regval2_D[8]~96_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~42_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[21])))))) # (\forw2W_D~combout  & (((result_W[8])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a8 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[21])))))) # (\forw2W_D~combout  & (((result_W[8])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[8]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a8 ),
	.datad(!regs_rtl_1_bypass[21]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~42_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[8]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[8]~96 .extended_lut = "on";
defparam \regval2_D[8]~96 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[8]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \regval2_D[8]~26 (
// Equation(s):
// \regval2_D[8]~26_combout  = ( \regval2_D[8]~96_combout  & ( (!\forw2A_D~2_combout  & ((!\forw2M_D~combout ) # ((\result_M[8]~19_combout )))) # (\forw2A_D~2_combout  & (((\result_A[8]~24_combout )))) ) ) # ( !\regval2_D[8]~96_combout  & ( 
// (!\forw2A_D~2_combout  & (\forw2M_D~combout  & ((\result_M[8]~19_combout )))) # (\forw2A_D~2_combout  & (((\result_A[8]~24_combout )))) ) )

	.dataa(!\forw2A_D~2_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_A[8]~24_combout ),
	.datad(!\result_M[8]~19_combout ),
	.datae(gnd),
	.dataf(!\regval2_D[8]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[8]~26 .extended_lut = "off";
defparam \regval2_D[8]~26 .lut_mask = 64'h052705278DAF8DAF;
defparam \regval2_D[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N35
dffeas \regval2_A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[8]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \Add1~101_sumout  & ( \Selector23~0_combout  ) ) # ( !\Add1~101_sumout  & ( \Selector23~0_combout  ) ) # ( \Add1~101_sumout  & ( !\Selector23~0_combout  & ( ((\Add2~101_sumout  & \Selector0~1_combout )) # (\Selector0~2_combout ) 
// ) ) ) # ( !\Add1~101_sumout  & ( !\Selector23~0_combout  & ( (\Add2~101_sumout  & \Selector0~1_combout ) ) ) )

	.dataa(!\Selector0~2_combout ),
	.datab(!\Add2~101_sumout ),
	.datac(!\Selector0~1_combout ),
	.datad(gnd),
	.datae(!\Add1~101_sumout ),
	.dataf(!\Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h03035757FFFFFFFF;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N11
dffeas \aluout_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector23~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[8] .is_wysiwyg = "true";
defparam \aluout_M[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( !aluout_M[11] & ( !aluout_M[3] & ( (!aluout_M[9] & (!aluout_M[8] & (!\aluout_M[6]~DUPLICATE_q  & !\aluout_M[10]~DUPLICATE_q ))) ) ) )

	.dataa(!aluout_M[9]),
	.datab(!aluout_M[8]),
	.datac(!\aluout_M[6]~DUPLICATE_q ),
	.datad(!\aluout_M[10]~DUPLICATE_q ),
	.datae(!aluout_M[11]),
	.dataf(!aluout_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'h8000000000000000;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N33
cyclonev_lcell_comb \dbus[0]~90 (
// Equation(s):
// \dbus[0]~90_combout  = ( !aluout_M[5] & ( (aluout_M[7] & (aluout_M[2] & !aluout_M[4])) ) )

	.dataa(!aluout_M[7]),
	.datab(!aluout_M[2]),
	.datac(gnd),
	.datad(!aluout_M[4]),
	.datae(gnd),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~90 .extended_lut = "off";
defparam \dbus[0]~90 .lut_mask = 64'h1100110000000000;
defparam \dbus[0]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \keys|wrKctrl (
// Equation(s):
// \keys|wrKctrl~combout  = ( \always4~0_combout  & ( \dbus[0]~90_combout  & ( (\dmem~34_combout  & (\Equal8~0_combout  & (\Equal8~2_combout  & \Equal8~1_combout ))) ) ) )

	.dataa(!\dmem~34_combout ),
	.datab(!\Equal8~0_combout ),
	.datac(!\Equal8~2_combout ),
	.datad(!\Equal8~1_combout ),
	.datae(!\always4~0_combout ),
	.dataf(!\dbus[0]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|wrKctrl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|wrKctrl .extended_lut = "off";
defparam \keys|wrKctrl .lut_mask = 64'h0000000000000001;
defparam \keys|wrKctrl .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N24
cyclonev_lcell_comb \keys|ie~0 (
// Equation(s):
// \keys|ie~0_combout  = ( \dbus[3]~87_combout  & ( (\keys|ie~q ) # (\keys|wrKctrl~combout ) ) ) # ( !\dbus[3]~87_combout  & ( (!\keys|wrKctrl~combout  & ((\keys|ie~q ))) # (\keys|wrKctrl~combout  & (\dbus[3]~103_combout )) ) )

	.dataa(gnd),
	.datab(!\keys|wrKctrl~combout ),
	.datac(!\dbus[3]~103_combout ),
	.datad(!\keys|ie~q ),
	.datae(gnd),
	.dataf(!\dbus[3]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ie~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ie~0 .extended_lut = "off";
defparam \keys|ie~0 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \keys|ie~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N25
dffeas \keys|ie (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|ie~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|ie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|ie .is_wysiwyg = "true";
defparam \keys|ie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N12
cyclonev_lcell_comb \dbus[3]~89 (
// Equation(s):
// \dbus[3]~89_combout  = ( \dbus[3]~88_combout  & ( \KEY[3]~input_o  & ( ((\keys|ie~q  & (\dbus[0]~4_combout  & \keys|DBUS[31]~1_combout ))) # (\switches|DBUS[31]~1_combout ) ) ) ) # ( !\dbus[3]~88_combout  & ( \KEY[3]~input_o  & ( (\keys|ie~q  & 
// (\dbus[0]~4_combout  & \keys|DBUS[31]~1_combout )) ) ) ) # ( \dbus[3]~88_combout  & ( !\KEY[3]~input_o  & ( ((\keys|DBUS[31]~1_combout  & ((!\dbus[0]~4_combout ) # (\keys|ie~q )))) # (\switches|DBUS[31]~1_combout ) ) ) ) # ( !\dbus[3]~88_combout  & ( 
// !\KEY[3]~input_o  & ( (\keys|DBUS[31]~1_combout  & ((!\dbus[0]~4_combout ) # (\keys|ie~q ))) ) ) )

	.dataa(!\keys|ie~q ),
	.datab(!\switches|DBUS[31]~1_combout ),
	.datac(!\dbus[0]~4_combout ),
	.datad(!\keys|DBUS[31]~1_combout ),
	.datae(!\dbus[3]~88_combout ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~89 .extended_lut = "off";
defparam \dbus[3]~89 .lut_mask = 64'h00F533F700053337;
defparam \dbus[3]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \result_M[3]~29 (
// Equation(s):
// \result_M[3]~29_combout  = ( \dbus[3]~87_combout  & ( \memout_M[3]~21_combout  & ( \selmemout_M~DUPLICATE_q  ) ) ) # ( !\dbus[3]~87_combout  & ( \memout_M[3]~21_combout  & ( \selmemout_M~DUPLICATE_q  ) ) ) # ( \dbus[3]~87_combout  & ( 
// !\memout_M[3]~21_combout  & ( (\selmemout_M~DUPLICATE_q  & \memout_M[2]~0_combout ) ) ) ) # ( !\dbus[3]~87_combout  & ( !\memout_M[3]~21_combout  & ( (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & ((\dbus[3]~84_combout ) # (\dbus[3]~89_combout 
// )))) ) ) )

	.dataa(!\dbus[3]~89_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbus[3]~84_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\dbus[3]~87_combout ),
	.dataf(!\memout_M[3]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[3]~29 .extended_lut = "off";
defparam \result_M[3]~29 .lut_mask = 64'h0013003333333333;
defparam \result_M[3]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N1
dffeas \regs_rtl_1_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[3]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N30
cyclonev_lcell_comb \regs~37feeder (
// Equation(s):
// \regs~37feeder_combout  = ( \wregval_W[3]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[3]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~37feeder .extended_lut = "off";
defparam \regs~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N31
dffeas \regs~37 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~37 .is_wysiwyg = "true";
defparam \regs~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N0
cyclonev_lcell_comb \regval2_D[3]~44 (
// Equation(s):
// \regval2_D[3]~44_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~37_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[16])))))) # (\forw2W_D~combout  & (((result_W[3])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a3 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[16])))))) # (\forw2W_D~combout  & (((result_W[3])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[3]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a3 ),
	.datad(!regs_rtl_1_bypass[16]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~37_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[3]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[3]~44 .extended_lut = "on";
defparam \regval2_D[3]~44 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[3]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \regval2_D[3]~43 (
// Equation(s):
// \regval2_D[3]~43_combout  = ( \result_A[3]~36_combout  & ( \regval2_D[3]~44_combout  & ( (((!\forw2M_D~combout ) # (\forw2A_D~2_combout )) # (\result_M[3]~30_combout )) # (\result_M[3]~29_combout ) ) ) ) # ( !\result_A[3]~36_combout  & ( 
// \regval2_D[3]~44_combout  & ( (!\forw2A_D~2_combout  & (((!\forw2M_D~combout ) # (\result_M[3]~30_combout )) # (\result_M[3]~29_combout ))) ) ) ) # ( \result_A[3]~36_combout  & ( !\regval2_D[3]~44_combout  & ( ((\forw2M_D~combout  & 
// ((\result_M[3]~30_combout ) # (\result_M[3]~29_combout )))) # (\forw2A_D~2_combout ) ) ) ) # ( !\result_A[3]~36_combout  & ( !\regval2_D[3]~44_combout  & ( (!\forw2A_D~2_combout  & (\forw2M_D~combout  & ((\result_M[3]~30_combout ) # 
// (\result_M[3]~29_combout )))) ) ) )

	.dataa(!\result_M[3]~29_combout ),
	.datab(!\result_M[3]~30_combout ),
	.datac(!\forw2A_D~2_combout ),
	.datad(!\forw2M_D~combout ),
	.datae(!\result_A[3]~36_combout ),
	.dataf(!\regval2_D[3]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[3]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[3]~43 .extended_lut = "off";
defparam \regval2_D[3]~43 .lut_mask = 64'h00700F7FF070FF7F;
defparam \regval2_D[3]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N49
dffeas \regval2_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[3]~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[3] .is_wysiwyg = "true";
defparam \regval2_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \Add2~9_sumout  & ( \alufunc_A[3]~DUPLICATE_q  & ( (alufunc_A[5] & ((\Selector0~0_combout ) # (\Selector27~0_combout ))) ) ) ) # ( !\Add2~9_sumout  & ( \alufunc_A[3]~DUPLICATE_q  & ( (\Selector27~0_combout  & alufunc_A[5]) ) ) ) 
// # ( \Add2~9_sumout  & ( !\alufunc_A[3]~DUPLICATE_q  & ( (alufunc_A[5] & (((\Add1~9_sumout  & \Selector0~0_combout )) # (\Selector27~0_combout ))) ) ) ) # ( !\Add2~9_sumout  & ( !\alufunc_A[3]~DUPLICATE_q  & ( (alufunc_A[5] & (((\Add1~9_sumout  & 
// \Selector0~0_combout )) # (\Selector27~0_combout ))) ) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Selector27~0_combout ),
	.datac(!alufunc_A[5]),
	.datad(!\Selector0~0_combout ),
	.datae(!\Add2~9_sumout ),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h030703070303030F;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \result_A[4]~2 (
// Equation(s):
// \result_A[4]~2_combout  = ( \selaluout_A~q  & ( \Selector27~2_combout  ) ) # ( !\selaluout_A~q  & ( pcplus_A[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[4]),
	.datad(!\Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[4]~2 .extended_lut = "off";
defparam \result_A[4]~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \result_A[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N23
dffeas \restmp_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[4]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[4] .is_wysiwyg = "true";
defparam \restmp_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N15
cyclonev_lcell_comb \result_M[4]~2 (
// Equation(s):
// \result_M[4]~2_combout  = ( \memout_M[2]~0_combout  & ( \dbus[4]~18_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[4]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[4]~18_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[4])) # 
// (\selmemout_M~DUPLICATE_q  & ((\memout_M[4]~8_combout ))) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[4]~18_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[4])) # (\selmemout_M~DUPLICATE_q  & ((\memout_M[4]~8_combout ))) ) ) ) # ( 
// !\memout_M[2]~0_combout  & ( !\dbus[4]~18_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[4])) # (\selmemout_M~DUPLICATE_q  & ((\memout_M[4]~8_combout ))) ) ) )

	.dataa(!restmp_M[4]),
	.datab(!\memout_M[4]~8_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[4]~2 .extended_lut = "off";
defparam \result_M[4]~2 .lut_mask = 64'h5353535353535F5F;
defparam \result_M[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N17
dffeas \result_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[4]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[4] .is_wysiwyg = "true";
defparam \result_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N55
dffeas \regs_rtl_1_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N1
dffeas \regs~38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~38 .is_wysiwyg = "true";
defparam \regs~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \regval2_D[4]~156 (
// Equation(s):
// \regval2_D[4]~156_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~38_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[17])))))) # (\forw2W_D~combout  & (((result_W[4])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  
// & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a4 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[17])))))) # (\forw2W_D~combout  & (((result_W[4])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[4]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a4 ),
	.datad(!regs_rtl_1_bypass[17]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~38_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[4]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[4]~156 .extended_lut = "on";
defparam \regval2_D[4]~156 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[4]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \regval2_D[4]~6 (
// Equation(s):
// \regval2_D[4]~6_combout  = ( \result_M[4]~2_combout  & ( (!\forw2A_D~2_combout  & (((\regval2_D[4]~156_combout )) # (\forw2M_D~combout ))) # (\forw2A_D~2_combout  & (((\result_A[4]~2_combout )))) ) ) # ( !\result_M[4]~2_combout  & ( (!\forw2A_D~2_combout  
// & (!\forw2M_D~combout  & ((\regval2_D[4]~156_combout )))) # (\forw2A_D~2_combout  & (((\result_A[4]~2_combout )))) ) )

	.dataa(!\forw2A_D~2_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_A[4]~2_combout ),
	.datad(!\regval2_D[4]~156_combout ),
	.datae(gnd),
	.dataf(!\result_M[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[4]~6 .extended_lut = "off";
defparam \regval2_D[4]~6 .lut_mask = 64'h058D058D27AF27AF;
defparam \regval2_D[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N32
dffeas \regval2_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[4]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \Selector27~0_combout  ) # ( !\Selector27~0_combout  & ( (\Selector0~0_combout  & ((!\alufunc_A[3]~DUPLICATE_q  & (\Add1~9_sumout )) # (\alufunc_A[3]~DUPLICATE_q  & ((\Add2~9_sumout ))))) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Selector0~0_combout ),
	.datac(!\alufunc_A[3]~DUPLICATE_q ),
	.datad(!\Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h10131013FFFFFFFF;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N38
dffeas \aluout_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector27~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[4] .is_wysiwyg = "true";
defparam \aluout_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \dbus[2]~10 (
// Equation(s):
// \dbus[2]~10_combout  = ( aluout_M[4] & ( (!\wrmem_M~q  & (aluout_M[7] & (!aluout_M[5] & !aluout_M[2]))) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!aluout_M[7]),
	.datac(!aluout_M[5]),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!aluout_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~10 .extended_lut = "off";
defparam \dbus[2]~10 .lut_mask = 64'h0000000020002000;
defparam \dbus[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \wmemval_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7] .is_wysiwyg = "true";
defparam \wmemval_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N14
dffeas \switches|sdata[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|sdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[7]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|sdata[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N3
cyclonev_lcell_comb \dbus[7]~14 (
// Equation(s):
// \dbus[7]~14_combout  = ( wmemval_M[7] & ( \switches|sdata[7]~DUPLICATE_q  & ( ((\dbus[2]~10_combout  & (\Equal8~6_combout  & \Equal8~3_combout ))) # (\wrmem_M~DUPLICATE_q ) ) ) ) # ( !wmemval_M[7] & ( \switches|sdata[7]~DUPLICATE_q  & ( 
// (\dbus[2]~10_combout  & (\Equal8~6_combout  & \Equal8~3_combout )) ) ) ) # ( wmemval_M[7] & ( !\switches|sdata[7]~DUPLICATE_q  & ( \wrmem_M~DUPLICATE_q  ) ) )

	.dataa(!\dbus[2]~10_combout ),
	.datab(!\Equal8~6_combout ),
	.datac(!\Equal8~3_combout ),
	.datad(!\wrmem_M~DUPLICATE_q ),
	.datae(!wmemval_M[7]),
	.dataf(!\switches|sdata[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~14 .extended_lut = "off";
defparam \dbus[7]~14 .lut_mask = 64'h000000FF010101FF;
defparam \dbus[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~2_combout  = ( !\dbus[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[43]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N53
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[7]~15_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1400000101042005020400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[7]~15_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \dmem~69 (
// Equation(s):
// \dmem~69_combout  = ( !\dbus[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~69 .extended_lut = "off";
defparam \dmem~69 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N37
dffeas \dmem~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \dbus[7]~13 (
// Equation(s):
// \dbus[7]~13_combout  = ( \dmem~8_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ))))) ) ) # ( !\dmem~8_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~8_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~13 .extended_lut = "off";
defparam \dbus[7]~13 .lut_mask = 64'hBABFBABF10151015;
defparam \dbus[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N43
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \dbus[7]~15 (
// Equation(s):
// \dbus[7]~15_combout  = ( \dbus[10]~3_combout  & ( dmem_rtl_0_bypass[44] & ( ((!\dmem~41_combout  & ((\dbus[7]~13_combout ))) # (\dmem~41_combout  & (!dmem_rtl_0_bypass[43]))) # (\dbus[7]~14_combout ) ) ) ) # ( !\dbus[10]~3_combout  & ( 
// dmem_rtl_0_bypass[44] & ( \dbus[7]~14_combout  ) ) ) # ( \dbus[10]~3_combout  & ( !dmem_rtl_0_bypass[44] & ( (!dmem_rtl_0_bypass[43]) # (\dbus[7]~14_combout ) ) ) ) # ( !\dbus[10]~3_combout  & ( !dmem_rtl_0_bypass[44] & ( \dbus[7]~14_combout  ) ) )

	.dataa(!\dbus[7]~14_combout ),
	.datab(!\dmem~41_combout ),
	.datac(!dmem_rtl_0_bypass[43]),
	.datad(!\dbus[7]~13_combout ),
	.datae(!\dbus[10]~3_combout ),
	.dataf(!dmem_rtl_0_bypass[44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~15 .extended_lut = "off";
defparam \dbus[7]~15 .lut_mask = 64'h5555F5F5555575FD;
defparam \dbus[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N51
cyclonev_lcell_comb \memout_M[7]~32 (
// Equation(s):
// \memout_M[7]~32_combout  = ( \dbus[7]~15_combout  & ( (\memout_M[7]~6_combout ) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[7]~15_combout  & ( \memout_M[7]~6_combout  ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(!\memout_M[7]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[7]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[7]~32 .extended_lut = "off";
defparam \memout_M[7]~32 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \memout_M[7]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N53
dffeas \memout_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[7]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[7] .is_wysiwyg = "true";
defparam \memout_W[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N15
cyclonev_lcell_comb \wregval_W[7]~2 (
// Equation(s):
// \wregval_W[7]~2_combout  = ( \selpcplus_W~DUPLICATE_q  & ( memout_W[7] & ( (!\selaluout_W~q  & (((pcplus_W[7])) # (\selmemout_W~q ))) # (\selaluout_W~q  & (((aluout_W[7])))) ) ) ) # ( !\selpcplus_W~DUPLICATE_q  & ( memout_W[7] & ( (!\selaluout_W~q  & 
// (\selmemout_W~q )) # (\selaluout_W~q  & ((aluout_W[7]))) ) ) ) # ( \selpcplus_W~DUPLICATE_q  & ( !memout_W[7] & ( (!\selaluout_W~q  & (!\selmemout_W~q  & ((pcplus_W[7])))) # (\selaluout_W~q  & (((aluout_W[7])))) ) ) ) # ( !\selpcplus_W~DUPLICATE_q  & ( 
// !memout_W[7] & ( (\selaluout_W~q  & aluout_W[7]) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!\selaluout_W~q ),
	.datac(!aluout_W[7]),
	.datad(!pcplus_W[7]),
	.datae(!\selpcplus_W~DUPLICATE_q ),
	.dataf(!memout_W[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[7]~2 .extended_lut = "off";
defparam \wregval_W[7]~2 .lut_mask = 64'h0303038B474747CF;
defparam \wregval_W[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N31
dffeas \regs_rtl_1_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[7]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N38
dffeas \regs~41 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[7]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~41 .is_wysiwyg = "true";
defparam \regs~41 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N30
cyclonev_lcell_comb \regval2_D[7]~160 (
// Equation(s):
// \regval2_D[7]~160_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~41_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[20]))))) # (\forw2W_D~combout  & ((((result_W[7]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a7 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[20]))))) # (\forw2W_D~combout  & ((((result_W[7]))))) ) )

	.dataa(!regs_rtl_1_bypass[20]),
	.datab(!\forw2W_D~combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!result_W[7]),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~41_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[7]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[7]~160 .extended_lut = "on";
defparam \regval2_D[7]~160 .lut_mask = 64'h0C3F0C3F44774477;
defparam \regval2_D[7]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N0
cyclonev_lcell_comb \result_A[7]~1 (
// Equation(s):
// \result_A[7]~1_combout  = ( pcplus_A[7] & ( (!\selaluout_A~q ) # (\Selector24~2_combout ) ) ) # ( !pcplus_A[7] & ( (\selaluout_A~q  & \Selector24~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(!\Selector24~2_combout ),
	.datae(gnd),
	.dataf(!pcplus_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[7]~1 .extended_lut = "off";
defparam \result_A[7]~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \result_A[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N36
cyclonev_lcell_comb \regval2_D[7]~5 (
// Equation(s):
// \regval2_D[7]~5_combout  = ( \result_M[7]~1_combout  & ( (!\forw2A_D~2_combout  & (((\regval2_D[7]~160_combout )) # (\forw2M_D~combout ))) # (\forw2A_D~2_combout  & (((\result_A[7]~1_combout )))) ) ) # ( !\result_M[7]~1_combout  & ( (!\forw2A_D~2_combout  
// & (!\forw2M_D~combout  & (\regval2_D[7]~160_combout ))) # (\forw2A_D~2_combout  & (((\result_A[7]~1_combout )))) ) )

	.dataa(!\forw2A_D~2_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\regval2_D[7]~160_combout ),
	.datad(!\result_A[7]~1_combout ),
	.datae(gnd),
	.dataf(!\result_M[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[7]~5 .extended_lut = "off";
defparam \regval2_D[7]~5 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \regval2_D[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N37
dffeas \regval2_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[7]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[7] .is_wysiwyg = "true";
defparam \regval2_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N12
cyclonev_lcell_comb \aluin2_A[7]~1 (
// Equation(s):
// \aluin2_A[7]~1_combout  = ( regval2_A[7] & ( (!\aluimm_A~DUPLICATE_q ) # (\off_A[7]~DUPLICATE_q ) ) ) # ( !regval2_A[7] & ( (\aluimm_A~DUPLICATE_q  & \off_A[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!regval2_A[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[7]~1 .extended_lut = "off";
defparam \aluin2_A[7]~1 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \aluin2_A[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N21
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( alufunc_A[2] & ( \alufunc_A[3]~DUPLICATE_q  & ( (!regval1_A[7] & ((!\aluin2_A[7]~1_combout  & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\alufunc_A[1]~DUPLICATE_q ))) # (\aluin2_A[7]~1_combout  & (!\alufunc_A[0]~DUPLICATE_q  & 
// !\alufunc_A[1]~DUPLICATE_q )))) # (regval1_A[7] & (!\alufunc_A[0]~DUPLICATE_q  & (!\aluin2_A[7]~1_combout  $ (\alufunc_A[1]~DUPLICATE_q )))) ) ) ) # ( alufunc_A[2] & ( !\alufunc_A[3]~DUPLICATE_q  & ( (!regval1_A[7] & (\aluin2_A[7]~1_combout  & 
// (!\alufunc_A[0]~DUPLICATE_q  $ (!\alufunc_A[1]~DUPLICATE_q )))) # (regval1_A[7] & (!\alufunc_A[1]~DUPLICATE_q  $ (((!\aluin2_A[7]~1_combout  & !\alufunc_A[0]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval1_A[7]),
	.datab(!\aluin2_A[7]~1_combout ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\alufunc_A[1]~DUPLICATE_q ),
	.datae(!alufunc_A[2]),
	.dataf(!\alufunc_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h000017600000E890;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \Add2~5_sumout  & ( ((\Selector0~0_combout  & ((\Add1~5_sumout ) # (\alufunc_A[3]~DUPLICATE_q )))) # (\Selector24~0_combout ) ) ) # ( !\Add2~5_sumout  & ( ((!\alufunc_A[3]~DUPLICATE_q  & (\Selector0~0_combout  & \Add1~5_sumout 
// ))) # (\Selector24~0_combout ) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\Selector0~0_combout ),
	.datac(!\Selector24~0_combout ),
	.datad(!\Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h0F2F0F2F1F3F1F3F;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N41
dffeas \aluout_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[7] .is_wysiwyg = "true";
defparam \aluout_M[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \keys|Equal0~1 (
// Equation(s):
// \keys|Equal0~1_combout  = ( aluout_M[7] & ( !aluout_M[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_M[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal0~1 .extended_lut = "off";
defparam \keys|Equal0~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \keys|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N31
dffeas \wmemval_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2] .is_wysiwyg = "true";
defparam \wmemval_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N11
dffeas \led[2]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \HexOut[2]~1 (
// Equation(s):
// \HexOut[2]~1_combout  = ( !wmemval_M[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[2]~1 .extended_lut = "off";
defparam \HexOut[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N33
cyclonev_lcell_comb \HexOut[2]~feeder (
// Equation(s):
// \HexOut[2]~feeder_combout  = ( \HexOut[2]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[2]~feeder .extended_lut = "off";
defparam \HexOut[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HexOut[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y1_N34
dffeas \HexOut[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[2]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N9
cyclonev_lcell_comb \memout_M[2]~9 (
// Equation(s):
// \memout_M[2]~9_combout  = ( \HexOut[2]~DUPLICATE_q  & ( (aluout_M[5] & (\dmem~40_combout  & \led[2]~_Duplicate_1_q )) ) ) # ( !\HexOut[2]~DUPLICATE_q  & ( (\dmem~40_combout  & ((!aluout_M[5]) # (\led[2]~_Duplicate_1_q ))) ) )

	.dataa(!aluout_M[5]),
	.datab(!\dmem~40_combout ),
	.datac(gnd),
	.datad(!\led[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\HexOut[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[2]~9 .extended_lut = "off";
defparam \memout_M[2]~9 .lut_mask = 64'h2233223300110011;
defparam \memout_M[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N24
cyclonev_lcell_comb \memout_M[2]~10 (
// Equation(s):
// \memout_M[2]~10_combout  = ( \keys|Equal0~1_combout  & ( \memout_M[2]~9_combout  & ( (aluout_M[2] & (\Equal8~4_combout  & \WideNor0~combout )) ) ) ) # ( !\keys|Equal0~1_combout  & ( \memout_M[2]~9_combout  & ( (\Equal8~4_combout  & \WideNor0~combout ) ) ) 
// )

	.dataa(gnd),
	.datab(!aluout_M[2]),
	.datac(!\Equal8~4_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\keys|Equal0~1_combout ),
	.dataf(!\memout_M[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[2]~10 .extended_lut = "off";
defparam \memout_M[2]~10 .lut_mask = 64'h00000000000F0003;
defparam \memout_M[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N20
dffeas \restmp_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[2]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[2] .is_wysiwyg = "true";
defparam \restmp_M[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N30
cyclonev_lcell_comb \result_M[2]~3 (
// Equation(s):
// \result_M[2]~3_combout  = ( \dbus[2]~21_combout  & ( \dbus[2]~24_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[2])))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout )) # (\memout_M[2]~10_combout ))) ) ) ) # ( !\dbus[2]~21_combout  & ( 
// \dbus[2]~24_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[2])))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout )) # (\memout_M[2]~10_combout ))) ) ) ) # ( \dbus[2]~21_combout  & ( !\dbus[2]~24_combout  & ( (!\selmemout_M~DUPLICATE_q  & 
// (((restmp_M[2])))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout )) # (\memout_M[2]~10_combout ))) ) ) ) # ( !\dbus[2]~21_combout  & ( !\dbus[2]~24_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[2]))) # (\selmemout_M~DUPLICATE_q  & 
// (\memout_M[2]~10_combout )) ) ) )

	.dataa(!\memout_M[2]~10_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[2]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\dbus[2]~21_combout ),
	.dataf(!\dbus[2]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[2]~3 .extended_lut = "off";
defparam \result_M[2]~3 .lut_mask = 64'h1D1D1D3F1D3F1D3F;
defparam \result_M[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N32
dffeas \result_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[2]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[2] .is_wysiwyg = "true";
defparam \result_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N44
dffeas \regs_rtl_1_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N2
dffeas \regs~36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~36 .is_wysiwyg = "true";
defparam \regs~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \regval2_D[2]~152 (
// Equation(s):
// \regval2_D[2]~152_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~36_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[15])))))) # (\forw2W_D~combout  & (((result_W[2])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  
// & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a2 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[15])))))) # (\forw2W_D~combout  & (((result_W[2])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[2]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a2 ),
	.datad(!regs_rtl_1_bypass[15]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~36_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[2]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[2]~152 .extended_lut = "on";
defparam \regval2_D[2]~152 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[2]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N33
cyclonev_lcell_comb \regval2_D[2]~7 (
// Equation(s):
// \regval2_D[2]~7_combout  = ( \regval2_D[2]~152_combout  & ( (!\forw2A_D~2_combout  & (((!\forw2M_D~combout ) # (\result_M[2]~3_combout )))) # (\forw2A_D~2_combout  & (\result_A[2]~3_combout )) ) ) # ( !\regval2_D[2]~152_combout  & ( (!\forw2A_D~2_combout  
// & (((\result_M[2]~3_combout  & \forw2M_D~combout )))) # (\forw2A_D~2_combout  & (\result_A[2]~3_combout )) ) )

	.dataa(!\result_A[2]~3_combout ),
	.datab(!\result_M[2]~3_combout ),
	.datac(!\forw2A_D~2_combout ),
	.datad(!\forw2M_D~combout ),
	.datae(gnd),
	.dataf(!\regval2_D[2]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[2]~7 .extended_lut = "off";
defparam \regval2_D[2]~7 .lut_mask = 64'h05350535F535F535;
defparam \regval2_D[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N35
dffeas \regval2_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[2]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[2] .is_wysiwyg = "true";
defparam \regval2_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N0
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \Selector29~0_combout  ) # ( !\Selector29~0_combout  & ( (\Selector0~0_combout  & ((!\alufunc_A[3]~DUPLICATE_q  & (\Add1~13_sumout )) # (\alufunc_A[3]~DUPLICATE_q  & ((\Add2~13_sumout ))))) ) )

	.dataa(!\Add1~13_sumout ),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\Add2~13_sumout ),
	.datad(!\Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h00470047FFFFFFFF;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N5
dffeas \aluout_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector29~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[2] .is_wysiwyg = "true";
defparam \aluout_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N30
cyclonev_lcell_comb \HexOut[5]~feeder (
// Equation(s):
// \HexOut[5]~feeder_combout  = ( wmemval_M[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[5]~feeder .extended_lut = "off";
defparam \HexOut[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HexOut[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N31
dffeas \HexOut[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[5]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N41
dffeas \led[5]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \memout_M[5]~3 (
// Equation(s):
// \memout_M[5]~3_combout  = ( \led[5]~_Duplicate_1_q  & ( aluout_M[5] & ( \dmem~40_combout  ) ) ) # ( \led[5]~_Duplicate_1_q  & ( !aluout_M[5] & ( (\HexOut[5]~DUPLICATE_q  & \dmem~40_combout ) ) ) ) # ( !\led[5]~_Duplicate_1_q  & ( !aluout_M[5] & ( 
// (\HexOut[5]~DUPLICATE_q  & \dmem~40_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HexOut[5]~DUPLICATE_q ),
	.datad(!\dmem~40_combout ),
	.datae(!\led[5]~_Duplicate_1_q ),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[5]~3 .extended_lut = "off";
defparam \memout_M[5]~3 .lut_mask = 64'h000F000F000000FF;
defparam \memout_M[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N48
cyclonev_lcell_comb \memout_M[5]~4 (
// Equation(s):
// \memout_M[5]~4_combout  = ( \memout_M[5]~3_combout  & ( (\WideNor0~combout  & (\Equal8~4_combout  & ((!\keys|Equal0~1_combout ) # (aluout_M[2])))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!aluout_M[2]),
	.datac(!\Equal8~4_combout ),
	.datad(!\keys|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\memout_M[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[5]~4 .extended_lut = "off";
defparam \memout_M[5]~4 .lut_mask = 64'h0000000005010501;
defparam \memout_M[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N46
dffeas \restmp_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[5]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[5] .is_wysiwyg = "true";
defparam \restmp_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \result_M[5]~0 (
// Equation(s):
// \result_M[5]~0_combout  = ( restmp_M[5] & ( \dbus[5]~12_combout  & ( ((!\selmemout_M~DUPLICATE_q ) # (\memout_M[5]~4_combout )) # (\memout_M[2]~0_combout ) ) ) ) # ( !restmp_M[5] & ( \dbus[5]~12_combout  & ( (\selmemout_M~DUPLICATE_q  & 
// ((\memout_M[5]~4_combout ) # (\memout_M[2]~0_combout ))) ) ) ) # ( restmp_M[5] & ( !\dbus[5]~12_combout  & ( (!\selmemout_M~DUPLICATE_q ) # (\memout_M[5]~4_combout ) ) ) ) # ( !restmp_M[5] & ( !\dbus[5]~12_combout  & ( (\selmemout_M~DUPLICATE_q  & 
// \memout_M[5]~4_combout ) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[5]~4_combout ),
	.datad(gnd),
	.datae(!restmp_M[5]),
	.dataf(!\dbus[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[5]~0 .extended_lut = "off";
defparam \result_M[5]~0 .lut_mask = 64'h0303CFCF1313DFDF;
defparam \result_M[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N26
dffeas \result_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[5]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[5] .is_wysiwyg = "true";
defparam \result_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N20
dffeas \regs_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N29
dffeas \regs~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~6 .is_wysiwyg = "true";
defparam \regs~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N18
cyclonev_lcell_comb \regval1_D[5]~164 (
// Equation(s):
// \regval1_D[5]~164_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~6_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[18])))))) # (\forw1W_D~combout  & (result_W[5])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a5 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[18])))))) # (\forw1W_D~combout  & (result_W[5])) ) )

	.dataa(!result_W[5]),
	.datab(!\forw1W_D~combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[18]),
	.datag(!\regs~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[5]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[5]~164 .extended_lut = "on";
defparam \regval1_D[5]~164 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \regval1_D[5]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \regval1_D[5]~0 (
// Equation(s):
// \regval1_D[5]~0_combout  = ( \result_M[5]~0_combout  & ( (!\forw1A_D~2_combout  & (((\regval1_D[5]~164_combout )) # (\forw1M_D~combout ))) # (\forw1A_D~2_combout  & (((\result_A[5]~0_combout )))) ) ) # ( !\result_M[5]~0_combout  & ( (!\forw1A_D~2_combout  
// & (!\forw1M_D~combout  & (\regval1_D[5]~164_combout ))) # (\forw1A_D~2_combout  & (((\result_A[5]~0_combout )))) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\forw1A_D~2_combout ),
	.datac(!\regval1_D[5]~164_combout ),
	.datad(!\result_A[5]~0_combout ),
	.datae(gnd),
	.dataf(!\result_M[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[5]~0 .extended_lut = "off";
defparam \regval1_D[5]~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \regval1_D[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N7
dffeas \regval1_A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[5]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \Selector26~0_combout  ) # ( !\Selector26~0_combout  & ( (\Selector0~0_combout  & ((!\alufunc_A[3]~DUPLICATE_q  & (\Add1~1_sumout )) # (\alufunc_A[3]~DUPLICATE_q  & ((\Add2~1_sumout ))))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\Selector0~0_combout ),
	.datac(!\Add1~1_sumout ),
	.datad(!\Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h02130213FFFFFFFF;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N2
dffeas \aluout_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector26~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[5] .is_wysiwyg = "true";
defparam \aluout_M[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N39
cyclonev_lcell_comb \memout_M[10]~11 (
// Equation(s):
// \memout_M[10]~11_combout  = ( \Equal8~4_combout  & ( \WideNor0~combout  & ( (!aluout_M[5] & \dmem~40_combout ) ) ) )

	.dataa(!aluout_M[5]),
	.datab(gnd),
	.datac(!\dmem~40_combout ),
	.datad(gnd),
	.datae(!\Equal8~4_combout ),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[10]~11 .extended_lut = "off";
defparam \memout_M[10]~11 .lut_mask = 64'h0000000000000A0A;
defparam \memout_M[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N42
cyclonev_lcell_comb \result_A[20]~41 (
// Equation(s):
// \result_A[20]~41_combout  = ( \result_A[20]~11_combout  ) # ( !\result_A[20]~11_combout  & ( \result_A[20]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_A[20]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[20]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[20]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[20]~41 .extended_lut = "off";
defparam \result_A[20]~41 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_A[20]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N44
dffeas \restmp_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[20]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[20] .is_wysiwyg = "true";
defparam \restmp_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \result_M[20]~8 (
// Equation(s):
// \result_M[20]~8_combout  = ( \selmemout_M~DUPLICATE_q  & ( \dbus[20]~36_combout  & ( ((\memout_M[10]~11_combout  & !HexOut[20])) # (\memout_M[2]~0_combout ) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( \dbus[20]~36_combout  & ( restmp_M[20] ) ) ) # ( 
// \selmemout_M~DUPLICATE_q  & ( !\dbus[20]~36_combout  & ( (\memout_M[10]~11_combout  & !HexOut[20]) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( !\dbus[20]~36_combout  & ( restmp_M[20] ) ) )

	.dataa(!\memout_M[10]~11_combout ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!HexOut[20]),
	.datad(!restmp_M[20]),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbus[20]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[20]~8 .extended_lut = "off";
defparam \result_M[20]~8 .lut_mask = 64'h00FF505000FF7373;
defparam \result_M[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N8
dffeas \result_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[20]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[20] .is_wysiwyg = "true";
defparam \result_W[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N32
dffeas \regs_rtl_1_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[20]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N38
dffeas \regs~54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[20]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~54 .is_wysiwyg = "true";
defparam \regs~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \regval2_D[20]~128 (
// Equation(s):
// \regval2_D[20]~128_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~54_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[33])))))) # (\forw2W_D~combout  & (((result_W[20])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout 
//  & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a20 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[33])))))) # (\forw2W_D~combout  & (((result_W[20])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[20]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a20 ),
	.datad(!regs_rtl_1_bypass[33]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~54_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[20]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[20]~128 .extended_lut = "on";
defparam \regval2_D[20]~128 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[20]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \regval2_D[20]~16 (
// Equation(s):
// \regval2_D[20]~16_combout  = ( \regval2_D[20]~128_combout  & ( \result_M[20]~8_combout  & ( ((!\forw2A_D~2_combout ) # (\result_A[20]~11_combout )) # (\result_A[20]~10_combout ) ) ) ) # ( !\regval2_D[20]~128_combout  & ( \result_M[20]~8_combout  & ( 
// (!\forw2A_D~2_combout  & (((\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (((\result_A[20]~11_combout )) # (\result_A[20]~10_combout ))) ) ) ) # ( \regval2_D[20]~128_combout  & ( !\result_M[20]~8_combout  & ( (!\forw2A_D~2_combout  & 
// (((!\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (((\result_A[20]~11_combout )) # (\result_A[20]~10_combout ))) ) ) ) # ( !\regval2_D[20]~128_combout  & ( !\result_M[20]~8_combout  & ( (\forw2A_D~2_combout  & ((\result_A[20]~11_combout ) # 
// (\result_A[20]~10_combout ))) ) ) )

	.dataa(!\result_A[20]~10_combout ),
	.datab(!\forw2A_D~2_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\result_A[20]~11_combout ),
	.datae(!\regval2_D[20]~128_combout ),
	.dataf(!\result_M[20]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[20]~16 .extended_lut = "off";
defparam \regval2_D[20]~16 .lut_mask = 64'h1133D1F31D3FDDFF;
defparam \regval2_D[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N37
dffeas \regval2_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[20]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[20] .is_wysiwyg = "true";
defparam \regval2_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N54
cyclonev_lcell_comb \result_A[20]~10 (
// Equation(s):
// \result_A[20]~10_combout  = ( \Add2~65_sumout  & ( \Add1~65_sumout  & ( (\result_A[1]~4_combout  & (((\Selector11~0_combout ) # (\Selector0~2_combout )) # (\Selector0~1_combout ))) ) ) ) # ( !\Add2~65_sumout  & ( \Add1~65_sumout  & ( 
// (\result_A[1]~4_combout  & ((\Selector11~0_combout ) # (\Selector0~2_combout ))) ) ) ) # ( \Add2~65_sumout  & ( !\Add1~65_sumout  & ( (\result_A[1]~4_combout  & ((\Selector11~0_combout ) # (\Selector0~1_combout ))) ) ) ) # ( !\Add2~65_sumout  & ( 
// !\Add1~65_sumout  & ( (\result_A[1]~4_combout  & \Selector11~0_combout ) ) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector0~2_combout ),
	.datad(!\Selector11~0_combout ),
	.datae(!\Add2~65_sumout ),
	.dataf(!\Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[20]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[20]~10 .extended_lut = "off";
defparam \result_A[20]~10 .lut_mask = 64'h0055115505551555;
defparam \result_A[20]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N8
dffeas \regs_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[20]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N38
dffeas \regs~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[20]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~21 .is_wysiwyg = "true";
defparam \regs~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N6
cyclonev_lcell_comb \regval1_D[20]~128 (
// Equation(s):
// \regval1_D[20]~128_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~21_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[33])))))) # (\forw1W_D~combout  & (result_W[20])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a20 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[33])))))) # (\forw1W_D~combout  & (result_W[20])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[20]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datad(!regs_rtl_0_bypass[33]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[20]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[20]~128 .extended_lut = "on";
defparam \regval1_D[20]~128 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval1_D[20]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \regval1_D[20]~12 (
// Equation(s):
// \regval1_D[20]~12_combout  = ( \regval1_D[20]~128_combout  & ( \result_M[20]~8_combout  & ( ((!\forw1A_D~2_combout ) # (\result_A[20]~11_combout )) # (\result_A[20]~10_combout ) ) ) ) # ( !\regval1_D[20]~128_combout  & ( \result_M[20]~8_combout  & ( 
// (!\forw1A_D~2_combout  & (((\forw1M_D~combout )))) # (\forw1A_D~2_combout  & (((\result_A[20]~11_combout )) # (\result_A[20]~10_combout ))) ) ) ) # ( \regval1_D[20]~128_combout  & ( !\result_M[20]~8_combout  & ( (!\forw1A_D~2_combout  & 
// (((!\forw1M_D~combout )))) # (\forw1A_D~2_combout  & (((\result_A[20]~11_combout )) # (\result_A[20]~10_combout ))) ) ) ) # ( !\regval1_D[20]~128_combout  & ( !\result_M[20]~8_combout  & ( (\forw1A_D~2_combout  & ((\result_A[20]~11_combout ) # 
// (\result_A[20]~10_combout ))) ) ) )

	.dataa(!\result_A[20]~10_combout ),
	.datab(!\forw1A_D~2_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\result_A[20]~11_combout ),
	.datae(!\regval1_D[20]~128_combout ),
	.dataf(!\result_M[20]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[20]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[20]~12 .extended_lut = "off";
defparam \regval1_D[20]~12 .lut_mask = 64'h1133D1F31D3FDDFF;
defparam \regval1_D[20]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N1
dffeas \regval1_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[20]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[20] .is_wysiwyg = "true";
defparam \regval1_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N0
cyclonev_lcell_comb \aluin2_A[20]~25 (
// Equation(s):
// \aluin2_A[20]~25_combout  = ( regval2_A[20] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[31]) ) ) # ( !regval2_A[20] & ( (off_A[31] & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!off_A[31]),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[20]~25 .extended_lut = "off";
defparam \aluin2_A[20]~25 .lut_mask = 64'h03030303F3F3F3F3;
defparam \aluin2_A[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( regval1_A[20] & ( \aluin2_A[20]~25_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & \alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[20] & ( 
// \aluin2_A[20]~25_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  $ (!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & !\alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( regval1_A[20] & ( 
// !\aluin2_A[20]~25_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  $ (!\alufunc_A[3]~DUPLICATE_q ))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & !\alufunc_A[3]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[20] & ( 
// !\aluin2_A[20]~25_combout  & ( (alufunc_A[2] & (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\alufunc_A[3]~DUPLICATE_q ),
	.datae(!regval1_A[20]),
	.dataf(!\aluin2_A[20]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h0054144014404410;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N0
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \Add2~65_sumout  & ( \Add1~65_sumout  & ( ((\Selector11~0_combout ) # (\Selector0~2_combout )) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~65_sumout  & ( \Add1~65_sumout  & ( (\Selector11~0_combout ) # (\Selector0~2_combout ) ) ) 
// ) # ( \Add2~65_sumout  & ( !\Add1~65_sumout  & ( (\Selector11~0_combout ) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~65_sumout  & ( !\Add1~65_sumout  & ( \Selector11~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector0~2_combout ),
	.datad(!\Selector11~0_combout ),
	.datae(!\Add2~65_sumout ),
	.dataf(!\Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h00FF33FF0FFF3FFF;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N2
dffeas \aluout_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector11~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[20] .is_wysiwyg = "true";
defparam \aluout_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N11
dffeas \aluout_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector12~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[19] .is_wysiwyg = "true";
defparam \aluout_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N33
cyclonev_lcell_comb \Equal8~2 (
// Equation(s):
// \Equal8~2_combout  = ( aluout_M[18] & ( aluout_M[17] & ( (aluout_M[20] & (aluout_M[19] & (\aluout_M[15]~DUPLICATE_q  & aluout_M[16]))) ) ) )

	.dataa(!aluout_M[20]),
	.datab(!aluout_M[19]),
	.datac(!\aluout_M[15]~DUPLICATE_q ),
	.datad(!aluout_M[16]),
	.datae(!aluout_M[18]),
	.dataf(!aluout_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~2 .extended_lut = "off";
defparam \Equal8~2 .lut_mask = 64'h0000000000000001;
defparam \Equal8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N18
cyclonev_lcell_comb \Equal8~4 (
// Equation(s):
// \Equal8~4_combout  = ( \dmem~34_combout  & ( (\Equal8~2_combout  & (\Equal8~3_combout  & (\Equal8~1_combout  & \Equal8~0_combout ))) ) )

	.dataa(!\Equal8~2_combout ),
	.datab(!\Equal8~3_combout ),
	.datac(!\Equal8~1_combout ),
	.datad(!\Equal8~0_combout ),
	.datae(gnd),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~4 .extended_lut = "off";
defparam \Equal8~4 .lut_mask = 64'h0000000000010001;
defparam \Equal8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N45
cyclonev_lcell_comb \memout_M[2]~0 (
// Equation(s):
// \memout_M[2]~0_combout  = ( aluout_M[7] & ( \WideNor0~combout  ) ) # ( !aluout_M[7] & ( \WideNor0~combout  & ( (!\Equal8~4_combout ) # (!\keys|Equal0~0_combout ) ) ) ) # ( aluout_M[7] & ( !\WideNor0~combout  ) ) # ( !aluout_M[7] & ( !\WideNor0~combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal8~4_combout ),
	.datad(!\keys|Equal0~0_combout ),
	.datae(!aluout_M[7]),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[2]~0 .extended_lut = "off";
defparam \memout_M[2]~0 .lut_mask = 64'hFFFFFFFFFFF0FFFF;
defparam \memout_M[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N56
dffeas \restmp_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[9]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[9] .is_wysiwyg = "true";
defparam \restmp_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N0
cyclonev_lcell_comb \result_M[9]~20 (
// Equation(s):
// \result_M[9]~20_combout  = ( \dbus[9]~59_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[9])))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[9]~17_combout )) # (\memout_M[2]~0_combout ))) ) ) # ( !\dbus[9]~59_combout  & ( (!\selmemout_M~DUPLICATE_q  
// & ((restmp_M[9]))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[9]~17_combout )) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\memout_M[9]~17_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!restmp_M[9]),
	.datae(gnd),
	.dataf(!\dbus[9]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[9]~20 .extended_lut = "off";
defparam \result_M[9]~20 .lut_mask = 64'h03F303F307F707F7;
defparam \result_M[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N41
dffeas \regs_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[9]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N15
cyclonev_lcell_comb \regs~10feeder (
// Equation(s):
// \regs~10feeder_combout  = ( \wregval_W[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~10feeder .extended_lut = "off";
defparam \regs~10feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y4_N17
dffeas \regs~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~10 .is_wysiwyg = "true";
defparam \regs~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N39
cyclonev_lcell_comb \regval1_D[9]~92 (
// Equation(s):
// \regval1_D[9]~92_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~10_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[22])))))) # (\forw1W_D~combout  & (result_W[9])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a9 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[22])))))) # (\forw1W_D~combout  & (result_W[9])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[9]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[22]),
	.datag(!\regs~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[9]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[9]~92 .extended_lut = "on";
defparam \regval1_D[9]~92 .lut_mask = 64'h1B111B111BBB1BBB;
defparam \regval1_D[9]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N30
cyclonev_lcell_comb \regval1_D[9]~23 (
// Equation(s):
// \regval1_D[9]~23_combout  = ( \regval1_D[9]~92_combout  & ( (!\forw1A_D~2_combout  & (((!\forw1M_D~combout )) # (\result_M[9]~20_combout ))) # (\forw1A_D~2_combout  & (((\result_A[9]~25_combout )))) ) ) # ( !\regval1_D[9]~92_combout  & ( 
// (!\forw1A_D~2_combout  & (\result_M[9]~20_combout  & ((\forw1M_D~combout )))) # (\forw1A_D~2_combout  & (((\result_A[9]~25_combout )))) ) )

	.dataa(!\result_M[9]~20_combout ),
	.datab(!\result_A[9]~25_combout ),
	.datac(!\forw1A_D~2_combout ),
	.datad(!\forw1M_D~combout ),
	.datae(gnd),
	.dataf(!\regval1_D[9]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[9]~23 .extended_lut = "off";
defparam \regval1_D[9]~23 .lut_mask = 64'h03530353F353F353;
defparam \regval1_D[9]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N31
dffeas \regval1_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[9]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[9] .is_wysiwyg = "true";
defparam \regval1_A[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N21
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \Selector0~2_combout  & ( \Selector22~0_combout  ) ) # ( !\Selector0~2_combout  & ( \Selector22~0_combout  ) ) # ( \Selector0~2_combout  & ( !\Selector22~0_combout  & ( ((\Selector0~1_combout  & \Add2~97_sumout )) # 
// (\Add1~97_sumout ) ) ) ) # ( !\Selector0~2_combout  & ( !\Selector22~0_combout  & ( (\Selector0~1_combout  & \Add2~97_sumout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(gnd),
	.datac(!\Add1~97_sumout ),
	.datad(!\Add2~97_sumout ),
	.datae(!\Selector0~2_combout ),
	.dataf(!\Selector22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h00550F5FFFFFFFFF;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N22
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector22~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N13
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector23~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N52
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N19
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N20
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N25
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N18
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = ( dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[12] & ( (dmem_rtl_0_bypass[16] & (dmem_rtl_0_bypass[11] & (!dmem_rtl_0_bypass[14] $ (dmem_rtl_0_bypass[13])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[12] & ( 
// (!dmem_rtl_0_bypass[16] & (dmem_rtl_0_bypass[11] & (!dmem_rtl_0_bypass[14] $ (dmem_rtl_0_bypass[13])))) ) ) ) # ( dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[12] & ( (dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[11] & (!dmem_rtl_0_bypass[14] $ 
// (dmem_rtl_0_bypass[13])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[12] & ( (!dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[11] & (!dmem_rtl_0_bypass[14] $ (dmem_rtl_0_bypass[13])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[16]),
	.datab(!dmem_rtl_0_bypass[14]),
	.datac(!dmem_rtl_0_bypass[11]),
	.datad(!dmem_rtl_0_bypass[13]),
	.datae(!dmem_rtl_0_bypass[15]),
	.dataf(!dmem_rtl_0_bypass[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'h8020401008020401;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N12
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( \dmem~35_combout  & ( (\dmem~37_combout  & (\dmem~38_combout  & (\dmem~39_combout  & \dmem~36_combout ))) ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~39_combout ),
	.datad(!\dmem~36_combout ),
	.datae(gnd),
	.dataf(!\dmem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'h0000000000010001;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N23
dffeas \wmemval_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[27] .is_wysiwyg = "true";
defparam \wmemval_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N21
cyclonev_lcell_comb \dbus[27]~70 (
// Equation(s):
// \dbus[27]~70_combout  = ( \wrmem_M~DUPLICATE_q  & ( wmemval_M[27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[27]),
	.datae(gnd),
	.dataf(!\wrmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[27]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[27]~70 .extended_lut = "off";
defparam \dbus[27]~70 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[27]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N56
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[27]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[27]~71_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[27]~71_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F011C92A24549610A4960000000000000000";
// synopsys translate_on

// Location: FF_X31_Y6_N7
dffeas \dmem~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[27]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \dmem~60 (
// Equation(s):
// \dmem~60_combout  = ( \dmem~28_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ))) ) ) # ( !\dmem~28_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~28_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~60 .extended_lut = "off";
defparam \dmem~60 .lut_mask = 64'h01510151ABFBABFB;
defparam \dmem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \dbus[27]~71 (
// Equation(s):
// \dbus[27]~71_combout  = ( dmem_rtl_0_bypass[83] & ( \dmem~60_combout  & ( (\dbus[27]~70_combout ) # (\dbus[10]~3_combout ) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( \dmem~60_combout  & ( ((dmem_rtl_0_bypass[84] & (\dbus[10]~3_combout  & !\dmem~41_combout ))) # 
// (\dbus[27]~70_combout ) ) ) ) # ( dmem_rtl_0_bypass[83] & ( !\dmem~60_combout  & ( ((\dbus[10]~3_combout  & ((!dmem_rtl_0_bypass[84]) # (\dmem~41_combout )))) # (\dbus[27]~70_combout ) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( !\dmem~60_combout  & ( 
// \dbus[27]~70_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[84]),
	.datab(!\dbus[10]~3_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!\dbus[27]~70_combout ),
	.datae(!dmem_rtl_0_bypass[83]),
	.dataf(!\dmem~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[27]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[27]~71 .extended_lut = "off";
defparam \dbus[27]~71 .lut_mask = 64'h00FF23FF10FF33FF;
defparam \dbus[27]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = ( !alufunc_A[1] & ( (!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[2] & \Add1~37_sumout ))) ) )

	.dataa(!\alufunc_A[3]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[2]),
	.datad(!\Add1~37_sumout ),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~2 .extended_lut = "off";
defparam \Selector4~2 .lut_mask = 64'h0080008000000000;
defparam \Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \result_A[27]~51 (
// Equation(s):
// \result_A[27]~51_combout  = ( \result_A[27]~31_combout  & ( \Selector4~0_combout  ) ) # ( !\result_A[27]~31_combout  & ( \Selector4~0_combout  & ( \result_A[1]~4_combout  ) ) ) # ( \result_A[27]~31_combout  & ( !\Selector4~0_combout  ) ) # ( 
// !\result_A[27]~31_combout  & ( !\Selector4~0_combout  & ( (\result_A[1]~4_combout  & (((\Add2~37_sumout  & \Selector0~1_combout )) # (\Selector4~2_combout ))) ) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\Selector4~2_combout ),
	.datac(!\Add2~37_sumout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\result_A[27]~31_combout ),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[27]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[27]~51 .extended_lut = "off";
defparam \result_A[27]~51 .lut_mask = 64'h1115FFFF5555FFFF;
defparam \result_A[27]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N2
dffeas \restmp_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[27]~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[27] .is_wysiwyg = "true";
defparam \restmp_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N6
cyclonev_lcell_comb \result_M[27]~43 (
// Equation(s):
// \result_M[27]~43_combout  = ( \memout_M[27]~27_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[27]) ) ) # ( !\memout_M[27]~27_combout  & ( (restmp_M[27] & !\selmemout_M~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!restmp_M[27]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memout_M[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[27]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[27]~43 .extended_lut = "off";
defparam \result_M[27]~43 .lut_mask = 64'h303030303F3F3F3F;
defparam \result_M[27]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N7
dffeas \result_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[27]~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[27] .is_wysiwyg = "true";
defparam \result_W[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N14
dffeas \regs_rtl_1_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[27]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N2
dffeas \regs~61 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[27]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~61 .is_wysiwyg = "true";
defparam \regs~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N12
cyclonev_lcell_comb \regval2_D[27]~64 (
// Equation(s):
// \regval2_D[27]~64_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~61_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[40])))))) # (\forw2W_D~combout  & (result_W[27])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a27 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[40])))))) # (\forw2W_D~combout  & (result_W[27])) ) )

	.dataa(!result_W[27]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a27 ),
	.datad(!regs_rtl_1_bypass[40]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~61_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[27]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[27]~64 .extended_lut = "on";
defparam \regval2_D[27]~64 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval2_D[27]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N18
cyclonev_lcell_comb \regval2_D[27]~35 (
// Equation(s):
// \regval2_D[27]~35_combout  = ( \regval2_D[27]~64_combout  & ( \memout_M[2]~0_combout  & ( (!\forw2M_D~combout ) # ((!\selmemout_M~DUPLICATE_q  & ((restmp_M[27]))) # (\selmemout_M~DUPLICATE_q  & (\dbus[27]~71_combout ))) ) ) ) # ( 
// !\regval2_D[27]~64_combout  & ( \memout_M[2]~0_combout  & ( (\forw2M_D~combout  & ((!\selmemout_M~DUPLICATE_q  & ((restmp_M[27]))) # (\selmemout_M~DUPLICATE_q  & (\dbus[27]~71_combout )))) ) ) ) # ( \regval2_D[27]~64_combout  & ( !\memout_M[2]~0_combout  
// & ( (!\forw2M_D~combout ) # ((!\selmemout_M~DUPLICATE_q  & restmp_M[27])) ) ) ) # ( !\regval2_D[27]~64_combout  & ( !\memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & (\forw2M_D~combout  & restmp_M[27])) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\dbus[27]~71_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!restmp_M[27]),
	.datae(!\regval2_D[27]~64_combout ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[27]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[27]~35 .extended_lut = "off";
defparam \regval2_D[27]~35 .lut_mask = 64'h000AF0FA010BF1FB;
defparam \regval2_D[27]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N42
cyclonev_lcell_comb \regval2_D[27]~36 (
// Equation(s):
// \regval2_D[27]~36_combout  = ( \regval2_D[27]~35_combout  & ( (!\forw2A_D~2_combout ) # (((\result_A[1]~4_combout  & \Selector4~1_combout )) # (\result_A[27]~31_combout )) ) ) # ( !\regval2_D[27]~35_combout  & ( (\forw2A_D~2_combout  & 
// (((\result_A[1]~4_combout  & \Selector4~1_combout )) # (\result_A[27]~31_combout ))) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\forw2A_D~2_combout ),
	.datac(!\Selector4~1_combout ),
	.datad(!\result_A[27]~31_combout ),
	.datae(gnd),
	.dataf(!\regval2_D[27]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[27]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[27]~36 .extended_lut = "off";
defparam \regval2_D[27]~36 .lut_mask = 64'h01330133CDFFCDFF;
defparam \regval2_D[27]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N44
dffeas \regval2_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[27]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[27] .is_wysiwyg = "true";
defparam \regval2_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \aluin2_A[27]~10 (
// Equation(s):
// \aluin2_A[27]~10_combout  = ( regval2_A[27] & ( (!\aluimm_A~q ) # (off_A[31]) ) ) # ( !regval2_A[27] & ( (\aluimm_A~q  & off_A[31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~q ),
	.datad(!off_A[31]),
	.datae(gnd),
	.dataf(!regval2_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[27]~10 .extended_lut = "off";
defparam \aluin2_A[27]~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \aluin2_A[27]~10_combout  & ( regval1_A[27] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[1])))) ) ) ) # ( 
// !\aluin2_A[27]~10_combout  & ( regval1_A[27] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( 
// \aluin2_A[27]~10_combout  & ( !regval1_A[27] & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])))) ) ) ) # ( 
// !\aluin2_A[27]~10_combout  & ( !regval1_A[27] & ( (alufunc_A[2] & (\alufunc_A[3]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q ) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(!\aluin2_A[27]~10_combout ),
	.dataf(!regval1_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h1110144014404410;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( \Add1~37_sumout  & ( \Add2~37_sumout  & ( ((\Selector0~2_combout ) # (\Selector4~0_combout )) # (\Selector0~1_combout ) ) ) ) # ( !\Add1~37_sumout  & ( \Add2~37_sumout  & ( (\Selector4~0_combout ) # (\Selector0~1_combout ) ) ) ) 
// # ( \Add1~37_sumout  & ( !\Add2~37_sumout  & ( (\Selector0~2_combout ) # (\Selector4~0_combout ) ) ) ) # ( !\Add1~37_sumout  & ( !\Add2~37_sumout  & ( \Selector4~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector4~0_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\Add1~37_sumout ),
	.dataf(!\Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h0F0F0FFF3F3F3FFF;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N50
dffeas \regs_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[27]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N57
cyclonev_lcell_comb \regs~28feeder (
// Equation(s):
// \regs~28feeder_combout  = ( \wregval_W[27]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[27]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~28feeder .extended_lut = "off";
defparam \regs~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N59
dffeas \regs~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~28 .is_wysiwyg = "true";
defparam \regs~28 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N48
cyclonev_lcell_comb \regval1_D[27]~64 (
// Equation(s):
// \regval1_D[27]~64_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~28_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[40]))))) # (\forw1W_D~combout  & (result_W[27])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a27 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[40]))))) # (\forw1W_D~combout  & (result_W[27])) ) )

	.dataa(!result_W[27]),
	.datab(!regs_rtl_0_bypass[40]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~28_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[27]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[27]~64 .extended_lut = "on";
defparam \regval1_D[27]~64 .lut_mask = 64'h0F330F3355555555;
defparam \regval1_D[27]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N15
cyclonev_lcell_comb \regval1_D[27]~31 (
// Equation(s):
// \regval1_D[27]~31_combout  = ( \forw1M_D~combout  & ( \dbus[27]~71_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[27]))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout )) ) ) ) # ( !\forw1M_D~combout  & ( \dbus[27]~71_combout  & ( 
// \regval1_D[27]~64_combout  ) ) ) # ( \forw1M_D~combout  & ( !\dbus[27]~71_combout  & ( (restmp_M[27] & !\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\forw1M_D~combout  & ( !\dbus[27]~71_combout  & ( \regval1_D[27]~64_combout  ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!restmp_M[27]),
	.datac(!\regval1_D[27]~64_combout ),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\dbus[27]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[27]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[27]~31 .extended_lut = "off";
defparam \regval1_D[27]~31 .lut_mask = 64'h0F0F33000F0F3355;
defparam \regval1_D[27]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N36
cyclonev_lcell_comb \regval1_D[27]~32 (
// Equation(s):
// \regval1_D[27]~32_combout  = ( \result_A[1]~4_combout  & ( \regval1_D[27]~31_combout  & ( ((!\forw1A_D~2_combout ) # (\result_A[27]~31_combout )) # (\Selector4~1_combout ) ) ) ) # ( !\result_A[1]~4_combout  & ( \regval1_D[27]~31_combout  & ( 
// (!\forw1A_D~2_combout ) # (\result_A[27]~31_combout ) ) ) ) # ( \result_A[1]~4_combout  & ( !\regval1_D[27]~31_combout  & ( (\forw1A_D~2_combout  & ((\result_A[27]~31_combout ) # (\Selector4~1_combout ))) ) ) ) # ( !\result_A[1]~4_combout  & ( 
// !\regval1_D[27]~31_combout  & ( (\result_A[27]~31_combout  & \forw1A_D~2_combout ) ) ) )

	.dataa(!\Selector4~1_combout ),
	.datab(!\result_A[27]~31_combout ),
	.datac(!\forw1A_D~2_combout ),
	.datad(gnd),
	.datae(!\result_A[1]~4_combout ),
	.dataf(!\regval1_D[27]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[27]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[27]~32 .extended_lut = "off";
defparam \regval1_D[27]~32 .lut_mask = 64'h03030707F3F3F7F7;
defparam \regval1_D[27]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N37
dffeas \regval1_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[27]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[27] .is_wysiwyg = "true";
defparam \regval1_A[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N15
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( off_A[31] ) + ( regval1_A[27] ) + ( \Add4~114  ))
// \Add4~118  = CARRY(( off_A[31] ) + ( regval1_A[27] ) + ( \Add4~114  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!regval1_A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h0000F0F000005555;
defparam \Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N16
dffeas \jmptarg_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[27] .is_wysiwyg = "true";
defparam \jmptarg_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N15
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( off_A[31] ) + ( pcplus_A[27] ) + ( \Add3~114  ))
// \Add3~118  = CARRY(( off_A[31] ) + ( pcplus_A[27] ) + ( \Add3~114  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!pcplus_A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N16
dffeas \brtarg_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[27] .is_wysiwyg = "true";
defparam \brtarg_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N48
cyclonev_lcell_comb \pcgood_B[27]~29 (
// Equation(s):
// \pcgood_B[27]~29_combout  = ( brtarg_M[27] & ( ((!\isjump_M~q  & ((pcplus_M[27]))) # (\isjump_M~q  & (jmptarg_M[27]))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[27] & ( (!\dobranch_M~q  & ((!\isjump_M~q  & ((pcplus_M[27]))) # (\isjump_M~q  & (jmptarg_M[27])))) 
// ) )

	.dataa(!\isjump_M~q ),
	.datab(!\dobranch_M~q ),
	.datac(!jmptarg_M[27]),
	.datad(!pcplus_M[27]),
	.datae(gnd),
	.dataf(!brtarg_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[27]~29 .extended_lut = "off";
defparam \pcgood_B[27]~29 .lut_mask = 64'h048C048C37BF37BF;
defparam \pcgood_B[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N54
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( PC[27] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\stall_D~1_combout ) # (\Add0~105_sumout ))) ) ) ) # ( !PC[27] & ( \Equal1~17_combout  & ( (\Add0~105_sumout  & (!\stall_D~1_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( PC[27] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[27]~29_combout ) ) ) ) # ( !PC[27] & ( !\Equal1~17_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[27]~29_combout ) ) ) )

	.dataa(!\Add0~105_sumout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\pcgood_B[27]~29_combout ),
	.datae(!PC[27]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'h000F000F04040707;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N55
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N16
dffeas \pcplus_D[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[27] .is_wysiwyg = "true";
defparam \pcplus_D[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N39
cyclonev_lcell_comb \pcplus_A[27]~feeder (
// Equation(s):
// \pcplus_A[27]~feeder_combout  = ( pcplus_D[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[27]~feeder .extended_lut = "off";
defparam \pcplus_A[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N40
dffeas \pcplus_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[27] .is_wysiwyg = "true";
defparam \pcplus_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( off_A[31] ) + ( pcplus_A[28] ) + ( \Add3~118  ))
// \Add3~94  = CARRY(( off_A[31] ) + ( pcplus_A[28] ) + ( \Add3~118  ))

	.dataa(gnd),
	.datab(!pcplus_A[28]),
	.datac(!off_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N20
dffeas \brtarg_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[28] .is_wysiwyg = "true";
defparam \brtarg_M[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( off_A[31] ) + ( regval1_A[28] ) + ( \Add4~118  ))
// \Add4~94  = CARRY(( off_A[31] ) + ( regval1_A[28] ) + ( \Add4~118  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!regval1_A[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h0000F0F000005555;
defparam \Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N19
dffeas \jmptarg_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[28] .is_wysiwyg = "true";
defparam \jmptarg_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \pcgood_B[28]~23 (
// Equation(s):
// \pcgood_B[28]~23_combout  = ( \dobranch_M~q  & ( pcplus_M[28] & ( brtarg_M[28] ) ) ) # ( !\dobranch_M~q  & ( pcplus_M[28] & ( (!\isjump_M~q ) # (jmptarg_M[28]) ) ) ) # ( \dobranch_M~q  & ( !pcplus_M[28] & ( brtarg_M[28] ) ) ) # ( !\dobranch_M~q  & ( 
// !pcplus_M[28] & ( (jmptarg_M[28] & \isjump_M~q ) ) ) )

	.dataa(!brtarg_M[28]),
	.datab(!jmptarg_M[28]),
	.datac(!\isjump_M~q ),
	.datad(gnd),
	.datae(!\dobranch_M~q ),
	.dataf(!pcplus_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[28]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[28]~23 .extended_lut = "off";
defparam \pcgood_B[28]~23 .lut_mask = 64'h03035555F3F35555;
defparam \pcgood_B[28]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N48
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( PC[28] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Add0~109_sumout ) # (\stall_D~1_combout ))) ) ) ) # ( !PC[28] & ( \Equal1~17_combout  & ( (!\stall_D~1_combout  & (\Add0~109_sumout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( PC[28] & ( !\Equal1~17_combout  & ( (\pcgood_B[28]~23_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !PC[28] & ( !\Equal1~17_combout  & ( (\pcgood_B[28]~23_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\pcgood_B[28]~23_combout ),
	.datac(!\Add0~109_sumout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!PC[28]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'h00330033000A005F;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N50
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N19
dffeas \pcplus_D[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[28] .is_wysiwyg = "true";
defparam \pcplus_D[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N25
dffeas \pcplus_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[28] .is_wysiwyg = "true";
defparam \pcplus_A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N22
dffeas \brtarg_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[29] .is_wysiwyg = "true";
defparam \brtarg_M[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N21
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( off_A[31] ) + ( regval1_A[29] ) + ( \Add4~94  ))
// \Add4~82  = CARRY(( off_A[31] ) + ( regval1_A[29] ) + ( \Add4~94  ))

	.dataa(!off_A[31]),
	.datab(gnd),
	.datac(!regval1_A[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h0000F0F000005555;
defparam \Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N22
dffeas \jmptarg_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[29] .is_wysiwyg = "true";
defparam \jmptarg_M[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N0
cyclonev_lcell_comb \pcgood_B[29]~20 (
// Equation(s):
// \pcgood_B[29]~20_combout  = ( jmptarg_M[29] & ( (!\dobranch_M~q  & (((pcplus_M[29])) # (\isjump_M~q ))) # (\dobranch_M~q  & (((brtarg_M[29])))) ) ) # ( !jmptarg_M[29] & ( (!\dobranch_M~q  & (!\isjump_M~q  & ((pcplus_M[29])))) # (\dobranch_M~q  & 
// (((brtarg_M[29])))) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!\isjump_M~q ),
	.datac(!brtarg_M[29]),
	.datad(!pcplus_M[29]),
	.datae(gnd),
	.dataf(!jmptarg_M[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[29]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[29]~20 .extended_lut = "off";
defparam \pcgood_B[29]~20 .lut_mask = 64'h058D058D27AF27AF;
defparam \pcgood_B[29]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N15
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( PC[29] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\stall_D~1_combout ) # (\Add0~57_sumout ))) ) ) ) # ( !PC[29] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// (\Add0~57_sumout  & !\stall_D~1_combout )) ) ) ) # ( PC[29] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[29]~20_combout ) ) ) ) # ( !PC[29] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & \pcgood_B[29]~20_combout ) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\Add0~57_sumout ),
	.datac(!\stall_D~1_combout ),
	.datad(!\pcgood_B[29]~20_combout ),
	.datae(!PC[29]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h0055005510101515;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N16
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N22
dffeas \pcplus_D[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[29] .is_wysiwyg = "true";
defparam \pcplus_D[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N45
cyclonev_lcell_comb \pcplus_A[29]~feeder (
// Equation(s):
// \pcplus_A[29]~feeder_combout  = ( pcplus_D[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[29]~feeder .extended_lut = "off";
defparam \pcplus_A[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N47
dffeas \pcplus_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[29] .is_wysiwyg = "true";
defparam \pcplus_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \result_A[29]~5 (
// Equation(s):
// \result_A[29]~5_combout  = ( pcplus_A[29] & ( !\selaluout_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(gnd),
	.datae(!pcplus_A[29]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[29]~5 .extended_lut = "off";
defparam \result_A[29]~5 .lut_mask = 64'h0000F0F00000F0F0;
defparam \result_A[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = ( \Add1~29_sumout  & ( (!alufunc_A[2] & (!\alufunc_A[3]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1]))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~2 .extended_lut = "off";
defparam \Selector2~2 .lut_mask = 64'h0000000080008000;
defparam \Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \result_A[29]~38 (
// Equation(s):
// \result_A[29]~38_combout  = ( \Selector2~2_combout  & ( \result_A[1]~4_combout  ) ) # ( !\Selector2~2_combout  & ( \result_A[1]~4_combout  & ( (((\Selector0~1_combout  & \Add2~29_sumout )) # (\result_A[29]~5_combout )) # (\Selector2~0_combout ) ) ) ) # ( 
// \Selector2~2_combout  & ( !\result_A[1]~4_combout  & ( \result_A[29]~5_combout  ) ) ) # ( !\Selector2~2_combout  & ( !\result_A[1]~4_combout  & ( \result_A[29]~5_combout  ) ) )

	.dataa(!\Selector2~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\result_A[29]~5_combout ),
	.datad(!\Add2~29_sumout ),
	.datae(!\Selector2~2_combout ),
	.dataf(!\result_A[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[29]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[29]~38 .extended_lut = "off";
defparam \result_A[29]~38 .lut_mask = 64'h0F0F0F0F5F7FFFFF;
defparam \result_A[29]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N1
dffeas \restmp_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[29]~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[29] .is_wysiwyg = "true";
defparam \restmp_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \result_M[29]~32 (
// Equation(s):
// \result_M[29]~32_combout  = ( restmp_M[29] & ( (!\selmemout_M~DUPLICATE_q ) # (\memout_M[29]~22_combout ) ) ) # ( !restmp_M[29] & ( (\selmemout_M~DUPLICATE_q  & \memout_M[29]~22_combout ) ) )

	.dataa(gnd),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\memout_M[29]~22_combout ),
	.datae(gnd),
	.dataf(!restmp_M[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[29]~32 .extended_lut = "off";
defparam \result_M[29]~32 .lut_mask = 64'h00330033CCFFCCFF;
defparam \result_M[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N1
dffeas \result_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[29]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[29] .is_wysiwyg = "true";
defparam \result_W[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N44
dffeas \regs_rtl_1_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[29]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N2
dffeas \regs~63 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[29]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~63 .is_wysiwyg = "true";
defparam \regs~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \regval2_D[29]~148 (
// Equation(s):
// \regval2_D[29]~148_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~63_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[42])))))) # (\forw2W_D~combout  & (((result_W[29])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout 
//  & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a29 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[42])))))) # (\forw2W_D~combout  & (((result_W[29])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[29]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a29 ),
	.datad(!regs_rtl_1_bypass[42]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~63_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[29]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[29]~148 .extended_lut = "on";
defparam \regval2_D[29]~148 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[29]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N39
cyclonev_lcell_comb \regval2_D[29]~8 (
// Equation(s):
// \regval2_D[29]~8_combout  = ( \forw2M_D~combout  & ( \regval2_D[29]~148_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[29])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[29]~26_combout )))) ) ) ) # ( !\forw2M_D~combout  & ( 
// \regval2_D[29]~148_combout  ) ) # ( \forw2M_D~combout  & ( !\regval2_D[29]~148_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[29])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[29]~26_combout )))) ) ) )

	.dataa(!restmp_M[29]),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbus[29]~26_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[29]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[29]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[29]~8 .extended_lut = "off";
defparam \regval2_D[29]~8 .lut_mask = 64'h00005053FFFF5053;
defparam \regval2_D[29]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N15
cyclonev_lcell_comb \regval2_D[29]~9 (
// Equation(s):
// \regval2_D[29]~9_combout  = ( \regval2_D[29]~8_combout  & ( (!\forw2A_D~2_combout ) # (((\result_A[1]~4_combout  & \Selector2~1_combout )) # (\result_A[29]~5_combout )) ) ) # ( !\regval2_D[29]~8_combout  & ( (\forw2A_D~2_combout  & 
// (((\result_A[1]~4_combout  & \Selector2~1_combout )) # (\result_A[29]~5_combout ))) ) )

	.dataa(!\forw2A_D~2_combout ),
	.datab(!\result_A[1]~4_combout ),
	.datac(!\Selector2~1_combout ),
	.datad(!\result_A[29]~5_combout ),
	.datae(gnd),
	.dataf(!\regval2_D[29]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[29]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[29]~9 .extended_lut = "off";
defparam \regval2_D[29]~9 .lut_mask = 64'h01550155ABFFABFF;
defparam \regval2_D[29]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N16
dffeas \regval2_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[29]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[29] .is_wysiwyg = "true";
defparam \regval2_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \aluin2_A[29]~4 (
// Equation(s):
// \aluin2_A[29]~4_combout  = ( off_A[31] & ( (\aluimm_A~DUPLICATE_q ) # (regval2_A[29]) ) ) # ( !off_A[31] & ( (regval2_A[29] & !\aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[29]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!off_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[29]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[29]~4 .extended_lut = "off";
defparam \aluin2_A[29]~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluin2_A[29]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N51
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( regval1_A[29] & ( \aluin2_A[29]~4_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1])) # (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[29] & ( 
// \aluin2_A[29]~4_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( regval1_A[29] & ( 
// !\aluin2_A[29]~4_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[29] & ( 
// !\aluin2_A[29]~4_combout  & ( (alufunc_A[2] & (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!alufunc_A[1]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!regval1_A[29]),
	.dataf(!\aluin2_A[29]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h1110144014404140;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \Add2~29_sumout  & ( (((\Add1~29_sumout  & \Selector0~2_combout )) # (\Selector2~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~29_sumout  & ( ((\Add1~29_sumout  & \Selector0~2_combout )) # (\Selector2~0_combout ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector2~0_combout ),
	.datac(!\Add1~29_sumout ),
	.datad(!\Selector0~2_combout ),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h333F333F777F777F;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N50
dffeas \regs_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[29]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N29
dffeas \regs~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[29]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~30 .is_wysiwyg = "true";
defparam \regs~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \regval1_D[29]~148 (
// Equation(s):
// \regval1_D[29]~148_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~30_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[42]))))) # (\forw1W_D~combout  & (((result_W[29])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a29 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[42]))))) # (\forw1W_D~combout  & (((result_W[29])))) ) )

	.dataa(!regs_rtl_0_bypass[42]),
	.datab(!result_W[29]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~30_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[29]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[29]~148 .extended_lut = "on";
defparam \regval1_D[29]~148 .lut_mask = 64'h0F550F5533333333;
defparam \regval1_D[29]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \regval1_D[29]~4 (
// Equation(s):
// \regval1_D[29]~4_combout  = ( \forw1M_D~combout  & ( \regval1_D[29]~148_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[29])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[29]~26_combout )))) ) ) ) # ( !\forw1M_D~combout  & ( 
// \regval1_D[29]~148_combout  ) ) # ( \forw1M_D~combout  & ( !\regval1_D[29]~148_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[29])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[29]~26_combout )))) ) ) )

	.dataa(!restmp_M[29]),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\dbus[29]~26_combout ),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\regval1_D[29]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[29]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[29]~4 .extended_lut = "off";
defparam \regval1_D[29]~4 .lut_mask = 64'h00005503FFFF5503;
defparam \regval1_D[29]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N9
cyclonev_lcell_comb \regval1_D[29]~5 (
// Equation(s):
// \regval1_D[29]~5_combout  = ( \result_A[29]~5_combout  & ( (\regval1_D[29]~4_combout ) # (\forw1A_D~2_combout ) ) ) # ( !\result_A[29]~5_combout  & ( (!\forw1A_D~2_combout  & (((\regval1_D[29]~4_combout )))) # (\forw1A_D~2_combout  & 
// (\result_A[1]~4_combout  & (\Selector2~1_combout ))) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\forw1A_D~2_combout ),
	.datac(!\Selector2~1_combout ),
	.datad(!\regval1_D[29]~4_combout ),
	.datae(gnd),
	.dataf(!\result_A[29]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[29]~5 .extended_lut = "off";
defparam \regval1_D[29]~5 .lut_mask = 64'h01CD01CD33FF33FF;
defparam \regval1_D[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N10
dffeas \regval1_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[29]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[29] .is_wysiwyg = "true";
defparam \regval1_A[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N25
dffeas \jmptarg_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[30] .is_wysiwyg = "true";
defparam \jmptarg_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N26
dffeas \brtarg_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[30] .is_wysiwyg = "true";
defparam \brtarg_M[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N3
cyclonev_lcell_comb \pcgood_B[30]~17 (
// Equation(s):
// \pcgood_B[30]~17_combout  = ( brtarg_M[30] & ( ((!\isjump_M~q  & ((pcplus_M[30]))) # (\isjump_M~q  & (jmptarg_M[30]))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[30] & ( (!\dobranch_M~q  & ((!\isjump_M~q  & ((pcplus_M[30]))) # (\isjump_M~q  & (jmptarg_M[30])))) 
// ) )

	.dataa(!jmptarg_M[30]),
	.datab(!\dobranch_M~q ),
	.datac(!\isjump_M~q ),
	.datad(!pcplus_M[30]),
	.datae(gnd),
	.dataf(!brtarg_M[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[30]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[30]~17 .extended_lut = "off";
defparam \pcgood_B[30]~17 .lut_mask = 64'h04C404C437F737F7;
defparam \pcgood_B[30]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N30
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( PC[30] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\stall_D~1_combout ) # (\Add0~61_sumout ))) ) ) ) # ( !PC[30] & ( \Equal1~17_combout  & ( (\Add0~61_sumout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\stall_D~1_combout )) ) ) ) # ( PC[30] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[30]~17_combout ) ) ) ) # ( !PC[30] & ( !\Equal1~17_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[30]~17_combout ) ) ) )

	.dataa(!\Add0~61_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\pcgood_B[30]~17_combout ),
	.datad(!\stall_D~1_combout ),
	.datae(!PC[30]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h0303030311001133;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N31
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N25
dffeas \pcplus_D[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[30] .is_wysiwyg = "true";
defparam \pcplus_D[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y9_N10
dffeas \pcplus_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[30] .is_wysiwyg = "true";
defparam \pcplus_A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N42
cyclonev_lcell_comb \result_A[30]~6 (
// Equation(s):
// \result_A[30]~6_combout  = (pcplus_A[30] & !\selaluout_A~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[30]),
	.datad(!\selaluout_A~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[30]~6 .extended_lut = "off";
defparam \result_A[30]~6 .lut_mask = 64'h0F000F000F000F00;
defparam \result_A[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N1
dffeas \regs_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N10
dffeas \regs~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~31 .is_wysiwyg = "true";
defparam \regs~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N0
cyclonev_lcell_comb \regval1_D[30]~144 (
// Equation(s):
// \regval1_D[30]~144_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~31_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[43])))))) # (\forw1W_D~combout  & (result_W[30])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a30 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[43])))))) # (\forw1W_D~combout  & (result_W[30])) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!result_W[30]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!regs_rtl_0_bypass[43]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~31_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[30]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[30]~144 .extended_lut = "on";
defparam \regval1_D[30]~144 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval1_D[30]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \regval1_D[30]~6 (
// Equation(s):
// \regval1_D[30]~6_combout  = ( \forw1M_D~combout  & ( \regval1_D[30]~144_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[30])))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & ((\dbus[30]~28_combout )))) ) ) ) # ( !\forw1M_D~combout  & ( 
// \regval1_D[30]~144_combout  ) ) # ( \forw1M_D~combout  & ( !\regval1_D[30]~144_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[30])))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & ((\dbus[30]~28_combout )))) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!restmp_M[30]),
	.datac(!\dbus[30]~28_combout ),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\regval1_D[30]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[30]~6 .extended_lut = "off";
defparam \regval1_D[30]~6 .lut_mask = 64'h00003305FFFF3305;
defparam \regval1_D[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \regval1_D[30]~7 (
// Equation(s):
// \regval1_D[30]~7_combout  = ( \regval1_D[30]~6_combout  & ( (!\forw1A_D~2_combout ) # (((\result_A[1]~4_combout  & \Selector1~1_combout )) # (\result_A[30]~6_combout )) ) ) # ( !\regval1_D[30]~6_combout  & ( (\forw1A_D~2_combout  & 
// (((\result_A[1]~4_combout  & \Selector1~1_combout )) # (\result_A[30]~6_combout ))) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\forw1A_D~2_combout ),
	.datac(!\result_A[30]~6_combout ),
	.datad(!\Selector1~1_combout ),
	.datae(gnd),
	.dataf(!\regval1_D[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[30]~7 .extended_lut = "off";
defparam \regval1_D[30]~7 .lut_mask = 64'h03130313CFDFCFDF;
defparam \regval1_D[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N7
dffeas \regval1_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[30]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[30] .is_wysiwyg = "true";
defparam \regval1_A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N45
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \Selector1~0_combout  ) # ( !\Selector1~0_combout  & ( (!\Selector0~1_combout  & (\Selector0~2_combout  & (\Add1~25_sumout ))) # (\Selector0~1_combout  & (((\Selector0~2_combout  & \Add1~25_sumout )) # (\Add2~25_sumout ))) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector0~2_combout ),
	.datac(!\Add1~25_sumout ),
	.datad(!\Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h03570357FFFFFFFF;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N47
dffeas \aluout_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[30] .is_wysiwyg = "true";
defparam \aluout_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N10
dffeas \aluout_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector4~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[27] .is_wysiwyg = "true";
defparam \aluout_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N15
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( aluout_M[27] & ( \aluout_M[31]~DUPLICATE_q  ) ) # ( !aluout_M[27] & ( \aluout_M[31]~DUPLICATE_q  ) ) # ( aluout_M[27] & ( !\aluout_M[31]~DUPLICATE_q  ) ) # ( !aluout_M[27] & ( !\aluout_M[31]~DUPLICATE_q  & ( (aluout_M[26]) # 
// (aluout_M[30]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_M[30]),
	.datad(!aluout_M[26]),
	.datae(!aluout_M[27]),
	.dataf(!\aluout_M[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'h0FFFFFFFFFFFFFFF;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \dbus[10]~3 (
// Equation(s):
// \dbus[10]~3_combout  = ( !\wrmem_M~q  & ( (!\WideNor0~1_combout  & (!\WideNor0~0_combout  & (!\WideNor0~2_combout  & !\WideNor0~3_combout ))) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\WideNor0~2_combout ),
	.datad(!\WideNor0~3_combout ),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~3 .extended_lut = "off";
defparam \dbus[10]~3 .lut_mask = 64'h8000800000000000;
defparam \dbus[10]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem~66_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[17]~46_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y11_N23
dffeas \dmem~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[17]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~_wirecell_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[17]~46_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],\aluout_M[8]~DUPLICATE_q ,aluout_M[7],\aluout_M[6]~DUPLICATE_q ,aluout_M[5],aluout_M[4],aluout_M[3],aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~5_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N21
cyclonev_lcell_comb \dmem~52 (
// Equation(s):
// \dmem~52_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(!\dmem~18_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~52 .extended_lut = "off";
defparam \dmem~52 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dmem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y17_N4
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N56
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[17]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N18
cyclonev_lcell_comb \dbus[17]~45 (
// Equation(s):
// \dbus[17]~45_combout  = ( \wrmem_M~q  & ( wmemval_M[17] ) )

	.dataa(!wmemval_M[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[17]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[17]~45 .extended_lut = "off";
defparam \dbus[17]~45 .lut_mask = 64'h0000000055555555;
defparam \dbus[17]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N54
cyclonev_lcell_comb \dbus[17]~46 (
// Equation(s):
// \dbus[17]~46_combout  = ( dmem_rtl_0_bypass[63] & ( \dbus[17]~45_combout  ) ) # ( !dmem_rtl_0_bypass[63] & ( \dbus[17]~45_combout  ) ) # ( dmem_rtl_0_bypass[63] & ( !\dbus[17]~45_combout  & ( (\dbus[10]~3_combout  & (((!dmem_rtl_0_bypass[64]) # 
// (\dmem~52_combout )) # (\dmem~41_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( !\dbus[17]~45_combout  & ( (\dbus[10]~3_combout  & (!\dmem~41_combout  & (\dmem~52_combout  & dmem_rtl_0_bypass[64]))) ) ) )

	.dataa(!\dbus[10]~3_combout ),
	.datab(!\dmem~41_combout ),
	.datac(!\dmem~52_combout ),
	.datad(!dmem_rtl_0_bypass[64]),
	.datae(!dmem_rtl_0_bypass[63]),
	.dataf(!\dbus[17]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[17]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[17]~46 .extended_lut = "off";
defparam \dbus[17]~46 .lut_mask = 64'h00045515FFFFFFFF;
defparam \dbus[17]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \result_A[17]~46 (
// Equation(s):
// \result_A[17]~46_combout  = ( \result_A[17]~20_combout  & ( \result_A[17]~21_combout  ) ) # ( !\result_A[17]~20_combout  & ( \result_A[17]~21_combout  ) ) # ( \result_A[17]~20_combout  & ( !\result_A[17]~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\result_A[17]~20_combout ),
	.dataf(!\result_A[17]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[17]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[17]~46 .extended_lut = "off";
defparam \result_A[17]~46 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \result_A[17]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N43
dffeas \restmp_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[17]~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[17] .is_wysiwyg = "true";
defparam \restmp_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N54
cyclonev_lcell_comb \result_M[17]~13 (
// Equation(s):
// \result_M[17]~13_combout  = ( \memout_M[10]~11_combout  & ( \memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[17])))) # (\selmemout_M~DUPLICATE_q  & (((!HexOut[17])) # (\dbus[17]~46_combout ))) ) ) ) # ( !\memout_M[10]~11_combout  & ( 
// \memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[17]))) # (\selmemout_M~DUPLICATE_q  & (\dbus[17]~46_combout )) ) ) ) # ( \memout_M[10]~11_combout  & ( !\memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[17])) # 
// (\selmemout_M~DUPLICATE_q  & ((!HexOut[17]))) ) ) ) # ( !\memout_M[10]~11_combout  & ( !\memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[17]) ) ) )

	.dataa(!\dbus[17]~46_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[17]),
	.datad(!HexOut[17]),
	.datae(!\memout_M[10]~11_combout ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[17]~13 .extended_lut = "off";
defparam \result_M[17]~13 .lut_mask = 64'h0C0C3F0C1D1D3F1D;
defparam \result_M[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N32
dffeas \regs_rtl_1_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N4
dffeas \result_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_M[17]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[17] .is_wysiwyg = "true";
defparam \result_W[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N56
dffeas \regs~51 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[17]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~51 .is_wysiwyg = "true";
defparam \regs~51 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N30
cyclonev_lcell_comb \regval2_D[17]~108 (
// Equation(s):
// \regval2_D[17]~108_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~51_q )))) # (\regs~68_combout  & (regs_rtl_1_bypass[30])))) # (\forw2W_D~combout  & ((((result_W[17]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  
// & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a17 )))) # (\regs~68_combout  & (regs_rtl_1_bypass[30])))) # (\forw2W_D~combout  & ((((result_W[17]))))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!regs_rtl_1_bypass[30]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a17 ),
	.datad(!result_W[17]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~51_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[17]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[17]~108 .extended_lut = "on";
defparam \regval2_D[17]~108 .lut_mask = 64'h1B1B1B1B00FF00FF;
defparam \regval2_D[17]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N48
cyclonev_lcell_comb \regval2_D[17]~21 (
// Equation(s):
// \regval2_D[17]~21_combout  = ( \result_M[17]~13_combout  & ( \regval2_D[17]~108_combout  & ( (!\forw2A_D~2_combout ) # ((\result_A[17]~20_combout ) # (\result_A[17]~21_combout )) ) ) ) # ( !\result_M[17]~13_combout  & ( \regval2_D[17]~108_combout  & ( 
// (!\forw2A_D~2_combout  & (((!\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (((\result_A[17]~20_combout )) # (\result_A[17]~21_combout ))) ) ) ) # ( \result_M[17]~13_combout  & ( !\regval2_D[17]~108_combout  & ( (!\forw2A_D~2_combout  & 
// (((\forw2M_D~combout )))) # (\forw2A_D~2_combout  & (((\result_A[17]~20_combout )) # (\result_A[17]~21_combout ))) ) ) ) # ( !\result_M[17]~13_combout  & ( !\regval2_D[17]~108_combout  & ( (\forw2A_D~2_combout  & ((\result_A[17]~20_combout ) # 
// (\result_A[17]~21_combout ))) ) ) )

	.dataa(!\forw2A_D~2_combout ),
	.datab(!\result_A[17]~21_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\result_A[17]~20_combout ),
	.datae(!\result_M[17]~13_combout ),
	.dataf(!\regval2_D[17]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[17]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[17]~21 .extended_lut = "off";
defparam \regval2_D[17]~21 .lut_mask = 64'h11551B5FB1F5BBFF;
defparam \regval2_D[17]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N49
dffeas \regval2_A[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[17]~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[17]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N18
cyclonev_lcell_comb \result_A[17]~20 (
// Equation(s):
// \result_A[17]~20_combout  = ( \Selector0~2_combout  & ( \Add1~77_sumout  & ( \result_A[1]~4_combout  ) ) ) # ( !\Selector0~2_combout  & ( \Add1~77_sumout  & ( (\result_A[1]~4_combout  & (((\Add2~77_sumout  & \Selector0~1_combout )) # 
// (\Selector14~0_combout ))) ) ) ) # ( \Selector0~2_combout  & ( !\Add1~77_sumout  & ( (\result_A[1]~4_combout  & (((\Add2~77_sumout  & \Selector0~1_combout )) # (\Selector14~0_combout ))) ) ) ) # ( !\Selector0~2_combout  & ( !\Add1~77_sumout  & ( 
// (\result_A[1]~4_combout  & (((\Add2~77_sumout  & \Selector0~1_combout )) # (\Selector14~0_combout ))) ) ) )

	.dataa(!\Selector14~0_combout ),
	.datab(!\Add2~77_sumout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\result_A[1]~4_combout ),
	.datae(!\Selector0~2_combout ),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[17]~20 .extended_lut = "off";
defparam \result_A[17]~20 .lut_mask = 64'h00570057005700FF;
defparam \result_A[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N38
dffeas \regs_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N59
dffeas \regs~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[17]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~18 .is_wysiwyg = "true";
defparam \regs~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y3_N36
cyclonev_lcell_comb \regval1_D[17]~108 (
// Equation(s):
// \regval1_D[17]~108_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~18_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[30]))))) # (\forw1W_D~combout  & (((result_W[17])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a17 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[30]))))) # (\forw1W_D~combout  & (((result_W[17])))) ) )

	.dataa(!regs_rtl_0_bypass[30]),
	.datab(!result_W[17]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[17]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[17]~108 .extended_lut = "on";
defparam \regval1_D[17]~108 .lut_mask = 64'h0F330F3355335533;
defparam \regval1_D[17]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N12
cyclonev_lcell_comb \regval1_D[17]~17 (
// Equation(s):
// \regval1_D[17]~17_combout  = ( \result_M[17]~13_combout  & ( \regval1_D[17]~108_combout  & ( (!\forw1A_D~2_combout ) # ((\result_A[17]~21_combout ) # (\result_A[17]~20_combout )) ) ) ) # ( !\result_M[17]~13_combout  & ( \regval1_D[17]~108_combout  & ( 
// (!\forw1A_D~2_combout  & (((!\forw1M_D~combout )))) # (\forw1A_D~2_combout  & (((\result_A[17]~21_combout )) # (\result_A[17]~20_combout ))) ) ) ) # ( \result_M[17]~13_combout  & ( !\regval1_D[17]~108_combout  & ( (!\forw1A_D~2_combout  & 
// (((\forw1M_D~combout )))) # (\forw1A_D~2_combout  & (((\result_A[17]~21_combout )) # (\result_A[17]~20_combout ))) ) ) ) # ( !\result_M[17]~13_combout  & ( !\regval1_D[17]~108_combout  & ( (\forw1A_D~2_combout  & ((\result_A[17]~21_combout ) # 
// (\result_A[17]~20_combout ))) ) ) )

	.dataa(!\forw1A_D~2_combout ),
	.datab(!\result_A[17]~20_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\result_A[17]~21_combout ),
	.datae(!\result_M[17]~13_combout ),
	.dataf(!\regval1_D[17]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[17]~17 .extended_lut = "off";
defparam \regval1_D[17]~17 .lut_mask = 64'h11551B5FB1F5BBFF;
defparam \regval1_D[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N14
dffeas \regval1_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[17]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[17] .is_wysiwyg = "true";
defparam \regval1_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N27
cyclonev_lcell_comb \aluin2_A[17]~26 (
// Equation(s):
// \aluin2_A[17]~26_combout  = ( \regval2_A[17]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[31]) ) ) # ( !\regval2_A[17]~DUPLICATE_q  & ( (\aluimm_A~DUPLICATE_q  & off_A[31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!off_A[31]),
	.datae(gnd),
	.dataf(!\regval2_A[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[17]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[17]~26 .extended_lut = "off";
defparam \aluin2_A[17]~26 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A[17]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N27
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( regval1_A[17] & ( \aluin2_A[17]~26_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1])) # (\alufunc_A[3]~DUPLICATE_q  & (alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[17] & ( 
// \aluin2_A[17]~26_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( regval1_A[17] & ( 
// !\aluin2_A[17]~26_combout  & ( (alufunc_A[2] & ((!\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q ))) # (\alufunc_A[3]~DUPLICATE_q  & (!alufunc_A[1] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[17] & ( 
// !\aluin2_A[17]~26_combout  & ( (alufunc_A[2] & (\alufunc_A[3]~DUPLICATE_q  & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\alufunc_A[3]~DUPLICATE_q ),
	.datac(!alufunc_A[1]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!regval1_A[17]),
	.dataf(!\aluin2_A[17]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h1110144014404140;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N6
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( \Add1~77_sumout  & ( (((\Selector0~1_combout  & \Add2~77_sumout )) # (\Selector14~0_combout )) # (\Selector0~2_combout ) ) ) # ( !\Add1~77_sumout  & ( ((\Selector0~1_combout  & \Add2~77_sumout )) # (\Selector14~0_combout ) ) )

	.dataa(!\Selector0~2_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(!\Add2~77_sumout ),
	.datae(gnd),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N8
dffeas \aluout_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[17] .is_wysiwyg = "true";
defparam \aluout_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( aluout_M[19] ) # ( !aluout_M[19] & ( ((aluout_M[18]) # (aluout_M[16])) # (aluout_M[17]) ) )

	.dataa(!aluout_M[17]),
	.datab(gnd),
	.datac(!aluout_M[16]),
	.datad(!aluout_M[18]),
	.datae(gnd),
	.dataf(!aluout_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~2_combout  & ( \WideNor0~1_combout  ) ) # ( !\WideNor0~2_combout  & ( \WideNor0~1_combout  ) ) # ( \WideNor0~2_combout  & ( !\WideNor0~1_combout  ) ) # ( !\WideNor0~2_combout  & ( !\WideNor0~1_combout  & ( 
// (\WideNor0~3_combout ) # (\WideNor0~0_combout ) ) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(!\WideNor0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\WideNor0~2_combout ),
	.dataf(!\WideNor0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'h7777FFFFFFFFFFFF;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N15
cyclonev_lcell_comb \HexOut[7]~feeder (
// Equation(s):
// \HexOut[7]~feeder_combout  = ( wmemval_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[7]~feeder .extended_lut = "off";
defparam \HexOut[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HexOut[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N17
dffeas \HexOut[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[7] .is_wysiwyg = "true";
defparam \HexOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N47
dffeas \led[7]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N45
cyclonev_lcell_comb \memout_M[7]~5 (
// Equation(s):
// \memout_M[7]~5_combout  = ( aluout_M[5] & ( (\dmem~40_combout  & \led[7]~_Duplicate_1_q ) ) ) # ( !aluout_M[5] & ( (\dmem~40_combout  & HexOut[7]) ) )

	.dataa(!\dmem~40_combout ),
	.datab(gnd),
	.datac(!HexOut[7]),
	.datad(!\led[7]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[7]~5 .extended_lut = "off";
defparam \memout_M[7]~5 .lut_mask = 64'h0505050500550055;
defparam \memout_M[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N51
cyclonev_lcell_comb \memout_M[7]~6 (
// Equation(s):
// \memout_M[7]~6_combout  = ( \Equal8~4_combout  & ( (\WideNor0~combout  & (\memout_M[7]~5_combout  & ((!\keys|Equal0~1_combout ) # (aluout_M[2])))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!aluout_M[2]),
	.datac(!\memout_M[7]~5_combout ),
	.datad(!\keys|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\Equal8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[7]~6 .extended_lut = "off";
defparam \memout_M[7]~6 .lut_mask = 64'h0000000005010501;
defparam \memout_M[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N16
dffeas \restmp_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[7]~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[7] .is_wysiwyg = "true";
defparam \restmp_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N3
cyclonev_lcell_comb \result_M[7]~1 (
// Equation(s):
// \result_M[7]~1_combout  = ( \memout_M[2]~0_combout  & ( \dbus[7]~15_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[7]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[7]~15_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[7]))) # 
// (\selmemout_M~DUPLICATE_q  & (\memout_M[7]~6_combout )) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[7]~15_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[7]))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[7]~6_combout )) ) ) ) # ( 
// !\memout_M[2]~0_combout  & ( !\dbus[7]~15_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[7]))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[7]~6_combout )) ) ) )

	.dataa(!\memout_M[7]~6_combout ),
	.datab(!restmp_M[7]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[7]~1 .extended_lut = "off";
defparam \result_M[7]~1 .lut_mask = 64'h3535353535353F3F;
defparam \result_M[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N5
dffeas \result_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[7]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[7] .is_wysiwyg = "true";
defparam \result_W[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y7_N8
dffeas \regs_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[7]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N39
cyclonev_lcell_comb \regs~8feeder (
// Equation(s):
// \regs~8feeder_combout  = ( \wregval_W[7]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~8feeder .extended_lut = "off";
defparam \regs~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N40
dffeas \regs~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~8 .is_wysiwyg = "true";
defparam \regs~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y7_N6
cyclonev_lcell_comb \regval1_D[7]~160 (
// Equation(s):
// \regval1_D[7]~160_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~8_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[20])))))) # (\forw1W_D~combout  & (result_W[7])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a7 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[20])))))) # (\forw1W_D~combout  & (result_W[7])) ) )

	.dataa(!result_W[7]),
	.datab(!\forw1W_D~combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!regs_rtl_0_bypass[20]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[7]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[7]~160 .extended_lut = "on";
defparam \regval1_D[7]~160 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \regval1_D[7]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N3
cyclonev_lcell_comb \regval1_D[7]~1 (
// Equation(s):
// \regval1_D[7]~1_combout  = ( \forw1M_D~combout  & ( (!\forw1A_D~2_combout  & (\result_M[7]~1_combout )) # (\forw1A_D~2_combout  & ((\result_A[7]~1_combout ))) ) ) # ( !\forw1M_D~combout  & ( (!\forw1A_D~2_combout  & (\regval1_D[7]~160_combout )) # 
// (\forw1A_D~2_combout  & ((\result_A[7]~1_combout ))) ) )

	.dataa(!\forw1A_D~2_combout ),
	.datab(!\regval1_D[7]~160_combout ),
	.datac(!\result_M[7]~1_combout ),
	.datad(!\result_A[7]~1_combout ),
	.datae(gnd),
	.dataf(!\forw1M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[7]~1 .extended_lut = "off";
defparam \regval1_D[7]~1 .lut_mask = 64'h227722770A5F0A5F;
defparam \regval1_D[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N4
dffeas \regval1_A[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[7]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[7]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N16
dffeas \jmptarg_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[7] .is_wysiwyg = "true";
defparam \jmptarg_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N6
cyclonev_lcell_comb \pcgood_B[7]~4 (
// Equation(s):
// \pcgood_B[7]~4_combout  = ( \dobranch_M~q  & ( \isjump_M~q  & ( brtarg_M[7] ) ) ) # ( !\dobranch_M~q  & ( \isjump_M~q  & ( jmptarg_M[7] ) ) ) # ( \dobranch_M~q  & ( !\isjump_M~q  & ( brtarg_M[7] ) ) ) # ( !\dobranch_M~q  & ( !\isjump_M~q  & ( pcplus_M[7] 
// ) ) )

	.dataa(!brtarg_M[7]),
	.datab(!pcplus_M[7]),
	.datac(!jmptarg_M[7]),
	.datad(gnd),
	.datae(!\dobranch_M~q ),
	.dataf(!\isjump_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[7]~4 .extended_lut = "off";
defparam \pcgood_B[7]~4 .lut_mask = 64'h333355550F0F5555;
defparam \pcgood_B[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N54
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( PC[7] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\stall_D~1_combout ) # (\Add0~53_sumout ))) ) ) ) # ( !PC[7] & ( \Equal1~17_combout  & ( (\Add0~53_sumout  & (\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & !\stall_D~1_combout )) ) ) ) # ( PC[7] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[7]~4_combout ) ) ) ) # ( !PC[7] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// \pcgood_B[7]~4_combout ) ) ) )

	.dataa(!\Add0~53_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\stall_D~1_combout ),
	.datad(!\pcgood_B[7]~4_combout ),
	.datae(!PC[7]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h0033003310101313;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N55
dffeas \PC[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N0
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( PC[7] & ( PC[3] & ( (!PC[2] & ((!PC[6] & (!PC[4] & PC[5])) # (PC[6] & (PC[4] & !PC[5])))) ) ) ) # ( !PC[7] & ( PC[3] & ( (!PC[6] & (PC[5] & ((!PC[4]) # (PC[2])))) # (PC[6] & (!PC[4] $ (((!PC[5]) # (PC[2]))))) ) ) ) # ( PC[7] & ( 
// !PC[3] & ( (!PC[2] & (PC[6] & ((!PC[4]) # (!PC[5])))) # (PC[2] & (!PC[6] & (PC[4] & PC[5]))) ) ) ) # ( !PC[7] & ( !PC[3] & ( (!PC[5] & ((!PC[2] & ((PC[4]))) # (PC[2] & (!PC[6] & !PC[4])))) # (PC[5] & (PC[6] & (!PC[2] $ (PC[4])))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[6]),
	.datac(!PC[4]),
	.datad(!PC[5]),
	.datae(!PC[7]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h4A21222403E50280;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N0
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( \imem~64_combout  & ( (!PC[9]) # ((!\PC[7]~DUPLICATE_q  & (!PC[6] & \imem~65_combout ))) ) ) # ( !\imem~64_combout  & ( (!\PC[7]~DUPLICATE_q  & (PC[9] & (!PC[6] & \imem~65_combout ))) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!PC[6]),
	.datad(!\imem~65_combout ),
	.datae(gnd),
	.dataf(!\imem~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h00200020CCECCCEC;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N48
cyclonev_lcell_comb \inst_D~34 (
// Equation(s):
// \inst_D~34_combout  = ( \imem~66_combout  & ( (!\stall_D~1_combout  & (\imem~0_combout )) # (\stall_D~1_combout  & ((inst_D[4]))) ) ) # ( !\imem~66_combout  & ( (\stall_D~1_combout  & inst_D[4]) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(!inst_D[4]),
	.datae(gnd),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~34 .extended_lut = "off";
defparam \inst_D~34 .lut_mask = 64'h005500550A5F0A5F;
defparam \inst_D~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N49
dffeas \inst_D[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[4]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \off_A[4]~feeder (
// Equation(s):
// \off_A[4]~feeder_combout  = ( \inst_D[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_D[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\off_A[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \off_A[4]~feeder .extended_lut = "off";
defparam \off_A[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \off_A[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N4
dffeas \off_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N14
dffeas \brtarg_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[6] .is_wysiwyg = "true";
defparam \brtarg_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N13
dffeas \jmptarg_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[6] .is_wysiwyg = "true";
defparam \jmptarg_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N24
cyclonev_lcell_comb \pcgood_B[6]~11 (
// Equation(s):
// \pcgood_B[6]~11_combout  = ( \isjump_M~q  & ( (!\dobranch_M~q  & ((jmptarg_M[6]))) # (\dobranch_M~q  & (brtarg_M[6])) ) ) # ( !\isjump_M~q  & ( (!\dobranch_M~q  & ((pcplus_M[6]))) # (\dobranch_M~q  & (brtarg_M[6])) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!brtarg_M[6]),
	.datac(!pcplus_M[6]),
	.datad(!jmptarg_M[6]),
	.datae(gnd),
	.dataf(!\isjump_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[6]~11 .extended_lut = "off";
defparam \pcgood_B[6]~11 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \pcgood_B[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N0
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( PC[6] & ( \pcgood_B[6]~11_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((!\Equal1~17_combout ) # (\stall_D~1_combout )) # (\Add0~49_sumout ))) ) ) ) # ( !PC[6] & ( \pcgood_B[6]~11_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout ) # ((\Add0~49_sumout  & !\stall_D~1_combout )))) ) ) ) # ( PC[6] & ( !\pcgood_B[6]~11_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Equal1~17_combout  & 
// ((\stall_D~1_combout ) # (\Add0~49_sumout )))) ) ) ) # ( !PC[6] & ( !\pcgood_B[6]~11_combout  & ( (\Add0~49_sumout  & (!\stall_D~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Equal1~17_combout ))) ) ) )

	.dataa(!\Add0~49_sumout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Equal1~17_combout ),
	.datae(!PC[6]),
	.dataf(!\pcgood_B[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h000400070F040F07;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N1
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N36
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( PC[7] & ( PC[3] & ( (!PC[2] & (!PC[6] & (!PC[4] $ (!PC[5])))) # (PC[2] & (PC[6] & (!PC[4] & !PC[5]))) ) ) ) # ( !PC[7] & ( PC[3] & ( (!PC[4] & ((!PC[6] & (!PC[2])) # (PC[6] & ((PC[5]))))) ) ) ) # ( PC[7] & ( !PC[3] & ( (!PC[4] & 
// (!PC[2] & (PC[6]))) # (PC[4] & (!PC[5] & (!PC[2] $ (PC[6])))) ) ) ) # ( !PC[7] & ( !PC[3] & ( (!PC[6] & (PC[2] & (PC[4]))) # (PC[6] & (PC[5] & ((!PC[2]) # (!PC[4])))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[6]),
	.datac(!PC[4]),
	.datad(!PC[5]),
	.datae(!PC[7]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'h0436292080B01880;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N45
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( !PC[4] & ( !PC[3] & ( (PC[2] & !PC[5]) ) ) )

	.dataa(!PC[2]),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(!PC[4]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h5050000000000000;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N48
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( PC[7] & ( (\imem~67_combout  & !PC[9]) ) ) # ( !PC[7] & ( (!PC[9] & (\imem~67_combout )) # (PC[9] & (((!PC[6] & \imem~68_combout )))) ) )

	.dataa(!\imem~67_combout ),
	.datab(!PC[6]),
	.datac(!PC[9]),
	.datad(!\imem~68_combout ),
	.datae(!PC[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'h505C5050505C5050;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N15
cyclonev_lcell_comb \inst_D~35 (
// Equation(s):
// \inst_D~35_combout  = ( \imem~69_combout  & ( (!\stall_D~1_combout  & (\imem~0_combout )) # (\stall_D~1_combout  & ((inst_D[13]))) ) ) # ( !\imem~69_combout  & ( (\stall_D~1_combout  & inst_D[13]) ) )

	.dataa(gnd),
	.datab(!\stall_D~1_combout ),
	.datac(!\imem~0_combout ),
	.datad(!inst_D[13]),
	.datae(gnd),
	.dataf(!\imem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~35 .extended_lut = "off";
defparam \inst_D~35 .lut_mask = 64'h003300330C3F0C3F;
defparam \inst_D~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N16
dffeas \inst_D[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~35_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[13] .is_wysiwyg = "true";
defparam \inst_D[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N42
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( inst_D[19] & ( (!\Decoder1~1_combout ) # (inst_D[13]) ) ) # ( !inst_D[19] & ( (inst_D[13] & \Decoder1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!inst_D[13]),
	.datad(!\Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!inst_D[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N44
dffeas \wregno_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[5] .is_wysiwyg = "true";
defparam \wregno_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N44
dffeas \inst_D[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[24]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[24] .is_wysiwyg = "true";
defparam \inst_D[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N52
dffeas \inst_D[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D[25]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[25]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N6
cyclonev_lcell_comb \forw1A_D~1 (
// Equation(s):
// \forw1A_D~1_combout  = ( \inst_D[25]~DUPLICATE_q  & ( (wregno_A[5] & (!\wregno_A[4]~DUPLICATE_q  $ (inst_D[24]))) ) ) # ( !\inst_D[25]~DUPLICATE_q  & ( (!wregno_A[5] & (!\wregno_A[4]~DUPLICATE_q  $ (inst_D[24]))) ) )

	.dataa(gnd),
	.datab(!wregno_A[5]),
	.datac(!\wregno_A[4]~DUPLICATE_q ),
	.datad(!inst_D[24]),
	.datae(gnd),
	.dataf(!\inst_D[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1A_D~1 .extended_lut = "off";
defparam \forw1A_D~1 .lut_mask = 64'hC00CC00C30033003;
defparam \forw1A_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N27
cyclonev_lcell_comb \forw1A_D~2 (
// Equation(s):
// \forw1A_D~2_combout  = ( \wrreg_A~q  & ( (\forw1A_D~0_combout  & (\forw1A_D~1_combout  & !wregno_A[3])) ) )

	.dataa(!\forw1A_D~0_combout ),
	.datab(!\forw1A_D~1_combout ),
	.datac(gnd),
	.datad(!wregno_A[3]),
	.datae(gnd),
	.dataf(!\wrreg_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1A_D~2 .extended_lut = "off";
defparam \forw1A_D~2 .lut_mask = 64'h0000000011001100;
defparam \forw1A_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \result_A[0]~55 (
// Equation(s):
// \result_A[0]~55_combout  = ( \Selector31~10_combout  & ( (!\selaluout_A~q  & (pcplus_A[0])) # (\selaluout_A~q  & (((\alufunc_A[0]~DUPLICATE_q ) # (\Selector31~12_combout )))) ) ) # ( !\Selector31~10_combout  & ( (!\selaluout_A~q  & (pcplus_A[0])) # 
// (\selaluout_A~q  & (((\Selector31~12_combout  & !\alufunc_A[0]~DUPLICATE_q )))) ) )

	.dataa(!\selaluout_A~q ),
	.datab(!pcplus_A[0]),
	.datac(!\Selector31~12_combout ),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector31~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[0]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[0]~55 .extended_lut = "off";
defparam \result_A[0]~55 .lut_mask = 64'h2722272227772777;
defparam \result_A[0]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \result_A[0]~37 (
// Equation(s):
// \result_A[0]~37_combout  = ( \Selector31~6_combout  & ( \result_A[0]~55_combout  & ( (!\alufunc_A[0]~DUPLICATE_q ) # (((!\selaluout_A~q ) # (\Selector31~9_combout )) # (alufunc_A[5])) ) ) ) # ( !\Selector31~6_combout  & ( \result_A[0]~55_combout  & ( 
// ((!\selaluout_A~q ) # ((\alufunc_A[0]~DUPLICATE_q  & \Selector31~9_combout ))) # (alufunc_A[5]) ) ) ) # ( \Selector31~6_combout  & ( !\result_A[0]~55_combout  & ( (!alufunc_A[5] & (\selaluout_A~q  & ((!\alufunc_A[0]~DUPLICATE_q ) # (\Selector31~9_combout 
// )))) ) ) ) # ( !\Selector31~6_combout  & ( !\result_A[0]~55_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[5] & (\selaluout_A~q  & \Selector31~9_combout ))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[5]),
	.datac(!\selaluout_A~q ),
	.datad(!\Selector31~9_combout ),
	.datae(!\Selector31~6_combout ),
	.dataf(!\result_A[0]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[0]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[0]~37 .extended_lut = "off";
defparam \result_A[0]~37 .lut_mask = 64'h0004080CF3F7FBFF;
defparam \result_A[0]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N31
dffeas \restmp_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[0]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[0] .is_wysiwyg = "true";
defparam \restmp_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N24
cyclonev_lcell_comb \regval1_D[0]~38 (
// Equation(s):
// \regval1_D[0]~38_combout  = ( restmp_M[0] & ( \forw1M_D~combout  & ( ((!\selmemout_M~DUPLICATE_q ) # ((\dbus[0]~8_combout  & \memout_M[2]~0_combout ))) # (\memout_M[0]~2_combout ) ) ) ) # ( !restmp_M[0] & ( \forw1M_D~combout  & ( (\selmemout_M~DUPLICATE_q 
//  & (((\dbus[0]~8_combout  & \memout_M[2]~0_combout )) # (\memout_M[0]~2_combout ))) ) ) )

	.dataa(!\dbus[0]~8_combout ),
	.datab(!\memout_M[0]~2_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!restmp_M[0]),
	.dataf(!\forw1M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~38 .extended_lut = "off";
defparam \regval1_D[0]~38 .lut_mask = 64'h000000000307F3F7;
defparam \regval1_D[0]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \regs~1feeder (
// Equation(s):
// \regs~1feeder_combout  = ( \wregval_W[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1feeder .extended_lut = "off";
defparam \regs~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N8
dffeas \regs~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1 .is_wysiwyg = "true";
defparam \regs~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \regval1_D[0]~39 (
// Equation(s):
// \regval1_D[0]~39_combout  = (!\regs~0_q  & (\regs~1_q )) # (\regs~0_q  & ((\regs_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(gnd),
	.datab(!\regs~1_q ),
	.datac(!\regs~0_q ),
	.datad(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~39 .extended_lut = "off";
defparam \regval1_D[0]~39 .lut_mask = 64'h303F303F303F303F;
defparam \regval1_D[0]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \result_M[0]~31 (
// Equation(s):
// \result_M[0]~31_combout  = ( \dbus[0]~93_combout  & ( \dbus[0]~91_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[0])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout ) # (\memout_M[0]~2_combout )))) ) ) ) # ( !\dbus[0]~93_combout  & ( 
// \dbus[0]~91_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[0])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout ) # (\memout_M[0]~2_combout )))) ) ) ) # ( \dbus[0]~93_combout  & ( !\dbus[0]~91_combout  & ( (!\selmemout_M~DUPLICATE_q  & 
// (restmp_M[0])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout ) # (\memout_M[0]~2_combout )))) ) ) ) # ( !\dbus[0]~93_combout  & ( !\dbus[0]~91_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[0])) # (\selmemout_M~DUPLICATE_q  & 
// ((\memout_M[0]~2_combout ))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[0]),
	.datac(!\memout_M[0]~2_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\dbus[0]~93_combout ),
	.dataf(!\dbus[0]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[0]~31 .extended_lut = "off";
defparam \result_M[0]~31 .lut_mask = 64'h2727277727772777;
defparam \result_M[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N32
dffeas \result_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[0]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[0] .is_wysiwyg = "true";
defparam \result_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N14
dffeas \regs_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \regval1_D[0]~40 (
// Equation(s):
// \regval1_D[0]~40_combout  = ( regs_rtl_0_bypass[13] & ( \forw1W_D~combout  & ( (!\forw1M_D~combout  & result_W[0]) ) ) ) # ( !regs_rtl_0_bypass[13] & ( \forw1W_D~combout  & ( (!\forw1M_D~combout  & result_W[0]) ) ) ) # ( regs_rtl_0_bypass[13] & ( 
// !\forw1W_D~combout  & ( (!\forw1M_D~combout  & ((\regval1_D[0]~39_combout ) # (\regs~71_combout ))) ) ) ) # ( !regs_rtl_0_bypass[13] & ( !\forw1W_D~combout  & ( (!\regs~71_combout  & (\regval1_D[0]~39_combout  & !\forw1M_D~combout )) ) ) )

	.dataa(!\regs~71_combout ),
	.datab(!\regval1_D[0]~39_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!result_W[0]),
	.datae(!regs_rtl_0_bypass[13]),
	.dataf(!\forw1W_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~40 .extended_lut = "off";
defparam \regval1_D[0]~40 .lut_mask = 64'h2020707000F000F0;
defparam \regval1_D[0]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \regval1_D[0]~41 (
// Equation(s):
// \regval1_D[0]~41_combout  = ( \regval1_D[0]~40_combout  & ( \Selector31~11_combout  & ( (!\forw1A_D~2_combout ) # ((pcplus_A[0]) # (\selaluout_A~q )) ) ) ) # ( !\regval1_D[0]~40_combout  & ( \Selector31~11_combout  & ( (!\forw1A_D~2_combout  & 
// (((\regval1_D[0]~38_combout )))) # (\forw1A_D~2_combout  & (((pcplus_A[0])) # (\selaluout_A~q ))) ) ) ) # ( \regval1_D[0]~40_combout  & ( !\Selector31~11_combout  & ( (!\forw1A_D~2_combout ) # ((!\selaluout_A~q  & pcplus_A[0])) ) ) ) # ( 
// !\regval1_D[0]~40_combout  & ( !\Selector31~11_combout  & ( (!\forw1A_D~2_combout  & (((\regval1_D[0]~38_combout )))) # (\forw1A_D~2_combout  & (!\selaluout_A~q  & ((pcplus_A[0])))) ) ) )

	.dataa(!\forw1A_D~2_combout ),
	.datab(!\selaluout_A~q ),
	.datac(!\regval1_D[0]~38_combout ),
	.datad(!pcplus_A[0]),
	.datae(!\regval1_D[0]~40_combout ),
	.dataf(!\Selector31~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~41 .extended_lut = "off";
defparam \regval1_D[0]~41 .lut_mask = 64'h0A4EAAEE1B5FBBFF;
defparam \regval1_D[0]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N20
dffeas \regval1_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[0]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N16
dffeas \jmptarg_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_A[0]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[0] .is_wysiwyg = "true";
defparam \jmptarg_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (!\isjump_M~q  & (((pcplus_M[0])))) # (\isjump_M~q  & ((!\dobranch_M~q  & ((jmptarg_M[0]))) # (\dobranch_M~q  & (pcplus_M[0])))) ) )

	.dataa(!\isjump_M~q ),
	.datab(!\dobranch_M~q ),
	.datac(!pcplus_M[0]),
	.datad(!jmptarg_M[0]),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h000000000B4F0B4F;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N49
dffeas \PC[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \pcplus_D[0]~feeder (
// Equation(s):
// \pcplus_D[0]~feeder_combout  = ( PC[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_D[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_D[0]~feeder .extended_lut = "off";
defparam \pcplus_D[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_D[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N52
dffeas \pcplus_D[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_D[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[0] .is_wysiwyg = "true";
defparam \pcplus_D[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N17
dffeas \pcplus_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[0] .is_wysiwyg = "true";
defparam \pcplus_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N53
dffeas \pcplus_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[0] .is_wysiwyg = "true";
defparam \pcplus_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N36
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( jmptarg_M[1] & ( pcplus_M[1] & ( (!\isjump_M~q ) # ((!pcplus_M[0] $ (jmptarg_M[0])) # (\dobranch_M~q )) ) ) ) # ( !jmptarg_M[1] & ( pcplus_M[1] & ( (!\isjump_M~q ) # (\dobranch_M~q ) ) ) ) # ( jmptarg_M[1] & ( !pcplus_M[1] & ( 
// (!\isjump_M~q ) # (\dobranch_M~q ) ) ) ) # ( !jmptarg_M[1] & ( !pcplus_M[1] & ( (!\isjump_M~q ) # ((!pcplus_M[0] $ (jmptarg_M[0])) # (\dobranch_M~q )) ) ) )

	.dataa(!pcplus_M[0]),
	.datab(!jmptarg_M[0]),
	.datac(!\isjump_M~q ),
	.datad(!\dobranch_M~q ),
	.datae(!jmptarg_M[1]),
	.dataf(!pcplus_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'hF9FFF0FFF0FFF9FF;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N45
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( \pcgood_B[9]~0_combout  & ( (!pcplus_M[9]) # (!\pcgood_B[10]~6_combout  $ (!pcplus_M[10])) ) ) # ( !\pcgood_B[9]~0_combout  & ( (!\pcgood_B[10]~6_combout  $ (!pcplus_M[10])) # (pcplus_M[9]) ) )

	.dataa(!pcplus_M[9]),
	.datab(gnd),
	.datac(!\pcgood_B[10]~6_combout ),
	.datad(!pcplus_M[10]),
	.datae(gnd),
	.dataf(!\pcgood_B[9]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h5FF55FF5AFFAAFFA;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y8_N44
dffeas \pcplus_M[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_M[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[8]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_M[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N19
dffeas \jmptarg_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[8] .is_wysiwyg = "true";
defparam \jmptarg_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N19
dffeas \brtarg_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[8] .is_wysiwyg = "true";
defparam \brtarg_M[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N51
cyclonev_lcell_comb \pcgood_B[8]~5 (
// Equation(s):
// \pcgood_B[8]~5_combout  = ( \isjump_M~q  & ( (!\dobranch_M~q  & (jmptarg_M[8])) # (\dobranch_M~q  & ((brtarg_M[8]))) ) ) # ( !\isjump_M~q  & ( (!\dobranch_M~q  & (\pcplus_M[8]~DUPLICATE_q )) # (\dobranch_M~q  & ((brtarg_M[8]))) ) )

	.dataa(!jmptarg_M[8]),
	.datab(!\pcplus_M[8]~DUPLICATE_q ),
	.datac(!brtarg_M[8]),
	.datad(!\dobranch_M~q ),
	.datae(gnd),
	.dataf(!\isjump_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[8]~5 .extended_lut = "off";
defparam \pcgood_B[8]~5 .lut_mask = 64'h330F330F550F550F;
defparam \pcgood_B[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N48
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( pcplus_M[7] & ( (\pcgood_B[7]~4_combout  & (!\pcplus_M[8]~DUPLICATE_q  $ (\pcgood_B[8]~5_combout ))) ) ) # ( !pcplus_M[7] & ( (!\pcgood_B[7]~4_combout  & (!\pcplus_M[8]~DUPLICATE_q  $ (\pcgood_B[8]~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\pcplus_M[8]~DUPLICATE_q ),
	.datac(!\pcgood_B[7]~4_combout ),
	.datad(!\pcgood_B[8]~5_combout ),
	.datae(gnd),
	.dataf(!pcplus_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N5
dffeas \jmptarg_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[3] .is_wysiwyg = "true";
defparam \jmptarg_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N4
dffeas \brtarg_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[3] .is_wysiwyg = "true";
defparam \brtarg_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \pcgood_B[3]~2 (
// Equation(s):
// \pcgood_B[3]~2_combout  = ( brtarg_M[3] & ( ((!\isjump_M~q  & ((pcplus_M[3]))) # (\isjump_M~q  & (jmptarg_M[3]))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[3] & ( (!\dobranch_M~q  & ((!\isjump_M~q  & ((pcplus_M[3]))) # (\isjump_M~q  & (jmptarg_M[3])))) ) )

	.dataa(!jmptarg_M[3]),
	.datab(!pcplus_M[3]),
	.datac(!\dobranch_M~q ),
	.datad(!\isjump_M~q ),
	.datae(gnd),
	.dataf(!brtarg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[3]~2 .extended_lut = "off";
defparam \pcgood_B[3]~2 .lut_mask = 64'h305030503F5F3F5F;
defparam \pcgood_B[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N21
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \pcgood_B[3]~2_combout  & ( (!pcplus_M[3]) # (!pcplus_M[4] $ (!\pcgood_B[4]~3_combout )) ) ) # ( !\pcgood_B[3]~2_combout  & ( (!pcplus_M[4] $ (!\pcgood_B[4]~3_combout )) # (pcplus_M[3]) ) )

	.dataa(gnd),
	.datab(!pcplus_M[3]),
	.datac(!pcplus_M[4]),
	.datad(!\pcgood_B[4]~3_combout ),
	.datae(gnd),
	.dataf(!\pcgood_B[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h3FF33FF3CFFCCFFC;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N26
dffeas \pcplus_M[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_M[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_M[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N30
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( !\Equal1~1_combout  & ( \pcplus_M[2]~DUPLICATE_q  & ( (\Equal1~0_combout  & (!\Equal1~3_combout  & (\pcgood_B[2]~1_combout  & \Equal1~2_combout ))) ) ) ) # ( !\Equal1~1_combout  & ( !\pcplus_M[2]~DUPLICATE_q  & ( (\Equal1~0_combout  
// & (!\Equal1~3_combout  & (!\pcgood_B[2]~1_combout  & \Equal1~2_combout ))) ) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\Equal1~3_combout ),
	.datac(!\pcgood_B[2]~1_combout ),
	.datad(!\Equal1~2_combout ),
	.datae(!\Equal1~1_combout ),
	.dataf(!\pcplus_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'h0040000000040000;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N30
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( !\stall_D~1_combout  & ( (!\Equal1~4_combout  & (\pcgood_B[8]~5_combout )) # (\Equal1~4_combout  & ((!\Equal1~16_combout  & (\pcgood_B[8]~5_combout )) # (\Equal1~16_combout  & ((!\Equal1~10_combout  & (\pcgood_B[8]~5_combout )) # 
// (\Equal1~10_combout  & ((\Add0~5_sumout ))))))) ) ) # ( \stall_D~1_combout  & ( (!\Equal1~4_combout  & (\pcgood_B[8]~5_combout )) # (\Equal1~4_combout  & ((!\Equal1~16_combout  & (\pcgood_B[8]~5_combout )) # (\Equal1~16_combout  & ((!\Equal1~10_combout  & 
// (\pcgood_B[8]~5_combout )) # (\Equal1~10_combout  & ((\PC[8]~DUPLICATE_q ))))))) ) )

	.dataa(!\Equal1~4_combout ),
	.datab(!\pcgood_B[8]~5_combout ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\Equal1~16_combout ),
	.datae(!\stall_D~1_combout ),
	.dataf(!\Equal1~10_combout ),
	.datag(!\Add0~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "on";
defparam \PC~32 .lut_mask = 64'h3333333333273327;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N31
dffeas \PC[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N39
cyclonev_lcell_comb \inst_D~25 (
// Equation(s):
// \inst_D~25_combout  = ( !PC[9] & ( (\PC[8]~DUPLICATE_q  & (!PC[4] & PC[5])) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(!PC[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~25 .extended_lut = "off";
defparam \inst_D~25 .lut_mask = 64'h0404000004040000;
defparam \inst_D~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N6
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( PC[3] & ( (!\PC[2]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ) # (!PC[6]))) ) ) # ( !PC[3] & ( (\PC[7]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & PC[6])) ) )

	.dataa(gnd),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h00300030F0C0F0C0;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N51
cyclonev_lcell_comb \inst_D~26 (
// Equation(s):
// \inst_D~26_combout  = ( \imem~55_combout  & ( (!\stall_D~1_combout  & (\inst_D~25_combout  & (\inst_D~0_combout ))) # (\stall_D~1_combout  & (((inst_D[26])))) ) ) # ( !\imem~55_combout  & ( (\stall_D~1_combout  & inst_D[26]) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\inst_D~25_combout ),
	.datac(!\inst_D~0_combout ),
	.datad(!inst_D[26]),
	.datae(gnd),
	.dataf(!\imem~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~26 .extended_lut = "off";
defparam \inst_D~26 .lut_mask = 64'h0055005502570257;
defparam \inst_D~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N52
dffeas \inst_D[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[26] .is_wysiwyg = "true";
defparam \inst_D[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = ( !inst_D[31] & ( inst_D[30] & ( (!inst_D[28] & (!inst_D[26] & (!inst_D[29] & inst_D[27]))) ) ) ) # ( inst_D[31] & ( !inst_D[30] & ( (inst_D[28] & (!inst_D[29] & ((!inst_D[26]) # (!inst_D[27])))) ) ) ) # ( !inst_D[31] & ( 
// !inst_D[30] & ( (inst_D[28] & (!inst_D[26] & (inst_D[29] & !inst_D[27]))) ) ) )

	.dataa(!inst_D[28]),
	.datab(!inst_D[26]),
	.datac(!inst_D[29]),
	.datad(!inst_D[27]),
	.datae(!inst_D[31]),
	.dataf(!inst_D[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h0400504000800000;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N15
cyclonev_lcell_comb \Selector48~2 (
// Equation(s):
// \Selector48~2_combout  = ( inst_D[2] ) # ( !inst_D[2] & ( ((inst_D[0]) # (inst_D[3])) # (inst_D[1]) ) )

	.dataa(!inst_D[1]),
	.datab(gnd),
	.datac(!inst_D[3]),
	.datad(!inst_D[0]),
	.datae(gnd),
	.dataf(!inst_D[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~2 .extended_lut = "off";
defparam \Selector48~2 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \Selector48~3 (
// Equation(s):
// \Selector48~3_combout  = ( \Selector48~2_combout  & ( \Decoder1~0_combout  & ( (!inst_D[28]) # (inst_D[31]) ) ) ) # ( !\Selector48~2_combout  & ( \Decoder1~0_combout  & ( ((!inst_D[28] & ((inst_D[4]) # (inst_D[5])))) # (inst_D[31]) ) ) )

	.dataa(!inst_D[31]),
	.datab(!inst_D[5]),
	.datac(!inst_D[4]),
	.datad(!inst_D[28]),
	.datae(!\Selector48~2_combout ),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~3 .extended_lut = "off";
defparam \Selector48~3 .lut_mask = 64'h000000007F55FF55;
defparam \Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N39
cyclonev_lcell_comb \Selector48~4 (
// Equation(s):
// \Selector48~4_combout  = ( !\flush_A~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Selector48~3_combout ) # (\Selector48~1_combout ))) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\Selector48~1_combout ),
	.datad(!\Selector48~3_combout ),
	.datae(!\flush_A~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~4 .extended_lut = "off";
defparam \Selector48~4 .lut_mask = 64'h0555000005550000;
defparam \Selector48~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N40
dffeas wrreg_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector48~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pcplus_D[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A.is_wysiwyg = "true";
defparam wrreg_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N3
cyclonev_lcell_comb \wrreg_M~feeder (
// Equation(s):
// \wrreg_M~feeder_combout  = \wrreg_A~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrreg_A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_M~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_M~feeder .extended_lut = "off";
defparam \wrreg_M~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \wrreg_M~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N5
dffeas wrreg_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_M~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \forw1M_D~0 (
// Equation(s):
// \forw1M_D~0_combout  = ( !wregno_M[2] & ( (!wregno_M[1] & (!inst_D[21] & (!inst_D[20] $ (wregno_M[0])))) # (wregno_M[1] & (inst_D[21] & (!inst_D[20] $ (wregno_M[0])))) ) )

	.dataa(!wregno_M[1]),
	.datab(!inst_D[20]),
	.datac(!inst_D[21]),
	.datad(!wregno_M[0]),
	.datae(gnd),
	.dataf(!wregno_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1M_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1M_D~0 .extended_lut = "off";
defparam \forw1M_D~0 .lut_mask = 64'h8421842100000000;
defparam \forw1M_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y6_N46
dffeas \wregno_M[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_M[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[5]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_M[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \forw1M_D~1 (
// Equation(s):
// \forw1M_D~1_combout  = ( \inst_D[24]~DUPLICATE_q  & ( (wregno_M[4] & (!inst_D[25] $ (\wregno_M[5]~DUPLICATE_q ))) ) ) # ( !\inst_D[24]~DUPLICATE_q  & ( (!wregno_M[4] & (!inst_D[25] $ (\wregno_M[5]~DUPLICATE_q ))) ) )

	.dataa(!inst_D[25]),
	.datab(gnd),
	.datac(!\wregno_M[5]~DUPLICATE_q ),
	.datad(!wregno_M[4]),
	.datae(gnd),
	.dataf(!\inst_D[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1M_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1M_D~1 .extended_lut = "off";
defparam \forw1M_D~1 .lut_mask = 64'hA500A50000A500A5;
defparam \forw1M_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb forw1M_D(
// Equation(s):
// \forw1M_D~combout  = ( !\wregno_M[3]~DUPLICATE_q  & ( (\wrreg_M~q  & (\forw1M_D~0_combout  & \forw1M_D~1_combout )) ) )

	.dataa(!\wrreg_M~q ),
	.datab(gnd),
	.datac(!\forw1M_D~0_combout ),
	.datad(!\forw1M_D~1_combout ),
	.datae(gnd),
	.dataf(!\wregno_M[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1M_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw1M_D.extended_lut = "off";
defparam forw1M_D.lut_mask = 64'h0005000500000000;
defparam forw1M_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N2
dffeas \regs_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N28
dffeas \regs~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~5 .is_wysiwyg = "true";
defparam \regs~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \regval1_D[4]~156 (
// Equation(s):
// \regval1_D[4]~156_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~5_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[17])))) # (\forw1W_D~combout  & ((((result_W[4]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a4 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[17])))) # (\forw1W_D~combout  & ((((result_W[4]))))) ) )

	.dataa(!regs_rtl_0_bypass[17]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!result_W[4]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[4]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[4]~156 .extended_lut = "on";
defparam \regval1_D[4]~156 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \regval1_D[4]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \regval1_D[4]~2 (
// Equation(s):
// \regval1_D[4]~2_combout  = ( \result_A[4]~2_combout  & ( ((!\forw1M_D~combout  & (\regval1_D[4]~156_combout )) # (\forw1M_D~combout  & ((\result_M[4]~2_combout )))) # (\forw1A_D~2_combout ) ) ) # ( !\result_A[4]~2_combout  & ( (!\forw1A_D~2_combout  & 
// ((!\forw1M_D~combout  & (\regval1_D[4]~156_combout )) # (\forw1M_D~combout  & ((\result_M[4]~2_combout ))))) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\forw1A_D~2_combout ),
	.datac(!\regval1_D[4]~156_combout ),
	.datad(!\result_M[4]~2_combout ),
	.datae(gnd),
	.dataf(!\result_A[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[4]~2 .extended_lut = "off";
defparam \regval1_D[4]~2 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \regval1_D[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N11
dffeas \regval1_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[4]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[4] .is_wysiwyg = "true";
defparam \regval1_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N7
dffeas \jmptarg_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[4] .is_wysiwyg = "true";
defparam \jmptarg_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N8
dffeas \brtarg_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[4] .is_wysiwyg = "true";
defparam \brtarg_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N3
cyclonev_lcell_comb \pcgood_B[4]~3 (
// Equation(s):
// \pcgood_B[4]~3_combout  = ( pcplus_M[4] & ( (!\dobranch_M~q  & (((!\isjump_M~q )) # (jmptarg_M[4]))) # (\dobranch_M~q  & (((brtarg_M[4])))) ) ) # ( !pcplus_M[4] & ( (!\dobranch_M~q  & (jmptarg_M[4] & ((\isjump_M~q )))) # (\dobranch_M~q  & 
// (((brtarg_M[4])))) ) )

	.dataa(!jmptarg_M[4]),
	.datab(!\dobranch_M~q ),
	.datac(!brtarg_M[4]),
	.datad(!\isjump_M~q ),
	.datae(gnd),
	.dataf(!pcplus_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[4]~3 .extended_lut = "off";
defparam \pcgood_B[4]~3 .lut_mask = 64'h03470347CF47CF47;
defparam \pcgood_B[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N42
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( PC[4] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\stall_D~1_combout ) # (\Add0~41_sumout ))) ) ) ) # ( !PC[4] & ( \Equal1~17_combout  & ( (\Add0~41_sumout  & (\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & !\stall_D~1_combout )) ) ) ) # ( PC[4] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[4]~3_combout ) ) ) ) # ( !PC[4] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// \pcgood_B[4]~3_combout ) ) ) )

	.dataa(!\Add0~41_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\pcgood_B[4]~3_combout ),
	.datad(!\stall_D~1_combout ),
	.datae(!PC[4]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h0303030311001133;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N44
dffeas \PC[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N6
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( PC[5] & ( \pcgood_B[5]~13_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((!\Equal1~17_combout ) # (\stall_D~1_combout )) # (\Add0~45_sumout ))) ) ) ) # ( !PC[5] & ( \pcgood_B[5]~13_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout ) # ((\Add0~45_sumout  & !\stall_D~1_combout )))) ) ) ) # ( PC[5] & ( !\pcgood_B[5]~13_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Equal1~17_combout  & 
// ((\stall_D~1_combout ) # (\Add0~45_sumout )))) ) ) ) # ( !PC[5] & ( !\pcgood_B[5]~13_combout  & ( (\Add0~45_sumout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Equal1~17_combout  & !\stall_D~1_combout ))) ) ) )

	.dataa(!\Add0~45_sumout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Equal1~17_combout ),
	.datad(!\stall_D~1_combout ),
	.datae(!PC[5]),
	.dataf(!\pcgood_B[5]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h0100010331303133;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N7
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N3
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( \imem~40_combout  & ( ((!PC[2] & !PC[3])) # (PC[5]) ) )

	.dataa(!PC[5]),
	.datab(gnd),
	.datac(!PC[2]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\imem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h00000000F555F555;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N54
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( PC[5] & ( PC[3] & ( (!PC[7] & (!PC[4] $ (((PC[2]))))) # (PC[7] & (!PC[6] $ (((PC[2]) # (PC[4]))))) ) ) ) # ( !PC[5] & ( PC[3] & ( (!PC[6] & (!PC[2] $ (((PC[4] & !PC[7]))))) # (PC[6] & (!PC[4] & (PC[7] & PC[2]))) ) ) ) # ( PC[5] & ( 
// !PC[3] & ( (!PC[4] & (PC[6] & (!PC[7] $ (!PC[2])))) # (PC[4] & ((!PC[6] & ((PC[2]))) # (PC[6] & (!PC[7] & !PC[2])))) ) ) ) # ( !PC[5] & ( !PC[3] & ( (!PC[4] & (PC[2] & (!PC[6] $ (PC[7])))) # (PC[4] & (!PC[2] $ (((PC[6] & PC[7]))))) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[6]),
	.datac(!PC[7]),
	.datad(!PC[2]),
	.datae(!PC[5]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h548312648C42A953;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N42
cyclonev_lcell_comb \inst_D~20 (
// Equation(s):
// \inst_D~20_combout  = ( inst_D[27] & ( \stall_D~1_combout  ) ) # ( inst_D[27] & ( !\stall_D~1_combout  & ( (\imem~0_combout  & (((!PC[9] & \imem~44_combout )) # (\imem~45_combout ))) ) ) ) # ( !inst_D[27] & ( !\stall_D~1_combout  & ( (\imem~0_combout  & 
// (((!PC[9] & \imem~44_combout )) # (\imem~45_combout ))) ) ) )

	.dataa(!\imem~45_combout ),
	.datab(!PC[9]),
	.datac(!\imem~0_combout ),
	.datad(!\imem~44_combout ),
	.datae(!inst_D[27]),
	.dataf(!\stall_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~20 .extended_lut = "off";
defparam \inst_D~20 .lut_mask = 64'h050D050D0000FFFF;
defparam \inst_D~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N43
dffeas \inst_D[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[27] .is_wysiwyg = "true";
defparam \inst_D[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N27
cyclonev_lcell_comb \selaluout_D~0 (
// Equation(s):
// \selaluout_D~0_combout  = ( inst_D[31] & ( inst_D[28] ) ) # ( !inst_D[31] & ( inst_D[28] & ( (!inst_D[29]) # (((inst_D[30]) # (inst_D[26])) # (inst_D[27])) ) ) ) # ( inst_D[31] & ( !inst_D[28] ) ) # ( !inst_D[31] & ( !inst_D[28] & ( ((!inst_D[27]) # 
// ((!inst_D[30]) # (inst_D[26]))) # (inst_D[29]) ) ) )

	.dataa(!inst_D[29]),
	.datab(!inst_D[27]),
	.datac(!inst_D[26]),
	.datad(!inst_D[30]),
	.datae(!inst_D[31]),
	.dataf(!inst_D[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selaluout_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selaluout_D~0 .extended_lut = "off";
defparam \selaluout_D~0 .lut_mask = 64'hFFDFFFFFBFFFFFFF;
defparam \selaluout_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N28
dffeas selaluout_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selaluout_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_A.is_wysiwyg = "true";
defparam selaluout_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N27
cyclonev_lcell_comb \result_A[2]~3 (
// Equation(s):
// \result_A[2]~3_combout  = ( pcplus_A[2] & ( (!\selaluout_A~q ) # (\Selector29~2_combout ) ) ) # ( !pcplus_A[2] & ( (\selaluout_A~q  & \Selector29~2_combout ) ) )

	.dataa(!\selaluout_A~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector29~2_combout ),
	.datae(gnd),
	.dataf(!pcplus_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[2]~3 .extended_lut = "off";
defparam \result_A[2]~3 .lut_mask = 64'h00550055AAFFAAFF;
defparam \result_A[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N50
dffeas \regs_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N59
dffeas \regs~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~3 .is_wysiwyg = "true";
defparam \regs~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \regval1_D[2]~152 (
// Equation(s):
// \regval1_D[2]~152_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~3_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[15]))))) # (\forw1W_D~combout  & (((result_W[2])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a2 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[15]))))) # (\forw1W_D~combout  & (((result_W[2])))) ) )

	.dataa(!regs_rtl_0_bypass[15]),
	.datab(!result_W[2]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[2]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[2]~152 .extended_lut = "on";
defparam \regval1_D[2]~152 .lut_mask = 64'h0F550F5533333333;
defparam \regval1_D[2]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \regval1_D[2]~3 (
// Equation(s):
// \regval1_D[2]~3_combout  = ( \regval1_D[2]~152_combout  & ( (!\forw1A_D~2_combout  & (((!\forw1M_D~combout ) # (\result_M[2]~3_combout )))) # (\forw1A_D~2_combout  & (\result_A[2]~3_combout )) ) ) # ( !\regval1_D[2]~152_combout  & ( (!\forw1A_D~2_combout  
// & (((\result_M[2]~3_combout  & \forw1M_D~combout )))) # (\forw1A_D~2_combout  & (\result_A[2]~3_combout )) ) )

	.dataa(!\result_A[2]~3_combout ),
	.datab(!\result_M[2]~3_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\forw1A_D~2_combout ),
	.datae(gnd),
	.dataf(!\regval1_D[2]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[2]~3 .extended_lut = "off";
defparam \regval1_D[2]~3 .lut_mask = 64'h03550355F355F355;
defparam \regval1_D[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N31
dffeas \regval1_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[2]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[2] .is_wysiwyg = "true";
defparam \regval1_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N1
dffeas \jmptarg_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[2] .is_wysiwyg = "true";
defparam \jmptarg_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N1
dffeas \brtarg_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[2] .is_wysiwyg = "true";
defparam \brtarg_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N51
cyclonev_lcell_comb \pcgood_B[2]~1 (
// Equation(s):
// \pcgood_B[2]~1_combout  = ( \pcplus_M[2]~DUPLICATE_q  & ( (!\dobranch_M~q  & ((!\isjump_M~q ) # ((jmptarg_M[2])))) # (\dobranch_M~q  & (((brtarg_M[2])))) ) ) # ( !\pcplus_M[2]~DUPLICATE_q  & ( (!\dobranch_M~q  & (\isjump_M~q  & (jmptarg_M[2]))) # 
// (\dobranch_M~q  & (((brtarg_M[2])))) ) )

	.dataa(!\isjump_M~q ),
	.datab(!\dobranch_M~q ),
	.datac(!jmptarg_M[2]),
	.datad(!brtarg_M[2]),
	.datae(gnd),
	.dataf(!\pcplus_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[2]~1 .extended_lut = "off";
defparam \pcgood_B[2]~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \pcgood_B[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N48
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( PC[2] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Add0~33_sumout ) # (\stall_D~1_combout ))) ) ) ) # ( !PC[2] & ( \Equal1~17_combout  & ( (!\stall_D~1_combout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Add0~33_sumout )) ) ) ) # ( PC[2] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[2]~1_combout ) ) ) ) # ( !PC[2] & ( !\Equal1~17_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[2]~1_combout ) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Add0~33_sumout ),
	.datad(!\pcgood_B[2]~1_combout ),
	.datae(!PC[2]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h0033003302021313;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N50
dffeas \PC[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N24
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( PC[6] & ( \PC[4]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (!PC[5] & !PC[3]))) ) ) ) # ( !PC[6] & ( \PC[4]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & (!PC[5] & !PC[3])) ) ) ) # ( PC[6] & ( !\PC[4]~DUPLICATE_q  & ( 
// (!\PC[2]~DUPLICATE_q  & ((!PC[3]) # ((!\PC[7]~DUPLICATE_q  & PC[5])))) ) ) ) # ( !PC[6] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((!PC[5] & (\PC[7]~DUPLICATE_q  & !PC[3])) # (PC[5] & ((PC[3]))))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[3]),
	.datae(!PC[6]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h200AAA0850004000;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N32
dffeas \PC[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N30
cyclonev_lcell_comb \inst_D~38 (
// Equation(s):
// \inst_D~38_combout  = ( inst_D[8] & ( PC[8] & ( ((!PC[9] & (\imem~75_combout  & \inst_D~0_combout ))) # (\stall_D~1_combout ) ) ) ) # ( !inst_D[8] & ( PC[8] & ( (!\stall_D~1_combout  & (!PC[9] & (\imem~75_combout  & \inst_D~0_combout ))) ) ) ) # ( 
// inst_D[8] & ( !PC[8] & ( \stall_D~1_combout  ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!PC[9]),
	.datac(!\imem~75_combout ),
	.datad(!\inst_D~0_combout ),
	.datae(!inst_D[8]),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~38 .extended_lut = "off";
defparam \inst_D~38 .lut_mask = 64'h000055550008555D;
defparam \inst_D~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N31
dffeas \inst_D[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[8] .is_wysiwyg = "true";
defparam \inst_D[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N40
dffeas \off_A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N25
dffeas \jmptarg_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[10] .is_wysiwyg = "true";
defparam \jmptarg_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N25
dffeas \brtarg_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[10] .is_wysiwyg = "true";
defparam \brtarg_M[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N0
cyclonev_lcell_comb \pcgood_B[10]~6 (
// Equation(s):
// \pcgood_B[10]~6_combout  = ( brtarg_M[10] & ( ((!\isjump_M~q  & ((pcplus_M[10]))) # (\isjump_M~q  & (jmptarg_M[10]))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[10] & ( (!\dobranch_M~q  & ((!\isjump_M~q  & ((pcplus_M[10]))) # (\isjump_M~q  & (jmptarg_M[10])))) 
// ) )

	.dataa(!\isjump_M~q ),
	.datab(!\dobranch_M~q ),
	.datac(!jmptarg_M[10]),
	.datad(!pcplus_M[10]),
	.datae(gnd),
	.dataf(!brtarg_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[10]~6 .extended_lut = "off";
defparam \pcgood_B[10]~6 .lut_mask = 64'h048C048C37BF37BF;
defparam \pcgood_B[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N36
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( PC[10] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Add0~9_sumout ) # (\stall_D~1_combout ))) ) ) ) # ( !PC[10] & ( \Equal1~17_combout  & ( (!\stall_D~1_combout  & (\Add0~9_sumout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( PC[10] & ( !\Equal1~17_combout  & ( (\pcgood_B[10]~6_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !PC[10] & ( !\Equal1~17_combout  & ( (\pcgood_B[10]~6_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\pcgood_B[10]~6_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!PC[10]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h00550055000C003F;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N37
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N14
dffeas \PC[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N51
cyclonev_lcell_comb \inst_D~0 (
// Equation(s):
// \inst_D~0_combout  = ( !PC[13] & ( !PC[15] & ( (!PC[10] & (!PC[12] & (!\PC[14]~DUPLICATE_q  & !PC[11]))) ) ) )

	.dataa(!PC[10]),
	.datab(!PC[12]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!PC[11]),
	.datae(!PC[13]),
	.dataf(!PC[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~0 .extended_lut = "off";
defparam \inst_D~0 .lut_mask = 64'h8000000000000000;
defparam \inst_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N48
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( !PC[9] & ( \PC[8]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!PC[6] & PC[3])) # (\PC[4]~DUPLICATE_q  & (PC[6] & !PC[3])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(!PC[9]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h0000000001400000;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N24
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( !PC[9] & ( \PC[8]~DUPLICATE_q  & ( (PC[6] & (!PC[3] $ (((!\PC[2]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))))) ) ) ) # ( PC[9] & ( !\PC[8]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (PC[3] & (!\PC[2]~DUPLICATE_q  $ (!PC[6])))) # 
// (\PC[4]~DUPLICATE_q  & ((!PC[6] $ (!PC[3])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!PC[3]),
	.datae(!PC[9]),
	.dataf(!\PC[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'h00000378040B0000;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y10_N57
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( \imem~49_combout  & ( \imem~80_combout  & ( (!\PC[7]~DUPLICATE_q ) # ((!PC[5] & (\imem~8_combout )) # (PC[5] & ((\imem~10_combout )))) ) ) ) # ( !\imem~49_combout  & ( \imem~80_combout  & ( (!PC[5] & (((!\PC[7]~DUPLICATE_q )) # 
// (\imem~8_combout ))) # (PC[5] & (((\PC[7]~DUPLICATE_q  & \imem~10_combout )))) ) ) ) # ( \imem~49_combout  & ( !\imem~80_combout  & ( (!PC[5] & (\imem~8_combout  & (\PC[7]~DUPLICATE_q ))) # (PC[5] & (((!\PC[7]~DUPLICATE_q ) # (\imem~10_combout )))) ) ) ) 
// # ( !\imem~49_combout  & ( !\imem~80_combout  & ( (\PC[7]~DUPLICATE_q  & ((!PC[5] & (\imem~8_combout )) # (PC[5] & ((\imem~10_combout ))))) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!PC[5]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\imem~10_combout ),
	.datae(!\imem~49_combout ),
	.dataf(!\imem~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h04073437C4C7F4F7;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y7_N3
cyclonev_lcell_comb \inst_D~22 (
// Equation(s):
// \inst_D~22_combout  = (!\stall_D~1_combout  & (\inst_D~0_combout  & (\imem~50_combout ))) # (\stall_D~1_combout  & (((inst_D[28]))))

	.dataa(!\inst_D~0_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\imem~50_combout ),
	.datad(!inst_D[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~22 .extended_lut = "off";
defparam \inst_D~22 .lut_mask = 64'h0437043704370437;
defparam \inst_D~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y7_N4
dffeas \inst_D[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[28] .is_wysiwyg = "true";
defparam \inst_D[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = ( !inst_D[31] & ( !inst_D[30] & ( (inst_D[28] & (!inst_D[26] & (inst_D[29] & !inst_D[27]))) ) ) )

	.dataa(!inst_D[28]),
	.datab(!inst_D[26]),
	.datac(!inst_D[29]),
	.datad(!inst_D[27]),
	.datae(!inst_D[31]),
	.dataf(!inst_D[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~2 .extended_lut = "off";
defparam \Decoder1~2 .lut_mask = 64'h0400000000000000;
defparam \Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N0
cyclonev_lcell_comb \isjump_D~0 (
// Equation(s):
// \isjump_D~0_combout  = ( \Decoder1~2_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\flush_A~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\flush_A~combout ),
	.datae(gnd),
	.dataf(!\Decoder1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_D~0 .extended_lut = "off";
defparam \isjump_D~0 .lut_mask = 64'h000000000F000F00;
defparam \isjump_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N1
dffeas isjump_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isjump_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pcplus_D[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isjump_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isjump_A.is_wysiwyg = "true";
defparam isjump_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N30
cyclonev_lcell_comb \isjump_M~feeder (
// Equation(s):
// \isjump_M~feeder_combout  = \isjump_A~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isjump_A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_M~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_M~feeder .extended_lut = "off";
defparam \isjump_M~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \isjump_M~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N32
dffeas isjump_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isjump_M~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isjump_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam isjump_M.is_wysiwyg = "true";
defparam isjump_M.power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N35
dffeas \brtarg_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[13] .is_wysiwyg = "true";
defparam \brtarg_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N35
dffeas \jmptarg_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[13] .is_wysiwyg = "true";
defparam \jmptarg_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N18
cyclonev_lcell_comb \pcgood_B[13]~7 (
// Equation(s):
// \pcgood_B[13]~7_combout  = ( jmptarg_M[13] & ( (!\dobranch_M~q  & (((pcplus_M[13])) # (\isjump_M~q ))) # (\dobranch_M~q  & (((brtarg_M[13])))) ) ) # ( !jmptarg_M[13] & ( (!\dobranch_M~q  & (!\isjump_M~q  & ((pcplus_M[13])))) # (\dobranch_M~q  & 
// (((brtarg_M[13])))) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!\isjump_M~q ),
	.datac(!brtarg_M[13]),
	.datad(!pcplus_M[13]),
	.datae(gnd),
	.dataf(!jmptarg_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[13]~7 .extended_lut = "off";
defparam \pcgood_B[13]~7 .lut_mask = 64'h058D058D27AF27AF;
defparam \pcgood_B[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N6
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( PC[13] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\stall_D~1_combout ) # (\Add0~21_sumout ))) ) ) ) # ( !PC[13] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// (\Add0~21_sumout  & !\stall_D~1_combout )) ) ) ) # ( PC[13] & ( !\Equal1~17_combout  & ( (\pcgood_B[13]~7_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !PC[13] & ( !\Equal1~17_combout  & ( (\pcgood_B[13]~7_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\pcgood_B[13]~7_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Add0~21_sumout ),
	.datad(!\stall_D~1_combout ),
	.datae(!PC[13]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h1111111103000333;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N7
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N36
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( PC[14] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N12
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( PC[14] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\stall_D~1_combout ) # (\Add0~25_sumout ))) ) ) ) # ( !PC[14] & ( \Equal1~17_combout  & ( (\Add0~25_sumout  & (!\stall_D~1_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( PC[14] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_B[14]~8_combout ) ) ) ) # ( !PC[14] & ( !\Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & \pcgood_B[14]~8_combout ) ) ) )

	.dataa(!\Add0~25_sumout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\pcgood_B[14]~8_combout ),
	.datae(!PC[14]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'h000F000F04040707;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N13
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N39
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( PC[15] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N12
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( PC[15] & ( \pcgood_B[15]~9_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((!\Equal1~17_combout ) # (\Add0~29_sumout )) # (\stall_D~1_combout ))) ) ) ) # ( !PC[15] & ( \pcgood_B[15]~9_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout ) # ((!\stall_D~1_combout  & \Add0~29_sumout )))) ) ) ) # ( PC[15] & ( !\pcgood_B[15]~9_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Equal1~17_combout  & 
// ((\Add0~29_sumout ) # (\stall_D~1_combout )))) ) ) ) # ( !PC[15] & ( !\pcgood_B[15]~9_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\stall_D~1_combout  & (\Add0~29_sumout  & \Equal1~17_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\stall_D~1_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\Equal1~17_combout ),
	.datae(!PC[15]),
	.dataf(!\pcgood_B[15]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h0004001555045515;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N13
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N42
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add0~30  ))
// \Add0~86  = CARRY(( PC[16] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N51
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( PC[16] & ( \pcgood_B[16]~10_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((!\Equal1~17_combout ) # (\stall_D~1_combout )) # (\Add0~85_sumout ))) ) ) ) # ( !PC[16] & ( \pcgood_B[16]~10_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout ) # ((\Add0~85_sumout  & !\stall_D~1_combout )))) ) ) ) # ( PC[16] & ( !\pcgood_B[16]~10_combout  & ( (\Equal1~17_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// ((\stall_D~1_combout ) # (\Add0~85_sumout )))) ) ) ) # ( !PC[16] & ( !\pcgood_B[16]~10_combout  & ( (\Add0~85_sumout  & (\Equal1~17_combout  & (!\stall_D~1_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\Add0~85_sumout ),
	.datab(!\Equal1~17_combout ),
	.datac(!\stall_D~1_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!PC[16]),
	.dataf(!\pcgood_B[16]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h0010001300DC00DF;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N52
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N45
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( PC[17] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N24
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( PC[17] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\stall_D~1_combout ) # (\Add0~89_sumout ))) ) ) ) # ( !PC[17] & ( \Equal1~17_combout  & ( (\Add0~89_sumout  & (!\stall_D~1_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( PC[17] & ( !\Equal1~17_combout  & ( (\pcgood_B[17]~15_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !PC[17] & ( !\Equal1~17_combout  & ( (\pcgood_B[17]~15_combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\Add0~89_sumout ),
	.datab(!\pcgood_B[17]~15_combout ),
	.datac(!\stall_D~1_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!PC[17]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h003300330050005F;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N25
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N48
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add0~90  ))
// \Add0~78  = CARRY(( PC[18] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N18
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( PC[18] & ( \pcgood_B[18]~16_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout ) # ((\stall_D~1_combout ) # (\Add0~77_sumout )))) ) ) ) # ( !PC[18] & ( \pcgood_B[18]~16_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout ) # ((\Add0~77_sumout  & !\stall_D~1_combout )))) ) ) ) # ( PC[18] & ( !\pcgood_B[18]~16_combout  & ( (\Equal1~17_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// ((\stall_D~1_combout ) # (\Add0~77_sumout )))) ) ) ) # ( !PC[18] & ( !\pcgood_B[18]~16_combout  & ( (\Equal1~17_combout  & (\Add0~77_sumout  & (!\stall_D~1_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\Equal1~17_combout ),
	.datab(!\Add0~77_sumout ),
	.datac(!\stall_D~1_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!PC[18]),
	.dataf(!\pcgood_B[18]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h0010001500BA00BF;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y9_N19
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N51
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( PC[19] ) + ( GND ) + ( \Add0~78  ))

	.dataa(!PC[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N52
dffeas \brtarg_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[19] .is_wysiwyg = "true";
defparam \brtarg_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N52
dffeas \jmptarg_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[19] .is_wysiwyg = "true";
defparam \jmptarg_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N39
cyclonev_lcell_comb \pcgood_B[19]~24 (
// Equation(s):
// \pcgood_B[19]~24_combout  = ( pcplus_M[19] & ( \isjump_M~q  & ( (!\dobranch_M~q  & ((jmptarg_M[19]))) # (\dobranch_M~q  & (brtarg_M[19])) ) ) ) # ( !pcplus_M[19] & ( \isjump_M~q  & ( (!\dobranch_M~q  & ((jmptarg_M[19]))) # (\dobranch_M~q  & 
// (brtarg_M[19])) ) ) ) # ( pcplus_M[19] & ( !\isjump_M~q  & ( (!\dobranch_M~q ) # (brtarg_M[19]) ) ) ) # ( !pcplus_M[19] & ( !\isjump_M~q  & ( (brtarg_M[19] & \dobranch_M~q ) ) ) )

	.dataa(!brtarg_M[19]),
	.datab(!\dobranch_M~q ),
	.datac(gnd),
	.datad(!jmptarg_M[19]),
	.datae(!pcplus_M[19]),
	.dataf(!\isjump_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[19]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[19]~24 .extended_lut = "off";
defparam \pcgood_B[19]~24 .lut_mask = 64'h1111DDDD11DD11DD;
defparam \pcgood_B[19]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N54
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( PC[19] & ( \pcgood_B[19]~24_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((!\Equal1~17_combout ) # (\Add0~81_sumout )) # (\stall_D~1_combout ))) ) ) ) # ( !PC[19] & ( \pcgood_B[19]~24_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout ) # ((!\stall_D~1_combout  & \Add0~81_sumout )))) ) ) ) # ( PC[19] & ( !\pcgood_B[19]~24_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Equal1~17_combout  & 
// ((\Add0~81_sumout ) # (\stall_D~1_combout )))) ) ) ) # ( !PC[19] & ( !\pcgood_B[19]~24_combout  & ( (!\stall_D~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Add0~81_sumout  & \Equal1~17_combout ))) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Add0~81_sumout ),
	.datad(!\Equal1~17_combout ),
	.datae(!PC[19]),
	.dataf(!\pcgood_B[19]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h0002001333023313;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N55
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N55
dffeas \pcplus_D[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[20] .is_wysiwyg = "true";
defparam \pcplus_D[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N32
dffeas \pcplus_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[20] .is_wysiwyg = "true";
defparam \pcplus_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N55
dffeas \brtarg_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[20] .is_wysiwyg = "true";
defparam \brtarg_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N55
dffeas \jmptarg_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[20] .is_wysiwyg = "true";
defparam \jmptarg_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N30
cyclonev_lcell_comb \pcgood_B[20]~25 (
// Equation(s):
// \pcgood_B[20]~25_combout  = ( \isjump_M~q  & ( (!\dobranch_M~q  & ((jmptarg_M[20]))) # (\dobranch_M~q  & (brtarg_M[20])) ) ) # ( !\isjump_M~q  & ( (!\dobranch_M~q  & ((pcplus_M[20]))) # (\dobranch_M~q  & (brtarg_M[20])) ) )

	.dataa(!brtarg_M[20]),
	.datab(!pcplus_M[20]),
	.datac(!\dobranch_M~q ),
	.datad(!jmptarg_M[20]),
	.datae(gnd),
	.dataf(!\isjump_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[20]~25 .extended_lut = "off";
defparam \pcgood_B[20]~25 .lut_mask = 64'h3535353505F505F5;
defparam \pcgood_B[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N48
cyclonev_lcell_comb \Equal1~14 (
// Equation(s):
// \Equal1~14_combout  = ( \pcgood_B[21]~26_combout  & ( \pcgood_B[19]~24_combout  & ( (pcplus_M[19] & (pcplus_M[21] & (!\pcgood_B[20]~25_combout  $ (pcplus_M[20])))) ) ) ) # ( !\pcgood_B[21]~26_combout  & ( \pcgood_B[19]~24_combout  & ( (pcplus_M[19] & 
// (!pcplus_M[21] & (!\pcgood_B[20]~25_combout  $ (pcplus_M[20])))) ) ) ) # ( \pcgood_B[21]~26_combout  & ( !\pcgood_B[19]~24_combout  & ( (!pcplus_M[19] & (pcplus_M[21] & (!\pcgood_B[20]~25_combout  $ (pcplus_M[20])))) ) ) ) # ( !\pcgood_B[21]~26_combout  & 
// ( !\pcgood_B[19]~24_combout  & ( (!pcplus_M[19] & (!pcplus_M[21] & (!\pcgood_B[20]~25_combout  $ (pcplus_M[20])))) ) ) )

	.dataa(!\pcgood_B[20]~25_combout ),
	.datab(!pcplus_M[19]),
	.datac(!pcplus_M[21]),
	.datad(!pcplus_M[20]),
	.datae(!\pcgood_B[21]~26_combout ),
	.dataf(!\pcgood_B[19]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~14 .extended_lut = "off";
defparam \Equal1~14 .lut_mask = 64'h8040080420100201;
defparam \Equal1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N36
cyclonev_lcell_comb \Equal1~12 (
// Equation(s):
// \Equal1~12_combout  = ( \pcgood_B[24]~19_combout  & ( (!pcplus_M[24]) # (!pcplus_M[29] $ (!\pcgood_B[29]~20_combout )) ) ) # ( !\pcgood_B[24]~19_combout  & ( (!pcplus_M[29] $ (!\pcgood_B[29]~20_combout )) # (pcplus_M[24]) ) )

	.dataa(gnd),
	.datab(!pcplus_M[29]),
	.datac(!\pcgood_B[29]~20_combout ),
	.datad(!pcplus_M[24]),
	.datae(gnd),
	.dataf(!\pcgood_B[24]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~12 .extended_lut = "off";
defparam \Equal1~12 .lut_mask = 64'h3CFF3CFFFF3CFF3C;
defparam \Equal1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N0
cyclonev_lcell_comb \Equal1~15 (
// Equation(s):
// \Equal1~15_combout  = ( \pcgood_B[25]~27_combout  & ( pcplus_M[26] & ( (pcplus_M[25] & (\pcgood_B[26]~28_combout  & (!pcplus_M[27] $ (\pcgood_B[27]~29_combout )))) ) ) ) # ( !\pcgood_B[25]~27_combout  & ( pcplus_M[26] & ( (!pcplus_M[25] & 
// (\pcgood_B[26]~28_combout  & (!pcplus_M[27] $ (\pcgood_B[27]~29_combout )))) ) ) ) # ( \pcgood_B[25]~27_combout  & ( !pcplus_M[26] & ( (pcplus_M[25] & (!\pcgood_B[26]~28_combout  & (!pcplus_M[27] $ (\pcgood_B[27]~29_combout )))) ) ) ) # ( 
// !\pcgood_B[25]~27_combout  & ( !pcplus_M[26] & ( (!pcplus_M[25] & (!\pcgood_B[26]~28_combout  & (!pcplus_M[27] $ (\pcgood_B[27]~29_combout )))) ) ) )

	.dataa(!pcplus_M[27]),
	.datab(!pcplus_M[25]),
	.datac(!\pcgood_B[27]~29_combout ),
	.datad(!\pcgood_B[26]~28_combout ),
	.datae(!\pcgood_B[25]~27_combout ),
	.dataf(!pcplus_M[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~15 .extended_lut = "off";
defparam \Equal1~15 .lut_mask = 64'h8400210000840021;
defparam \Equal1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \Equal1~13 (
// Equation(s):
// \Equal1~13_combout  = ( \pcgood_B[22]~21_combout  & ( \pcgood_B[28]~23_combout  & ( (!pcplus_M[28]) # ((!pcplus_M[22]) # (!pcplus_M[23] $ (!\pcgood_B[23]~22_combout ))) ) ) ) # ( !\pcgood_B[22]~21_combout  & ( \pcgood_B[28]~23_combout  & ( (!pcplus_M[28]) 
// # ((!pcplus_M[23] $ (!\pcgood_B[23]~22_combout )) # (pcplus_M[22])) ) ) ) # ( \pcgood_B[22]~21_combout  & ( !\pcgood_B[28]~23_combout  & ( ((!pcplus_M[22]) # (!pcplus_M[23] $ (!\pcgood_B[23]~22_combout ))) # (pcplus_M[28]) ) ) ) # ( 
// !\pcgood_B[22]~21_combout  & ( !\pcgood_B[28]~23_combout  & ( ((!pcplus_M[23] $ (!\pcgood_B[23]~22_combout )) # (pcplus_M[22])) # (pcplus_M[28]) ) ) )

	.dataa(!pcplus_M[28]),
	.datab(!pcplus_M[23]),
	.datac(!pcplus_M[22]),
	.datad(!\pcgood_B[23]~22_combout ),
	.datae(!\pcgood_B[22]~21_combout ),
	.dataf(!\pcgood_B[28]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~13 .extended_lut = "off";
defparam \Equal1~13 .lut_mask = 64'h7FDFF7FDBFEFFBFE;
defparam \Equal1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N54
cyclonev_lcell_comb \Equal1~11 (
// Equation(s):
// \Equal1~11_combout  = ( \pcgood_B[30]~17_combout  & ( \pcgood_B[31]~18_combout  & ( (!pcplus_M[31]) # (!pcplus_M[30]) ) ) ) # ( !\pcgood_B[30]~17_combout  & ( \pcgood_B[31]~18_combout  & ( (!pcplus_M[31]) # (pcplus_M[30]) ) ) ) # ( 
// \pcgood_B[30]~17_combout  & ( !\pcgood_B[31]~18_combout  & ( (!pcplus_M[30]) # (pcplus_M[31]) ) ) ) # ( !\pcgood_B[30]~17_combout  & ( !\pcgood_B[31]~18_combout  & ( (pcplus_M[30]) # (pcplus_M[31]) ) ) )

	.dataa(!pcplus_M[31]),
	.datab(gnd),
	.datac(!pcplus_M[30]),
	.datad(gnd),
	.datae(!\pcgood_B[30]~17_combout ),
	.dataf(!\pcgood_B[31]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~11 .extended_lut = "off";
defparam \Equal1~11 .lut_mask = 64'h5F5FF5F5AFAFFAFA;
defparam \Equal1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \Equal1~16 (
// Equation(s):
// \Equal1~16_combout  = ( !\Equal1~13_combout  & ( !\Equal1~11_combout  & ( (\Equal1~14_combout  & (!\Equal1~12_combout  & \Equal1~15_combout )) ) ) )

	.dataa(!\Equal1~14_combout ),
	.datab(!\Equal1~12_combout ),
	.datac(!\Equal1~15_combout ),
	.datad(gnd),
	.datae(!\Equal1~13_combout ),
	.dataf(!\Equal1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~16 .extended_lut = "off";
defparam \Equal1~16 .lut_mask = 64'h0404000000000000;
defparam \Equal1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N27
cyclonev_lcell_comb \Equal1~17 (
// Equation(s):
// \Equal1~17_combout  = ( \Equal1~10_combout  & ( \Equal1~4_combout  & ( \Equal1~16_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal1~16_combout ),
	.datae(!\Equal1~10_combout ),
	.dataf(!\Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~17 .extended_lut = "off";
defparam \Equal1~17 .lut_mask = 64'h00000000000000FF;
defparam \Equal1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N6
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( PC[3] & ( \pcgood_B[3]~2_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((!\Equal1~17_combout ) # (\Add0~37_sumout )) # (\stall_D~1_combout ))) ) ) ) # ( !PC[3] & ( \pcgood_B[3]~2_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Equal1~17_combout ) # ((!\stall_D~1_combout  & \Add0~37_sumout )))) ) ) ) # ( PC[3] & ( !\pcgood_B[3]~2_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Equal1~17_combout  & 
// ((\Add0~37_sumout ) # (\stall_D~1_combout )))) ) ) ) # ( !PC[3] & ( !\pcgood_B[3]~2_combout  & ( (!\stall_D~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Equal1~17_combout  & \Add0~37_sumout ))) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Equal1~17_combout ),
	.datad(!\Add0~37_sumout ),
	.datae(!PC[3]),
	.dataf(!\pcgood_B[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'h0002010330323133;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N8
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N54
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( PC[5] & ( PC[4] & ( (\PC[2]~DUPLICATE_q  & ((!PC[3] & (!PC[6] & \PC[7]~DUPLICATE_q )) # (PC[3] & ((!\PC[7]~DUPLICATE_q ))))) ) ) ) # ( !PC[5] & ( PC[4] & ( (!PC[3] & ((!\PC[2]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ))) # 
// (\PC[2]~DUPLICATE_q  & (!PC[6] & \PC[7]~DUPLICATE_q )))) ) ) ) # ( PC[5] & ( !PC[4] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[3] & (PC[6])) # (PC[3] & ((!PC[6]) # (!\PC[7]~DUPLICATE_q ))))) ) ) ) # ( !PC[5] & ( !PC[4] & ( (!PC[3] & ((!PC[6] & (\PC[2]~DUPLICATE_q  
// & !\PC[7]~DUPLICATE_q )) # (PC[6] & (!\PC[2]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[6]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'h08207060A0080508;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N12
cyclonev_lcell_comb \inst_D~39 (
// Equation(s):
// \inst_D~39_combout  = ( inst_D[9] & ( \imem~56_combout  & ( ((!PC[9] & \imem~74_combout )) # (\stall_D~1_combout ) ) ) ) # ( !inst_D[9] & ( \imem~56_combout  & ( (!PC[9] & (!\stall_D~1_combout  & \imem~74_combout )) ) ) ) # ( inst_D[9] & ( 
// !\imem~56_combout  ) ) # ( !inst_D[9] & ( !\imem~56_combout  & ( !\stall_D~1_combout  ) ) )

	.dataa(!PC[9]),
	.datab(!\stall_D~1_combout ),
	.datac(!\imem~74_combout ),
	.datad(gnd),
	.datae(!inst_D[9]),
	.dataf(!\imem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~39 .extended_lut = "off";
defparam \inst_D~39 .lut_mask = 64'hCCCCFFFF08083B3B;
defparam \inst_D~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y9_N14
dffeas \inst_D[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~39_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[9] .is_wysiwyg = "true";
defparam \inst_D[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (!\Decoder1~1_combout  & ((inst_D[15]))) # (\Decoder1~1_combout  & (inst_D[9]))

	.dataa(gnd),
	.datab(!inst_D[9]),
	.datac(!\Decoder1~1_combout ),
	.datad(!inst_D[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h03F303F303F303F3;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N7
dffeas \wregno_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \forw1A_D~0 (
// Equation(s):
// \forw1A_D~0_combout  = ( inst_D[21] & ( (\wregno_A[1]~DUPLICATE_q  & (!wregno_A[2] & (!inst_D[20] $ (wregno_A[0])))) ) ) # ( !inst_D[21] & ( (!\wregno_A[1]~DUPLICATE_q  & (!wregno_A[2] & (!inst_D[20] $ (wregno_A[0])))) ) )

	.dataa(!\wregno_A[1]~DUPLICATE_q ),
	.datab(!inst_D[20]),
	.datac(!wregno_A[2]),
	.datad(!wregno_A[0]),
	.datae(gnd),
	.dataf(!inst_D[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1A_D~0 .extended_lut = "off";
defparam \forw1A_D~0 .lut_mask = 64'h8020802040104010;
defparam \forw1A_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \stall_D~1 (
// Equation(s):
// \stall_D~1_combout  = ( \stall_D~0_combout  & ( (!\forw1A_D~0_combout  & (((\forw2A_D~0_combout  & \forw2A_D~1_combout )))) # (\forw1A_D~0_combout  & (((\forw2A_D~0_combout  & \forw2A_D~1_combout )) # (\forw1A_D~1_combout ))) ) )

	.dataa(!\forw1A_D~0_combout ),
	.datab(!\forw1A_D~1_combout ),
	.datac(!\forw2A_D~0_combout ),
	.datad(!\forw2A_D~1_combout ),
	.datae(gnd),
	.dataf(!\stall_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~1 .extended_lut = "off";
defparam \stall_D~1 .lut_mask = 64'h00000000111F111F;
defparam \stall_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N6
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( PC[5] & ( PC[3] & ( (!PC[4] & ((!PC[6]) # ((!PC[2])))) # (PC[4] & (PC[6] & (PC[7] & PC[2]))) ) ) ) # ( !PC[5] & ( PC[3] & ( (!PC[2] & ((!PC[4] $ (PC[7])) # (PC[6]))) # (PC[2] & ((!PC[4] & ((PC[7]))) # (PC[4] & ((!PC[6]) # 
// (!PC[7]))))) ) ) ) # ( PC[5] & ( !PC[3] & ( (!PC[6] & (PC[4] & (!PC[7] & PC[2]))) # (PC[6] & ((!PC[4] $ (!PC[7])) # (PC[2]))) ) ) ) # ( !PC[5] & ( !PC[3] & ( (!PC[4] & (PC[6] & (!PC[7] & PC[2]))) # (PC[4] & (PC[7] & (!PC[6] $ (PC[2])))) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[6]),
	.datac(!PC[7]),
	.datad(!PC[2]),
	.datae(!PC[5]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'h04211273B75EAA89;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N12
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( PC[2] & ( PC[3] & ( (\imem~3_combout  & !PC[6]) ) ) ) # ( !PC[2] & ( PC[3] & ( (\imem~3_combout  & ((!PC[6] & ((PC[4]))) # (PC[6] & (!PC[5] & !PC[4])))) ) ) ) # ( PC[2] & ( !PC[3] & ( (\imem~3_combout  & ((!PC[5] & (PC[6] & PC[4])) # 
// (PC[5] & (!PC[6] & !PC[4])))) ) ) ) # ( !PC[2] & ( !PC[3] & ( (!PC[5] & \imem~3_combout ) ) ) )

	.dataa(!PC[5]),
	.datab(!\imem~3_combout ),
	.datac(!PC[6]),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h2222100202303030;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N30
cyclonev_lcell_comb \inst_D~16 (
// Equation(s):
// \inst_D~16_combout  = ( inst_D[29] & ( \imem~35_combout  & ( (\imem~0_combout ) # (\stall_D~1_combout ) ) ) ) # ( !inst_D[29] & ( \imem~35_combout  & ( (!\stall_D~1_combout  & \imem~0_combout ) ) ) ) # ( inst_D[29] & ( !\imem~35_combout  & ( ((!PC[9] & 
// (\imem~0_combout  & \imem~34_combout ))) # (\stall_D~1_combout ) ) ) ) # ( !inst_D[29] & ( !\imem~35_combout  & ( (!\stall_D~1_combout  & (!PC[9] & (\imem~0_combout  & \imem~34_combout ))) ) ) )

	.dataa(!\stall_D~1_combout ),
	.datab(!PC[9]),
	.datac(!\imem~0_combout ),
	.datad(!\imem~34_combout ),
	.datae(!inst_D[29]),
	.dataf(!\imem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~16 .extended_lut = "off";
defparam \inst_D~16 .lut_mask = 64'h0008555D0A0A5F5F;
defparam \inst_D~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N31
dffeas \inst_D[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[29] .is_wysiwyg = "true";
defparam \inst_D[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \isbranch_D~0 (
// Equation(s):
// \isbranch_D~0_combout  = ( !inst_D[31] & ( !inst_D[30] & ( (inst_D[29] & (!\flush_A~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !inst_D[28]))) ) ) )

	.dataa(!inst_D[29]),
	.datab(!\flush_A~combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!inst_D[28]),
	.datae(!inst_D[31]),
	.dataf(!inst_D[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~0 .extended_lut = "off";
defparam \isbranch_D~0 .lut_mask = 64'h0400000000000000;
defparam \isbranch_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N1
dffeas isbranch_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isbranch_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\pcplus_D[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isbranch_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isbranch_A.is_wysiwyg = "true";
defparam isbranch_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \dobranch_A~0 (
// Equation(s):
// \dobranch_A~0_combout  = ( !alufunc_A[5] & ( (\isbranch_A~q  & (((!\alufunc_A[0]~DUPLICATE_q  & (\Selector31~6_combout )) # (\alufunc_A[0]~DUPLICATE_q  & ((\Selector31~9_combout )))))) ) ) # ( alufunc_A[5] & ( (\isbranch_A~q  & 
// ((!\alufunc_A[0]~DUPLICATE_q  & (\Selector31~12_combout )) # (\alufunc_A[0]~DUPLICATE_q  & (((\Selector31~10_combout )))))) ) )

	.dataa(!\isbranch_A~q ),
	.datab(!\Selector31~12_combout ),
	.datac(!\Selector31~10_combout ),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!alufunc_A[5]),
	.dataf(!\Selector31~9_combout ),
	.datag(!\Selector31~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dobranch_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dobranch_A~0 .extended_lut = "on";
defparam \dobranch_A~0 .lut_mask = 64'h0500110505551105;
defparam \dobranch_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N2
dffeas dobranch_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dobranch_A~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dobranch_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam dobranch_M.is_wysiwyg = "true";
defparam dobranch_M.power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N22
dffeas \brtarg_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[9] .is_wysiwyg = "true";
defparam \brtarg_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N22
dffeas \jmptarg_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[9] .is_wysiwyg = "true";
defparam \jmptarg_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N27
cyclonev_lcell_comb \pcgood_B[9]~0 (
// Equation(s):
// \pcgood_B[9]~0_combout  = ( jmptarg_M[9] & ( (!\dobranch_M~q  & (((pcplus_M[9])) # (\isjump_M~q ))) # (\dobranch_M~q  & (((brtarg_M[9])))) ) ) # ( !jmptarg_M[9] & ( (!\dobranch_M~q  & (!\isjump_M~q  & ((pcplus_M[9])))) # (\dobranch_M~q  & 
// (((brtarg_M[9])))) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!\isjump_M~q ),
	.datac(!brtarg_M[9]),
	.datad(!pcplus_M[9]),
	.datae(gnd),
	.dataf(!jmptarg_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_B[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_B[9]~0 .extended_lut = "off";
defparam \pcgood_B[9]~0 .lut_mask = 64'h058D058D27AF27AF;
defparam \pcgood_B[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N0
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( PC[9] & ( \Equal1~17_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\Add0~1_sumout ) # (\stall_D~1_combout ))) ) ) ) # ( !PC[9] & ( \Equal1~17_combout  & ( (!\stall_D~1_combout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Add0~1_sumout )) ) ) ) # ( PC[9] & ( !\Equal1~17_combout  & ( (\pcgood_B[9]~0_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !PC[9] & ( !\Equal1~17_combout  & ( (\pcgood_B[9]~0_combout  
// & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\pcgood_B[9]~0_combout ),
	.datab(!\stall_D~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Add0~1_sumout ),
	.datae(!PC[9]),
	.dataf(!\Equal1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h05050505000C030F;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N1
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y10_N18
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( PC[6] & ( PC[3] & ( (!\PC[7]~DUPLICATE_q  & PC[5]) ) ) ) # ( !PC[6] & ( PC[3] & ( PC[5] ) ) ) # ( PC[6] & ( !PC[3] & ( (PC[5]) # (\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(!PC[6]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h00003F3F0F0F0C0C;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N21
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & (!PC[4] & \imem~58_combout )) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\imem~58_combout ),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h00A000A000000000;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y9_N9
cyclonev_lcell_comb \inst_D~40 (
// Equation(s):
// \inst_D~40_combout  = ( \stall_D~1_combout  & ( inst_D[11] ) ) # ( !\stall_D~1_combout  & ( (!\imem~56_combout ) # (\imem~59_combout ) ) )

	.dataa(!\imem~59_combout ),
	.datab(gnd),
	.datac(!\imem~56_combout ),
	.datad(!inst_D[11]),
	.datae(gnd),
	.dataf(!\stall_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~40 .extended_lut = "off";
defparam \inst_D~40 .lut_mask = 64'hF5F5F5F500FF00FF;
defparam \inst_D~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y9_N10
dffeas \inst_D[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\dobranch_M~q ),
	.sload(\isjump_M~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[11] .is_wysiwyg = "true";
defparam \inst_D[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (inst_D[11] & \Decoder1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!inst_D[11]),
	.datad(!\Decoder1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h000F000F000F000F;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N2
dffeas \wregno_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[3] .is_wysiwyg = "true";
defparam \wregno_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N34
dffeas \wregno_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[3] .is_wysiwyg = "true";
defparam \wregno_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N25
dffeas \wregno_W[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_W[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[3]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_W[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N12
cyclonev_lcell_comb \forw2W_D~1 (
// Equation(s):
// \forw2W_D~1_combout  = ( inst_D[19] & ( (wregno_W[5] & (!\wregno_W[4]~DUPLICATE_q  $ (inst_D[18]))) ) ) # ( !inst_D[19] & ( (!wregno_W[5] & (!\wregno_W[4]~DUPLICATE_q  $ (inst_D[18]))) ) )

	.dataa(gnd),
	.datab(!wregno_W[5]),
	.datac(!\wregno_W[4]~DUPLICATE_q ),
	.datad(!inst_D[18]),
	.datae(gnd),
	.dataf(!inst_D[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2W_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2W_D~1 .extended_lut = "off";
defparam \forw2W_D~1 .lut_mask = 64'hC00CC00C30033003;
defparam \forw2W_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N15
cyclonev_lcell_comb \forw2W_D~0 (
// Equation(s):
// \forw2W_D~0_combout  = ( inst_D[14] & ( (wregno_W[0] & (!inst_D[15] $ (wregno_W[1]))) ) ) # ( !inst_D[14] & ( (!wregno_W[0] & (!inst_D[15] $ (wregno_W[1]))) ) )

	.dataa(!inst_D[15]),
	.datab(gnd),
	.datac(!wregno_W[0]),
	.datad(!wregno_W[1]),
	.datae(gnd),
	.dataf(!inst_D[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2W_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2W_D~0 .extended_lut = "off";
defparam \forw2W_D~0 .lut_mask = 64'hA050A0500A050A05;
defparam \forw2W_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb forw2W_D(
// Equation(s):
// \forw2W_D~combout  = ( \wregno_W[2]~DUPLICATE_q  & ( inst_D[16] & ( (!\wregno_W[3]~DUPLICATE_q  & (\forw2W_D~1_combout  & (\wrreg_W~q  & \forw2W_D~0_combout ))) ) ) ) # ( !\wregno_W[2]~DUPLICATE_q  & ( !inst_D[16] & ( (!\wregno_W[3]~DUPLICATE_q  & 
// (\forw2W_D~1_combout  & (\wrreg_W~q  & \forw2W_D~0_combout ))) ) ) )

	.dataa(!\wregno_W[3]~DUPLICATE_q ),
	.datab(!\forw2W_D~1_combout ),
	.datac(!\wrreg_W~q ),
	.datad(!\forw2W_D~0_combout ),
	.datae(!\wregno_W[2]~DUPLICATE_q ),
	.dataf(!inst_D[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2W_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw2W_D.extended_lut = "off";
defparam forw2W_D.lut_mask = 64'h0002000000000002;
defparam forw2W_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N38
dffeas \regs_rtl_1_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N44
dffeas \regs~34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~34 .is_wysiwyg = "true";
defparam \regs~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \regval2_D[0]~1 (
// Equation(s):
// \regval2_D[0]~1_combout  = ( \regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\regs~34_q ) # (\regs~33_q ) ) ) # ( !\regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\regs~33_q  & \regs~34_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~33_q ),
	.datad(!\regs~34_q ),
	.datae(gnd),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~1 .extended_lut = "off";
defparam \regval2_D[0]~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \regval2_D[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \regval2_D[0]~2 (
// Equation(s):
// \regval2_D[0]~2_combout  = ( regs_rtl_1_bypass[13] & ( \regval2_D[0]~1_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout ) # (result_W[0]))) ) ) ) # ( !regs_rtl_1_bypass[13] & ( \regval2_D[0]~1_combout  & ( (!\forw2M_D~combout  & 
// ((!\forw2W_D~combout  & (!\regs~68_combout )) # (\forw2W_D~combout  & ((result_W[0]))))) ) ) ) # ( regs_rtl_1_bypass[13] & ( !\regval2_D[0]~1_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout  & (\regs~68_combout )) # (\forw2W_D~combout  & 
// ((result_W[0]))))) ) ) ) # ( !regs_rtl_1_bypass[13] & ( !\regval2_D[0]~1_combout  & ( (\forw2W_D~combout  & (!\forw2M_D~combout  & result_W[0])) ) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!\regs~68_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!result_W[0]),
	.datae(!regs_rtl_1_bypass[13]),
	.dataf(!\regval2_D[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~2 .extended_lut = "off";
defparam \regval2_D[0]~2 .lut_mask = 64'h0050207080D0A0F0;
defparam \regval2_D[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N27
cyclonev_lcell_comb \regval2_D[0]~0 (
// Equation(s):
// \regval2_D[0]~0_combout  = ( restmp_M[0] & ( \forw2M_D~combout  & ( ((!\selmemout_M~DUPLICATE_q ) # ((\dbus[0]~8_combout  & \memout_M[2]~0_combout ))) # (\memout_M[0]~2_combout ) ) ) ) # ( !restmp_M[0] & ( \forw2M_D~combout  & ( (\selmemout_M~DUPLICATE_q  
// & (((\dbus[0]~8_combout  & \memout_M[2]~0_combout )) # (\memout_M[0]~2_combout ))) ) ) )

	.dataa(!\dbus[0]~8_combout ),
	.datab(!\memout_M[0]~2_combout ),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!restmp_M[0]),
	.dataf(!\forw2M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~0 .extended_lut = "off";
defparam \regval2_D[0]~0 .lut_mask = 64'h000000000037FF37;
defparam \regval2_D[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \regval2_D[0]~3 (
// Equation(s):
// \regval2_D[0]~3_combout  = ( \regval2_D[0]~0_combout  & ( \Selector31~11_combout  & ( ((!\forw2A_D~2_combout ) # (pcplus_A[0])) # (\selaluout_A~q ) ) ) ) # ( !\regval2_D[0]~0_combout  & ( \Selector31~11_combout  & ( (!\forw2A_D~2_combout  & 
// (\regval2_D[0]~2_combout )) # (\forw2A_D~2_combout  & (((pcplus_A[0]) # (\selaluout_A~q )))) ) ) ) # ( \regval2_D[0]~0_combout  & ( !\Selector31~11_combout  & ( (!\forw2A_D~2_combout ) # ((!\selaluout_A~q  & pcplus_A[0])) ) ) ) # ( 
// !\regval2_D[0]~0_combout  & ( !\Selector31~11_combout  & ( (!\forw2A_D~2_combout  & (\regval2_D[0]~2_combout )) # (\forw2A_D~2_combout  & (((!\selaluout_A~q  & pcplus_A[0])))) ) ) )

	.dataa(!\regval2_D[0]~2_combout ),
	.datab(!\selaluout_A~q ),
	.datac(!\forw2A_D~2_combout ),
	.datad(!pcplus_A[0]),
	.datae(!\regval2_D[0]~0_combout ),
	.dataf(!\Selector31~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~3 .extended_lut = "off";
defparam \regval2_D[0]~3 .lut_mask = 64'h505CF0FC535FF3FF;
defparam \regval2_D[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N13
dffeas \regval2_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[0]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\pcplus_D[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N40
dffeas \wmemval_M[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[0]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wmemval_M[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0]~DUPLICATE .is_wysiwyg = "true";
defparam \wmemval_M[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N30
cyclonev_lcell_comb \HexOut[0]~feeder (
// Equation(s):
// \HexOut[0]~feeder_combout  = ( \wmemval_M[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wmemval_M[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[0]~feeder .extended_lut = "off";
defparam \HexOut[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HexOut[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N32
dffeas \HexOut[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[0]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N38
dffeas \HexOut[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[1]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[1] .is_wysiwyg = "true";
defparam \HexOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N48
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( HexOut[1] & ( \HexOut[2]~DUPLICATE_q  & ( (\HexOut[0]~DUPLICATE_q  & !HexOut[3]) ) ) ) # ( !HexOut[1] & ( \HexOut[2]~DUPLICATE_q  & ( (\HexOut[0]~DUPLICATE_q  & HexOut[3]) ) ) ) # ( HexOut[1] & ( !\HexOut[2]~DUPLICATE_q  & ( 
// !\HexOut[0]~DUPLICATE_q  $ (HexOut[3]) ) ) )

	.dataa(gnd),
	.datab(!\HexOut[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!HexOut[3]),
	.datae(!HexOut[1]),
	.dataf(!\HexOut[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h0000CC3300333300;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N57
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( HexOut[1] & ( \HexOut[0]~DUPLICATE_q  & ( (!HexOut[3] & !\HexOut[2]~DUPLICATE_q ) ) ) ) # ( !HexOut[1] & ( \HexOut[0]~DUPLICATE_q  & ( HexOut[3] ) ) ) # ( HexOut[1] & ( !\HexOut[0]~DUPLICATE_q  & ( (HexOut[3] & 
// !\HexOut[2]~DUPLICATE_q ) ) ) ) # ( !HexOut[1] & ( !\HexOut[0]~DUPLICATE_q  & ( !\HexOut[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[3]),
	.datad(!\HexOut[2]~DUPLICATE_q ),
	.datae(!HexOut[1]),
	.dataf(!\HexOut[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'hFF000F000F0FF000;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y1_N35
dffeas \HexOut[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[2] .is_wysiwyg = "true";
defparam \HexOut[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N6
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( \HexOut[1]~DUPLICATE_q  & ( HexOut[3] & ( (!HexOut[2] & !\HexOut[0]~DUPLICATE_q ) ) ) ) # ( !\HexOut[1]~DUPLICATE_q  & ( HexOut[3] & ( !HexOut[2] ) ) ) # ( !\HexOut[1]~DUPLICATE_q  & ( !HexOut[3] & ( (HexOut[2] & 
// !\HexOut[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[2]),
	.datad(!\HexOut[0]~DUPLICATE_q ),
	.datae(!\HexOut[1]~DUPLICATE_q ),
	.dataf(!HexOut[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h0F000000F0F0F000;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N3
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( HexOut[1] & ( \HexOut[2]~DUPLICATE_q  & ( (\HexOut[0]~DUPLICATE_q  & !HexOut[3]) ) ) ) # ( !HexOut[1] & ( \HexOut[2]~DUPLICATE_q  & ( (!\HexOut[0]~DUPLICATE_q  & HexOut[3]) ) ) ) # ( HexOut[1] & ( !\HexOut[2]~DUPLICATE_q  & ( 
// (!\HexOut[0]~DUPLICATE_q  & !HexOut[3]) ) ) ) # ( !HexOut[1] & ( !\HexOut[2]~DUPLICATE_q  & ( \HexOut[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\HexOut[0]~DUPLICATE_q ),
	.datac(!HexOut[3]),
	.datad(gnd),
	.datae(!HexOut[1]),
	.dataf(!\HexOut[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h3333C0C00C0C3030;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N9
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( HexOut[1] & ( \HexOut[2]~DUPLICATE_q  & ( \HexOut[0]~DUPLICATE_q  ) ) ) # ( !HexOut[1] & ( \HexOut[2]~DUPLICATE_q  & ( (\HexOut[0]~DUPLICATE_q  & !HexOut[3]) ) ) ) # ( HexOut[1] & ( !\HexOut[2]~DUPLICATE_q  & ( !HexOut[3] ) ) ) # ( 
// !HexOut[1] & ( !\HexOut[2]~DUPLICATE_q  & ( (\HexOut[0]~DUPLICATE_q  & !HexOut[3]) ) ) )

	.dataa(gnd),
	.datab(!\HexOut[0]~DUPLICATE_q ),
	.datac(!HexOut[3]),
	.datad(gnd),
	.datae(!HexOut[1]),
	.dataf(!\HexOut[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h3030F0F030303333;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N45
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( HexOut[1] & ( \HexOut[2]~DUPLICATE_q  & ( (\HexOut[0]~DUPLICATE_q  & !HexOut[3]) ) ) ) # ( !HexOut[1] & ( \HexOut[2]~DUPLICATE_q  & ( !HexOut[3] ) ) ) # ( HexOut[1] & ( !\HexOut[2]~DUPLICATE_q  & ( (\HexOut[0]~DUPLICATE_q  & 
// HexOut[3]) ) ) ) # ( !HexOut[1] & ( !\HexOut[2]~DUPLICATE_q  & ( (\HexOut[0]~DUPLICATE_q  & !HexOut[3]) ) ) )

	.dataa(gnd),
	.datab(!\HexOut[0]~DUPLICATE_q ),
	.datac(!HexOut[3]),
	.datad(gnd),
	.datae(!HexOut[1]),
	.dataf(!\HexOut[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h30300303F0F03030;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N18
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( HexOut[1] & ( \HexOut[2]~DUPLICATE_q  & ( HexOut[3] ) ) ) # ( !HexOut[1] & ( \HexOut[2]~DUPLICATE_q  ) ) # ( HexOut[1] & ( !\HexOut[2]~DUPLICATE_q  & ( (!HexOut[3]) # (\HexOut[0]~DUPLICATE_q ) ) ) ) # ( !HexOut[1] & ( 
// !\HexOut[2]~DUPLICATE_q  & ( (!\HexOut[0]~DUPLICATE_q ) # (HexOut[3]) ) ) )

	.dataa(gnd),
	.datab(!\HexOut[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!HexOut[3]),
	.datae(!HexOut[1]),
	.dataf(!\HexOut[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'hCCFFFF33FFFF00FF;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N48
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( !HexOut[6] & ( HexOut[4] & ( (!\HexOut[5]~DUPLICATE_q  & !HexOut[7]) ) ) ) # ( HexOut[6] & ( !HexOut[4] & ( !\HexOut[5]~DUPLICATE_q  $ (HexOut[7]) ) ) ) # ( !HexOut[6] & ( !HexOut[4] & ( (!\HexOut[5]~DUPLICATE_q  & HexOut[7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HexOut[5]~DUPLICATE_q ),
	.datad(!HexOut[7]),
	.datae(!HexOut[6]),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h00F0F00FF0000000;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y1_N32
dffeas \HexOut[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[5] .is_wysiwyg = "true";
defparam \HexOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N11
dffeas \HexOut[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[6]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N6
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( !\HexOut[6]~DUPLICATE_q  & ( HexOut[4] & ( (HexOut[5]) # (HexOut[7]) ) ) ) # ( \HexOut[6]~DUPLICATE_q  & ( !HexOut[4] & ( (HexOut[7] & HexOut[5]) ) ) ) # ( !\HexOut[6]~DUPLICATE_q  & ( !HexOut[4] & ( !HexOut[7] $ (HexOut[5]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[7]),
	.datad(!HexOut[5]),
	.datae(!\HexOut[6]~DUPLICATE_q ),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'hF00F000F0FFF0000;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N54
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( HexOut[6] & ( HexOut[4] & ( (\HexOut[5]~DUPLICATE_q  & !HexOut[7]) ) ) ) # ( !HexOut[6] & ( HexOut[4] & ( HexOut[7] ) ) ) # ( !HexOut[6] & ( !HexOut[4] & ( (\HexOut[5]~DUPLICATE_q  & HexOut[7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HexOut[5]~DUPLICATE_q ),
	.datad(!HexOut[7]),
	.datae(!HexOut[6]),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h000F000000FF0F00;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N45
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( \HexOut[6]~DUPLICATE_q  & ( HexOut[4] & ( (HexOut[5] & HexOut[7]) ) ) ) # ( !\HexOut[6]~DUPLICATE_q  & ( HexOut[4] & ( (!HexOut[5] & !HexOut[7]) ) ) ) # ( \HexOut[6]~DUPLICATE_q  & ( !HexOut[4] & ( (!HexOut[5] & !HexOut[7]) ) ) ) # 
// ( !\HexOut[6]~DUPLICATE_q  & ( !HexOut[4] & ( HexOut[5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[5]),
	.datad(!HexOut[7]),
	.datae(!\HexOut[6]~DUPLICATE_q ),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'h0F0FF000F000000F;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N3
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( !HexOut[6] & ( HexOut[4] & ( (!HexOut[7] & !\HexOut[5]~DUPLICATE_q ) ) ) ) # ( HexOut[6] & ( !HexOut[4] & ( (!HexOut[7]) # (!\HexOut[5]~DUPLICATE_q ) ) ) ) # ( !HexOut[6] & ( !HexOut[4] & ( !HexOut[7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[7]),
	.datad(!\HexOut[5]~DUPLICATE_q ),
	.datae(!HexOut[6]),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'hF0F0FFF0F0000000;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N3
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( !\HexOut[5]~DUPLICATE_q  & ( HexOut[7] & ( (!HexOut[4] & !\HexOut[6]~DUPLICATE_q ) ) ) ) # ( \HexOut[5]~DUPLICATE_q  & ( !HexOut[7] & ( (!HexOut[4]) # (\HexOut[6]~DUPLICATE_q ) ) ) ) # ( !\HexOut[5]~DUPLICATE_q  & ( !HexOut[7] & ( 
// (!HexOut[4] & \HexOut[6]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[4]),
	.datad(!\HexOut[6]~DUPLICATE_q ),
	.datae(!\HexOut[5]~DUPLICATE_q ),
	.dataf(!HexOut[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h00F0F0FFF0000000;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N36
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( HexOut[6] & ( HexOut[4] & ( (HexOut[7]) # (\HexOut[5]~DUPLICATE_q ) ) ) ) # ( !HexOut[6] & ( HexOut[4] & ( (!HexOut[7]) # (\HexOut[5]~DUPLICATE_q ) ) ) ) # ( HexOut[6] & ( !HexOut[4] & ( (HexOut[7]) # (\HexOut[5]~DUPLICATE_q ) ) ) 
// ) # ( !HexOut[6] & ( !HexOut[4] & ( (!\HexOut[5]~DUPLICATE_q ) # (HexOut[7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HexOut[5]~DUPLICATE_q ),
	.datad(!HexOut[7]),
	.datae(!HexOut[6]),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'hF0FF0FFFFF0F0FFF;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N10
dffeas \HexOut[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[9] .is_wysiwyg = "true";
defparam \HexOut[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( HexOut[10] & ( (HexOut[8] & (!HexOut[11] $ (HexOut[9]))) ) ) # ( !HexOut[10] & ( (!HexOut[9] & (!HexOut[11] $ (HexOut[8]))) ) )

	.dataa(gnd),
	.datab(!HexOut[11]),
	.datac(!HexOut[8]),
	.datad(!HexOut[9]),
	.datae(gnd),
	.dataf(!HexOut[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'hC300C3000C030C03;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N27
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = (!HexOut[11] & (!HexOut[10] & (!HexOut[8] $ (!HexOut[9])))) # (HexOut[11] & ((!HexOut[8] & (!HexOut[10])) # (HexOut[8] & ((HexOut[9])))))

	.dataa(!HexOut[8]),
	.datab(!HexOut[11]),
	.datac(!HexOut[10]),
	.datad(!HexOut[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'h60B160B160B160B1;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( HexOut[10] & ( (!HexOut[11] & (!HexOut[8] & HexOut[9])) ) ) # ( !HexOut[10] & ( (HexOut[11] & ((!HexOut[8]) # (HexOut[9]))) ) )

	.dataa(gnd),
	.datab(!HexOut[11]),
	.datac(!HexOut[8]),
	.datad(!HexOut[9]),
	.datae(gnd),
	.dataf(!HexOut[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h3033303300C000C0;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N51
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( HexOut[10] & ( (!HexOut[11] & (!\HexOut[9]~DUPLICATE_q  & HexOut[8])) # (HexOut[11] & (\HexOut[9]~DUPLICATE_q  & !HexOut[8])) ) ) # ( !HexOut[10] & ( (!\HexOut[9]~DUPLICATE_q  & (!HexOut[11] & !HexOut[8])) # (\HexOut[9]~DUPLICATE_q 
//  & ((HexOut[8]))) ) )

	.dataa(gnd),
	.datab(!HexOut[11]),
	.datac(!\HexOut[9]~DUPLICATE_q ),
	.datad(!HexOut[8]),
	.datae(gnd),
	.dataf(!HexOut[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'hC00FC00F03C003C0;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N36
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( HexOut[10] & ( (HexOut[8] & ((!HexOut[11]) # (!HexOut[9]))) ) ) # ( !HexOut[10] & ( (!HexOut[11] & ((!HexOut[9]) # (HexOut[8]))) ) )

	.dataa(!HexOut[8]),
	.datab(!HexOut[11]),
	.datac(gnd),
	.datad(!HexOut[9]),
	.datae(gnd),
	.dataf(!HexOut[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'hCC44CC4455445544;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N45
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( HexOut[10] & ( (!HexOut[11] & ((HexOut[8]) # (\HexOut[9]~DUPLICATE_q ))) ) ) # ( !HexOut[10] & ( (HexOut[8] & (!\HexOut[9]~DUPLICATE_q  $ (!HexOut[11]))) ) )

	.dataa(gnd),
	.datab(!\HexOut[9]~DUPLICATE_q ),
	.datac(!HexOut[11]),
	.datad(!HexOut[8]),
	.datae(gnd),
	.dataf(!HexOut[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h003C003C30F030F0;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = (!HexOut[8] & ((!HexOut[11] $ (HexOut[10])) # (HexOut[9]))) # (HexOut[8] & ((!HexOut[10] $ (HexOut[9])) # (HexOut[11])))

	.dataa(!HexOut[8]),
	.datab(!HexOut[11]),
	.datac(!HexOut[10]),
	.datad(!HexOut[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'hD3BFD3BFD3BFD3BF;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N54
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( HexOut[13] & ( (!HexOut[15] & (!HexOut[14] $ (\HexOut[12]~DUPLICATE_q ))) # (HexOut[15] & (HexOut[14] & !\HexOut[12]~DUPLICATE_q )) ) ) # ( !HexOut[13] & ( (HexOut[15] & (!HexOut[14] & !\HexOut[12]~DUPLICATE_q )) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[14]),
	.datac(!\HexOut[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h4040404092929292;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N32
dffeas \HexOut[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[12]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[12] .is_wysiwyg = "true";
defparam \HexOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N57
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( HexOut[13] & ( (HexOut[14] & (!HexOut[15] $ (HexOut[12]))) ) ) # ( !HexOut[13] & ( (!HexOut[12] & (HexOut[15])) # (HexOut[12] & ((HexOut[14]))) ) )

	.dataa(!HexOut[15]),
	.datab(!HexOut[14]),
	.datac(!HexOut[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h5353535321212121;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N0
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( HexOut[14] & ( (HexOut[15] & ((!HexOut[13]) # (HexOut[12]))) ) ) # ( !HexOut[14] & ( (HexOut[12] & (!HexOut[15] & !HexOut[13])) ) )

	.dataa(gnd),
	.datab(!HexOut[12]),
	.datac(!HexOut[15]),
	.datad(!HexOut[13]),
	.datae(gnd),
	.dataf(!HexOut[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h300030000F030F03;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N6
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( HexOut[13] & ( (!HexOut[15] & (!HexOut[12] $ (HexOut[14]))) ) ) # ( !HexOut[13] & ( (!HexOut[12] & ((HexOut[14]))) # (HexOut[12] & (HexOut[15] & !HexOut[14])) ) )

	.dataa(gnd),
	.datab(!HexOut[12]),
	.datac(!HexOut[15]),
	.datad(!HexOut[14]),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h03CC03CCC030C030;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N36
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( HexOut[12] & ( (HexOut[14] & (!HexOut[15] & \HexOut[13]~DUPLICATE_q )) ) ) # ( !HexOut[12] & ( (!HexOut[15]) # ((!HexOut[14] & \HexOut[13]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!HexOut[14]),
	.datac(!HexOut[15]),
	.datad(!\HexOut[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HexOut[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'hF0FCF0FC00300030;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N15
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( HexOut[15] & ( (HexOut[13] & (HexOut[14] & !\HexOut[12]~DUPLICATE_q )) ) ) # ( !HexOut[15] & ( (!HexOut[13] & ((!HexOut[14]) # (!\HexOut[12]~DUPLICATE_q ))) # (HexOut[13] & (!HexOut[14] & !\HexOut[12]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!HexOut[13]),
	.datac(!HexOut[14]),
	.datad(!\HexOut[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HexOut[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'hFCC0FCC003000300;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y3_N48
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( HexOut[15] & ( (!HexOut[13]) # ((!\HexOut[12]~DUPLICATE_q ) # (!HexOut[14])) ) ) # ( !HexOut[15] & ( (!HexOut[13] & ((!HexOut[14]) # (\HexOut[12]~DUPLICATE_q ))) # (HexOut[13] & ((HexOut[14]))) ) )

	.dataa(gnd),
	.datab(!HexOut[13]),
	.datac(!\HexOut[12]~DUPLICATE_q ),
	.datad(!HexOut[14]),
	.datae(gnd),
	.dataf(!HexOut[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'hCC3FCC3FFFFCFFFC;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N51
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( HexOut[19] & ( HexOut[18] & ( (HexOut[16] & HexOut[17]) ) ) ) # ( !HexOut[19] & ( HexOut[18] & ( (!HexOut[16] & HexOut[17]) ) ) ) # ( HexOut[19] & ( !HexOut[18] & ( (HexOut[16] & !HexOut[17]) ) ) ) # ( !HexOut[19] & ( !HexOut[18] & 
// ( (HexOut[16] & HexOut[17]) ) ) )

	.dataa(!HexOut[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(!HexOut[17]),
	.datae(!HexOut[19]),
	.dataf(!HexOut[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h0055550000AA0055;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = ( HexOut[18] & ( (!HexOut[19] & (!HexOut[16] $ (HexOut[17]))) # (HexOut[19] & ((!HexOut[16]) # (!HexOut[17]))) ) ) # ( !HexOut[18] & ( (HexOut[19] & (HexOut[16] & !HexOut[17])) ) )

	.dataa(gnd),
	.datab(!HexOut[19]),
	.datac(!HexOut[16]),
	.datad(!HexOut[17]),
	.datae(gnd),
	.dataf(!HexOut[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'h03000300F33CF33C;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N30
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( HexOut[19] & ( HexOut[18] & ( (!HexOut[16]) # (!HexOut[17]) ) ) ) # ( !HexOut[19] & ( !HexOut[18] & ( (!HexOut[16] & !HexOut[17]) ) ) )

	.dataa(!HexOut[16]),
	.datab(gnd),
	.datac(!HexOut[17]),
	.datad(gnd),
	.datae(!HexOut[19]),
	.dataf(!HexOut[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'hA0A000000000FAFA;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N6
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( HexOut[18] & ( (!HexOut[16] & (!HexOut[19] & HexOut[17])) # (HexOut[16] & ((!HexOut[17]))) ) ) # ( !HexOut[18] & ( (!HexOut[19] & (HexOut[16] & HexOut[17])) # (HexOut[19] & (!HexOut[16] & !HexOut[17])) ) )

	.dataa(gnd),
	.datab(!HexOut[19]),
	.datac(!HexOut[16]),
	.datad(!HexOut[17]),
	.datae(gnd),
	.dataf(!HexOut[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h300C300C0FC00FC0;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( HexOut[18] & ( (!HexOut[19] & ((HexOut[16]) # (HexOut[17]))) ) ) # ( !HexOut[18] & ( (HexOut[16] & ((!HexOut[19]) # (HexOut[17]))) ) )

	.dataa(!HexOut[17]),
	.datab(!HexOut[19]),
	.datac(gnd),
	.datad(!HexOut[16]),
	.datae(gnd),
	.dataf(!HexOut[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h00DD00DD44CC44CC;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N21
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( HexOut[18] & ( (HexOut[16] & (!HexOut[17] $ (HexOut[19]))) ) ) # ( !HexOut[18] & ( (!HexOut[19] & ((!HexOut[17]) # (HexOut[16]))) ) )

	.dataa(!HexOut[17]),
	.datab(gnd),
	.datac(!HexOut[19]),
	.datad(!HexOut[16]),
	.datae(gnd),
	.dataf(!HexOut[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'hA0F0A0F000A500A5;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N27
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( HexOut[17] & ( (!HexOut[18] & (HexOut[19])) # (HexOut[18] & ((!HexOut[19]) # (HexOut[16]))) ) ) # ( !HexOut[17] & ( (!HexOut[18]) # ((!HexOut[16]) # (HexOut[19])) ) )

	.dataa(gnd),
	.datab(!HexOut[18]),
	.datac(!HexOut[19]),
	.datad(!HexOut[16]),
	.datae(gnd),
	.dataf(!HexOut[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'hFFCFFFCF3C3F3C3F;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N45
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( HexOut[23] & ( (!HexOut[20] & (!HexOut[21] $ (!HexOut[22]))) ) ) # ( !HexOut[23] & ( (!HexOut[21] & (!HexOut[20] $ (HexOut[22]))) ) )

	.dataa(!HexOut[20]),
	.datab(gnd),
	.datac(!HexOut[21]),
	.datad(!HexOut[22]),
	.datae(gnd),
	.dataf(!HexOut[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'hA050A0500AA00AA0;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( HexOut[22] & ( (!HexOut[21] & (!HexOut[20] $ (HexOut[23]))) # (HexOut[21] & ((HexOut[23]) # (HexOut[20]))) ) ) # ( !HexOut[22] & ( (HexOut[21] & (!HexOut[20] & HexOut[23])) ) )

	.dataa(gnd),
	.datab(!HexOut[21]),
	.datac(!HexOut[20]),
	.datad(!HexOut[23]),
	.datae(gnd),
	.dataf(!HexOut[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'h00300030C33FC33F;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( HexOut[23] & ( HexOut[21] & ( HexOut[22] ) ) ) # ( !HexOut[23] & ( HexOut[21] & ( (!HexOut[22] & HexOut[20]) ) ) ) # ( HexOut[23] & ( !HexOut[21] & ( (HexOut[22] & HexOut[20]) ) ) )

	.dataa(gnd),
	.datab(!HexOut[22]),
	.datac(!HexOut[20]),
	.datad(gnd),
	.datae(!HexOut[23]),
	.dataf(!HexOut[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'h000003030C0C3333;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N57
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = ( HexOut[23] & ( (HexOut[21] & (!HexOut[22] $ (!HexOut[20]))) ) ) # ( !HexOut[23] & ( (!HexOut[21] & (!HexOut[22] $ (HexOut[20]))) # (HexOut[21] & (HexOut[22] & !HexOut[20])) ) )

	.dataa(gnd),
	.datab(!HexOut[21]),
	.datac(!HexOut[22]),
	.datad(!HexOut[20]),
	.datae(gnd),
	.dataf(!HexOut[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'hC30CC30C03300330;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( HexOut[21] & ( (!HexOut[23] & !HexOut[20]) ) ) # ( !HexOut[21] & ( (!HexOut[22] & ((!HexOut[20]))) # (HexOut[22] & (!HexOut[23])) ) )

	.dataa(!HexOut[23]),
	.datab(gnd),
	.datac(!HexOut[20]),
	.datad(!HexOut[22]),
	.datae(gnd),
	.dataf(!HexOut[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'hF0AAF0AAA0A0A0A0;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( HexOut[21] & ( (!HexOut[23] & ((!HexOut[20]) # (!HexOut[22]))) ) ) # ( !HexOut[21] & ( (!HexOut[20] & (!HexOut[23] $ (HexOut[22]))) ) )

	.dataa(!HexOut[23]),
	.datab(gnd),
	.datac(!HexOut[20]),
	.datad(!HexOut[22]),
	.datae(gnd),
	.dataf(!HexOut[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'hA050A050AAA0AAA0;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N33
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( HexOut[22] & ( (!HexOut[23] & ((!HexOut[21]) # (HexOut[20]))) # (HexOut[23] & ((!HexOut[20]) # (HexOut[21]))) ) ) # ( !HexOut[22] & ( (HexOut[21]) # (HexOut[23]) ) )

	.dataa(!HexOut[23]),
	.datab(gnd),
	.datac(!HexOut[21]),
	.datad(!HexOut[20]),
	.datae(gnd),
	.dataf(!HexOut[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'h5F5F5F5FF5AFF5AF;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N87
dffeas \led[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[0]~DUPLICATE_q ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[0]),
	.prn(vcc));
// synopsys translate_off
defparam \led[0] .is_wysiwyg = "true";
defparam \led[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N104
dffeas \led[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[1]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[1]),
	.prn(vcc));
// synopsys translate_off
defparam \led[1] .is_wysiwyg = "true";
defparam \led[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N70
dffeas \led[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[2]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[2]),
	.prn(vcc));
// synopsys translate_off
defparam \led[2] .is_wysiwyg = "true";
defparam \led[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N53
dffeas \led[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[3]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[3]),
	.prn(vcc));
// synopsys translate_off
defparam \led[3] .is_wysiwyg = "true";
defparam \led[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N47
dffeas \led[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[4]~DUPLICATE_q ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[4]),
	.prn(vcc));
// synopsys translate_off
defparam \led[4] .is_wysiwyg = "true";
defparam \led[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N64
dffeas \led[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[5]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[5]),
	.prn(vcc));
// synopsys translate_off
defparam \led[5] .is_wysiwyg = "true";
defparam \led[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N13
dffeas \led[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[6]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[6]),
	.prn(vcc));
// synopsys translate_off
defparam \led[6] .is_wysiwyg = "true";
defparam \led[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N30
dffeas \led[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[7]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[7]),
	.prn(vcc));
// synopsys translate_off
defparam \led[7] .is_wysiwyg = "true";
defparam \led[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y20_N47
dffeas \led[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[8]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[8]),
	.prn(vcc));
// synopsys translate_off
defparam \led[8] .is_wysiwyg = "true";
defparam \led[8] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y20_N64
dffeas \led[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[9]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[9]),
	.prn(vcc));
// synopsys translate_off
defparam \led[9] .is_wysiwyg = "true";
defparam \led[9] .power_up = "low";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
