TimeQuest Timing Analyzer report for GeneralDatapath
Tue Nov 18 22:30:01 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; GeneralDatapath                                                   ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C15AF484C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 136.65 MHz ; 136.65 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -6.318 ; -118.713      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.770 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.064 ; -138.749              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -6.318 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[6]  ; clock        ; clock       ; 1.000        ; -0.120     ; 7.236      ;
; -6.318 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[6]  ; clock        ; clock       ; 1.000        ; -0.120     ; 7.236      ;
; -6.318 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[6]  ; clock        ; clock       ; 1.000        ; -0.120     ; 7.236      ;
; -6.318 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[6]  ; clock        ; clock       ; 1.000        ; -0.120     ; 7.236      ;
; -6.318 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[6]  ; clock        ; clock       ; 1.000        ; -0.120     ; 7.236      ;
; -6.014 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[2]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.932      ;
; -6.014 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[2]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.932      ;
; -6.014 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[2]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.932      ;
; -6.014 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[2]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.932      ;
; -6.014 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[2]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.932      ;
; -6.008 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[3]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.927      ;
; -6.008 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[3]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.927      ;
; -6.008 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[3]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.927      ;
; -6.008 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[3]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.927      ;
; -6.008 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[3]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.927      ;
; -5.858 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[4]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.776      ;
; -5.858 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[4]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.776      ;
; -5.858 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[4]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.776      ;
; -5.858 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[4]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.776      ;
; -5.858 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[4]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.776      ;
; -5.832 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[5]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.750      ;
; -5.832 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[5]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.750      ;
; -5.832 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[5]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.750      ;
; -5.832 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[5]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.750      ;
; -5.832 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[5]  ; clock        ; clock       ; 1.000        ; -0.120     ; 6.750      ;
; -5.699 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[1]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.618      ;
; -5.699 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[1]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.618      ;
; -5.699 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[1]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.618      ;
; -5.699 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[1]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.618      ;
; -5.699 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[1]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.618      ;
; -5.674 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[7]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.593      ;
; -5.674 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[7]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.593      ;
; -5.674 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[7]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.593      ;
; -5.674 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[7]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.593      ;
; -5.674 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[7]  ; clock        ; clock       ; 1.000        ; -0.119     ; 6.593      ;
; -5.578 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[0]  ; clock        ; clock       ; 1.000        ; -0.114     ; 6.502      ;
; -5.578 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[0]  ; clock        ; clock       ; 1.000        ; -0.114     ; 6.502      ;
; -5.578 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[0]  ; clock        ; clock       ; 1.000        ; -0.114     ; 6.502      ;
; -5.578 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[0]  ; clock        ; clock       ; 1.000        ; -0.114     ; 6.502      ;
; -5.578 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[0]  ; clock        ; clock       ; 1.000        ; -0.114     ; 6.502      ;
; -4.650 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[0] ; clock        ; clock       ; 1.000        ; -0.114     ; 5.574      ;
; -4.650 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[0] ; clock        ; clock       ; 1.000        ; -0.114     ; 5.574      ;
; -4.650 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[0] ; clock        ; clock       ; 1.000        ; -0.114     ; 5.574      ;
; -4.650 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[0] ; clock        ; clock       ; 1.000        ; -0.114     ; 5.574      ;
; -4.650 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[0] ; clock        ; clock       ; 1.000        ; -0.114     ; 5.574      ;
; -4.246 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[4] ; clock        ; clock       ; 1.000        ; -0.114     ; 5.170      ;
; -4.246 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[4] ; clock        ; clock       ; 1.000        ; -0.114     ; 5.170      ;
; -4.246 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[4] ; clock        ; clock       ; 1.000        ; -0.114     ; 5.170      ;
; -4.246 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[4] ; clock        ; clock       ; 1.000        ; -0.114     ; 5.170      ;
; -4.246 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[4] ; clock        ; clock       ; 1.000        ; -0.114     ; 5.170      ;
; -3.915 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[3] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.839      ;
; -3.915 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[3] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.839      ;
; -3.915 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[3] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.839      ;
; -3.915 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[3] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.839      ;
; -3.915 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[3] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.839      ;
; -3.903 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[7] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.827      ;
; -3.903 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[7] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.827      ;
; -3.903 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[7] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.827      ;
; -3.903 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[7] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.827      ;
; -3.903 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[7] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.827      ;
; -3.898 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[6] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.822      ;
; -3.898 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[6] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.822      ;
; -3.898 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[6] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.822      ;
; -3.898 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[6] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.822      ;
; -3.898 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[6] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.822      ;
; -3.897 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[1] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.821      ;
; -3.897 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[1] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.821      ;
; -3.897 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[1] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.821      ;
; -3.897 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[1] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.821      ;
; -3.897 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[1] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.821      ;
; -3.895 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[2] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.819      ;
; -3.895 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[2] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.819      ;
; -3.895 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[2] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.819      ;
; -3.895 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[2] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.819      ;
; -3.895 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[2] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.819      ;
; -3.845 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[5] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.769      ;
; -3.845 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[5] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.769      ;
; -3.845 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[5] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.769      ;
; -3.845 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[5] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.769      ;
; -3.845 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[5] ; clock        ; clock       ; 1.000        ; -0.114     ; 4.769      ;
; -3.277 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[6]  ; clock        ; clock       ; 1.000        ; -0.006     ; 4.309      ;
; -3.110 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[6]  ; clock        ; clock       ; 1.000        ; 0.000      ; 4.148      ;
; -2.973 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[2]  ; clock        ; clock       ; 1.000        ; -0.006     ; 4.005      ;
; -2.942 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[6]  ; clock        ; clock       ; 1.000        ; -0.001     ; 3.979      ;
; -2.791 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[5]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.823      ;
; -2.776 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[3]  ; clock        ; clock       ; 1.000        ; -0.005     ; 3.809      ;
; -2.770 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[4]  ; clock        ; clock       ; 1.000        ; -0.006     ; 3.802      ;
; -2.624 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[5]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.662      ;
; -2.603 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[4]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.641      ;
; -2.601 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[3]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.639      ;
; -2.586 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[6]  ; clock        ; clock       ; 1.000        ; -0.001     ; 3.623      ;
; -2.571 ; Register_8bits:comb_4|out[4]                                                                          ; Register_8bits:comb_4|out[6]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.609      ;
; -2.481 ; Register_8bits:comb_4|out[5]                                                                          ; Register_8bits:comb_4|out[6]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.519      ;
; -2.467 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[1]  ; clock        ; clock       ; 1.000        ; -0.005     ; 3.500      ;
; -2.460 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[7]  ; clock        ; clock       ; 1.000        ; -0.005     ; 3.493      ;
; -2.456 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[5]  ; clock        ; clock       ; 1.000        ; -0.001     ; 3.493      ;
; -2.451 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[4]  ; clock        ; clock       ; 1.000        ; -0.001     ; 3.488      ;
; -2.447 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 3.485      ;
; -2.446 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[2]  ; clock        ; clock       ; 1.000        ; -0.001     ; 3.483      ;
; -2.435 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[4]  ; clock        ; clock       ; 1.000        ; -0.001     ; 3.472      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.770 ; Register_8bits:comb_4|out[3]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock        ; clock       ; 0.000        ; 0.082      ; 1.102      ;
; 0.773 ; Register_8bits:comb_4|out[7]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock        ; clock       ; 0.000        ; 0.082      ; 1.105      ;
; 1.082 ; Register_8bits:comb_4|out[1]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock        ; clock       ; 0.000        ; 0.082      ; 1.414      ;
; 1.086 ; Register_8bits:comb_4|out[5]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.419      ;
; 1.089 ; Register_8bits:comb_4|out[2]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.422      ;
; 1.097 ; Register_8bits:comb_4|out[4]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.430      ;
; 1.101 ; Register_8bits:comb_4|out[6]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.434      ;
; 1.164 ; Register_8bits:comb_4|out[0]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.077      ; 1.491      ;
; 1.255 ; Register_5bits:comb_39|out[4]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.541      ;
; 1.275 ; Register_5bits:comb_39|out[3]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.113      ; 1.638      ;
; 1.311 ; Register_5bits:comb_39|out[3]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.638      ;
; 1.315 ; Register_8bits:comb_34|out[3]                                                                         ; Register_5bits:comb_39|out[3]                                                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 1.602      ;
; 1.323 ; Register_8bits:comb_34|out[1]                                                                         ; Register_5bits:comb_39|out[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 1.610      ;
; 1.522 ; Register_8bits:comb_34|out[2]                                                                         ; Register_5bits:comb_39|out[2]                                                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 1.809      ;
; 1.533 ; Register_8bits:comb_34|out[0]                                                                         ; Register_5bits:comb_39|out[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 1.820      ;
; 1.568 ; Register_8bits:comb_34|out[4]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 1.855      ;
; 1.608 ; Register_8bits:comb_4|out[7]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.894      ;
; 1.616 ; Register_5bits:comb_39|out[0]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.113      ; 1.979      ;
; 1.616 ; Register_5bits:comb_39|out[2]                                                                         ; Register_5bits:comb_39|out[2]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.902      ;
; 1.616 ; Register_5bits:comb_39|out[0]                                                                         ; Register_5bits:comb_39|out[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.902      ;
; 1.620 ; Register_5bits:comb_39|out[4]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.113      ; 1.983      ;
; 1.628 ; Register_5bits:comb_39|out[1]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.113      ; 1.991      ;
; 1.640 ; Register_5bits:comb_39|out[2]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.113      ; 2.003      ;
; 1.652 ; Register_5bits:comb_39|out[0]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.979      ;
; 1.656 ; Register_5bits:comb_39|out[4]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.983      ;
; 1.664 ; Register_5bits:comb_39|out[1]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.991      ;
; 1.676 ; Register_5bits:comb_39|out[2]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.077      ; 2.003      ;
; 1.808 ; Register_5bits:comb_39|out[3]                                                                         ; Register_5bits:comb_39|out[3]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.094      ;
; 1.814 ; Register_5bits:comb_39|out[1]                                                                         ; Register_5bits:comb_39|out[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.100      ;
; 1.821 ; Register_8bits:comb_34|out[1]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.114      ; 2.185      ;
; 1.827 ; Register_8bits:comb_34|out[2]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.114      ; 2.191      ;
; 1.833 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[1]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.119      ;
; 1.857 ; Register_8bits:comb_34|out[1]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.078      ; 2.185      ;
; 1.863 ; Register_8bits:comb_34|out[2]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.078      ; 2.191      ;
; 1.915 ; Register_8bits:comb_4|out[6]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.201      ;
; 1.960 ; Register_8bits:comb_4|out[5]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.246      ;
; 2.039 ; Register_5bits:comb_39|out[3]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.325      ;
; 2.046 ; Register_5bits:comb_39|out[1]                                                                         ; Register_5bits:comb_39|out[2]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.332      ;
; 2.067 ; Register_8bits:comb_4|out[4]                                                                          ; Register_8bits:comb_4|out[4]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.353      ;
; 2.075 ; Register_8bits:comb_4|out[6]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.001      ; 2.362      ;
; 2.128 ; Register_5bits:comb_39|out[2]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.414      ;
; 2.128 ; Register_5bits:comb_39|out[0]                                                                         ; Register_5bits:comb_39|out[2]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.414      ;
; 2.160 ; Register_8bits:comb_34|out[0]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.114      ; 2.524      ;
; 2.175 ; Register_8bits:comb_34|out[3]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.114      ; 2.539      ;
; 2.196 ; Register_8bits:comb_34|out[0]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.078      ; 2.524      ;
; 2.197 ; Register_8bits:comb_4|out[5]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.001      ; 2.484      ;
; 2.203 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[3]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.489      ;
; 2.205 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[3]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.491      ;
; 2.206 ; Register_5bits:comb_39|out[1]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.492      ;
; 2.209 ; Register_8bits:comb_34|out[4]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.114      ; 2.573      ;
; 2.211 ; Register_8bits:comb_34|out[3]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.078      ; 2.539      ;
; 2.235 ; Register_8bits:comb_4|out[4]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.001      ; 2.522      ;
; 2.245 ; Register_8bits:comb_34|out[4]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.078      ; 2.573      ;
; 2.248 ; Register_5bits:comb_39|out[0]                                                                         ; Register_5bits:comb_39|out[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.534      ;
; 2.249 ; Register_5bits:comb_39|out[2]                                                                         ; Register_5bits:comb_39|out[3]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.535      ;
; 2.266 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.552      ;
; 2.288 ; Register_5bits:comb_39|out[0]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.574      ;
; 2.327 ; Register_5bits:comb_39|out[1]                                                                         ; Register_5bits:comb_39|out[3]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.613      ;
; 2.351 ; Register_8bits:comb_4|out[4]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.637      ;
; 2.389 ; Register_8bits:comb_4|out[5]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.675      ;
; 2.409 ; Register_5bits:comb_39|out[0]                                                                         ; Register_5bits:comb_39|out[3]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 2.695      ;
; 2.427 ; Register_8bits:comb_4|out[4]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.713      ;
; 2.438 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.001      ; 2.725      ;
; 2.506 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.792      ;
; 2.521 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.807      ;
; 2.554 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.840      ;
; 2.622 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[4]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.908      ;
; 2.622 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 2.907      ;
; 2.630 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 2.916      ;
; 2.690 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[4]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 2.975      ;
; 2.698 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 2.983      ;
; 2.727 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[3]                                                                          ; clock        ; clock       ; 0.000        ; 0.001      ; 3.014      ;
; 2.786 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.831 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[4]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 3.116      ;
; 2.852 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 3.137      ;
; 2.876 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[1]                                                                          ; clock        ; clock       ; 0.000        ; -0.005     ; 3.157      ;
; 2.894 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[3]                                                                          ; clock        ; clock       ; 0.000        ; -0.005     ; 3.175      ;
; 3.034 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 3.319      ;
; 3.099 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 3.385      ;
; 3.194 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; -0.005     ; 3.475      ;
; 3.211 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 3.496      ;
; 3.310 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; -0.006     ; 3.590      ;
; 3.373 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.006     ; 3.653      ;
; 3.378 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[4]                                                                          ; clock        ; clock       ; 0.000        ; -0.006     ; 3.658      ;
; 3.386 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; -0.006     ; 3.666      ;
; 4.499 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.120     ; 4.665      ;
; 4.499 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.120     ; 4.665      ;
; 4.499 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.120     ; 4.665      ;
; 4.499 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.120     ; 4.665      ;
; 4.499 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.120     ; 4.665      ;
; 4.597 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[5]                                                                         ; clock        ; clock       ; 0.000        ; -0.114     ; 4.769      ;
; 4.597 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[5]                                                                         ; clock        ; clock       ; 0.000        ; -0.114     ; 4.769      ;
; 4.597 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[5]                                                                         ; clock        ; clock       ; 0.000        ; -0.114     ; 4.769      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clock ; Rise       ; clock                                                                                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_5bits:comb_39|out[0]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_5bits:comb_39|out[0]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_5bits:comb_39|out[1]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_5bits:comb_39|out[1]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_5bits:comb_39|out[2]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_5bits:comb_39|out[2]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_5bits:comb_39|out[3]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_5bits:comb_39|out[3]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_5bits:comb_39|out[4]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_5bits:comb_39|out[4]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[0]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[0]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[1]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[1]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[2]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[2]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[3]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[3]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[4]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[4]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[5]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[5]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[6]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[6]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[7]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[7]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[0]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[0]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[1]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[1]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[2]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[2]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[3]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[3]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[4]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[4]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[5]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[5]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[6]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[6]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[7]                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[7]                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~clkctrl|inclk[0]                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; Aload       ; clock      ; 5.334 ; 5.334 ; Rise       ; clock           ;
; Asel[*]     ; clock      ; 6.266 ; 6.266 ; Rise       ; clock           ;
;  Asel[0]    ; clock      ; 6.266 ; 6.266 ; Rise       ; clock           ;
;  Asel[1]    ; clock      ; 6.147 ; 6.147 ; Rise       ; clock           ;
; IRload      ; clock      ; 4.555 ; 4.555 ; Rise       ; clock           ;
; JMPmux      ; clock      ; 3.830 ; 3.830 ; Rise       ; clock           ;
; MemWr       ; clock      ; 4.337 ; 4.337 ; Rise       ; clock           ;
; Meminst     ; clock      ; 4.704 ; 4.704 ; Rise       ; clock           ;
; PCload      ; clock      ; 4.767 ; 4.767 ; Rise       ; clock           ;
; Reset       ; clock      ; 5.404 ; 5.404 ; Rise       ; clock           ;
; Sub         ; clock      ; 6.181 ; 6.181 ; Rise       ; clock           ;
; data_in[*]  ; clock      ; 5.103 ; 5.103 ; Rise       ; clock           ;
;  data_in[0] ; clock      ; 4.115 ; 4.115 ; Rise       ; clock           ;
;  data_in[1] ; clock      ; 4.428 ; 4.428 ; Rise       ; clock           ;
;  data_in[2] ; clock      ; 3.927 ; 3.927 ; Rise       ; clock           ;
;  data_in[3] ; clock      ; 4.453 ; 4.453 ; Rise       ; clock           ;
;  data_in[4] ; clock      ; 4.143 ; 4.143 ; Rise       ; clock           ;
;  data_in[5] ; clock      ; 3.826 ; 3.826 ; Rise       ; clock           ;
;  data_in[6] ; clock      ; 4.004 ; 4.004 ; Rise       ; clock           ;
;  data_in[7] ; clock      ; 5.103 ; 5.103 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Aload       ; clock      ; -4.539 ; -4.539 ; Rise       ; clock           ;
; Asel[*]     ; clock      ; -4.333 ; -4.333 ; Rise       ; clock           ;
;  Asel[0]    ; clock      ; -4.452 ; -4.452 ; Rise       ; clock           ;
;  Asel[1]    ; clock      ; -4.333 ; -4.333 ; Rise       ; clock           ;
; IRload      ; clock      ; -4.307 ; -4.307 ; Rise       ; clock           ;
; JMPmux      ; clock      ; -3.580 ; -3.580 ; Rise       ; clock           ;
; MemWr       ; clock      ; -3.686 ; -3.686 ; Rise       ; clock           ;
; Meminst     ; clock      ; -4.356 ; -4.356 ; Rise       ; clock           ;
; PCload      ; clock      ; -4.519 ; -4.519 ; Rise       ; clock           ;
; Reset       ; clock      ; -3.536 ; -3.536 ; Rise       ; clock           ;
; Sub         ; clock      ; -5.031 ; -5.031 ; Rise       ; clock           ;
; data_in[*]  ; clock      ; -3.578 ; -3.578 ; Rise       ; clock           ;
;  data_in[0] ; clock      ; -3.867 ; -3.867 ; Rise       ; clock           ;
;  data_in[1] ; clock      ; -4.180 ; -4.180 ; Rise       ; clock           ;
;  data_in[2] ; clock      ; -3.679 ; -3.679 ; Rise       ; clock           ;
;  data_in[3] ; clock      ; -4.205 ; -4.205 ; Rise       ; clock           ;
;  data_in[4] ; clock      ; -3.895 ; -3.895 ; Rise       ; clock           ;
;  data_in[5] ; clock      ; -3.578 ; -3.578 ; Rise       ; clock           ;
;  data_in[6] ; clock      ; -3.756 ; -3.756 ; Rise       ; clock           ;
;  data_in[7] ; clock      ; -4.855 ; -4.855 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Aeq0[*]      ; clock      ; 9.720 ; 9.720 ; Rise       ; clock           ;
;  Aeq0[0]     ; clock      ; 9.720 ; 9.720 ; Rise       ; clock           ;
; Apos         ; clock      ; 7.578 ; 7.578 ; Rise       ; clock           ;
; IR[*]        ; clock      ; 7.217 ; 7.217 ; Rise       ; clock           ;
;  IR[0]       ; clock      ; 6.952 ; 6.952 ; Rise       ; clock           ;
;  IR[1]       ; clock      ; 7.217 ; 7.217 ; Rise       ; clock           ;
;  IR[2]       ; clock      ; 6.969 ; 6.969 ; Rise       ; clock           ;
; data_out[*]  ; clock      ; 7.910 ; 7.910 ; Rise       ; clock           ;
;  data_out[0] ; clock      ; 7.910 ; 7.910 ; Rise       ; clock           ;
;  data_out[1] ; clock      ; 7.410 ; 7.410 ; Rise       ; clock           ;
;  data_out[2] ; clock      ; 7.285 ; 7.285 ; Rise       ; clock           ;
;  data_out[3] ; clock      ; 7.399 ; 7.399 ; Rise       ; clock           ;
;  data_out[4] ; clock      ; 7.292 ; 7.292 ; Rise       ; clock           ;
;  data_out[5] ; clock      ; 7.356 ; 7.356 ; Rise       ; clock           ;
;  data_out[6] ; clock      ; 6.984 ; 6.984 ; Rise       ; clock           ;
;  data_out[7] ; clock      ; 7.578 ; 7.578 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Aeq0[*]      ; clock      ; 8.745 ; 8.745 ; Rise       ; clock           ;
;  Aeq0[0]     ; clock      ; 8.745 ; 8.745 ; Rise       ; clock           ;
; Apos         ; clock      ; 7.578 ; 7.578 ; Rise       ; clock           ;
; IR[*]        ; clock      ; 6.952 ; 6.952 ; Rise       ; clock           ;
;  IR[0]       ; clock      ; 6.952 ; 6.952 ; Rise       ; clock           ;
;  IR[1]       ; clock      ; 7.217 ; 7.217 ; Rise       ; clock           ;
;  IR[2]       ; clock      ; 6.969 ; 6.969 ; Rise       ; clock           ;
; data_out[*]  ; clock      ; 6.984 ; 6.984 ; Rise       ; clock           ;
;  data_out[0] ; clock      ; 7.910 ; 7.910 ; Rise       ; clock           ;
;  data_out[1] ; clock      ; 7.410 ; 7.410 ; Rise       ; clock           ;
;  data_out[2] ; clock      ; 7.285 ; 7.285 ; Rise       ; clock           ;
;  data_out[3] ; clock      ; 7.399 ; 7.399 ; Rise       ; clock           ;
;  data_out[4] ; clock      ; 7.292 ; 7.292 ; Rise       ; clock           ;
;  data_out[5] ; clock      ; 7.356 ; 7.356 ; Rise       ; clock           ;
;  data_out[6] ; clock      ; 6.984 ; 6.984 ; Rise       ; clock           ;
;  data_out[7] ; clock      ; 7.578 ; 7.578 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.416 ; -42.423       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.251 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -110.238              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.416 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[6]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.372      ;
; -2.416 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[6]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.372      ;
; -2.416 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[6]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.372      ;
; -2.416 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[6]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.372      ;
; -2.416 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[6]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.372      ;
; -2.269 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[2]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.225      ;
; -2.269 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[2]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.225      ;
; -2.269 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[2]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.225      ;
; -2.269 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[2]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.225      ;
; -2.269 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[2]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.225      ;
; -2.265 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[3]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.265 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[3]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.265 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[3]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.265 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[3]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.265 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[3]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.243 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[5]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.199      ;
; -2.243 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[5]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.199      ;
; -2.243 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[5]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.199      ;
; -2.243 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[5]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.199      ;
; -2.243 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[5]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.199      ;
; -2.229 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[4]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.185      ;
; -2.229 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[4]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.185      ;
; -2.229 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[4]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.185      ;
; -2.229 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[4]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.185      ;
; -2.229 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[4]                                                                         ; clock        ; clock       ; 1.000        ; -0.076     ; 3.185      ;
; -2.191 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[7]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.148      ;
; -2.191 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[7]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.148      ;
; -2.191 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[7]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.148      ;
; -2.191 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[7]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.148      ;
; -2.191 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[7]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.148      ;
; -2.144 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[1]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.101      ;
; -2.144 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[1]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.101      ;
; -2.144 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[1]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.101      ;
; -2.144 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[1]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.101      ;
; -2.144 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[1]                                                                         ; clock        ; clock       ; 1.000        ; -0.075     ; 3.101      ;
; -2.115 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[0]                                                                         ; clock        ; clock       ; 1.000        ; -0.069     ; 3.078      ;
; -2.115 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[0]                                                                         ; clock        ; clock       ; 1.000        ; -0.069     ; 3.078      ;
; -2.115 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[0]                                                                         ; clock        ; clock       ; 1.000        ; -0.069     ; 3.078      ;
; -2.115 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[0]                                                                         ; clock        ; clock       ; 1.000        ; -0.069     ; 3.078      ;
; -2.115 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[0]                                                                         ; clock        ; clock       ; 1.000        ; -0.069     ; 3.078      ;
; -1.878 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[0]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.841      ;
; -1.878 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[0]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.841      ;
; -1.878 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[0]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.841      ;
; -1.878 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[0]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.841      ;
; -1.878 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[0]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.841      ;
; -1.685 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[4]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.648      ;
; -1.685 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[4]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.648      ;
; -1.685 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[4]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.648      ;
; -1.685 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[4]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.648      ;
; -1.685 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[4]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.648      ;
; -1.561 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[3]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.524      ;
; -1.561 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[3]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.524      ;
; -1.561 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[3]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.524      ;
; -1.561 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[3]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.524      ;
; -1.561 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[3]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.524      ;
; -1.554 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[7]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.517      ;
; -1.554 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[7]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.517      ;
; -1.554 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[7]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.517      ;
; -1.554 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[7]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.517      ;
; -1.554 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[7]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.517      ;
; -1.552 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[1]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.515      ;
; -1.552 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[1]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.515      ;
; -1.552 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[1]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.515      ;
; -1.552 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[1]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.515      ;
; -1.552 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[1]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.515      ;
; -1.550 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[2]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.513      ;
; -1.550 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[6]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.513      ;
; -1.550 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[2]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.513      ;
; -1.550 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[2]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.513      ;
; -1.550 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[2]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.513      ;
; -1.550 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[2]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.513      ;
; -1.550 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[6]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.513      ;
; -1.550 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[6]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.513      ;
; -1.550 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[6]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.513      ;
; -1.550 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[6]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.513      ;
; -1.541 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_34|out[5]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.504      ;
; -1.541 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_34|out[5]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.504      ;
; -1.541 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_34|out[5]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.504      ;
; -1.541 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_34|out[5]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.504      ;
; -1.541 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_34|out[5]                                                                        ; clock        ; clock       ; 1.000        ; -0.069     ; 2.504      ;
; -1.460 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -0.629 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[6]                                                                         ; clock        ; clock       ; 1.000        ; -0.007     ; 1.654      ;
; -0.529 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[6]                                                                         ; clock        ; clock       ; 1.000        ; 0.000      ; 1.561      ;
; -0.482 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[2]                                                                         ; clock        ; clock       ; 1.000        ; -0.007     ; 1.507      ;
; -0.456 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[5]                                                                         ; clock        ; clock       ; 1.000        ; -0.007     ; 1.481      ;
; -0.443 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[6]                                                                         ; clock        ; clock       ; 1.000        ; -0.001     ; 1.474      ;
; -0.442 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[4]                                                                         ; clock        ; clock       ; 1.000        ; -0.007     ; 1.467      ;
; -0.404 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[3]                                                                         ; clock        ; clock       ; 1.000        ; -0.006     ; 1.430      ;
; -0.356 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[5]                                                                         ; clock        ; clock       ; 1.000        ; 0.000      ; 1.388      ;
; -0.349 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[7]                                                                         ; clock        ; clock       ; 1.000        ; -0.006     ; 1.375      ;
; -0.346 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[6]                                                                         ; clock        ; clock       ; 1.000        ; -0.001     ; 1.377      ;
; -0.342 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[4]                                                                         ; clock        ; clock       ; 1.000        ; 0.000      ; 1.374      ;
; -0.308 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[3]                                                                         ; clock        ; clock       ; 1.000        ; 0.000      ; 1.340      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.251 ; Register_8bits:comb_4|out[3]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.459      ;
; 0.254 ; Register_8bits:comb_4|out[7]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.462      ;
; 0.377 ; Register_8bits:comb_4|out[1]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.585      ;
; 0.379 ; Register_8bits:comb_4|out[5]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.588      ;
; 0.381 ; Register_8bits:comb_4|out[2]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.590      ;
; 0.385 ; Register_8bits:comb_4|out[4]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.594      ;
; 0.386 ; Register_8bits:comb_4|out[6]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.071      ; 0.595      ;
; 0.437 ; Register_8bits:comb_4|out[0]                                                                          ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.639      ;
; 0.461 ; Register_5bits:comb_39|out[3]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.069      ; 0.668      ;
; 0.465 ; Register_5bits:comb_39|out[3]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.065      ; 0.668      ;
; 0.467 ; Register_5bits:comb_39|out[4]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.619      ;
; 0.508 ; Register_8bits:comb_34|out[3]                                                                         ; Register_5bits:comb_39|out[3]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.660      ;
; 0.510 ; Register_8bits:comb_34|out[1]                                                                         ; Register_5bits:comb_39|out[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.662      ;
; 0.579 ; Register_8bits:comb_4|out[7]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; Register_5bits:comb_39|out[0]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.069      ; 0.787      ;
; 0.580 ; Register_8bits:comb_34|out[2]                                                                         ; Register_5bits:comb_39|out[2]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.732      ;
; 0.582 ; Register_5bits:comb_39|out[1]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.069      ; 0.789      ;
; 0.583 ; Register_5bits:comb_39|out[4]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.069      ; 0.790      ;
; 0.584 ; Register_5bits:comb_39|out[0]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.065      ; 0.787      ;
; 0.586 ; Register_5bits:comb_39|out[1]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.065      ; 0.789      ;
; 0.587 ; Register_5bits:comb_39|out[4]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.065      ; 0.790      ;
; 0.589 ; Register_5bits:comb_39|out[2]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.069      ; 0.796      ;
; 0.591 ; Register_5bits:comb_39|out[0]                                                                         ; Register_5bits:comb_39|out[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.743      ;
; 0.592 ; Register_5bits:comb_39|out[2]                                                                         ; Register_5bits:comb_39|out[2]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.744      ;
; 0.593 ; Register_5bits:comb_39|out[2]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.065      ; 0.796      ;
; 0.595 ; Register_8bits:comb_34|out[0]                                                                         ; Register_5bits:comb_39|out[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.747      ;
; 0.597 ; Register_8bits:comb_34|out[4]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.749      ;
; 0.653 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[1]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.657 ; Register_5bits:comb_39|out[3]                                                                         ; Register_5bits:comb_39|out[3]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.809      ;
; 0.659 ; Register_5bits:comb_39|out[1]                                                                         ; Register_5bits:comb_39|out[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.811      ;
; 0.673 ; Register_8bits:comb_34|out[1]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.069      ; 0.880      ;
; 0.674 ; Register_8bits:comb_34|out[2]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.069      ; 0.881      ;
; 0.677 ; Register_8bits:comb_34|out[1]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.065      ; 0.880      ;
; 0.678 ; Register_8bits:comb_34|out[2]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.065      ; 0.881      ;
; 0.689 ; Register_8bits:comb_4|out[6]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.841      ;
; 0.704 ; Register_8bits:comb_4|out[5]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.856      ;
; 0.726 ; Register_5bits:comb_39|out[3]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.878      ;
; 0.729 ; Register_5bits:comb_39|out[1]                                                                         ; Register_5bits:comb_39|out[2]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.881      ;
; 0.741 ; Register_8bits:comb_4|out[4]                                                                          ; Register_8bits:comb_4|out[4]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.893      ;
; 0.746 ; Register_8bits:comb_4|out[6]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.001      ; 0.899      ;
; 0.765 ; Register_5bits:comb_39|out[2]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.917      ;
; 0.765 ; Register_5bits:comb_39|out[0]                                                                         ; Register_5bits:comb_39|out[2]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.917      ;
; 0.794 ; Register_8bits:comb_34|out[3]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.069      ; 1.001      ;
; 0.794 ; Register_8bits:comb_34|out[0]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.069      ; 1.001      ;
; 0.796 ; Register_8bits:comb_4|out[5]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.001      ; 0.949      ;
; 0.798 ; Register_8bits:comb_34|out[3]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.001      ;
; 0.798 ; Register_8bits:comb_34|out[0]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.001      ;
; 0.798 ; Register_5bits:comb_39|out[0]                                                                         ; Register_5bits:comb_39|out[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.950      ;
; 0.799 ; Register_5bits:comb_39|out[2]                                                                         ; Register_5bits:comb_39|out[3]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.951      ;
; 0.799 ; Register_5bits:comb_39|out[1]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.951      ;
; 0.800 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[3]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.952      ;
; 0.802 ; Register_8bits:comb_34|out[4]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.069      ; 1.009      ;
; 0.806 ; Register_8bits:comb_34|out[4]                                                                         ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.009      ;
; 0.807 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.959      ;
; 0.808 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[3]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.960      ;
; 0.816 ; Register_8bits:comb_4|out[4]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.001      ; 0.969      ;
; 0.829 ; Register_8bits:comb_4|out[4]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.981      ;
; 0.833 ; Register_5bits:comb_39|out[1]                                                                         ; Register_5bits:comb_39|out[3]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.985      ;
; 0.835 ; Register_5bits:comb_39|out[0]                                                                         ; Register_5bits:comb_39|out[4]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.987      ;
; 0.842 ; Register_8bits:comb_4|out[5]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.994      ;
; 0.862 ; Register_8bits:comb_4|out[4]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.014      ;
; 0.869 ; Register_5bits:comb_39|out[0]                                                                         ; Register_5bits:comb_39|out[3]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.021      ;
; 0.903 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.001      ; 1.056      ;
; 0.916 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.068      ;
; 0.931 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[4]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.083      ;
; 0.931 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.083      ;
; 0.944 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 1.095      ;
; 0.946 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.098      ;
; 0.949 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.101      ;
; 0.959 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[4]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 1.110      ;
; 0.977 ; Register_8bits:comb_4|out[2]                                                                          ; Register_8bits:comb_4|out[3]                                                                          ; clock        ; clock       ; 0.000        ; 0.001      ; 1.130      ;
; 0.977 ; Register_8bits:comb_4|out[3]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 1.128      ;
; 1.039 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[1]                                                                          ; clock        ; clock       ; 0.000        ; -0.006     ; 1.185      ;
; 1.039 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[4]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 1.190      ;
; 1.053 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 1.204      ;
; 1.079 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 1.230      ;
; 1.091 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[3]                                                                          ; clock        ; clock       ; 0.000        ; -0.006     ; 1.237      ;
; 1.129 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.281      ;
; 1.160 ; Register_8bits:comb_4|out[1]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; -0.001     ; 1.311      ;
; 1.210 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[7]                                                                          ; clock        ; clock       ; 0.000        ; -0.006     ; 1.356      ;
; 1.219 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.007     ; 1.364      ;
; 1.223 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[5]                                                                          ; clock        ; clock       ; 0.000        ; -0.007     ; 1.368      ;
; 1.238 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[4]                                                                          ; clock        ; clock       ; 0.000        ; -0.007     ; 1.383      ;
; 1.256 ; Register_8bits:comb_4|out[0]                                                                          ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; -0.007     ; 1.401      ;
; 2.321 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.355 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.076     ; 2.431      ;
; 2.355 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.076     ; 2.431      ;
; 2.355 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.076     ; 2.431      ;
; 2.355 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.076     ; 2.431      ;
; 2.355 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ; Register_8bits:comb_4|out[2]                                                                          ; clock        ; clock       ; 0.000        ; -0.076     ; 2.431      ;
; 2.416 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; -0.076     ; 2.492      ;
; 2.416 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; -0.076     ; 2.492      ;
; 2.416 ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ; Register_8bits:comb_4|out[6]                                                                          ; clock        ; clock       ; 0.000        ; -0.076     ; 2.492      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; RAM_8bits:comb_42|altsyncram:RAM_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_5bits:comb_39|out[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_5bits:comb_39|out[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_5bits:comb_39|out[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_5bits:comb_39|out[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_5bits:comb_39|out[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_5bits:comb_39|out[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_5bits:comb_39|out[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_5bits:comb_39|out[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_5bits:comb_39|out[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_5bits:comb_39|out[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_34|out[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_34|out[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[2]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[2]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[5]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[5]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[6]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[6]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; Register_8bits:comb_4|out[7]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; Register_8bits:comb_4|out[7]                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~clkctrl|inclk[0]                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; Aload       ; clock      ; 2.360 ; 2.360 ; Rise       ; clock           ;
; Asel[*]     ; clock      ; 2.628 ; 2.628 ; Rise       ; clock           ;
;  Asel[0]    ; clock      ; 2.628 ; 2.628 ; Rise       ; clock           ;
;  Asel[1]    ; clock      ; 2.557 ; 2.557 ; Rise       ; clock           ;
; IRload      ; clock      ; 2.097 ; 2.097 ; Rise       ; clock           ;
; JMPmux      ; clock      ; 1.732 ; 1.732 ; Rise       ; clock           ;
; MemWr       ; clock      ; 1.971 ; 1.971 ; Rise       ; clock           ;
; Meminst     ; clock      ; 2.027 ; 2.027 ; Rise       ; clock           ;
; PCload      ; clock      ; 2.186 ; 2.186 ; Rise       ; clock           ;
; Reset       ; clock      ; 2.421 ; 2.421 ; Rise       ; clock           ;
; Sub         ; clock      ; 2.539 ; 2.539 ; Rise       ; clock           ;
; data_in[*]  ; clock      ; 2.187 ; 2.187 ; Rise       ; clock           ;
;  data_in[0] ; clock      ; 1.790 ; 1.790 ; Rise       ; clock           ;
;  data_in[1] ; clock      ; 1.935 ; 1.935 ; Rise       ; clock           ;
;  data_in[2] ; clock      ; 1.747 ; 1.747 ; Rise       ; clock           ;
;  data_in[3] ; clock      ; 1.942 ; 1.942 ; Rise       ; clock           ;
;  data_in[4] ; clock      ; 1.808 ; 1.808 ; Rise       ; clock           ;
;  data_in[5] ; clock      ; 1.695 ; 1.695 ; Rise       ; clock           ;
;  data_in[6] ; clock      ; 1.794 ; 1.794 ; Rise       ; clock           ;
;  data_in[7] ; clock      ; 2.187 ; 2.187 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Aload       ; clock      ; -2.029 ; -2.029 ; Rise       ; clock           ;
; Asel[*]     ; clock      ; -1.833 ; -1.833 ; Rise       ; clock           ;
;  Asel[0]    ; clock      ; -1.904 ; -1.904 ; Rise       ; clock           ;
;  Asel[1]    ; clock      ; -1.833 ; -1.833 ; Rise       ; clock           ;
; IRload      ; clock      ; -1.977 ; -1.977 ; Rise       ; clock           ;
; JMPmux      ; clock      ; -1.608 ; -1.608 ; Rise       ; clock           ;
; MemWr       ; clock      ; -1.610 ; -1.610 ; Rise       ; clock           ;
; Meminst     ; clock      ; -1.873 ; -1.873 ; Rise       ; clock           ;
; PCload      ; clock      ; -2.066 ; -2.066 ; Rise       ; clock           ;
; Reset       ; clock      ; -1.655 ; -1.655 ; Rise       ; clock           ;
; Sub         ; clock      ; -2.098 ; -2.098 ; Rise       ; clock           ;
; data_in[*]  ; clock      ; -1.575 ; -1.575 ; Rise       ; clock           ;
;  data_in[0] ; clock      ; -1.670 ; -1.670 ; Rise       ; clock           ;
;  data_in[1] ; clock      ; -1.815 ; -1.815 ; Rise       ; clock           ;
;  data_in[2] ; clock      ; -1.627 ; -1.627 ; Rise       ; clock           ;
;  data_in[3] ; clock      ; -1.822 ; -1.822 ; Rise       ; clock           ;
;  data_in[4] ; clock      ; -1.688 ; -1.688 ; Rise       ; clock           ;
;  data_in[5] ; clock      ; -1.575 ; -1.575 ; Rise       ; clock           ;
;  data_in[6] ; clock      ; -1.674 ; -1.674 ; Rise       ; clock           ;
;  data_in[7] ; clock      ; -2.067 ; -2.067 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Aeq0[*]      ; clock      ; 4.875 ; 4.875 ; Rise       ; clock           ;
;  Aeq0[0]     ; clock      ; 4.875 ; 4.875 ; Rise       ; clock           ;
; Apos         ; clock      ; 4.062 ; 4.062 ; Rise       ; clock           ;
; IR[*]        ; clock      ; 3.899 ; 3.899 ; Rise       ; clock           ;
;  IR[0]       ; clock      ; 3.803 ; 3.803 ; Rise       ; clock           ;
;  IR[1]       ; clock      ; 3.899 ; 3.899 ; Rise       ; clock           ;
;  IR[2]       ; clock      ; 3.822 ; 3.822 ; Rise       ; clock           ;
; data_out[*]  ; clock      ; 4.142 ; 4.142 ; Rise       ; clock           ;
;  data_out[0] ; clock      ; 4.142 ; 4.142 ; Rise       ; clock           ;
;  data_out[1] ; clock      ; 3.924 ; 3.924 ; Rise       ; clock           ;
;  data_out[2] ; clock      ; 3.943 ; 3.943 ; Rise       ; clock           ;
;  data_out[3] ; clock      ; 3.913 ; 3.913 ; Rise       ; clock           ;
;  data_out[4] ; clock      ; 3.947 ; 3.947 ; Rise       ; clock           ;
;  data_out[5] ; clock      ; 3.886 ; 3.886 ; Rise       ; clock           ;
;  data_out[6] ; clock      ; 3.823 ; 3.823 ; Rise       ; clock           ;
;  data_out[7] ; clock      ; 4.062 ; 4.062 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Aeq0[*]      ; clock      ; 4.468 ; 4.468 ; Rise       ; clock           ;
;  Aeq0[0]     ; clock      ; 4.468 ; 4.468 ; Rise       ; clock           ;
; Apos         ; clock      ; 4.062 ; 4.062 ; Rise       ; clock           ;
; IR[*]        ; clock      ; 3.803 ; 3.803 ; Rise       ; clock           ;
;  IR[0]       ; clock      ; 3.803 ; 3.803 ; Rise       ; clock           ;
;  IR[1]       ; clock      ; 3.899 ; 3.899 ; Rise       ; clock           ;
;  IR[2]       ; clock      ; 3.822 ; 3.822 ; Rise       ; clock           ;
; data_out[*]  ; clock      ; 3.823 ; 3.823 ; Rise       ; clock           ;
;  data_out[0] ; clock      ; 4.142 ; 4.142 ; Rise       ; clock           ;
;  data_out[1] ; clock      ; 3.924 ; 3.924 ; Rise       ; clock           ;
;  data_out[2] ; clock      ; 3.943 ; 3.943 ; Rise       ; clock           ;
;  data_out[3] ; clock      ; 3.913 ; 3.913 ; Rise       ; clock           ;
;  data_out[4] ; clock      ; 3.947 ; 3.947 ; Rise       ; clock           ;
;  data_out[5] ; clock      ; 3.886 ; 3.886 ; Rise       ; clock           ;
;  data_out[6] ; clock      ; 3.823 ; 3.823 ; Rise       ; clock           ;
;  data_out[7] ; clock      ; 4.062 ; 4.062 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.318   ; 0.251 ; N/A      ; N/A     ; -2.064              ;
;  clock           ; -6.318   ; 0.251 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -118.713 ; 0.0   ; 0.0      ; 0.0     ; -138.749            ;
;  clock           ; -118.713 ; 0.000 ; N/A      ; N/A     ; -138.749            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; Aload       ; clock      ; 5.334 ; 5.334 ; Rise       ; clock           ;
; Asel[*]     ; clock      ; 6.266 ; 6.266 ; Rise       ; clock           ;
;  Asel[0]    ; clock      ; 6.266 ; 6.266 ; Rise       ; clock           ;
;  Asel[1]    ; clock      ; 6.147 ; 6.147 ; Rise       ; clock           ;
; IRload      ; clock      ; 4.555 ; 4.555 ; Rise       ; clock           ;
; JMPmux      ; clock      ; 3.830 ; 3.830 ; Rise       ; clock           ;
; MemWr       ; clock      ; 4.337 ; 4.337 ; Rise       ; clock           ;
; Meminst     ; clock      ; 4.704 ; 4.704 ; Rise       ; clock           ;
; PCload      ; clock      ; 4.767 ; 4.767 ; Rise       ; clock           ;
; Reset       ; clock      ; 5.404 ; 5.404 ; Rise       ; clock           ;
; Sub         ; clock      ; 6.181 ; 6.181 ; Rise       ; clock           ;
; data_in[*]  ; clock      ; 5.103 ; 5.103 ; Rise       ; clock           ;
;  data_in[0] ; clock      ; 4.115 ; 4.115 ; Rise       ; clock           ;
;  data_in[1] ; clock      ; 4.428 ; 4.428 ; Rise       ; clock           ;
;  data_in[2] ; clock      ; 3.927 ; 3.927 ; Rise       ; clock           ;
;  data_in[3] ; clock      ; 4.453 ; 4.453 ; Rise       ; clock           ;
;  data_in[4] ; clock      ; 4.143 ; 4.143 ; Rise       ; clock           ;
;  data_in[5] ; clock      ; 3.826 ; 3.826 ; Rise       ; clock           ;
;  data_in[6] ; clock      ; 4.004 ; 4.004 ; Rise       ; clock           ;
;  data_in[7] ; clock      ; 5.103 ; 5.103 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Aload       ; clock      ; -2.029 ; -2.029 ; Rise       ; clock           ;
; Asel[*]     ; clock      ; -1.833 ; -1.833 ; Rise       ; clock           ;
;  Asel[0]    ; clock      ; -1.904 ; -1.904 ; Rise       ; clock           ;
;  Asel[1]    ; clock      ; -1.833 ; -1.833 ; Rise       ; clock           ;
; IRload      ; clock      ; -1.977 ; -1.977 ; Rise       ; clock           ;
; JMPmux      ; clock      ; -1.608 ; -1.608 ; Rise       ; clock           ;
; MemWr       ; clock      ; -1.610 ; -1.610 ; Rise       ; clock           ;
; Meminst     ; clock      ; -1.873 ; -1.873 ; Rise       ; clock           ;
; PCload      ; clock      ; -2.066 ; -2.066 ; Rise       ; clock           ;
; Reset       ; clock      ; -1.655 ; -1.655 ; Rise       ; clock           ;
; Sub         ; clock      ; -2.098 ; -2.098 ; Rise       ; clock           ;
; data_in[*]  ; clock      ; -1.575 ; -1.575 ; Rise       ; clock           ;
;  data_in[0] ; clock      ; -1.670 ; -1.670 ; Rise       ; clock           ;
;  data_in[1] ; clock      ; -1.815 ; -1.815 ; Rise       ; clock           ;
;  data_in[2] ; clock      ; -1.627 ; -1.627 ; Rise       ; clock           ;
;  data_in[3] ; clock      ; -1.822 ; -1.822 ; Rise       ; clock           ;
;  data_in[4] ; clock      ; -1.688 ; -1.688 ; Rise       ; clock           ;
;  data_in[5] ; clock      ; -1.575 ; -1.575 ; Rise       ; clock           ;
;  data_in[6] ; clock      ; -1.674 ; -1.674 ; Rise       ; clock           ;
;  data_in[7] ; clock      ; -2.067 ; -2.067 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Aeq0[*]      ; clock      ; 9.720 ; 9.720 ; Rise       ; clock           ;
;  Aeq0[0]     ; clock      ; 9.720 ; 9.720 ; Rise       ; clock           ;
; Apos         ; clock      ; 7.578 ; 7.578 ; Rise       ; clock           ;
; IR[*]        ; clock      ; 7.217 ; 7.217 ; Rise       ; clock           ;
;  IR[0]       ; clock      ; 6.952 ; 6.952 ; Rise       ; clock           ;
;  IR[1]       ; clock      ; 7.217 ; 7.217 ; Rise       ; clock           ;
;  IR[2]       ; clock      ; 6.969 ; 6.969 ; Rise       ; clock           ;
; data_out[*]  ; clock      ; 7.910 ; 7.910 ; Rise       ; clock           ;
;  data_out[0] ; clock      ; 7.910 ; 7.910 ; Rise       ; clock           ;
;  data_out[1] ; clock      ; 7.410 ; 7.410 ; Rise       ; clock           ;
;  data_out[2] ; clock      ; 7.285 ; 7.285 ; Rise       ; clock           ;
;  data_out[3] ; clock      ; 7.399 ; 7.399 ; Rise       ; clock           ;
;  data_out[4] ; clock      ; 7.292 ; 7.292 ; Rise       ; clock           ;
;  data_out[5] ; clock      ; 7.356 ; 7.356 ; Rise       ; clock           ;
;  data_out[6] ; clock      ; 6.984 ; 6.984 ; Rise       ; clock           ;
;  data_out[7] ; clock      ; 7.578 ; 7.578 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Aeq0[*]      ; clock      ; 4.468 ; 4.468 ; Rise       ; clock           ;
;  Aeq0[0]     ; clock      ; 4.468 ; 4.468 ; Rise       ; clock           ;
; Apos         ; clock      ; 4.062 ; 4.062 ; Rise       ; clock           ;
; IR[*]        ; clock      ; 3.803 ; 3.803 ; Rise       ; clock           ;
;  IR[0]       ; clock      ; 3.803 ; 3.803 ; Rise       ; clock           ;
;  IR[1]       ; clock      ; 3.899 ; 3.899 ; Rise       ; clock           ;
;  IR[2]       ; clock      ; 3.822 ; 3.822 ; Rise       ; clock           ;
; data_out[*]  ; clock      ; 3.823 ; 3.823 ; Rise       ; clock           ;
;  data_out[0] ; clock      ; 4.142 ; 4.142 ; Rise       ; clock           ;
;  data_out[1] ; clock      ; 3.924 ; 3.924 ; Rise       ; clock           ;
;  data_out[2] ; clock      ; 3.943 ; 3.943 ; Rise       ; clock           ;
;  data_out[3] ; clock      ; 3.913 ; 3.913 ; Rise       ; clock           ;
;  data_out[4] ; clock      ; 3.947 ; 3.947 ; Rise       ; clock           ;
;  data_out[5] ; clock      ; 3.886 ; 3.886 ; Rise       ; clock           ;
;  data_out[6] ; clock      ; 3.823 ; 3.823 ; Rise       ; clock           ;
;  data_out[7] ; clock      ; 4.062 ; 4.062 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 568      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 568      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 108   ; 108  ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 18 22:29:59 2014
Info: Command: quartus_sta GeneralDatapath -c GeneralDatapath
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'GeneralDatapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.318
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.318      -118.713 clock 
Info (332146): Worst-case hold slack is 0.770
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.770         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -138.749 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.416
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.416       -42.423 clock 
Info (332146): Worst-case hold slack is 0.251
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.251         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -110.238 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 396 megabytes
    Info: Processing ended: Tue Nov 18 22:30:01 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


