<profile>

<section name = "Vitis HLS Report for 'fir'" level="0">
<item name = "Date">Sun Oct  3 23:27:16 2021
</item>
<item name = "Version">2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)</item>
<item name = "Project">baseline</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.206 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">260, 260, 2.600 us, 2.600 us, 261, 261, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_23_1">258, 258, 5, 2, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 158, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 165, 50, -</column>
<column name="Memory">3, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 152, -</column>
<column name="Register">-, -, 247, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_6s_32s_32_2_1_U1">mul_6s_32s_32_2_1, 0, 1, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="fir_int_int_c_U">fir_int_int_c, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="shift_reg_0_U">shift_reg_0, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="shift_reg_1_U">shift_reg_0, 1, 0, 0, 0, 64, 32, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_1_fu_273_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln23_fu_241_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln26_fu_205_p2">+, 0, 0, 14, 7, 2</column>
<column name="mul9_fu_163_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_condition_161">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_335">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_338">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln25_fu_199_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="select_ln26_fu_252_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_fu_64">9, 2, 32, 64</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_mul_pn_phi_fu_145_p4">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_acc_load_1">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 8, 16</column>
<column name="i_fu_68">9, 2, 8, 16</column>
<column name="shift_reg_0_address0">20, 4, 6, 24</column>
<column name="shift_reg_0_d0">14, 3, 32, 96</column>
<column name="shift_reg_1_address0">14, 3, 6, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_fu_64">32, 0, 32, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_mul_pn_reg_142">31, 0, 32, 1</column>
<column name="ap_phi_reg_pp0_iter1_mul_pn_reg_142">31, 0, 32, 1</column>
<column name="ap_phi_reg_pp0_iter2_mul_pn_reg_142">31, 0, 32, 1</column>
<column name="fir_int_int_c_load_reg_346">32, 0, 32, 0</column>
<column name="i_fu_68">8, 0, 8, 0</column>
<column name="icmp_ln25_reg_312">1, 0, 1, 0</column>
<column name="icmp_ln25_reg_312_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="lshr_ln26_1_reg_331">6, 0, 6, 0</column>
<column name="mul_ln27_reg_351">32, 0, 32, 0</column>
<column name="select_ln26_reg_341">32, 0, 32, 0</column>
<column name="tmp_reg_308">1, 0, 1, 0</column>
<column name="tmp_reg_308_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln26_reg_316">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="y">out, 32, ap_vld, y, pointer</column>
<column name="y_ap_vld">out, 1, ap_vld, y, pointer</column>
<column name="x">in, 32, ap_none, x, scalar</column>
</table>
</item>
</section>
</profile>
