Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 24 12:01:27 2024
| Host         : Diyaa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpa4_timing_summary_routed.rpt -pb cpa4_timing_summary_routed.pb -rpx cpa4_timing_summary_routed.rpx -warn_on_violation
| Design       : cpa4
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.961ns  (logic 3.845ns (48.295%)  route 4.116ns (51.705%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.585     2.555    A_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.124     2.679 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.669     3.348    carry_1
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.124     3.472 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.862     5.334    Sum_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         2.627     7.961 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.961    Sum[3]
    U11                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 3.978ns (53.529%)  route 3.453ns (46.471%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.585     2.555    A_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.152     2.707 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.575    Sum_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         2.856     7.431 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.431    Sum[1]
    V12                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 3.732ns (53.024%)  route 3.306ns (46.976%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           1.441     2.407    A_IBUF[0]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.124     2.531 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     4.396    Sum_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.642     7.038 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.038    Sum[0]
    V10                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.008ns  (logic 3.751ns (53.524%)  route 3.257ns (46.476%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.534     2.503    A_IBUF[1]
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124     2.627 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.723     4.351    Sum_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         2.657     7.008 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.008    Sum[2]
    U12                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.413ns (66.752%)  route 0.704ns (33.248%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    U14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  B_IBUF[2]_inst/O
                         net (fo=2, routed)           0.353     0.547    B_IBUF[2]
    SLICE_X0Y5           LUT6 (Prop_lut6_I1_O)        0.045     0.592 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.350     0.942    Sum_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         1.174     2.116 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.116    Sum[2]
    U12                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.396ns (63.928%)  route 0.787ns (36.072%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  B_IBUF[3]_inst/O
                         net (fo=1, routed)           0.375     0.581    B_IBUF[3]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.045     0.626 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.039    Sum_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         1.144     2.183 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.183    Sum[3]
    U11                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.474ns (65.976%)  route 0.760ns (34.024%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           0.347     0.541    B_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.048     0.589 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.001    Sum_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.233     2.234 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.234    Sum[1]
    V12                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.399ns (59.864%)  route 0.938ns (40.136%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           0.521     0.716    B_IBUF[0]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.178    Sum_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         1.159     2.336 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.336    Sum[0]
    V10                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





