// Seed: 1654733418
module module_0 (
    id_1,
    id_2
);
  output reg id_2;
  input wire id_1;
  assign id_2 = 1;
  always @(-1'b0 or 1) id_2 = 1;
  logic id_3;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output reg id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1) begin : LABEL_0
    id_6 = id_5 == id_7 < id_7;
  end
endmodule
