
*** Running vivado
    with args -log axi_switch_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source axi_switch_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/andrew/.Xilinx/Vivado/2017.2/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source axi_switch_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_axi_gpio_0_0/axi_switch_axi_gpio_0_0.dcp' for cell 'axi_switch_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_processing_system7_0_1/axi_switch_processing_system7_0_1.dcp' for cell 'axi_switch_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_rst_ps7_0_100M_0/axi_switch_rst_ps7_0_100M_0.dcp' for cell 'axi_switch_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_auto_pc_0/axi_switch_auto_pc_0.dcp' for cell 'axi_switch_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_processing_system7_0_1/axi_switch_processing_system7_0_1.xdc] for cell 'axi_switch_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_processing_system7_0_1/axi_switch_processing_system7_0_1.xdc] for cell 'axi_switch_i/processing_system7_0/inst'
Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_axi_gpio_0_0/axi_switch_axi_gpio_0_0_board.xdc] for cell 'axi_switch_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_axi_gpio_0_0/axi_switch_axi_gpio_0_0_board.xdc] for cell 'axi_switch_i/axi_gpio_0/U0'
Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_axi_gpio_0_0/axi_switch_axi_gpio_0_0.xdc] for cell 'axi_switch_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_axi_gpio_0_0/axi_switch_axi_gpio_0_0.xdc] for cell 'axi_switch_i/axi_gpio_0/U0'
Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_rst_ps7_0_100M_0/axi_switch_rst_ps7_0_100M_0_board.xdc] for cell 'axi_switch_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_rst_ps7_0_100M_0/axi_switch_rst_ps7_0_100M_0_board.xdc] for cell 'axi_switch_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_rst_ps7_0_100M_0/axi_switch_rst_ps7_0_100M_0.xdc] for cell 'axi_switch_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_rst_ps7_0_100M_0/axi_switch_rst_ps7_0_100M_0.xdc] for cell 'axi_switch_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1390.293 ; gain = 299.711 ; free physical = 265 ; free virtual = 3457
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file axi_switch_processing_system7_0_0.hwdef does not exist for instance axi_switch_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1403.293 ; gain = 13.000 ; free physical = 264 ; free virtual = 3456
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ecfe3817

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1854.785 ; gain = 1.000 ; free physical = 123 ; free virtual = 3089
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 196a3f12b

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1854.785 ; gain = 1.000 ; free physical = 123 ; free virtual = 3088
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a80f11b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1854.785 ; gain = 1.000 ; free physical = 123 ; free virtual = 3088
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 278 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a80f11b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.785 ; gain = 1.000 ; free physical = 123 ; free virtual = 3088
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a80f11b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.785 ; gain = 1.000 ; free physical = 123 ; free virtual = 3088
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1854.785 ; gain = 0.000 ; free physical = 123 ; free virtual = 3088
Ending Logic Optimization Task | Checksum: 1a80f11b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1854.785 ; gain = 1.000 ; free physical = 123 ; free virtual = 3088

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f673d94b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1854.785 ; gain = 0.000 ; free physical = 123 ; free virtual = 3089
27 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1854.785 ; gain = 464.492 ; free physical = 123 ; free virtual = 3089
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1854.785 ; gain = 0.000 ; free physical = 116 ; free virtual = 3087
INFO: [Common 17-1381] The checkpoint '/home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/axi_switch_wrapper_opt.dcp' has been generated.
Command: report_drc -file axi_switch_wrapper_drc_opted.rpt
INFO: [Coretcl 2-168] The results of DRC are in file /home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/axi_switch_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1862.789 ; gain = 8.004 ; free physical = 112 ; free virtual = 3079
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 111 ; free virtual = 3078
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e940205a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 111 ; free virtual = 3078
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 111 ; free virtual = 3078

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f5d005e8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 105 ; free virtual = 3075

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 136d46173

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 118 ; free virtual = 3071

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 136d46173

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 118 ; free virtual = 3071
Phase 1 Placer Initialization | Checksum: 136d46173

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 118 ; free virtual = 3072

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 20b43fa8c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 112 ; free virtual = 3065

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20b43fa8c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 112 ; free virtual = 3065

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11f977402

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 111 ; free virtual = 3065

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 105fe6411

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 111 ; free virtual = 3065

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 105fe6411

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 111 ; free virtual = 3065

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c405257d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 111 ; free virtual = 3065

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1722a30ec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 108 ; free virtual = 3063

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cafef570

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 108 ; free virtual = 3063

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1cafef570

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 108 ; free virtual = 3063
Phase 3 Detail Placement | Checksum: 1cafef570

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 108 ; free virtual = 3063

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c6f9511a

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c6f9511a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 108 ; free virtual = 3062
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.817. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c85a2efa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 108 ; free virtual = 3062
Phase 4.1 Post Commit Optimization | Checksum: 1c85a2efa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 108 ; free virtual = 3062

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c85a2efa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 109 ; free virtual = 3064

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c85a2efa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 109 ; free virtual = 3064

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d0fb9b3e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 109 ; free virtual = 3064
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d0fb9b3e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 109 ; free virtual = 3064
Ending Placer Task | Checksum: 1552a4335

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 115 ; free virtual = 3070
42 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 115 ; free virtual = 3070
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1862.789 ; gain = 0.000 ; free physical = 109 ; free virtual = 3071
INFO: [Common 17-1381] The checkpoint '/home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/axi_switch_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1866.789 ; gain = 4.000 ; free physical = 125 ; free virtual = 3062
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1866.789 ; gain = 0.000 ; free physical = 133 ; free virtual = 3071
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1866.789 ; gain = 0.000 ; free physical = 133 ; free virtual = 3071
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: d1b0ad0b ConstDB: 0 ShapeSum: 8379962a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18eb00d2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1998.461 ; gain = 131.672 ; free physical = 120 ; free virtual = 2929

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18eb00d2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1998.461 ; gain = 131.672 ; free physical = 119 ; free virtual = 2929

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18eb00d2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1998.461 ; gain = 131.672 ; free physical = 115 ; free virtual = 2925

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18eb00d2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1998.461 ; gain = 131.672 ; free physical = 115 ; free virtual = 2925
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a86788a1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 124 ; free virtual = 2918
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.822  | TNS=0.000  | WHS=-0.175 | THS=-13.804|

Phase 2 Router Initialization | Checksum: 163f74993

Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 122 ; free virtual = 2916

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ecd2884e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 125 ; free virtual = 2918

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.951  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fc5281a5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 125 ; free virtual = 2919
Phase 4 Rip-up And Reroute | Checksum: 1fc5281a5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 125 ; free virtual = 2919

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1830c17c1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 125 ; free virtual = 2919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.066  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1830c17c1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 125 ; free virtual = 2919

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1830c17c1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 125 ; free virtual = 2919
Phase 5 Delay and Skew Optimization | Checksum: 1830c17c1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 125 ; free virtual = 2919

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21e801ee8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 125 ; free virtual = 2919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.066  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16158e282

Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 125 ; free virtual = 2919
Phase 6 Post Hold Fix | Checksum: 16158e282

Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 125 ; free virtual = 2919

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.143678 %
  Global Horizontal Routing Utilization  = 0.207404 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a3f80b52

Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 125 ; free virtual = 2919

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a3f80b52

Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 124 ; free virtual = 2918

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ea96e57a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 124 ; free virtual = 2918

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.066  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ea96e57a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 124 ; free virtual = 2918
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2012.461 ; gain = 145.672 ; free physical = 132 ; free virtual = 2926

Routing Is Done.
53 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2057.398 ; gain = 190.609 ; free physical = 132 ; free virtual = 2926
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2057.398 ; gain = 0.000 ; free physical = 126 ; free virtual = 2927
INFO: [Common 17-1381] The checkpoint '/home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/axi_switch_wrapper_routed.dcp' has been generated.
Command: report_drc -file axi_switch_wrapper_drc_routed.rpt -pb axi_switch_wrapper_drc_routed.pb -rpx axi_switch_wrapper_drc_routed.rpx
INFO: [Coretcl 2-168] The results of DRC are in file /home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/axi_switch_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.336 ; gain = 55.938 ; free physical = 127 ; free virtual = 2922
Command: report_methodology -file axi_switch_wrapper_methodology_drc_routed.rpt -rpx axi_switch_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/axi_switch_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file axi_switch_wrapper_power_routed.rpt -pb axi_switch_wrapper_power_summary_routed.pb -rpx axi_switch_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
58 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
Command: write_bitstream -force axi_switch_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./axi_switch_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Sep 10 22:52:32 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
66 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2413.484 ; gain = 300.148 ; free physical = 451 ; free virtual = 2914
INFO: [Common 17-206] Exiting Vivado at Mon Sep 10 22:52:32 2018...

*** Running vivado
    with args -log axi_switch_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source axi_switch_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/andrew/.Xilinx/Vivado/2017.2/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source axi_switch_wrapper.tcl -notrace
Command: open_checkpoint axi_switch_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1085.566 ; gain = 0.000 ; free physical = 906 ; free virtual = 3799
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/.Xil/Vivado-11029-andrew-vm/dcp3/axi_switch_wrapper_board.xdc]
Finished Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/.Xil/Vivado-11029-andrew-vm/dcp3/axi_switch_wrapper_board.xdc]
Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/.Xil/Vivado-11029-andrew-vm/dcp3/axi_switch_wrapper_early.xdc]
Finished Parsing XDC File [/home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/.Xil/Vivado-11029-andrew-vm/dcp3/axi_switch_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1345.113 ; gain = 0.000 ; free physical = 572 ; free virtual = 3511
Restored from archive | CPU: 0.500000 secs | Memory: 1.141960 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1345.113 ; gain = 0.000 ; free physical = 572 ; free virtual = 3511
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1345.113 ; gain = 259.547 ; free physical = 578 ; free virtual = 3510
Command: write_bitstream -force axi_switch_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./axi_switch_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/andrew/ece527/mp1/part3/axi_interface_simple.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Sep 10 23:21:13 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1791.723 ; gain = 446.609 ; free physical = 546 ; free virtual = 3482
INFO: [Common 17-206] Exiting Vivado at Mon Sep 10 23:21:13 2018...
