Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon Oct 28 20:01:07 2024
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_tx_top_timing_summary_routed.rpt -pb hdmi_tx_top_timing_summary_routed.pb -rpx hdmi_tx_top_timing_summary_routed.rpx -warn_on_violation
| Design            : hdmi_tx_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.744        0.000                      0                  443        0.014        0.000                      0                  443        0.750        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysclk_p              {0.000 2.500}        5.000           200.000         
  clk_27m_clk_wiz_0   {0.000 18.519}       37.037          27.000          
  clk_297m_clk_wiz_0  {0.000 1.684}        3.367           297.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p                                                                                                                                                                0.750        0.000                       0                     1  
  clk_27m_clk_wiz_0        35.049        0.000                      0                  279        0.014        0.000                      0                  279       18.244        0.000                       0                   151  
  clk_297m_clk_wiz_0        1.744        0.000                      0                  135        0.044        0.000                      0                  135        1.409        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_27m_clk_wiz_0  clk_27m_clk_wiz_0       35.920        0.000                      0                   29        0.181        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_27m_clk_wiz_0                       
(none)              clk_297m_clk_wiz_0                      
(none)                                  clk_27m_clk_wiz_0   
(none)                                  clk_297m_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.049ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.450ns (24.943%)  route 1.354ns (75.057%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 40.824 - 37.037 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.938ns (routing 1.218ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.623 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.589     4.212    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X44Y0          LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     4.362 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[15]_i_3/O
                         net (fo=2, routed)           0.114     4.476    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[15]_i_3_n_0
    SLICE_X43Y0          LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.586 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3/O
                         net (fo=1, routed)           0.364     4.950    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3_n_0
    SLICE_X42Y0          LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     5.060 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2/O
                         net (fo=1, routed)           0.288     5.348    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2_n_0
    SLICE_X42Y0          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.938    40.824    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y0          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/C
                         clock pessimism             -0.372    40.452    
                         clock uncertainty           -0.080    40.371    
    SLICE_X42Y0          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    40.396    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]
  -------------------------------------------------------------------
                         required time                         40.396    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 35.049    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.395ns (24.979%)  route 1.186ns (75.021%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 40.823 - 37.037 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.342ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.937ns (routing 1.218ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.191     3.509    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.589 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=5, routed)           0.281     3.870    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X43Y10         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     4.035 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.228     4.263    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X43Y8          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.314 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.264     4.578    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.677 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=14, routed)          0.413     5.090    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.937    40.823    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism             -0.372    40.451    
                         clock uncertainty           -0.080    40.370    
    SLICE_X42Y8          FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    40.296    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         40.296    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.395ns (24.979%)  route 1.186ns (75.021%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 40.823 - 37.037 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.342ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.937ns (routing 1.218ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.191     3.509    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.589 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=5, routed)           0.281     3.870    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X43Y10         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     4.035 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.228     4.263    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X43Y8          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.314 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.264     4.578    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.677 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=14, routed)          0.413     5.090    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.937    40.823    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                         clock pessimism             -0.372    40.451    
                         clock uncertainty           -0.080    40.370    
    SLICE_X42Y8          FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    40.296    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         40.296    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.395ns (24.979%)  route 1.186ns (75.021%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 40.823 - 37.037 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.342ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.937ns (routing 1.218ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.191     3.509    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.589 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=5, routed)           0.281     3.870    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X43Y10         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     4.035 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.228     4.263    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X43Y8          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.314 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.264     4.578    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.677 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=14, routed)          0.413     5.090    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.937    40.823    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
                         clock pessimism             -0.372    40.451    
                         clock uncertainty           -0.080    40.370    
    SLICE_X42Y8          FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    40.296    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         40.296    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.395ns (24.979%)  route 1.186ns (75.021%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 40.823 - 37.037 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.342ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.937ns (routing 1.218ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.191     3.509    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.589 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=5, routed)           0.281     3.870    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X43Y10         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     4.035 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.228     4.263    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X43Y8          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.314 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.264     4.578    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     4.677 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=14, routed)          0.413     5.090    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.937    40.823    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
                         clock pessimism             -0.372    40.451    
                         clock uncertainty           -0.080    40.370    
    SLICE_X42Y8          FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    40.296    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.296    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.393ns (25.041%)  route 1.176ns (74.959%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 40.823 - 37.037 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.342ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.937ns (routing 1.218ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.191     3.509    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.589 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=5, routed)           0.281     3.870    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X43Y10         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     4.035 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.228     4.263    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X43Y8          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.314 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.264     4.578    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.675 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2/O
                         net (fo=14, routed)          0.403     5.078    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2_n_0
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.937    40.823    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]/C
                         clock pessimism             -0.372    40.451    
                         clock uncertainty           -0.080    40.370    
    SLICE_X42Y8          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    40.309    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         40.309    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.393ns (25.041%)  route 1.176ns (74.959%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 40.823 - 37.037 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.342ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.937ns (routing 1.218ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.191     3.509    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.589 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=5, routed)           0.281     3.870    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X43Y10         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     4.035 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.228     4.263    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X43Y8          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.314 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.264     4.578    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.675 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2/O
                         net (fo=14, routed)          0.403     5.078    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2_n_0
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.937    40.823    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]/C
                         clock pessimism             -0.372    40.451    
                         clock uncertainty           -0.080    40.370    
    SLICE_X42Y8          FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    40.309    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         40.309    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.232ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.393ns (25.041%)  route 1.176ns (74.959%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 40.823 - 37.037 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.342ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.937ns (routing 1.218ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.191     3.509    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.589 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=5, routed)           0.281     3.870    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X43Y10         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     4.035 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.228     4.263    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X43Y8          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.314 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.264     4.578    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.675 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2/O
                         net (fo=14, routed)          0.403     5.078    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2_n_0
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.937    40.823    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]/C
                         clock pessimism             -0.372    40.451    
                         clock uncertainty           -0.080    40.370    
    SLICE_X42Y8          FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    40.310    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         40.310    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                 35.232    

Slack (MET) :             35.232ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.393ns (25.041%)  route 1.176ns (74.959%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 40.823 - 37.037 ) 
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.191ns (routing 1.342ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.937ns (routing 1.218ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.191     3.509    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.589 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/Q
                         net (fo=5, routed)           0.281     3.870    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]
    SLICE_X43Y10         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.165     4.035 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=6, routed)           0.228     4.263    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X43Y8          LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     4.314 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5/O
                         net (fo=4, routed)           0.264     4.578    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.675 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2/O
                         net (fo=14, routed)          0.403     5.078    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_2_n_0
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.937    40.823    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X42Y8          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]/C
                         clock pessimism             -0.372    40.451    
                         clock uncertainty           -0.080    40.370    
    SLICE_X42Y8          FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    40.310    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.310    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                 35.232    

Slack (MET) :             35.297ns  (required time - arrival time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.447ns (30.124%)  route 1.037ns (69.876%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 40.839 - 37.037 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.228ns (routing 1.342ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.954ns (routing 1.218ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.228     3.545    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y5          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.624 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/Q
                         net (fo=7, routed)           0.194     3.819    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[0]
    SLICE_X44Y5          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     3.942 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[10]_i_2/O
                         net (fo=6, routed)           0.181     4.122    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[10]_i_2_n_0
    SLICE_X45Y5          LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.221 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2/O
                         net (fo=3, routed)           0.101     4.322    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     4.468 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]_i_1/O
                         net (fo=15, routed)          0.561     5.029    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA
    SLICE_X43Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.954    40.839    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]/C
                         clock pessimism             -0.372    40.467    
                         clock uncertainty           -0.080    40.387    
    SLICE_X43Y2          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    40.327    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[2]
  -------------------------------------------------------------------
                         required time                         40.327    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                 35.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.081ns (44.471%)  route 0.101ns (55.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      1.954ns (routing 1.218ns, distribution 0.736ns)
  Clock Net Delay (Destination): 2.221ns (routing 1.342ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.954     3.802    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y4          FDPE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.861 r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.079     3.940    i2c_config/i2c_master_top_m0/state[1]
    SLICE_X47Y4          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     3.962 r  i2c_config/i2c_master_top_m0/txr[2]_i_1/O
                         net (fo=1, routed)           0.022     3.984    i2c_config/i2c_master_top_m0/txr_0[2]
    SLICE_X47Y4          FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.221     3.538    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X47Y4          FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[2]/C
                         clock pessimism              0.372     3.911    
    SLICE_X47Y4          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.971    i2c_config/i2c_master_top_m0/txr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.971    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.115ns (53.787%)  route 0.099ns (46.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      1.952ns (routing 1.218ns, distribution 0.734ns)
  Clock Net Delay (Destination): 2.230ns (routing 1.342ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.952     3.800    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y1          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.858 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[5]/Q
                         net (fo=7, routed)           0.070     3.928    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[5]
    SLICE_X44Y1          LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     3.985 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[0]_i_1/O
                         net (fo=1, routed)           0.029     4.014    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[0]_i_1_n_0
    SLICE_X44Y1          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.230     3.547    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y1          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[0]/C
                         clock pessimism              0.372     3.920    
    SLICE_X44Y1          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.980    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.980    
                         arrival time                           4.014    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (53.803%)  route 0.046ns (46.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      1.212ns (routing 0.736ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.825ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.212     2.223    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y0          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.262 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[3]/Q
                         net (fo=8, routed)           0.031     2.293    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[3]
    SLICE_X43Y1          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     2.308 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[9]_i_1/O
                         net (fo=1, routed)           0.015     2.323    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[9]_i_1_n_0
    SLICE_X43Y1          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.369     2.040    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y1          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[9]/C
                         clock pessimism              0.199     2.239    
    SLICE_X43Y1          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.285    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.081ns (37.654%)  route 0.134ns (62.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      1.954ns (routing 1.218ns, distribution 0.736ns)
  Clock Net Delay (Destination): 2.229ns (routing 1.342ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.954     3.802    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y3          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.860 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/Q
                         net (fo=19, routed)          0.104     3.964    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg_0
    SLICE_X44Y2          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     3.987 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_cmd[0]_i_1/O
                         net (fo=1, routed)           0.030     4.017    i2c_config/i2c_master_top_m0/byte_controller/bit_controller_n_7
    SLICE_X44Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.229     3.546    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X44Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism              0.372     3.919    
    SLICE_X44Y2          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.979    i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.979    
                         arrival time                           4.017    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.196%)  route 0.042ns (43.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      1.213ns (routing 0.736ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.825ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.213     2.224    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X45Y6          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.263 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/Q
                         net (fo=2, routed)           0.025     2.288    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]
    SLICE_X45Y6          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.303 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_1/O
                         net (fo=1, routed)           0.017     2.320    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]_i_1_n_0
    SLICE_X45Y6          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.373     2.044    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X45Y6          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]/C
                         clock pessimism              0.186     2.230    
    SLICE_X45Y6          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.276    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.437%)  route 0.092ns (53.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    3.819ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      1.970ns (routing 1.218ns, distribution 0.752ns)
  Clock Net Delay (Destination): 2.194ns (routing 1.342ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.970     3.819    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y1          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.877 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[0]/Q
                         net (fo=17, routed)          0.070     3.947    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/c_state[0]
    SLICE_X43Y1          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     3.969 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[4]_i_1/O
                         net (fo=1, routed)           0.022     3.991    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[4]_i_1_n_0
    SLICE_X43Y1          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.194     3.512    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y1          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[4]/C
                         clock pessimism              0.372     3.884    
    SLICE_X43Y1          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.944    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.944    
                         arrival time                           3.991    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/txr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.060ns (52.174%)  route 0.055ns (47.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      1.218ns (routing 0.736ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.825ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.218     2.229    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X47Y2          FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.268 r  i2c_config/i2c_master_top_m0/txr_reg[5]/Q
                         net (fo=1, routed)           0.048     2.316    i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]_0[5]
    SLICE_X47Y3          LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     2.337 r  i2c_config/i2c_master_top_m0/byte_controller/sr[5]_i_1/O
                         net (fo=1, routed)           0.007     2.344    i2c_config/i2c_master_top_m0/byte_controller/sr[5]_i_1_n_0
    SLICE_X47Y3          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.380     2.050    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X47Y3          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                         clock pessimism              0.200     2.250    
    SLICE_X47Y3          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.297    i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/write_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/write_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.054ns (53.352%)  route 0.047ns (46.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      1.217ns (routing 0.736ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.825ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.217     2.228    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y3          FDCE                                         r  i2c_config/i2c_master_top_m0/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.267 r  i2c_config/i2c_master_top_m0/write_reg/Q
                         net (fo=6, routed)           0.032     2.299    i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[1]_0
    SLICE_X45Y3          LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.314 r  i2c_config/i2c_master_top_m0/byte_controller/write_i_1/O
                         net (fo=1, routed)           0.015     2.329    i2c_config/i2c_master_top_m0/byte_controller_n_10
    SLICE_X45Y3          FDCE                                         r  i2c_config/i2c_master_top_m0/write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.379     2.049    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y3          FDCE                                         r  i2c_config/i2c_master_top_m0/write_reg/C
                         clock pessimism              0.185     2.234    
    SLICE_X45Y3          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.280    i2c_config/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.059ns (30.987%)  route 0.131ns (69.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.524ns
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Net Delay (Source):      1.966ns (routing 1.218ns, distribution 0.748ns)
  Clock Net Delay (Destination): 2.206ns (routing 1.342ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.966     3.815    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X46Y4          FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.874 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[0]/Q
                         net (fo=2, routed)           0.131     4.005    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__1[1]
    SLICE_X44Y4          FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.206     3.524    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X44Y4          FDSE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]/C
                         clock pessimism              0.372     3.896    
    SLICE_X44Y4          FDSE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.956    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.956    
                         arrival time                           4.005    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.053ns (44.657%)  route 0.066ns (55.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      1.209ns (routing 0.736ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.825ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.209     2.220    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y4          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.259 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/Q
                         net (fo=6, routed)           0.050     2.309    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_en
    SLICE_X43Y3          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     2.323 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_i_1/O
                         net (fo=1, routed)           0.016     2.339    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_i_1_n_0
    SLICE_X43Y3          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.373     2.044    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y3          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
                         clock pessimism              0.199     2.243    
    SLICE_X43Y3          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.289    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27m_clk_wiz_0
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         37.037      35.747     BUFGCE_X0Y76  video_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         37.037      35.966     MMCM_X0Y3     video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X48Y3   i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X48Y3   i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         37.037      36.487     SLICE_X45Y2   i2c_config/i2c_write_req_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y2   i2c_config/lut_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X49Y2   i2c_config/lut_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y2   i2c_config/lut_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y2   i2c_config/lut_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X47Y2   i2c_config/lut_index_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X48Y3   i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X48Y3   i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X48Y3   i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X48Y3   i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X45Y2   i2c_config/i2c_write_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X45Y2   i2c_config/i2c_write_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y2   i2c_config/lut_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y2   i2c_config/lut_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X49Y2   i2c_config/lut_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X49Y2   i2c_config/lut_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X48Y3   i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X48Y3   i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X48Y3   i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X48Y3   i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X45Y2   i2c_config/i2c_write_req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X45Y2   i2c_config/i2c_write_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y2   i2c_config/lut_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X47Y2   i2c_config/lut_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X49Y2   i2c_config/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X49Y2   i2c_config/lut_index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.292ns (20.533%)  route 1.130ns (79.467%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 7.373 - 3.367 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 1.526ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.386ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.414     3.734    color_bar_gen/CLK
    SLICE_X39Y96         FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.813 f  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.314     4.127    color_bar_gen/v_active
    SLICE_X42Y96         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     4.239 r  color_bar_gen/rgb_b_reg[7]_i_3/O
                         net (fo=2, routed)           0.126     4.365    color_bar_gen/rgb_b_reg[7]_i_3_n_0
    SLICE_X42Y95         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.466 r  color_bar_gen/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.690     5.156    color_bar_gen/rgb_r_reg0
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.156     7.373    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica/C
                         clock pessimism             -0.351     7.022    
                         clock uncertainty           -0.061     6.961    
    SLICE_X42Y81         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     6.900    color_bar_gen/rgb_r_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_3/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.292ns (20.533%)  route 1.130ns (79.467%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 7.373 - 3.367 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 1.526ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.386ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.414     3.734    color_bar_gen/CLK
    SLICE_X39Y96         FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.813 f  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.314     4.127    color_bar_gen/v_active
    SLICE_X42Y96         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     4.239 r  color_bar_gen/rgb_b_reg[7]_i_3/O
                         net (fo=2, routed)           0.126     4.365    color_bar_gen/rgb_b_reg[7]_i_3_n_0
    SLICE_X42Y95         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.466 r  color_bar_gen/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.690     5.156    color_bar_gen/rgb_r_reg0
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.156     7.373    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_3/C
                         clock pessimism             -0.351     7.022    
                         clock uncertainty           -0.061     6.961    
    SLICE_X42Y81         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     6.900    color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_5/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.292ns (20.533%)  route 1.130ns (79.467%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 7.373 - 3.367 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 1.526ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.386ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.414     3.734    color_bar_gen/CLK
    SLICE_X39Y96         FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.813 f  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.314     4.127    color_bar_gen/v_active
    SLICE_X42Y96         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     4.239 r  color_bar_gen/rgb_b_reg[7]_i_3/O
                         net (fo=2, routed)           0.126     4.365    color_bar_gen/rgb_b_reg[7]_i_3_n_0
    SLICE_X42Y95         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.466 r  color_bar_gen/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.690     5.156    color_bar_gen/rgb_r_reg0
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.156     7.373    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_5/C
                         clock pessimism             -0.351     7.022    
                         clock uncertainty           -0.061     6.961    
    SLICE_X42Y81         FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     6.900    color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_7/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.292ns (20.533%)  route 1.130ns (79.467%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 7.373 - 3.367 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 1.526ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.386ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.414     3.734    color_bar_gen/CLK
    SLICE_X39Y96         FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.813 f  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.314     4.127    color_bar_gen/v_active
    SLICE_X42Y96         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     4.239 r  color_bar_gen/rgb_b_reg[7]_i_3/O
                         net (fo=2, routed)           0.126     4.365    color_bar_gen/rgb_b_reg[7]_i_3_n_0
    SLICE_X42Y95         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.466 r  color_bar_gen/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.690     5.156    color_bar_gen/rgb_r_reg0
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.156     7.373    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_7/C
                         clock pessimism             -0.351     7.022    
                         clock uncertainty           -0.061     6.961    
    SLICE_X42Y81         FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     6.900    color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/rgb_r_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.292ns (20.562%)  route 1.128ns (79.438%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 7.373 - 3.367 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 1.526ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.386ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.414     3.734    color_bar_gen/CLK
    SLICE_X39Y96         FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.813 f  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.314     4.127    color_bar_gen/v_active
    SLICE_X42Y96         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     4.239 r  color_bar_gen/rgb_b_reg[7]_i_3/O
                         net (fo=2, routed)           0.126     4.365    color_bar_gen/rgb_b_reg[7]_i_3_n_0
    SLICE_X42Y95         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.466 r  color_bar_gen/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.688     5.154    color_bar_gen/rgb_r_reg0
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.156     7.373    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]/C
                         clock pessimism             -0.351     7.022    
                         clock uncertainty           -0.061     6.961    
    SLICE_X42Y81         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     6.900    color_bar_gen/rgb_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_2/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.292ns (20.562%)  route 1.128ns (79.438%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 7.373 - 3.367 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 1.526ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.386ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.414     3.734    color_bar_gen/CLK
    SLICE_X39Y96         FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.813 f  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.314     4.127    color_bar_gen/v_active
    SLICE_X42Y96         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     4.239 r  color_bar_gen/rgb_b_reg[7]_i_3/O
                         net (fo=2, routed)           0.126     4.365    color_bar_gen/rgb_b_reg[7]_i_3_n_0
    SLICE_X42Y95         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.466 r  color_bar_gen/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.688     5.154    color_bar_gen/rgb_r_reg0
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.156     7.373    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_2/C
                         clock pessimism             -0.351     7.022    
                         clock uncertainty           -0.061     6.961    
    SLICE_X42Y81         FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     6.900    color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.292ns (20.562%)  route 1.128ns (79.438%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 7.373 - 3.367 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 1.526ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.386ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.414     3.734    color_bar_gen/CLK
    SLICE_X39Y96         FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.813 f  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.314     4.127    color_bar_gen/v_active
    SLICE_X42Y96         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     4.239 r  color_bar_gen/rgb_b_reg[7]_i_3/O
                         net (fo=2, routed)           0.126     4.365    color_bar_gen/rgb_b_reg[7]_i_3_n_0
    SLICE_X42Y95         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.466 r  color_bar_gen/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.688     5.154    color_bar_gen/rgb_r_reg0
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.156     7.373    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/C
                         clock pessimism             -0.351     7.022    
                         clock uncertainty           -0.061     6.961    
    SLICE_X42Y81         FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     6.900    color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 color_bar_gen/v_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_6/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.292ns (20.562%)  route 1.128ns (79.438%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 7.373 - 3.367 ) 
    Source Clock Delay      (SCD):    3.734ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 1.526ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.386ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.414     3.734    color_bar_gen/CLK
    SLICE_X39Y96         FDCE                                         r  color_bar_gen/v_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.813 f  color_bar_gen/v_active_reg/Q
                         net (fo=4, routed)           0.314     4.127    color_bar_gen/v_active
    SLICE_X42Y96         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.112     4.239 r  color_bar_gen/rgb_b_reg[7]_i_3/O
                         net (fo=2, routed)           0.126     4.365    color_bar_gen/rgb_b_reg[7]_i_3_n_0
    SLICE_X42Y95         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.466 r  color_bar_gen/rgb_b_reg[7]_i_1/O
                         net (fo=24, routed)          0.688     5.154    color_bar_gen/rgb_r_reg0
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.156     7.373    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_6/C
                         clock pessimism             -0.351     7.022    
                         clock uncertainty           -0.061     6.961    
    SLICE_X42Y81         FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     6.900    color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          6.900    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.444ns (29.636%)  route 1.054ns (70.364%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 7.377 - 3.367 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.526ns, distribution 0.877ns)
  Clock Net Delay (Destination): 2.161ns (routing 1.386ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.403     3.723    color_bar_gen/CLK
    SLICE_X42Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.802 f  color_bar_gen/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.433     4.234    color_bar_gen/h_cnt_reg_n_0_[1]
    SLICE_X40Y96         LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.074     4.308 r  color_bar_gen/h_cnt[7]_i_2/O
                         net (fo=7, routed)           0.193     4.501    color_bar_gen/h_cnt[7]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     4.659 r  color_bar_gen/h_cnt[15]_i_3/O
                         net (fo=2, routed)           0.121     4.780    color_bar_gen/h_cnt[15]_i_3_n_0
    SLICE_X40Y96         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.913 r  color_bar_gen/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.308     5.221    color_bar_gen/h_cnt[8]
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.161     7.377    color_bar_gen/CLK
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[8]/C
                         clock pessimism             -0.351     7.027    
                         clock uncertainty           -0.061     6.966    
    SLICE_X40Y96         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.991    color_bar_gen/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 color_bar_gen/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.417ns (30.035%)  route 0.971ns (69.965%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 7.376 - 3.367 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.403ns (routing 1.526ns, distribution 0.877ns)
  Clock Net Delay (Destination): 2.159ns (routing 1.386ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.403     3.723    color_bar_gen/CLK
    SLICE_X42Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.802 f  color_bar_gen/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.433     4.234    color_bar_gen/h_cnt_reg_n_0_[1]
    SLICE_X40Y96         LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.074     4.308 r  color_bar_gen/h_cnt[7]_i_2/O
                         net (fo=7, routed)           0.185     4.493    color_bar_gen/h_cnt[7]_i_2_n_0
    SLICE_X40Y98         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.616 r  color_bar_gen/h_cnt[13]_i_2/O
                         net (fo=5, routed)           0.101     4.717    color_bar_gen/h_cnt[13]_i_2_n_0
    SLICE_X41Y98         LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     4.858 r  color_bar_gen/h_cnt[11]_i_1/O
                         net (fo=1, routed)           0.253     5.111    color_bar_gen/h_cnt[11]
    SLICE_X41Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     5.193    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.217 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.159     7.376    color_bar_gen/CLK
    SLICE_X41Y98         FDCE                                         r  color_bar_gen/h_cnt_reg[11]/C
                         clock pessimism             -0.351     7.025    
                         clock uncertainty           -0.061     6.964    
    SLICE_X41Y98         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.989    color_bar_gen/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.989    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  1.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.081ns (43.331%)  route 0.106ns (56.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.729ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Net Delay (Source):      2.147ns (routing 1.386ns, distribution 0.761ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.526ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.147     3.997    color_bar_gen/CLK
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.056 r  color_bar_gen/v_cnt_reg[12]/Q
                         net (fo=6, routed)           0.084     4.139    color_bar_gen/v_cnt[12]
    SLICE_X38Y97         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     4.161 r  color_bar_gen/v_cnt[13]_i_1/O
                         net (fo=1, routed)           0.022     4.183    color_bar_gen/v_cnt[13]_i_1_n_0
    SLICE_X38Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.409     3.729    color_bar_gen/CLK
    SLICE_X38Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[13]/C
                         clock pessimism              0.351     4.079    
    SLICE_X38Y97         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.139    color_bar_gen/v_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.139    
                         arrival time                           4.183    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.331%)  route 0.046ns (46.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      1.331ns (routing 0.830ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.928ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.331     2.342    color_bar_gen/CLK
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.381 r  color_bar_gen/h_cnt_reg[3]/Q
                         net (fo=7, routed)           0.030     2.412    color_bar_gen/h_cnt_reg_n_0_[3]
    SLICE_X40Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     2.426 r  color_bar_gen/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     2.442    color_bar_gen/h_cnt[4]
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.503     2.173    color_bar_gen/CLK
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[4]/C
                         clock pessimism              0.175     2.348    
    SLICE_X40Y96         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.394    color_bar_gen/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.586%)  route 0.035ns (32.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.322ns (routing 0.830ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.928ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.322     2.333    color_bar_gen/CLK
    SLICE_X39Y95         FDCE                                         r  color_bar_gen/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.372 r  color_bar_gen/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.029     2.401    color_bar_gen/v_cnt[10]
    SLICE_X39Y95         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     2.434 r  color_bar_gen/v_cnt[11]_i_1/O
                         net (fo=1, routed)           0.006     2.440    color_bar_gen/v_cnt[11]_i_1_n_0
    SLICE_X39Y95         FDCE                                         r  color_bar_gen/v_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.490     2.161    color_bar_gen/CLK
    SLICE_X39Y95         FDCE                                         r  color_bar_gen/v_cnt_reg[11]/C
                         clock pessimism              0.178     2.339    
    SLICE_X39Y95         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.386    color_bar_gen/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.125ns (54.725%)  route 0.103ns (45.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Net Delay (Source):      2.146ns (routing 1.386ns, distribution 0.760ns)
  Clock Net Delay (Destination): 2.439ns (routing 1.526ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.146     3.996    color_bar_gen/CLK
    SLICE_X42Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.055 r  color_bar_gen/h_cnt_reg[2]/Q
                         net (fo=8, routed)           0.079     4.134    color_bar_gen/h_cnt_reg_n_0_[2]
    SLICE_X40Y96         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.066     4.200 r  color_bar_gen/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.024     4.224    color_bar_gen/h_cnt[3]
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.439     3.759    color_bar_gen/CLK
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[3]/C
                         clock pessimism              0.351     4.109    
    SLICE_X40Y96         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.169    color_bar_gen/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/active_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.085ns (37.810%)  route 0.140ns (62.190%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.754ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Net Delay (Source):      2.146ns (routing 1.386ns, distribution 0.760ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.526ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.146     3.996    color_bar_gen/CLK
    SLICE_X42Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.055 r  color_bar_gen/h_cnt_reg[2]/Q
                         net (fo=8, routed)           0.130     4.184    color_bar_gen/h_cnt_reg_n_0_[2]
    SLICE_X41Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.026     4.210 r  color_bar_gen/active_x0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.010     4.220    color_bar_gen/active_x0[2]
    SLICE_X41Y96         FDCE                                         r  color_bar_gen/active_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.434     3.754    color_bar_gen/CLK
    SLICE_X41Y96         FDCE                                         r  color_bar_gen/active_x_reg[2]/C
                         clock pessimism              0.351     4.104    
    SLICE_X41Y96         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.164    color_bar_gen/active_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.164    
                         arrival time                           4.220    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.061ns (55.224%)  route 0.049ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.322ns (routing 0.830ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.928ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.322     2.333    color_bar_gen/CLK
    SLICE_X39Y95         FDCE                                         r  color_bar_gen/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.372 r  color_bar_gen/v_cnt_reg[8]/Q
                         net (fo=4, routed)           0.033     2.406    color_bar_gen/v_cnt[8]
    SLICE_X39Y95         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     2.428 r  color_bar_gen/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.016     2.444    color_bar_gen/v_cnt[8]_i_1_n_0
    SLICE_X39Y95         FDCE                                         r  color_bar_gen/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.490     2.161    color_bar_gen/CLK
    SLICE_X39Y95         FDCE                                         r  color_bar_gen/v_cnt_reg[8]/C
                         clock pessimism              0.178     2.339    
    SLICE_X39Y95         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.385    color_bar_gen/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.062ns (55.831%)  route 0.049ns (44.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.322ns (routing 0.830ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.928ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.322     2.333    color_bar_gen/CLK
    SLICE_X39Y95         FDCE                                         r  color_bar_gen/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.372 r  color_bar_gen/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.034     2.406    color_bar_gen/v_cnt[7]
    SLICE_X39Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     2.429 r  color_bar_gen/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.015     2.444    color_bar_gen/v_cnt[7]_i_1_n_0
    SLICE_X39Y95         FDCE                                         r  color_bar_gen/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.490     2.161    color_bar_gen/CLK
    SLICE_X39Y95         FDCE                                         r  color_bar_gen/v_cnt_reg[7]/C
                         clock pessimism              0.178     2.339    
    SLICE_X39Y95         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.385    color_bar_gen/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.053ns (35.086%)  route 0.098ns (64.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.322ns (routing 0.830ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.928ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.322     2.334    color_bar_gen/CLK
    SLICE_X38Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.373 r  color_bar_gen/v_cnt_reg[13]/Q
                         net (fo=5, routed)           0.081     2.454    color_bar_gen/v_cnt[13]
    SLICE_X39Y97         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     2.468 r  color_bar_gen/v_cnt[15]_i_2/O
                         net (fo=1, routed)           0.017     2.485    color_bar_gen/v_cnt[15]_i_2_n_0
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.488     2.159    color_bar_gen/CLK
    SLICE_X39Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[15]/C
                         clock pessimism              0.219     2.378    
    SLICE_X39Y97         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.424    color_bar_gen/v_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.062ns (54.033%)  route 0.053ns (45.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.320ns (routing 0.830ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.928ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.320     2.332    color_bar_gen/CLK
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.371 r  color_bar_gen/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.038     2.408    color_bar_gen/v_cnt[1]
    SLICE_X39Y98         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     2.431 r  color_bar_gen/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     2.446    color_bar_gen/v_cnt[5]_i_1_n_0
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.488     2.159    color_bar_gen/CLK
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[5]/C
                         clock pessimism              0.179     2.338    
    SLICE_X39Y98         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.384    color_bar_gen/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 color_bar_gen/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.072ns (62.206%)  route 0.044ns (37.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.320ns (routing 0.830ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.928ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.320     2.332    color_bar_gen/CLK
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.371 r  color_bar_gen/v_cnt_reg[1]/Q
                         net (fo=10, routed)          0.038     2.408    color_bar_gen/v_cnt[1]
    SLICE_X39Y98         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     2.441 r  color_bar_gen/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.006     2.447    color_bar_gen/v_cnt[3]_i_1_n_0
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.488     2.159    color_bar_gen/CLK
    SLICE_X39Y98         FDCE                                         r  color_bar_gen/v_cnt_reg[3]/C
                         clock pessimism              0.179     2.338    
    SLICE_X39Y98         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.385    color_bar_gen/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_297m_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y92  video_clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         3.367       2.296      MMCM_X0Y3     video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X40Y96  color_bar_gen/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y97  color_bar_gen/active_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y97  color_bar_gen/active_x_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y97  color_bar_gen/active_x_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y97  color_bar_gen/active_x_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y97  color_bar_gen/active_x_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y97  color_bar_gen/active_x_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X41Y96  color_bar_gen/active_x_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y96  color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y96  color_bar_gen/active_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y96  color_bar_gen/active_x_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X40Y96  color_bar_gen/active_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X41Y97  color_bar_gen/active_x_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.920ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.080ns (9.239%)  route 0.786ns (90.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 40.848 - 37.037 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.962ns (routing 1.218ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.623 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.786     4.409    i2c_config/fSDA_reg[0]
    SLICE_X49Y2          FDCE                                         f  i2c_config/lut_index_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.962    40.848    i2c_config/clk_27m
    SLICE_X49Y2          FDCE                                         r  i2c_config/lut_index_reg[1]/C
                         clock pessimism             -0.372    40.475    
                         clock uncertainty           -0.080    40.395    
    SLICE_X49Y2          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    40.329    i2c_config/lut_index_reg[1]
  -------------------------------------------------------------------
                         required time                         40.329    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                 35.920    

Slack (MET) :             35.920ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[5]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.080ns (9.239%)  route 0.786ns (90.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 40.848 - 37.037 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.962ns (routing 1.218ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.623 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.786     4.409    i2c_config/fSDA_reg[0]
    SLICE_X49Y2          FDCE                                         f  i2c_config/lut_index_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.962    40.848    i2c_config/clk_27m
    SLICE_X49Y2          FDCE                                         r  i2c_config/lut_index_reg[5]/C
                         clock pessimism             -0.372    40.475    
                         clock uncertainty           -0.080    40.395    
    SLICE_X49Y2          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    40.329    i2c_config/lut_index_reg[5]
  -------------------------------------------------------------------
                         required time                         40.329    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                 35.920    

Slack (MET) :             35.935ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/start_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.080ns (9.390%)  route 0.772ns (90.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 40.849 - 37.037 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.963ns (routing 1.218ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.623 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.772     4.395    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y3          FDCE                                         f  i2c_config/i2c_master_top_m0/start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.963    40.849    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y3          FDCE                                         r  i2c_config/i2c_master_top_m0/start_reg/C
                         clock pessimism             -0.372    40.477    
                         clock uncertainty           -0.080    40.396    
    SLICE_X45Y3          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    40.330    i2c_config/i2c_master_top_m0/start_reg
  -------------------------------------------------------------------
                         required time                         40.330    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                 35.935    

Slack (MET) :             35.935ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/write_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.080ns (9.390%)  route 0.772ns (90.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 40.849 - 37.037 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.963ns (routing 1.218ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.623 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.772     4.395    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y3          FDCE                                         f  i2c_config/i2c_master_top_m0/write_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.963    40.849    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y3          FDCE                                         r  i2c_config/i2c_master_top_m0/write_reg/C
                         clock pessimism             -0.372    40.477    
                         clock uncertainty           -0.080    40.396    
    SLICE_X45Y3          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    40.330    i2c_config/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                         40.330    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                 35.935    

Slack (MET) :             36.089ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.080ns (10.650%)  route 0.671ns (89.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 40.850 - 37.037 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.320ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.964ns (routing 1.218ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.623 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.671     4.295    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X47Y2          FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.964    40.850    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X47Y2          FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[5]/C
                         clock pessimism             -0.320    40.530    
                         clock uncertainty           -0.080    40.449    
    SLICE_X47Y2          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    40.383    i2c_config/i2c_master_top_m0/txr_reg[5]
  -------------------------------------------------------------------
                         required time                         40.383    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 36.089    

Slack (MET) :             36.092ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.080ns (10.664%)  route 0.670ns (89.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 40.852 - 37.037 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.320ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.218ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.623 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.670     4.294    i2c_config/fSDA_reg[0]
    SLICE_X47Y2          FDCE                                         f  i2c_config/lut_index_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.966    40.852    i2c_config/clk_27m
    SLICE_X47Y2          FDCE                                         r  i2c_config/lut_index_reg[0]/C
                         clock pessimism             -0.320    40.532    
                         clock uncertainty           -0.080    40.451    
    SLICE_X47Y2          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    40.385    i2c_config/lut_index_reg[0]
  -------------------------------------------------------------------
                         required time                         40.385    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 36.092    

Slack (MET) :             36.092ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.080ns (10.664%)  route 0.670ns (89.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 40.852 - 37.037 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.320ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.218ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.623 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.670     4.294    i2c_config/fSDA_reg[0]
    SLICE_X47Y2          FDCE                                         f  i2c_config/lut_index_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.966    40.852    i2c_config/clk_27m
    SLICE_X47Y2          FDCE                                         r  i2c_config/lut_index_reg[2]/C
                         clock pessimism             -0.320    40.532    
                         clock uncertainty           -0.080    40.451    
    SLICE_X47Y2          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    40.385    i2c_config/lut_index_reg[2]
  -------------------------------------------------------------------
                         required time                         40.385    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 36.092    

Slack (MET) :             36.092ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.080ns (10.664%)  route 0.670ns (89.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 40.852 - 37.037 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.320ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.218ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.623 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.670     4.294    i2c_config/fSDA_reg[0]
    SLICE_X47Y2          FDCE                                         f  i2c_config/lut_index_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.966    40.852    i2c_config/clk_27m
    SLICE_X47Y2          FDCE                                         r  i2c_config/lut_index_reg[3]/C
                         clock pessimism             -0.320    40.532    
                         clock uncertainty           -0.080    40.451    
    SLICE_X47Y2          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    40.385    i2c_config/lut_index_reg[3]
  -------------------------------------------------------------------
                         required time                         40.385    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 36.092    

Slack (MET) :             36.092ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.080ns (10.664%)  route 0.670ns (89.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 40.852 - 37.037 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.320ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.218ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.623 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.670     4.294    i2c_config/fSDA_reg[0]
    SLICE_X47Y2          FDCE                                         f  i2c_config/lut_index_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.966    40.852    i2c_config/clk_27m
    SLICE_X47Y2          FDCE                                         r  i2c_config/lut_index_reg[4]/C
                         clock pessimism             -0.320    40.532    
                         clock uncertainty           -0.080    40.451    
    SLICE_X47Y2          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    40.385    i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         40.385    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                 36.092    

Slack (MET) :             36.111ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/ack_in_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.080ns (11.802%)  route 0.598ns (88.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.814ns = ( 40.851 - 37.037 ) 
    Source Clock Delay      (SCD):    3.543ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.965ns (routing 1.218ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.623 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.598     4.221    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y2          FDCE                                         f  i2c_config/i2c_master_top_m0/ack_in_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    38.862    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.886 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.965    40.851    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y2          FDCE                                         r  i2c_config/i2c_master_top_m0/ack_in_reg/C
                         clock pessimism             -0.372    40.479    
                         clock uncertainty           -0.080    40.398    
    SLICE_X45Y2          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    40.332    i2c_config/i2c_master_top_m0/ack_in_reg
  -------------------------------------------------------------------
                         required time                         40.332    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                 36.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[7]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.039ns (19.242%)  route 0.164ns (80.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.221ns (routing 0.736ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.825ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.221     2.232    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.271 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.164     2.435    i2c_config/fSDA_reg[0]
    SLICE_X48Y2          FDCE                                         f  i2c_config/lut_index_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.374     2.045    i2c_config/clk_27m
    SLICE_X48Y2          FDCE                                         r  i2c_config/lut_index_reg[7]/C
                         clock pessimism              0.229     2.274    
    SLICE_X48Y2          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.254    i2c_config/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[8]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.039ns (19.242%)  route 0.164ns (80.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.221ns (routing 0.736ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.825ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.221     2.232    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.271 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.164     2.435    i2c_config/fSDA_reg[0]
    SLICE_X48Y2          FDCE                                         f  i2c_config/lut_index_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.374     2.045    i2c_config/clk_27m
    SLICE_X48Y2          FDCE                                         r  i2c_config/lut_index_reg[8]/C
                         clock pessimism              0.229     2.274    
    SLICE_X48Y2          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.254    i2c_config/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[9]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.039ns (19.242%)  route 0.164ns (80.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.221ns (routing 0.736ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.825ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.221     2.232    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.271 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.164     2.435    i2c_config/fSDA_reg[0]
    SLICE_X48Y2          FDCE                                         f  i2c_config/lut_index_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.374     2.045    i2c_config/clk_27m
    SLICE_X48Y2          FDCE                                         r  i2c_config/lut_index_reg[9]/C
                         clock pessimism              0.229     2.274    
    SLICE_X48Y2          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.254    i2c_config/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/read_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.039ns (14.163%)  route 0.236ns (85.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.221ns (routing 0.736ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.825ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.221     2.232    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.271 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.236     2.508    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y0          FDCE                                         f  i2c_config/i2c_master_top_m0/read_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.383     2.053    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y0          FDCE                                         r  i2c_config/i2c_master_top_m0/read_reg/C
                         clock pessimism              0.229     2.282    
    SLICE_X45Y0          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.262    i2c_config/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.039ns (14.163%)  route 0.236ns (85.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.221ns (routing 0.736ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.825ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.221     2.232    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.271 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.236     2.508    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y0          FDCE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.379     2.049    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y0          FDCE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.229     2.278    
    SLICE_X45Y0          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.258    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.039ns (14.163%)  route 0.236ns (85.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.221ns (routing 0.736ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.825ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.221     2.232    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.271 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.236     2.508    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y0          FDPE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.379     2.049    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y0          FDPE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.229     2.278    
    SLICE_X45Y0          FDPE (Remov_BFF_SLICEL_C_PRE)
                                                     -0.020     2.258    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/PRE
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.039ns (14.379%)  route 0.232ns (85.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.221ns (routing 0.736ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.825ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.221     2.232    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.271 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.232     2.503    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y4          FDPE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.370     2.041    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y4          FDPE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.229     2.270    
    SLICE_X45Y4          FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     2.250    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.039ns (14.379%)  route 0.232ns (85.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.221ns (routing 0.736ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.825ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.221     2.232    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.271 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.232     2.503    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X45Y4          FDCE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.370     2.041    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X45Y4          FDCE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.229     2.270    
    SLICE_X45Y4          FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.250    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.039ns (13.538%)  route 0.249ns (86.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.221ns (routing 0.736ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.825ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.221     2.232    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.271 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.249     2.520    i2c_config/fSDA_reg[0]
    SLICE_X48Y3          FDCE                                         f  i2c_config/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.378     2.049    i2c_config/clk_27m
    SLICE_X48Y3          FDCE                                         r  i2c_config/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.229     2.278    
    SLICE_X48Y3          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.258    i2c_config/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.039ns (13.538%)  route 0.249ns (86.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Net Delay (Source):      1.221ns (routing 0.736ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.825ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.221     2.232    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.271 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=86, routed)          0.249     2.520    i2c_config/fSDA_reg[0]
    SLICE_X48Y3          FDCE                                         f  i2c_config/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.374     2.045    i2c_config/clk_27m
    SLICE_X48Y3          FDCE                                         r  i2c_config/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.229     2.274    
    SLICE_X48Y3          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.254    i2c_config/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.266    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_27m_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.239ns  (logic 5.594ns (89.662%)  route 0.645ns (10.338%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.194ns (routing 1.342ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.194     3.512    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.591 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.645     4.236    hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.515     9.751 r  hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.751    hdmi_i2c_sda
    AE16                                                              r  hdmi_i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.220ns  (logic 5.596ns (89.968%)  route 0.624ns (10.032%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.194ns (routing 1.342ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.194     3.512    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.591 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=7, routed)           0.624     4.215    hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.517     9.732 r  hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.732    hdmi_i2c_scl
    AF15                                                              r  hdmi_i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.624ns  (logic 2.898ns (79.966%)  route 0.726ns (20.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.226ns (routing 1.342ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         2.226     3.543    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.624 r  reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.726     4.350    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.817     7.167 r  hdmi_out_nrst_OBUF_inst/O
                         net (fo=0)                   0.000     7.167    hdmi_out_nrst
    AF12                                                              r  hdmi_out_nrst (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.348ns  (logic 1.048ns (77.772%)  route 0.300ns (22.228%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.209ns (routing 0.736ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.209     2.220    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.259 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=7, routed)           0.300     2.559    hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.009     3.568 r  hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.568    hdmi_i2c_scl
    AF15                                                              r  hdmi_i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.364ns  (logic 1.046ns (76.692%)  route 0.318ns (23.308%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.209ns (routing 0.736ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.209     2.220    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X43Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.259 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.318     2.577    hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.007     3.584 r  hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.584    hdmi_i2c_sda
    AE16                                                              r  hdmi_i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.513ns (81.604%)  route 0.341ns (18.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.221ns (routing 0.736ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.221     2.232    reset_power_on_i2c/clk_27m
    SLICE_X46Y3          FDRE                                         r  reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.272 r  reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.341     2.613    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.473     4.086 r  hdmi_out_nrst_OBUF_inst/O
                         net (fo=0)                   0.000     4.086    hdmi_out_nrst
    AF12                                                              r  hdmi_out_nrst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_297m_clk_wiz_0
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 2.808ns (48.180%)  route 3.020ns (51.820%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    D19                                               0.000     1.684 f  sysclk_p (IN)
                         net (fo=0)                   0.100     1.784    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     2.421 f  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.471    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.471 f  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     2.855    video_clk_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.728 f  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.975    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.003 f  video_clk_gen/inst/clkout3_buf/O
                         net (fo=80, routed)          2.773     5.776    video_pixel_clk_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.780     8.556 f  video_pixel_clk_OBUF_inst/O
                         net (fo=0)                   0.000     8.556    video_pixel_clk
    W15                                                               f  video_pixel_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.303ns  (logic 2.874ns (66.788%)  route 1.429ns (33.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.410ns (routing 1.526ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.410     3.730    color_bar_gen/CLK
    SLICE_X42Y93         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.809 r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.429     5.238    lopt_9
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.795     8.032 r  video_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.032    video_data[10]
    AC14                                                              r  video_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.227ns  (logic 2.872ns (67.945%)  route 1.355ns (32.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.410ns (routing 1.526ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.410     3.730    color_bar_gen/CLK
    SLICE_X42Y93         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.806 r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           1.355     5.161    lopt_10
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.796     7.957 r  video_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.957    video_data[11]
    AC13                                                              r  video_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/hs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_hs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.049ns  (logic 2.862ns (70.687%)  route 1.187ns (29.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.403ns (routing 1.526ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.403     3.723    color_bar_gen/CLK
    SLICE_X40Y94         FDCE                                         r  color_bar_gen/hs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.802 r  color_bar_gen/hs_reg_d0_reg/Q
                         net (fo=1, routed)           1.187     4.989    video_hs_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.783     7.772 r  video_hs_OBUF_inst/O
                         net (fo=0)                   0.000     7.772    video_hs
    AB15                                                              r  video_hs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.033ns  (logic 2.883ns (71.482%)  route 1.150ns (28.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.410ns (routing 1.526ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.410     3.730    color_bar_gen/CLK
    SLICE_X42Y93         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.808 r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_7/Q
                         net (fo=1, routed)           1.150     4.958    lopt_15
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.805     7.762 r  video_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.762    video_data[8]
    AD14                                                              r  video_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.935ns  (logic 2.897ns (73.624%)  route 1.038ns (26.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.415ns (routing 1.526ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.415     3.735    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.813 r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_7/Q
                         net (fo=1, routed)           1.038     4.851    lopt_23
    AC9                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.819     7.670 r  video_data_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.670    video_data[22]
    AC9                                                               r  video_data[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/vs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_vs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.876ns  (logic 2.860ns (73.789%)  route 1.016ns (26.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.419ns (routing 1.526ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.419     3.739    color_bar_gen/CLK
    SLICE_X39Y96         FDCE                                         r  color_bar_gen/vs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.818 r  color_bar_gen/vs_reg_d0_reg/Q
                         net (fo=1, routed)           1.016     4.834    video_vs_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.781     7.615 r  video_vs_OBUF_inst/O
                         net (fo=0)                   0.000     7.615    video_vs
    Y15                                                               r  video_vs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.884ns  (logic 2.882ns (74.199%)  route 1.002ns (25.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.410ns (routing 1.526ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.410     3.730    color_bar_gen/CLK
    SLICE_X42Y93         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.806 r  color_bar_gen/rgb_g_reg_reg[7]/Q
                         net (fo=1, routed)           1.002     4.808    video_data_OBUF[8]
    AD13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.806     7.613 r  video_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.613    video_data[9]
    AD13                                                              r  video_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/video_active_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_de
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.860ns  (logic 2.861ns (74.121%)  route 0.999ns (25.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.403ns (routing 1.526ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.403     3.723    color_bar_gen/CLK
    SLICE_X42Y96         FDCE                                         r  color_bar_gen/video_active_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.802 r  color_bar_gen/video_active_d0_reg/Q
                         net (fo=1, routed)           0.999     4.801    video_de_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.782     7.583 r  video_de_OBUF_inst/O
                         net (fo=0)                   0.000     7.583    video_de
    AA15                                                              r  video_de (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.786ns  (logic 2.880ns (76.069%)  route 0.906ns (23.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.410ns (routing 1.526ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.292    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.320 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.410     3.730    color_bar_gen/CLK
    SLICE_X42Y93         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.809 r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           0.906     4.715    lopt_11
    AB12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.801     7.515 r  video_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.515    video_data[12]
    AB12                                                              r  video_data[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.111ns  (logic 1.453ns (46.707%)  route 1.658ns (53.293%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
                         net (fo=80, routed)          1.512     2.524    video_pixel_clk_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.436     3.960 r  video_pixel_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.960    video_pixel_clk
    W15                                                               r  video_pixel_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.509ns (88.040%)  route 0.205ns (11.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.317ns (routing 0.830ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.317     2.329    color_bar_gen/CLK
    SLICE_X42Y94         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.367 r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           0.205     2.572    lopt_4
    AA9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.471     4.043 r  video_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.043    video_data[3]
    AA9                                                               r  video_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.518ns (85.522%)  route 0.257ns (14.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.319ns (routing 0.830ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.319     2.331    color_bar_gen/CLK
    SLICE_X42Y97         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.370 r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_5/Q
                         net (fo=1, routed)           0.257     2.627    lopt_5
    AA8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.479     4.106 r  video_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.106    video_data[4]
    AA8                                                               r  video_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.536ns (86.678%)  route 0.236ns (13.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.324ns (routing 0.830ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.324     2.336    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.375 r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_6/Q
                         net (fo=1, routed)           0.236     2.611    lopt_22
    AF10                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.497     4.107 r  video_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.107    video_data[21]
    AF10                                                              r  video_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.515ns (85.258%)  route 0.262ns (14.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.319ns (routing 0.830ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.319     2.331    color_bar_gen/CLK
    SLICE_X42Y97         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.369 r  color_bar_gen/rgb_b_reg_reg[7]/Q
                         net (fo=1, routed)           0.262     2.631    video_data_OBUF[0]
    W8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.477     4.108 r  video_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.108    video_data[7]
    W8                                                                r  video_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.517ns (84.893%)  route 0.270ns (15.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.324ns (routing 0.830ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.324     2.336    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.374 r  color_bar_gen/rgb_r_reg_reg[7]/Q
                         net (fo=1, routed)           0.270     2.644    video_data_OBUF[16]
    AD9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.479     4.123 r  video_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.123    video_data[23]
    AD9                                                               r  video_data[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.508ns (84.056%)  route 0.286ns (15.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.321ns (routing 0.830ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.321     2.332    color_bar_gen/CLK
    SLICE_X42Y93         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.370 r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           0.286     2.656    lopt_3
    AA10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.470     4.126 r  video_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.126    video_data[2]
    AA10                                                              r  video_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.520ns (84.585%)  route 0.277ns (15.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.324ns (routing 0.830ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.324     2.336    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.375 r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           0.277     2.652    lopt_20
    AE11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.481     4.132 r  video_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.132    video_data[19]
    AE11                                                              r  video_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.527ns (84.269%)  route 0.285ns (15.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.320ns (routing 0.830ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.320     2.331    color_bar_gen/CLK
    SLICE_X42Y93         FDCE                                         r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.370 r  color_bar_gen/rgb_g_reg_reg[7]_lopt_replica_6/Q
                         net (fo=1, routed)           0.285     2.655    lopt_14
    AD8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.488     4.143 r  video_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.143    video_data[15]
    AD8                                                               r  video_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.516ns (83.664%)  route 0.296ns (16.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.321ns (routing 0.830ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.321     2.332    color_bar_gen/CLK
    SLICE_X42Y93         FDCE                                         r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.371 r  color_bar_gen/rgb_b_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           0.296     2.667    lopt_2
    AB9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.477     4.144 r  video_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.144    video_data[1]
    AB9                                                               r  video_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_27m_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_i2c_scl
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 1.247ns (59.931%)  route 0.834ns (40.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.961ns (routing 1.218ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  hdmi_i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_scl_IOBUF_inst/IO
    AF15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.247     1.247 r  hdmi_i2c_scl_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    hdmi_i2c_scl_IOBUF_inst/OUT
    AF15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.247 r  hdmi_i2c_scl_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.834     2.081    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_scl_IBUF
    SLICE_X48Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.961     3.809    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X48Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C

Slack:                    inf
  Source:                 hdmi_i2c_sda
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.912ns  (logic 1.245ns (65.118%)  route 0.667ns (34.882%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.962ns (routing 1.218ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE16                                              0.000     0.000 r  hdmi_i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_sda_IOBUF_inst/IO
    AE16                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.245     1.245 r  hdmi_i2c_sda_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    hdmi_i2c_sda_IOBUF_inst/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.245 r  hdmi_i2c_sda_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.667     1.912    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_sda_IBUF
    SLICE_X47Y0          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.962     3.810    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X47Y0          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_i2c_sda
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.822ns (72.557%)  route 0.311ns (27.443%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.379ns (routing 0.825ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE16                                              0.000     0.000 r  hdmi_i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_sda_IOBUF_inst/IO
    AE16                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.822     0.822 r  hdmi_i2c_sda_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    hdmi_i2c_sda_IOBUF_inst/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.822 r  hdmi_i2c_sda_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.311     1.133    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_sda_IBUF
    SLICE_X47Y0          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.379     2.050    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X47Y0          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C

Slack:                    inf
  Source:                 hdmi_i2c_scl
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.824ns (69.024%)  route 0.370ns (30.976%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.378ns (routing 0.825ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  hdmi_i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_scl_IOBUF_inst/IO
    AF15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  hdmi_i2c_scl_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    hdmi_i2c_scl_IOBUF_inst/OUT
    AF15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  hdmi_i2c_scl_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     1.194    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_scl_IBUF
    SLICE_X48Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=149, routed)         1.378     2.049    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X48Y2          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_297m_clk_wiz_0

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 0.515ns (14.947%)  route 2.928ns (85.053%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.159ns (routing 1.386ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          2.928     3.442    color_bar_gen/AR[0]
    SLICE_X41Y96         FDCE                                         f  color_bar_gen/active_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.159     4.008    color_bar_gen/CLK
    SLICE_X41Y96         FDCE                                         r  color_bar_gen/active_x_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 0.515ns (14.947%)  route 2.928ns (85.053%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.159ns (routing 1.386ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          2.928     3.442    color_bar_gen/AR[0]
    SLICE_X41Y96         FDCE                                         f  color_bar_gen/active_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.159     4.008    color_bar_gen/CLK
    SLICE_X41Y96         FDCE                                         r  color_bar_gen/active_x_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 0.515ns (14.947%)  route 2.928ns (85.053%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.159ns (routing 1.386ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          2.928     3.442    color_bar_gen/AR[0]
    SLICE_X41Y96         FDCE                                         f  color_bar_gen/active_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.159     4.008    color_bar_gen/CLK
    SLICE_X41Y96         FDCE                                         r  color_bar_gen/active_x_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 0.515ns (14.947%)  route 2.928ns (85.053%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.159ns (routing 1.386ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          2.928     3.442    color_bar_gen/AR[0]
    SLICE_X41Y96         FDCE                                         f  color_bar_gen/active_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.159     4.008    color_bar_gen/CLK
    SLICE_X41Y96         FDCE                                         r  color_bar_gen/active_x_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 0.515ns (14.947%)  route 2.928ns (85.053%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.159ns (routing 1.386ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          2.928     3.442    color_bar_gen/AR[0]
    SLICE_X40Y96         FDCE                                         f  color_bar_gen/h_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.159     4.008    color_bar_gen/CLK
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/h_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[0]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.515ns (14.951%)  route 2.927ns (85.049%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.161ns (routing 1.386ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          2.927     3.441    color_bar_gen/AR[0]
    SLICE_X40Y96         FDCE                                         f  color_bar_gen/active_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.161     4.010    color_bar_gen/CLK
    SLICE_X40Y96         FDCE                                         r  color_bar_gen/active_x_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[5]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.515ns (14.951%)  route 2.927ns (85.049%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.161ns (routing 1.386ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          2.927     3.441    color_bar_gen/AR[0]
    SLICE_X41Y96         FDCE                                         f  color_bar_gen/active_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.161     4.010    color_bar_gen/CLK
    SLICE_X41Y96         FDCE                                         r  color_bar_gen/active_x_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[6]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.515ns (14.951%)  route 2.927ns (85.049%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.161ns (routing 1.386ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          2.927     3.441    color_bar_gen/AR[0]
    SLICE_X41Y96         FDCE                                         f  color_bar_gen/active_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.161     4.010    color_bar_gen/CLK
    SLICE_X41Y96         FDCE                                         r  color_bar_gen/active_x_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[7]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.515ns (14.951%)  route 2.927ns (85.049%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.161ns (routing 1.386ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          2.927     3.441    color_bar_gen/AR[0]
    SLICE_X41Y96         FDCE                                         f  color_bar_gen/active_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.161     4.010    color_bar_gen/CLK
    SLICE_X41Y96         FDCE                                         r  color_bar_gen/active_x_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/active_x_reg[8]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.441ns  (logic 0.515ns (14.951%)  route 2.927ns (85.049%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.161ns (routing 1.386ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          2.927     3.441    color_bar_gen/AR[0]
    SLICE_X41Y96         FDCE                                         f  color_bar_gen/active_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          2.161     4.010    color_bar_gen/CLK
    SLICE_X41Y96         FDCE                                         r  color_bar_gen/active_x_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.150ns (12.505%)  route 1.047ns (87.495%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.491ns (routing 0.928ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.047     1.196    color_bar_gen/AR[0]
    SLICE_X38Y97         FDCE                                         f  color_bar_gen/v_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.491     2.162    color_bar_gen/CLK
    SLICE_X38Y97         FDCE                                         r  color_bar_gen/v_cnt_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_r_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.150ns (11.103%)  route 1.198ns (88.897%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.198     1.347    color_bar_gen/AR[0]
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_r_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.150ns (11.103%)  route 1.198ns (88.897%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.198     1.347    color_bar_gen/AR[0]
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_2/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.150ns (11.103%)  route 1.198ns (88.897%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.198     1.347    color_bar_gen/AR[0]
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_3/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.150ns (11.103%)  route 1.198ns (88.897%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.198     1.347    color_bar_gen/AR[0]
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.150ns (11.103%)  route 1.198ns (88.897%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.198     1.347    color_bar_gen/AR[0]
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_4/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_5/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.150ns (11.103%)  route 1.198ns (88.897%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.198     1.347    color_bar_gen/AR[0]
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_5/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_6/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.150ns (11.103%)  route 1.198ns (88.897%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.198     1.347    color_bar_gen/AR[0]
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_6/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_7/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.150ns (11.103%)  route 1.198ns (88.897%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.495ns (routing 0.928ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.198     1.347    color_bar_gen/AR[0]
    SLICE_X42Y81         FDCE                                         f  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.495     2.166    color_bar_gen/CLK
    SLICE_X42Y81         FDCE                                         r  color_bar_gen/rgb_r_reg_reg[7]_lopt_replica_7/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/hs_reg_d0_reg/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.150ns (9.569%)  route 1.414ns (90.431%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.488ns (routing 0.928ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=80, routed)          1.414     1.563    color_bar_gen/AR[0]
    SLICE_X40Y94         FDCE                                         f  color_bar_gen/hs_reg_d0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=80, routed)          1.488     2.159    color_bar_gen/CLK
    SLICE_X40Y94         FDCE                                         r  color_bar_gen/hs_reg_d0_reg/C





