--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Documents and Settings/John/Desktop/RevEng-1/fpga4fun/Step 2a - Create Bitstream/LogicAnalyzer.ise
-intstyle ise -e 3 -s 6 -xml PCI_LogicAnalyzer PCI_LogicAnalyzer.ncd -o
PCI_LogicAnalyzer.twr PCI_LogicAnalyzer.pcf -ucf PCI_LogicAnalyzer.ucf

Design file:              PCI_LogicAnalyzer.ncd
Physical constraint file: PCI_LogicAnalyzer.pcf
Device,package,speed:     xc2s100,tq144,-6 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK24 = PERIOD TIMEGRP "CLK24" 24 MHz HIGH 50%;

 186 paths analyzed, 79 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  10.434ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCI_CLK = PERIOD TIMEGRP "PCI_CLK" 30 ns HIGH 50%;

 274 paths analyzed, 186 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.538ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_DEVSELn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.534ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_FRAMEn" OFFSET = IN 7 ns BEFORE COMP "PCI_CLK";

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.308ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_IRDYn" OFFSET = IN 7 ns BEFORE COMP "PCI_CLK";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.586ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_TRDYn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.534ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_CBE_GRP" OFFSET = IN 7 ns BEFORE COMP 
"PCI_CLK";

 18 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.793ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_AD_GRP" OFFSET = IN 7 ns BEFORE COMP "PCI_CLK";

 118 paths analyzed, 86 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.796ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_AD_GRP" OFFSET = OUT 41 ns AFTER COMP 
"PCI_CLK";

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.150ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PCI_CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PCI_AD<0>   |    3.797(R)|   -0.091(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<1>   |    3.684(R)|   -0.291(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<2>   |    4.079(R)|   -0.135(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<3>   |    4.513(R)|    0.033(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<4>   |    4.724(R)|   -0.151(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<5>   |    4.435(R)|    0.018(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<6>   |    4.462(R)|   -0.147(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<7>   |    4.796(R)|   -0.051(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<8>   |    4.280(R)|    0.116(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<9>   |    3.940(R)|   -0.153(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<10>  |    3.704(R)|   -0.482(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<11>  |    4.045(R)|   -0.167(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<12>  |    3.917(R)|   -0.954(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<13>  |    4.211(R)|   -0.602(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<14>  |    4.119(R)|   -0.534(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<15>  |    4.093(R)|   -0.902(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<16>  |    2.652(R)|    0.309(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<17>  |    1.915(R)|    0.378(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<18>  |    2.237(R)|    0.289(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<19>  |    2.139(R)|   -0.794(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<20>  |    2.186(R)|   -0.570(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<21>  |    1.995(R)|    0.239(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<22>  |    2.202(R)|   -0.583(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<23>  |    2.327(R)|   -0.390(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<24>  |    2.210(R)|   -0.865(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<25>  |    3.219(R)|   -0.246(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<26>  |    3.060(R)|   -0.278(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<27>  |    3.002(R)|   -0.098(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<28>  |    3.686(R)|   -0.328(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<29>  |    2.976(R)|   -0.263(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<30>  |    3.367(R)|   -0.090(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<31>  |    3.099(R)|   -0.263(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<0>  |    2.537(R)|   -1.253(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<1>  |    5.646(R)|   -0.081(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<2>  |    5.492(R)|   -1.368(R)|PCI_CLK_BUFGP     |   0.000|
PCI_CBE<3>  |    5.793(R)|   -2.325(R)|PCI_CLK_BUFGP     |   0.000|
PCI_FRAMEn  |    5.308(R)|   -1.249(R)|PCI_CLK_BUFGP     |   0.000|
PCI_IRDYn   |    5.586(R)|   -0.522(R)|PCI_CLK_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock PCI_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PCI_AD<0>   |   13.430(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<1>   |   13.401(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<2>   |   13.466(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<3>   |   13.505(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<4>   |   13.381(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<5>   |   13.395(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<6>   |   13.365(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<7>   |   13.070(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<8>   |   13.042(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<9>   |   13.259(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<10>  |   12.650(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<11>  |   12.511(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<12>  |   13.886(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<13>  |   14.150(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<14>  |   12.435(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<15>  |   12.467(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<16>  |   12.368(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<17>  |   12.510(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<18>  |   12.493(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<19>  |   12.394(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<20>  |   12.510(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<21>  |   12.464(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<22>  |   12.434(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<23>  |   12.336(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<24>  |   13.354(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<25>  |   13.085(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<26>  |   13.447(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<27>  |   13.459(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<28>  |   13.938(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<29>  |   14.044(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<30>  |   13.832(R)|PCI_CLK_BUFGP     |   0.000|
PCI_AD<31>  |   13.594(R)|PCI_CLK_BUFGP     |   0.000|
PCI_DEVSELn |   10.534(R)|PCI_CLK_BUFGP     |   0.000|
PCI_TRDYn   |   10.534(R)|PCI_CLK_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK24
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK24          |   10.434|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PCI_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCI_CLK        |    8.538|         |         |         |
---------------+---------+---------+---------+---------+

COMP "PCI_DEVSELn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
PCI_DEVSELn                                    |       10.534|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "PCI_TRDYn" OFFSET = OUT 11 ns AFTER COMP "PCI_CLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
PCI_TRDYn                                      |       10.534|        0.000|
-----------------------------------------------+-------------+-------------+

TIMEGRP "PCI_AD_GRP" OFFSET = OUT 41 ns AFTER COMP "PCI_CLK";
Bus Skew: 1.814 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
PCI_AD<0>                                      |       13.430|        1.094|
PCI_AD<1>                                      |       13.401|        1.065|
PCI_AD<2>                                      |       13.466|        1.130|
PCI_AD<3>                                      |       13.505|        1.169|
PCI_AD<4>                                      |       13.381|        1.045|
PCI_AD<5>                                      |       13.395|        1.059|
PCI_AD<6>                                      |       13.365|        1.029|
PCI_AD<7>                                      |       13.070|        0.734|
PCI_AD<8>                                      |       13.042|        0.706|
PCI_AD<9>                                      |       13.259|        0.923|
PCI_AD<10>                                     |       12.650|        0.314|
PCI_AD<11>                                     |       12.511|        0.175|
PCI_AD<12>                                     |       13.886|        1.550|
PCI_AD<13>                                     |       14.150|        1.814|
PCI_AD<14>                                     |       12.435|        0.099|
PCI_AD<15>                                     |       12.467|        0.131|
PCI_AD<16>                                     |       12.368|        0.032|
PCI_AD<17>                                     |       12.510|        0.174|
PCI_AD<18>                                     |       12.493|        0.157|
PCI_AD<19>                                     |       12.394|        0.058|
PCI_AD<20>                                     |       12.510|        0.174|
PCI_AD<21>                                     |       12.464|        0.128|
PCI_AD<22>                                     |       12.434|        0.098|
PCI_AD<23>                                     |       12.336|        0.000|
PCI_AD<24>                                     |       13.354|        1.018|
PCI_AD<25>                                     |       13.085|        0.749|
PCI_AD<26>                                     |       13.447|        1.111|
PCI_AD<27>                                     |       13.459|        1.123|
PCI_AD<28>                                     |       13.938|        1.602|
PCI_AD<29>                                     |       14.044|        1.708|
PCI_AD<30>                                     |       13.832|        1.496|
PCI_AD<31>                                     |       13.594|        1.258|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 688 paths, 0 nets, and 626 connections

Design statistics:
   Minimum period:  10.434ns   (Maximum frequency:  95.841MHz)
   Minimum input required time before clock:   5.793ns
   Minimum output required time after clock:  14.150ns


Analysis completed Sun Sep 23 19:08:55 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 67 MB



