// Seed: 2895694963
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    input tri id_2,
    output uwire id_3,
    output wand id_4,
    input supply1 id_5,
    output supply1 id_6,
    input wor id_7,
    input wor id_8
);
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd18
) (
    output supply1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wand id_5,
    input tri0 id_6,
    output tri id_7,
    input supply0 _id_8,
    output wand id_9,
    output tri1 id_10,
    input wire id_11,
    output tri id_12,
    output tri0 id_13
);
  logic id_15;
  assign id_15 = id_4;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_4,
      id_9,
      id_9,
      id_11,
      id_5,
      id_4,
      id_3
  );
  wire [id_8 : -1  == ""] id_16;
  nor primCall (id_9, id_1, id_6, id_4, id_15);
  wire id_17;
  assign id_7 = -1;
endmodule
