# + and - usage in verilog syntax
[+ and - usage in verilog syntax](https://aiwithcloud.com/2022/09/19/_and___usage_in_verilog_syntax/)