// Seed: 1676135219
module module_0 (
    input tri id_0,
    output wand id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri id_9,
    output wor id_10,
    output supply1 id_11,
    input supply1 id_12,
    input wire id_13,
    input tri1 id_14,
    input tri0 id_15,
    output wand id_16,
    input tri id_17,
    output wand id_18,
    input tri1 id_19,
    input wor id_20,
    input wor id_21,
    input supply1 id_22
);
  assign id_11 = id_2;
  wire id_24, id_25;
  wire id_26;
  tri  id_27 = 1;
  assign id_27 = 1;
  assign id_10 = id_9;
  wire id_28;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    output tri   id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  wand  id_6
);
  module_0(
      id_0,
      id_3,
      id_6,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_5,
      id_3,
      id_3,
      id_6,
      id_0,
      id_1,
      id_6,
      id_3,
      id_5,
      id_3,
      id_6,
      id_1,
      id_5,
      id_2
  );
endmodule
