
LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fb4  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080030c0  080030c0  000040c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030e4  080030e4  00005078  2**0
                  CONTENTS
  4 .ARM          00000000  080030e4  080030e4  00005078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030e4  080030e4  00005078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030e4  080030e4  000040e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030e8  080030e8  000040e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080030ec  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000078  08003164  00005078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08003164  00005274  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008e34  00000000  00000000  000050a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000205f  00000000  00000000  0000ded5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  0000ff38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000081e  00000000  00000000  00010a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018414  00000000  00000000  00011226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e8aa  00000000  00000000  0002963a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085b5a  00000000  00000000  00037ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bda3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cb8  00000000  00000000  000bda84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000042  00000000  00000000  000c073c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	080030a8 	.word	0x080030a8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	080030a8 	.word	0x080030a8

0800014c <getKeyinput>:
#include "button.h"


int buttonFlag[3] = {0,0,0};
uint8_t count = 0;
void getKeyinput(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	if (count > 0 ) count--;
 8000150:	4b1f      	ldr	r3, [pc, #124]	@ (80001d0 <getKeyinput+0x84>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	2b00      	cmp	r3, #0
 8000156:	d005      	beq.n	8000164 <getKeyinput+0x18>
 8000158:	4b1d      	ldr	r3, [pc, #116]	@ (80001d0 <getKeyinput+0x84>)
 800015a:	781b      	ldrb	r3, [r3, #0]
 800015c:	3b01      	subs	r3, #1
 800015e:	b2da      	uxtb	r2, r3
 8000160:	4b1b      	ldr	r3, [pc, #108]	@ (80001d0 <getKeyinput+0x84>)
 8000162:	701a      	strb	r2, [r3, #0]
	//-----PROCESS BUTTON 1------------
	if((count == 0) && (HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin) == 0)){
 8000164:	4b1a      	ldr	r3, [pc, #104]	@ (80001d0 <getKeyinput+0x84>)
 8000166:	781b      	ldrb	r3, [r3, #0]
 8000168:	2b00      	cmp	r3, #0
 800016a:	d10c      	bne.n	8000186 <getKeyinput+0x3a>
 800016c:	2101      	movs	r1, #1
 800016e:	4819      	ldr	r0, [pc, #100]	@ (80001d4 <getKeyinput+0x88>)
 8000170:	f001 fe4e 	bl	8001e10 <HAL_GPIO_ReadPin>
 8000174:	4603      	mov	r3, r0
 8000176:	2b00      	cmp	r3, #0
 8000178:	d105      	bne.n	8000186 <getKeyinput+0x3a>
		buttonFlag[0] = 1;
 800017a:	4b17      	ldr	r3, [pc, #92]	@ (80001d8 <getKeyinput+0x8c>)
 800017c:	2201      	movs	r2, #1
 800017e:	601a      	str	r2, [r3, #0]
		count = 10;
 8000180:	4b13      	ldr	r3, [pc, #76]	@ (80001d0 <getKeyinput+0x84>)
 8000182:	220a      	movs	r2, #10
 8000184:	701a      	strb	r2, [r3, #0]
	}
	// ----PROCESS BUTTON 2-----------
	if((count == 0) && (HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin) == 0)){
 8000186:	4b12      	ldr	r3, [pc, #72]	@ (80001d0 <getKeyinput+0x84>)
 8000188:	781b      	ldrb	r3, [r3, #0]
 800018a:	2b00      	cmp	r3, #0
 800018c:	d10c      	bne.n	80001a8 <getKeyinput+0x5c>
 800018e:	2102      	movs	r1, #2
 8000190:	4810      	ldr	r0, [pc, #64]	@ (80001d4 <getKeyinput+0x88>)
 8000192:	f001 fe3d 	bl	8001e10 <HAL_GPIO_ReadPin>
 8000196:	4603      	mov	r3, r0
 8000198:	2b00      	cmp	r3, #0
 800019a:	d105      	bne.n	80001a8 <getKeyinput+0x5c>
		buttonFlag[1] = 1;
 800019c:	4b0e      	ldr	r3, [pc, #56]	@ (80001d8 <getKeyinput+0x8c>)
 800019e:	2201      	movs	r2, #1
 80001a0:	605a      	str	r2, [r3, #4]
		count = 10;
 80001a2:	4b0b      	ldr	r3, [pc, #44]	@ (80001d0 <getKeyinput+0x84>)
 80001a4:	220a      	movs	r2, #10
 80001a6:	701a      	strb	r2, [r3, #0]
	}
	// ----- PROCESS BUTTON 3 -----------
	if((count == 0) && (HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin) == 0)){
 80001a8:	4b09      	ldr	r3, [pc, #36]	@ (80001d0 <getKeyinput+0x84>)
 80001aa:	781b      	ldrb	r3, [r3, #0]
 80001ac:	2b00      	cmp	r3, #0
 80001ae:	d10c      	bne.n	80001ca <getKeyinput+0x7e>
 80001b0:	2104      	movs	r1, #4
 80001b2:	4808      	ldr	r0, [pc, #32]	@ (80001d4 <getKeyinput+0x88>)
 80001b4:	f001 fe2c 	bl	8001e10 <HAL_GPIO_ReadPin>
 80001b8:	4603      	mov	r3, r0
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d105      	bne.n	80001ca <getKeyinput+0x7e>
		buttonFlag[2] = 1;
 80001be:	4b06      	ldr	r3, [pc, #24]	@ (80001d8 <getKeyinput+0x8c>)
 80001c0:	2201      	movs	r2, #1
 80001c2:	609a      	str	r2, [r3, #8]
		count = 10;
 80001c4:	4b02      	ldr	r3, [pc, #8]	@ (80001d0 <getKeyinput+0x84>)
 80001c6:	220a      	movs	r2, #10
 80001c8:	701a      	strb	r2, [r3, #0]
	}

}
 80001ca:	bf00      	nop
 80001cc:	bd80      	pop	{r7, pc}
 80001ce:	bf00      	nop
 80001d0:	200000a0 	.word	0x200000a0
 80001d4:	40010c00 	.word	0x40010c00
 80001d8:	20000094 	.word	0x20000094

080001dc <isButtonPress>:
int isButtonPress(int i){
 80001dc:	b480      	push	{r7}
 80001de:	b083      	sub	sp, #12
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
	if(buttonFlag[i] == 1){
 80001e4:	4a09      	ldr	r2, [pc, #36]	@ (800020c <isButtonPress+0x30>)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001ec:	2b01      	cmp	r3, #1
 80001ee:	d106      	bne.n	80001fe <isButtonPress+0x22>
		buttonFlag[i] = 0;
 80001f0:	4a06      	ldr	r2, [pc, #24]	@ (800020c <isButtonPress+0x30>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	2100      	movs	r1, #0
 80001f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80001fa:	2301      	movs	r3, #1
 80001fc:	e000      	b.n	8000200 <isButtonPress+0x24>
	}
	return 0;
 80001fe:	2300      	movs	r3, #0
}
 8000200:	4618      	mov	r0, r3
 8000202:	370c      	adds	r7, #12
 8000204:	46bd      	mov	sp, r7
 8000206:	bc80      	pop	{r7}
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	20000094 	.word	0x20000094

08000210 <fsm_auto_run>:
 */

#include "fsm_auto.h"

void (*nextTask_Switch_State)() = NULL;
void fsm_auto_run(){
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
	switch (status) {   // LINE 1
 8000214:	4b87      	ldr	r3, [pc, #540]	@ (8000434 <fsm_auto_run+0x224>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	2b04      	cmp	r3, #4
 800021a:	f200 8109 	bhi.w	8000430 <fsm_auto_run+0x220>
 800021e:	a201      	add	r2, pc, #4	@ (adr r2, 8000224 <fsm_auto_run+0x14>)
 8000220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000224:	08000239 	.word	0x08000239
 8000228:	080002c1 	.word	0x080002c1
 800022c:	0800038d 	.word	0x0800038d
 8000230:	08000327 	.word	0x08000327
 8000234:	0800038d 	.word	0x0800038d
		case auto_init:
			// ------- ALL LED OFF -------------
			single_LED_off();
 8000238:	f000 ff3e 	bl	80010b8 <single_LED_off>
			count0 = (time_red_green + time_red_yellow)/1000;
 800023c:	4b7e      	ldr	r3, [pc, #504]	@ (8000438 <fsm_auto_run+0x228>)
 800023e:	681a      	ldr	r2, [r3, #0]
 8000240:	4b7e      	ldr	r3, [pc, #504]	@ (800043c <fsm_auto_run+0x22c>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4413      	add	r3, r2
 8000246:	4a7e      	ldr	r2, [pc, #504]	@ (8000440 <fsm_auto_run+0x230>)
 8000248:	fb82 1203 	smull	r1, r2, r2, r3
 800024c:	1192      	asrs	r2, r2, #6
 800024e:	17db      	asrs	r3, r3, #31
 8000250:	1ad3      	subs	r3, r2, r3
 8000252:	4a7c      	ldr	r2, [pc, #496]	@ (8000444 <fsm_auto_run+0x234>)
 8000254:	6013      	str	r3, [r2, #0]
			count1 = time_red_green/1000;
 8000256:	4b78      	ldr	r3, [pc, #480]	@ (8000438 <fsm_auto_run+0x228>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	4a79      	ldr	r2, [pc, #484]	@ (8000440 <fsm_auto_run+0x230>)
 800025c:	fb82 1203 	smull	r1, r2, r2, r3
 8000260:	1192      	asrs	r2, r2, #6
 8000262:	17db      	asrs	r3, r3, #31
 8000264:	1ad3      	subs	r3, r2, r3
 8000266:	4a78      	ldr	r2, [pc, #480]	@ (8000448 <fsm_auto_run+0x238>)
 8000268:	6013      	str	r3, [r2, #0]
			updateClockBuffer(count0, count1);
 800026a:	4b76      	ldr	r3, [pc, #472]	@ (8000444 <fsm_auto_run+0x234>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4a76      	ldr	r2, [pc, #472]	@ (8000448 <fsm_auto_run+0x238>)
 8000270:	6812      	ldr	r2, [r2, #0]
 8000272:	4611      	mov	r1, r2
 8000274:	4618      	mov	r0, r3
 8000276:	f000 fee3 	bl	8001040 <updateClockBuffer>
			status = auto_red_green;
 800027a:	4b6e      	ldr	r3, [pc, #440]	@ (8000434 <fsm_auto_run+0x224>)
 800027c:	2201      	movs	r2, #1
 800027e:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(Y0_GPIO_Port, Y0_Pin, RESET); // yellow 0 off
 8000280:	2200      	movs	r2, #0
 8000282:	2110      	movs	r1, #16
 8000284:	4871      	ldr	r0, [pc, #452]	@ (800044c <fsm_auto_run+0x23c>)
 8000286:	f001 fdda 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET); // red 1 on
 800028a:	2200      	movs	r2, #0
 800028c:	2140      	movs	r1, #64	@ 0x40
 800028e:	486f      	ldr	r0, [pc, #444]	@ (800044c <fsm_auto_run+0x23c>)
 8000290:	f001 fdd5 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, SET); // red0 on
 8000294:	2201      	movs	r2, #1
 8000296:	2108      	movs	r1, #8
 8000298:	486c      	ldr	r0, [pc, #432]	@ (800044c <fsm_auto_run+0x23c>)
 800029a:	f001 fdd0 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET); // green1 on
 800029e:	2201      	movs	r2, #1
 80002a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80002a4:	4869      	ldr	r0, [pc, #420]	@ (800044c <fsm_auto_run+0x23c>)
 80002a6:	f001 fdca 	bl	8001e3e <HAL_GPIO_WritePin>
			SCH_Add_Task(fsm_switch_state_auto_red_yellow, time_red_green, 0);
 80002aa:	4b63      	ldr	r3, [pc, #396]	@ (8000438 <fsm_auto_run+0x228>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	2200      	movs	r2, #0
 80002b0:	4619      	mov	r1, r3
 80002b2:	4867      	ldr	r0, [pc, #412]	@ (8000450 <fsm_auto_run+0x240>)
 80002b4:	f001 f874 	bl	80013a0 <SCH_Add_Task>
			nextTask_Switch_State = fsm_switch_state_auto_red_yellow;
 80002b8:	4b66      	ldr	r3, [pc, #408]	@ (8000454 <fsm_auto_run+0x244>)
 80002ba:	4a65      	ldr	r2, [pc, #404]	@ (8000450 <fsm_auto_run+0x240>)
 80002bc:	601a      	str	r2, [r3, #0]
			break;
 80002be:	e06a      	b.n	8000396 <fsm_auto_run+0x186>
		case auto_red_green:
			//-----SWITCHING MANNUAL MODE -----------
			if(isButtonPress(1) == 1){
 80002c0:	2001      	movs	r0, #1
 80002c2:	f7ff ff8b 	bl	80001dc <isButtonPress>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b01      	cmp	r3, #1
 80002ca:	d161      	bne.n	8000390 <fsm_auto_run+0x180>
				SCH_Delete_Task(nextTask_Switch_State); // DELETE NEXT STATE OF AUTO MODE
 80002cc:	4b61      	ldr	r3, [pc, #388]	@ (8000454 <fsm_auto_run+0x244>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4618      	mov	r0, r3
 80002d2:	f001 f949 	bl	8001568 <SCH_Delete_Task>
				SCH_Delete_Task(fsm_auto_run);
 80002d6:	4860      	ldr	r0, [pc, #384]	@ (8000458 <fsm_auto_run+0x248>)
 80002d8:	f001 f946 	bl	8001568 <SCH_Delete_Task>
				SCH_Delete_Task(Scan7SEG);
 80002dc:	485f      	ldr	r0, [pc, #380]	@ (800045c <fsm_auto_run+0x24c>)
 80002de:	f001 f943 	bl	8001568 <SCH_Delete_Task>
				SCH_Add_Task(fsm_manual, 100, 10);
 80002e2:	220a      	movs	r2, #10
 80002e4:	2164      	movs	r1, #100	@ 0x64
 80002e6:	485e      	ldr	r0, [pc, #376]	@ (8000460 <fsm_auto_run+0x250>)
 80002e8:	f001 f85a 	bl	80013a0 <SCH_Add_Task>
				status = manual_red_green;
 80002ec:	4b51      	ldr	r3, [pc, #324]	@ (8000434 <fsm_auto_run+0x224>)
 80002ee:	2205      	movs	r2, #5
 80002f0:	601a      	str	r2, [r3, #0]
				Diable_7SEG();
 80002f2:	f000 fc5f 	bl	8000bb4 <Diable_7SEG>
				single_LED_off();
 80002f6:	f000 fedf 	bl	80010b8 <single_LED_off>
				HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, SET);
 80002fa:	2201      	movs	r2, #1
 80002fc:	2108      	movs	r1, #8
 80002fe:	4853      	ldr	r0, [pc, #332]	@ (800044c <fsm_auto_run+0x23c>)
 8000300:	f001 fd9d 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 8000304:	2201      	movs	r2, #1
 8000306:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800030a:	4850      	ldr	r0, [pc, #320]	@ (800044c <fsm_auto_run+0x23c>)
 800030c:	f001 fd97 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 8000310:	2200      	movs	r2, #0
 8000312:	2140      	movs	r1, #64	@ 0x40
 8000314:	484d      	ldr	r0, [pc, #308]	@ (800044c <fsm_auto_run+0x23c>)
 8000316:	f001 fd92 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, RESET);
 800031a:	2200      	movs	r2, #0
 800031c:	2120      	movs	r1, #32
 800031e:	484b      	ldr	r0, [pc, #300]	@ (800044c <fsm_auto_run+0x23c>)
 8000320:	f001 fd8d 	bl	8001e3e <HAL_GPIO_WritePin>
				return;
 8000324:	e085      	b.n	8000432 <fsm_auto_run+0x222>
			break;
		case auto_red_yellow:
			break;
		case auto_green_red:
			//-----SWITCHING MANNUAL MODE -----------
			if(isButtonPress(1) == 1){
 8000326:	2001      	movs	r0, #1
 8000328:	f7ff ff58 	bl	80001dc <isButtonPress>
 800032c:	4603      	mov	r3, r0
 800032e:	2b01      	cmp	r3, #1
 8000330:	d130      	bne.n	8000394 <fsm_auto_run+0x184>
				SCH_Delete_Task(nextTask_Switch_State); // DELETE NEXT STATE OF AUTO MODE
 8000332:	4b48      	ldr	r3, [pc, #288]	@ (8000454 <fsm_auto_run+0x244>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	4618      	mov	r0, r3
 8000338:	f001 f916 	bl	8001568 <SCH_Delete_Task>
				SCH_Delete_Task(fsm_auto_run);
 800033c:	4846      	ldr	r0, [pc, #280]	@ (8000458 <fsm_auto_run+0x248>)
 800033e:	f001 f913 	bl	8001568 <SCH_Delete_Task>
				SCH_Delete_Task(Scan7SEG);
 8000342:	4846      	ldr	r0, [pc, #280]	@ (800045c <fsm_auto_run+0x24c>)
 8000344:	f001 f910 	bl	8001568 <SCH_Delete_Task>
				SCH_Add_Task(fsm_manual, 10, 10);
 8000348:	220a      	movs	r2, #10
 800034a:	210a      	movs	r1, #10
 800034c:	4844      	ldr	r0, [pc, #272]	@ (8000460 <fsm_auto_run+0x250>)
 800034e:	f001 f827 	bl	80013a0 <SCH_Add_Task>
				status = manual_green_red;
 8000352:	4b38      	ldr	r3, [pc, #224]	@ (8000434 <fsm_auto_run+0x224>)
 8000354:	2206      	movs	r2, #6
 8000356:	601a      	str	r2, [r3, #0]
				Diable_7SEG();
 8000358:	f000 fc2c 	bl	8000bb4 <Diable_7SEG>
				single_LED_off();
 800035c:	f000 feac 	bl	80010b8 <single_LED_off>
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 8000360:	2201      	movs	r2, #1
 8000362:	2140      	movs	r1, #64	@ 0x40
 8000364:	4839      	ldr	r0, [pc, #228]	@ (800044c <fsm_auto_run+0x23c>)
 8000366:	f001 fd6a 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, SET);
 800036a:	2201      	movs	r2, #1
 800036c:	2120      	movs	r1, #32
 800036e:	4837      	ldr	r0, [pc, #220]	@ (800044c <fsm_auto_run+0x23c>)
 8000370:	f001 fd65 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, RESET);
 8000374:	2200      	movs	r2, #0
 8000376:	2108      	movs	r1, #8
 8000378:	4834      	ldr	r0, [pc, #208]	@ (800044c <fsm_auto_run+0x23c>)
 800037a:	f001 fd60 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 800037e:	2200      	movs	r2, #0
 8000380:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000384:	4831      	ldr	r0, [pc, #196]	@ (800044c <fsm_auto_run+0x23c>)
 8000386:	f001 fd5a 	bl	8001e3e <HAL_GPIO_WritePin>
				return;
 800038a:	e052      	b.n	8000432 <fsm_auto_run+0x222>
			break;
 800038c:	bf00      	nop
 800038e:	e002      	b.n	8000396 <fsm_auto_run+0x186>
			break;
 8000390:	bf00      	nop
 8000392:	e000      	b.n	8000396 <fsm_auto_run+0x186>
			}
			break;
 8000394:	bf00      	nop
			break;
		default: // ----- MANUAL MODE & SETTING MODE & SLOW MODE---------
			return;
	}
	// -------SWITCHING SLOW MODE ---------------
	if(isButtonPress(0) == 1){
 8000396:	2000      	movs	r0, #0
 8000398:	f7ff ff20 	bl	80001dc <isButtonPress>
 800039c:	4603      	mov	r3, r0
 800039e:	2b01      	cmp	r3, #1
 80003a0:	d115      	bne.n	80003ce <fsm_auto_run+0x1be>
		SCH_Delete_Task(nextTask_Switch_State); // DELETE TASK SWITCH STATE
 80003a2:	4b2c      	ldr	r3, [pc, #176]	@ (8000454 <fsm_auto_run+0x244>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	4618      	mov	r0, r3
 80003a8:	f001 f8de 	bl	8001568 <SCH_Delete_Task>
		SCH_Delete_Task(fsm_auto_run);
 80003ac:	482a      	ldr	r0, [pc, #168]	@ (8000458 <fsm_auto_run+0x248>)
 80003ae:	f001 f8db 	bl	8001568 <SCH_Delete_Task>
		SCH_Delete_Task(Scan7SEG);
 80003b2:	482a      	ldr	r0, [pc, #168]	@ (800045c <fsm_auto_run+0x24c>)
 80003b4:	f001 f8d8 	bl	8001568 <SCH_Delete_Task>
		SCH_Add_Task(fsm_slow_run, 10, 500);
 80003b8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80003bc:	210a      	movs	r1, #10
 80003be:	4829      	ldr	r0, [pc, #164]	@ (8000464 <fsm_auto_run+0x254>)
 80003c0:	f000 ffee 	bl	80013a0 <SCH_Add_Task>
		single_LED_off();// ------ALL LED OFF----------
 80003c4:	f000 fe78 	bl	80010b8 <single_LED_off>
		Diable_7SEG(); //--- Disable led 7 segment ------
 80003c8:	f000 fbf4 	bl	8000bb4 <Diable_7SEG>
		return;
 80003cc:	e031      	b.n	8000432 <fsm_auto_run+0x222>
	}
	// -------SWITCHING SETTING MODE ------------
	if(isButtonPress(2) == 1){
 80003ce:	2002      	movs	r0, #2
 80003d0:	f7ff ff04 	bl	80001dc <isButtonPress>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b01      	cmp	r3, #1
 80003d8:	d12b      	bne.n	8000432 <fsm_auto_run+0x222>
		time_red_yellow = 0;
 80003da:	4b18      	ldr	r3, [pc, #96]	@ (800043c <fsm_auto_run+0x22c>)
 80003dc:	2200      	movs	r2, #0
 80003de:	601a      	str	r2, [r3, #0]
		time_red_green = 0;
 80003e0:	4b15      	ldr	r3, [pc, #84]	@ (8000438 <fsm_auto_run+0x228>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	601a      	str	r2, [r3, #0]
		updateClockBuffer(0, 1);
 80003e6:	2101      	movs	r1, #1
 80003e8:	2000      	movs	r0, #0
 80003ea:	f000 fe29 	bl	8001040 <updateClockBuffer>
		status = set_green;
 80003ee:	4b11      	ldr	r3, [pc, #68]	@ (8000434 <fsm_auto_run+0x224>)
 80003f0:	2208      	movs	r2, #8
 80003f2:	601a      	str	r2, [r3, #0]
		SCH_Delete_Task(nextTask_Switch_State); // DELETE TASK SWITCH STATE
 80003f4:	4b17      	ldr	r3, [pc, #92]	@ (8000454 <fsm_auto_run+0x244>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	4618      	mov	r0, r3
 80003fa:	f001 f8b5 	bl	8001568 <SCH_Delete_Task>
		SCH_Delete_Task(fsm_auto_run);
 80003fe:	4816      	ldr	r0, [pc, #88]	@ (8000458 <fsm_auto_run+0x248>)
 8000400:	f001 f8b2 	bl	8001568 <SCH_Delete_Task>
		SCH_Delete_Task(count_1_second);
 8000404:	4818      	ldr	r0, [pc, #96]	@ (8000468 <fsm_auto_run+0x258>)
 8000406:	f001 f8af 	bl	8001568 <SCH_Delete_Task>
		SCH_Add_Task(fsm_setting, 10, 10);
 800040a:	220a      	movs	r2, #10
 800040c:	210a      	movs	r1, #10
 800040e:	4817      	ldr	r0, [pc, #92]	@ (800046c <fsm_auto_run+0x25c>)
 8000410:	f000 ffc6 	bl	80013a0 <SCH_Add_Task>
		single_LED_off();
 8000414:	f000 fe50 	bl	80010b8 <single_LED_off>
		HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, 1);
 8000418:	2201      	movs	r2, #1
 800041a:	2120      	movs	r1, #32
 800041c:	480b      	ldr	r0, [pc, #44]	@ (800044c <fsm_auto_run+0x23c>)
 800041e:	f001 fd0e 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, 1);
 8000422:	2201      	movs	r2, #1
 8000424:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000428:	4808      	ldr	r0, [pc, #32]	@ (800044c <fsm_auto_run+0x23c>)
 800042a:	f001 fd08 	bl	8001e3e <HAL_GPIO_WritePin>
 800042e:	e000      	b.n	8000432 <fsm_auto_run+0x222>
			return;
 8000430:	bf00      	nop
	}
}
 8000432:	bd80      	pop	{r7, pc}
 8000434:	200000b0 	.word	0x200000b0
 8000438:	20000014 	.word	0x20000014
 800043c:	20000018 	.word	0x20000018
 8000440:	10624dd3 	.word	0x10624dd3
 8000444:	200000b4 	.word	0x200000b4
 8000448:	200000b8 	.word	0x200000b8
 800044c:	40010800 	.word	0x40010800
 8000450:	08000511 	.word	0x08000511
 8000454:	200000a4 	.word	0x200000a4
 8000458:	08000211 	.word	0x08000211
 800045c:	08000be9 	.word	0x08000be9
 8000460:	080006d9 	.word	0x080006d9
 8000464:	08000b5d 	.word	0x08000b5d
 8000468:	08000695 	.word	0x08000695
 800046c:	080008f9 	.word	0x080008f9

08000470 <fsm_switch_state_auto_red_green>:

void fsm_switch_state_auto_red_green(){
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Y0_GPIO_Port, Y0_Pin, RESET); // yellow 0 off
 8000474:	2200      	movs	r2, #0
 8000476:	2110      	movs	r1, #16
 8000478:	481c      	ldr	r0, [pc, #112]	@ (80004ec <fsm_switch_state_auto_red_green+0x7c>)
 800047a:	f001 fce0 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET); // red 1 on
 800047e:	2200      	movs	r2, #0
 8000480:	2140      	movs	r1, #64	@ 0x40
 8000482:	481a      	ldr	r0, [pc, #104]	@ (80004ec <fsm_switch_state_auto_red_green+0x7c>)
 8000484:	f001 fcdb 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, SET); // red0 on
 8000488:	2201      	movs	r2, #1
 800048a:	2108      	movs	r1, #8
 800048c:	4817      	ldr	r0, [pc, #92]	@ (80004ec <fsm_switch_state_auto_red_green+0x7c>)
 800048e:	f001 fcd6 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET); // green1 on
 8000492:	2201      	movs	r2, #1
 8000494:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000498:	4814      	ldr	r0, [pc, #80]	@ (80004ec <fsm_switch_state_auto_red_green+0x7c>)
 800049a:	f001 fcd0 	bl	8001e3e <HAL_GPIO_WritePin>
	status = auto_red_green;
 800049e:	4b14      	ldr	r3, [pc, #80]	@ (80004f0 <fsm_switch_state_auto_red_green+0x80>)
 80004a0:	2201      	movs	r2, #1
 80004a2:	601a      	str	r2, [r3, #0]
	count0 = (time_red_green + time_red_yellow)/1000;
 80004a4:	4b13      	ldr	r3, [pc, #76]	@ (80004f4 <fsm_switch_state_auto_red_green+0x84>)
 80004a6:	681a      	ldr	r2, [r3, #0]
 80004a8:	4b13      	ldr	r3, [pc, #76]	@ (80004f8 <fsm_switch_state_auto_red_green+0x88>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4413      	add	r3, r2
 80004ae:	4a13      	ldr	r2, [pc, #76]	@ (80004fc <fsm_switch_state_auto_red_green+0x8c>)
 80004b0:	fb82 1203 	smull	r1, r2, r2, r3
 80004b4:	1192      	asrs	r2, r2, #6
 80004b6:	17db      	asrs	r3, r3, #31
 80004b8:	1ad3      	subs	r3, r2, r3
 80004ba:	4a11      	ldr	r2, [pc, #68]	@ (8000500 <fsm_switch_state_auto_red_green+0x90>)
 80004bc:	6013      	str	r3, [r2, #0]
	count1 = time_red_green/1000;
 80004be:	4b0d      	ldr	r3, [pc, #52]	@ (80004f4 <fsm_switch_state_auto_red_green+0x84>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	4a0e      	ldr	r2, [pc, #56]	@ (80004fc <fsm_switch_state_auto_red_green+0x8c>)
 80004c4:	fb82 1203 	smull	r1, r2, r2, r3
 80004c8:	1192      	asrs	r2, r2, #6
 80004ca:	17db      	asrs	r3, r3, #31
 80004cc:	1ad3      	subs	r3, r2, r3
 80004ce:	4a0d      	ldr	r2, [pc, #52]	@ (8000504 <fsm_switch_state_auto_red_green+0x94>)
 80004d0:	6013      	str	r3, [r2, #0]
	SCH_Add_Task(fsm_switch_state_auto_red_yellow, time_red_green, 0); // NEXT STATE
 80004d2:	4b08      	ldr	r3, [pc, #32]	@ (80004f4 <fsm_switch_state_auto_red_green+0x84>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	2200      	movs	r2, #0
 80004d8:	4619      	mov	r1, r3
 80004da:	480b      	ldr	r0, [pc, #44]	@ (8000508 <fsm_switch_state_auto_red_green+0x98>)
 80004dc:	f000 ff60 	bl	80013a0 <SCH_Add_Task>
	nextTask_Switch_State = fsm_switch_state_auto_red_yellow;
 80004e0:	4b0a      	ldr	r3, [pc, #40]	@ (800050c <fsm_switch_state_auto_red_green+0x9c>)
 80004e2:	4a09      	ldr	r2, [pc, #36]	@ (8000508 <fsm_switch_state_auto_red_green+0x98>)
 80004e4:	601a      	str	r2, [r3, #0]

}
 80004e6:	bf00      	nop
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	40010800 	.word	0x40010800
 80004f0:	200000b0 	.word	0x200000b0
 80004f4:	20000014 	.word	0x20000014
 80004f8:	20000018 	.word	0x20000018
 80004fc:	10624dd3 	.word	0x10624dd3
 8000500:	200000b4 	.word	0x200000b4
 8000504:	200000b8 	.word	0x200000b8
 8000508:	08000511 	.word	0x08000511
 800050c:	200000a4 	.word	0x200000a4

08000510 <fsm_switch_state_auto_red_yellow>:
void fsm_switch_state_auto_red_yellow(){
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET); // green1 off
 8000514:	2200      	movs	r2, #0
 8000516:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800051a:	4812      	ldr	r0, [pc, #72]	@ (8000564 <fsm_switch_state_auto_red_yellow+0x54>)
 800051c:	f001 fc8f 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET); // yellow1 on
 8000520:	2201      	movs	r2, #1
 8000522:	2180      	movs	r1, #128	@ 0x80
 8000524:	480f      	ldr	r0, [pc, #60]	@ (8000564 <fsm_switch_state_auto_red_yellow+0x54>)
 8000526:	f001 fc8a 	bl	8001e3e <HAL_GPIO_WritePin>
	status = auto_red_yellow;
 800052a:	4b0f      	ldr	r3, [pc, #60]	@ (8000568 <fsm_switch_state_auto_red_yellow+0x58>)
 800052c:	2202      	movs	r2, #2
 800052e:	601a      	str	r2, [r3, #0]
	count0 = count1 = time_red_yellow/1000;;
 8000530:	4b0e      	ldr	r3, [pc, #56]	@ (800056c <fsm_switch_state_auto_red_yellow+0x5c>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4a0e      	ldr	r2, [pc, #56]	@ (8000570 <fsm_switch_state_auto_red_yellow+0x60>)
 8000536:	fb82 1203 	smull	r1, r2, r2, r3
 800053a:	1192      	asrs	r2, r2, #6
 800053c:	17db      	asrs	r3, r3, #31
 800053e:	1ad3      	subs	r3, r2, r3
 8000540:	4a0c      	ldr	r2, [pc, #48]	@ (8000574 <fsm_switch_state_auto_red_yellow+0x64>)
 8000542:	6013      	str	r3, [r2, #0]
 8000544:	4b0b      	ldr	r3, [pc, #44]	@ (8000574 <fsm_switch_state_auto_red_yellow+0x64>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	4a0b      	ldr	r2, [pc, #44]	@ (8000578 <fsm_switch_state_auto_red_yellow+0x68>)
 800054a:	6013      	str	r3, [r2, #0]
	SCH_Add_Task(fsm_switch_state_auto_green_red, time_red_yellow, 0); // NEXT STATE
 800054c:	4b07      	ldr	r3, [pc, #28]	@ (800056c <fsm_switch_state_auto_red_yellow+0x5c>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2200      	movs	r2, #0
 8000552:	4619      	mov	r1, r3
 8000554:	4809      	ldr	r0, [pc, #36]	@ (800057c <fsm_switch_state_auto_red_yellow+0x6c>)
 8000556:	f000 ff23 	bl	80013a0 <SCH_Add_Task>
	nextTask_Switch_State = fsm_switch_state_auto_green_red;
 800055a:	4b09      	ldr	r3, [pc, #36]	@ (8000580 <fsm_switch_state_auto_red_yellow+0x70>)
 800055c:	4a07      	ldr	r2, [pc, #28]	@ (800057c <fsm_switch_state_auto_red_yellow+0x6c>)
 800055e:	601a      	str	r2, [r3, #0]

}
 8000560:	bf00      	nop
 8000562:	bd80      	pop	{r7, pc}
 8000564:	40010800 	.word	0x40010800
 8000568:	200000b0 	.word	0x200000b0
 800056c:	20000018 	.word	0x20000018
 8000570:	10624dd3 	.word	0x10624dd3
 8000574:	200000b8 	.word	0x200000b8
 8000578:	200000b4 	.word	0x200000b4
 800057c:	08000585 	.word	0x08000585
 8000580:	200000a4 	.word	0x200000a4

08000584 <fsm_switch_state_auto_green_red>:
void fsm_switch_state_auto_green_red(){
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, RESET); // red 0 off
 8000588:	2200      	movs	r2, #0
 800058a:	2108      	movs	r1, #8
 800058c:	481b      	ldr	r0, [pc, #108]	@ (80005fc <fsm_switch_state_auto_green_red+0x78>)
 800058e:	f001 fc56 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET); // yellow 1 off
 8000592:	2200      	movs	r2, #0
 8000594:	2180      	movs	r1, #128	@ 0x80
 8000596:	4819      	ldr	r0, [pc, #100]	@ (80005fc <fsm_switch_state_auto_green_red+0x78>)
 8000598:	f001 fc51 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, SET); // green 0 on
 800059c:	2201      	movs	r2, #1
 800059e:	2120      	movs	r1, #32
 80005a0:	4816      	ldr	r0, [pc, #88]	@ (80005fc <fsm_switch_state_auto_green_red+0x78>)
 80005a2:	f001 fc4c 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET); // red 1 on
 80005a6:	2201      	movs	r2, #1
 80005a8:	2140      	movs	r1, #64	@ 0x40
 80005aa:	4814      	ldr	r0, [pc, #80]	@ (80005fc <fsm_switch_state_auto_green_red+0x78>)
 80005ac:	f001 fc47 	bl	8001e3e <HAL_GPIO_WritePin>
	status = auto_green_red;
 80005b0:	4b13      	ldr	r3, [pc, #76]	@ (8000600 <fsm_switch_state_auto_green_red+0x7c>)
 80005b2:	2203      	movs	r2, #3
 80005b4:	601a      	str	r2, [r3, #0]
	count0 = (time_red_green)/1000;
 80005b6:	4b13      	ldr	r3, [pc, #76]	@ (8000604 <fsm_switch_state_auto_green_red+0x80>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a13      	ldr	r2, [pc, #76]	@ (8000608 <fsm_switch_state_auto_green_red+0x84>)
 80005bc:	fb82 1203 	smull	r1, r2, r2, r3
 80005c0:	1192      	asrs	r2, r2, #6
 80005c2:	17db      	asrs	r3, r3, #31
 80005c4:	1ad3      	subs	r3, r2, r3
 80005c6:	4a11      	ldr	r2, [pc, #68]	@ (800060c <fsm_switch_state_auto_green_red+0x88>)
 80005c8:	6013      	str	r3, [r2, #0]
	count1 = (time_red_green + time_red_yellow)/1000;
 80005ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000604 <fsm_switch_state_auto_green_red+0x80>)
 80005cc:	681a      	ldr	r2, [r3, #0]
 80005ce:	4b10      	ldr	r3, [pc, #64]	@ (8000610 <fsm_switch_state_auto_green_red+0x8c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4413      	add	r3, r2
 80005d4:	4a0c      	ldr	r2, [pc, #48]	@ (8000608 <fsm_switch_state_auto_green_red+0x84>)
 80005d6:	fb82 1203 	smull	r1, r2, r2, r3
 80005da:	1192      	asrs	r2, r2, #6
 80005dc:	17db      	asrs	r3, r3, #31
 80005de:	1ad3      	subs	r3, r2, r3
 80005e0:	4a0c      	ldr	r2, [pc, #48]	@ (8000614 <fsm_switch_state_auto_green_red+0x90>)
 80005e2:	6013      	str	r3, [r2, #0]
	SCH_Add_Task(fsm_switch_state_auto_yellow_red, time_red_green, 0);// NEXT STATE
 80005e4:	4b07      	ldr	r3, [pc, #28]	@ (8000604 <fsm_switch_state_auto_green_red+0x80>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	2200      	movs	r2, #0
 80005ea:	4619      	mov	r1, r3
 80005ec:	480a      	ldr	r0, [pc, #40]	@ (8000618 <fsm_switch_state_auto_green_red+0x94>)
 80005ee:	f000 fed7 	bl	80013a0 <SCH_Add_Task>
	nextTask_Switch_State = fsm_switch_state_auto_yellow_red;
 80005f2:	4b0a      	ldr	r3, [pc, #40]	@ (800061c <fsm_switch_state_auto_green_red+0x98>)
 80005f4:	4a08      	ldr	r2, [pc, #32]	@ (8000618 <fsm_switch_state_auto_green_red+0x94>)
 80005f6:	601a      	str	r2, [r3, #0]
}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	40010800 	.word	0x40010800
 8000600:	200000b0 	.word	0x200000b0
 8000604:	20000014 	.word	0x20000014
 8000608:	10624dd3 	.word	0x10624dd3
 800060c:	200000b4 	.word	0x200000b4
 8000610:	20000018 	.word	0x20000018
 8000614:	200000b8 	.word	0x200000b8
 8000618:	08000621 	.word	0x08000621
 800061c:	200000a4 	.word	0x200000a4

08000620 <fsm_switch_state_auto_yellow_red>:
void fsm_switch_state_auto_yellow_red(){
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Y0_GPIO_Port, Y0_Pin, SET); // yellow 0 on
 8000624:	2201      	movs	r2, #1
 8000626:	2110      	movs	r1, #16
 8000628:	4812      	ldr	r0, [pc, #72]	@ (8000674 <fsm_switch_state_auto_yellow_red+0x54>)
 800062a:	f001 fc08 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, RESET); // green 0 off
 800062e:	2200      	movs	r2, #0
 8000630:	2120      	movs	r1, #32
 8000632:	4810      	ldr	r0, [pc, #64]	@ (8000674 <fsm_switch_state_auto_yellow_red+0x54>)
 8000634:	f001 fc03 	bl	8001e3e <HAL_GPIO_WritePin>
	status = auto_yellow_red;
 8000638:	4b0f      	ldr	r3, [pc, #60]	@ (8000678 <fsm_switch_state_auto_yellow_red+0x58>)
 800063a:	2204      	movs	r2, #4
 800063c:	601a      	str	r2, [r3, #0]
	count0 = count1 = time_red_yellow/1000;
 800063e:	4b0f      	ldr	r3, [pc, #60]	@ (800067c <fsm_switch_state_auto_yellow_red+0x5c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a0f      	ldr	r2, [pc, #60]	@ (8000680 <fsm_switch_state_auto_yellow_red+0x60>)
 8000644:	fb82 1203 	smull	r1, r2, r2, r3
 8000648:	1192      	asrs	r2, r2, #6
 800064a:	17db      	asrs	r3, r3, #31
 800064c:	1ad3      	subs	r3, r2, r3
 800064e:	4a0d      	ldr	r2, [pc, #52]	@ (8000684 <fsm_switch_state_auto_yellow_red+0x64>)
 8000650:	6013      	str	r3, [r2, #0]
 8000652:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <fsm_switch_state_auto_yellow_red+0x64>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	4a0c      	ldr	r2, [pc, #48]	@ (8000688 <fsm_switch_state_auto_yellow_red+0x68>)
 8000658:	6013      	str	r3, [r2, #0]
	SCH_Add_Task(fsm_switch_state_auto_red_green, time_red_yellow, 0);
 800065a:	4b08      	ldr	r3, [pc, #32]	@ (800067c <fsm_switch_state_auto_yellow_red+0x5c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2200      	movs	r2, #0
 8000660:	4619      	mov	r1, r3
 8000662:	480a      	ldr	r0, [pc, #40]	@ (800068c <fsm_switch_state_auto_yellow_red+0x6c>)
 8000664:	f000 fe9c 	bl	80013a0 <SCH_Add_Task>
	nextTask_Switch_State = fsm_switch_state_auto_red_green;
 8000668:	4b09      	ldr	r3, [pc, #36]	@ (8000690 <fsm_switch_state_auto_yellow_red+0x70>)
 800066a:	4a08      	ldr	r2, [pc, #32]	@ (800068c <fsm_switch_state_auto_yellow_red+0x6c>)
 800066c:	601a      	str	r2, [r3, #0]
}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40010800 	.word	0x40010800
 8000678:	200000b0 	.word	0x200000b0
 800067c:	20000018 	.word	0x20000018
 8000680:	10624dd3 	.word	0x10624dd3
 8000684:	200000b8 	.word	0x200000b8
 8000688:	200000b4 	.word	0x200000b4
 800068c:	08000471 	.word	0x08000471
 8000690:	200000a4 	.word	0x200000a4

08000694 <count_1_second>:
void count_1_second(){
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
	if(count0 > 0)
 8000698:	4b0d      	ldr	r3, [pc, #52]	@ (80006d0 <count_1_second+0x3c>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	2b00      	cmp	r3, #0
 800069e:	dd04      	ble.n	80006aa <count_1_second+0x16>
		count0 --;
 80006a0:	4b0b      	ldr	r3, [pc, #44]	@ (80006d0 <count_1_second+0x3c>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	3b01      	subs	r3, #1
 80006a6:	4a0a      	ldr	r2, [pc, #40]	@ (80006d0 <count_1_second+0x3c>)
 80006a8:	6013      	str	r3, [r2, #0]
	if(count1 > 0)
 80006aa:	4b0a      	ldr	r3, [pc, #40]	@ (80006d4 <count_1_second+0x40>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	dd04      	ble.n	80006bc <count_1_second+0x28>
		count1 --;
 80006b2:	4b08      	ldr	r3, [pc, #32]	@ (80006d4 <count_1_second+0x40>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	3b01      	subs	r3, #1
 80006b8:	4a06      	ldr	r2, [pc, #24]	@ (80006d4 <count_1_second+0x40>)
 80006ba:	6013      	str	r3, [r2, #0]
	updateClockBuffer(count0, count1);
 80006bc:	4b04      	ldr	r3, [pc, #16]	@ (80006d0 <count_1_second+0x3c>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a04      	ldr	r2, [pc, #16]	@ (80006d4 <count_1_second+0x40>)
 80006c2:	6812      	ldr	r2, [r2, #0]
 80006c4:	4611      	mov	r1, r2
 80006c6:	4618      	mov	r0, r3
 80006c8:	f000 fcba 	bl	8001040 <updateClockBuffer>
}
 80006cc:	bf00      	nop
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	200000b4 	.word	0x200000b4
 80006d4:	200000b8 	.word	0x200000b8

080006d8 <fsm_manual>:
 *  Created on: Nov 19, 2024
 *      Author: HOME
 */
#include "fsm_manual.h"

void fsm_manual(){
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	switch (status) {
 80006dc:	4b78      	ldr	r3, [pc, #480]	@ (80008c0 <fsm_manual+0x1e8>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	2b05      	cmp	r3, #5
 80006e2:	d002      	beq.n	80006ea <fsm_manual+0x12>
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d05c      	beq.n	80007a2 <fsm_manual+0xca>
				SCH_Add_Task(fsm_switch_state_auto_yellow_red, time_red_green, 0);
				return;
			}
			break;
		default:
			return;
 80006e8:	e0e9      	b.n	80008be <fsm_manual+0x1e6>
			if(isButtonPress(1) == 1){
 80006ea:	2001      	movs	r0, #1
 80006ec:	f7ff fd76 	bl	80001dc <isButtonPress>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b01      	cmp	r3, #1
 80006f4:	d117      	bne.n	8000726 <fsm_manual+0x4e>
				status = manual_green_red;
 80006f6:	4b72      	ldr	r3, [pc, #456]	@ (80008c0 <fsm_manual+0x1e8>)
 80006f8:	2206      	movs	r2, #6
 80006fa:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 80006fc:	2201      	movs	r2, #1
 80006fe:	2140      	movs	r1, #64	@ 0x40
 8000700:	4870      	ldr	r0, [pc, #448]	@ (80008c4 <fsm_manual+0x1ec>)
 8000702:	f001 fb9c 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, SET);
 8000706:	2201      	movs	r2, #1
 8000708:	2120      	movs	r1, #32
 800070a:	486e      	ldr	r0, [pc, #440]	@ (80008c4 <fsm_manual+0x1ec>)
 800070c:	f001 fb97 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, RESET);
 8000710:	2200      	movs	r2, #0
 8000712:	2108      	movs	r1, #8
 8000714:	486b      	ldr	r0, [pc, #428]	@ (80008c4 <fsm_manual+0x1ec>)
 8000716:	f001 fb92 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 800071a:	2200      	movs	r2, #0
 800071c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000720:	4868      	ldr	r0, [pc, #416]	@ (80008c4 <fsm_manual+0x1ec>)
 8000722:	f001 fb8c 	bl	8001e3e <HAL_GPIO_WritePin>
			if(isButtonPress(0) == 1){
 8000726:	2000      	movs	r0, #0
 8000728:	f7ff fd58 	bl	80001dc <isButtonPress>
 800072c:	4603      	mov	r3, r0
 800072e:	2b01      	cmp	r3, #1
 8000730:	f040 8092 	bne.w	8000858 <fsm_manual+0x180>
				SCH_Add_Task(fsm_auto_run, 10, 10);
 8000734:	220a      	movs	r2, #10
 8000736:	210a      	movs	r1, #10
 8000738:	4863      	ldr	r0, [pc, #396]	@ (80008c8 <fsm_manual+0x1f0>)
 800073a:	f000 fe31 	bl	80013a0 <SCH_Add_Task>
				SCH_Add_Task(Scan7SEG, 10, 250);
 800073e:	22fa      	movs	r2, #250	@ 0xfa
 8000740:	210a      	movs	r1, #10
 8000742:	4862      	ldr	r0, [pc, #392]	@ (80008cc <fsm_manual+0x1f4>)
 8000744:	f000 fe2c 	bl	80013a0 <SCH_Add_Task>
				SCH_Delete_Task(fsm_manual);
 8000748:	4861      	ldr	r0, [pc, #388]	@ (80008d0 <fsm_manual+0x1f8>)
 800074a:	f000 ff0d 	bl	8001568 <SCH_Delete_Task>
				status = auto_red_green;
 800074e:	4b5c      	ldr	r3, [pc, #368]	@ (80008c0 <fsm_manual+0x1e8>)
 8000750:	2201      	movs	r2, #1
 8000752:	601a      	str	r2, [r3, #0]
				count0 = (time_red_green + time_red_yellow)/1000;
 8000754:	4b5f      	ldr	r3, [pc, #380]	@ (80008d4 <fsm_manual+0x1fc>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	4b5f      	ldr	r3, [pc, #380]	@ (80008d8 <fsm_manual+0x200>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4413      	add	r3, r2
 800075e:	4a5f      	ldr	r2, [pc, #380]	@ (80008dc <fsm_manual+0x204>)
 8000760:	fb82 1203 	smull	r1, r2, r2, r3
 8000764:	1192      	asrs	r2, r2, #6
 8000766:	17db      	asrs	r3, r3, #31
 8000768:	1ad3      	subs	r3, r2, r3
 800076a:	4a5d      	ldr	r2, [pc, #372]	@ (80008e0 <fsm_manual+0x208>)
 800076c:	6013      	str	r3, [r2, #0]
				count1 = time_red_green / 1000;
 800076e:	4b59      	ldr	r3, [pc, #356]	@ (80008d4 <fsm_manual+0x1fc>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a5a      	ldr	r2, [pc, #360]	@ (80008dc <fsm_manual+0x204>)
 8000774:	fb82 1203 	smull	r1, r2, r2, r3
 8000778:	1192      	asrs	r2, r2, #6
 800077a:	17db      	asrs	r3, r3, #31
 800077c:	1ad3      	subs	r3, r2, r3
 800077e:	4a59      	ldr	r2, [pc, #356]	@ (80008e4 <fsm_manual+0x20c>)
 8000780:	6013      	str	r3, [r2, #0]
				updateClockBuffer(count0, count1);
 8000782:	4b57      	ldr	r3, [pc, #348]	@ (80008e0 <fsm_manual+0x208>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a57      	ldr	r2, [pc, #348]	@ (80008e4 <fsm_manual+0x20c>)
 8000788:	6812      	ldr	r2, [r2, #0]
 800078a:	4611      	mov	r1, r2
 800078c:	4618      	mov	r0, r3
 800078e:	f000 fc57 	bl	8001040 <updateClockBuffer>
				SCH_Add_Task(fsm_switch_state_auto_red_yellow, time_red_green, 0);
 8000792:	4b50      	ldr	r3, [pc, #320]	@ (80008d4 <fsm_manual+0x1fc>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	2200      	movs	r2, #0
 8000798:	4619      	mov	r1, r3
 800079a:	4853      	ldr	r0, [pc, #332]	@ (80008e8 <fsm_manual+0x210>)
 800079c:	f000 fe00 	bl	80013a0 <SCH_Add_Task>
				return;
 80007a0:	e08d      	b.n	80008be <fsm_manual+0x1e6>
			if(isButtonPress(1) == 1){
 80007a2:	2001      	movs	r0, #1
 80007a4:	f7ff fd1a 	bl	80001dc <isButtonPress>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d117      	bne.n	80007de <fsm_manual+0x106>
				status = manual_red_green;
 80007ae:	4b44      	ldr	r3, [pc, #272]	@ (80008c0 <fsm_manual+0x1e8>)
 80007b0:	2205      	movs	r2, #5
 80007b2:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, SET);
 80007b4:	2201      	movs	r2, #1
 80007b6:	2108      	movs	r1, #8
 80007b8:	4842      	ldr	r0, [pc, #264]	@ (80008c4 <fsm_manual+0x1ec>)
 80007ba:	f001 fb40 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 80007be:	2201      	movs	r2, #1
 80007c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007c4:	483f      	ldr	r0, [pc, #252]	@ (80008c4 <fsm_manual+0x1ec>)
 80007c6:	f001 fb3a 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 80007ca:	2200      	movs	r2, #0
 80007cc:	2140      	movs	r1, #64	@ 0x40
 80007ce:	483d      	ldr	r0, [pc, #244]	@ (80008c4 <fsm_manual+0x1ec>)
 80007d0:	f001 fb35 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	2120      	movs	r1, #32
 80007d8:	483a      	ldr	r0, [pc, #232]	@ (80008c4 <fsm_manual+0x1ec>)
 80007da:	f001 fb30 	bl	8001e3e <HAL_GPIO_WritePin>
			if(isButtonPress(0) == 1){
 80007de:	2000      	movs	r0, #0
 80007e0:	f7ff fcfc 	bl	80001dc <isButtonPress>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d138      	bne.n	800085c <fsm_manual+0x184>
				SCH_Add_Task(fsm_auto_run, 10, 10);
 80007ea:	220a      	movs	r2, #10
 80007ec:	210a      	movs	r1, #10
 80007ee:	4836      	ldr	r0, [pc, #216]	@ (80008c8 <fsm_manual+0x1f0>)
 80007f0:	f000 fdd6 	bl	80013a0 <SCH_Add_Task>
				SCH_Add_Task(Scan7SEG, 10, 250);
 80007f4:	22fa      	movs	r2, #250	@ 0xfa
 80007f6:	210a      	movs	r1, #10
 80007f8:	4834      	ldr	r0, [pc, #208]	@ (80008cc <fsm_manual+0x1f4>)
 80007fa:	f000 fdd1 	bl	80013a0 <SCH_Add_Task>
				SCH_Delete_Task(fsm_manual);
 80007fe:	4834      	ldr	r0, [pc, #208]	@ (80008d0 <fsm_manual+0x1f8>)
 8000800:	f000 feb2 	bl	8001568 <SCH_Delete_Task>
				status = auto_green_red;
 8000804:	4b2e      	ldr	r3, [pc, #184]	@ (80008c0 <fsm_manual+0x1e8>)
 8000806:	2203      	movs	r2, #3
 8000808:	601a      	str	r2, [r3, #0]
				count0 = time_red_green/1000;
 800080a:	4b32      	ldr	r3, [pc, #200]	@ (80008d4 <fsm_manual+0x1fc>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4a33      	ldr	r2, [pc, #204]	@ (80008dc <fsm_manual+0x204>)
 8000810:	fb82 1203 	smull	r1, r2, r2, r3
 8000814:	1192      	asrs	r2, r2, #6
 8000816:	17db      	asrs	r3, r3, #31
 8000818:	1ad3      	subs	r3, r2, r3
 800081a:	4a31      	ldr	r2, [pc, #196]	@ (80008e0 <fsm_manual+0x208>)
 800081c:	6013      	str	r3, [r2, #0]
				count1 =   (time_red_green + time_red_yellow)/1000;
 800081e:	4b2d      	ldr	r3, [pc, #180]	@ (80008d4 <fsm_manual+0x1fc>)
 8000820:	681a      	ldr	r2, [r3, #0]
 8000822:	4b2d      	ldr	r3, [pc, #180]	@ (80008d8 <fsm_manual+0x200>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4413      	add	r3, r2
 8000828:	4a2c      	ldr	r2, [pc, #176]	@ (80008dc <fsm_manual+0x204>)
 800082a:	fb82 1203 	smull	r1, r2, r2, r3
 800082e:	1192      	asrs	r2, r2, #6
 8000830:	17db      	asrs	r3, r3, #31
 8000832:	1ad3      	subs	r3, r2, r3
 8000834:	4a2b      	ldr	r2, [pc, #172]	@ (80008e4 <fsm_manual+0x20c>)
 8000836:	6013      	str	r3, [r2, #0]
				updateClockBuffer(count0, count1);
 8000838:	4b29      	ldr	r3, [pc, #164]	@ (80008e0 <fsm_manual+0x208>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a29      	ldr	r2, [pc, #164]	@ (80008e4 <fsm_manual+0x20c>)
 800083e:	6812      	ldr	r2, [r2, #0]
 8000840:	4611      	mov	r1, r2
 8000842:	4618      	mov	r0, r3
 8000844:	f000 fbfc 	bl	8001040 <updateClockBuffer>
				SCH_Add_Task(fsm_switch_state_auto_yellow_red, time_red_green, 0);
 8000848:	4b22      	ldr	r3, [pc, #136]	@ (80008d4 <fsm_manual+0x1fc>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2200      	movs	r2, #0
 800084e:	4619      	mov	r1, r3
 8000850:	4826      	ldr	r0, [pc, #152]	@ (80008ec <fsm_manual+0x214>)
 8000852:	f000 fda5 	bl	80013a0 <SCH_Add_Task>
				return;
 8000856:	e032      	b.n	80008be <fsm_manual+0x1e6>
			break;
 8000858:	bf00      	nop
 800085a:	e000      	b.n	800085e <fsm_manual+0x186>
			break;
 800085c:	bf00      	nop
	}
	// -------SWITCHING SETTING MODE ------------
	if(isButtonPress(2) == 1){
 800085e:	2002      	movs	r0, #2
 8000860:	f7ff fcbc 	bl	80001dc <isButtonPress>
 8000864:	4603      	mov	r3, r0
 8000866:	2b01      	cmp	r3, #1
 8000868:	d129      	bne.n	80008be <fsm_manual+0x1e6>
		time_red_yellow = 0;
 800086a:	4b1b      	ldr	r3, [pc, #108]	@ (80008d8 <fsm_manual+0x200>)
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
		time_red_green = 0;
 8000870:	4b18      	ldr	r3, [pc, #96]	@ (80008d4 <fsm_manual+0x1fc>)
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
		updateClockBuffer(0, 1);
 8000876:	2101      	movs	r1, #1
 8000878:	2000      	movs	r0, #0
 800087a:	f000 fbe1 	bl	8001040 <updateClockBuffer>
		status = set_green;
 800087e:	4b10      	ldr	r3, [pc, #64]	@ (80008c0 <fsm_manual+0x1e8>)
 8000880:	2208      	movs	r2, #8
 8000882:	601a      	str	r2, [r3, #0]
		SCH_Delete_Task(fsm_manual);
 8000884:	4812      	ldr	r0, [pc, #72]	@ (80008d0 <fsm_manual+0x1f8>)
 8000886:	f000 fe6f 	bl	8001568 <SCH_Delete_Task>
		SCH_Delete_Task(count_1_second);
 800088a:	4819      	ldr	r0, [pc, #100]	@ (80008f0 <fsm_manual+0x218>)
 800088c:	f000 fe6c 	bl	8001568 <SCH_Delete_Task>
		SCH_Add_Task(fsm_setting, 100, 10);
 8000890:	220a      	movs	r2, #10
 8000892:	2164      	movs	r1, #100	@ 0x64
 8000894:	4817      	ldr	r0, [pc, #92]	@ (80008f4 <fsm_manual+0x21c>)
 8000896:	f000 fd83 	bl	80013a0 <SCH_Add_Task>
		SCH_Add_Task(Scan7SEG, 10, 250);
 800089a:	22fa      	movs	r2, #250	@ 0xfa
 800089c:	210a      	movs	r1, #10
 800089e:	480b      	ldr	r0, [pc, #44]	@ (80008cc <fsm_manual+0x1f4>)
 80008a0:	f000 fd7e 	bl	80013a0 <SCH_Add_Task>
		single_LED_off();
 80008a4:	f000 fc08 	bl	80010b8 <single_LED_off>
		HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, 1);
 80008a8:	2201      	movs	r2, #1
 80008aa:	2120      	movs	r1, #32
 80008ac:	4805      	ldr	r0, [pc, #20]	@ (80008c4 <fsm_manual+0x1ec>)
 80008ae:	f001 fac6 	bl	8001e3e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, 1);
 80008b2:	2201      	movs	r2, #1
 80008b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008b8:	4802      	ldr	r0, [pc, #8]	@ (80008c4 <fsm_manual+0x1ec>)
 80008ba:	f001 fac0 	bl	8001e3e <HAL_GPIO_WritePin>
	}
}
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	200000b0 	.word	0x200000b0
 80008c4:	40010800 	.word	0x40010800
 80008c8:	08000211 	.word	0x08000211
 80008cc:	08000be9 	.word	0x08000be9
 80008d0:	080006d9 	.word	0x080006d9
 80008d4:	20000014 	.word	0x20000014
 80008d8:	20000018 	.word	0x20000018
 80008dc:	10624dd3 	.word	0x10624dd3
 80008e0:	200000b4 	.word	0x200000b4
 80008e4:	200000b8 	.word	0x200000b8
 80008e8:	08000511 	.word	0x08000511
 80008ec:	08000621 	.word	0x08000621
 80008f0:	08000695 	.word	0x08000695
 80008f4:	080008f9 	.word	0x080008f9

080008f8 <fsm_setting>:
#include "fsm_setting.h"

int increment[5] = {1000,2000,5000,10000,20000};
int i = 0;
int temp =0 ;
void fsm_setting(){
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
	switch (status) {
 80008fc:	4b8a      	ldr	r3, [pc, #552]	@ (8000b28 <fsm_setting+0x230>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b07      	cmp	r3, #7
 8000902:	d074      	beq.n	80009ee <fsm_setting+0xf6>
 8000904:	2b08      	cmp	r3, #8
 8000906:	f040 810c 	bne.w	8000b22 <fsm_setting+0x22a>
		case set_green:
			if(isButtonPress(0) == 1){  // TIME INCREASE
 800090a:	2000      	movs	r0, #0
 800090c:	f7ff fc66 	bl	80001dc <isButtonPress>
 8000910:	4603      	mov	r3, r0
 8000912:	2b01      	cmp	r3, #1
 8000914:	d12b      	bne.n	800096e <fsm_setting+0x76>
				time_red_green += increment[i];
 8000916:	4b85      	ldr	r3, [pc, #532]	@ (8000b2c <fsm_setting+0x234>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4a85      	ldr	r2, [pc, #532]	@ (8000b30 <fsm_setting+0x238>)
 800091c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000920:	4b84      	ldr	r3, [pc, #528]	@ (8000b34 <fsm_setting+0x23c>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4413      	add	r3, r2
 8000926:	4a83      	ldr	r2, [pc, #524]	@ (8000b34 <fsm_setting+0x23c>)
 8000928:	6013      	str	r3, [r2, #0]
				temp = time_red_green;
 800092a:	4b82      	ldr	r3, [pc, #520]	@ (8000b34 <fsm_setting+0x23c>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	4a82      	ldr	r2, [pc, #520]	@ (8000b38 <fsm_setting+0x240>)
 8000930:	6013      	str	r3, [r2, #0]
				if(time_red_green > 98000){
 8000932:	4b80      	ldr	r3, [pc, #512]	@ (8000b34 <fsm_setting+0x23c>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4a81      	ldr	r2, [pc, #516]	@ (8000b3c <fsm_setting+0x244>)
 8000938:	4293      	cmp	r3, r2
 800093a:	dd02      	ble.n	8000942 <fsm_setting+0x4a>
					time_red_green = 0;
 800093c:	4b7d      	ldr	r3, [pc, #500]	@ (8000b34 <fsm_setting+0x23c>)
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
				}
				updateClockBuffer(time_red_green/1000, increment[i]/1000);
 8000942:	4b7c      	ldr	r3, [pc, #496]	@ (8000b34 <fsm_setting+0x23c>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a7e      	ldr	r2, [pc, #504]	@ (8000b40 <fsm_setting+0x248>)
 8000948:	fb82 1203 	smull	r1, r2, r2, r3
 800094c:	1192      	asrs	r2, r2, #6
 800094e:	17db      	asrs	r3, r3, #31
 8000950:	1ad0      	subs	r0, r2, r3
 8000952:	4b76      	ldr	r3, [pc, #472]	@ (8000b2c <fsm_setting+0x234>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a76      	ldr	r2, [pc, #472]	@ (8000b30 <fsm_setting+0x238>)
 8000958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800095c:	4a78      	ldr	r2, [pc, #480]	@ (8000b40 <fsm_setting+0x248>)
 800095e:	fb82 1203 	smull	r1, r2, r2, r3
 8000962:	1192      	asrs	r2, r2, #6
 8000964:	17db      	asrs	r3, r3, #31
 8000966:	1ad3      	subs	r3, r2, r3
 8000968:	4619      	mov	r1, r3
 800096a:	f000 fb69 	bl	8001040 <updateClockBuffer>
			}
			if(isButtonPress(2) == 1){
 800096e:	2002      	movs	r0, #2
 8000970:	f7ff fc34 	bl	80001dc <isButtonPress>
 8000974:	4603      	mov	r3, r0
 8000976:	2b01      	cmp	r3, #1
 8000978:	f040 80a7 	bne.w	8000aca <fsm_setting+0x1d2>
				i = 0;
 800097c:	4b6b      	ldr	r3, [pc, #428]	@ (8000b2c <fsm_setting+0x234>)
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
				updateClockBuffer(time_red_yellow/1000, increment[i]/1000);
 8000982:	4b70      	ldr	r3, [pc, #448]	@ (8000b44 <fsm_setting+0x24c>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a6e      	ldr	r2, [pc, #440]	@ (8000b40 <fsm_setting+0x248>)
 8000988:	fb82 1203 	smull	r1, r2, r2, r3
 800098c:	1192      	asrs	r2, r2, #6
 800098e:	17db      	asrs	r3, r3, #31
 8000990:	1ad0      	subs	r0, r2, r3
 8000992:	4b66      	ldr	r3, [pc, #408]	@ (8000b2c <fsm_setting+0x234>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a66      	ldr	r2, [pc, #408]	@ (8000b30 <fsm_setting+0x238>)
 8000998:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800099c:	4a68      	ldr	r2, [pc, #416]	@ (8000b40 <fsm_setting+0x248>)
 800099e:	fb82 1203 	smull	r1, r2, r2, r3
 80009a2:	1192      	asrs	r2, r2, #6
 80009a4:	17db      	asrs	r3, r3, #31
 80009a6:	1ad3      	subs	r3, r2, r3
 80009a8:	4619      	mov	r1, r3
 80009aa:	f000 fb49 	bl	8001040 <updateClockBuffer>
				temp = time_red_yellow;
 80009ae:	4b65      	ldr	r3, [pc, #404]	@ (8000b44 <fsm_setting+0x24c>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4a61      	ldr	r2, [pc, #388]	@ (8000b38 <fsm_setting+0x240>)
 80009b4:	6013      	str	r3, [r2, #0]
				status = set_yellow;
 80009b6:	4b5c      	ldr	r3, [pc, #368]	@ (8000b28 <fsm_setting+0x230>)
 80009b8:	2207      	movs	r2, #7
 80009ba:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, RESET);
 80009bc:	2200      	movs	r2, #0
 80009be:	2120      	movs	r1, #32
 80009c0:	4861      	ldr	r0, [pc, #388]	@ (8000b48 <fsm_setting+0x250>)
 80009c2:	f001 fa3c 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009cc:	485e      	ldr	r0, [pc, #376]	@ (8000b48 <fsm_setting+0x250>)
 80009ce:	f001 fa36 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y0_GPIO_Port, Y0_Pin, SET);
 80009d2:	2201      	movs	r2, #1
 80009d4:	2110      	movs	r1, #16
 80009d6:	485c      	ldr	r0, [pc, #368]	@ (8000b48 <fsm_setting+0x250>)
 80009d8:	f001 fa31 	bl	8001e3e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
 80009dc:	2201      	movs	r2, #1
 80009de:	2180      	movs	r1, #128	@ 0x80
 80009e0:	4859      	ldr	r0, [pc, #356]	@ (8000b48 <fsm_setting+0x250>)
 80009e2:	f001 fa2c 	bl	8001e3e <HAL_GPIO_WritePin>
				i = 0;
 80009e6:	4b51      	ldr	r3, [pc, #324]	@ (8000b2c <fsm_setting+0x234>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	601a      	str	r2, [r3, #0]
			}
			break;
 80009ec:	e06d      	b.n	8000aca <fsm_setting+0x1d2>
		case set_yellow:
			if(isButtonPress(0) == 1){
 80009ee:	2000      	movs	r0, #0
 80009f0:	f7ff fbf4 	bl	80001dc <isButtonPress>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d123      	bne.n	8000a42 <fsm_setting+0x14a>
				time_red_yellow += increment[i];
 80009fa:	4b4c      	ldr	r3, [pc, #304]	@ (8000b2c <fsm_setting+0x234>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	4a4c      	ldr	r2, [pc, #304]	@ (8000b30 <fsm_setting+0x238>)
 8000a00:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a04:	4b4f      	ldr	r3, [pc, #316]	@ (8000b44 <fsm_setting+0x24c>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4413      	add	r3, r2
 8000a0a:	4a4e      	ldr	r2, [pc, #312]	@ (8000b44 <fsm_setting+0x24c>)
 8000a0c:	6013      	str	r3, [r2, #0]
				temp = time_red_yellow;
 8000a0e:	4b4d      	ldr	r3, [pc, #308]	@ (8000b44 <fsm_setting+0x24c>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4a49      	ldr	r2, [pc, #292]	@ (8000b38 <fsm_setting+0x240>)
 8000a14:	6013      	str	r3, [r2, #0]
				updateClockBuffer(time_red_yellow/1000, increment[i]/1000);
 8000a16:	4b4b      	ldr	r3, [pc, #300]	@ (8000b44 <fsm_setting+0x24c>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a49      	ldr	r2, [pc, #292]	@ (8000b40 <fsm_setting+0x248>)
 8000a1c:	fb82 1203 	smull	r1, r2, r2, r3
 8000a20:	1192      	asrs	r2, r2, #6
 8000a22:	17db      	asrs	r3, r3, #31
 8000a24:	1ad0      	subs	r0, r2, r3
 8000a26:	4b41      	ldr	r3, [pc, #260]	@ (8000b2c <fsm_setting+0x234>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a41      	ldr	r2, [pc, #260]	@ (8000b30 <fsm_setting+0x238>)
 8000a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a30:	4a43      	ldr	r2, [pc, #268]	@ (8000b40 <fsm_setting+0x248>)
 8000a32:	fb82 1203 	smull	r1, r2, r2, r3
 8000a36:	1192      	asrs	r2, r2, #6
 8000a38:	17db      	asrs	r3, r3, #31
 8000a3a:	1ad3      	subs	r3, r2, r3
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	f000 faff 	bl	8001040 <updateClockBuffer>
			}
			if(isButtonPress(2) == 1){
 8000a42:	2002      	movs	r0, #2
 8000a44:	f7ff fbca 	bl	80001dc <isButtonPress>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d13f      	bne.n	8000ace <fsm_setting+0x1d6>
				if( ( (time_red_yellow + time_red_green) >= 100000)  && (time_red_green == 0) ){
 8000a4e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b44 <fsm_setting+0x24c>)
 8000a50:	681a      	ldr	r2, [r3, #0]
 8000a52:	4b38      	ldr	r3, [pc, #224]	@ (8000b34 <fsm_setting+0x23c>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4413      	add	r3, r2
 8000a58:	4a3c      	ldr	r2, [pc, #240]	@ (8000b4c <fsm_setting+0x254>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	dd1f      	ble.n	8000a9e <fsm_setting+0x1a6>
 8000a5e:	4b35      	ldr	r3, [pc, #212]	@ (8000b34 <fsm_setting+0x23c>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d11b      	bne.n	8000a9e <fsm_setting+0x1a6>
					HAL_GPIO_WritePin(Y0_GPIO_Port, Y0_Pin, RESET);
 8000a66:	2200      	movs	r2, #0
 8000a68:	2110      	movs	r1, #16
 8000a6a:	4837      	ldr	r0, [pc, #220]	@ (8000b48 <fsm_setting+0x250>)
 8000a6c:	f001 f9e7 	bl	8001e3e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 8000a70:	2200      	movs	r2, #0
 8000a72:	2180      	movs	r1, #128	@ 0x80
 8000a74:	4834      	ldr	r0, [pc, #208]	@ (8000b48 <fsm_setting+0x250>)
 8000a76:	f001 f9e2 	bl	8001e3e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, SET);
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	2120      	movs	r1, #32
 8000a7e:	4832      	ldr	r0, [pc, #200]	@ (8000b48 <fsm_setting+0x250>)
 8000a80:	f001 f9dd 	bl	8001e3e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 8000a84:	2201      	movs	r2, #1
 8000a86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a8a:	482f      	ldr	r0, [pc, #188]	@ (8000b48 <fsm_setting+0x250>)
 8000a8c:	f001 f9d7 	bl	8001e3e <HAL_GPIO_WritePin>
					status = set_green;
 8000a90:	4b25      	ldr	r3, [pc, #148]	@ (8000b28 <fsm_setting+0x230>)
 8000a92:	2208      	movs	r2, #8
 8000a94:	601a      	str	r2, [r3, #0]
					i = 0;
 8000a96:	4b25      	ldr	r3, [pc, #148]	@ (8000b2c <fsm_setting+0x234>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
					SCH_Add_Task(fsm_auto_run, 10, 10);
					SCH_Add_Task(count_1_second, 1000, 1000);
					return;
				}
			}
			break;
 8000a9c:	e017      	b.n	8000ace <fsm_setting+0x1d6>
					i = 0;
 8000a9e:	4b23      	ldr	r3, [pc, #140]	@ (8000b2c <fsm_setting+0x234>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
					status = auto_init;
 8000aa4:	4b20      	ldr	r3, [pc, #128]	@ (8000b28 <fsm_setting+0x230>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]
					SCH_Delete_Task(fsm_setting);
 8000aaa:	4829      	ldr	r0, [pc, #164]	@ (8000b50 <fsm_setting+0x258>)
 8000aac:	f000 fd5c 	bl	8001568 <SCH_Delete_Task>
					SCH_Add_Task(fsm_auto_run, 10, 10);
 8000ab0:	220a      	movs	r2, #10
 8000ab2:	210a      	movs	r1, #10
 8000ab4:	4827      	ldr	r0, [pc, #156]	@ (8000b54 <fsm_setting+0x25c>)
 8000ab6:	f000 fc73 	bl	80013a0 <SCH_Add_Task>
					SCH_Add_Task(count_1_second, 1000, 1000);
 8000aba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000abe:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ac2:	4825      	ldr	r0, [pc, #148]	@ (8000b58 <fsm_setting+0x260>)
 8000ac4:	f000 fc6c 	bl	80013a0 <SCH_Add_Task>
					return;
 8000ac8:	e02c      	b.n	8000b24 <fsm_setting+0x22c>
			break;
 8000aca:	bf00      	nop
 8000acc:	e000      	b.n	8000ad0 <fsm_setting+0x1d8>
			break;
 8000ace:	bf00      	nop
		default:
			return;
	}
	if(isButtonPress(1) == 1){
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	f7ff fb83 	bl	80001dc <isButtonPress>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d123      	bne.n	8000b24 <fsm_setting+0x22c>
		 ++i;
 8000adc:	4b13      	ldr	r3, [pc, #76]	@ (8000b2c <fsm_setting+0x234>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	4a12      	ldr	r2, [pc, #72]	@ (8000b2c <fsm_setting+0x234>)
 8000ae4:	6013      	str	r3, [r2, #0]
		 if(i >= 5) i = 0;
 8000ae6:	4b11      	ldr	r3, [pc, #68]	@ (8000b2c <fsm_setting+0x234>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2b04      	cmp	r3, #4
 8000aec:	dd02      	ble.n	8000af4 <fsm_setting+0x1fc>
 8000aee:	4b0f      	ldr	r3, [pc, #60]	@ (8000b2c <fsm_setting+0x234>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
		 updateClockBuffer(temp/1000, increment[i]/1000);
 8000af4:	4b10      	ldr	r3, [pc, #64]	@ (8000b38 <fsm_setting+0x240>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a11      	ldr	r2, [pc, #68]	@ (8000b40 <fsm_setting+0x248>)
 8000afa:	fb82 1203 	smull	r1, r2, r2, r3
 8000afe:	1192      	asrs	r2, r2, #6
 8000b00:	17db      	asrs	r3, r3, #31
 8000b02:	1ad0      	subs	r0, r2, r3
 8000b04:	4b09      	ldr	r3, [pc, #36]	@ (8000b2c <fsm_setting+0x234>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a09      	ldr	r2, [pc, #36]	@ (8000b30 <fsm_setting+0x238>)
 8000b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0e:	4a0c      	ldr	r2, [pc, #48]	@ (8000b40 <fsm_setting+0x248>)
 8000b10:	fb82 1203 	smull	r1, r2, r2, r3
 8000b14:	1192      	asrs	r2, r2, #6
 8000b16:	17db      	asrs	r3, r3, #31
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	f000 fa90 	bl	8001040 <updateClockBuffer>
 8000b20:	e000      	b.n	8000b24 <fsm_setting+0x22c>
			return;
 8000b22:	bf00      	nop
	}
}
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	200000b0 	.word	0x200000b0
 8000b2c:	200000a8 	.word	0x200000a8
 8000b30:	20000000 	.word	0x20000000
 8000b34:	20000014 	.word	0x20000014
 8000b38:	200000ac 	.word	0x200000ac
 8000b3c:	00017ed0 	.word	0x00017ed0
 8000b40:	10624dd3 	.word	0x10624dd3
 8000b44:	20000018 	.word	0x20000018
 8000b48:	40010800 	.word	0x40010800
 8000b4c:	0001869f 	.word	0x0001869f
 8000b50:	080008f9 	.word	0x080008f9
 8000b54:	08000211 	.word	0x08000211
 8000b58:	08000695 	.word	0x08000695

08000b5c <fsm_slow_run>:
 *      Author: HOME
 */

#include "fsm_slow.h"

void fsm_slow_run(){
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Y0_GPIO_Port, Y0_Pin);
 8000b60:	2110      	movs	r1, #16
 8000b62:	480f      	ldr	r0, [pc, #60]	@ (8000ba0 <fsm_slow_run+0x44>)
 8000b64:	f001 f983 	bl	8001e6e <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(Y1_GPIO_Port, Y1_Pin);
 8000b68:	2180      	movs	r1, #128	@ 0x80
 8000b6a:	480d      	ldr	r0, [pc, #52]	@ (8000ba0 <fsm_slow_run+0x44>)
 8000b6c:	f001 f97f 	bl	8001e6e <HAL_GPIO_TogglePin>
	if(isButtonPress(0) == 1){
 8000b70:	2000      	movs	r0, #0
 8000b72:	f7ff fb33 	bl	80001dc <isButtonPress>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d10f      	bne.n	8000b9c <fsm_slow_run+0x40>
		SCH_Add_Task(fsm_auto_run, 10, 10);
 8000b7c:	220a      	movs	r2, #10
 8000b7e:	210a      	movs	r1, #10
 8000b80:	4808      	ldr	r0, [pc, #32]	@ (8000ba4 <fsm_slow_run+0x48>)
 8000b82:	f000 fc0d 	bl	80013a0 <SCH_Add_Task>
		SCH_Add_Task(Scan7SEG, 10, 250);
 8000b86:	22fa      	movs	r2, #250	@ 0xfa
 8000b88:	210a      	movs	r1, #10
 8000b8a:	4807      	ldr	r0, [pc, #28]	@ (8000ba8 <fsm_slow_run+0x4c>)
 8000b8c:	f000 fc08 	bl	80013a0 <SCH_Add_Task>
		SCH_Delete_Task(fsm_slow_run);
 8000b90:	4806      	ldr	r0, [pc, #24]	@ (8000bac <fsm_slow_run+0x50>)
 8000b92:	f000 fce9 	bl	8001568 <SCH_Delete_Task>
		status = auto_init;
 8000b96:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <fsm_slow_run+0x54>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
	}
}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40010800 	.word	0x40010800
 8000ba4:	08000211 	.word	0x08000211
 8000ba8:	08000be9 	.word	0x08000be9
 8000bac:	08000b5d 	.word	0x08000b5d
 8000bb0:	200000b0 	.word	0x200000b0

08000bb4 <Diable_7SEG>:

#include "led_display.h"

int led_buffer[4] = {0,0,0,0};
int led_index = 0;
void Diable_7SEG(){
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000bb8:	2201      	movs	r2, #1
 8000bba:	2108      	movs	r1, #8
 8000bbc:	4809      	ldr	r0, [pc, #36]	@ (8000be4 <Diable_7SEG+0x30>)
 8000bbe:	f001 f93e 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	2110      	movs	r1, #16
 8000bc6:	4807      	ldr	r0, [pc, #28]	@ (8000be4 <Diable_7SEG+0x30>)
 8000bc8:	f001 f939 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000bcc:	2201      	movs	r2, #1
 8000bce:	2120      	movs	r1, #32
 8000bd0:	4804      	ldr	r0, [pc, #16]	@ (8000be4 <Diable_7SEG+0x30>)
 8000bd2:	f001 f934 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	2140      	movs	r1, #64	@ 0x40
 8000bda:	4802      	ldr	r0, [pc, #8]	@ (8000be4 <Diable_7SEG+0x30>)
 8000bdc:	f001 f92f 	bl	8001e3e <HAL_GPIO_WritePin>
}
 8000be0:	bf00      	nop
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40010c00 	.word	0x40010c00

08000be8 <Scan7SEG>:
void Scan7SEG(){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
	Diable_7SEG();
 8000bec:	f7ff ffe2 	bl	8000bb4 <Diable_7SEG>
	switch(led_index){
 8000bf0:	4b25      	ldr	r3, [pc, #148]	@ (8000c88 <Scan7SEG+0xa0>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2b03      	cmp	r3, #3
 8000bf6:	d837      	bhi.n	8000c68 <Scan7SEG+0x80>
 8000bf8:	a201      	add	r2, pc, #4	@ (adr r2, 8000c00 <Scan7SEG+0x18>)
 8000bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bfe:	bf00      	nop
 8000c00:	08000c11 	.word	0x08000c11
 8000c04:	08000c27 	.word	0x08000c27
 8000c08:	08000c3d 	.word	0x08000c3d
 8000c0c:	08000c53 	.word	0x08000c53
		case 0:
			//Display the first 7SEG with led_buffer[0]
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2108      	movs	r1, #8
 8000c14:	481d      	ldr	r0, [pc, #116]	@ (8000c8c <Scan7SEG+0xa4>)
 8000c16:	f001 f912 	bl	8001e3e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[0]);
 8000c1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c90 <Scan7SEG+0xa8>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f000 f838 	bl	8000c94 <display7SEG>
			break;
 8000c24:	e021      	b.n	8000c6a <Scan7SEG+0x82>
		case 1:
			//Display the second 7SEG with led_buffer[1]
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	2110      	movs	r1, #16
 8000c2a:	4818      	ldr	r0, [pc, #96]	@ (8000c8c <Scan7SEG+0xa4>)
 8000c2c:	f001 f907 	bl	8001e3e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[1]);
 8000c30:	4b17      	ldr	r3, [pc, #92]	@ (8000c90 <Scan7SEG+0xa8>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f000 f82d 	bl	8000c94 <display7SEG>
			break;
 8000c3a:	e016      	b.n	8000c6a <Scan7SEG+0x82>
		case 2:
			//Display the third 7SEG with led_buffer[2]
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	2120      	movs	r1, #32
 8000c40:	4812      	ldr	r0, [pc, #72]	@ (8000c8c <Scan7SEG+0xa4>)
 8000c42:	f001 f8fc 	bl	8001e3e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[2]);
 8000c46:	4b12      	ldr	r3, [pc, #72]	@ (8000c90 <Scan7SEG+0xa8>)
 8000c48:	689b      	ldr	r3, [r3, #8]
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f000 f822 	bl	8000c94 <display7SEG>
			break;
 8000c50:	e00b      	b.n	8000c6a <Scan7SEG+0x82>
		case 3:
			//Display the forth 7SEG with led_buffer[3]
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000c52:	2200      	movs	r2, #0
 8000c54:	2140      	movs	r1, #64	@ 0x40
 8000c56:	480d      	ldr	r0, [pc, #52]	@ (8000c8c <Scan7SEG+0xa4>)
 8000c58:	f001 f8f1 	bl	8001e3e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[3]);
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c90 <Scan7SEG+0xa8>)
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f000 f817 	bl	8000c94 <display7SEG>
			break;
 8000c66:	e000      	b.n	8000c6a <Scan7SEG+0x82>
		default:
			break;
 8000c68:	bf00      	nop
	}
	if((++led_index) >= 4) led_index = 0;
 8000c6a:	4b07      	ldr	r3, [pc, #28]	@ (8000c88 <Scan7SEG+0xa0>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	4a05      	ldr	r2, [pc, #20]	@ (8000c88 <Scan7SEG+0xa0>)
 8000c72:	6013      	str	r3, [r2, #0]
 8000c74:	4b04      	ldr	r3, [pc, #16]	@ (8000c88 <Scan7SEG+0xa0>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b03      	cmp	r3, #3
 8000c7a:	dd02      	ble.n	8000c82 <Scan7SEG+0x9a>
 8000c7c:	4b02      	ldr	r3, [pc, #8]	@ (8000c88 <Scan7SEG+0xa0>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	200000cc 	.word	0x200000cc
 8000c8c:	40010c00 	.word	0x40010c00
 8000c90:	200000bc 	.word	0x200000bc

08000c94 <display7SEG>:
void display7SEG(int num){
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
	switch(num){
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2b09      	cmp	r3, #9
 8000ca0:	f200 81c8 	bhi.w	8001034 <display7SEG+0x3a0>
 8000ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8000cac <display7SEG+0x18>)
 8000ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000caa:	bf00      	nop
 8000cac:	08000cd5 	.word	0x08000cd5
 8000cb0:	08000d2b 	.word	0x08000d2b
 8000cb4:	08000d81 	.word	0x08000d81
 8000cb8:	08000dd7 	.word	0x08000dd7
 8000cbc:	08000e2d 	.word	0x08000e2d
 8000cc0:	08000e83 	.word	0x08000e83
 8000cc4:	08000ed9 	.word	0x08000ed9
 8000cc8:	08000f2f 	.word	0x08000f2f
 8000ccc:	08000f85 	.word	0x08000f85
 8000cd0:	08000fdb 	.word	0x08000fdb
		case 0:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cda:	48d5      	ldr	r0, [pc, #852]	@ (8001030 <display7SEG+0x39c>)
 8000cdc:	f001 f8af 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ce6:	48d2      	ldr	r0, [pc, #840]	@ (8001030 <display7SEG+0x39c>)
 8000ce8:	f001 f8a9 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000cec:	2200      	movs	r2, #0
 8000cee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cf2:	48cf      	ldr	r0, [pc, #828]	@ (8001030 <display7SEG+0x39c>)
 8000cf4:	f001 f8a3 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cfe:	48cc      	ldr	r0, [pc, #816]	@ (8001030 <display7SEG+0x39c>)
 8000d00:	f001 f89d 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d0a:	48c9      	ldr	r0, [pc, #804]	@ (8001030 <display7SEG+0x39c>)
 8000d0c:	f001 f897 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000d10:	2200      	movs	r2, #0
 8000d12:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d16:	48c6      	ldr	r0, [pc, #792]	@ (8001030 <display7SEG+0x39c>)
 8000d18:	f001 f891 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d22:	48c3      	ldr	r0, [pc, #780]	@ (8001030 <display7SEG+0x39c>)
 8000d24:	f001 f88b 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000d28:	e185      	b.n	8001036 <display7SEG+0x3a2>
		case 1:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d30:	48bf      	ldr	r0, [pc, #764]	@ (8001030 <display7SEG+0x39c>)
 8000d32:	f001 f884 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d3c:	48bc      	ldr	r0, [pc, #752]	@ (8001030 <display7SEG+0x39c>)
 8000d3e:	f001 f87e 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000d42:	2200      	movs	r2, #0
 8000d44:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d48:	48b9      	ldr	r0, [pc, #740]	@ (8001030 <display7SEG+0x39c>)
 8000d4a:	f001 f878 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000d4e:	2201      	movs	r2, #1
 8000d50:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d54:	48b6      	ldr	r0, [pc, #728]	@ (8001030 <display7SEG+0x39c>)
 8000d56:	f001 f872 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d60:	48b3      	ldr	r0, [pc, #716]	@ (8001030 <display7SEG+0x39c>)
 8000d62:	f001 f86c 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000d66:	2201      	movs	r2, #1
 8000d68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d6c:	48b0      	ldr	r0, [pc, #704]	@ (8001030 <display7SEG+0x39c>)
 8000d6e:	f001 f866 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000d72:	2201      	movs	r2, #1
 8000d74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d78:	48ad      	ldr	r0, [pc, #692]	@ (8001030 <display7SEG+0x39c>)
 8000d7a:	f001 f860 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000d7e:	e15a      	b.n	8001036 <display7SEG+0x3a2>
		case 2:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d86:	48aa      	ldr	r0, [pc, #680]	@ (8001030 <display7SEG+0x39c>)
 8000d88:	f001 f859 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d92:	48a7      	ldr	r0, [pc, #668]	@ (8001030 <display7SEG+0x39c>)
 8000d94:	f001 f853 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8000d98:	2201      	movs	r2, #1
 8000d9a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d9e:	48a4      	ldr	r0, [pc, #656]	@ (8001030 <display7SEG+0x39c>)
 8000da0:	f001 f84d 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000da4:	2200      	movs	r2, #0
 8000da6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000daa:	48a1      	ldr	r0, [pc, #644]	@ (8001030 <display7SEG+0x39c>)
 8000dac:	f001 f847 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000db0:	2200      	movs	r2, #0
 8000db2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000db6:	489e      	ldr	r0, [pc, #632]	@ (8001030 <display7SEG+0x39c>)
 8000db8:	f001 f841 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dc2:	489b      	ldr	r0, [pc, #620]	@ (8001030 <display7SEG+0x39c>)
 8000dc4:	f001 f83b 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dce:	4898      	ldr	r0, [pc, #608]	@ (8001030 <display7SEG+0x39c>)
 8000dd0:	f001 f835 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000dd4:	e12f      	b.n	8001036 <display7SEG+0x3a2>
		case 3:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ddc:	4894      	ldr	r0, [pc, #592]	@ (8001030 <display7SEG+0x39c>)
 8000dde:	f001 f82e 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000de2:	2200      	movs	r2, #0
 8000de4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000de8:	4891      	ldr	r0, [pc, #580]	@ (8001030 <display7SEG+0x39c>)
 8000dea:	f001 f828 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000dee:	2200      	movs	r2, #0
 8000df0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000df4:	488e      	ldr	r0, [pc, #568]	@ (8001030 <display7SEG+0x39c>)
 8000df6:	f001 f822 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e00:	488b      	ldr	r0, [pc, #556]	@ (8001030 <display7SEG+0x39c>)
 8000e02:	f001 f81c 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000e06:	2201      	movs	r2, #1
 8000e08:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e0c:	4888      	ldr	r0, [pc, #544]	@ (8001030 <display7SEG+0x39c>)
 8000e0e:	f001 f816 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000e12:	2201      	movs	r2, #1
 8000e14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e18:	4885      	ldr	r0, [pc, #532]	@ (8001030 <display7SEG+0x39c>)
 8000e1a:	f001 f810 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e24:	4882      	ldr	r0, [pc, #520]	@ (8001030 <display7SEG+0x39c>)
 8000e26:	f001 f80a 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000e2a:	e104      	b.n	8001036 <display7SEG+0x3a2>
		case 4:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e32:	487f      	ldr	r0, [pc, #508]	@ (8001030 <display7SEG+0x39c>)
 8000e34:	f001 f803 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e3e:	487c      	ldr	r0, [pc, #496]	@ (8001030 <display7SEG+0x39c>)
 8000e40:	f000 fffd 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000e44:	2200      	movs	r2, #0
 8000e46:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e4a:	4879      	ldr	r0, [pc, #484]	@ (8001030 <display7SEG+0x39c>)
 8000e4c:	f000 fff7 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000e50:	2201      	movs	r2, #1
 8000e52:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e56:	4876      	ldr	r0, [pc, #472]	@ (8001030 <display7SEG+0x39c>)
 8000e58:	f000 fff1 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e62:	4873      	ldr	r0, [pc, #460]	@ (8001030 <display7SEG+0x39c>)
 8000e64:	f000 ffeb 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e6e:	4870      	ldr	r0, [pc, #448]	@ (8001030 <display7SEG+0x39c>)
 8000e70:	f000 ffe5 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e7a:	486d      	ldr	r0, [pc, #436]	@ (8001030 <display7SEG+0x39c>)
 8000e7c:	f000 ffdf 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000e80:	e0d9      	b.n	8001036 <display7SEG+0x3a2>
		case 5:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000e82:	2200      	movs	r2, #0
 8000e84:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e88:	4869      	ldr	r0, [pc, #420]	@ (8001030 <display7SEG+0x39c>)
 8000e8a:	f000 ffd8 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8000e8e:	2201      	movs	r2, #1
 8000e90:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e94:	4866      	ldr	r0, [pc, #408]	@ (8001030 <display7SEG+0x39c>)
 8000e96:	f000 ffd2 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ea0:	4863      	ldr	r0, [pc, #396]	@ (8001030 <display7SEG+0x39c>)
 8000ea2:	f000 ffcc 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000eac:	4860      	ldr	r0, [pc, #384]	@ (8001030 <display7SEG+0x39c>)
 8000eae:	f000 ffc6 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eb8:	485d      	ldr	r0, [pc, #372]	@ (8001030 <display7SEG+0x39c>)
 8000eba:	f000 ffc0 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ec4:	485a      	ldr	r0, [pc, #360]	@ (8001030 <display7SEG+0x39c>)
 8000ec6:	f000 ffba 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ed0:	4857      	ldr	r0, [pc, #348]	@ (8001030 <display7SEG+0x39c>)
 8000ed2:	f000 ffb4 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000ed6:	e0ae      	b.n	8001036 <display7SEG+0x3a2>
		case 6:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ede:	4854      	ldr	r0, [pc, #336]	@ (8001030 <display7SEG+0x39c>)
 8000ee0:	f000 ffad 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000eea:	4851      	ldr	r0, [pc, #324]	@ (8001030 <display7SEG+0x39c>)
 8000eec:	f000 ffa7 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ef6:	484e      	ldr	r0, [pc, #312]	@ (8001030 <display7SEG+0x39c>)
 8000ef8:	f000 ffa1 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f02:	484b      	ldr	r0, [pc, #300]	@ (8001030 <display7SEG+0x39c>)
 8000f04:	f000 ff9b 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f0e:	4848      	ldr	r0, [pc, #288]	@ (8001030 <display7SEG+0x39c>)
 8000f10:	f000 ff95 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000f14:	2200      	movs	r2, #0
 8000f16:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f1a:	4845      	ldr	r0, [pc, #276]	@ (8001030 <display7SEG+0x39c>)
 8000f1c:	f000 ff8f 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f26:	4842      	ldr	r0, [pc, #264]	@ (8001030 <display7SEG+0x39c>)
 8000f28:	f000 ff89 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000f2c:	e083      	b.n	8001036 <display7SEG+0x3a2>
		case 7:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f34:	483e      	ldr	r0, [pc, #248]	@ (8001030 <display7SEG+0x39c>)
 8000f36:	f000 ff82 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f40:	483b      	ldr	r0, [pc, #236]	@ (8001030 <display7SEG+0x39c>)
 8000f42:	f000 ff7c 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f4c:	4838      	ldr	r0, [pc, #224]	@ (8001030 <display7SEG+0x39c>)
 8000f4e:	f000 ff76 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000f52:	2201      	movs	r2, #1
 8000f54:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f58:	4835      	ldr	r0, [pc, #212]	@ (8001030 <display7SEG+0x39c>)
 8000f5a:	f000 ff70 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f64:	4832      	ldr	r0, [pc, #200]	@ (8001030 <display7SEG+0x39c>)
 8000f66:	f000 ff6a 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f70:	482f      	ldr	r0, [pc, #188]	@ (8001030 <display7SEG+0x39c>)
 8000f72:	f000 ff64 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000f76:	2201      	movs	r2, #1
 8000f78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f7c:	482c      	ldr	r0, [pc, #176]	@ (8001030 <display7SEG+0x39c>)
 8000f7e:	f000 ff5e 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000f82:	e058      	b.n	8001036 <display7SEG+0x3a2>
		case 8:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000f84:	2200      	movs	r2, #0
 8000f86:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f8a:	4829      	ldr	r0, [pc, #164]	@ (8001030 <display7SEG+0x39c>)
 8000f8c:	f000 ff57 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f96:	4826      	ldr	r0, [pc, #152]	@ (8001030 <display7SEG+0x39c>)
 8000f98:	f000 ff51 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fa2:	4823      	ldr	r0, [pc, #140]	@ (8001030 <display7SEG+0x39c>)
 8000fa4:	f000 ff4b 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fae:	4820      	ldr	r0, [pc, #128]	@ (8001030 <display7SEG+0x39c>)
 8000fb0:	f000 ff45 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fba:	481d      	ldr	r0, [pc, #116]	@ (8001030 <display7SEG+0x39c>)
 8000fbc:	f000 ff3f 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fc6:	481a      	ldr	r0, [pc, #104]	@ (8001030 <display7SEG+0x39c>)
 8000fc8:	f000 ff39 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fd2:	4817      	ldr	r0, [pc, #92]	@ (8001030 <display7SEG+0x39c>)
 8000fd4:	f000 ff33 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 8000fd8:	e02d      	b.n	8001036 <display7SEG+0x3a2>
		case 9:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fe0:	4813      	ldr	r0, [pc, #76]	@ (8001030 <display7SEG+0x39c>)
 8000fe2:	f000 ff2c 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fec:	4810      	ldr	r0, [pc, #64]	@ (8001030 <display7SEG+0x39c>)
 8000fee:	f000 ff26 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ff8:	480d      	ldr	r0, [pc, #52]	@ (8001030 <display7SEG+0x39c>)
 8000ffa:	f000 ff20 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000ffe:	2200      	movs	r2, #0
 8001000:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001004:	480a      	ldr	r0, [pc, #40]	@ (8001030 <display7SEG+0x39c>)
 8001006:	f000 ff1a 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800100a:	2201      	movs	r2, #1
 800100c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001010:	4807      	ldr	r0, [pc, #28]	@ (8001030 <display7SEG+0x39c>)
 8001012:	f000 ff14 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8001016:	2200      	movs	r2, #0
 8001018:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800101c:	4804      	ldr	r0, [pc, #16]	@ (8001030 <display7SEG+0x39c>)
 800101e:	f000 ff0e 	bl	8001e3e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8001022:	2200      	movs	r2, #0
 8001024:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001028:	4801      	ldr	r0, [pc, #4]	@ (8001030 <display7SEG+0x39c>)
 800102a:	f000 ff08 	bl	8001e3e <HAL_GPIO_WritePin>
			break;
 800102e:	e002      	b.n	8001036 <display7SEG+0x3a2>
 8001030:	40010800 	.word	0x40010800
		default:
			break;
 8001034:	bf00      	nop
	}
}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop

08001040 <updateClockBuffer>:
void updateClockBuffer(int num1, int num2){
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
	led_buffer[0] = num1 / 10;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a18      	ldr	r2, [pc, #96]	@ (80010b0 <updateClockBuffer+0x70>)
 800104e:	fb82 1203 	smull	r1, r2, r2, r3
 8001052:	1092      	asrs	r2, r2, #2
 8001054:	17db      	asrs	r3, r3, #31
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	4a16      	ldr	r2, [pc, #88]	@ (80010b4 <updateClockBuffer+0x74>)
 800105a:	6013      	str	r3, [r2, #0]
	led_buffer[1] = num1 % 10;
 800105c:	6879      	ldr	r1, [r7, #4]
 800105e:	4b14      	ldr	r3, [pc, #80]	@ (80010b0 <updateClockBuffer+0x70>)
 8001060:	fb83 2301 	smull	r2, r3, r3, r1
 8001064:	109a      	asrs	r2, r3, #2
 8001066:	17cb      	asrs	r3, r1, #31
 8001068:	1ad2      	subs	r2, r2, r3
 800106a:	4613      	mov	r3, r2
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	4413      	add	r3, r2
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	1aca      	subs	r2, r1, r3
 8001074:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <updateClockBuffer+0x74>)
 8001076:	605a      	str	r2, [r3, #4]
	led_buffer[2] = num2 / 10;
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	4a0d      	ldr	r2, [pc, #52]	@ (80010b0 <updateClockBuffer+0x70>)
 800107c:	fb82 1203 	smull	r1, r2, r2, r3
 8001080:	1092      	asrs	r2, r2, #2
 8001082:	17db      	asrs	r3, r3, #31
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	4a0b      	ldr	r2, [pc, #44]	@ (80010b4 <updateClockBuffer+0x74>)
 8001088:	6093      	str	r3, [r2, #8]
	led_buffer[3] = num2 % 10;
 800108a:	6839      	ldr	r1, [r7, #0]
 800108c:	4b08      	ldr	r3, [pc, #32]	@ (80010b0 <updateClockBuffer+0x70>)
 800108e:	fb83 2301 	smull	r2, r3, r3, r1
 8001092:	109a      	asrs	r2, r3, #2
 8001094:	17cb      	asrs	r3, r1, #31
 8001096:	1ad2      	subs	r2, r2, r3
 8001098:	4613      	mov	r3, r2
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	4413      	add	r3, r2
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	1aca      	subs	r2, r1, r3
 80010a2:	4b04      	ldr	r3, [pc, #16]	@ (80010b4 <updateClockBuffer+0x74>)
 80010a4:	60da      	str	r2, [r3, #12]
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr
 80010b0:	66666667 	.word	0x66666667
 80010b4:	200000bc 	.word	0x200000bc

080010b8 <single_LED_off>:
void single_LED_off(){
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	2108      	movs	r1, #8
 80010c0:	480f      	ldr	r0, [pc, #60]	@ (8001100 <single_LED_off+0x48>)
 80010c2:	f000 febc 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Y0_GPIO_Port, Y0_Pin, RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2110      	movs	r1, #16
 80010ca:	480d      	ldr	r0, [pc, #52]	@ (8001100 <single_LED_off+0x48>)
 80010cc:	f000 feb7 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G0_GPIO_Port, G0_Pin, RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2120      	movs	r1, #32
 80010d4:	480a      	ldr	r0, [pc, #40]	@ (8001100 <single_LED_off+0x48>)
 80010d6:	f000 feb2 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	2140      	movs	r1, #64	@ 0x40
 80010de:	4808      	ldr	r0, [pc, #32]	@ (8001100 <single_LED_off+0x48>)
 80010e0:	f000 fead 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	2180      	movs	r1, #128	@ 0x80
 80010e8:	4805      	ldr	r0, [pc, #20]	@ (8001100 <single_LED_off+0x48>)
 80010ea:	f000 fea8 	bl	8001e3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 80010ee:	2200      	movs	r2, #0
 80010f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010f4:	4802      	ldr	r0, [pc, #8]	@ (8001100 <single_LED_off+0x48>)
 80010f6:	f000 fea2 	bl	8001e3e <HAL_GPIO_WritePin>
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40010800 	.word	0x40010800

08001104 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001108:	f000 fb96 	bl	8001838 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800110c:	f000 f834 	bl	8001178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001110:	f000 f8ba 	bl	8001288 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001114:	f000 f86c 	bl	80011f0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2);
 8001118:	4811      	ldr	r0, [pc, #68]	@ (8001160 <main+0x5c>)
 800111a:	f001 faef 	bl	80026fc <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Init();
 800111e:	f000 f92d 	bl	800137c <SCH_Init>
  SCH_Add_Task(led_debug, 1000, 1000);
 8001122:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001126:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800112a:	480e      	ldr	r0, [pc, #56]	@ (8001164 <main+0x60>)
 800112c:	f000 f938 	bl	80013a0 <SCH_Add_Task>
  //SCH_Add_Task(led_test, 500, 500);
  SCH_Add_Task(getKeyinput, 0, 50);
 8001130:	2232      	movs	r2, #50	@ 0x32
 8001132:	2100      	movs	r1, #0
 8001134:	480c      	ldr	r0, [pc, #48]	@ (8001168 <main+0x64>)
 8001136:	f000 f933 	bl	80013a0 <SCH_Add_Task>
  SCH_Add_Task(fsm_auto_run, 10, 10);
 800113a:	220a      	movs	r2, #10
 800113c:	210a      	movs	r1, #10
 800113e:	480b      	ldr	r0, [pc, #44]	@ (800116c <main+0x68>)
 8001140:	f000 f92e 	bl	80013a0 <SCH_Add_Task>
  SCH_Add_Task(Scan7SEG, 10, 250);
 8001144:	22fa      	movs	r2, #250	@ 0xfa
 8001146:	210a      	movs	r1, #10
 8001148:	4809      	ldr	r0, [pc, #36]	@ (8001170 <main+0x6c>)
 800114a:	f000 f929 	bl	80013a0 <SCH_Add_Task>
  SCH_Add_Task(count_1_second, 10, 1000);
 800114e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001152:	210a      	movs	r1, #10
 8001154:	4807      	ldr	r0, [pc, #28]	@ (8001174 <main+0x70>)
 8001156:	f000 f923 	bl	80013a0 <SCH_Add_Task>
  while (1)
  {
	  SCH_Dispatch_Task();
 800115a:	f000 f9c7 	bl	80014ec <SCH_Dispatch_Task>
 800115e:	e7fc      	b.n	800115a <main+0x56>
 8001160:	200000d0 	.word	0x200000d0
 8001164:	08001349 	.word	0x08001349
 8001168:	0800014d 	.word	0x0800014d
 800116c:	08000211 	.word	0x08000211
 8001170:	08000be9 	.word	0x08000be9
 8001174:	08000695 	.word	0x08000695

08001178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b090      	sub	sp, #64	@ 0x40
 800117c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800117e:	f107 0318 	add.w	r3, r7, #24
 8001182:	2228      	movs	r2, #40	@ 0x28
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f001 ff02 	bl	8002f90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	60da      	str	r2, [r3, #12]
 8001198:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800119a:	2302      	movs	r3, #2
 800119c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800119e:	2301      	movs	r3, #1
 80011a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011a2:	2310      	movs	r3, #16
 80011a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011a6:	2300      	movs	r3, #0
 80011a8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011aa:	f107 0318 	add.w	r3, r7, #24
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 fe76 	bl	8001ea0 <HAL_RCC_OscConfig>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <SystemClock_Config+0x46>
  {
    Error_Handler();
 80011ba:	f000 f8d9 	bl	8001370 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011be:	230f      	movs	r3, #15
 80011c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011c2:	2300      	movs	r3, #0
 80011c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f001 f8e4 	bl	80023a4 <HAL_RCC_ClockConfig>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80011e2:	f000 f8c5 	bl	8001370 <Error_Handler>
  }
}
 80011e6:	bf00      	nop
 80011e8:	3740      	adds	r7, #64	@ 0x40
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
	...

080011f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011f6:	f107 0308 	add.w	r3, r7, #8
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001204:	463b      	mov	r3, r7
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800120c:	4b1d      	ldr	r3, [pc, #116]	@ (8001284 <MX_TIM2_Init+0x94>)
 800120e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001212:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001214:	4b1b      	ldr	r3, [pc, #108]	@ (8001284 <MX_TIM2_Init+0x94>)
 8001216:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800121a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <MX_TIM2_Init+0x94>)
 800121e:	2200      	movs	r2, #0
 8001220:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001222:	4b18      	ldr	r3, [pc, #96]	@ (8001284 <MX_TIM2_Init+0x94>)
 8001224:	2209      	movs	r2, #9
 8001226:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001228:	4b16      	ldr	r3, [pc, #88]	@ (8001284 <MX_TIM2_Init+0x94>)
 800122a:	2200      	movs	r2, #0
 800122c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800122e:	4b15      	ldr	r3, [pc, #84]	@ (8001284 <MX_TIM2_Init+0x94>)
 8001230:	2200      	movs	r2, #0
 8001232:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001234:	4813      	ldr	r0, [pc, #76]	@ (8001284 <MX_TIM2_Init+0x94>)
 8001236:	f001 fa11 	bl	800265c <HAL_TIM_Base_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001240:	f000 f896 	bl	8001370 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001244:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001248:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800124a:	f107 0308 	add.w	r3, r7, #8
 800124e:	4619      	mov	r1, r3
 8001250:	480c      	ldr	r0, [pc, #48]	@ (8001284 <MX_TIM2_Init+0x94>)
 8001252:	f001 fb8f 	bl	8002974 <HAL_TIM_ConfigClockSource>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800125c:	f000 f888 	bl	8001370 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001260:	2300      	movs	r3, #0
 8001262:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001264:	2300      	movs	r3, #0
 8001266:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001268:	463b      	mov	r3, r7
 800126a:	4619      	mov	r1, r3
 800126c:	4805      	ldr	r0, [pc, #20]	@ (8001284 <MX_TIM2_Init+0x94>)
 800126e:	f001 fd67 	bl	8002d40 <HAL_TIMEx_MasterConfigSynchronization>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001278:	f000 f87a 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800127c:	bf00      	nop
 800127e:	3718      	adds	r7, #24
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	200000d0 	.word	0x200000d0

08001288 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128e:	f107 0308 	add.w	r3, r7, #8
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800129c:	4b27      	ldr	r3, [pc, #156]	@ (800133c <MX_GPIO_Init+0xb4>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	4a26      	ldr	r2, [pc, #152]	@ (800133c <MX_GPIO_Init+0xb4>)
 80012a2:	f043 0304 	orr.w	r3, r3, #4
 80012a6:	6193      	str	r3, [r2, #24]
 80012a8:	4b24      	ldr	r3, [pc, #144]	@ (800133c <MX_GPIO_Init+0xb4>)
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	f003 0304 	and.w	r3, r3, #4
 80012b0:	607b      	str	r3, [r7, #4]
 80012b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b4:	4b21      	ldr	r3, [pc, #132]	@ (800133c <MX_GPIO_Init+0xb4>)
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	4a20      	ldr	r2, [pc, #128]	@ (800133c <MX_GPIO_Init+0xb4>)
 80012ba:	f043 0308 	orr.w	r3, r3, #8
 80012be:	6193      	str	r3, [r2, #24]
 80012c0:	4b1e      	ldr	r3, [pc, #120]	@ (800133c <MX_GPIO_Init+0xb4>)
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	f003 0308 	and.w	r3, r3, #8
 80012c8:	603b      	str	r3, [r7, #0]
 80012ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|R0_Pin|Y0_Pin|G0_Pin
 80012cc:	2200      	movs	r2, #0
 80012ce:	f64f 71fc 	movw	r1, #65532	@ 0xfffc
 80012d2:	481b      	ldr	r0, [pc, #108]	@ (8001340 <MX_GPIO_Init+0xb8>)
 80012d4:	f000 fdb3 	bl	8001e3e <HAL_GPIO_WritePin>
                          |R1_Pin|Y1_Pin|G1_Pin|SEG0_Pin
                          |SEG1_Pin|SEG2_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 80012d8:	2200      	movs	r2, #0
 80012da:	2178      	movs	r1, #120	@ 0x78
 80012dc:	4819      	ldr	r0, [pc, #100]	@ (8001344 <MX_GPIO_Init+0xbc>)
 80012de:	f000 fdae 	bl	8001e3e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 R0_Pin Y0_Pin G0_Pin
                           R1_Pin Y1_Pin G1_Pin SEG0_Pin
                           SEG1_Pin SEG2_Pin SEG3_Pin SEG4_Pin
                           SEG5_Pin SEG6_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|R0_Pin|Y0_Pin|G0_Pin
 80012e2:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80012e6:	60bb      	str	r3, [r7, #8]
                          |R1_Pin|Y1_Pin|G1_Pin|SEG0_Pin
                          |SEG1_Pin|SEG2_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2302      	movs	r3, #2
 80012f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f4:	f107 0308 	add.w	r3, r7, #8
 80012f8:	4619      	mov	r1, r3
 80012fa:	4811      	ldr	r0, [pc, #68]	@ (8001340 <MX_GPIO_Init+0xb8>)
 80012fc:	f000 fc0c 	bl	8001b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8001300:	2307      	movs	r3, #7
 8001302:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001308:	2301      	movs	r3, #1
 800130a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130c:	f107 0308 	add.w	r3, r7, #8
 8001310:	4619      	mov	r1, r3
 8001312:	480c      	ldr	r0, [pc, #48]	@ (8001344 <MX_GPIO_Init+0xbc>)
 8001314:	f000 fc00 	bl	8001b18 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin;
 8001318:	2378      	movs	r3, #120	@ 0x78
 800131a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131c:	2301      	movs	r3, #1
 800131e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001324:	2302      	movs	r3, #2
 8001326:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001328:	f107 0308 	add.w	r3, r7, #8
 800132c:	4619      	mov	r1, r3
 800132e:	4805      	ldr	r0, [pc, #20]	@ (8001344 <MX_GPIO_Init+0xbc>)
 8001330:	f000 fbf2 	bl	8001b18 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001334:	bf00      	nop
 8001336:	3718      	adds	r7, #24
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40021000 	.word	0x40021000
 8001340:	40010800 	.word	0x40010800
 8001344:	40010c00 	.word	0x40010c00

08001348 <led_debug>:

/* USER CODE BEGIN 4 */
void led_debug(){
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 800134c:	2104      	movs	r1, #4
 800134e:	4802      	ldr	r0, [pc, #8]	@ (8001358 <led_debug+0x10>)
 8001350:	f000 fd8d 	bl	8001e6e <HAL_GPIO_TogglePin>
}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40010800 	.word	0x40010800

0800135c <HAL_TIM_PeriodElapsedCallback>:
void led_test(){
	HAL_GPIO_TogglePin(Y0_GPIO_Port, Y0_Pin);
}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){ // 10ms each time run
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8001364:	f000 f8b0 	bl	80014c8 <SCH_Update>
}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
}
 8001376:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <Error_Handler+0x8>

0800137c <SCH_Init>:
 */
#include "scheduler.h"

List list;

void SCH_Init(void) {
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
	list.head = NULL;
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <SCH_Init+0x20>)
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
	list.tail = NULL;
 8001386:	4b05      	ldr	r3, [pc, #20]	@ (800139c <SCH_Init+0x20>)
 8001388:	2200      	movs	r2, #0
 800138a:	605a      	str	r2, [r3, #4]
    list.numTask = 0;
 800138c:	4b03      	ldr	r3, [pc, #12]	@ (800139c <SCH_Init+0x20>)
 800138e:	2200      	movs	r2, #0
 8001390:	721a      	strb	r2, [r3, #8]
}
 8001392:	bf00      	nop
 8001394:	46bd      	mov	sp, r7
 8001396:	bc80      	pop	{r7}
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	20000118 	.word	0x20000118

080013a0 <SCH_Add_Task>:

void SCH_Add_Task(void (*function)(), uint32_t Delay, uint32_t Period){
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
	sTask * newTask = (sTask *) malloc (sizeof(sTask));
 80013ac:	2014      	movs	r0, #20
 80013ae:	f001 fd31 	bl	8002e14 <malloc>
 80013b2:	4603      	mov	r3, r0
 80013b4:	613b      	str	r3, [r7, #16]
	if (newTask == NULL)
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d07d      	beq.n	80014b8 <SCH_Add_Task+0x118>
		return;
	newTask->pTask = function;
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	68fa      	ldr	r2, [r7, #12]
 80013c0:	601a      	str	r2, [r3, #0]
	newTask->Delay = Delay/10; // scale for TIM2 10ms run
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	4a3e      	ldr	r2, [pc, #248]	@ (80014c0 <SCH_Add_Task+0x120>)
 80013c6:	fba2 2303 	umull	r2, r3, r2, r3
 80013ca:	08da      	lsrs	r2, r3, #3
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	605a      	str	r2, [r3, #4]
	newTask->Period = Period/10;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4a3b      	ldr	r2, [pc, #236]	@ (80014c0 <SCH_Add_Task+0x120>)
 80013d4:	fba2 2303 	umull	r2, r3, r2, r3
 80013d8:	08da      	lsrs	r2, r3, #3
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	609a      	str	r2, [r3, #8]
	newTask->next = NULL;
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	2200      	movs	r2, #0
 80013e2:	60da      	str	r2, [r3, #12]
	newTask->prev = NULL;
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	2200      	movs	r2, #0
 80013e8:	611a      	str	r2, [r3, #16]

	if(list.head == NULL){
 80013ea:	4b36      	ldr	r3, [pc, #216]	@ (80014c4 <SCH_Add_Task+0x124>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d106      	bne.n	8001400 <SCH_Add_Task+0x60>
		list.head = newTask;
 80013f2:	4a34      	ldr	r2, [pc, #208]	@ (80014c4 <SCH_Add_Task+0x124>)
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	6013      	str	r3, [r2, #0]
		list.tail = newTask;
 80013f8:	4a32      	ldr	r2, [pc, #200]	@ (80014c4 <SCH_Add_Task+0x124>)
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	6053      	str	r3, [r2, #4]
 80013fe:	e054      	b.n	80014aa <SCH_Add_Task+0x10a>
	}
	else{
		sTask * cur = list.head;
 8001400:	4b30      	ldr	r3, [pc, #192]	@ (80014c4 <SCH_Add_Task+0x124>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	617b      	str	r3, [r7, #20]
		//--------- FINDING LOCATE FOR NEWTASK-----------
		while(cur != NULL && newTask->Delay >= cur->Delay){
 8001406:	e009      	b.n	800141c <SCH_Add_Task+0x7c>
			newTask->Delay = newTask->Delay - cur->Delay;
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	1ad2      	subs	r2, r2, r3
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	605a      	str	r2, [r3, #4]
			cur = cur->next;
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	617b      	str	r3, [r7, #20]
		while(cur != NULL && newTask->Delay >= cur->Delay){
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d005      	beq.n	800142e <SCH_Add_Task+0x8e>
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	685a      	ldr	r2, [r3, #4]
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	429a      	cmp	r2, r3
 800142c:	d2ec      	bcs.n	8001408 <SCH_Add_Task+0x68>
		}
		if(cur == list.head){ // Add To First List
 800142e:	4b25      	ldr	r3, [pc, #148]	@ (80014c4 <SCH_Add_Task+0x124>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	697a      	ldr	r2, [r7, #20]
 8001434:	429a      	cmp	r2, r3
 8001436:	d114      	bne.n	8001462 <SCH_Add_Task+0xc2>
			newTask->next = list.head;
 8001438:	4b22      	ldr	r3, [pc, #136]	@ (80014c4 <SCH_Add_Task+0x124>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	60da      	str	r2, [r3, #12]
			list.head->prev = newTask;
 8001440:	4b20      	ldr	r3, [pc, #128]	@ (80014c4 <SCH_Add_Task+0x124>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	693a      	ldr	r2, [r7, #16]
 8001446:	611a      	str	r2, [r3, #16]
			list.head->Delay = list.head->Delay - newTask->Delay;
 8001448:	4b1e      	ldr	r3, [pc, #120]	@ (80014c4 <SCH_Add_Task+0x124>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	6859      	ldr	r1, [r3, #4]
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	685a      	ldr	r2, [r3, #4]
 8001452:	4b1c      	ldr	r3, [pc, #112]	@ (80014c4 <SCH_Add_Task+0x124>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	1a8a      	subs	r2, r1, r2
 8001458:	605a      	str	r2, [r3, #4]
			list.head = newTask;
 800145a:	4a1a      	ldr	r2, [pc, #104]	@ (80014c4 <SCH_Add_Task+0x124>)
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	6013      	str	r3, [r2, #0]
 8001460:	e023      	b.n	80014aa <SCH_Add_Task+0x10a>
		}
		else if(cur == NULL){ // Add to Last List -- Add After Cur
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d10b      	bne.n	8001480 <SCH_Add_Task+0xe0>
			newTask->prev = list.tail;
 8001468:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <SCH_Add_Task+0x124>)
 800146a:	685a      	ldr	r2, [r3, #4]
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	611a      	str	r2, [r3, #16]
			list.tail->next = newTask;
 8001470:	4b14      	ldr	r3, [pc, #80]	@ (80014c4 <SCH_Add_Task+0x124>)
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	60da      	str	r2, [r3, #12]
			list.tail = newTask;
 8001478:	4a12      	ldr	r2, [pc, #72]	@ (80014c4 <SCH_Add_Task+0x124>)
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	6053      	str	r3, [r2, #4]
 800147e:	e014      	b.n	80014aa <SCH_Add_Task+0x10a>
		}
		else{ // Add to Mid list -- Add before Cur
			newTask->next = cur;
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	697a      	ldr	r2, [r7, #20]
 8001484:	60da      	str	r2, [r3, #12]
			newTask->prev = cur->prev;
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	691a      	ldr	r2, [r3, #16]
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	611a      	str	r2, [r3, #16]
			cur->prev->next = newTask;
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	691b      	ldr	r3, [r3, #16]
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	60da      	str	r2, [r3, #12]
			cur->prev = newTask;
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	611a      	str	r2, [r3, #16]
			cur->Delay = cur->Delay - newTask->Delay;
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	1ad2      	subs	r2, r2, r3
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	605a      	str	r2, [r3, #4]
		}
	}
	list.numTask++;
 80014aa:	4b06      	ldr	r3, [pc, #24]	@ (80014c4 <SCH_Add_Task+0x124>)
 80014ac:	7a1b      	ldrb	r3, [r3, #8]
 80014ae:	3301      	adds	r3, #1
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4b04      	ldr	r3, [pc, #16]	@ (80014c4 <SCH_Add_Task+0x124>)
 80014b4:	721a      	strb	r2, [r3, #8]
 80014b6:	e000      	b.n	80014ba <SCH_Add_Task+0x11a>
		return;
 80014b8:	bf00      	nop
}
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	cccccccd 	.word	0xcccccccd
 80014c4:	20000118 	.word	0x20000118

080014c8 <SCH_Update>:

void SCH_Update(void){ // TIM involked every 10ms
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
	if (list.head == NULL) {
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <SCH_Update+0x20>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d005      	beq.n	80014e0 <SCH_Update+0x18>
		return;
	}
	list.head->Delay--;
 80014d4:	4b04      	ldr	r3, [pc, #16]	@ (80014e8 <SCH_Update+0x20>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	685a      	ldr	r2, [r3, #4]
 80014da:	3a01      	subs	r2, #1
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	e000      	b.n	80014e2 <SCH_Update+0x1a>
		return;
 80014e0:	bf00      	nop
}
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr
 80014e8:	20000118 	.word	0x20000118

080014ec <SCH_Dispatch_Task>:
void SCH_Dispatch_Task(void){
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
	if (list.head == NULL) {
 80014f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001564 <SCH_Dispatch_Task+0x78>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d030      	beq.n	800155c <SCH_Dispatch_Task+0x70>
		return;
	}
	if(list.head->Delay <= 0){
 80014fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001564 <SCH_Dispatch_Task+0x78>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d12c      	bne.n	800155e <SCH_Dispatch_Task+0x72>
		list.head->pTask();
 8001504:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <SCH_Dispatch_Task+0x78>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4798      	blx	r3
		sTask * temp = list.head;
 800150c:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <SCH_Dispatch_Task+0x78>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	607b      	str	r3, [r7, #4]
		list.head = list.head->next;
 8001512:	4b14      	ldr	r3, [pc, #80]	@ (8001564 <SCH_Dispatch_Task+0x78>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	4a12      	ldr	r2, [pc, #72]	@ (8001564 <SCH_Dispatch_Task+0x78>)
 800151a:	6013      	str	r3, [r2, #0]
		if(temp->Period > 0){
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d011      	beq.n	8001548 <SCH_Dispatch_Task+0x5c>
			SCH_Add_Task(temp->pTask, temp->Period * 10, temp->Period * 10);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6818      	ldr	r0, [r3, #0]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689a      	ldr	r2, [r3, #8]
 800152c:	4613      	mov	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4413      	add	r3, r2
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	4619      	mov	r1, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689a      	ldr	r2, [r3, #8]
 800153a:	4613      	mov	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4413      	add	r3, r2
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	461a      	mov	r2, r3
 8001544:	f7ff ff2c 	bl	80013a0 <SCH_Add_Task>
		}
		free(temp);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f001 fc6b 	bl	8002e24 <free>
		list.numTask--;
 800154e:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <SCH_Dispatch_Task+0x78>)
 8001550:	7a1b      	ldrb	r3, [r3, #8]
 8001552:	3b01      	subs	r3, #1
 8001554:	b2da      	uxtb	r2, r3
 8001556:	4b03      	ldr	r3, [pc, #12]	@ (8001564 <SCH_Dispatch_Task+0x78>)
 8001558:	721a      	strb	r2, [r3, #8]
 800155a:	e000      	b.n	800155e <SCH_Dispatch_Task+0x72>
		return;
 800155c:	bf00      	nop
	}
}
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000118 	.word	0x20000118

08001568 <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(void (*function)()){
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	if(list.numTask == 0)
 8001570:	4b39      	ldr	r3, [pc, #228]	@ (8001658 <SCH_Delete_Task+0xf0>)
 8001572:	7a1b      	ldrb	r3, [r3, #8]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d101      	bne.n	800157c <SCH_Delete_Task+0x14>
		return 0;
 8001578:	2300      	movs	r3, #0
 800157a:	e068      	b.n	800164e <SCH_Delete_Task+0xe6>
	if(list.numTask == 1){
 800157c:	4b36      	ldr	r3, [pc, #216]	@ (8001658 <SCH_Delete_Task+0xf0>)
 800157e:	7a1b      	ldrb	r3, [r3, #8]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d111      	bne.n	80015a8 <SCH_Delete_Task+0x40>
		sTask * temp = list.head;
 8001584:	4b34      	ldr	r3, [pc, #208]	@ (8001658 <SCH_Delete_Task+0xf0>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	60bb      	str	r3, [r7, #8]
		list.head = list.tail = NULL;
 800158a:	4b33      	ldr	r3, [pc, #204]	@ (8001658 <SCH_Delete_Task+0xf0>)
 800158c:	2200      	movs	r2, #0
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	4b31      	ldr	r3, [pc, #196]	@ (8001658 <SCH_Delete_Task+0xf0>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	4a30      	ldr	r2, [pc, #192]	@ (8001658 <SCH_Delete_Task+0xf0>)
 8001596:	6013      	str	r3, [r2, #0]
		list.numTask = 0;
 8001598:	4b2f      	ldr	r3, [pc, #188]	@ (8001658 <SCH_Delete_Task+0xf0>)
 800159a:	2200      	movs	r2, #0
 800159c:	721a      	strb	r2, [r3, #8]
		free(temp);
 800159e:	68b8      	ldr	r0, [r7, #8]
 80015a0:	f001 fc40 	bl	8002e24 <free>
		return 1;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e052      	b.n	800164e <SCH_Delete_Task+0xe6>
	}
	sTask * temp = list.head;
 80015a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001658 <SCH_Delete_Task+0xf0>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	60fb      	str	r3, [r7, #12]
	while(temp != NULL){
 80015ae:	e04a      	b.n	8001646 <SCH_Delete_Task+0xde>
		if(temp->pTask == function){
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d142      	bne.n	8001640 <SCH_Delete_Task+0xd8>
			if(temp == list.head){ // Delete head
 80015ba:	4b27      	ldr	r3, [pc, #156]	@ (8001658 <SCH_Delete_Task+0xf0>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d111      	bne.n	80015e8 <SCH_Delete_Task+0x80>
				temp->next->prev = NULL;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	2200      	movs	r2, #0
 80015ca:	611a      	str	r2, [r3, #16]
				list.head = temp->next;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	4a21      	ldr	r2, [pc, #132]	@ (8001658 <SCH_Delete_Task+0xf0>)
 80015d2:	6013      	str	r3, [r2, #0]
				list.head->Delay = list.head->Delay + temp->Delay;
 80015d4:	4b20      	ldr	r3, [pc, #128]	@ (8001658 <SCH_Delete_Task+0xf0>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	6859      	ldr	r1, [r3, #4]
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	685a      	ldr	r2, [r3, #4]
 80015de:	4b1e      	ldr	r3, [pc, #120]	@ (8001658 <SCH_Delete_Task+0xf0>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	440a      	add	r2, r1
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	e020      	b.n	800162a <SCH_Delete_Task+0xc2>
			}
			else if (temp == list.tail){ // Delete tail
 80015e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001658 <SCH_Delete_Task+0xf0>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d108      	bne.n	8001604 <SCH_Delete_Task+0x9c>
				temp->prev->next = NULL;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	691b      	ldr	r3, [r3, #16]
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
				list.tail = temp->prev;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	691b      	ldr	r3, [r3, #16]
 80015fe:	4a16      	ldr	r2, [pc, #88]	@ (8001658 <SCH_Delete_Task+0xf0>)
 8001600:	6053      	str	r3, [r2, #4]
 8001602:	e012      	b.n	800162a <SCH_Delete_Task+0xc2>
			}
			else{
				temp->prev->next = temp->next;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	691b      	ldr	r3, [r3, #16]
 8001608:	68fa      	ldr	r2, [r7, #12]
 800160a:	68d2      	ldr	r2, [r2, #12]
 800160c:	60da      	str	r2, [r3, #12]
				temp->next->prev = temp->prev;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	6912      	ldr	r2, [r2, #16]
 8001616:	611a      	str	r2, [r3, #16]
				temp->next->Delay = temp->next->Delay + temp->Delay;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	6859      	ldr	r1, [r3, #4]
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	685a      	ldr	r2, [r3, #4]
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	440a      	add	r2, r1
 8001628:	605a      	str	r2, [r3, #4]
			}
			list.numTask--;
 800162a:	4b0b      	ldr	r3, [pc, #44]	@ (8001658 <SCH_Delete_Task+0xf0>)
 800162c:	7a1b      	ldrb	r3, [r3, #8]
 800162e:	3b01      	subs	r3, #1
 8001630:	b2da      	uxtb	r2, r3
 8001632:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <SCH_Delete_Task+0xf0>)
 8001634:	721a      	strb	r2, [r3, #8]
			free(temp);
 8001636:	68f8      	ldr	r0, [r7, #12]
 8001638:	f001 fbf4 	bl	8002e24 <free>
			return 1;
 800163c:	2301      	movs	r3, #1
 800163e:	e006      	b.n	800164e <SCH_Delete_Task+0xe6>
		}
		temp = temp->next;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	60fb      	str	r3, [r7, #12]
	while(temp != NULL){
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d1b1      	bne.n	80015b0 <SCH_Delete_Task+0x48>
	}
	return 0;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20000118 	.word	0x20000118

0800165c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001662:	4b15      	ldr	r3, [pc, #84]	@ (80016b8 <HAL_MspInit+0x5c>)
 8001664:	699b      	ldr	r3, [r3, #24]
 8001666:	4a14      	ldr	r2, [pc, #80]	@ (80016b8 <HAL_MspInit+0x5c>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	6193      	str	r3, [r2, #24]
 800166e:	4b12      	ldr	r3, [pc, #72]	@ (80016b8 <HAL_MspInit+0x5c>)
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	60bb      	str	r3, [r7, #8]
 8001678:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800167a:	4b0f      	ldr	r3, [pc, #60]	@ (80016b8 <HAL_MspInit+0x5c>)
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	4a0e      	ldr	r2, [pc, #56]	@ (80016b8 <HAL_MspInit+0x5c>)
 8001680:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001684:	61d3      	str	r3, [r2, #28]
 8001686:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <HAL_MspInit+0x5c>)
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800168e:	607b      	str	r3, [r7, #4]
 8001690:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001692:	4b0a      	ldr	r3, [pc, #40]	@ (80016bc <HAL_MspInit+0x60>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	4a04      	ldr	r2, [pc, #16]	@ (80016bc <HAL_MspInit+0x60>)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ae:	bf00      	nop
 80016b0:	3714      	adds	r7, #20
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bc80      	pop	{r7}
 80016b6:	4770      	bx	lr
 80016b8:	40021000 	.word	0x40021000
 80016bc:	40010000 	.word	0x40010000

080016c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016d0:	d113      	bne.n	80016fa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001704 <HAL_TIM_Base_MspInit+0x44>)
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001704 <HAL_TIM_Base_MspInit+0x44>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	61d3      	str	r3, [r2, #28]
 80016de:	4b09      	ldr	r3, [pc, #36]	@ (8001704 <HAL_TIM_Base_MspInit+0x44>)
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016ea:	2200      	movs	r2, #0
 80016ec:	2100      	movs	r1, #0
 80016ee:	201c      	movs	r0, #28
 80016f0:	f000 f9db 	bl	8001aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016f4:	201c      	movs	r0, #28
 80016f6:	f000 f9f4 	bl	8001ae2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80016fa:	bf00      	nop
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40021000 	.word	0x40021000

08001708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <NMI_Handler+0x4>

08001710 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <HardFault_Handler+0x4>

08001718 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <MemManage_Handler+0x4>

08001720 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <BusFault_Handler+0x4>

08001728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <UsageFault_Handler+0x4>

08001730 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr

0800173c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr

08001748 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	bc80      	pop	{r7}
 8001752:	4770      	bx	lr

08001754 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001758:	f000 f8b4 	bl	80018c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800175c:	bf00      	nop
 800175e:	bd80      	pop	{r7, pc}

08001760 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001764:	4802      	ldr	r0, [pc, #8]	@ (8001770 <TIM2_IRQHandler+0x10>)
 8001766:	f001 f815 	bl	8002794 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200000d0 	.word	0x200000d0

08001774 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800177c:	4a14      	ldr	r2, [pc, #80]	@ (80017d0 <_sbrk+0x5c>)
 800177e:	4b15      	ldr	r3, [pc, #84]	@ (80017d4 <_sbrk+0x60>)
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001788:	4b13      	ldr	r3, [pc, #76]	@ (80017d8 <_sbrk+0x64>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d102      	bne.n	8001796 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001790:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <_sbrk+0x64>)
 8001792:	4a12      	ldr	r2, [pc, #72]	@ (80017dc <_sbrk+0x68>)
 8001794:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001796:	4b10      	ldr	r3, [pc, #64]	@ (80017d8 <_sbrk+0x64>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d207      	bcs.n	80017b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017a4:	f001 fc0c 	bl	8002fc0 <__errno>
 80017a8:	4603      	mov	r3, r0
 80017aa:	220c      	movs	r2, #12
 80017ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ae:	f04f 33ff 	mov.w	r3, #4294967295
 80017b2:	e009      	b.n	80017c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017b4:	4b08      	ldr	r3, [pc, #32]	@ (80017d8 <_sbrk+0x64>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ba:	4b07      	ldr	r3, [pc, #28]	@ (80017d8 <_sbrk+0x64>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4413      	add	r3, r2
 80017c2:	4a05      	ldr	r2, [pc, #20]	@ (80017d8 <_sbrk+0x64>)
 80017c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017c6:	68fb      	ldr	r3, [r7, #12]
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20002800 	.word	0x20002800
 80017d4:	00000400 	.word	0x00000400
 80017d8:	20000124 	.word	0x20000124
 80017dc:	20000278 	.word	0x20000278

080017e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr

080017ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017ec:	f7ff fff8 	bl	80017e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017f0:	480b      	ldr	r0, [pc, #44]	@ (8001820 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017f2:	490c      	ldr	r1, [pc, #48]	@ (8001824 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001828 <LoopFillZerobss+0x16>)
  movs r3, #0
 80017f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017f8:	e002      	b.n	8001800 <LoopCopyDataInit>

080017fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017fe:	3304      	adds	r3, #4

08001800 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001800:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001802:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001804:	d3f9      	bcc.n	80017fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001806:	4a09      	ldr	r2, [pc, #36]	@ (800182c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001808:	4c09      	ldr	r4, [pc, #36]	@ (8001830 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800180a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800180c:	e001      	b.n	8001812 <LoopFillZerobss>

0800180e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800180e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001810:	3204      	adds	r2, #4

08001812 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001812:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001814:	d3fb      	bcc.n	800180e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001816:	f001 fbd9 	bl	8002fcc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800181a:	f7ff fc73 	bl	8001104 <main>
  bx lr
 800181e:	4770      	bx	lr
  ldr r0, =_sdata
 8001820:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001824:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001828:	080030ec 	.word	0x080030ec
  ldr r2, =_sbss
 800182c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001830:	20000274 	.word	0x20000274

08001834 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001834:	e7fe      	b.n	8001834 <ADC1_2_IRQHandler>
	...

08001838 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800183c:	4b08      	ldr	r3, [pc, #32]	@ (8001860 <HAL_Init+0x28>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a07      	ldr	r2, [pc, #28]	@ (8001860 <HAL_Init+0x28>)
 8001842:	f043 0310 	orr.w	r3, r3, #16
 8001846:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001848:	2003      	movs	r0, #3
 800184a:	f000 f923 	bl	8001a94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800184e:	200f      	movs	r0, #15
 8001850:	f000 f808 	bl	8001864 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001854:	f7ff ff02 	bl	800165c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001858:	2300      	movs	r3, #0
}
 800185a:	4618      	mov	r0, r3
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40022000 	.word	0x40022000

08001864 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800186c:	4b12      	ldr	r3, [pc, #72]	@ (80018b8 <HAL_InitTick+0x54>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <HAL_InitTick+0x58>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	4619      	mov	r1, r3
 8001876:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800187a:	fbb3 f3f1 	udiv	r3, r3, r1
 800187e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001882:	4618      	mov	r0, r3
 8001884:	f000 f93b 	bl	8001afe <HAL_SYSTICK_Config>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e00e      	b.n	80018b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2b0f      	cmp	r3, #15
 8001896:	d80a      	bhi.n	80018ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001898:	2200      	movs	r2, #0
 800189a:	6879      	ldr	r1, [r7, #4]
 800189c:	f04f 30ff 	mov.w	r0, #4294967295
 80018a0:	f000 f903 	bl	8001aaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018a4:	4a06      	ldr	r2, [pc, #24]	@ (80018c0 <HAL_InitTick+0x5c>)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018aa:	2300      	movs	r3, #0
 80018ac:	e000      	b.n	80018b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	2000001c 	.word	0x2000001c
 80018bc:	20000024 	.word	0x20000024
 80018c0:	20000020 	.word	0x20000020

080018c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018c8:	4b05      	ldr	r3, [pc, #20]	@ (80018e0 <HAL_IncTick+0x1c>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	461a      	mov	r2, r3
 80018ce:	4b05      	ldr	r3, [pc, #20]	@ (80018e4 <HAL_IncTick+0x20>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4413      	add	r3, r2
 80018d4:	4a03      	ldr	r2, [pc, #12]	@ (80018e4 <HAL_IncTick+0x20>)
 80018d6:	6013      	str	r3, [r2, #0]
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr
 80018e0:	20000024 	.word	0x20000024
 80018e4:	20000128 	.word	0x20000128

080018e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  return uwTick;
 80018ec:	4b02      	ldr	r3, [pc, #8]	@ (80018f8 <HAL_GetTick+0x10>)
 80018ee:	681b      	ldr	r3, [r3, #0]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr
 80018f8:	20000128 	.word	0x20000128

080018fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800190c:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001912:	68ba      	ldr	r2, [r7, #8]
 8001914:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001918:	4013      	ands	r3, r2
 800191a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001924:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800192c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800192e:	4a04      	ldr	r2, [pc, #16]	@ (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	60d3      	str	r3, [r2, #12]
}
 8001934:	bf00      	nop
 8001936:	3714      	adds	r7, #20
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001948:	4b04      	ldr	r3, [pc, #16]	@ (800195c <__NVIC_GetPriorityGrouping+0x18>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	f003 0307 	and.w	r3, r3, #7
}
 8001952:	4618      	mov	r0, r3
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196e:	2b00      	cmp	r3, #0
 8001970:	db0b      	blt.n	800198a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	f003 021f 	and.w	r2, r3, #31
 8001978:	4906      	ldr	r1, [pc, #24]	@ (8001994 <__NVIC_EnableIRQ+0x34>)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	095b      	lsrs	r3, r3, #5
 8001980:	2001      	movs	r0, #1
 8001982:	fa00 f202 	lsl.w	r2, r0, r2
 8001986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr
 8001994:	e000e100 	.word	0xe000e100

08001998 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	6039      	str	r1, [r7, #0]
 80019a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	db0a      	blt.n	80019c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	b2da      	uxtb	r2, r3
 80019b0:	490c      	ldr	r1, [pc, #48]	@ (80019e4 <__NVIC_SetPriority+0x4c>)
 80019b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b6:	0112      	lsls	r2, r2, #4
 80019b8:	b2d2      	uxtb	r2, r2
 80019ba:	440b      	add	r3, r1
 80019bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019c0:	e00a      	b.n	80019d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	4908      	ldr	r1, [pc, #32]	@ (80019e8 <__NVIC_SetPriority+0x50>)
 80019c8:	79fb      	ldrb	r3, [r7, #7]
 80019ca:	f003 030f 	and.w	r3, r3, #15
 80019ce:	3b04      	subs	r3, #4
 80019d0:	0112      	lsls	r2, r2, #4
 80019d2:	b2d2      	uxtb	r2, r2
 80019d4:	440b      	add	r3, r1
 80019d6:	761a      	strb	r2, [r3, #24]
}
 80019d8:	bf00      	nop
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	e000e100 	.word	0xe000e100
 80019e8:	e000ed00 	.word	0xe000ed00

080019ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b089      	sub	sp, #36	@ 0x24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f003 0307 	and.w	r3, r3, #7
 80019fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	f1c3 0307 	rsb	r3, r3, #7
 8001a06:	2b04      	cmp	r3, #4
 8001a08:	bf28      	it	cs
 8001a0a:	2304      	movcs	r3, #4
 8001a0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	3304      	adds	r3, #4
 8001a12:	2b06      	cmp	r3, #6
 8001a14:	d902      	bls.n	8001a1c <NVIC_EncodePriority+0x30>
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	3b03      	subs	r3, #3
 8001a1a:	e000      	b.n	8001a1e <NVIC_EncodePriority+0x32>
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a20:	f04f 32ff 	mov.w	r2, #4294967295
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43da      	mvns	r2, r3
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	401a      	ands	r2, r3
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a34:	f04f 31ff 	mov.w	r1, #4294967295
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3e:	43d9      	mvns	r1, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a44:	4313      	orrs	r3, r2
         );
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3724      	adds	r7, #36	@ 0x24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bc80      	pop	{r7}
 8001a4e:	4770      	bx	lr

08001a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a60:	d301      	bcc.n	8001a66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a62:	2301      	movs	r3, #1
 8001a64:	e00f      	b.n	8001a86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a66:	4a0a      	ldr	r2, [pc, #40]	@ (8001a90 <SysTick_Config+0x40>)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6e:	210f      	movs	r1, #15
 8001a70:	f04f 30ff 	mov.w	r0, #4294967295
 8001a74:	f7ff ff90 	bl	8001998 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a78:	4b05      	ldr	r3, [pc, #20]	@ (8001a90 <SysTick_Config+0x40>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7e:	4b04      	ldr	r3, [pc, #16]	@ (8001a90 <SysTick_Config+0x40>)
 8001a80:	2207      	movs	r2, #7
 8001a82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	e000e010 	.word	0xe000e010

08001a94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f7ff ff2d 	bl	80018fc <__NVIC_SetPriorityGrouping>
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b086      	sub	sp, #24
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	60b9      	str	r1, [r7, #8]
 8001ab4:	607a      	str	r2, [r7, #4]
 8001ab6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001abc:	f7ff ff42 	bl	8001944 <__NVIC_GetPriorityGrouping>
 8001ac0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	68b9      	ldr	r1, [r7, #8]
 8001ac6:	6978      	ldr	r0, [r7, #20]
 8001ac8:	f7ff ff90 	bl	80019ec <NVIC_EncodePriority>
 8001acc:	4602      	mov	r2, r0
 8001ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ff5f 	bl	8001998 <__NVIC_SetPriority>
}
 8001ada:	bf00      	nop
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	4603      	mov	r3, r0
 8001aea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff ff35 	bl	8001960 <__NVIC_EnableIRQ>
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b082      	sub	sp, #8
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7ff ffa2 	bl	8001a50 <SysTick_Config>
 8001b0c:	4603      	mov	r3, r0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
	...

08001b18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b08b      	sub	sp, #44	@ 0x2c
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b22:	2300      	movs	r3, #0
 8001b24:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b26:	2300      	movs	r3, #0
 8001b28:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b2a:	e161      	b.n	8001df0 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	69fa      	ldr	r2, [r7, #28]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	f040 8150 	bne.w	8001dea <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	4a97      	ldr	r2, [pc, #604]	@ (8001dac <HAL_GPIO_Init+0x294>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d05e      	beq.n	8001c12 <HAL_GPIO_Init+0xfa>
 8001b54:	4a95      	ldr	r2, [pc, #596]	@ (8001dac <HAL_GPIO_Init+0x294>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d875      	bhi.n	8001c46 <HAL_GPIO_Init+0x12e>
 8001b5a:	4a95      	ldr	r2, [pc, #596]	@ (8001db0 <HAL_GPIO_Init+0x298>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d058      	beq.n	8001c12 <HAL_GPIO_Init+0xfa>
 8001b60:	4a93      	ldr	r2, [pc, #588]	@ (8001db0 <HAL_GPIO_Init+0x298>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d86f      	bhi.n	8001c46 <HAL_GPIO_Init+0x12e>
 8001b66:	4a93      	ldr	r2, [pc, #588]	@ (8001db4 <HAL_GPIO_Init+0x29c>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d052      	beq.n	8001c12 <HAL_GPIO_Init+0xfa>
 8001b6c:	4a91      	ldr	r2, [pc, #580]	@ (8001db4 <HAL_GPIO_Init+0x29c>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d869      	bhi.n	8001c46 <HAL_GPIO_Init+0x12e>
 8001b72:	4a91      	ldr	r2, [pc, #580]	@ (8001db8 <HAL_GPIO_Init+0x2a0>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d04c      	beq.n	8001c12 <HAL_GPIO_Init+0xfa>
 8001b78:	4a8f      	ldr	r2, [pc, #572]	@ (8001db8 <HAL_GPIO_Init+0x2a0>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d863      	bhi.n	8001c46 <HAL_GPIO_Init+0x12e>
 8001b7e:	4a8f      	ldr	r2, [pc, #572]	@ (8001dbc <HAL_GPIO_Init+0x2a4>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d046      	beq.n	8001c12 <HAL_GPIO_Init+0xfa>
 8001b84:	4a8d      	ldr	r2, [pc, #564]	@ (8001dbc <HAL_GPIO_Init+0x2a4>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d85d      	bhi.n	8001c46 <HAL_GPIO_Init+0x12e>
 8001b8a:	2b12      	cmp	r3, #18
 8001b8c:	d82a      	bhi.n	8001be4 <HAL_GPIO_Init+0xcc>
 8001b8e:	2b12      	cmp	r3, #18
 8001b90:	d859      	bhi.n	8001c46 <HAL_GPIO_Init+0x12e>
 8001b92:	a201      	add	r2, pc, #4	@ (adr r2, 8001b98 <HAL_GPIO_Init+0x80>)
 8001b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b98:	08001c13 	.word	0x08001c13
 8001b9c:	08001bed 	.word	0x08001bed
 8001ba0:	08001bff 	.word	0x08001bff
 8001ba4:	08001c41 	.word	0x08001c41
 8001ba8:	08001c47 	.word	0x08001c47
 8001bac:	08001c47 	.word	0x08001c47
 8001bb0:	08001c47 	.word	0x08001c47
 8001bb4:	08001c47 	.word	0x08001c47
 8001bb8:	08001c47 	.word	0x08001c47
 8001bbc:	08001c47 	.word	0x08001c47
 8001bc0:	08001c47 	.word	0x08001c47
 8001bc4:	08001c47 	.word	0x08001c47
 8001bc8:	08001c47 	.word	0x08001c47
 8001bcc:	08001c47 	.word	0x08001c47
 8001bd0:	08001c47 	.word	0x08001c47
 8001bd4:	08001c47 	.word	0x08001c47
 8001bd8:	08001c47 	.word	0x08001c47
 8001bdc:	08001bf5 	.word	0x08001bf5
 8001be0:	08001c09 	.word	0x08001c09
 8001be4:	4a76      	ldr	r2, [pc, #472]	@ (8001dc0 <HAL_GPIO_Init+0x2a8>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d013      	beq.n	8001c12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bea:	e02c      	b.n	8001c46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	623b      	str	r3, [r7, #32]
          break;
 8001bf2:	e029      	b.n	8001c48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	3304      	adds	r3, #4
 8001bfa:	623b      	str	r3, [r7, #32]
          break;
 8001bfc:	e024      	b.n	8001c48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	68db      	ldr	r3, [r3, #12]
 8001c02:	3308      	adds	r3, #8
 8001c04:	623b      	str	r3, [r7, #32]
          break;
 8001c06:	e01f      	b.n	8001c48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	330c      	adds	r3, #12
 8001c0e:	623b      	str	r3, [r7, #32]
          break;
 8001c10:	e01a      	b.n	8001c48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d102      	bne.n	8001c20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c1a:	2304      	movs	r3, #4
 8001c1c:	623b      	str	r3, [r7, #32]
          break;
 8001c1e:	e013      	b.n	8001c48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d105      	bne.n	8001c34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c28:	2308      	movs	r3, #8
 8001c2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	69fa      	ldr	r2, [r7, #28]
 8001c30:	611a      	str	r2, [r3, #16]
          break;
 8001c32:	e009      	b.n	8001c48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c34:	2308      	movs	r3, #8
 8001c36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	69fa      	ldr	r2, [r7, #28]
 8001c3c:	615a      	str	r2, [r3, #20]
          break;
 8001c3e:	e003      	b.n	8001c48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c40:	2300      	movs	r3, #0
 8001c42:	623b      	str	r3, [r7, #32]
          break;
 8001c44:	e000      	b.n	8001c48 <HAL_GPIO_Init+0x130>
          break;
 8001c46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	2bff      	cmp	r3, #255	@ 0xff
 8001c4c:	d801      	bhi.n	8001c52 <HAL_GPIO_Init+0x13a>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	e001      	b.n	8001c56 <HAL_GPIO_Init+0x13e>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	3304      	adds	r3, #4
 8001c56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	2bff      	cmp	r3, #255	@ 0xff
 8001c5c:	d802      	bhi.n	8001c64 <HAL_GPIO_Init+0x14c>
 8001c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	e002      	b.n	8001c6a <HAL_GPIO_Init+0x152>
 8001c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c66:	3b08      	subs	r3, #8
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	210f      	movs	r1, #15
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	fa01 f303 	lsl.w	r3, r1, r3
 8001c78:	43db      	mvns	r3, r3
 8001c7a:	401a      	ands	r2, r3
 8001c7c:	6a39      	ldr	r1, [r7, #32]
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	fa01 f303 	lsl.w	r3, r1, r3
 8001c84:	431a      	orrs	r2, r3
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f000 80a9 	beq.w	8001dea <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c98:	4b4a      	ldr	r3, [pc, #296]	@ (8001dc4 <HAL_GPIO_Init+0x2ac>)
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	4a49      	ldr	r2, [pc, #292]	@ (8001dc4 <HAL_GPIO_Init+0x2ac>)
 8001c9e:	f043 0301 	orr.w	r3, r3, #1
 8001ca2:	6193      	str	r3, [r2, #24]
 8001ca4:	4b47      	ldr	r3, [pc, #284]	@ (8001dc4 <HAL_GPIO_Init+0x2ac>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	60bb      	str	r3, [r7, #8]
 8001cae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cb0:	4a45      	ldr	r2, [pc, #276]	@ (8001dc8 <HAL_GPIO_Init+0x2b0>)
 8001cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb4:	089b      	lsrs	r3, r3, #2
 8001cb6:	3302      	adds	r3, #2
 8001cb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cbc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc0:	f003 0303 	and.w	r3, r3, #3
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	220f      	movs	r2, #15
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	68fa      	ldr	r2, [r7, #12]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4a3d      	ldr	r2, [pc, #244]	@ (8001dcc <HAL_GPIO_Init+0x2b4>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d00d      	beq.n	8001cf8 <HAL_GPIO_Init+0x1e0>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a3c      	ldr	r2, [pc, #240]	@ (8001dd0 <HAL_GPIO_Init+0x2b8>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d007      	beq.n	8001cf4 <HAL_GPIO_Init+0x1dc>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a3b      	ldr	r2, [pc, #236]	@ (8001dd4 <HAL_GPIO_Init+0x2bc>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d101      	bne.n	8001cf0 <HAL_GPIO_Init+0x1d8>
 8001cec:	2302      	movs	r3, #2
 8001cee:	e004      	b.n	8001cfa <HAL_GPIO_Init+0x1e2>
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e002      	b.n	8001cfa <HAL_GPIO_Init+0x1e2>
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e000      	b.n	8001cfa <HAL_GPIO_Init+0x1e2>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cfc:	f002 0203 	and.w	r2, r2, #3
 8001d00:	0092      	lsls	r2, r2, #2
 8001d02:	4093      	lsls	r3, r2
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d0a:	492f      	ldr	r1, [pc, #188]	@ (8001dc8 <HAL_GPIO_Init+0x2b0>)
 8001d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0e:	089b      	lsrs	r3, r3, #2
 8001d10:	3302      	adds	r3, #2
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d006      	beq.n	8001d32 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d24:	4b2c      	ldr	r3, [pc, #176]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d26:	689a      	ldr	r2, [r3, #8]
 8001d28:	492b      	ldr	r1, [pc, #172]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	608b      	str	r3, [r1, #8]
 8001d30:	e006      	b.n	8001d40 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d32:	4b29      	ldr	r3, [pc, #164]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d34:	689a      	ldr	r2, [r3, #8]
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	4927      	ldr	r1, [pc, #156]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d006      	beq.n	8001d5a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d4c:	4b22      	ldr	r3, [pc, #136]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	4921      	ldr	r1, [pc, #132]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	60cb      	str	r3, [r1, #12]
 8001d58:	e006      	b.n	8001d68 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d5a:	4b1f      	ldr	r3, [pc, #124]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	43db      	mvns	r3, r3
 8001d62:	491d      	ldr	r1, [pc, #116]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d64:	4013      	ands	r3, r2
 8001d66:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d006      	beq.n	8001d82 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d74:	4b18      	ldr	r3, [pc, #96]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d76:	685a      	ldr	r2, [r3, #4]
 8001d78:	4917      	ldr	r1, [pc, #92]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	604b      	str	r3, [r1, #4]
 8001d80:	e006      	b.n	8001d90 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d82:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d84:	685a      	ldr	r2, [r3, #4]
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	4913      	ldr	r1, [pc, #76]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d01f      	beq.n	8001ddc <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	490d      	ldr	r1, [pc, #52]	@ (8001dd8 <HAL_GPIO_Init+0x2c0>)
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	600b      	str	r3, [r1, #0]
 8001da8:	e01f      	b.n	8001dea <HAL_GPIO_Init+0x2d2>
 8001daa:	bf00      	nop
 8001dac:	10320000 	.word	0x10320000
 8001db0:	10310000 	.word	0x10310000
 8001db4:	10220000 	.word	0x10220000
 8001db8:	10210000 	.word	0x10210000
 8001dbc:	10120000 	.word	0x10120000
 8001dc0:	10110000 	.word	0x10110000
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40010000 	.word	0x40010000
 8001dcc:	40010800 	.word	0x40010800
 8001dd0:	40010c00 	.word	0x40010c00
 8001dd4:	40011000 	.word	0x40011000
 8001dd8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e0c <HAL_GPIO_Init+0x2f4>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	43db      	mvns	r3, r3
 8001de4:	4909      	ldr	r1, [pc, #36]	@ (8001e0c <HAL_GPIO_Init+0x2f4>)
 8001de6:	4013      	ands	r3, r2
 8001de8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dec:	3301      	adds	r3, #1
 8001dee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df6:	fa22 f303 	lsr.w	r3, r2, r3
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	f47f ae96 	bne.w	8001b2c <HAL_GPIO_Init+0x14>
  }
}
 8001e00:	bf00      	nop
 8001e02:	bf00      	nop
 8001e04:	372c      	adds	r7, #44	@ 0x2c
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr
 8001e0c:	40010400 	.word	0x40010400

08001e10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	460b      	mov	r3, r1
 8001e1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689a      	ldr	r2, [r3, #8]
 8001e20:	887b      	ldrh	r3, [r7, #2]
 8001e22:	4013      	ands	r3, r2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d002      	beq.n	8001e2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	73fb      	strb	r3, [r7, #15]
 8001e2c:	e001      	b.n	8001e32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr

08001e3e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b083      	sub	sp, #12
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	460b      	mov	r3, r1
 8001e48:	807b      	strh	r3, [r7, #2]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e4e:	787b      	ldrb	r3, [r7, #1]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d003      	beq.n	8001e5c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e54:	887a      	ldrh	r2, [r7, #2]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e5a:	e003      	b.n	8001e64 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e5c:	887b      	ldrh	r3, [r7, #2]
 8001e5e:	041a      	lsls	r2, r3, #16
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	611a      	str	r2, [r3, #16]
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc80      	pop	{r7}
 8001e6c:	4770      	bx	lr

08001e6e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	b085      	sub	sp, #20
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
 8001e76:	460b      	mov	r3, r1
 8001e78:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e80:	887a      	ldrh	r2, [r7, #2]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	4013      	ands	r3, r2
 8001e86:	041a      	lsls	r2, r3, #16
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	43d9      	mvns	r1, r3
 8001e8c:	887b      	ldrh	r3, [r7, #2]
 8001e8e:	400b      	ands	r3, r1
 8001e90:	431a      	orrs	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	611a      	str	r2, [r3, #16]
}
 8001e96:	bf00      	nop
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bc80      	pop	{r7}
 8001e9e:	4770      	bx	lr

08001ea0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d101      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e272      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f000 8087 	beq.w	8001fce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ec0:	4b92      	ldr	r3, [pc, #584]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f003 030c 	and.w	r3, r3, #12
 8001ec8:	2b04      	cmp	r3, #4
 8001eca:	d00c      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ecc:	4b8f      	ldr	r3, [pc, #572]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f003 030c 	and.w	r3, r3, #12
 8001ed4:	2b08      	cmp	r3, #8
 8001ed6:	d112      	bne.n	8001efe <HAL_RCC_OscConfig+0x5e>
 8001ed8:	4b8c      	ldr	r3, [pc, #560]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ee0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ee4:	d10b      	bne.n	8001efe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ee6:	4b89      	ldr	r3, [pc, #548]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d06c      	beq.n	8001fcc <HAL_RCC_OscConfig+0x12c>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d168      	bne.n	8001fcc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e24c      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f06:	d106      	bne.n	8001f16 <HAL_RCC_OscConfig+0x76>
 8001f08:	4b80      	ldr	r3, [pc, #512]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a7f      	ldr	r2, [pc, #508]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f12:	6013      	str	r3, [r2, #0]
 8001f14:	e02e      	b.n	8001f74 <HAL_RCC_OscConfig+0xd4>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d10c      	bne.n	8001f38 <HAL_RCC_OscConfig+0x98>
 8001f1e:	4b7b      	ldr	r3, [pc, #492]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a7a      	ldr	r2, [pc, #488]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f28:	6013      	str	r3, [r2, #0]
 8001f2a:	4b78      	ldr	r3, [pc, #480]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a77      	ldr	r2, [pc, #476]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f34:	6013      	str	r3, [r2, #0]
 8001f36:	e01d      	b.n	8001f74 <HAL_RCC_OscConfig+0xd4>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f40:	d10c      	bne.n	8001f5c <HAL_RCC_OscConfig+0xbc>
 8001f42:	4b72      	ldr	r3, [pc, #456]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a71      	ldr	r2, [pc, #452]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f4c:	6013      	str	r3, [r2, #0]
 8001f4e:	4b6f      	ldr	r3, [pc, #444]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a6e      	ldr	r2, [pc, #440]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f58:	6013      	str	r3, [r2, #0]
 8001f5a:	e00b      	b.n	8001f74 <HAL_RCC_OscConfig+0xd4>
 8001f5c:	4b6b      	ldr	r3, [pc, #428]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a6a      	ldr	r2, [pc, #424]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f66:	6013      	str	r3, [r2, #0]
 8001f68:	4b68      	ldr	r3, [pc, #416]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a67      	ldr	r2, [pc, #412]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d013      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f7c:	f7ff fcb4 	bl	80018e8 <HAL_GetTick>
 8001f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f82:	e008      	b.n	8001f96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f84:	f7ff fcb0 	bl	80018e8 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b64      	cmp	r3, #100	@ 0x64
 8001f90:	d901      	bls.n	8001f96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f92:	2303      	movs	r3, #3
 8001f94:	e200      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f96:	4b5d      	ldr	r3, [pc, #372]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d0f0      	beq.n	8001f84 <HAL_RCC_OscConfig+0xe4>
 8001fa2:	e014      	b.n	8001fce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa4:	f7ff fca0 	bl	80018e8 <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fac:	f7ff fc9c 	bl	80018e8 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b64      	cmp	r3, #100	@ 0x64
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e1ec      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fbe:	4b53      	ldr	r3, [pc, #332]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1f0      	bne.n	8001fac <HAL_RCC_OscConfig+0x10c>
 8001fca:	e000      	b.n	8001fce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d063      	beq.n	80020a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fda:	4b4c      	ldr	r3, [pc, #304]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00b      	beq.n	8001ffe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001fe6:	4b49      	ldr	r3, [pc, #292]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f003 030c 	and.w	r3, r3, #12
 8001fee:	2b08      	cmp	r3, #8
 8001ff0:	d11c      	bne.n	800202c <HAL_RCC_OscConfig+0x18c>
 8001ff2:	4b46      	ldr	r3, [pc, #280]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d116      	bne.n	800202c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ffe:	4b43      	ldr	r3, [pc, #268]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d005      	beq.n	8002016 <HAL_RCC_OscConfig+0x176>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	691b      	ldr	r3, [r3, #16]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d001      	beq.n	8002016 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e1c0      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002016:	4b3d      	ldr	r3, [pc, #244]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	4939      	ldr	r1, [pc, #228]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8002026:	4313      	orrs	r3, r2
 8002028:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800202a:	e03a      	b.n	80020a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d020      	beq.n	8002076 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002034:	4b36      	ldr	r3, [pc, #216]	@ (8002110 <HAL_RCC_OscConfig+0x270>)
 8002036:	2201      	movs	r2, #1
 8002038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203a:	f7ff fc55 	bl	80018e8 <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002040:	e008      	b.n	8002054 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002042:	f7ff fc51 	bl	80018e8 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e1a1      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002054:	4b2d      	ldr	r3, [pc, #180]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0f0      	beq.n	8002042 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002060:	4b2a      	ldr	r3, [pc, #168]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	00db      	lsls	r3, r3, #3
 800206e:	4927      	ldr	r1, [pc, #156]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8002070:	4313      	orrs	r3, r2
 8002072:	600b      	str	r3, [r1, #0]
 8002074:	e015      	b.n	80020a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002076:	4b26      	ldr	r3, [pc, #152]	@ (8002110 <HAL_RCC_OscConfig+0x270>)
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207c:	f7ff fc34 	bl	80018e8 <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002084:	f7ff fc30 	bl	80018e8 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e180      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002096:	4b1d      	ldr	r3, [pc, #116]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1f0      	bne.n	8002084 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d03a      	beq.n	8002124 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d019      	beq.n	80020ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020b6:	4b17      	ldr	r3, [pc, #92]	@ (8002114 <HAL_RCC_OscConfig+0x274>)
 80020b8:	2201      	movs	r2, #1
 80020ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020bc:	f7ff fc14 	bl	80018e8 <HAL_GetTick>
 80020c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020c4:	f7ff fc10 	bl	80018e8 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e160      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020d6:	4b0d      	ldr	r3, [pc, #52]	@ (800210c <HAL_RCC_OscConfig+0x26c>)
 80020d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d0f0      	beq.n	80020c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020e2:	2001      	movs	r0, #1
 80020e4:	f000 fa9c 	bl	8002620 <RCC_Delay>
 80020e8:	e01c      	b.n	8002124 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002114 <HAL_RCC_OscConfig+0x274>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020f0:	f7ff fbfa 	bl	80018e8 <HAL_GetTick>
 80020f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020f6:	e00f      	b.n	8002118 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020f8:	f7ff fbf6 	bl	80018e8 <HAL_GetTick>
 80020fc:	4602      	mov	r2, r0
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	2b02      	cmp	r3, #2
 8002104:	d908      	bls.n	8002118 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e146      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
 800210a:	bf00      	nop
 800210c:	40021000 	.word	0x40021000
 8002110:	42420000 	.word	0x42420000
 8002114:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002118:	4b92      	ldr	r3, [pc, #584]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 800211a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d1e9      	bne.n	80020f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	2b00      	cmp	r3, #0
 800212e:	f000 80a6 	beq.w	800227e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002132:	2300      	movs	r3, #0
 8002134:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002136:	4b8b      	ldr	r3, [pc, #556]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d10d      	bne.n	800215e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002142:	4b88      	ldr	r3, [pc, #544]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	4a87      	ldr	r2, [pc, #540]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 8002148:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800214c:	61d3      	str	r3, [r2, #28]
 800214e:	4b85      	ldr	r3, [pc, #532]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002156:	60bb      	str	r3, [r7, #8]
 8002158:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800215a:	2301      	movs	r3, #1
 800215c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800215e:	4b82      	ldr	r3, [pc, #520]	@ (8002368 <HAL_RCC_OscConfig+0x4c8>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002166:	2b00      	cmp	r3, #0
 8002168:	d118      	bne.n	800219c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800216a:	4b7f      	ldr	r3, [pc, #508]	@ (8002368 <HAL_RCC_OscConfig+0x4c8>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a7e      	ldr	r2, [pc, #504]	@ (8002368 <HAL_RCC_OscConfig+0x4c8>)
 8002170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002174:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002176:	f7ff fbb7 	bl	80018e8 <HAL_GetTick>
 800217a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800217c:	e008      	b.n	8002190 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800217e:	f7ff fbb3 	bl	80018e8 <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	2b64      	cmp	r3, #100	@ 0x64
 800218a:	d901      	bls.n	8002190 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e103      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002190:	4b75      	ldr	r3, [pc, #468]	@ (8002368 <HAL_RCC_OscConfig+0x4c8>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002198:	2b00      	cmp	r3, #0
 800219a:	d0f0      	beq.n	800217e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d106      	bne.n	80021b2 <HAL_RCC_OscConfig+0x312>
 80021a4:	4b6f      	ldr	r3, [pc, #444]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	4a6e      	ldr	r2, [pc, #440]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021aa:	f043 0301 	orr.w	r3, r3, #1
 80021ae:	6213      	str	r3, [r2, #32]
 80021b0:	e02d      	b.n	800220e <HAL_RCC_OscConfig+0x36e>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d10c      	bne.n	80021d4 <HAL_RCC_OscConfig+0x334>
 80021ba:	4b6a      	ldr	r3, [pc, #424]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	4a69      	ldr	r2, [pc, #420]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021c0:	f023 0301 	bic.w	r3, r3, #1
 80021c4:	6213      	str	r3, [r2, #32]
 80021c6:	4b67      	ldr	r3, [pc, #412]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	4a66      	ldr	r2, [pc, #408]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021cc:	f023 0304 	bic.w	r3, r3, #4
 80021d0:	6213      	str	r3, [r2, #32]
 80021d2:	e01c      	b.n	800220e <HAL_RCC_OscConfig+0x36e>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	2b05      	cmp	r3, #5
 80021da:	d10c      	bne.n	80021f6 <HAL_RCC_OscConfig+0x356>
 80021dc:	4b61      	ldr	r3, [pc, #388]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	4a60      	ldr	r2, [pc, #384]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021e2:	f043 0304 	orr.w	r3, r3, #4
 80021e6:	6213      	str	r3, [r2, #32]
 80021e8:	4b5e      	ldr	r3, [pc, #376]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021ea:	6a1b      	ldr	r3, [r3, #32]
 80021ec:	4a5d      	ldr	r2, [pc, #372]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021ee:	f043 0301 	orr.w	r3, r3, #1
 80021f2:	6213      	str	r3, [r2, #32]
 80021f4:	e00b      	b.n	800220e <HAL_RCC_OscConfig+0x36e>
 80021f6:	4b5b      	ldr	r3, [pc, #364]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021f8:	6a1b      	ldr	r3, [r3, #32]
 80021fa:	4a5a      	ldr	r2, [pc, #360]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80021fc:	f023 0301 	bic.w	r3, r3, #1
 8002200:	6213      	str	r3, [r2, #32]
 8002202:	4b58      	ldr	r3, [pc, #352]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 8002204:	6a1b      	ldr	r3, [r3, #32]
 8002206:	4a57      	ldr	r2, [pc, #348]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 8002208:	f023 0304 	bic.w	r3, r3, #4
 800220c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d015      	beq.n	8002242 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002216:	f7ff fb67 	bl	80018e8 <HAL_GetTick>
 800221a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800221c:	e00a      	b.n	8002234 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800221e:	f7ff fb63 	bl	80018e8 <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	f241 3288 	movw	r2, #5000	@ 0x1388
 800222c:	4293      	cmp	r3, r2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e0b1      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002234:	4b4b      	ldr	r3, [pc, #300]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d0ee      	beq.n	800221e <HAL_RCC_OscConfig+0x37e>
 8002240:	e014      	b.n	800226c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002242:	f7ff fb51 	bl	80018e8 <HAL_GetTick>
 8002246:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002248:	e00a      	b.n	8002260 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800224a:	f7ff fb4d 	bl	80018e8 <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002258:	4293      	cmp	r3, r2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e09b      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002260:	4b40      	ldr	r3, [pc, #256]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 8002262:	6a1b      	ldr	r3, [r3, #32]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1ee      	bne.n	800224a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800226c:	7dfb      	ldrb	r3, [r7, #23]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d105      	bne.n	800227e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002272:	4b3c      	ldr	r3, [pc, #240]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	4a3b      	ldr	r2, [pc, #236]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 8002278:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800227c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	2b00      	cmp	r3, #0
 8002284:	f000 8087 	beq.w	8002396 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002288:	4b36      	ldr	r3, [pc, #216]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 030c 	and.w	r3, r3, #12
 8002290:	2b08      	cmp	r3, #8
 8002292:	d061      	beq.n	8002358 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	2b02      	cmp	r3, #2
 800229a:	d146      	bne.n	800232a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800229c:	4b33      	ldr	r3, [pc, #204]	@ (800236c <HAL_RCC_OscConfig+0x4cc>)
 800229e:	2200      	movs	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a2:	f7ff fb21 	bl	80018e8 <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022aa:	f7ff fb1d 	bl	80018e8 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e06d      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022bc:	4b29      	ldr	r3, [pc, #164]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1f0      	bne.n	80022aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022d0:	d108      	bne.n	80022e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022d2:	4b24      	ldr	r3, [pc, #144]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	4921      	ldr	r1, [pc, #132]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a19      	ldr	r1, [r3, #32]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f4:	430b      	orrs	r3, r1
 80022f6:	491b      	ldr	r1, [pc, #108]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022fc:	4b1b      	ldr	r3, [pc, #108]	@ (800236c <HAL_RCC_OscConfig+0x4cc>)
 80022fe:	2201      	movs	r2, #1
 8002300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002302:	f7ff faf1 	bl	80018e8 <HAL_GetTick>
 8002306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800230a:	f7ff faed 	bl	80018e8 <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e03d      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800231c:	4b11      	ldr	r3, [pc, #68]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0f0      	beq.n	800230a <HAL_RCC_OscConfig+0x46a>
 8002328:	e035      	b.n	8002396 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800232a:	4b10      	ldr	r3, [pc, #64]	@ (800236c <HAL_RCC_OscConfig+0x4cc>)
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002330:	f7ff fada 	bl	80018e8 <HAL_GetTick>
 8002334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002336:	e008      	b.n	800234a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002338:	f7ff fad6 	bl	80018e8 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	2b02      	cmp	r3, #2
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e026      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800234a:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <HAL_RCC_OscConfig+0x4c4>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1f0      	bne.n	8002338 <HAL_RCC_OscConfig+0x498>
 8002356:	e01e      	b.n	8002396 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	69db      	ldr	r3, [r3, #28]
 800235c:	2b01      	cmp	r3, #1
 800235e:	d107      	bne.n	8002370 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e019      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
 8002364:	40021000 	.word	0x40021000
 8002368:	40007000 	.word	0x40007000
 800236c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002370:	4b0b      	ldr	r3, [pc, #44]	@ (80023a0 <HAL_RCC_OscConfig+0x500>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	429a      	cmp	r2, r3
 8002382:	d106      	bne.n	8002392 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800238e:	429a      	cmp	r2, r3
 8002390:	d001      	beq.n	8002396 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e000      	b.n	8002398 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	3718      	adds	r7, #24
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40021000 	.word	0x40021000

080023a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d101      	bne.n	80023b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e0d0      	b.n	800255a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023b8:	4b6a      	ldr	r3, [pc, #424]	@ (8002564 <HAL_RCC_ClockConfig+0x1c0>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d910      	bls.n	80023e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023c6:	4b67      	ldr	r3, [pc, #412]	@ (8002564 <HAL_RCC_ClockConfig+0x1c0>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f023 0207 	bic.w	r2, r3, #7
 80023ce:	4965      	ldr	r1, [pc, #404]	@ (8002564 <HAL_RCC_ClockConfig+0x1c0>)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d6:	4b63      	ldr	r3, [pc, #396]	@ (8002564 <HAL_RCC_ClockConfig+0x1c0>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d001      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e0b8      	b.n	800255a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d020      	beq.n	8002436 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d005      	beq.n	800240c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002400:	4b59      	ldr	r3, [pc, #356]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	4a58      	ldr	r2, [pc, #352]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 8002406:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800240a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0308 	and.w	r3, r3, #8
 8002414:	2b00      	cmp	r3, #0
 8002416:	d005      	beq.n	8002424 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002418:	4b53      	ldr	r3, [pc, #332]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	4a52      	ldr	r2, [pc, #328]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 800241e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002422:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002424:	4b50      	ldr	r3, [pc, #320]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	494d      	ldr	r1, [pc, #308]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 8002432:	4313      	orrs	r3, r2
 8002434:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b00      	cmp	r3, #0
 8002440:	d040      	beq.n	80024c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d107      	bne.n	800245a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800244a:	4b47      	ldr	r3, [pc, #284]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d115      	bne.n	8002482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e07f      	b.n	800255a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b02      	cmp	r3, #2
 8002460:	d107      	bne.n	8002472 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002462:	4b41      	ldr	r3, [pc, #260]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d109      	bne.n	8002482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e073      	b.n	800255a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002472:	4b3d      	ldr	r3, [pc, #244]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d101      	bne.n	8002482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e06b      	b.n	800255a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002482:	4b39      	ldr	r3, [pc, #228]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f023 0203 	bic.w	r2, r3, #3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	4936      	ldr	r1, [pc, #216]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 8002490:	4313      	orrs	r3, r2
 8002492:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002494:	f7ff fa28 	bl	80018e8 <HAL_GetTick>
 8002498:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800249a:	e00a      	b.n	80024b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800249c:	f7ff fa24 	bl	80018e8 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e053      	b.n	800255a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f003 020c 	and.w	r2, r3, #12
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d1eb      	bne.n	800249c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024c4:	4b27      	ldr	r3, [pc, #156]	@ (8002564 <HAL_RCC_ClockConfig+0x1c0>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0307 	and.w	r3, r3, #7
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d210      	bcs.n	80024f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024d2:	4b24      	ldr	r3, [pc, #144]	@ (8002564 <HAL_RCC_ClockConfig+0x1c0>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f023 0207 	bic.w	r2, r3, #7
 80024da:	4922      	ldr	r1, [pc, #136]	@ (8002564 <HAL_RCC_ClockConfig+0x1c0>)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	4313      	orrs	r3, r2
 80024e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e2:	4b20      	ldr	r3, [pc, #128]	@ (8002564 <HAL_RCC_ClockConfig+0x1c0>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d001      	beq.n	80024f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e032      	b.n	800255a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d008      	beq.n	8002512 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002500:	4b19      	ldr	r3, [pc, #100]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	4916      	ldr	r1, [pc, #88]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 800250e:	4313      	orrs	r3, r2
 8002510:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0308 	and.w	r3, r3, #8
 800251a:	2b00      	cmp	r3, #0
 800251c:	d009      	beq.n	8002532 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800251e:	4b12      	ldr	r3, [pc, #72]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	490e      	ldr	r1, [pc, #56]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 800252e:	4313      	orrs	r3, r2
 8002530:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002532:	f000 f821 	bl	8002578 <HAL_RCC_GetSysClockFreq>
 8002536:	4602      	mov	r2, r0
 8002538:	4b0b      	ldr	r3, [pc, #44]	@ (8002568 <HAL_RCC_ClockConfig+0x1c4>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	091b      	lsrs	r3, r3, #4
 800253e:	f003 030f 	and.w	r3, r3, #15
 8002542:	490a      	ldr	r1, [pc, #40]	@ (800256c <HAL_RCC_ClockConfig+0x1c8>)
 8002544:	5ccb      	ldrb	r3, [r1, r3]
 8002546:	fa22 f303 	lsr.w	r3, r2, r3
 800254a:	4a09      	ldr	r2, [pc, #36]	@ (8002570 <HAL_RCC_ClockConfig+0x1cc>)
 800254c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800254e:	4b09      	ldr	r3, [pc, #36]	@ (8002574 <HAL_RCC_ClockConfig+0x1d0>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff f986 	bl	8001864 <HAL_InitTick>

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40022000 	.word	0x40022000
 8002568:	40021000 	.word	0x40021000
 800256c:	080030c0 	.word	0x080030c0
 8002570:	2000001c 	.word	0x2000001c
 8002574:	20000020 	.word	0x20000020

08002578 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002578:	b480      	push	{r7}
 800257a:	b087      	sub	sp, #28
 800257c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800257e:	2300      	movs	r3, #0
 8002580:	60fb      	str	r3, [r7, #12]
 8002582:	2300      	movs	r3, #0
 8002584:	60bb      	str	r3, [r7, #8]
 8002586:	2300      	movs	r3, #0
 8002588:	617b      	str	r3, [r7, #20]
 800258a:	2300      	movs	r3, #0
 800258c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800258e:	2300      	movs	r3, #0
 8002590:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002592:	4b1e      	ldr	r3, [pc, #120]	@ (800260c <HAL_RCC_GetSysClockFreq+0x94>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f003 030c 	and.w	r3, r3, #12
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d002      	beq.n	80025a8 <HAL_RCC_GetSysClockFreq+0x30>
 80025a2:	2b08      	cmp	r3, #8
 80025a4:	d003      	beq.n	80025ae <HAL_RCC_GetSysClockFreq+0x36>
 80025a6:	e027      	b.n	80025f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025a8:	4b19      	ldr	r3, [pc, #100]	@ (8002610 <HAL_RCC_GetSysClockFreq+0x98>)
 80025aa:	613b      	str	r3, [r7, #16]
      break;
 80025ac:	e027      	b.n	80025fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	0c9b      	lsrs	r3, r3, #18
 80025b2:	f003 030f 	and.w	r3, r3, #15
 80025b6:	4a17      	ldr	r2, [pc, #92]	@ (8002614 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025b8:	5cd3      	ldrb	r3, [r2, r3]
 80025ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d010      	beq.n	80025e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025c6:	4b11      	ldr	r3, [pc, #68]	@ (800260c <HAL_RCC_GetSysClockFreq+0x94>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	0c5b      	lsrs	r3, r3, #17
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	4a11      	ldr	r2, [pc, #68]	@ (8002618 <HAL_RCC_GetSysClockFreq+0xa0>)
 80025d2:	5cd3      	ldrb	r3, [r2, r3]
 80025d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002610 <HAL_RCC_GetSysClockFreq+0x98>)
 80025da:	fb03 f202 	mul.w	r2, r3, r2
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	e004      	b.n	80025f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	4a0c      	ldr	r2, [pc, #48]	@ (800261c <HAL_RCC_GetSysClockFreq+0xa4>)
 80025ec:	fb02 f303 	mul.w	r3, r2, r3
 80025f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	613b      	str	r3, [r7, #16]
      break;
 80025f6:	e002      	b.n	80025fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025f8:	4b05      	ldr	r3, [pc, #20]	@ (8002610 <HAL_RCC_GetSysClockFreq+0x98>)
 80025fa:	613b      	str	r3, [r7, #16]
      break;
 80025fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025fe:	693b      	ldr	r3, [r7, #16]
}
 8002600:	4618      	mov	r0, r3
 8002602:	371c      	adds	r7, #28
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	40021000 	.word	0x40021000
 8002610:	007a1200 	.word	0x007a1200
 8002614:	080030d0 	.word	0x080030d0
 8002618:	080030e0 	.word	0x080030e0
 800261c:	003d0900 	.word	0x003d0900

08002620 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002628:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <RCC_Delay+0x34>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a0a      	ldr	r2, [pc, #40]	@ (8002658 <RCC_Delay+0x38>)
 800262e:	fba2 2303 	umull	r2, r3, r2, r3
 8002632:	0a5b      	lsrs	r3, r3, #9
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	fb02 f303 	mul.w	r3, r2, r3
 800263a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800263c:	bf00      	nop
  }
  while (Delay --);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	1e5a      	subs	r2, r3, #1
 8002642:	60fa      	str	r2, [r7, #12]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d1f9      	bne.n	800263c <RCC_Delay+0x1c>
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3714      	adds	r7, #20
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr
 8002654:	2000001c 	.word	0x2000001c
 8002658:	10624dd3 	.word	0x10624dd3

0800265c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e041      	b.n	80026f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002674:	b2db      	uxtb	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d106      	bne.n	8002688 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7ff f81c 	bl	80016c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2202      	movs	r2, #2
 800268c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	3304      	adds	r3, #4
 8002698:	4619      	mov	r1, r3
 800269a:	4610      	mov	r0, r2
 800269c:	f000 fa56 	bl	8002b4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2201      	movs	r2, #1
 80026e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b01      	cmp	r3, #1
 800270e:	d001      	beq.n	8002714 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e035      	b.n	8002780 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2202      	movs	r2, #2
 8002718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68da      	ldr	r2, [r3, #12]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f042 0201 	orr.w	r2, r2, #1
 800272a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a16      	ldr	r2, [pc, #88]	@ (800278c <HAL_TIM_Base_Start_IT+0x90>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d009      	beq.n	800274a <HAL_TIM_Base_Start_IT+0x4e>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800273e:	d004      	beq.n	800274a <HAL_TIM_Base_Start_IT+0x4e>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a12      	ldr	r2, [pc, #72]	@ (8002790 <HAL_TIM_Base_Start_IT+0x94>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d111      	bne.n	800276e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 0307 	and.w	r3, r3, #7
 8002754:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2b06      	cmp	r3, #6
 800275a:	d010      	beq.n	800277e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f042 0201 	orr.w	r2, r2, #1
 800276a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800276c:	e007      	b.n	800277e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f042 0201 	orr.w	r2, r2, #1
 800277c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	bc80      	pop	{r7}
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	40012c00 	.word	0x40012c00
 8002790:	40000400 	.word	0x40000400

08002794 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d020      	beq.n	80027f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d01b      	beq.n	80027f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f06f 0202 	mvn.w	r2, #2
 80027c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2201      	movs	r2, #1
 80027ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	f003 0303 	and.w	r3, r3, #3
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d003      	beq.n	80027e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f998 	bl	8002b14 <HAL_TIM_IC_CaptureCallback>
 80027e4:	e005      	b.n	80027f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 f98b 	bl	8002b02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f000 f99a 	bl	8002b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	f003 0304 	and.w	r3, r3, #4
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d020      	beq.n	8002844 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b00      	cmp	r3, #0
 800280a:	d01b      	beq.n	8002844 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f06f 0204 	mvn.w	r2, #4
 8002814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2202      	movs	r2, #2
 800281a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002826:	2b00      	cmp	r3, #0
 8002828:	d003      	beq.n	8002832 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f972 	bl	8002b14 <HAL_TIM_IC_CaptureCallback>
 8002830:	e005      	b.n	800283e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f965 	bl	8002b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f000 f974 	bl	8002b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	f003 0308 	and.w	r3, r3, #8
 800284a:	2b00      	cmp	r3, #0
 800284c:	d020      	beq.n	8002890 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f003 0308 	and.w	r3, r3, #8
 8002854:	2b00      	cmp	r3, #0
 8002856:	d01b      	beq.n	8002890 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f06f 0208 	mvn.w	r2, #8
 8002860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2204      	movs	r2, #4
 8002866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	f003 0303 	and.w	r3, r3, #3
 8002872:	2b00      	cmp	r3, #0
 8002874:	d003      	beq.n	800287e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f94c 	bl	8002b14 <HAL_TIM_IC_CaptureCallback>
 800287c:	e005      	b.n	800288a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 f93f 	bl	8002b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 f94e 	bl	8002b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	f003 0310 	and.w	r3, r3, #16
 8002896:	2b00      	cmp	r3, #0
 8002898:	d020      	beq.n	80028dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f003 0310 	and.w	r3, r3, #16
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d01b      	beq.n	80028dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f06f 0210 	mvn.w	r2, #16
 80028ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2208      	movs	r2, #8
 80028b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d003      	beq.n	80028ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f926 	bl	8002b14 <HAL_TIM_IC_CaptureCallback>
 80028c8:	e005      	b.n	80028d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 f919 	bl	8002b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f000 f928 	bl	8002b26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00c      	beq.n	8002900 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d007      	beq.n	8002900 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f06f 0201 	mvn.w	r2, #1
 80028f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7fe fd2e 	bl	800135c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002906:	2b00      	cmp	r3, #0
 8002908:	d00c      	beq.n	8002924 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002910:	2b00      	cmp	r3, #0
 8002912:	d007      	beq.n	8002924 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800291c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 fa6f 	bl	8002e02 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00c      	beq.n	8002948 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002934:	2b00      	cmp	r3, #0
 8002936:	d007      	beq.n	8002948 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 f8f8 	bl	8002b38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	f003 0320 	and.w	r3, r3, #32
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00c      	beq.n	800296c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f003 0320 	and.w	r3, r3, #32
 8002958:	2b00      	cmp	r3, #0
 800295a:	d007      	beq.n	800296c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f06f 0220 	mvn.w	r2, #32
 8002964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 fa42 	bl	8002df0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800296c:	bf00      	nop
 800296e:	3710      	adds	r7, #16
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800297e:	2300      	movs	r3, #0
 8002980:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002988:	2b01      	cmp	r3, #1
 800298a:	d101      	bne.n	8002990 <HAL_TIM_ConfigClockSource+0x1c>
 800298c:	2302      	movs	r3, #2
 800298e:	e0b4      	b.n	8002afa <HAL_TIM_ConfigClockSource+0x186>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2202      	movs	r2, #2
 800299c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80029ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80029b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	68ba      	ldr	r2, [r7, #8]
 80029be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029c8:	d03e      	beq.n	8002a48 <HAL_TIM_ConfigClockSource+0xd4>
 80029ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029ce:	f200 8087 	bhi.w	8002ae0 <HAL_TIM_ConfigClockSource+0x16c>
 80029d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029d6:	f000 8086 	beq.w	8002ae6 <HAL_TIM_ConfigClockSource+0x172>
 80029da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029de:	d87f      	bhi.n	8002ae0 <HAL_TIM_ConfigClockSource+0x16c>
 80029e0:	2b70      	cmp	r3, #112	@ 0x70
 80029e2:	d01a      	beq.n	8002a1a <HAL_TIM_ConfigClockSource+0xa6>
 80029e4:	2b70      	cmp	r3, #112	@ 0x70
 80029e6:	d87b      	bhi.n	8002ae0 <HAL_TIM_ConfigClockSource+0x16c>
 80029e8:	2b60      	cmp	r3, #96	@ 0x60
 80029ea:	d050      	beq.n	8002a8e <HAL_TIM_ConfigClockSource+0x11a>
 80029ec:	2b60      	cmp	r3, #96	@ 0x60
 80029ee:	d877      	bhi.n	8002ae0 <HAL_TIM_ConfigClockSource+0x16c>
 80029f0:	2b50      	cmp	r3, #80	@ 0x50
 80029f2:	d03c      	beq.n	8002a6e <HAL_TIM_ConfigClockSource+0xfa>
 80029f4:	2b50      	cmp	r3, #80	@ 0x50
 80029f6:	d873      	bhi.n	8002ae0 <HAL_TIM_ConfigClockSource+0x16c>
 80029f8:	2b40      	cmp	r3, #64	@ 0x40
 80029fa:	d058      	beq.n	8002aae <HAL_TIM_ConfigClockSource+0x13a>
 80029fc:	2b40      	cmp	r3, #64	@ 0x40
 80029fe:	d86f      	bhi.n	8002ae0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a00:	2b30      	cmp	r3, #48	@ 0x30
 8002a02:	d064      	beq.n	8002ace <HAL_TIM_ConfigClockSource+0x15a>
 8002a04:	2b30      	cmp	r3, #48	@ 0x30
 8002a06:	d86b      	bhi.n	8002ae0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a08:	2b20      	cmp	r3, #32
 8002a0a:	d060      	beq.n	8002ace <HAL_TIM_ConfigClockSource+0x15a>
 8002a0c:	2b20      	cmp	r3, #32
 8002a0e:	d867      	bhi.n	8002ae0 <HAL_TIM_ConfigClockSource+0x16c>
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d05c      	beq.n	8002ace <HAL_TIM_ConfigClockSource+0x15a>
 8002a14:	2b10      	cmp	r3, #16
 8002a16:	d05a      	beq.n	8002ace <HAL_TIM_ConfigClockSource+0x15a>
 8002a18:	e062      	b.n	8002ae0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a2a:	f000 f96a 	bl	8002d02 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002a3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68ba      	ldr	r2, [r7, #8]
 8002a44:	609a      	str	r2, [r3, #8]
      break;
 8002a46:	e04f      	b.n	8002ae8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a58:	f000 f953 	bl	8002d02 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689a      	ldr	r2, [r3, #8]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a6a:	609a      	str	r2, [r3, #8]
      break;
 8002a6c:	e03c      	b.n	8002ae8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	f000 f8ca 	bl	8002c14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2150      	movs	r1, #80	@ 0x50
 8002a86:	4618      	mov	r0, r3
 8002a88:	f000 f921 	bl	8002cce <TIM_ITRx_SetConfig>
      break;
 8002a8c:	e02c      	b.n	8002ae8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	f000 f8e8 	bl	8002c70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2160      	movs	r1, #96	@ 0x60
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 f911 	bl	8002cce <TIM_ITRx_SetConfig>
      break;
 8002aac:	e01c      	b.n	8002ae8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aba:	461a      	mov	r2, r3
 8002abc:	f000 f8aa 	bl	8002c14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2140      	movs	r1, #64	@ 0x40
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f000 f901 	bl	8002cce <TIM_ITRx_SetConfig>
      break;
 8002acc:	e00c      	b.n	8002ae8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4610      	mov	r0, r2
 8002ada:	f000 f8f8 	bl	8002cce <TIM_ITRx_SetConfig>
      break;
 8002ade:	e003      	b.n	8002ae8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ae4:	e000      	b.n	8002ae8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002ae6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b083      	sub	sp, #12
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b0a:	bf00      	nop
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bc80      	pop	{r7}
 8002b12:	4770      	bx	lr

08002b14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bc80      	pop	{r7}
 8002b24:	4770      	bx	lr

08002b26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b26:	b480      	push	{r7}
 8002b28:	b083      	sub	sp, #12
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bc80      	pop	{r7}
 8002b36:	4770      	bx	lr

08002b38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bc80      	pop	{r7}
 8002b48:	4770      	bx	lr
	...

08002b4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	4a2b      	ldr	r2, [pc, #172]	@ (8002c0c <TIM_Base_SetConfig+0xc0>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d007      	beq.n	8002b74 <TIM_Base_SetConfig+0x28>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b6a:	d003      	beq.n	8002b74 <TIM_Base_SetConfig+0x28>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a28      	ldr	r2, [pc, #160]	@ (8002c10 <TIM_Base_SetConfig+0xc4>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d108      	bne.n	8002b86 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	68fa      	ldr	r2, [r7, #12]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a20      	ldr	r2, [pc, #128]	@ (8002c0c <TIM_Base_SetConfig+0xc0>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d007      	beq.n	8002b9e <TIM_Base_SetConfig+0x52>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b94:	d003      	beq.n	8002b9e <TIM_Base_SetConfig+0x52>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a1d      	ldr	r2, [pc, #116]	@ (8002c10 <TIM_Base_SetConfig+0xc4>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d108      	bne.n	8002bb0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ba4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	68fa      	ldr	r2, [r7, #12]
 8002bc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a0d      	ldr	r2, [pc, #52]	@ (8002c0c <TIM_Base_SetConfig+0xc0>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d103      	bne.n	8002be4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	691a      	ldr	r2, [r3, #16]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d005      	beq.n	8002c02 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	f023 0201 	bic.w	r2, r3, #1
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	611a      	str	r2, [r3, #16]
  }
}
 8002c02:	bf00      	nop
 8002c04:	3714      	adds	r7, #20
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bc80      	pop	{r7}
 8002c0a:	4770      	bx	lr
 8002c0c:	40012c00 	.word	0x40012c00
 8002c10:	40000400 	.word	0x40000400

08002c14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b087      	sub	sp, #28
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6a1b      	ldr	r3, [r3, #32]
 8002c2a:	f023 0201 	bic.w	r2, r3, #1
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	011b      	lsls	r3, r3, #4
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f023 030a 	bic.w	r3, r3, #10
 8002c50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	621a      	str	r2, [r3, #32]
}
 8002c66:	bf00      	nop
 8002c68:	371c      	adds	r7, #28
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr

08002c70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b087      	sub	sp, #28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	f023 0210 	bic.w	r2, r3, #16
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002c9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	031b      	lsls	r3, r3, #12
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002cac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	693a      	ldr	r2, [r7, #16]
 8002cbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	697a      	ldr	r2, [r7, #20]
 8002cc2:	621a      	str	r2, [r3, #32]
}
 8002cc4:	bf00      	nop
 8002cc6:	371c      	adds	r7, #28
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bc80      	pop	{r7}
 8002ccc:	4770      	bx	lr

08002cce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002cce:	b480      	push	{r7}
 8002cd0:	b085      	sub	sp, #20
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
 8002cd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ce4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ce6:	683a      	ldr	r2, [r7, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	f043 0307 	orr.w	r3, r3, #7
 8002cf0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68fa      	ldr	r2, [r7, #12]
 8002cf6:	609a      	str	r2, [r3, #8]
}
 8002cf8:	bf00      	nop
 8002cfa:	3714      	adds	r7, #20
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr

08002d02 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b087      	sub	sp, #28
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	60f8      	str	r0, [r7, #12]
 8002d0a:	60b9      	str	r1, [r7, #8]
 8002d0c:	607a      	str	r2, [r7, #4]
 8002d0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d1c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	021a      	lsls	r2, r3, #8
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	431a      	orrs	r2, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	609a      	str	r2, [r3, #8]
}
 8002d36:	bf00      	nop
 8002d38:	371c      	adds	r7, #28
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bc80      	pop	{r7}
 8002d3e:	4770      	bx	lr

08002d40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d101      	bne.n	8002d58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d54:	2302      	movs	r3, #2
 8002d56:	e041      	b.n	8002ddc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2202      	movs	r2, #2
 8002d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	68fa      	ldr	r2, [r7, #12]
 8002d90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a14      	ldr	r2, [pc, #80]	@ (8002de8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d009      	beq.n	8002db0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002da4:	d004      	beq.n	8002db0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a10      	ldr	r2, [pc, #64]	@ (8002dec <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d10c      	bne.n	8002dca <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002db6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	68ba      	ldr	r2, [r7, #8]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68ba      	ldr	r2, [r7, #8]
 8002dc8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002dda:	2300      	movs	r3, #0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	40012c00 	.word	0x40012c00
 8002dec:	40000400 	.word	0x40000400

08002df0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bc80      	pop	{r7}
 8002e00:	4770      	bx	lr

08002e02 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bc80      	pop	{r7}
 8002e12:	4770      	bx	lr

08002e14 <malloc>:
 8002e14:	4b02      	ldr	r3, [pc, #8]	@ (8002e20 <malloc+0xc>)
 8002e16:	4601      	mov	r1, r0
 8002e18:	6818      	ldr	r0, [r3, #0]
 8002e1a:	f000 b82d 	b.w	8002e78 <_malloc_r>
 8002e1e:	bf00      	nop
 8002e20:	20000028 	.word	0x20000028

08002e24 <free>:
 8002e24:	4b02      	ldr	r3, [pc, #8]	@ (8002e30 <free+0xc>)
 8002e26:	4601      	mov	r1, r0
 8002e28:	6818      	ldr	r0, [r3, #0]
 8002e2a:	f000 b8f5 	b.w	8003018 <_free_r>
 8002e2e:	bf00      	nop
 8002e30:	20000028 	.word	0x20000028

08002e34 <sbrk_aligned>:
 8002e34:	b570      	push	{r4, r5, r6, lr}
 8002e36:	4e0f      	ldr	r6, [pc, #60]	@ (8002e74 <sbrk_aligned+0x40>)
 8002e38:	460c      	mov	r4, r1
 8002e3a:	6831      	ldr	r1, [r6, #0]
 8002e3c:	4605      	mov	r5, r0
 8002e3e:	b911      	cbnz	r1, 8002e46 <sbrk_aligned+0x12>
 8002e40:	f000 f8ae 	bl	8002fa0 <_sbrk_r>
 8002e44:	6030      	str	r0, [r6, #0]
 8002e46:	4621      	mov	r1, r4
 8002e48:	4628      	mov	r0, r5
 8002e4a:	f000 f8a9 	bl	8002fa0 <_sbrk_r>
 8002e4e:	1c43      	adds	r3, r0, #1
 8002e50:	d103      	bne.n	8002e5a <sbrk_aligned+0x26>
 8002e52:	f04f 34ff 	mov.w	r4, #4294967295
 8002e56:	4620      	mov	r0, r4
 8002e58:	bd70      	pop	{r4, r5, r6, pc}
 8002e5a:	1cc4      	adds	r4, r0, #3
 8002e5c:	f024 0403 	bic.w	r4, r4, #3
 8002e60:	42a0      	cmp	r0, r4
 8002e62:	d0f8      	beq.n	8002e56 <sbrk_aligned+0x22>
 8002e64:	1a21      	subs	r1, r4, r0
 8002e66:	4628      	mov	r0, r5
 8002e68:	f000 f89a 	bl	8002fa0 <_sbrk_r>
 8002e6c:	3001      	adds	r0, #1
 8002e6e:	d1f2      	bne.n	8002e56 <sbrk_aligned+0x22>
 8002e70:	e7ef      	b.n	8002e52 <sbrk_aligned+0x1e>
 8002e72:	bf00      	nop
 8002e74:	2000012c 	.word	0x2000012c

08002e78 <_malloc_r>:
 8002e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e7c:	1ccd      	adds	r5, r1, #3
 8002e7e:	f025 0503 	bic.w	r5, r5, #3
 8002e82:	3508      	adds	r5, #8
 8002e84:	2d0c      	cmp	r5, #12
 8002e86:	bf38      	it	cc
 8002e88:	250c      	movcc	r5, #12
 8002e8a:	2d00      	cmp	r5, #0
 8002e8c:	4606      	mov	r6, r0
 8002e8e:	db01      	blt.n	8002e94 <_malloc_r+0x1c>
 8002e90:	42a9      	cmp	r1, r5
 8002e92:	d904      	bls.n	8002e9e <_malloc_r+0x26>
 8002e94:	230c      	movs	r3, #12
 8002e96:	6033      	str	r3, [r6, #0]
 8002e98:	2000      	movs	r0, #0
 8002e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002f74 <_malloc_r+0xfc>
 8002ea2:	f000 f869 	bl	8002f78 <__malloc_lock>
 8002ea6:	f8d8 3000 	ldr.w	r3, [r8]
 8002eaa:	461c      	mov	r4, r3
 8002eac:	bb44      	cbnz	r4, 8002f00 <_malloc_r+0x88>
 8002eae:	4629      	mov	r1, r5
 8002eb0:	4630      	mov	r0, r6
 8002eb2:	f7ff ffbf 	bl	8002e34 <sbrk_aligned>
 8002eb6:	1c43      	adds	r3, r0, #1
 8002eb8:	4604      	mov	r4, r0
 8002eba:	d158      	bne.n	8002f6e <_malloc_r+0xf6>
 8002ebc:	f8d8 4000 	ldr.w	r4, [r8]
 8002ec0:	4627      	mov	r7, r4
 8002ec2:	2f00      	cmp	r7, #0
 8002ec4:	d143      	bne.n	8002f4e <_malloc_r+0xd6>
 8002ec6:	2c00      	cmp	r4, #0
 8002ec8:	d04b      	beq.n	8002f62 <_malloc_r+0xea>
 8002eca:	6823      	ldr	r3, [r4, #0]
 8002ecc:	4639      	mov	r1, r7
 8002ece:	4630      	mov	r0, r6
 8002ed0:	eb04 0903 	add.w	r9, r4, r3
 8002ed4:	f000 f864 	bl	8002fa0 <_sbrk_r>
 8002ed8:	4581      	cmp	r9, r0
 8002eda:	d142      	bne.n	8002f62 <_malloc_r+0xea>
 8002edc:	6821      	ldr	r1, [r4, #0]
 8002ede:	4630      	mov	r0, r6
 8002ee0:	1a6d      	subs	r5, r5, r1
 8002ee2:	4629      	mov	r1, r5
 8002ee4:	f7ff ffa6 	bl	8002e34 <sbrk_aligned>
 8002ee8:	3001      	adds	r0, #1
 8002eea:	d03a      	beq.n	8002f62 <_malloc_r+0xea>
 8002eec:	6823      	ldr	r3, [r4, #0]
 8002eee:	442b      	add	r3, r5
 8002ef0:	6023      	str	r3, [r4, #0]
 8002ef2:	f8d8 3000 	ldr.w	r3, [r8]
 8002ef6:	685a      	ldr	r2, [r3, #4]
 8002ef8:	bb62      	cbnz	r2, 8002f54 <_malloc_r+0xdc>
 8002efa:	f8c8 7000 	str.w	r7, [r8]
 8002efe:	e00f      	b.n	8002f20 <_malloc_r+0xa8>
 8002f00:	6822      	ldr	r2, [r4, #0]
 8002f02:	1b52      	subs	r2, r2, r5
 8002f04:	d420      	bmi.n	8002f48 <_malloc_r+0xd0>
 8002f06:	2a0b      	cmp	r2, #11
 8002f08:	d917      	bls.n	8002f3a <_malloc_r+0xc2>
 8002f0a:	1961      	adds	r1, r4, r5
 8002f0c:	42a3      	cmp	r3, r4
 8002f0e:	6025      	str	r5, [r4, #0]
 8002f10:	bf18      	it	ne
 8002f12:	6059      	strne	r1, [r3, #4]
 8002f14:	6863      	ldr	r3, [r4, #4]
 8002f16:	bf08      	it	eq
 8002f18:	f8c8 1000 	streq.w	r1, [r8]
 8002f1c:	5162      	str	r2, [r4, r5]
 8002f1e:	604b      	str	r3, [r1, #4]
 8002f20:	4630      	mov	r0, r6
 8002f22:	f000 f82f 	bl	8002f84 <__malloc_unlock>
 8002f26:	f104 000b 	add.w	r0, r4, #11
 8002f2a:	1d23      	adds	r3, r4, #4
 8002f2c:	f020 0007 	bic.w	r0, r0, #7
 8002f30:	1ac2      	subs	r2, r0, r3
 8002f32:	bf1c      	itt	ne
 8002f34:	1a1b      	subne	r3, r3, r0
 8002f36:	50a3      	strne	r3, [r4, r2]
 8002f38:	e7af      	b.n	8002e9a <_malloc_r+0x22>
 8002f3a:	6862      	ldr	r2, [r4, #4]
 8002f3c:	42a3      	cmp	r3, r4
 8002f3e:	bf0c      	ite	eq
 8002f40:	f8c8 2000 	streq.w	r2, [r8]
 8002f44:	605a      	strne	r2, [r3, #4]
 8002f46:	e7eb      	b.n	8002f20 <_malloc_r+0xa8>
 8002f48:	4623      	mov	r3, r4
 8002f4a:	6864      	ldr	r4, [r4, #4]
 8002f4c:	e7ae      	b.n	8002eac <_malloc_r+0x34>
 8002f4e:	463c      	mov	r4, r7
 8002f50:	687f      	ldr	r7, [r7, #4]
 8002f52:	e7b6      	b.n	8002ec2 <_malloc_r+0x4a>
 8002f54:	461a      	mov	r2, r3
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	42a3      	cmp	r3, r4
 8002f5a:	d1fb      	bne.n	8002f54 <_malloc_r+0xdc>
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	6053      	str	r3, [r2, #4]
 8002f60:	e7de      	b.n	8002f20 <_malloc_r+0xa8>
 8002f62:	230c      	movs	r3, #12
 8002f64:	4630      	mov	r0, r6
 8002f66:	6033      	str	r3, [r6, #0]
 8002f68:	f000 f80c 	bl	8002f84 <__malloc_unlock>
 8002f6c:	e794      	b.n	8002e98 <_malloc_r+0x20>
 8002f6e:	6005      	str	r5, [r0, #0]
 8002f70:	e7d6      	b.n	8002f20 <_malloc_r+0xa8>
 8002f72:	bf00      	nop
 8002f74:	20000130 	.word	0x20000130

08002f78 <__malloc_lock>:
 8002f78:	4801      	ldr	r0, [pc, #4]	@ (8002f80 <__malloc_lock+0x8>)
 8002f7a:	f000 b84b 	b.w	8003014 <__retarget_lock_acquire_recursive>
 8002f7e:	bf00      	nop
 8002f80:	20000270 	.word	0x20000270

08002f84 <__malloc_unlock>:
 8002f84:	4801      	ldr	r0, [pc, #4]	@ (8002f8c <__malloc_unlock+0x8>)
 8002f86:	f000 b846 	b.w	8003016 <__retarget_lock_release_recursive>
 8002f8a:	bf00      	nop
 8002f8c:	20000270 	.word	0x20000270

08002f90 <memset>:
 8002f90:	4603      	mov	r3, r0
 8002f92:	4402      	add	r2, r0
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d100      	bne.n	8002f9a <memset+0xa>
 8002f98:	4770      	bx	lr
 8002f9a:	f803 1b01 	strb.w	r1, [r3], #1
 8002f9e:	e7f9      	b.n	8002f94 <memset+0x4>

08002fa0 <_sbrk_r>:
 8002fa0:	b538      	push	{r3, r4, r5, lr}
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	4d05      	ldr	r5, [pc, #20]	@ (8002fbc <_sbrk_r+0x1c>)
 8002fa6:	4604      	mov	r4, r0
 8002fa8:	4608      	mov	r0, r1
 8002faa:	602b      	str	r3, [r5, #0]
 8002fac:	f7fe fbe2 	bl	8001774 <_sbrk>
 8002fb0:	1c43      	adds	r3, r0, #1
 8002fb2:	d102      	bne.n	8002fba <_sbrk_r+0x1a>
 8002fb4:	682b      	ldr	r3, [r5, #0]
 8002fb6:	b103      	cbz	r3, 8002fba <_sbrk_r+0x1a>
 8002fb8:	6023      	str	r3, [r4, #0]
 8002fba:	bd38      	pop	{r3, r4, r5, pc}
 8002fbc:	2000026c 	.word	0x2000026c

08002fc0 <__errno>:
 8002fc0:	4b01      	ldr	r3, [pc, #4]	@ (8002fc8 <__errno+0x8>)
 8002fc2:	6818      	ldr	r0, [r3, #0]
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	20000028 	.word	0x20000028

08002fcc <__libc_init_array>:
 8002fcc:	b570      	push	{r4, r5, r6, lr}
 8002fce:	2600      	movs	r6, #0
 8002fd0:	4d0c      	ldr	r5, [pc, #48]	@ (8003004 <__libc_init_array+0x38>)
 8002fd2:	4c0d      	ldr	r4, [pc, #52]	@ (8003008 <__libc_init_array+0x3c>)
 8002fd4:	1b64      	subs	r4, r4, r5
 8002fd6:	10a4      	asrs	r4, r4, #2
 8002fd8:	42a6      	cmp	r6, r4
 8002fda:	d109      	bne.n	8002ff0 <__libc_init_array+0x24>
 8002fdc:	f000 f864 	bl	80030a8 <_init>
 8002fe0:	2600      	movs	r6, #0
 8002fe2:	4d0a      	ldr	r5, [pc, #40]	@ (800300c <__libc_init_array+0x40>)
 8002fe4:	4c0a      	ldr	r4, [pc, #40]	@ (8003010 <__libc_init_array+0x44>)
 8002fe6:	1b64      	subs	r4, r4, r5
 8002fe8:	10a4      	asrs	r4, r4, #2
 8002fea:	42a6      	cmp	r6, r4
 8002fec:	d105      	bne.n	8002ffa <__libc_init_array+0x2e>
 8002fee:	bd70      	pop	{r4, r5, r6, pc}
 8002ff0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ff4:	4798      	blx	r3
 8002ff6:	3601      	adds	r6, #1
 8002ff8:	e7ee      	b.n	8002fd8 <__libc_init_array+0xc>
 8002ffa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ffe:	4798      	blx	r3
 8003000:	3601      	adds	r6, #1
 8003002:	e7f2      	b.n	8002fea <__libc_init_array+0x1e>
 8003004:	080030e4 	.word	0x080030e4
 8003008:	080030e4 	.word	0x080030e4
 800300c:	080030e4 	.word	0x080030e4
 8003010:	080030e8 	.word	0x080030e8

08003014 <__retarget_lock_acquire_recursive>:
 8003014:	4770      	bx	lr

08003016 <__retarget_lock_release_recursive>:
 8003016:	4770      	bx	lr

08003018 <_free_r>:
 8003018:	b538      	push	{r3, r4, r5, lr}
 800301a:	4605      	mov	r5, r0
 800301c:	2900      	cmp	r1, #0
 800301e:	d040      	beq.n	80030a2 <_free_r+0x8a>
 8003020:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003024:	1f0c      	subs	r4, r1, #4
 8003026:	2b00      	cmp	r3, #0
 8003028:	bfb8      	it	lt
 800302a:	18e4      	addlt	r4, r4, r3
 800302c:	f7ff ffa4 	bl	8002f78 <__malloc_lock>
 8003030:	4a1c      	ldr	r2, [pc, #112]	@ (80030a4 <_free_r+0x8c>)
 8003032:	6813      	ldr	r3, [r2, #0]
 8003034:	b933      	cbnz	r3, 8003044 <_free_r+0x2c>
 8003036:	6063      	str	r3, [r4, #4]
 8003038:	6014      	str	r4, [r2, #0]
 800303a:	4628      	mov	r0, r5
 800303c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003040:	f7ff bfa0 	b.w	8002f84 <__malloc_unlock>
 8003044:	42a3      	cmp	r3, r4
 8003046:	d908      	bls.n	800305a <_free_r+0x42>
 8003048:	6820      	ldr	r0, [r4, #0]
 800304a:	1821      	adds	r1, r4, r0
 800304c:	428b      	cmp	r3, r1
 800304e:	bf01      	itttt	eq
 8003050:	6819      	ldreq	r1, [r3, #0]
 8003052:	685b      	ldreq	r3, [r3, #4]
 8003054:	1809      	addeq	r1, r1, r0
 8003056:	6021      	streq	r1, [r4, #0]
 8003058:	e7ed      	b.n	8003036 <_free_r+0x1e>
 800305a:	461a      	mov	r2, r3
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	b10b      	cbz	r3, 8003064 <_free_r+0x4c>
 8003060:	42a3      	cmp	r3, r4
 8003062:	d9fa      	bls.n	800305a <_free_r+0x42>
 8003064:	6811      	ldr	r1, [r2, #0]
 8003066:	1850      	adds	r0, r2, r1
 8003068:	42a0      	cmp	r0, r4
 800306a:	d10b      	bne.n	8003084 <_free_r+0x6c>
 800306c:	6820      	ldr	r0, [r4, #0]
 800306e:	4401      	add	r1, r0
 8003070:	1850      	adds	r0, r2, r1
 8003072:	4283      	cmp	r3, r0
 8003074:	6011      	str	r1, [r2, #0]
 8003076:	d1e0      	bne.n	800303a <_free_r+0x22>
 8003078:	6818      	ldr	r0, [r3, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	4408      	add	r0, r1
 800307e:	6010      	str	r0, [r2, #0]
 8003080:	6053      	str	r3, [r2, #4]
 8003082:	e7da      	b.n	800303a <_free_r+0x22>
 8003084:	d902      	bls.n	800308c <_free_r+0x74>
 8003086:	230c      	movs	r3, #12
 8003088:	602b      	str	r3, [r5, #0]
 800308a:	e7d6      	b.n	800303a <_free_r+0x22>
 800308c:	6820      	ldr	r0, [r4, #0]
 800308e:	1821      	adds	r1, r4, r0
 8003090:	428b      	cmp	r3, r1
 8003092:	bf01      	itttt	eq
 8003094:	6819      	ldreq	r1, [r3, #0]
 8003096:	685b      	ldreq	r3, [r3, #4]
 8003098:	1809      	addeq	r1, r1, r0
 800309a:	6021      	streq	r1, [r4, #0]
 800309c:	6063      	str	r3, [r4, #4]
 800309e:	6054      	str	r4, [r2, #4]
 80030a0:	e7cb      	b.n	800303a <_free_r+0x22>
 80030a2:	bd38      	pop	{r3, r4, r5, pc}
 80030a4:	20000130 	.word	0x20000130

080030a8 <_init>:
 80030a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030aa:	bf00      	nop
 80030ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030ae:	bc08      	pop	{r3}
 80030b0:	469e      	mov	lr, r3
 80030b2:	4770      	bx	lr

080030b4 <_fini>:
 80030b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030b6:	bf00      	nop
 80030b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030ba:	bc08      	pop	{r3}
 80030bc:	469e      	mov	lr, r3
 80030be:	4770      	bx	lr
