INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1 opened at Mon Sep 04 21:53:52 EDT 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 15.12 sec.
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 15.26 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling systolic_array.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang systolic_array.cpp -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.cpp.clang.err.log 
Command         ap_eval done; 0.98 sec.
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
Execute         set_directive_top gemm_systolic_array -name=gemm_systolic_array 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.28 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.22 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.21 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.48 sec.
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.53 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.21 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (systolic_array.cpp:28:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (systolic_array.cpp:28:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 systolic_array.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file systolic_array.cpp
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.31 sec.
INFO: [HLS 200-10] Analyzing design file 'gemm_systolic_array.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling gemm_systolic_array.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang gemm_systolic_array.cpp -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top gemm_systolic_array -name=gemm_systolic_array 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.27 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.22 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.42 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.21 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.46 sec.
Command         clang_tidy done; 0.49 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.2 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:34:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:34:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (gemm_systolic_array.cpp:34:51)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (gemm_systolic_array.cpp:21:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 4 gemm_systolic_array.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file gemm_systolic_array.cpp
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.3 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.55 seconds. CPU system time: 0.98 seconds. Elapsed time: 5.65 seconds; current allocated memory: 520.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.g.bc" "/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.g.bc /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.g.bc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.65 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.66 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=gemm_systolic_array -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=gemm_systolic_array -reflow-float-conversion -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.98 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.98 sec.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=gemm_systolic_array 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=gemm_systolic_array -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=gemm_systolic_array -mllvm -hls-db-dir -mllvm /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 4.34 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_2' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_3' is marked as complete unroll implied by the pipeline pragma (gemm_systolic_array.cpp:29:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:60:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_50_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:50:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:53:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:31:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_34_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:34:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (gemm_systolic_array.cpp:26:19) in function 'gemm_systolic_array' completely with a factor of 12 (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_3' (gemm_systolic_array.cpp:29:22) in function 'gemm_systolic_array' completely with a factor of 12 (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'store_block_C' (gemm_systolic_array.cpp:37:4) in function 'gemm_systolic_array' completely with a factor of 12 (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_6' (systolic_array.cpp:60:19) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_4' (systolic_array.cpp:50:19) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_5' (systolic_array.cpp:53:20) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'systolic_array' (systolic_array.cpp:39:18) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_3' (systolic_array.cpp:41:19) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (systolic_array.cpp:31:19) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_2' (systolic_array.cpp:34:20) in function 'systolic_array' completely with a factor of 12 (systolic_array.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:18:25)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:19:25)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:24:9)
INFO: [HLS 214-248] Applying array_partition to 'block_A_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-248] Applying array_partition to 'block_B_loader': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-248] Applying array_partition to 'block_C_drainer': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 12 on dimension 2. (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (gemm_systolic_array.cpp:3:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_11_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_10_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_9_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_8_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_7_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_6_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_5_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_4_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_12' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_11' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_10' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_9' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_8' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_7' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_6' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_5' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'A_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:18:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_11_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_10_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_9_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_8_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_7_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_6_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_5_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_4_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_3_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_2_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_1_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_12' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_11' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_10' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_9' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_8' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_7' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_6' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_5' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_4' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_3' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_2' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_1' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'B_fifo_0_0' with compact=bit mode in 32-bits (systolic_array.cpp:19:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_A_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:9:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_B_loader_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:10:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_11' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_10' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_9' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_8' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_7' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_6' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_5' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_4' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_3' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_2' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_1' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'block_C_drainer_0' with compact=bit mode in 32-bits (gemm_systolic_array.cpp:14:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.2.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.2.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.3.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.3.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.4.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.4.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.5.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.5.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.6.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.6.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.7.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.7.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.8.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.8.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.9.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.9.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.10.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.10.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.11.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.11.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.12.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.12.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.13.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.13.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.14.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.14.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.15.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.15.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.16.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.16.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.17.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.17.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.18.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.18.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.19.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.19.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.20.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.20.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.21.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.21.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.22.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.22.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.23.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.23.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.24.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.24.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.25.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.25.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.26.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.26.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.27.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.27.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.28.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.28.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.29.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.29.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.30.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.30.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.31.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.31.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.32.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.32.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.33.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.33.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.34.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.34.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.35.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.35.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.36.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.36.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.37.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.37.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.38.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.38.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.39.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.39.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.40.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.40.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.41.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.41.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.42.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.42.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.43.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.43.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.44.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.44.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.45.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.45.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.46.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.46.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.47.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.47.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.48.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.48.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.49.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.49.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.50.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.50.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.51.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.51.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.52.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.52.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.53.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.53.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.54.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.54.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.55.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.55.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.56.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.56.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.57.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.57.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.58.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.58.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.59.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.59.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.60.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.60.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.61.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.61.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.62.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.62.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.63.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.63.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.64.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.64.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.65.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.65.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.66.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.66.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.67.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.67.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.68.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.68.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.69.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.69.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.70.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.70.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.71.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.71.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.72.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.72.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.73.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.73.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.74.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.74.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.75.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.75.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.76.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.76.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.77.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.77.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.78.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.78.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.79.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.79.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.80.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.80.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.81.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.81.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.82.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.82.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.83.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.83.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.84.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.84.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.85.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.85.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.86.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.86.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.87.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.87.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.88.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.88.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.89.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.89.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.90.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.90.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.91.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.91.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.92.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.92.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.93.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.93.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.94.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.94.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.95.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.95.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.96.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.96.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.97.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.97.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.98.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.98.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.99.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.99.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.100.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.100.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.101.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.101.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.102.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.102.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.103.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.103.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.104.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.104.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.105.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.105.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.106.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.106.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.107.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.107.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.108.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.108.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.109.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.109.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.110.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.110.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.111.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.111.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.112.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.112.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.113.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.113.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.114.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.114.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.115.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.115.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.116.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.116.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.117.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.117.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.118.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.118.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.119.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.119.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.120.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.120.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.121.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.121.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.122.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.122.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.123.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.123.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.124.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.124.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.125.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.125.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.126.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.126.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.127.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.127.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.128.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.128.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.129.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.129.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.130.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.130.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.131.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.131.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.132.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.132.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.133.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.133.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.134.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.134.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.135.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.135.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.136.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.136.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.137.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.137.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.138.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.138.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.139.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.139.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.140.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.140.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.141.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.141.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.142.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.142.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.143.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.143.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1.2)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float&, int) (.1.2)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'systolic_array(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*, int) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'systolic_array(hls::stream<float, 0>*, hls::stream<float, 0>*, hls::stream<float, 0>*, int) (.1)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i32.f32' into 'gemm_systolic_array(float (*) [768], float (*) [768], float (*) [768])' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.f32.i32' into 'gemm_systolic_array(float (*) [768], float (*) [768], float (*) [768])' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.89 seconds. CPU system time: 2.16 seconds. Elapsed time: 19.7 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 520.180 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top gemm_systolic_array -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.86 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 2.09 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.21 seconds; current allocated memory: 584.180 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.g.1.bc to /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-721] Changing loop 'Loop_data_load_AB_proc' (systolic_array.cpp:31) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_AB_proc' (systolic_array.cpp:50) to a process function for dataflow in function 'systolic_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_data_drain_C_proc' (systolic_array.cpp:60) to a process function for dataflow in function 'systolic_array'.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'block_C_drainer_11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Changing loop 'init_block_AB' (gemm_systolic_array.cpp:26)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_39_4' (gemm_systolic_array.cpp:39)  to a process function for dataflow in function 'gemm_systolic_array'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_19_1 (gemm_systolic_array.cpp:24)  of function 'gemm_systolic_array'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_array' (systolic_array.cpp:21:4), detected/extracted 292 process function(s): 
	 'systolic_array_Loop_data_load_AB_proc2'
	 'systolic_array_Block_systolic_array_for.cond.i.exit_proc'
	 'PE'
	 'systolic_array_Block_systolic_array_for.cond.i.exit4_proc'
	 'PE.1'
	 'systolic_array_Block_systolic_array_for.cond.i.exit6_proc'
	 'PE.2'
	 'systolic_array_Block_systolic_array_for.cond.i.exit8_proc'
	 'PE.3'
	 'systolic_array_Block_systolic_array_for.cond.i.exit10_proc'
	 'PE.4'
	 'systolic_array_Block_systolic_array_for.cond.i.exit12_proc'
	 'PE.5'
	 'systolic_array_Block_systolic_array_for.cond.i.exit14_proc'
	 'PE.6'
	 'systolic_array_Block_systolic_array_for.cond.i.exit16_proc'
	 'PE.7'
	 'systolic_array_Block_systolic_array_for.cond.i.exit18_proc'
	 'PE.8'
	 'systolic_array_Block_systolic_array_for.cond.i.exit20_proc'
	 'PE.9'
	 'systolic_array_Block_systolic_array_for.cond.i.exit22_proc'
	 'PE.10'
	 'systolic_array_Block_systolic_array_for.cond.i.exit24_proc'
	 'PE.11'
	 'systolic_array_Block_systolic_array_for.cond.i.exit26_proc'
	 'PE.12'
	 'systolic_array_Block_systolic_array_for.cond.i.exit28_proc'
	 'PE.13'
	 'systolic_array_Block_systolic_array_for.cond.i.exit30_proc'
	 'PE.14'
	 'systolic_array_Block_systolic_array_for.cond.i.exit32_proc'
	 'PE.15'
	 'systolic_array_Block_systolic_array_for.cond.i.exit34_proc'
	 'PE.16'
	 'systolic_array_Block_systolic_array_for.cond.i.exit36_proc'
	 'PE.17'
	 'systolic_array_Block_systolic_array_for.cond.i.exit38_proc'
	 'PE.18'
	 'systolic_array_Block_systolic_array_for.cond.i.exit40_proc'
	 'PE.19'
	 'systolic_array_Block_systolic_array_for.cond.i.exit42_proc'
	 'PE.20'
	 'systolic_array_Block_systolic_array_for.cond.i.exit44_proc'
	 'PE.21'
	 'systolic_array_Block_systolic_array_for.cond.i.exit46_proc'
	 'PE.22'
	 'systolic_array_Block_systolic_array_for.cond.i.exit48_proc'
	 'PE.23'
	 'systolic_array_Block_systolic_array_for.cond.i.exit50_proc'
	 'PE.24'
	 'systolic_array_Block_systolic_array_for.cond.i.exit52_proc'
	 'PE.25'
	 'systolic_array_Block_systolic_array_for.cond.i.exit54_proc'
	 'PE.26'
	 'systolic_array_Block_systolic_array_for.cond.i.exit56_proc'
	 'PE.27'
	 'systolic_array_Block_systolic_array_for.cond.i.exit58_proc'
	 'PE.28'
	 'systolic_array_Block_systolic_array_for.cond.i.exit60_proc'
	 'PE.29'
	 'systolic_array_Block_systolic_array_for.cond.i.exit62_proc'
	 'PE.30'
	 'systolic_array_Block_systolic_array_for.cond.i.exit64_proc'
	 'PE.31'
	 'systolic_array_Block_systolic_array_for.cond.i.exit66_proc'
	 'PE.32'
	 'systolic_array_Block_systolic_array_for.cond.i.exit68_proc'
	 'PE.33'
	 'systolic_array_Block_systolic_array_for.cond.i.exit70_proc'
	 'PE.34'
	 'systolic_array_Block_systolic_array_for.cond.i.exit72_proc'
	 'PE.35'
	 'systolic_array_Block_systolic_array_for.cond.i.exit74_proc'
	 'PE.36'
	 'systolic_array_Block_systolic_array_for.cond.i.exit76_proc'
	 'PE.37'
	 'systolic_array_Block_systolic_array_for.cond.i.exit78_proc'
	 'PE.38'
	 'systolic_array_Block_systolic_array_for.cond.i.exit80_proc'
	 'PE.39'
	 'systolic_array_Block_systolic_array_for.cond.i.exit82_proc'
	 'PE.40'
	 'systolic_array_Block_systolic_array_for.cond.i.exit84_proc'
	 'PE.41'
	 'systolic_array_Block_systolic_array_for.cond.i.exit86_proc'
	 'PE.42'
	 'systolic_array_Block_systolic_array_for.cond.i.exit88_proc'
	 'PE.43'
	 'systolic_array_Block_systolic_array_for.cond.i.exit90_proc'
	 'PE.44'
	 'systolic_array_Block_systolic_array_for.cond.i.exit92_proc'
	 'PE.45'
	 'systolic_array_Block_systolic_array_for.cond.i.exit94_proc'
	 'PE.46'
	 'systolic_array_Block_systolic_array_for.cond.i.exit96_proc'
	 'PE.47'
	 'systolic_array_Block_systolic_array_for.cond.i.exit98_proc'
	 'PE.48'
	 'systolic_array_Block_systolic_array_for.cond.i.exit100_proc'
	 'PE.49'
	 'systolic_array_Block_systolic_array_for.cond.i.exit102_proc'
	 'PE.50'
	 'systolic_array_Block_systolic_array_for.cond.i.exit104_proc'
	 'PE.51'
	 'systolic_array_Block_systolic_array_for.cond.i.exit106_proc'
	 'PE.52'
	 'systolic_array_Block_systolic_array_for.cond.i.exit108_proc'
	 'PE.53'
	 'systolic_array_Block_systolic_array_for.cond.i.exit110_proc'
	 'PE.54'
	 'systolic_array_Block_systolic_array_for.cond.i.exit112_proc'
	 'PE.55'
	 'systolic_array_Block_systolic_array_for.cond.i.exit114_proc'
	 'PE.56'
	 'systolic_array_Block_systolic_array_for.cond.i.exit116_proc'
	 'PE.57'
	 'systolic_array_Block_systolic_array_for.cond.i.exit118_proc'
	 'PE.58'
	 'systolic_array_Block_systolic_array_for.cond.i.exit120_proc'
	 'PE.59'
	 'systolic_array_Block_systolic_array_for.cond.i.exit122_proc'
	 'PE.60'
	 'systolic_array_Block_systolic_array_for.cond.i.exit124_proc'
	 'PE.61'
	 'systolic_array_Block_systolic_array_for.cond.i.exit126_proc'
	 'PE.62'
	 'systolic_array_Block_systolic_array_for.cond.i.exit128_proc'
	 'PE.63'
	 'systolic_array_Block_systolic_array_for.cond.i.exit130_proc'
	 'PE.64'
	 'systolic_array_Block_systolic_array_for.cond.i.exit132_proc'
	 'PE.65'
	 'systolic_array_Block_systolic_array_for.cond.i.exit134_proc'
	 'PE.66'
	 'systolic_array_Block_systolic_array_for.cond.i.exit136_proc'
	 'PE.67'
	 'systolic_array_Block_systolic_array_for.cond.i.exit138_proc'
	 'PE.68'
	 'systolic_array_Block_systolic_array_for.cond.i.exit140_proc'
	 'PE.69'
	 'systolic_array_Block_systolic_array_for.cond.i.exit142_proc'
	 'PE.70'
	 'systolic_array_Block_systolic_array_for.cond.i.exit144_proc'
	 'PE.71'
	 'systolic_array_Block_systolic_array_for.cond.i.exit146_proc'
	 'PE.72'
	 'systolic_array_Block_systolic_array_for.cond.i.exit148_proc'
	 'PE.73'
	 'systolic_array_Block_systolic_array_for.cond.i.exit150_proc'
	 'PE.74'
	 'systolic_array_Block_systolic_array_for.cond.i.exit152_proc'
	 'PE.75'
	 'systolic_array_Block_systolic_array_for.cond.i.exit154_proc'
	 'PE.76'
	 'systolic_array_Block_systolic_array_for.cond.i.exit156_proc'
	 'PE.77'
	 'systolic_array_Block_systolic_array_for.cond.i.exit158_proc'
	 'PE.78'
	 'systolic_array_Block_systolic_array_for.cond.i.exit160_proc'
	 'PE.79'
	 'systolic_array_Block_systolic_array_for.cond.i.exit162_proc'
	 'PE.80'
	 'systolic_array_Block_systolic_array_for.cond.i.exit164_proc'
	 'PE.81'
	 'systolic_array_Block_systolic_array_for.cond.i.exit166_proc'
	 'PE.82'
	 'systolic_array_Block_systolic_array_for.cond.i.exit168_proc'
	 'PE.83'
	 'systolic_array_Block_systolic_array_for.cond.i.exit170_proc'
	 'PE.84'
	 'systolic_array_Block_systolic_array_for.cond.i.exit172_proc'
	 'PE.85'
	 'systolic_array_Block_systolic_array_for.cond.i.exit174_proc'
	 'PE.86'
	 'systolic_array_Block_systolic_array_for.cond.i.exit176_proc'
	 'PE.87'
	 'systolic_array_Block_systolic_array_for.cond.i.exit178_proc'
	 'PE.88'
	 'systolic_array_Block_systolic_array_for.cond.i.exit180_proc'
	 'PE.89'
	 'systolic_array_Block_systolic_array_for.cond.i.exit182_proc'
	 'PE.90'
	 'systolic_array_Block_systolic_array_for.cond.i.exit184_proc'
	 'PE.91'
	 'systolic_array_Block_systolic_array_for.cond.i.exit186_proc'
	 'PE.92'
	 'systolic_array_Block_systolic_array_for.cond.i.exit188_proc'
	 'PE.93'
	 'systolic_array_Block_systolic_array_for.cond.i.exit190_proc'
	 'PE.94'
	 'systolic_array_Block_systolic_array_for.cond.i.exit192_proc'
	 'PE.95'
	 'systolic_array_Block_systolic_array_for.cond.i.exit194_proc'
	 'PE.96'
	 'systolic_array_Block_systolic_array_for.cond.i.exit196_proc'
	 'PE.97'
	 'systolic_array_Block_systolic_array_for.cond.i.exit198_proc'
	 'PE.98'
	 'systolic_array_Block_systolic_array_for.cond.i.exit200_proc'
	 'PE.99'
	 'systolic_array_Block_systolic_array_for.cond.i.exit202_proc'
	 'PE.100'
	 'systolic_array_Block_systolic_array_for.cond.i.exit204_proc'
	 'PE.101'
	 'systolic_array_Block_systolic_array_for.cond.i.exit206_proc'
	 'PE.102'
	 'systolic_array_Block_systolic_array_for.cond.i.exit208_proc'
	 'PE.103'
	 'systolic_array_Block_systolic_array_for.cond.i.exit210_proc'
	 'PE.104'
	 'systolic_array_Block_systolic_array_for.cond.i.exit212_proc'
	 'PE.105'
	 'systolic_array_Block_systolic_array_for.cond.i.exit214_proc'
	 'PE.106'
	 'systolic_array_Block_systolic_array_for.cond.i.exit216_proc'
	 'PE.107'
	 'systolic_array_Block_systolic_array_for.cond.i.exit218_proc'
	 'PE.108'
	 'systolic_array_Block_systolic_array_for.cond.i.exit220_proc'
	 'PE.109'
	 'systolic_array_Block_systolic_array_for.cond.i.exit222_proc'
	 'PE.110'
	 'systolic_array_Block_systolic_array_for.cond.i.exit224_proc'
	 'PE.111'
	 'systolic_array_Block_systolic_array_for.cond.i.exit226_proc'
	 'PE.112'
	 'systolic_array_Block_systolic_array_for.cond.i.exit228_proc'
	 'PE.113'
	 'systolic_array_Block_systolic_array_for.cond.i.exit230_proc'
	 'PE.114'
	 'systolic_array_Block_systolic_array_for.cond.i.exit232_proc'
	 'PE.115'
	 'systolic_array_Block_systolic_array_for.cond.i.exit234_proc'
	 'PE.116'
	 'systolic_array_Block_systolic_array_for.cond.i.exit236_proc'
	 'PE.117'
	 'systolic_array_Block_systolic_array_for.cond.i.exit238_proc'
	 'PE.118'
	 'systolic_array_Block_systolic_array_for.cond.i.exit240_proc'
	 'PE.119'
	 'systolic_array_Block_systolic_array_for.cond.i.exit242_proc'
	 'PE.120'
	 'systolic_array_Block_systolic_array_for.cond.i.exit244_proc'
	 'PE.121'
	 'systolic_array_Block_systolic_array_for.cond.i.exit246_proc'
	 'PE.122'
	 'systolic_array_Block_systolic_array_for.cond.i.exit248_proc'
	 'PE.123'
	 'systolic_array_Block_systolic_array_for.cond.i.exit250_proc'
	 'PE.124'
	 'systolic_array_Block_systolic_array_for.cond.i.exit252_proc'
	 'PE.125'
	 'systolic_array_Block_systolic_array_for.cond.i.exit254_proc'
	 'PE.126'
	 'systolic_array_Block_systolic_array_for.cond.i.exit256_proc'
	 'PE.127'
	 'systolic_array_Block_systolic_array_for.cond.i.exit258_proc'
	 'PE.128'
	 'systolic_array_Block_systolic_array_for.cond.i.exit260_proc'
	 'PE.129'
	 'systolic_array_Block_systolic_array_for.cond.i.exit262_proc'
	 'PE.130'
	 'systolic_array_Block_systolic_array_for.cond.i.exit264_proc'
	 'PE.131'
	 'systolic_array_Block_systolic_array_for.cond.i.exit266_proc'
	 'PE.132'
	 'systolic_array_Block_systolic_array_for.cond.i.exit268_proc'
	 'PE.133'
	 'systolic_array_Block_systolic_array_for.cond.i.exit270_proc'
	 'PE.134'
	 'systolic_array_Block_systolic_array_for.cond.i.exit272_proc'
	 'PE.135'
	 'systolic_array_Block_systolic_array_for.cond.i.exit274_proc'
	 'PE.136'
	 'systolic_array_Block_systolic_array_for.cond.i.exit276_proc'
	 'PE.137'
	 'systolic_array_Block_systolic_array_for.cond.i.exit278_proc'
	 'PE.138'
	 'systolic_array_Block_systolic_array_for.cond.i.exit280_proc'
	 'PE.139'
	 'systolic_array_Block_systolic_array_for.cond.i.exit282_proc'
	 'PE.140'
	 'systolic_array_Block_systolic_array_for.cond.i.exit284_proc'
	 'PE.141'
	 'systolic_array_Block_systolic_array_for.cond.i.exit286_proc'
	 'PE.142'
	 'systolic_array_Block_systolic_array_for.cond.i.exit288_proc'
	 'PE.143'
	 'systolic_array_Loop_data_drain_AB_proc3'
	 'systolic_array_Block_for.end118_proc'
	 'systolic_array_Loop_data_drain_C_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_19_1' (gemm_systolic_array.cpp:11:4), detected/extracted 14 process function(s): 
	 'init_block_AB_proc'
	 'systolic_array'
	 'VITIS_LOOP_39_4_proc'
	 'VITIS_LOOP_39_4_proc4'
	 'VITIS_LOOP_39_4_proc5'
	 'VITIS_LOOP_39_4_proc6'
	 'VITIS_LOOP_39_4_proc7'
	 'VITIS_LOOP_39_4_proc8'
	 'VITIS_LOOP_39_4_proc9'
	 'VITIS_LOOP_39_4_proc10'
	 'VITIS_LOOP_39_4_proc11'
	 'VITIS_LOOP_39_4_proc12'
	 'VITIS_LOOP_39_4_proc13'
	 'VITIS_LOOP_39_4_proc14'.
Command           transform done; 356.89 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 1.78 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 357.51 seconds. CPU system time: 0.12 seconds. Elapsed time: 358.68 seconds; current allocated memory: 584.180 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit4_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit6_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit8_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit10_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit12_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit14_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit16_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit18_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit20_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit22_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit24_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit26_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit28_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit30_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit32_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit34_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit36_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit38_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit40_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit42_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit44_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit46_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit48_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit50_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit52_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit54_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit56_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit58_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit60_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit62_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit64_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit66_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit68_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit70_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit72_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit74_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit76_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit78_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit80_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit82_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit84_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit86_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit88_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit90_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit92_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit94_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit96_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit98_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit100_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit102_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit104_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit106_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit108_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit110_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit112_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit114_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit116_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit118_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit120_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit122_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit124_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit126_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit128_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit130_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit132_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit134_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit136_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit138_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit140_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit142_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit144_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit146_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit148_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit150_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit152_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit154_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit156_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit158_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit160_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit162_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit164_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit166_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit168_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit170_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit172_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit174_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit176_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit178_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit180_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit182_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit184_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit186_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit188_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit190_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit192_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit194_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit196_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit198_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit200_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit202_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit204_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit206_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit208_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit210_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit212_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit214_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit216_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit218_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit220_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit222_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit224_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit226_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit228_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit230_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit232_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit234_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit236_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit238_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit240_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit242_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit244_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit246_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit248_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit250_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit252_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit254_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit256_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit258_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit260_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit262_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit264_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit266_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit268_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit270_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit272_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit274_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit276_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit278_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit280_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit282_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit284_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit286_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'systolic_array_Block_systolic_array_for.cond.i.exit288_proc' in function 'systolic_array' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc6 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc7 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc10 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc11 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc12 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc13 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VITIS_LOOP_39_4_proc14 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_19_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 5.88 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.47 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.88 seconds; current allocated memory: 2.445 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 367.74 sec.
Command       elaborate done; 393.13 sec.
Execute       ap_eval exec zip -j /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.13 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'gemm_systolic_array' ...
Execute         ap_set_top_model gemm_systolic_array 
WARNING: [SYN 201-103] Legalizing function name 'PE.1' to 'PE_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE.2' to 'PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'PE.3' to 'PE_3'.
WARNING: [SYN 201-103] Legalizing function name 'PE.4' to 'PE_4'.
WARNING: [SYN 201-103] Legalizing function name 'PE.5' to 'PE_5'.
WARNING: [SYN 201-103] Legalizing function name 'PE.6' to 'PE_6'.
WARNING: [SYN 201-103] Legalizing function name 'PE.7' to 'PE_7'.
WARNING: [SYN 201-103] Legalizing function name 'PE.8' to 'PE_8'.
WARNING: [SYN 201-103] Legalizing function name 'PE.9' to 'PE_9'.
WARNING: [SYN 201-103] Legalizing function name 'PE.10' to 'PE_10'.
WARNING: [SYN 201-103] Legalizing function name 'PE.11' to 'PE_11'.
WARNING: [SYN 201-103] Legalizing function name 'PE.12' to 'PE_12'.
WARNING: [SYN 201-103] Legalizing function name 'PE.13' to 'PE_13'.
WARNING: [SYN 201-103] Legalizing function name 'PE.14' to 'PE_14'.
WARNING: [SYN 201-103] Legalizing function name 'PE.15' to 'PE_15'.
WARNING: [SYN 201-103] Legalizing function name 'PE.16' to 'PE_16'.
WARNING: [SYN 201-103] Legalizing function name 'PE.17' to 'PE_17'.
WARNING: [SYN 201-103] Legalizing function name 'PE.18' to 'PE_18'.
WARNING: [SYN 201-103] Legalizing function name 'PE.19' to 'PE_19'.
WARNING: [SYN 201-103] Legalizing function name 'PE.20' to 'PE_20'.
WARNING: [SYN 201-103] Legalizing function name 'PE.21' to 'PE_21'.
WARNING: [SYN 201-103] Legalizing function name 'PE.22' to 'PE_22'.
WARNING: [SYN 201-103] Legalizing function name 'PE.23' to 'PE_23'.
WARNING: [SYN 201-103] Legalizing function name 'PE.24' to 'PE_24'.
WARNING: [SYN 201-103] Legalizing function name 'PE.25' to 'PE_25'.
WARNING: [SYN 201-103] Legalizing function name 'PE.26' to 'PE_26'.
WARNING: [SYN 201-103] Legalizing function name 'PE.27' to 'PE_27'.
WARNING: [SYN 201-103] Legalizing function name 'PE.28' to 'PE_28'.
WARNING: [SYN 201-103] Legalizing function name 'PE.29' to 'PE_29'.
WARNING: [SYN 201-103] Legalizing function name 'PE.30' to 'PE_30'.
WARNING: [SYN 201-103] Legalizing function name 'PE.31' to 'PE_31'.
WARNING: [SYN 201-103] Legalizing function name 'PE.32' to 'PE_32'.
WARNING: [SYN 201-103] Legalizing function name 'PE.33' to 'PE_33'.
WARNING: [SYN 201-103] Legalizing function name 'PE.34' to 'PE_34'.
WARNING: [SYN 201-103] Legalizing function name 'PE.35' to 'PE_35'.
WARNING: [SYN 201-103] Legalizing function name 'PE.36' to 'PE_36'.
WARNING: [SYN 201-103] Legalizing function name 'PE.37' to 'PE_37'.
WARNING: [SYN 201-103] Legalizing function name 'PE.38' to 'PE_38'.
WARNING: [SYN 201-103] Legalizing function name 'PE.39' to 'PE_39'.
WARNING: [SYN 201-103] Legalizing function name 'PE.40' to 'PE_40'.
WARNING: [SYN 201-103] Legalizing function name 'PE.41' to 'PE_41'.
WARNING: [SYN 201-103] Legalizing function name 'PE.42' to 'PE_42'.
WARNING: [SYN 201-103] Legalizing function name 'PE.43' to 'PE_43'.
WARNING: [SYN 201-103] Legalizing function name 'PE.44' to 'PE_44'.
WARNING: [SYN 201-103] Legalizing function name 'PE.45' to 'PE_45'.
WARNING: [SYN 201-103] Legalizing function name 'PE.46' to 'PE_46'.
WARNING: [SYN 201-103] Legalizing function name 'PE.47' to 'PE_47'.
WARNING: [SYN 201-103] Legalizing function name 'PE.48' to 'PE_48'.
WARNING: [SYN 201-103] Legalizing function name 'PE.49' to 'PE_49'.
WARNING: [SYN 201-103] Legalizing function name 'PE.50' to 'PE_50'.
WARNING: [SYN 201-103] Legalizing function name 'PE.51' to 'PE_51'.
WARNING: [SYN 201-103] Legalizing function name 'PE.52' to 'PE_52'.
WARNING: [SYN 201-103] Legalizing function name 'PE.53' to 'PE_53'.
WARNING: [SYN 201-103] Legalizing function name 'PE.54' to 'PE_54'.
WARNING: [SYN 201-103] Legalizing function name 'PE.55' to 'PE_55'.
WARNING: [SYN 201-103] Legalizing function name 'PE.56' to 'PE_56'.
WARNING: [SYN 201-103] Legalizing function name 'PE.57' to 'PE_57'.
WARNING: [SYN 201-103] Legalizing function name 'PE.58' to 'PE_58'.
WARNING: [SYN 201-103] Legalizing function name 'PE.59' to 'PE_59'.
WARNING: [SYN 201-103] Legalizing function name 'PE.60' to 'PE_60'.
WARNING: [SYN 201-103] Legalizing function name 'PE.61' to 'PE_61'.
WARNING: [SYN 201-103] Legalizing function name 'PE.62' to 'PE_62'.
WARNING: [SYN 201-103] Legalizing function name 'PE.63' to 'PE_63'.
WARNING: [SYN 201-103] Legalizing function name 'PE.64' to 'PE_64'.
WARNING: [SYN 201-103] Legalizing function name 'PE.65' to 'PE_65'.
WARNING: [SYN 201-103] Legalizing function name 'PE.66' to 'PE_66'.
WARNING: [SYN 201-103] Legalizing function name 'PE.67' to 'PE_67'.
WARNING: [SYN 201-103] Legalizing function name 'PE.68' to 'PE_68'.
WARNING: [SYN 201-103] Legalizing function name 'PE.69' to 'PE_69'.
WARNING: [SYN 201-103] Legalizing function name 'PE.70' to 'PE_70'.
WARNING: [SYN 201-103] Legalizing function name 'PE.71' to 'PE_71'.
WARNING: [SYN 201-103] Legalizing function name 'PE.72' to 'PE_72'.
WARNING: [SYN 201-103] Legalizing function name 'PE.73' to 'PE_73'.
WARNING: [SYN 201-103] Legalizing function name 'PE.74' to 'PE_74'.
WARNING: [SYN 201-103] Legalizing function name 'PE.75' to 'PE_75'.
WARNING: [SYN 201-103] Legalizing function name 'PE.76' to 'PE_76'.
WARNING: [SYN 201-103] Legalizing function name 'PE.77' to 'PE_77'.
WARNING: [SYN 201-103] Legalizing function name 'PE.78' to 'PE_78'.
WARNING: [SYN 201-103] Legalizing function name 'PE.79' to 'PE_79'.
WARNING: [SYN 201-103] Legalizing function name 'PE.80' to 'PE_80'.
WARNING: [SYN 201-103] Legalizing function name 'PE.81' to 'PE_81'.
WARNING: [SYN 201-103] Legalizing function name 'PE.82' to 'PE_82'.
WARNING: [SYN 201-103] Legalizing function name 'PE.83' to 'PE_83'.
WARNING: [SYN 201-103] Legalizing function name 'PE.84' to 'PE_84'.
WARNING: [SYN 201-103] Legalizing function name 'PE.85' to 'PE_85'.
WARNING: [SYN 201-103] Legalizing function name 'PE.86' to 'PE_86'.
WARNING: [SYN 201-103] Legalizing function name 'PE.87' to 'PE_87'.
WARNING: [SYN 201-103] Legalizing function name 'PE.88' to 'PE_88'.
WARNING: [SYN 201-103] Legalizing function name 'PE.89' to 'PE_89'.
WARNING: [SYN 201-103] Legalizing function name 'PE.90' to 'PE_90'.
WARNING: [SYN 201-103] Legalizing function name 'PE.91' to 'PE_91'.
WARNING: [SYN 201-103] Legalizing function name 'PE.92' to 'PE_92'.
WARNING: [SYN 201-103] Legalizing function name 'PE.93' to 'PE_93'.
WARNING: [SYN 201-103] Legalizing function name 'PE.94' to 'PE_94'.
WARNING: [SYN 201-103] Legalizing function name 'PE.95' to 'PE_95'.
WARNING: [SYN 201-103] Legalizing function name 'PE.96' to 'PE_96'.
WARNING: [SYN 201-103] Legalizing function name 'PE.97' to 'PE_97'.
WARNING: [SYN 201-103] Legalizing function name 'PE.98' to 'PE_98'.
WARNING: [SYN 201-103] Legalizing function name 'PE.99' to 'PE_99'.
WARNING: [SYN 201-103] Legalizing function name 'PE.100' to 'PE_100'.
WARNING: [SYN 201-103] Legalizing function name 'PE.101' to 'PE_101'.
WARNING: [SYN 201-103] Legalizing function name 'PE.102' to 'PE_102'.
WARNING: [SYN 201-103] Legalizing function name 'PE.103' to 'PE_103'.
WARNING: [SYN 201-103] Legalizing function name 'PE.104' to 'PE_104'.
WARNING: [SYN 201-103] Legalizing function name 'PE.105' to 'PE_105'.
WARNING: [SYN 201-103] Legalizing function name 'PE.106' to 'PE_106'.
WARNING: [SYN 201-103] Legalizing function name 'PE.107' to 'PE_107'.
WARNING: [SYN 201-103] Legalizing function name 'PE.108' to 'PE_108'.
WARNING: [SYN 201-103] Legalizing function name 'PE.109' to 'PE_109'.
WARNING: [SYN 201-103] Legalizing function name 'PE.110' to 'PE_110'.
WARNING: [SYN 201-103] Legalizing function name 'PE.111' to 'PE_111'.
WARNING: [SYN 201-103] Legalizing function name 'PE.112' to 'PE_112'.
WARNING: [SYN 201-103] Legalizing function name 'PE.113' to 'PE_113'.
WARNING: [SYN 201-103] Legalizing function name 'PE.114' to 'PE_114'.
WARNING: [SYN 201-103] Legalizing function name 'PE.115' to 'PE_115'.
WARNING: [SYN 201-103] Legalizing function name 'PE.116' to 'PE_116'.
WARNING: [SYN 201-103] Legalizing function name 'PE.117' to 'PE_117'.
WARNING: [SYN 201-103] Legalizing function name 'PE.118' to 'PE_118'.
WARNING: [SYN 201-103] Legalizing function name 'PE.119' to 'PE_119'.
WARNING: [SYN 201-103] Legalizing function name 'PE.120' to 'PE_120'.
WARNING: [SYN 201-103] Legalizing function name 'PE.121' to 'PE_121'.
WARNING: [SYN 201-103] Legalizing function name 'PE.122' to 'PE_122'.
WARNING: [SYN 201-103] Legalizing function name 'PE.123' to 'PE_123'.
WARNING: [SYN 201-103] Legalizing function name 'PE.124' to 'PE_124'.
WARNING: [SYN 201-103] Legalizing function name 'PE.125' to 'PE_125'.
WARNING: [SYN 201-103] Legalizing function name 'PE.126' to 'PE_126'.
WARNING: [SYN 201-103] Legalizing function name 'PE.127' to 'PE_127'.
WARNING: [SYN 201-103] Legalizing function name 'PE.128' to 'PE_128'.
WARNING: [SYN 201-103] Legalizing function name 'PE.129' to 'PE_129'.
WARNING: [SYN 201-103] Legalizing function name 'PE.130' to 'PE_130'.
WARNING: [SYN 201-103] Legalizing function name 'PE.131' to 'PE_131'.
WARNING: [SYN 201-103] Legalizing function name 'PE.132' to 'PE_132'.
WARNING: [SYN 201-103] Legalizing function name 'PE.133' to 'PE_133'.
WARNING: [SYN 201-103] Legalizing function name 'PE.134' to 'PE_134'.
WARNING: [SYN 201-103] Legalizing function name 'PE.135' to 'PE_135'.
WARNING: [SYN 201-103] Legalizing function name 'PE.136' to 'PE_136'.
WARNING: [SYN 201-103] Legalizing function name 'PE.137' to 'PE_137'.
WARNING: [SYN 201-103] Legalizing function name 'PE.138' to 'PE_138'.
WARNING: [SYN 201-103] Legalizing function name 'PE.139' to 'PE_139'.
WARNING: [SYN 201-103] Legalizing function name 'PE.140' to 'PE_140'.
WARNING: [SYN 201-103] Legalizing function name 'PE.141' to 'PE_141'.
WARNING: [SYN 201-103] Legalizing function name 'PE.142' to 'PE_142'.
WARNING: [SYN 201-103] Legalizing function name 'PE.143' to 'PE_143'.
WARNING: [SYN 201-103] Legalizing function name 'systolic_array_Block_for.end118_proc' to 'systolic_array_Block_for_end118_proc'.
Command         ap_set_top_model done; 3.03 sec.
Execute         get_model_list gemm_systolic_array -filter all-wo-channel -topdown 
Execute         preproc_iomode -model gemm_systolic_array 
Execute         preproc_iomode -model dataflow_in_loop_VITIS_LOOP_19_1 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc14 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc13 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc12 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc11 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc10 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc9 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc8 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc7 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc6 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc5 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc 
Execute         preproc_iomode -model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
Execute         preproc_iomode -model systolic_array 
Execute         preproc_iomode -model systolic_array_Loop_data_drain_C_proc 
Execute         preproc_iomode -model systolic_array_Block_for.end118_proc 
Execute         preproc_iomode -model systolic_array_Loop_data_drain_AB_proc3 
Execute         preproc_iomode -model PE.143 
Execute         preproc_iomode -model PE.142 
Execute         preproc_iomode -model PE.141 
Execute         preproc_iomode -model PE.140 
Execute         preproc_iomode -model PE.139 
Execute         preproc_iomode -model PE.138 
Execute         preproc_iomode -model PE.137 
Execute         preproc_iomode -model PE.136 
Execute         preproc_iomode -model PE.135 
Execute         preproc_iomode -model PE.134 
Execute         preproc_iomode -model PE.133 
Execute         preproc_iomode -model PE.132 
Execute         preproc_iomode -model PE.131 
Execute         preproc_iomode -model PE.130 
Execute         preproc_iomode -model PE.129 
Execute         preproc_iomode -model PE.128 
Execute         preproc_iomode -model PE.127 
Execute         preproc_iomode -model PE.126 
Execute         preproc_iomode -model PE.125 
Execute         preproc_iomode -model PE.124 
Execute         preproc_iomode -model PE.123 
Execute         preproc_iomode -model PE.122 
Execute         preproc_iomode -model PE.121 
Execute         preproc_iomode -model PE.120 
Execute         preproc_iomode -model PE.119 
Execute         preproc_iomode -model PE.118 
Execute         preproc_iomode -model PE.117 
Execute         preproc_iomode -model PE.116 
Execute         preproc_iomode -model PE.115 
Execute         preproc_iomode -model PE.114 
Execute         preproc_iomode -model PE.113 
Execute         preproc_iomode -model PE.112 
Execute         preproc_iomode -model PE.111 
Execute         preproc_iomode -model PE.110 
Execute         preproc_iomode -model PE.109 
Execute         preproc_iomode -model PE.108 
Execute         preproc_iomode -model PE.107 
Execute         preproc_iomode -model PE.106 
Execute         preproc_iomode -model PE.105 
Execute         preproc_iomode -model PE.104 
Execute         preproc_iomode -model PE.103 
Execute         preproc_iomode -model PE.102 
Execute         preproc_iomode -model PE.101 
Execute         preproc_iomode -model PE.100 
Execute         preproc_iomode -model PE.99 
Execute         preproc_iomode -model PE.98 
Execute         preproc_iomode -model PE.97 
Execute         preproc_iomode -model PE.96 
Execute         preproc_iomode -model PE.95 
Execute         preproc_iomode -model PE.94 
Execute         preproc_iomode -model PE.93 
Execute         preproc_iomode -model PE.92 
Execute         preproc_iomode -model PE.91 
Execute         preproc_iomode -model PE.90 
Execute         preproc_iomode -model PE.89 
Execute         preproc_iomode -model PE.88 
Execute         preproc_iomode -model PE.87 
Execute         preproc_iomode -model PE.86 
Execute         preproc_iomode -model PE.85 
Execute         preproc_iomode -model PE.84 
Execute         preproc_iomode -model PE.83 
Execute         preproc_iomode -model PE.82 
Execute         preproc_iomode -model PE.81 
Execute         preproc_iomode -model PE.80 
Execute         preproc_iomode -model PE.79 
Execute         preproc_iomode -model PE.78 
Execute         preproc_iomode -model PE.77 
Execute         preproc_iomode -model PE.76 
Execute         preproc_iomode -model PE.75 
Execute         preproc_iomode -model PE.74 
Execute         preproc_iomode -model PE.73 
Execute         preproc_iomode -model PE.72 
Execute         preproc_iomode -model PE.71 
Execute         preproc_iomode -model PE.70 
Execute         preproc_iomode -model PE.69 
Execute         preproc_iomode -model PE.68 
Execute         preproc_iomode -model PE.67 
Execute         preproc_iomode -model PE.66 
Execute         preproc_iomode -model PE.65 
Execute         preproc_iomode -model PE.64 
Execute         preproc_iomode -model PE.63 
Execute         preproc_iomode -model PE.62 
Execute         preproc_iomode -model PE.61 
Execute         preproc_iomode -model PE.60 
Execute         preproc_iomode -model PE.59 
Execute         preproc_iomode -model PE.58 
Execute         preproc_iomode -model PE.57 
Execute         preproc_iomode -model PE.56 
Execute         preproc_iomode -model PE.55 
Execute         preproc_iomode -model PE.54 
Execute         preproc_iomode -model PE.53 
Execute         preproc_iomode -model PE.52 
Execute         preproc_iomode -model PE.51 
Execute         preproc_iomode -model PE.50 
Execute         preproc_iomode -model PE.49 
Execute         preproc_iomode -model PE.48 
Execute         preproc_iomode -model PE.47 
Execute         preproc_iomode -model PE.46 
Execute         preproc_iomode -model PE.45 
Execute         preproc_iomode -model PE.44 
Execute         preproc_iomode -model PE.43 
Execute         preproc_iomode -model PE.42 
Execute         preproc_iomode -model PE.41 
Execute         preproc_iomode -model PE.40 
Execute         preproc_iomode -model PE.39 
Execute         preproc_iomode -model PE.38 
Execute         preproc_iomode -model PE.37 
Execute         preproc_iomode -model PE.36 
Execute         preproc_iomode -model PE.35 
Execute         preproc_iomode -model PE.34 
Execute         preproc_iomode -model PE.33 
Execute         preproc_iomode -model PE.32 
Execute         preproc_iomode -model PE.31 
Execute         preproc_iomode -model PE.30 
Execute         preproc_iomode -model PE.29 
Execute         preproc_iomode -model PE.28 
Execute         preproc_iomode -model PE.27 
Execute         preproc_iomode -model PE.26 
Execute         preproc_iomode -model PE.25 
Execute         preproc_iomode -model PE.24 
Execute         preproc_iomode -model PE.23 
Execute         preproc_iomode -model PE.22 
Execute         preproc_iomode -model PE.21 
Execute         preproc_iomode -model PE.20 
Execute         preproc_iomode -model PE.19 
Execute         preproc_iomode -model PE.18 
Execute         preproc_iomode -model PE.17 
Execute         preproc_iomode -model PE.16 
Execute         preproc_iomode -model PE.15 
Execute         preproc_iomode -model PE.14 
Execute         preproc_iomode -model PE.13 
Execute         preproc_iomode -model PE.12 
Execute         preproc_iomode -model PE.11 
Execute         preproc_iomode -model PE.10 
Execute         preproc_iomode -model PE.9 
Execute         preproc_iomode -model PE.8 
Execute         preproc_iomode -model PE.7 
Execute         preproc_iomode -model PE.6 
Execute         preproc_iomode -model PE.5 
Execute         preproc_iomode -model PE.4 
Execute         preproc_iomode -model PE.3 
Execute         preproc_iomode -model PE.2 
Execute         preproc_iomode -model PE.1 
Execute         preproc_iomode -model PE 
Execute         preproc_iomode -model systolic_array_Loop_data_load_AB_proc2 
Execute         preproc_iomode -model init_block_AB_proc 
Execute         preproc_iomode -model init_block_AB_proc_Pipeline_init_block_AB 
Execute         get_model_list gemm_systolic_array -filter all-wo-channel 
INFO-FLOW: Model list for configure: init_block_AB_proc_Pipeline_init_block_AB init_block_AB_proc systolic_array_Loop_data_load_AB_proc2 PE PE.1 PE.2 PE.3 PE.4 PE.5 PE.6 PE.7 PE.8 PE.9 PE.10 PE.11 PE.12 PE.13 PE.14 PE.15 PE.16 PE.17 PE.18 PE.19 PE.20 PE.21 PE.22 PE.23 PE.24 PE.25 PE.26 PE.27 PE.28 PE.29 PE.30 PE.31 PE.32 PE.33 PE.34 PE.35 PE.36 PE.37 PE.38 PE.39 PE.40 PE.41 PE.42 PE.43 PE.44 PE.45 PE.46 PE.47 PE.48 PE.49 PE.50 PE.51 PE.52 PE.53 PE.54 PE.55 PE.56 PE.57 PE.58 PE.59 PE.60 PE.61 PE.62 PE.63 PE.64 PE.65 PE.66 PE.67 PE.68 PE.69 PE.70 PE.71 PE.72 PE.73 PE.74 PE.75 PE.76 PE.77 PE.78 PE.79 PE.80 PE.81 PE.82 PE.83 PE.84 PE.85 PE.86 PE.87 PE.88 PE.89 PE.90 PE.91 PE.92 PE.93 PE.94 PE.95 PE.96 PE.97 PE.98 PE.99 PE.100 PE.101 PE.102 PE.103 PE.104 PE.105 PE.106 PE.107 PE.108 PE.109 PE.110 PE.111 PE.112 PE.113 PE.114 PE.115 PE.116 PE.117 PE.118 PE.119 PE.120 PE.121 PE.122 PE.123 PE.124 PE.125 PE.126 PE.127 PE.128 PE.129 PE.130 PE.131 PE.132 PE.133 PE.134 PE.135 PE.136 PE.137 PE.138 PE.139 PE.140 PE.141 PE.142 PE.143 systolic_array_Loop_data_drain_AB_proc3 systolic_array_Block_for.end118_proc systolic_array_Loop_data_drain_C_proc systolic_array VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc4 VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc5 VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc6 VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc7 VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc8 VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc9 VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc10 VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc11 VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc12 VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc13 VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc14 dataflow_in_loop_VITIS_LOOP_19_1 gemm_systolic_array
INFO-FLOW: Configuring Module : init_block_AB_proc_Pipeline_init_block_AB ...
Execute         set_default_model init_block_AB_proc_Pipeline_init_block_AB 
Execute         apply_spec_resource_limit init_block_AB_proc_Pipeline_init_block_AB 
INFO-FLOW: Configuring Module : init_block_AB_proc ...
Execute         set_default_model init_block_AB_proc 
Execute         apply_spec_resource_limit init_block_AB_proc 
INFO-FLOW: Configuring Module : systolic_array_Loop_data_load_AB_proc2 ...
Execute         set_default_model systolic_array_Loop_data_load_AB_proc2 
Execute         apply_spec_resource_limit systolic_array_Loop_data_load_AB_proc2 
INFO-FLOW: Configuring Module : PE ...
Execute         set_default_model PE 
Execute         apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE.1 ...
Execute         set_default_model PE.1 
Execute         apply_spec_resource_limit PE.1 
INFO-FLOW: Configuring Module : PE.2 ...
Execute         set_default_model PE.2 
Execute         apply_spec_resource_limit PE.2 
INFO-FLOW: Configuring Module : PE.3 ...
Execute         set_default_model PE.3 
Execute         apply_spec_resource_limit PE.3 
INFO-FLOW: Configuring Module : PE.4 ...
Execute         set_default_model PE.4 
Execute         apply_spec_resource_limit PE.4 
INFO-FLOW: Configuring Module : PE.5 ...
Execute         set_default_model PE.5 
Execute         apply_spec_resource_limit PE.5 
INFO-FLOW: Configuring Module : PE.6 ...
Execute         set_default_model PE.6 
Execute         apply_spec_resource_limit PE.6 
INFO-FLOW: Configuring Module : PE.7 ...
Execute         set_default_model PE.7 
Execute         apply_spec_resource_limit PE.7 
INFO-FLOW: Configuring Module : PE.8 ...
Execute         set_default_model PE.8 
Execute         apply_spec_resource_limit PE.8 
INFO-FLOW: Configuring Module : PE.9 ...
Execute         set_default_model PE.9 
Execute         apply_spec_resource_limit PE.9 
INFO-FLOW: Configuring Module : PE.10 ...
Execute         set_default_model PE.10 
Execute         apply_spec_resource_limit PE.10 
INFO-FLOW: Configuring Module : PE.11 ...
Execute         set_default_model PE.11 
Execute         apply_spec_resource_limit PE.11 
INFO-FLOW: Configuring Module : PE.12 ...
Execute         set_default_model PE.12 
Execute         apply_spec_resource_limit PE.12 
INFO-FLOW: Configuring Module : PE.13 ...
Execute         set_default_model PE.13 
Execute         apply_spec_resource_limit PE.13 
INFO-FLOW: Configuring Module : PE.14 ...
Execute         set_default_model PE.14 
Execute         apply_spec_resource_limit PE.14 
INFO-FLOW: Configuring Module : PE.15 ...
Execute         set_default_model PE.15 
Execute         apply_spec_resource_limit PE.15 
INFO-FLOW: Configuring Module : PE.16 ...
Execute         set_default_model PE.16 
Execute         apply_spec_resource_limit PE.16 
INFO-FLOW: Configuring Module : PE.17 ...
Execute         set_default_model PE.17 
Execute         apply_spec_resource_limit PE.17 
INFO-FLOW: Configuring Module : PE.18 ...
Execute         set_default_model PE.18 
Execute         apply_spec_resource_limit PE.18 
INFO-FLOW: Configuring Module : PE.19 ...
Execute         set_default_model PE.19 
Execute         apply_spec_resource_limit PE.19 
INFO-FLOW: Configuring Module : PE.20 ...
Execute         set_default_model PE.20 
Execute         apply_spec_resource_limit PE.20 
INFO-FLOW: Configuring Module : PE.21 ...
Execute         set_default_model PE.21 
Execute         apply_spec_resource_limit PE.21 
INFO-FLOW: Configuring Module : PE.22 ...
Execute         set_default_model PE.22 
Execute         apply_spec_resource_limit PE.22 
INFO-FLOW: Configuring Module : PE.23 ...
Execute         set_default_model PE.23 
Execute         apply_spec_resource_limit PE.23 
INFO-FLOW: Configuring Module : PE.24 ...
Execute         set_default_model PE.24 
Execute         apply_spec_resource_limit PE.24 
INFO-FLOW: Configuring Module : PE.25 ...
Execute         set_default_model PE.25 
Execute         apply_spec_resource_limit PE.25 
INFO-FLOW: Configuring Module : PE.26 ...
Execute         set_default_model PE.26 
Execute         apply_spec_resource_limit PE.26 
INFO-FLOW: Configuring Module : PE.27 ...
Execute         set_default_model PE.27 
Execute         apply_spec_resource_limit PE.27 
INFO-FLOW: Configuring Module : PE.28 ...
Execute         set_default_model PE.28 
Execute         apply_spec_resource_limit PE.28 
INFO-FLOW: Configuring Module : PE.29 ...
Execute         set_default_model PE.29 
Execute         apply_spec_resource_limit PE.29 
INFO-FLOW: Configuring Module : PE.30 ...
Execute         set_default_model PE.30 
Execute         apply_spec_resource_limit PE.30 
INFO-FLOW: Configuring Module : PE.31 ...
Execute         set_default_model PE.31 
Execute         apply_spec_resource_limit PE.31 
INFO-FLOW: Configuring Module : PE.32 ...
Execute         set_default_model PE.32 
Execute         apply_spec_resource_limit PE.32 
INFO-FLOW: Configuring Module : PE.33 ...
Execute         set_default_model PE.33 
Execute         apply_spec_resource_limit PE.33 
INFO-FLOW: Configuring Module : PE.34 ...
Execute         set_default_model PE.34 
Execute         apply_spec_resource_limit PE.34 
INFO-FLOW: Configuring Module : PE.35 ...
Execute         set_default_model PE.35 
Execute         apply_spec_resource_limit PE.35 
INFO-FLOW: Configuring Module : PE.36 ...
Execute         set_default_model PE.36 
Execute         apply_spec_resource_limit PE.36 
INFO-FLOW: Configuring Module : PE.37 ...
Execute         set_default_model PE.37 
Execute         apply_spec_resource_limit PE.37 
INFO-FLOW: Configuring Module : PE.38 ...
Execute         set_default_model PE.38 
Execute         apply_spec_resource_limit PE.38 
INFO-FLOW: Configuring Module : PE.39 ...
Execute         set_default_model PE.39 
Execute         apply_spec_resource_limit PE.39 
INFO-FLOW: Configuring Module : PE.40 ...
Execute         set_default_model PE.40 
Execute         apply_spec_resource_limit PE.40 
INFO-FLOW: Configuring Module : PE.41 ...
Execute         set_default_model PE.41 
Execute         apply_spec_resource_limit PE.41 
INFO-FLOW: Configuring Module : PE.42 ...
Execute         set_default_model PE.42 
Execute         apply_spec_resource_limit PE.42 
INFO-FLOW: Configuring Module : PE.43 ...
Execute         set_default_model PE.43 
Execute         apply_spec_resource_limit PE.43 
INFO-FLOW: Configuring Module : PE.44 ...
Execute         set_default_model PE.44 
Execute         apply_spec_resource_limit PE.44 
INFO-FLOW: Configuring Module : PE.45 ...
Execute         set_default_model PE.45 
Execute         apply_spec_resource_limit PE.45 
INFO-FLOW: Configuring Module : PE.46 ...
Execute         set_default_model PE.46 
Execute         apply_spec_resource_limit PE.46 
INFO-FLOW: Configuring Module : PE.47 ...
Execute         set_default_model PE.47 
Execute         apply_spec_resource_limit PE.47 
INFO-FLOW: Configuring Module : PE.48 ...
Execute         set_default_model PE.48 
Execute         apply_spec_resource_limit PE.48 
INFO-FLOW: Configuring Module : PE.49 ...
Execute         set_default_model PE.49 
Execute         apply_spec_resource_limit PE.49 
INFO-FLOW: Configuring Module : PE.50 ...
Execute         set_default_model PE.50 
Execute         apply_spec_resource_limit PE.50 
INFO-FLOW: Configuring Module : PE.51 ...
Execute         set_default_model PE.51 
Execute         apply_spec_resource_limit PE.51 
INFO-FLOW: Configuring Module : PE.52 ...
Execute         set_default_model PE.52 
Execute         apply_spec_resource_limit PE.52 
INFO-FLOW: Configuring Module : PE.53 ...
Execute         set_default_model PE.53 
Execute         apply_spec_resource_limit PE.53 
INFO-FLOW: Configuring Module : PE.54 ...
Execute         set_default_model PE.54 
Execute         apply_spec_resource_limit PE.54 
INFO-FLOW: Configuring Module : PE.55 ...
Execute         set_default_model PE.55 
Execute         apply_spec_resource_limit PE.55 
INFO-FLOW: Configuring Module : PE.56 ...
Execute         set_default_model PE.56 
Execute         apply_spec_resource_limit PE.56 
INFO-FLOW: Configuring Module : PE.57 ...
Execute         set_default_model PE.57 
Execute         apply_spec_resource_limit PE.57 
INFO-FLOW: Configuring Module : PE.58 ...
Execute         set_default_model PE.58 
Execute         apply_spec_resource_limit PE.58 
INFO-FLOW: Configuring Module : PE.59 ...
Execute         set_default_model PE.59 
Execute         apply_spec_resource_limit PE.59 
INFO-FLOW: Configuring Module : PE.60 ...
Execute         set_default_model PE.60 
Execute         apply_spec_resource_limit PE.60 
INFO-FLOW: Configuring Module : PE.61 ...
Execute         set_default_model PE.61 
Execute         apply_spec_resource_limit PE.61 
INFO-FLOW: Configuring Module : PE.62 ...
Execute         set_default_model PE.62 
Execute         apply_spec_resource_limit PE.62 
INFO-FLOW: Configuring Module : PE.63 ...
Execute         set_default_model PE.63 
Execute         apply_spec_resource_limit PE.63 
INFO-FLOW: Configuring Module : PE.64 ...
Execute         set_default_model PE.64 
Execute         apply_spec_resource_limit PE.64 
INFO-FLOW: Configuring Module : PE.65 ...
Execute         set_default_model PE.65 
Execute         apply_spec_resource_limit PE.65 
INFO-FLOW: Configuring Module : PE.66 ...
Execute         set_default_model PE.66 
Execute         apply_spec_resource_limit PE.66 
INFO-FLOW: Configuring Module : PE.67 ...
Execute         set_default_model PE.67 
Execute         apply_spec_resource_limit PE.67 
INFO-FLOW: Configuring Module : PE.68 ...
Execute         set_default_model PE.68 
Execute         apply_spec_resource_limit PE.68 
INFO-FLOW: Configuring Module : PE.69 ...
Execute         set_default_model PE.69 
Execute         apply_spec_resource_limit PE.69 
INFO-FLOW: Configuring Module : PE.70 ...
Execute         set_default_model PE.70 
Execute         apply_spec_resource_limit PE.70 
INFO-FLOW: Configuring Module : PE.71 ...
Execute         set_default_model PE.71 
Execute         apply_spec_resource_limit PE.71 
INFO-FLOW: Configuring Module : PE.72 ...
Execute         set_default_model PE.72 
Execute         apply_spec_resource_limit PE.72 
INFO-FLOW: Configuring Module : PE.73 ...
Execute         set_default_model PE.73 
Execute         apply_spec_resource_limit PE.73 
INFO-FLOW: Configuring Module : PE.74 ...
Execute         set_default_model PE.74 
Execute         apply_spec_resource_limit PE.74 
INFO-FLOW: Configuring Module : PE.75 ...
Execute         set_default_model PE.75 
Execute         apply_spec_resource_limit PE.75 
INFO-FLOW: Configuring Module : PE.76 ...
Execute         set_default_model PE.76 
Execute         apply_spec_resource_limit PE.76 
INFO-FLOW: Configuring Module : PE.77 ...
Execute         set_default_model PE.77 
Execute         apply_spec_resource_limit PE.77 
INFO-FLOW: Configuring Module : PE.78 ...
Execute         set_default_model PE.78 
Execute         apply_spec_resource_limit PE.78 
INFO-FLOW: Configuring Module : PE.79 ...
Execute         set_default_model PE.79 
Execute         apply_spec_resource_limit PE.79 
INFO-FLOW: Configuring Module : PE.80 ...
Execute         set_default_model PE.80 
Execute         apply_spec_resource_limit PE.80 
INFO-FLOW: Configuring Module : PE.81 ...
Execute         set_default_model PE.81 
Execute         apply_spec_resource_limit PE.81 
INFO-FLOW: Configuring Module : PE.82 ...
Execute         set_default_model PE.82 
Execute         apply_spec_resource_limit PE.82 
INFO-FLOW: Configuring Module : PE.83 ...
Execute         set_default_model PE.83 
Execute         apply_spec_resource_limit PE.83 
INFO-FLOW: Configuring Module : PE.84 ...
Execute         set_default_model PE.84 
Execute         apply_spec_resource_limit PE.84 
INFO-FLOW: Configuring Module : PE.85 ...
Execute         set_default_model PE.85 
Execute         apply_spec_resource_limit PE.85 
INFO-FLOW: Configuring Module : PE.86 ...
Execute         set_default_model PE.86 
Execute         apply_spec_resource_limit PE.86 
INFO-FLOW: Configuring Module : PE.87 ...
Execute         set_default_model PE.87 
Execute         apply_spec_resource_limit PE.87 
INFO-FLOW: Configuring Module : PE.88 ...
Execute         set_default_model PE.88 
Execute         apply_spec_resource_limit PE.88 
INFO-FLOW: Configuring Module : PE.89 ...
Execute         set_default_model PE.89 
Execute         apply_spec_resource_limit PE.89 
INFO-FLOW: Configuring Module : PE.90 ...
Execute         set_default_model PE.90 
Execute         apply_spec_resource_limit PE.90 
INFO-FLOW: Configuring Module : PE.91 ...
Execute         set_default_model PE.91 
Execute         apply_spec_resource_limit PE.91 
INFO-FLOW: Configuring Module : PE.92 ...
Execute         set_default_model PE.92 
Execute         apply_spec_resource_limit PE.92 
INFO-FLOW: Configuring Module : PE.93 ...
Execute         set_default_model PE.93 
Execute         apply_spec_resource_limit PE.93 
INFO-FLOW: Configuring Module : PE.94 ...
Execute         set_default_model PE.94 
Execute         apply_spec_resource_limit PE.94 
INFO-FLOW: Configuring Module : PE.95 ...
Execute         set_default_model PE.95 
Execute         apply_spec_resource_limit PE.95 
INFO-FLOW: Configuring Module : PE.96 ...
Execute         set_default_model PE.96 
Execute         apply_spec_resource_limit PE.96 
INFO-FLOW: Configuring Module : PE.97 ...
Execute         set_default_model PE.97 
Execute         apply_spec_resource_limit PE.97 
INFO-FLOW: Configuring Module : PE.98 ...
Execute         set_default_model PE.98 
Execute         apply_spec_resource_limit PE.98 
INFO-FLOW: Configuring Module : PE.99 ...
Execute         set_default_model PE.99 
Execute         apply_spec_resource_limit PE.99 
INFO-FLOW: Configuring Module : PE.100 ...
Execute         set_default_model PE.100 
Execute         apply_spec_resource_limit PE.100 
INFO-FLOW: Configuring Module : PE.101 ...
Execute         set_default_model PE.101 
Execute         apply_spec_resource_limit PE.101 
INFO-FLOW: Configuring Module : PE.102 ...
Execute         set_default_model PE.102 
Execute         apply_spec_resource_limit PE.102 
INFO-FLOW: Configuring Module : PE.103 ...
Execute         set_default_model PE.103 
Execute         apply_spec_resource_limit PE.103 
INFO-FLOW: Configuring Module : PE.104 ...
Execute         set_default_model PE.104 
Execute         apply_spec_resource_limit PE.104 
INFO-FLOW: Configuring Module : PE.105 ...
Execute         set_default_model PE.105 
Execute         apply_spec_resource_limit PE.105 
INFO-FLOW: Configuring Module : PE.106 ...
Execute         set_default_model PE.106 
Execute         apply_spec_resource_limit PE.106 
INFO-FLOW: Configuring Module : PE.107 ...
Execute         set_default_model PE.107 
Execute         apply_spec_resource_limit PE.107 
INFO-FLOW: Configuring Module : PE.108 ...
Execute         set_default_model PE.108 
Execute         apply_spec_resource_limit PE.108 
INFO-FLOW: Configuring Module : PE.109 ...
Execute         set_default_model PE.109 
Execute         apply_spec_resource_limit PE.109 
INFO-FLOW: Configuring Module : PE.110 ...
Execute         set_default_model PE.110 
Execute         apply_spec_resource_limit PE.110 
INFO-FLOW: Configuring Module : PE.111 ...
Execute         set_default_model PE.111 
Execute         apply_spec_resource_limit PE.111 
INFO-FLOW: Configuring Module : PE.112 ...
Execute         set_default_model PE.112 
Execute         apply_spec_resource_limit PE.112 
INFO-FLOW: Configuring Module : PE.113 ...
Execute         set_default_model PE.113 
Execute         apply_spec_resource_limit PE.113 
INFO-FLOW: Configuring Module : PE.114 ...
Execute         set_default_model PE.114 
Execute         apply_spec_resource_limit PE.114 
INFO-FLOW: Configuring Module : PE.115 ...
Execute         set_default_model PE.115 
Execute         apply_spec_resource_limit PE.115 
INFO-FLOW: Configuring Module : PE.116 ...
Execute         set_default_model PE.116 
Execute         apply_spec_resource_limit PE.116 
INFO-FLOW: Configuring Module : PE.117 ...
Execute         set_default_model PE.117 
Execute         apply_spec_resource_limit PE.117 
INFO-FLOW: Configuring Module : PE.118 ...
Execute         set_default_model PE.118 
Execute         apply_spec_resource_limit PE.118 
INFO-FLOW: Configuring Module : PE.119 ...
Execute         set_default_model PE.119 
Execute         apply_spec_resource_limit PE.119 
INFO-FLOW: Configuring Module : PE.120 ...
Execute         set_default_model PE.120 
Execute         apply_spec_resource_limit PE.120 
INFO-FLOW: Configuring Module : PE.121 ...
Execute         set_default_model PE.121 
Execute         apply_spec_resource_limit PE.121 
INFO-FLOW: Configuring Module : PE.122 ...
Execute         set_default_model PE.122 
Execute         apply_spec_resource_limit PE.122 
INFO-FLOW: Configuring Module : PE.123 ...
Execute         set_default_model PE.123 
Execute         apply_spec_resource_limit PE.123 
INFO-FLOW: Configuring Module : PE.124 ...
Execute         set_default_model PE.124 
Execute         apply_spec_resource_limit PE.124 
INFO-FLOW: Configuring Module : PE.125 ...
Execute         set_default_model PE.125 
Execute         apply_spec_resource_limit PE.125 
INFO-FLOW: Configuring Module : PE.126 ...
Execute         set_default_model PE.126 
Execute         apply_spec_resource_limit PE.126 
INFO-FLOW: Configuring Module : PE.127 ...
Execute         set_default_model PE.127 
Execute         apply_spec_resource_limit PE.127 
INFO-FLOW: Configuring Module : PE.128 ...
Execute         set_default_model PE.128 
Execute         apply_spec_resource_limit PE.128 
INFO-FLOW: Configuring Module : PE.129 ...
Execute         set_default_model PE.129 
Execute         apply_spec_resource_limit PE.129 
INFO-FLOW: Configuring Module : PE.130 ...
Execute         set_default_model PE.130 
Execute         apply_spec_resource_limit PE.130 
INFO-FLOW: Configuring Module : PE.131 ...
Execute         set_default_model PE.131 
Execute         apply_spec_resource_limit PE.131 
INFO-FLOW: Configuring Module : PE.132 ...
Execute         set_default_model PE.132 
Execute         apply_spec_resource_limit PE.132 
INFO-FLOW: Configuring Module : PE.133 ...
Execute         set_default_model PE.133 
Execute         apply_spec_resource_limit PE.133 
INFO-FLOW: Configuring Module : PE.134 ...
Execute         set_default_model PE.134 
Execute         apply_spec_resource_limit PE.134 
INFO-FLOW: Configuring Module : PE.135 ...
Execute         set_default_model PE.135 
Execute         apply_spec_resource_limit PE.135 
INFO-FLOW: Configuring Module : PE.136 ...
Execute         set_default_model PE.136 
Execute         apply_spec_resource_limit PE.136 
INFO-FLOW: Configuring Module : PE.137 ...
Execute         set_default_model PE.137 
Execute         apply_spec_resource_limit PE.137 
INFO-FLOW: Configuring Module : PE.138 ...
Execute         set_default_model PE.138 
Execute         apply_spec_resource_limit PE.138 
INFO-FLOW: Configuring Module : PE.139 ...
Execute         set_default_model PE.139 
Execute         apply_spec_resource_limit PE.139 
INFO-FLOW: Configuring Module : PE.140 ...
Execute         set_default_model PE.140 
Execute         apply_spec_resource_limit PE.140 
INFO-FLOW: Configuring Module : PE.141 ...
Execute         set_default_model PE.141 
Execute         apply_spec_resource_limit PE.141 
INFO-FLOW: Configuring Module : PE.142 ...
Execute         set_default_model PE.142 
Execute         apply_spec_resource_limit PE.142 
INFO-FLOW: Configuring Module : PE.143 ...
Execute         set_default_model PE.143 
Execute         apply_spec_resource_limit PE.143 
INFO-FLOW: Configuring Module : systolic_array_Loop_data_drain_AB_proc3 ...
Execute         set_default_model systolic_array_Loop_data_drain_AB_proc3 
Execute         apply_spec_resource_limit systolic_array_Loop_data_drain_AB_proc3 
INFO-FLOW: Configuring Module : systolic_array_Block_for.end118_proc ...
Execute         set_default_model systolic_array_Block_for.end118_proc 
Execute         apply_spec_resource_limit systolic_array_Block_for.end118_proc 
INFO-FLOW: Configuring Module : systolic_array_Loop_data_drain_C_proc ...
Execute         set_default_model systolic_array_Loop_data_drain_C_proc 
Execute         apply_spec_resource_limit systolic_array_Loop_data_drain_C_proc 
INFO-FLOW: Configuring Module : systolic_array ...
Execute         set_default_model systolic_array 
Execute         apply_spec_resource_limit systolic_array 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc ...
Execute         set_default_model VITIS_LOOP_39_4_proc 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc5 ...
Execute         set_default_model VITIS_LOOP_39_4_proc5 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc5 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc6 ...
Execute         set_default_model VITIS_LOOP_39_4_proc6 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc6 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc7 ...
Execute         set_default_model VITIS_LOOP_39_4_proc7 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc7 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc8 ...
Execute         set_default_model VITIS_LOOP_39_4_proc8 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc8 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc9 ...
Execute         set_default_model VITIS_LOOP_39_4_proc9 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc9 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc10 ...
Execute         set_default_model VITIS_LOOP_39_4_proc10 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc10 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc11 ...
Execute         set_default_model VITIS_LOOP_39_4_proc11 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc11 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc12 ...
Execute         set_default_model VITIS_LOOP_39_4_proc12 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc12 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc13 ...
Execute         set_default_model VITIS_LOOP_39_4_proc13 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc13 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Configuring Module : VITIS_LOOP_39_4_proc14 ...
Execute         set_default_model VITIS_LOOP_39_4_proc14 
Execute         apply_spec_resource_limit VITIS_LOOP_39_4_proc14 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_19_1 ...
Execute         set_default_model dataflow_in_loop_VITIS_LOOP_19_1 
Execute         apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_19_1 
INFO-FLOW: Configuring Module : gemm_systolic_array ...
Execute         set_default_model gemm_systolic_array 
Execute         apply_spec_resource_limit gemm_systolic_array 
INFO-FLOW: Model list for preprocess: init_block_AB_proc_Pipeline_init_block_AB init_block_AB_proc systolic_array_Loop_data_load_AB_proc2 PE PE.1 PE.2 PE.3 PE.4 PE.5 PE.6 PE.7 PE.8 PE.9 PE.10 PE.11 PE.12 PE.13 PE.14 PE.15 PE.16 PE.17 PE.18 PE.19 PE.20 PE.21 PE.22 PE.23 PE.24 PE.25 PE.26 PE.27 PE.28 PE.29 PE.30 PE.31 PE.32 PE.33 PE.34 PE.35 PE.36 PE.37 PE.38 PE.39 PE.40 PE.41 PE.42 PE.43 PE.44 PE.45 PE.46 PE.47 PE.48 PE.49 PE.50 PE.51 PE.52 PE.53 PE.54 PE.55 PE.56 PE.57 PE.58 PE.59 PE.60 PE.61 PE.62 PE.63 PE.64 PE.65 PE.66 PE.67 PE.68 PE.69 PE.70 PE.71 PE.72 PE.73 PE.74 PE.75 PE.76 PE.77 PE.78 PE.79 PE.80 PE.81 PE.82 PE.83 PE.84 PE.85 PE.86 PE.87 PE.88 PE.89 PE.90 PE.91 PE.92 PE.93 PE.94 PE.95 PE.96 PE.97 PE.98 PE.99 PE.100 PE.101 PE.102 PE.103 PE.104 PE.105 PE.106 PE.107 PE.108 PE.109 PE.110 PE.111 PE.112 PE.113 PE.114 PE.115 PE.116 PE.117 PE.118 PE.119 PE.120 PE.121 PE.122 PE.123 PE.124 PE.125 PE.126 PE.127 PE.128 PE.129 PE.130 PE.131 PE.132 PE.133 PE.134 PE.135 PE.136 PE.137 PE.138 PE.139 PE.140 PE.141 PE.142 PE.143 systolic_array_Loop_data_drain_AB_proc3 systolic_array_Block_for.end118_proc systolic_array_Loop_data_drain_C_proc systolic_array VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc4 VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc5 VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc6 VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc7 VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc8 VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc9 VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc10 VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc11 VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc12 VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc13 VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc14 dataflow_in_loop_VITIS_LOOP_19_1 gemm_systolic_array
INFO-FLOW: Preprocessing Module: init_block_AB_proc_Pipeline_init_block_AB ...
Execute         set_default_model init_block_AB_proc_Pipeline_init_block_AB 
Execute         cdfg_preprocess -model init_block_AB_proc_Pipeline_init_block_AB 
Execute         rtl_gen_preprocess init_block_AB_proc_Pipeline_init_block_AB 
INFO-FLOW: Preprocessing Module: init_block_AB_proc ...
Execute         set_default_model init_block_AB_proc 
Execute         cdfg_preprocess -model init_block_AB_proc 
Execute         rtl_gen_preprocess init_block_AB_proc 
INFO-FLOW: Preprocessing Module: systolic_array_Loop_data_load_AB_proc2 ...
Execute         set_default_model systolic_array_Loop_data_load_AB_proc2 
Execute         cdfg_preprocess -model systolic_array_Loop_data_load_AB_proc2 
Execute         rtl_gen_preprocess systolic_array_Loop_data_load_AB_proc2 
INFO-FLOW: Preprocessing Module: PE ...
Execute         set_default_model PE 
Execute         cdfg_preprocess -model PE 
Execute         rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE.1 ...
Execute         set_default_model PE.1 
Execute         cdfg_preprocess -model PE.1 
Execute         rtl_gen_preprocess PE.1 
INFO-FLOW: Preprocessing Module: PE.2 ...
Execute         set_default_model PE.2 
Execute         cdfg_preprocess -model PE.2 
Execute         rtl_gen_preprocess PE.2 
INFO-FLOW: Preprocessing Module: PE.3 ...
Execute         set_default_model PE.3 
Execute         cdfg_preprocess -model PE.3 
Execute         rtl_gen_preprocess PE.3 
INFO-FLOW: Preprocessing Module: PE.4 ...
Execute         set_default_model PE.4 
Execute         cdfg_preprocess -model PE.4 
Execute         rtl_gen_preprocess PE.4 
INFO-FLOW: Preprocessing Module: PE.5 ...
Execute         set_default_model PE.5 
Execute         cdfg_preprocess -model PE.5 
Execute         rtl_gen_preprocess PE.5 
INFO-FLOW: Preprocessing Module: PE.6 ...
Execute         set_default_model PE.6 
Execute         cdfg_preprocess -model PE.6 
Execute         rtl_gen_preprocess PE.6 
INFO-FLOW: Preprocessing Module: PE.7 ...
Execute         set_default_model PE.7 
Execute         cdfg_preprocess -model PE.7 
Execute         rtl_gen_preprocess PE.7 
INFO-FLOW: Preprocessing Module: PE.8 ...
Execute         set_default_model PE.8 
Execute         cdfg_preprocess -model PE.8 
Execute         rtl_gen_preprocess PE.8 
INFO-FLOW: Preprocessing Module: PE.9 ...
Execute         set_default_model PE.9 
Execute         cdfg_preprocess -model PE.9 
Execute         rtl_gen_preprocess PE.9 
INFO-FLOW: Preprocessing Module: PE.10 ...
Execute         set_default_model PE.10 
Execute         cdfg_preprocess -model PE.10 
Execute         rtl_gen_preprocess PE.10 
INFO-FLOW: Preprocessing Module: PE.11 ...
Execute         set_default_model PE.11 
Execute         cdfg_preprocess -model PE.11 
Execute         rtl_gen_preprocess PE.11 
INFO-FLOW: Preprocessing Module: PE.12 ...
Execute         set_default_model PE.12 
Execute         cdfg_preprocess -model PE.12 
Execute         rtl_gen_preprocess PE.12 
INFO-FLOW: Preprocessing Module: PE.13 ...
Execute         set_default_model PE.13 
Execute         cdfg_preprocess -model PE.13 
Execute         rtl_gen_preprocess PE.13 
INFO-FLOW: Preprocessing Module: PE.14 ...
Execute         set_default_model PE.14 
Execute         cdfg_preprocess -model PE.14 
Execute         rtl_gen_preprocess PE.14 
INFO-FLOW: Preprocessing Module: PE.15 ...
Execute         set_default_model PE.15 
Execute         cdfg_preprocess -model PE.15 
Execute         rtl_gen_preprocess PE.15 
INFO-FLOW: Preprocessing Module: PE.16 ...
Execute         set_default_model PE.16 
Execute         cdfg_preprocess -model PE.16 
Execute         rtl_gen_preprocess PE.16 
INFO-FLOW: Preprocessing Module: PE.17 ...
Execute         set_default_model PE.17 
Execute         cdfg_preprocess -model PE.17 
Execute         rtl_gen_preprocess PE.17 
INFO-FLOW: Preprocessing Module: PE.18 ...
Execute         set_default_model PE.18 
Execute         cdfg_preprocess -model PE.18 
Execute         rtl_gen_preprocess PE.18 
INFO-FLOW: Preprocessing Module: PE.19 ...
Execute         set_default_model PE.19 
Execute         cdfg_preprocess -model PE.19 
Execute         rtl_gen_preprocess PE.19 
INFO-FLOW: Preprocessing Module: PE.20 ...
Execute         set_default_model PE.20 
Execute         cdfg_preprocess -model PE.20 
Execute         rtl_gen_preprocess PE.20 
INFO-FLOW: Preprocessing Module: PE.21 ...
Execute         set_default_model PE.21 
Execute         cdfg_preprocess -model PE.21 
Execute         rtl_gen_preprocess PE.21 
INFO-FLOW: Preprocessing Module: PE.22 ...
Execute         set_default_model PE.22 
Execute         cdfg_preprocess -model PE.22 
Execute         rtl_gen_preprocess PE.22 
INFO-FLOW: Preprocessing Module: PE.23 ...
Execute         set_default_model PE.23 
Execute         cdfg_preprocess -model PE.23 
Execute         rtl_gen_preprocess PE.23 
INFO-FLOW: Preprocessing Module: PE.24 ...
Execute         set_default_model PE.24 
Execute         cdfg_preprocess -model PE.24 
Execute         rtl_gen_preprocess PE.24 
INFO-FLOW: Preprocessing Module: PE.25 ...
Execute         set_default_model PE.25 
Execute         cdfg_preprocess -model PE.25 
Execute         rtl_gen_preprocess PE.25 
INFO-FLOW: Preprocessing Module: PE.26 ...
Execute         set_default_model PE.26 
Execute         cdfg_preprocess -model PE.26 
Execute         rtl_gen_preprocess PE.26 
INFO-FLOW: Preprocessing Module: PE.27 ...
Execute         set_default_model PE.27 
Execute         cdfg_preprocess -model PE.27 
Execute         rtl_gen_preprocess PE.27 
INFO-FLOW: Preprocessing Module: PE.28 ...
Execute         set_default_model PE.28 
Execute         cdfg_preprocess -model PE.28 
Execute         rtl_gen_preprocess PE.28 
INFO-FLOW: Preprocessing Module: PE.29 ...
Execute         set_default_model PE.29 
Execute         cdfg_preprocess -model PE.29 
Execute         rtl_gen_preprocess PE.29 
INFO-FLOW: Preprocessing Module: PE.30 ...
Execute         set_default_model PE.30 
Execute         cdfg_preprocess -model PE.30 
Execute         rtl_gen_preprocess PE.30 
INFO-FLOW: Preprocessing Module: PE.31 ...
Execute         set_default_model PE.31 
Execute         cdfg_preprocess -model PE.31 
Execute         rtl_gen_preprocess PE.31 
INFO-FLOW: Preprocessing Module: PE.32 ...
Execute         set_default_model PE.32 
Execute         cdfg_preprocess -model PE.32 
Execute         rtl_gen_preprocess PE.32 
INFO-FLOW: Preprocessing Module: PE.33 ...
Execute         set_default_model PE.33 
Execute         cdfg_preprocess -model PE.33 
Execute         rtl_gen_preprocess PE.33 
INFO-FLOW: Preprocessing Module: PE.34 ...
Execute         set_default_model PE.34 
Execute         cdfg_preprocess -model PE.34 
Execute         rtl_gen_preprocess PE.34 
INFO-FLOW: Preprocessing Module: PE.35 ...
Execute         set_default_model PE.35 
Execute         cdfg_preprocess -model PE.35 
Execute         rtl_gen_preprocess PE.35 
INFO-FLOW: Preprocessing Module: PE.36 ...
Execute         set_default_model PE.36 
Execute         cdfg_preprocess -model PE.36 
Execute         rtl_gen_preprocess PE.36 
INFO-FLOW: Preprocessing Module: PE.37 ...
Execute         set_default_model PE.37 
Execute         cdfg_preprocess -model PE.37 
Execute         rtl_gen_preprocess PE.37 
INFO-FLOW: Preprocessing Module: PE.38 ...
Execute         set_default_model PE.38 
Execute         cdfg_preprocess -model PE.38 
Execute         rtl_gen_preprocess PE.38 
INFO-FLOW: Preprocessing Module: PE.39 ...
Execute         set_default_model PE.39 
Execute         cdfg_preprocess -model PE.39 
Execute         rtl_gen_preprocess PE.39 
INFO-FLOW: Preprocessing Module: PE.40 ...
Execute         set_default_model PE.40 
Execute         cdfg_preprocess -model PE.40 
Execute         rtl_gen_preprocess PE.40 
INFO-FLOW: Preprocessing Module: PE.41 ...
Execute         set_default_model PE.41 
Execute         cdfg_preprocess -model PE.41 
Execute         rtl_gen_preprocess PE.41 
INFO-FLOW: Preprocessing Module: PE.42 ...
Execute         set_default_model PE.42 
Execute         cdfg_preprocess -model PE.42 
Execute         rtl_gen_preprocess PE.42 
INFO-FLOW: Preprocessing Module: PE.43 ...
Execute         set_default_model PE.43 
Execute         cdfg_preprocess -model PE.43 
Execute         rtl_gen_preprocess PE.43 
INFO-FLOW: Preprocessing Module: PE.44 ...
Execute         set_default_model PE.44 
Execute         cdfg_preprocess -model PE.44 
Execute         rtl_gen_preprocess PE.44 
INFO-FLOW: Preprocessing Module: PE.45 ...
Execute         set_default_model PE.45 
Execute         cdfg_preprocess -model PE.45 
Execute         rtl_gen_preprocess PE.45 
INFO-FLOW: Preprocessing Module: PE.46 ...
Execute         set_default_model PE.46 
Execute         cdfg_preprocess -model PE.46 
Execute         rtl_gen_preprocess PE.46 
INFO-FLOW: Preprocessing Module: PE.47 ...
Execute         set_default_model PE.47 
Execute         cdfg_preprocess -model PE.47 
Execute         rtl_gen_preprocess PE.47 
INFO-FLOW: Preprocessing Module: PE.48 ...
Execute         set_default_model PE.48 
Execute         cdfg_preprocess -model PE.48 
Execute         rtl_gen_preprocess PE.48 
INFO-FLOW: Preprocessing Module: PE.49 ...
Execute         set_default_model PE.49 
Execute         cdfg_preprocess -model PE.49 
Execute         rtl_gen_preprocess PE.49 
INFO-FLOW: Preprocessing Module: PE.50 ...
Execute         set_default_model PE.50 
Execute         cdfg_preprocess -model PE.50 
Execute         rtl_gen_preprocess PE.50 
INFO-FLOW: Preprocessing Module: PE.51 ...
Execute         set_default_model PE.51 
Execute         cdfg_preprocess -model PE.51 
Execute         rtl_gen_preprocess PE.51 
INFO-FLOW: Preprocessing Module: PE.52 ...
Execute         set_default_model PE.52 
Execute         cdfg_preprocess -model PE.52 
Execute         rtl_gen_preprocess PE.52 
INFO-FLOW: Preprocessing Module: PE.53 ...
Execute         set_default_model PE.53 
Execute         cdfg_preprocess -model PE.53 
Execute         rtl_gen_preprocess PE.53 
INFO-FLOW: Preprocessing Module: PE.54 ...
Execute         set_default_model PE.54 
Execute         cdfg_preprocess -model PE.54 
Execute         rtl_gen_preprocess PE.54 
INFO-FLOW: Preprocessing Module: PE.55 ...
Execute         set_default_model PE.55 
Execute         cdfg_preprocess -model PE.55 
Execute         rtl_gen_preprocess PE.55 
INFO-FLOW: Preprocessing Module: PE.56 ...
Execute         set_default_model PE.56 
Execute         cdfg_preprocess -model PE.56 
Execute         rtl_gen_preprocess PE.56 
INFO-FLOW: Preprocessing Module: PE.57 ...
Execute         set_default_model PE.57 
Execute         cdfg_preprocess -model PE.57 
Execute         rtl_gen_preprocess PE.57 
INFO-FLOW: Preprocessing Module: PE.58 ...
Execute         set_default_model PE.58 
Execute         cdfg_preprocess -model PE.58 
Execute         rtl_gen_preprocess PE.58 
INFO-FLOW: Preprocessing Module: PE.59 ...
Execute         set_default_model PE.59 
Execute         cdfg_preprocess -model PE.59 
Execute         rtl_gen_preprocess PE.59 
INFO-FLOW: Preprocessing Module: PE.60 ...
Execute         set_default_model PE.60 
Execute         cdfg_preprocess -model PE.60 
Execute         rtl_gen_preprocess PE.60 
INFO-FLOW: Preprocessing Module: PE.61 ...
Execute         set_default_model PE.61 
Execute         cdfg_preprocess -model PE.61 
Execute         rtl_gen_preprocess PE.61 
INFO-FLOW: Preprocessing Module: PE.62 ...
Execute         set_default_model PE.62 
Execute         cdfg_preprocess -model PE.62 
Execute         rtl_gen_preprocess PE.62 
INFO-FLOW: Preprocessing Module: PE.63 ...
Execute         set_default_model PE.63 
Execute         cdfg_preprocess -model PE.63 
Execute         rtl_gen_preprocess PE.63 
INFO-FLOW: Preprocessing Module: PE.64 ...
Execute         set_default_model PE.64 
Execute         cdfg_preprocess -model PE.64 
Execute         rtl_gen_preprocess PE.64 
INFO-FLOW: Preprocessing Module: PE.65 ...
Execute         set_default_model PE.65 
Execute         cdfg_preprocess -model PE.65 
Execute         rtl_gen_preprocess PE.65 
INFO-FLOW: Preprocessing Module: PE.66 ...
Execute         set_default_model PE.66 
Execute         cdfg_preprocess -model PE.66 
Execute         rtl_gen_preprocess PE.66 
INFO-FLOW: Preprocessing Module: PE.67 ...
Execute         set_default_model PE.67 
Execute         cdfg_preprocess -model PE.67 
Execute         rtl_gen_preprocess PE.67 
INFO-FLOW: Preprocessing Module: PE.68 ...
Execute         set_default_model PE.68 
Execute         cdfg_preprocess -model PE.68 
Execute         rtl_gen_preprocess PE.68 
INFO-FLOW: Preprocessing Module: PE.69 ...
Execute         set_default_model PE.69 
Execute         cdfg_preprocess -model PE.69 
Execute         rtl_gen_preprocess PE.69 
INFO-FLOW: Preprocessing Module: PE.70 ...
Execute         set_default_model PE.70 
Execute         cdfg_preprocess -model PE.70 
Execute         rtl_gen_preprocess PE.70 
INFO-FLOW: Preprocessing Module: PE.71 ...
Execute         set_default_model PE.71 
Execute         cdfg_preprocess -model PE.71 
Execute         rtl_gen_preprocess PE.71 
INFO-FLOW: Preprocessing Module: PE.72 ...
Execute         set_default_model PE.72 
Execute         cdfg_preprocess -model PE.72 
Execute         rtl_gen_preprocess PE.72 
INFO-FLOW: Preprocessing Module: PE.73 ...
Execute         set_default_model PE.73 
Execute         cdfg_preprocess -model PE.73 
Execute         rtl_gen_preprocess PE.73 
INFO-FLOW: Preprocessing Module: PE.74 ...
Execute         set_default_model PE.74 
Execute         cdfg_preprocess -model PE.74 
Execute         rtl_gen_preprocess PE.74 
INFO-FLOW: Preprocessing Module: PE.75 ...
Execute         set_default_model PE.75 
Execute         cdfg_preprocess -model PE.75 
Execute         rtl_gen_preprocess PE.75 
INFO-FLOW: Preprocessing Module: PE.76 ...
Execute         set_default_model PE.76 
Execute         cdfg_preprocess -model PE.76 
Execute         rtl_gen_preprocess PE.76 
INFO-FLOW: Preprocessing Module: PE.77 ...
Execute         set_default_model PE.77 
Execute         cdfg_preprocess -model PE.77 
Execute         rtl_gen_preprocess PE.77 
INFO-FLOW: Preprocessing Module: PE.78 ...
Execute         set_default_model PE.78 
Execute         cdfg_preprocess -model PE.78 
Execute         rtl_gen_preprocess PE.78 
INFO-FLOW: Preprocessing Module: PE.79 ...
Execute         set_default_model PE.79 
Execute         cdfg_preprocess -model PE.79 
Execute         rtl_gen_preprocess PE.79 
INFO-FLOW: Preprocessing Module: PE.80 ...
Execute         set_default_model PE.80 
Execute         cdfg_preprocess -model PE.80 
Execute         rtl_gen_preprocess PE.80 
INFO-FLOW: Preprocessing Module: PE.81 ...
Execute         set_default_model PE.81 
Execute         cdfg_preprocess -model PE.81 
Execute         rtl_gen_preprocess PE.81 
INFO-FLOW: Preprocessing Module: PE.82 ...
Execute         set_default_model PE.82 
Execute         cdfg_preprocess -model PE.82 
Execute         rtl_gen_preprocess PE.82 
INFO-FLOW: Preprocessing Module: PE.83 ...
Execute         set_default_model PE.83 
Execute         cdfg_preprocess -model PE.83 
Execute         rtl_gen_preprocess PE.83 
INFO-FLOW: Preprocessing Module: PE.84 ...
Execute         set_default_model PE.84 
Execute         cdfg_preprocess -model PE.84 
Execute         rtl_gen_preprocess PE.84 
INFO-FLOW: Preprocessing Module: PE.85 ...
Execute         set_default_model PE.85 
Execute         cdfg_preprocess -model PE.85 
Execute         rtl_gen_preprocess PE.85 
INFO-FLOW: Preprocessing Module: PE.86 ...
Execute         set_default_model PE.86 
Execute         cdfg_preprocess -model PE.86 
Execute         rtl_gen_preprocess PE.86 
INFO-FLOW: Preprocessing Module: PE.87 ...
Execute         set_default_model PE.87 
Execute         cdfg_preprocess -model PE.87 
Execute         rtl_gen_preprocess PE.87 
INFO-FLOW: Preprocessing Module: PE.88 ...
Execute         set_default_model PE.88 
Execute         cdfg_preprocess -model PE.88 
Execute         rtl_gen_preprocess PE.88 
INFO-FLOW: Preprocessing Module: PE.89 ...
Execute         set_default_model PE.89 
Execute         cdfg_preprocess -model PE.89 
Execute         rtl_gen_preprocess PE.89 
INFO-FLOW: Preprocessing Module: PE.90 ...
Execute         set_default_model PE.90 
Execute         cdfg_preprocess -model PE.90 
Execute         rtl_gen_preprocess PE.90 
INFO-FLOW: Preprocessing Module: PE.91 ...
Execute         set_default_model PE.91 
Execute         cdfg_preprocess -model PE.91 
Execute         rtl_gen_preprocess PE.91 
INFO-FLOW: Preprocessing Module: PE.92 ...
Execute         set_default_model PE.92 
Execute         cdfg_preprocess -model PE.92 
Execute         rtl_gen_preprocess PE.92 
INFO-FLOW: Preprocessing Module: PE.93 ...
Execute         set_default_model PE.93 
Execute         cdfg_preprocess -model PE.93 
Execute         rtl_gen_preprocess PE.93 
INFO-FLOW: Preprocessing Module: PE.94 ...
Execute         set_default_model PE.94 
Execute         cdfg_preprocess -model PE.94 
Execute         rtl_gen_preprocess PE.94 
INFO-FLOW: Preprocessing Module: PE.95 ...
Execute         set_default_model PE.95 
Execute         cdfg_preprocess -model PE.95 
Execute         rtl_gen_preprocess PE.95 
INFO-FLOW: Preprocessing Module: PE.96 ...
Execute         set_default_model PE.96 
Execute         cdfg_preprocess -model PE.96 
Execute         rtl_gen_preprocess PE.96 
INFO-FLOW: Preprocessing Module: PE.97 ...
Execute         set_default_model PE.97 
Execute         cdfg_preprocess -model PE.97 
Execute         rtl_gen_preprocess PE.97 
INFO-FLOW: Preprocessing Module: PE.98 ...
Execute         set_default_model PE.98 
Execute         cdfg_preprocess -model PE.98 
Execute         rtl_gen_preprocess PE.98 
INFO-FLOW: Preprocessing Module: PE.99 ...
Execute         set_default_model PE.99 
Execute         cdfg_preprocess -model PE.99 
Execute         rtl_gen_preprocess PE.99 
INFO-FLOW: Preprocessing Module: PE.100 ...
Execute         set_default_model PE.100 
Execute         cdfg_preprocess -model PE.100 
Execute         rtl_gen_preprocess PE.100 
INFO-FLOW: Preprocessing Module: PE.101 ...
Execute         set_default_model PE.101 
Execute         cdfg_preprocess -model PE.101 
Execute         rtl_gen_preprocess PE.101 
INFO-FLOW: Preprocessing Module: PE.102 ...
Execute         set_default_model PE.102 
Execute         cdfg_preprocess -model PE.102 
Execute         rtl_gen_preprocess PE.102 
INFO-FLOW: Preprocessing Module: PE.103 ...
Execute         set_default_model PE.103 
Execute         cdfg_preprocess -model PE.103 
Execute         rtl_gen_preprocess PE.103 
INFO-FLOW: Preprocessing Module: PE.104 ...
Execute         set_default_model PE.104 
Execute         cdfg_preprocess -model PE.104 
Execute         rtl_gen_preprocess PE.104 
INFO-FLOW: Preprocessing Module: PE.105 ...
Execute         set_default_model PE.105 
Execute         cdfg_preprocess -model PE.105 
Execute         rtl_gen_preprocess PE.105 
INFO-FLOW: Preprocessing Module: PE.106 ...
Execute         set_default_model PE.106 
Execute         cdfg_preprocess -model PE.106 
Execute         rtl_gen_preprocess PE.106 
INFO-FLOW: Preprocessing Module: PE.107 ...
Execute         set_default_model PE.107 
Execute         cdfg_preprocess -model PE.107 
Execute         rtl_gen_preprocess PE.107 
INFO-FLOW: Preprocessing Module: PE.108 ...
Execute         set_default_model PE.108 
Execute         cdfg_preprocess -model PE.108 
Execute         rtl_gen_preprocess PE.108 
INFO-FLOW: Preprocessing Module: PE.109 ...
Execute         set_default_model PE.109 
Execute         cdfg_preprocess -model PE.109 
Execute         rtl_gen_preprocess PE.109 
INFO-FLOW: Preprocessing Module: PE.110 ...
Execute         set_default_model PE.110 
Execute         cdfg_preprocess -model PE.110 
Execute         rtl_gen_preprocess PE.110 
INFO-FLOW: Preprocessing Module: PE.111 ...
Execute         set_default_model PE.111 
Execute         cdfg_preprocess -model PE.111 
Execute         rtl_gen_preprocess PE.111 
INFO-FLOW: Preprocessing Module: PE.112 ...
Execute         set_default_model PE.112 
Execute         cdfg_preprocess -model PE.112 
Execute         rtl_gen_preprocess PE.112 
INFO-FLOW: Preprocessing Module: PE.113 ...
Execute         set_default_model PE.113 
Execute         cdfg_preprocess -model PE.113 
Execute         rtl_gen_preprocess PE.113 
INFO-FLOW: Preprocessing Module: PE.114 ...
Execute         set_default_model PE.114 
Execute         cdfg_preprocess -model PE.114 
Execute         rtl_gen_preprocess PE.114 
INFO-FLOW: Preprocessing Module: PE.115 ...
Execute         set_default_model PE.115 
Execute         cdfg_preprocess -model PE.115 
Execute         rtl_gen_preprocess PE.115 
INFO-FLOW: Preprocessing Module: PE.116 ...
Execute         set_default_model PE.116 
Execute         cdfg_preprocess -model PE.116 
Execute         rtl_gen_preprocess PE.116 
INFO-FLOW: Preprocessing Module: PE.117 ...
Execute         set_default_model PE.117 
Execute         cdfg_preprocess -model PE.117 
Execute         rtl_gen_preprocess PE.117 
INFO-FLOW: Preprocessing Module: PE.118 ...
Execute         set_default_model PE.118 
Execute         cdfg_preprocess -model PE.118 
Execute         rtl_gen_preprocess PE.118 
INFO-FLOW: Preprocessing Module: PE.119 ...
Execute         set_default_model PE.119 
Execute         cdfg_preprocess -model PE.119 
Execute         rtl_gen_preprocess PE.119 
INFO-FLOW: Preprocessing Module: PE.120 ...
Execute         set_default_model PE.120 
Execute         cdfg_preprocess -model PE.120 
Execute         rtl_gen_preprocess PE.120 
INFO-FLOW: Preprocessing Module: PE.121 ...
Execute         set_default_model PE.121 
Execute         cdfg_preprocess -model PE.121 
Execute         rtl_gen_preprocess PE.121 
INFO-FLOW: Preprocessing Module: PE.122 ...
Execute         set_default_model PE.122 
Execute         cdfg_preprocess -model PE.122 
Execute         rtl_gen_preprocess PE.122 
INFO-FLOW: Preprocessing Module: PE.123 ...
Execute         set_default_model PE.123 
Execute         cdfg_preprocess -model PE.123 
Execute         rtl_gen_preprocess PE.123 
INFO-FLOW: Preprocessing Module: PE.124 ...
Execute         set_default_model PE.124 
Execute         cdfg_preprocess -model PE.124 
Execute         rtl_gen_preprocess PE.124 
INFO-FLOW: Preprocessing Module: PE.125 ...
Execute         set_default_model PE.125 
Execute         cdfg_preprocess -model PE.125 
Execute         rtl_gen_preprocess PE.125 
INFO-FLOW: Preprocessing Module: PE.126 ...
Execute         set_default_model PE.126 
Execute         cdfg_preprocess -model PE.126 
Execute         rtl_gen_preprocess PE.126 
INFO-FLOW: Preprocessing Module: PE.127 ...
Execute         set_default_model PE.127 
Execute         cdfg_preprocess -model PE.127 
Execute         rtl_gen_preprocess PE.127 
INFO-FLOW: Preprocessing Module: PE.128 ...
Execute         set_default_model PE.128 
Execute         cdfg_preprocess -model PE.128 
Execute         rtl_gen_preprocess PE.128 
INFO-FLOW: Preprocessing Module: PE.129 ...
Execute         set_default_model PE.129 
Execute         cdfg_preprocess -model PE.129 
Execute         rtl_gen_preprocess PE.129 
INFO-FLOW: Preprocessing Module: PE.130 ...
Execute         set_default_model PE.130 
Execute         cdfg_preprocess -model PE.130 
Execute         rtl_gen_preprocess PE.130 
INFO-FLOW: Preprocessing Module: PE.131 ...
Execute         set_default_model PE.131 
Execute         cdfg_preprocess -model PE.131 
Execute         rtl_gen_preprocess PE.131 
INFO-FLOW: Preprocessing Module: PE.132 ...
Execute         set_default_model PE.132 
Execute         cdfg_preprocess -model PE.132 
Execute         rtl_gen_preprocess PE.132 
INFO-FLOW: Preprocessing Module: PE.133 ...
Execute         set_default_model PE.133 
Execute         cdfg_preprocess -model PE.133 
Execute         rtl_gen_preprocess PE.133 
INFO-FLOW: Preprocessing Module: PE.134 ...
Execute         set_default_model PE.134 
Execute         cdfg_preprocess -model PE.134 
Execute         rtl_gen_preprocess PE.134 
INFO-FLOW: Preprocessing Module: PE.135 ...
Execute         set_default_model PE.135 
Execute         cdfg_preprocess -model PE.135 
Execute         rtl_gen_preprocess PE.135 
INFO-FLOW: Preprocessing Module: PE.136 ...
Execute         set_default_model PE.136 
Execute         cdfg_preprocess -model PE.136 
Execute         rtl_gen_preprocess PE.136 
INFO-FLOW: Preprocessing Module: PE.137 ...
Execute         set_default_model PE.137 
Execute         cdfg_preprocess -model PE.137 
Execute         rtl_gen_preprocess PE.137 
INFO-FLOW: Preprocessing Module: PE.138 ...
Execute         set_default_model PE.138 
Execute         cdfg_preprocess -model PE.138 
Execute         rtl_gen_preprocess PE.138 
INFO-FLOW: Preprocessing Module: PE.139 ...
Execute         set_default_model PE.139 
Execute         cdfg_preprocess -model PE.139 
Execute         rtl_gen_preprocess PE.139 
INFO-FLOW: Preprocessing Module: PE.140 ...
Execute         set_default_model PE.140 
Execute         cdfg_preprocess -model PE.140 
Execute         rtl_gen_preprocess PE.140 
INFO-FLOW: Preprocessing Module: PE.141 ...
Execute         set_default_model PE.141 
Execute         cdfg_preprocess -model PE.141 
Execute         rtl_gen_preprocess PE.141 
INFO-FLOW: Preprocessing Module: PE.142 ...
Execute         set_default_model PE.142 
Execute         cdfg_preprocess -model PE.142 
Execute         rtl_gen_preprocess PE.142 
INFO-FLOW: Preprocessing Module: PE.143 ...
Execute         set_default_model PE.143 
Execute         cdfg_preprocess -model PE.143 
Execute         rtl_gen_preprocess PE.143 
INFO-FLOW: Preprocessing Module: systolic_array_Loop_data_drain_AB_proc3 ...
Execute         set_default_model systolic_array_Loop_data_drain_AB_proc3 
Execute         cdfg_preprocess -model systolic_array_Loop_data_drain_AB_proc3 
Execute         rtl_gen_preprocess systolic_array_Loop_data_drain_AB_proc3 
INFO-FLOW: Preprocessing Module: systolic_array_Block_for.end118_proc ...
Execute         set_default_model systolic_array_Block_for.end118_proc 
Execute         cdfg_preprocess -model systolic_array_Block_for.end118_proc 
Execute         rtl_gen_preprocess systolic_array_Block_for.end118_proc 
INFO-FLOW: Preprocessing Module: systolic_array_Loop_data_drain_C_proc ...
Execute         set_default_model systolic_array_Loop_data_drain_C_proc 
Execute         cdfg_preprocess -model systolic_array_Loop_data_drain_C_proc 
Execute         rtl_gen_preprocess systolic_array_Loop_data_drain_C_proc 
INFO-FLOW: Preprocessing Module: systolic_array ...
Execute         set_default_model systolic_array 
Execute         cdfg_preprocess -model systolic_array 
Execute         rtl_gen_preprocess systolic_array 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc ...
Execute         set_default_model VITIS_LOOP_39_4_proc 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc5 ...
Execute         set_default_model VITIS_LOOP_39_4_proc5 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc5 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc5 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc6 ...
Execute         set_default_model VITIS_LOOP_39_4_proc6 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc6 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc6 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc7 ...
Execute         set_default_model VITIS_LOOP_39_4_proc7 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc7 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc7 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc8 ...
Execute         set_default_model VITIS_LOOP_39_4_proc8 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc8 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc8 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc9 ...
Execute         set_default_model VITIS_LOOP_39_4_proc9 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc9 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc9 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc10 ...
Execute         set_default_model VITIS_LOOP_39_4_proc10 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc10 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc10 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc11 ...
Execute         set_default_model VITIS_LOOP_39_4_proc11 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc11 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc11 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc12 ...
Execute         set_default_model VITIS_LOOP_39_4_proc12 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc12 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc12 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc13 ...
Execute         set_default_model VITIS_LOOP_39_4_proc13 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc13 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc13 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 ...
Execute         set_default_model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
INFO-FLOW: Preprocessing Module: VITIS_LOOP_39_4_proc14 ...
Execute         set_default_model VITIS_LOOP_39_4_proc14 
Execute         cdfg_preprocess -model VITIS_LOOP_39_4_proc14 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc14 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_19_1 ...
Execute         set_default_model dataflow_in_loop_VITIS_LOOP_19_1 
Execute         cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_19_1 
Execute         rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_19_1 
INFO-FLOW: Preprocessing Module: gemm_systolic_array ...
Execute         set_default_model gemm_systolic_array 
Execute         cdfg_preprocess -model gemm_systolic_array 
Execute         rtl_gen_preprocess gemm_systolic_array 
INFO-FLOW: Model list for synthesis: init_block_AB_proc_Pipeline_init_block_AB init_block_AB_proc systolic_array_Loop_data_load_AB_proc2 PE PE.1 PE.2 PE.3 PE.4 PE.5 PE.6 PE.7 PE.8 PE.9 PE.10 PE.11 PE.12 PE.13 PE.14 PE.15 PE.16 PE.17 PE.18 PE.19 PE.20 PE.21 PE.22 PE.23 PE.24 PE.25 PE.26 PE.27 PE.28 PE.29 PE.30 PE.31 PE.32 PE.33 PE.34 PE.35 PE.36 PE.37 PE.38 PE.39 PE.40 PE.41 PE.42 PE.43 PE.44 PE.45 PE.46 PE.47 PE.48 PE.49 PE.50 PE.51 PE.52 PE.53 PE.54 PE.55 PE.56 PE.57 PE.58 PE.59 PE.60 PE.61 PE.62 PE.63 PE.64 PE.65 PE.66 PE.67 PE.68 PE.69 PE.70 PE.71 PE.72 PE.73 PE.74 PE.75 PE.76 PE.77 PE.78 PE.79 PE.80 PE.81 PE.82 PE.83 PE.84 PE.85 PE.86 PE.87 PE.88 PE.89 PE.90 PE.91 PE.92 PE.93 PE.94 PE.95 PE.96 PE.97 PE.98 PE.99 PE.100 PE.101 PE.102 PE.103 PE.104 PE.105 PE.106 PE.107 PE.108 PE.109 PE.110 PE.111 PE.112 PE.113 PE.114 PE.115 PE.116 PE.117 PE.118 PE.119 PE.120 PE.121 PE.122 PE.123 PE.124 PE.125 PE.126 PE.127 PE.128 PE.129 PE.130 PE.131 PE.132 PE.133 PE.134 PE.135 PE.136 PE.137 PE.138 PE.139 PE.140 PE.141 PE.142 PE.143 systolic_array_Loop_data_drain_AB_proc3 systolic_array_Block_for.end118_proc systolic_array_Loop_data_drain_C_proc systolic_array VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc4 VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc5 VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc6 VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc7 VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc8 VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc9 VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc10 VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc11 VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc12 VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc13 VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc14 dataflow_in_loop_VITIS_LOOP_19_1 gemm_systolic_array
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model init_block_AB_proc_Pipeline_init_block_AB 
Execute         schedule -model init_block_AB_proc_Pipeline_init_block_AB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_block_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'init_block_AB'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.16 seconds. Elapsed time: 4.08 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc_Pipeline_init_block_AB.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc_Pipeline_init_block_AB.sched.adb -f 
INFO-FLOW: Finish scheduling init_block_AB_proc_Pipeline_init_block_AB.
Execute         set_default_model init_block_AB_proc_Pipeline_init_block_AB 
Execute         bind -model init_block_AB_proc_Pipeline_init_block_AB 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc_Pipeline_init_block_AB.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc_Pipeline_init_block_AB.bind.adb -f 
INFO-FLOW: Finish binding init_block_AB_proc_Pipeline_init_block_AB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model init_block_AB_proc 
Execute         schedule -model init_block_AB_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc.sched.adb -f 
INFO-FLOW: Finish scheduling init_block_AB_proc.
Execute         set_default_model init_block_AB_proc 
Execute         bind -model init_block_AB_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc.bind.adb -f 
INFO-FLOW: Finish binding init_block_AB_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_data_load_AB_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model systolic_array_Loop_data_load_AB_proc2 
Execute         schedule -model systolic_array_Loop_data_load_AB_proc2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_load_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_load_AB'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_load_AB_proc2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_load_AB_proc2.sched.adb -f 
INFO-FLOW: Finish scheduling systolic_array_Loop_data_load_AB_proc2.
Execute         set_default_model systolic_array_Loop_data_load_AB_proc2 
Execute         bind -model systolic_array_Loop_data_load_AB_proc2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.52 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_load_AB_proc2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_load_AB_proc2.bind.adb -f 
INFO-FLOW: Finish binding systolic_array_Loop_data_load_AB_proc2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE 
Execute         schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute         set_default_model PE 
Execute         bind -model PE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.1 
Execute         schedule -model PE.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_1' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_1' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_1' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_1' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_1.sched.adb -f 
INFO-FLOW: Finish scheduling PE.1.
Execute         set_default_model PE.1 
Execute         bind -model PE.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_1.bind.adb -f 
INFO-FLOW: Finish binding PE.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.2 
Execute         schedule -model PE.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_2' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_2' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_2' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_2' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_2.sched.adb -f 
INFO-FLOW: Finish scheduling PE.2.
Execute         set_default_model PE.2 
Execute         bind -model PE.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_2.bind.adb -f 
INFO-FLOW: Finish binding PE.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.3 
Execute         schedule -model PE.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_3' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_3' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_3' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_3' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.66 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_3.sched.adb -f 
INFO-FLOW: Finish scheduling PE.3.
Execute         set_default_model PE.3 
Execute         bind -model PE.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_3.bind.adb -f 
INFO-FLOW: Finish binding PE.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.4 
Execute         schedule -model PE.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_4' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_4' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_4' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_4' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_4.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling PE.4.
Execute         set_default_model PE.4 
Execute         bind -model PE.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.66 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_4.bind.adb -f 
INFO-FLOW: Finish binding PE.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.5 
Execute         schedule -model PE.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_5' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_5' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_5' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_5' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_5.sched.adb -f 
INFO-FLOW: Finish scheduling PE.5.
Execute         set_default_model PE.5 
Execute         bind -model PE.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_5.bind.adb -f 
INFO-FLOW: Finish binding PE.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.6 
Execute         schedule -model PE.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_6' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_6' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_6' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_6' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_6.sched.adb -f 
INFO-FLOW: Finish scheduling PE.6.
Execute         set_default_model PE.6 
Execute         bind -model PE.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_6.bind.adb -f 
INFO-FLOW: Finish binding PE.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.7 
Execute         schedule -model PE.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_7' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_7' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_7' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_7' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_7.sched.adb -f 
INFO-FLOW: Finish scheduling PE.7.
Execute         set_default_model PE.7 
Execute         bind -model PE.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.55 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_7.bind.adb -f 
INFO-FLOW: Finish binding PE.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.8 
Execute         schedule -model PE.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_8' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_8' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_8' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_8' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_8.sched.adb -f 
INFO-FLOW: Finish scheduling PE.8.
Execute         set_default_model PE.8 
Execute         bind -model PE.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_8.bind.adb -f 
INFO-FLOW: Finish binding PE.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.9 
Execute         schedule -model PE.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_9' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_9' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_9' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_9' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_9.sched.adb -f 
INFO-FLOW: Finish scheduling PE.9.
Execute         set_default_model PE.9 
Execute         bind -model PE.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_9.bind.adb -f 
INFO-FLOW: Finish binding PE.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.10 
Execute         schedule -model PE.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_10' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_10' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_10' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_10' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_10.sched.adb -f 
INFO-FLOW: Finish scheduling PE.10.
Execute         set_default_model PE.10 
Execute         bind -model PE.10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_10.bind.adb -f 
INFO-FLOW: Finish binding PE.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.11 
Execute         schedule -model PE.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_11' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_11' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_11' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_11' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_11.sched.adb -f 
INFO-FLOW: Finish scheduling PE.11.
Execute         set_default_model PE.11 
Execute         bind -model PE.11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_11.bind.adb -f 
INFO-FLOW: Finish binding PE.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.12 
Execute         schedule -model PE.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_12' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_12' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_12' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_12' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_12.sched.adb -f 
INFO-FLOW: Finish scheduling PE.12.
Execute         set_default_model PE.12 
Execute         bind -model PE.12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_12.bind.adb -f 
INFO-FLOW: Finish binding PE.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.13 
Execute         schedule -model PE.13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_13' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_13' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_13' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_13' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_13.sched.adb -f 
INFO-FLOW: Finish scheduling PE.13.
Execute         set_default_model PE.13 
Execute         bind -model PE.13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_13.bind.adb -f 
INFO-FLOW: Finish binding PE.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.14 
Execute         schedule -model PE.14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_14' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_14' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_14' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_14' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_14.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_14.sched.adb -f 
INFO-FLOW: Finish scheduling PE.14.
Execute         set_default_model PE.14 
Execute         bind -model PE.14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_14.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_14.bind.adb -f 
INFO-FLOW: Finish binding PE.14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.15 
Execute         schedule -model PE.15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_15' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_15' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_15' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_15' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_15.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_15.sched.adb -f 
INFO-FLOW: Finish scheduling PE.15.
Execute         set_default_model PE.15 
Execute         bind -model PE.15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_15.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_15.bind.adb -f 
INFO-FLOW: Finish binding PE.15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.16 
Execute         schedule -model PE.16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_16' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_16' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_16' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_16' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_16.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_16.sched.adb -f 
INFO-FLOW: Finish scheduling PE.16.
Execute         set_default_model PE.16 
Execute         bind -model PE.16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_16.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_16.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding PE.16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.17 
Execute         schedule -model PE.17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_17' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_17' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_17' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_17' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_17.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_17.sched.adb -f 
INFO-FLOW: Finish scheduling PE.17.
Execute         set_default_model PE.17 
Execute         bind -model PE.17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_17.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_17.bind.adb -f 
INFO-FLOW: Finish binding PE.17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.18 
Execute         schedule -model PE.18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_18' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_18' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_18' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_18' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_18.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_18.sched.adb -f 
INFO-FLOW: Finish scheduling PE.18.
Execute         set_default_model PE.18 
Execute         bind -model PE.18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_18.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_18.bind.adb -f 
INFO-FLOW: Finish binding PE.18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.19 
Execute         schedule -model PE.19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_19' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_19' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_19' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_19' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_19.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_19.sched.adb -f 
INFO-FLOW: Finish scheduling PE.19.
Execute         set_default_model PE.19 
Execute         bind -model PE.19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_19.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_19.bind.adb -f 
INFO-FLOW: Finish binding PE.19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.20 
Execute         schedule -model PE.20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_20' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_20' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_20' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_20' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_20.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_20.sched.adb -f 
INFO-FLOW: Finish scheduling PE.20.
Execute         set_default_model PE.20 
Execute         bind -model PE.20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_20.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_20.bind.adb -f 
INFO-FLOW: Finish binding PE.20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.21 
Execute         schedule -model PE.21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_21' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_21' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_21' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_21' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_21.sched.adb -f 
INFO-FLOW: Finish scheduling PE.21.
Execute         set_default_model PE.21 
Execute         bind -model PE.21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_21.bind.adb -f 
INFO-FLOW: Finish binding PE.21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.22 
Execute         schedule -model PE.22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_22' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_22' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_22' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_22' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_22.sched.adb -f 
INFO-FLOW: Finish scheduling PE.22.
Execute         set_default_model PE.22 
Execute         bind -model PE.22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_22.bind.adb -f 
INFO-FLOW: Finish binding PE.22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.23 
Execute         schedule -model PE.23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_23' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_23' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_23' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_23' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_23.sched.adb -f 
INFO-FLOW: Finish scheduling PE.23.
Execute         set_default_model PE.23 
Execute         bind -model PE.23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_23.bind.adb -f 
INFO-FLOW: Finish binding PE.23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.24 
Execute         schedule -model PE.24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_24' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_24' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_24' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_24' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_24.sched.adb -f 
INFO-FLOW: Finish scheduling PE.24.
Execute         set_default_model PE.24 
Execute         bind -model PE.24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_24.bind.adb -f 
INFO-FLOW: Finish binding PE.24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.25 
Execute         schedule -model PE.25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_25' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_25' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_25' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_25' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_25.sched.adb -f 
INFO-FLOW: Finish scheduling PE.25.
Execute         set_default_model PE.25 
Execute         bind -model PE.25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_25.bind.adb -f 
INFO-FLOW: Finish binding PE.25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.26 
Execute         schedule -model PE.26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_26' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_26' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_26' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_26' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_26.sched.adb -f 
INFO-FLOW: Finish scheduling PE.26.
Execute         set_default_model PE.26 
Execute         bind -model PE.26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_26.bind.adb -f 
INFO-FLOW: Finish binding PE.26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.27 
Execute         schedule -model PE.27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_27' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_27' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_27' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_27' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_27.sched.adb -f 
INFO-FLOW: Finish scheduling PE.27.
Execute         set_default_model PE.27 
Execute         bind -model PE.27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_27.bind.adb -f 
INFO-FLOW: Finish binding PE.27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.28 
Execute         schedule -model PE.28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_28' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_28' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_28' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_28' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_28.sched.adb -f 
INFO-FLOW: Finish scheduling PE.28.
Execute         set_default_model PE.28 
Execute         bind -model PE.28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_28.bind.adb -f 
INFO-FLOW: Finish binding PE.28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.29 
Execute         schedule -model PE.29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_29' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_29' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_29' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_29' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_29.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_29.sched.adb -f 
INFO-FLOW: Finish scheduling PE.29.
Execute         set_default_model PE.29 
Execute         bind -model PE.29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_29.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_29.bind.adb -f 
INFO-FLOW: Finish binding PE.29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.30 
Execute         schedule -model PE.30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_30' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_30' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_30' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_30' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_30.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_30.sched.adb -f 
INFO-FLOW: Finish scheduling PE.30.
Execute         set_default_model PE.30 
Execute         bind -model PE.30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_30.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_30.bind.adb -f 
INFO-FLOW: Finish binding PE.30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.31 
Execute         schedule -model PE.31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_31' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_31' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_31' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_31' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_31.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_31.sched.adb -f 
INFO-FLOW: Finish scheduling PE.31.
Execute         set_default_model PE.31 
Execute         bind -model PE.31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_31.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_31.bind.adb -f 
INFO-FLOW: Finish binding PE.31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.32 
Execute         schedule -model PE.32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_32' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_32' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_32' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_32' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_32.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_32.sched.adb -f 
INFO-FLOW: Finish scheduling PE.32.
Execute         set_default_model PE.32 
Execute         bind -model PE.32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_32.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_32.bind.adb -f 
INFO-FLOW: Finish binding PE.32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.33 
Execute         schedule -model PE.33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_33' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_33' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_33' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_33' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_33.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_33.sched.adb -f 
INFO-FLOW: Finish scheduling PE.33.
Execute         set_default_model PE.33 
Execute         bind -model PE.33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_33.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_33.bind.adb -f 
INFO-FLOW: Finish binding PE.33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.34 
Execute         schedule -model PE.34 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_34' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_34' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_34' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_34' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_34.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_34.sched.adb -f 
INFO-FLOW: Finish scheduling PE.34.
Execute         set_default_model PE.34 
Execute         bind -model PE.34 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_34.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_34.bind.adb -f 
INFO-FLOW: Finish binding PE.34.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.35 
Execute         schedule -model PE.35 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_35' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_35' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_35' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_35' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_35.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_35.sched.adb -f 
INFO-FLOW: Finish scheduling PE.35.
Execute         set_default_model PE.35 
Execute         bind -model PE.35 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_35.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_35.bind.adb -f 
INFO-FLOW: Finish binding PE.35.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.36 
Execute         schedule -model PE.36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_36' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_36' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_36' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_36' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 176.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 176.25 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_36.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_36.sched.adb -f 
INFO-FLOW: Finish scheduling PE.36.
Execute         set_default_model PE.36 
Execute         bind -model PE.36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_36.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_36.bind.adb -f 
INFO-FLOW: Finish binding PE.36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.37 
Execute         schedule -model PE.37 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_37' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_37' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_37' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_37' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_37.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_37.sched.adb -f 
INFO-FLOW: Finish scheduling PE.37.
Execute         set_default_model PE.37 
Execute         bind -model PE.37 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_37.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_37.bind.adb -f 
INFO-FLOW: Finish binding PE.37.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.38 
Execute         schedule -model PE.38 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_38' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_38' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_38' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_38' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_38.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_38.sched.adb -f 
INFO-FLOW: Finish scheduling PE.38.
Execute         set_default_model PE.38 
Execute         bind -model PE.38 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_38.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_38.bind.adb -f 
INFO-FLOW: Finish binding PE.38.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.39 
Execute         schedule -model PE.39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_39' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_39' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_39' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_39' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_39.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_39.sched.adb -f 
INFO-FLOW: Finish scheduling PE.39.
Execute         set_default_model PE.39 
Execute         bind -model PE.39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_39.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_39.bind.adb -f 
INFO-FLOW: Finish binding PE.39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.40 
Execute         schedule -model PE.40 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_40' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_40' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_40' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_40' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_40.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_40.sched.adb -f 
INFO-FLOW: Finish scheduling PE.40.
Execute         set_default_model PE.40 
Execute         bind -model PE.40 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_40.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_40.bind.adb -f 
INFO-FLOW: Finish binding PE.40.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.41 
Execute         schedule -model PE.41 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_41' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_41' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_41' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_41' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_41.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_41.sched.adb -f 
INFO-FLOW: Finish scheduling PE.41.
Execute         set_default_model PE.41 
Execute         bind -model PE.41 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_41.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_41.bind.adb -f 
INFO-FLOW: Finish binding PE.41.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.42 
Execute         schedule -model PE.42 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_42' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_42' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_42' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_42' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_42.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_42.sched.adb -f 
INFO-FLOW: Finish scheduling PE.42.
Execute         set_default_model PE.42 
Execute         bind -model PE.42 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_42.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_42.bind.adb -f 
INFO-FLOW: Finish binding PE.42.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.43 
Execute         schedule -model PE.43 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_43' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_43' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_43' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_43' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_43.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_43.sched.adb -f 
INFO-FLOW: Finish scheduling PE.43.
Execute         set_default_model PE.43 
Execute         bind -model PE.43 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_43.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_43.bind.adb -f 
INFO-FLOW: Finish binding PE.43.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.44 
Execute         schedule -model PE.44 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_44' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_44' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_44' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_44' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_44.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_44.sched.adb -f 
INFO-FLOW: Finish scheduling PE.44.
Execute         set_default_model PE.44 
Execute         bind -model PE.44 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_44.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_44.bind.adb -f 
INFO-FLOW: Finish binding PE.44.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.45 
Execute         schedule -model PE.45 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_45' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_45' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_45' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_45' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_45.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_45.sched.adb -f 
INFO-FLOW: Finish scheduling PE.45.
Execute         set_default_model PE.45 
Execute         bind -model PE.45 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_45.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_45.bind.adb -f 
INFO-FLOW: Finish binding PE.45.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.46 
Execute         schedule -model PE.46 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_46' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_46' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_46' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_46' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_46.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_46.sched.adb -f 
INFO-FLOW: Finish scheduling PE.46.
Execute         set_default_model PE.46 
Execute         bind -model PE.46 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_46.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_46.bind.adb -f 
INFO-FLOW: Finish binding PE.46.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.47 
Execute         schedule -model PE.47 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_47' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_47' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_47' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_47' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_47.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_47.sched.adb -f 
INFO-FLOW: Finish scheduling PE.47.
Execute         set_default_model PE.47 
Execute         bind -model PE.47 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_47.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_47.bind.adb -f 
INFO-FLOW: Finish binding PE.47.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.48 
Execute         schedule -model PE.48 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_48' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_48' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_48' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_48' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_48.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_48.sched.adb -f 
INFO-FLOW: Finish scheduling PE.48.
Execute         set_default_model PE.48 
Execute         bind -model PE.48 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_48.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_48.bind.adb -f 
INFO-FLOW: Finish binding PE.48.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.49 
Execute         schedule -model PE.49 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_49' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_49' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_49' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_49' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_49.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_49.sched.adb -f 
INFO-FLOW: Finish scheduling PE.49.
Execute         set_default_model PE.49 
Execute         bind -model PE.49 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_49.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_49.bind.adb -f 
INFO-FLOW: Finish binding PE.49.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.50 
Execute         schedule -model PE.50 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_50' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_50' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_50' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_50' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_50.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_50.sched.adb -f 
INFO-FLOW: Finish scheduling PE.50.
Execute         set_default_model PE.50 
Execute         bind -model PE.50 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_50.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_50.bind.adb -f 
INFO-FLOW: Finish binding PE.50.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.51 
Execute         schedule -model PE.51 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_51' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_51' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_51' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_51' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_51.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_51.sched.adb -f 
INFO-FLOW: Finish scheduling PE.51.
Execute         set_default_model PE.51 
Execute         bind -model PE.51 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_51.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_51.bind.adb -f 
INFO-FLOW: Finish binding PE.51.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.52 
Execute         schedule -model PE.52 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_52' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_52' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_52' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_52' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_52.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_52.sched.adb -f 
INFO-FLOW: Finish scheduling PE.52.
Execute         set_default_model PE.52 
Execute         bind -model PE.52 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_52.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_52.bind.adb -f 
INFO-FLOW: Finish binding PE.52.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.53 
Execute         schedule -model PE.53 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_53' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_53' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_53' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_53' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_53.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_53.sched.adb -f 
INFO-FLOW: Finish scheduling PE.53.
Execute         set_default_model PE.53 
Execute         bind -model PE.53 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_53.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_53.bind.adb -f 
INFO-FLOW: Finish binding PE.53.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.54 
Execute         schedule -model PE.54 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_54' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_54' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_54' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_54' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_54.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_54.sched.adb -f 
INFO-FLOW: Finish scheduling PE.54.
Execute         set_default_model PE.54 
Execute         bind -model PE.54 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_54.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_54.bind.adb -f 
INFO-FLOW: Finish binding PE.54.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.55 
Execute         schedule -model PE.55 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_55' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_55' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_55' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_55' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_55.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_55.sched.adb -f 
INFO-FLOW: Finish scheduling PE.55.
Execute         set_default_model PE.55 
Execute         bind -model PE.55 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_55.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_55.bind.adb -f 
INFO-FLOW: Finish binding PE.55.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.56 
Execute         schedule -model PE.56 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_56' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_56' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_56' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_56' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_56.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_56.sched.adb -f 
INFO-FLOW: Finish scheduling PE.56.
Execute         set_default_model PE.56 
Execute         bind -model PE.56 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_56.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_56.bind.adb -f 
INFO-FLOW: Finish binding PE.56.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.57 
Execute         schedule -model PE.57 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_57' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_57' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_57' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_57' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_57.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_57.sched.adb -f 
INFO-FLOW: Finish scheduling PE.57.
Execute         set_default_model PE.57 
Execute         bind -model PE.57 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_57.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_57.bind.adb -f 
INFO-FLOW: Finish binding PE.57.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.58 
Execute         schedule -model PE.58 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_58' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_58' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_58' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_58' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_58.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_58.sched.adb -f 
INFO-FLOW: Finish scheduling PE.58.
Execute         set_default_model PE.58 
Execute         bind -model PE.58 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_58.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_58.bind.adb -f 
INFO-FLOW: Finish binding PE.58.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.59 
Execute         schedule -model PE.59 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_59' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_59' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_59' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_59' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_59.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_59.sched.adb -f 
INFO-FLOW: Finish scheduling PE.59.
Execute         set_default_model PE.59 
Execute         bind -model PE.59 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_59.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_59.bind.adb -f 
INFO-FLOW: Finish binding PE.59.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.60 
Execute         schedule -model PE.60 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_60' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_60' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_60' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_60' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_60.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_60.sched.adb -f 
INFO-FLOW: Finish scheduling PE.60.
Execute         set_default_model PE.60 
Execute         bind -model PE.60 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_60.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_60.bind.adb -f 
INFO-FLOW: Finish binding PE.60.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.61 
Execute         schedule -model PE.61 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_61' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_61' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_61' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_61' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_61.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_61.sched.adb -f 
INFO-FLOW: Finish scheduling PE.61.
Execute         set_default_model PE.61 
Execute         bind -model PE.61 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_61.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_61.bind.adb -f 
INFO-FLOW: Finish binding PE.61.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.62 
Execute         schedule -model PE.62 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_62' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_62' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_62' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_62' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_62.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_62.sched.adb -f 
INFO-FLOW: Finish scheduling PE.62.
Execute         set_default_model PE.62 
Execute         bind -model PE.62 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_62.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_62.bind.adb -f 
INFO-FLOW: Finish binding PE.62.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.63 
Execute         schedule -model PE.63 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_63' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_63' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_63' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_63' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_63.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_63.sched.adb -f 
INFO-FLOW: Finish scheduling PE.63.
Execute         set_default_model PE.63 
Execute         bind -model PE.63 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_63.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_63.bind.adb -f 
INFO-FLOW: Finish binding PE.63.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.64 
Execute         schedule -model PE.64 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_64' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_64' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_64' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_64' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_64.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_64.sched.adb -f 
INFO-FLOW: Finish scheduling PE.64.
Execute         set_default_model PE.64 
Execute         bind -model PE.64 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_64.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_64.bind.adb -f 
INFO-FLOW: Finish binding PE.64.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.65 
Execute         schedule -model PE.65 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_65' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_65' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_65' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_65' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_65.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_65.sched.adb -f 
INFO-FLOW: Finish scheduling PE.65.
Execute         set_default_model PE.65 
Execute         bind -model PE.65 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_65.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_65.bind.adb -f 
INFO-FLOW: Finish binding PE.65.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.66 
Execute         schedule -model PE.66 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_66' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_66' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_66' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_66' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_66.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_66.sched.adb -f 
INFO-FLOW: Finish scheduling PE.66.
Execute         set_default_model PE.66 
Execute         bind -model PE.66 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_66.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_66.bind.adb -f 
INFO-FLOW: Finish binding PE.66.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.67 
Execute         schedule -model PE.67 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_67' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_67' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_67' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_67' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_67.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_67.sched.adb -f 
INFO-FLOW: Finish scheduling PE.67.
Execute         set_default_model PE.67 
Execute         bind -model PE.67 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_67.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_67.bind.adb -f 
INFO-FLOW: Finish binding PE.67.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.68 
Execute         schedule -model PE.68 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_68' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_68' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_68' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_68' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_68.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_68.sched.adb -f 
INFO-FLOW: Finish scheduling PE.68.
Execute         set_default_model PE.68 
Execute         bind -model PE.68 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_68.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_68.bind.adb -f 
INFO-FLOW: Finish binding PE.68.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.69 
Execute         schedule -model PE.69 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_69' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_69' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_69' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_69' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_69.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_69.sched.adb -f 
INFO-FLOW: Finish scheduling PE.69.
Execute         set_default_model PE.69 
Execute         bind -model PE.69 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_69.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_69.bind.adb -f 
INFO-FLOW: Finish binding PE.69.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.70 
Execute         schedule -model PE.70 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_70' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_70' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_70' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_70' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_70.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_70.sched.adb -f 
INFO-FLOW: Finish scheduling PE.70.
Execute         set_default_model PE.70 
Execute         bind -model PE.70 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_70.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_70.bind.adb -f 
INFO-FLOW: Finish binding PE.70.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.71 
Execute         schedule -model PE.71 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_71' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_71' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_71' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_71' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_71.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_71.sched.adb -f 
INFO-FLOW: Finish scheduling PE.71.
Execute         set_default_model PE.71 
Execute         bind -model PE.71 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_71.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_71.bind.adb -f 
INFO-FLOW: Finish binding PE.71.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.72 
Execute         schedule -model PE.72 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_72' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_72' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_72' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_72' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_72.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_72.sched.adb -f 
INFO-FLOW: Finish scheduling PE.72.
Execute         set_default_model PE.72 
Execute         bind -model PE.72 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_72.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_72.bind.adb -f 
INFO-FLOW: Finish binding PE.72.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.73 
Execute         schedule -model PE.73 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_73' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_73' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_73' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_73' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_73.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_73.sched.adb -f 
INFO-FLOW: Finish scheduling PE.73.
Execute         set_default_model PE.73 
Execute         bind -model PE.73 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_73.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_73.bind.adb -f 
INFO-FLOW: Finish binding PE.73.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.74 
Execute         schedule -model PE.74 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_74' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_74' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_74' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_74' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_74.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_74.sched.adb -f 
INFO-FLOW: Finish scheduling PE.74.
Execute         set_default_model PE.74 
Execute         bind -model PE.74 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_74.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_74.bind.adb -f 
INFO-FLOW: Finish binding PE.74.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.75 
Execute         schedule -model PE.75 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_75' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_75' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_75' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_75' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_75.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_75.sched.adb -f 
INFO-FLOW: Finish scheduling PE.75.
Execute         set_default_model PE.75 
Execute         bind -model PE.75 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_75.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_75.bind.adb -f 
INFO-FLOW: Finish binding PE.75.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.76 
Execute         schedule -model PE.76 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_76' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_76' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_76' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_76' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_76.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_76.sched.adb -f 
INFO-FLOW: Finish scheduling PE.76.
Execute         set_default_model PE.76 
Execute         bind -model PE.76 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_76.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_76.bind.adb -f 
INFO-FLOW: Finish binding PE.76.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.77 
Execute         schedule -model PE.77 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_77' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_77' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_77' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_77' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_77.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_77.sched.adb -f 
INFO-FLOW: Finish scheduling PE.77.
Execute         set_default_model PE.77 
Execute         bind -model PE.77 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_77.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_77.bind.adb -f 
INFO-FLOW: Finish binding PE.77.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.78 
Execute         schedule -model PE.78 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_78' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_78' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_78' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_78' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_78.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_78.sched.adb -f 
INFO-FLOW: Finish scheduling PE.78.
Execute         set_default_model PE.78 
Execute         bind -model PE.78 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_78.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_78.bind.adb -f 
INFO-FLOW: Finish binding PE.78.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.79 
Execute         schedule -model PE.79 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_79' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_79' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_79' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_79' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_79.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_79.sched.adb -f 
INFO-FLOW: Finish scheduling PE.79.
Execute         set_default_model PE.79 
Execute         bind -model PE.79 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_79.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_79.bind.adb -f 
INFO-FLOW: Finish binding PE.79.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.80 
Execute         schedule -model PE.80 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_80' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_80' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_80' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_80' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_80.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_80.sched.adb -f 
INFO-FLOW: Finish scheduling PE.80.
Execute         set_default_model PE.80 
Execute         bind -model PE.80 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_80.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_80.bind.adb -f 
INFO-FLOW: Finish binding PE.80.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.81 
Execute         schedule -model PE.81 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_81' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_81' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_81' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_81' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_81.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_81.sched.adb -f 
INFO-FLOW: Finish scheduling PE.81.
Execute         set_default_model PE.81 
Execute         bind -model PE.81 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_81.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_81.bind.adb -f 
INFO-FLOW: Finish binding PE.81.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.82 
Execute         schedule -model PE.82 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_82' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_82' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_82' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_82' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_82.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_82.sched.adb -f 
INFO-FLOW: Finish scheduling PE.82.
Execute         set_default_model PE.82 
Execute         bind -model PE.82 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_82.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_82.bind.adb -f 
INFO-FLOW: Finish binding PE.82.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.83 
Execute         schedule -model PE.83 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_83' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_83' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_83' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_83' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_83.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_83.sched.adb -f 
INFO-FLOW: Finish scheduling PE.83.
Execute         set_default_model PE.83 
Execute         bind -model PE.83 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_83.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_83.bind.adb -f 
INFO-FLOW: Finish binding PE.83.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.84 
Execute         schedule -model PE.84 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_84' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_84' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_84' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_84' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_84.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_84.sched.adb -f 
INFO-FLOW: Finish scheduling PE.84.
Execute         set_default_model PE.84 
Execute         bind -model PE.84 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_84.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_84.bind.adb -f 
INFO-FLOW: Finish binding PE.84.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.85 
Execute         schedule -model PE.85 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_85' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_85' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_85' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_85' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_85.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_85.sched.adb -f 
INFO-FLOW: Finish scheduling PE.85.
Execute         set_default_model PE.85 
Execute         bind -model PE.85 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_85.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_85.bind.adb -f 
INFO-FLOW: Finish binding PE.85.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.86 
Execute         schedule -model PE.86 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_86' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_86' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_86' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_86' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_86.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_86.sched.adb -f 
INFO-FLOW: Finish scheduling PE.86.
Execute         set_default_model PE.86 
Execute         bind -model PE.86 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_86.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_86.bind.adb -f 
INFO-FLOW: Finish binding PE.86.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.87 
Execute         schedule -model PE.87 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_87' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_87' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_87' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_87' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_87.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_87.sched.adb -f 
INFO-FLOW: Finish scheduling PE.87.
Execute         set_default_model PE.87 
Execute         bind -model PE.87 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_87.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_87.bind.adb -f 
INFO-FLOW: Finish binding PE.87.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.88 
Execute         schedule -model PE.88 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_88' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_88' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_88' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_88' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_88.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_88.sched.adb -f 
INFO-FLOW: Finish scheduling PE.88.
Execute         set_default_model PE.88 
Execute         bind -model PE.88 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_88.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_88.bind.adb -f 
INFO-FLOW: Finish binding PE.88.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.89 
Execute         schedule -model PE.89 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_89' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_89' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_89' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_89' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_89.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_89.sched.adb -f 
INFO-FLOW: Finish scheduling PE.89.
Execute         set_default_model PE.89 
Execute         bind -model PE.89 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_89.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_89.bind.adb -f 
INFO-FLOW: Finish binding PE.89.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.90 
Execute         schedule -model PE.90 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_90' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_90' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_90' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_90' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_90.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_90.sched.adb -f 
INFO-FLOW: Finish scheduling PE.90.
Execute         set_default_model PE.90 
Execute         bind -model PE.90 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_90.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_90.bind.adb -f 
INFO-FLOW: Finish binding PE.90.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.91 
Execute         schedule -model PE.91 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_91' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_91' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_91' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_91' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_91.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_91.sched.adb -f 
INFO-FLOW: Finish scheduling PE.91.
Execute         set_default_model PE.91 
Execute         bind -model PE.91 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_91.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_91.bind.adb -f 
INFO-FLOW: Finish binding PE.91.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.92 
Execute         schedule -model PE.92 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_92' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_92' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_92' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_92' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_92.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_92.sched.adb -f 
INFO-FLOW: Finish scheduling PE.92.
Execute         set_default_model PE.92 
Execute         bind -model PE.92 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_92.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_92.bind.adb -f 
INFO-FLOW: Finish binding PE.92.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.93 
Execute         schedule -model PE.93 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_93' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_93' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_93' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_93' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_93.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_93.sched.adb -f 
INFO-FLOW: Finish scheduling PE.93.
Execute         set_default_model PE.93 
Execute         bind -model PE.93 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_93.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_93.bind.adb -f 
INFO-FLOW: Finish binding PE.93.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.94 
Execute         schedule -model PE.94 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_94' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_94' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_94' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_94' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_94.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_94.sched.adb -f 
INFO-FLOW: Finish scheduling PE.94.
Execute         set_default_model PE.94 
Execute         bind -model PE.94 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_94.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_94.bind.adb -f 
INFO-FLOW: Finish binding PE.94.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.95 
Execute         schedule -model PE.95 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_95' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_95' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_95' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_95' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_95.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_95.sched.adb -f 
INFO-FLOW: Finish scheduling PE.95.
Execute         set_default_model PE.95 
Execute         bind -model PE.95 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_95.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_95.bind.adb -f 
INFO-FLOW: Finish binding PE.95.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.96 
Execute         schedule -model PE.96 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_96' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_96' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_96' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_96' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_96.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_96.sched.adb -f 
INFO-FLOW: Finish scheduling PE.96.
Execute         set_default_model PE.96 
Execute         bind -model PE.96 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_96.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_96.bind.adb -f 
INFO-FLOW: Finish binding PE.96.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.97 
Execute         schedule -model PE.97 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_97' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_97' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_97' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_97' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_97.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_97.sched.adb -f 
INFO-FLOW: Finish scheduling PE.97.
Execute         set_default_model PE.97 
Execute         bind -model PE.97 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_97.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_97.bind.adb -f 
INFO-FLOW: Finish binding PE.97.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.98 
Execute         schedule -model PE.98 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_98' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_98' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_98' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_98' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.69 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_98.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_98.sched.adb -f 
INFO-FLOW: Finish scheduling PE.98.
Execute         set_default_model PE.98 
Execute         bind -model PE.98 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_98.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_98.bind.adb -f 
INFO-FLOW: Finish binding PE.98.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.99 
Execute         schedule -model PE.99 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_99' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_99' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_99' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_99' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_99.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_99.sched.adb -f 
INFO-FLOW: Finish scheduling PE.99.
Execute         set_default_model PE.99 
Execute         bind -model PE.99 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_99.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_99.bind.adb -f 
INFO-FLOW: Finish binding PE.99.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.100 
Execute         schedule -model PE.100 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_100' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_100' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_100' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_100' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_100.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_100.sched.adb -f 
INFO-FLOW: Finish scheduling PE.100.
Execute         set_default_model PE.100 
Execute         bind -model PE.100 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_100.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_100.bind.adb -f 
INFO-FLOW: Finish binding PE.100.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.101 
Execute         schedule -model PE.101 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_101' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_101' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_101' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_101' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_101.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_101.sched.adb -f 
INFO-FLOW: Finish scheduling PE.101.
Execute         set_default_model PE.101 
Execute         bind -model PE.101 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_101.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_101.bind.adb -f 
INFO-FLOW: Finish binding PE.101.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.102 
Execute         schedule -model PE.102 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_102' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_102' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_102' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_102' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_102.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_102.sched.adb -f 
INFO-FLOW: Finish scheduling PE.102.
Execute         set_default_model PE.102 
Execute         bind -model PE.102 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_102.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_102.bind.adb -f 
INFO-FLOW: Finish binding PE.102.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.103 
Execute         schedule -model PE.103 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_103' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_103' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_103' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_103' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_103.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_103.sched.adb -f 
INFO-FLOW: Finish scheduling PE.103.
Execute         set_default_model PE.103 
Execute         bind -model PE.103 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_103.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_103.bind.adb -f 
INFO-FLOW: Finish binding PE.103.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.104 
Execute         schedule -model PE.104 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_104' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_104' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_104' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_104' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_104.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_104.sched.adb -f 
INFO-FLOW: Finish scheduling PE.104.
Execute         set_default_model PE.104 
Execute         bind -model PE.104 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_104.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_104.bind.adb -f 
INFO-FLOW: Finish binding PE.104.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.105 
Execute         schedule -model PE.105 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_105' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_105' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_105' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_105' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_105.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_105.sched.adb -f 
INFO-FLOW: Finish scheduling PE.105.
Execute         set_default_model PE.105 
Execute         bind -model PE.105 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_105.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_105.bind.adb -f 
INFO-FLOW: Finish binding PE.105.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.106 
Execute         schedule -model PE.106 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_106' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_106' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_106' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_106' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_106.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_106.sched.adb -f 
INFO-FLOW: Finish scheduling PE.106.
Execute         set_default_model PE.106 
Execute         bind -model PE.106 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_106.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_106.bind.adb -f 
INFO-FLOW: Finish binding PE.106.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.107 
Execute         schedule -model PE.107 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_107' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_107' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_107' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_107' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.66 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_107.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_107.sched.adb -f 
INFO-FLOW: Finish scheduling PE.107.
Execute         set_default_model PE.107 
Execute         bind -model PE.107 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_107.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_107.bind.adb -f 
INFO-FLOW: Finish binding PE.107.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.108 
Execute         schedule -model PE.108 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_108' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_108' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_108' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_108' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_108.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_108.sched.adb -f 
INFO-FLOW: Finish scheduling PE.108.
Execute         set_default_model PE.108 
Execute         bind -model PE.108 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_108.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_108.bind.adb -f 
INFO-FLOW: Finish binding PE.108.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.109 
Execute         schedule -model PE.109 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_109' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_109' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_109' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_109' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_109.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_109.sched.adb -f 
INFO-FLOW: Finish scheduling PE.109.
Execute         set_default_model PE.109 
Execute         bind -model PE.109 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_109.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_109.bind.adb -f 
INFO-FLOW: Finish binding PE.109.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.110 
Execute         schedule -model PE.110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_110' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_110' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_110' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_110' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_110.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_110.sched.adb -f 
INFO-FLOW: Finish scheduling PE.110.
Execute         set_default_model PE.110 
Execute         bind -model PE.110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_110.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_110.bind.adb -f 
INFO-FLOW: Finish binding PE.110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.111 
Execute         schedule -model PE.111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_111' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_111' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_111' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_111' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_111.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_111.sched.adb -f 
INFO-FLOW: Finish scheduling PE.111.
Execute         set_default_model PE.111 
Execute         bind -model PE.111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_111.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_111.bind.adb -f 
INFO-FLOW: Finish binding PE.111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.112 
Execute         schedule -model PE.112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_112' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_112' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_112' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_112' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_112.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_112.sched.adb -f 
INFO-FLOW: Finish scheduling PE.112.
Execute         set_default_model PE.112 
Execute         bind -model PE.112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_112.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_112.bind.adb -f 
INFO-FLOW: Finish binding PE.112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.113 
Execute         schedule -model PE.113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_113' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_113' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_113' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_113' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_113.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_113.sched.adb -f 
INFO-FLOW: Finish scheduling PE.113.
Execute         set_default_model PE.113 
Execute         bind -model PE.113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_113.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_113.bind.adb -f 
INFO-FLOW: Finish binding PE.113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.114 
Execute         schedule -model PE.114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_114' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_114' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_114' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_114' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_114.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_114.sched.adb -f 
INFO-FLOW: Finish scheduling PE.114.
Execute         set_default_model PE.114 
Execute         bind -model PE.114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_114.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_114.bind.adb -f 
INFO-FLOW: Finish binding PE.114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.115 
Execute         schedule -model PE.115 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_115' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_115' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_115' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_115' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_115.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_115.sched.adb -f 
INFO-FLOW: Finish scheduling PE.115.
Execute         set_default_model PE.115 
Execute         bind -model PE.115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_115.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_115.bind.adb -f 
INFO-FLOW: Finish binding PE.115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.116 
Execute         schedule -model PE.116 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_116' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_116' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_116' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_116' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.72 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_116.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_116.sched.adb -f 
INFO-FLOW: Finish scheduling PE.116.
Execute         set_default_model PE.116 
Execute         bind -model PE.116 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_116.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_116.bind.adb -f 
INFO-FLOW: Finish binding PE.116.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.117 
Execute         schedule -model PE.117 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_117' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_117' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_117' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_117' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_117.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_117.sched.adb -f 
INFO-FLOW: Finish scheduling PE.117.
Execute         set_default_model PE.117 
Execute         bind -model PE.117 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_117.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_117.bind.adb -f 
INFO-FLOW: Finish binding PE.117.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.118 
Execute         schedule -model PE.118 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_118' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_118' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_118' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_118' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_118.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_118.sched.adb -f 
INFO-FLOW: Finish scheduling PE.118.
Execute         set_default_model PE.118 
Execute         bind -model PE.118 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.6 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_118.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_118.bind.adb -f 
INFO-FLOW: Finish binding PE.118.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.119 
Execute         schedule -model PE.119 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_119' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_119' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_119' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_119' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_119.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_119.sched.adb -f 
INFO-FLOW: Finish scheduling PE.119.
Execute         set_default_model PE.119 
Execute         bind -model PE.119 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_119.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_119.bind.adb -f 
INFO-FLOW: Finish binding PE.119.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.120 
Execute         schedule -model PE.120 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_120' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_120' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_120' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_120' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_120.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_120.sched.adb -f 
INFO-FLOW: Finish scheduling PE.120.
Execute         set_default_model PE.120 
Execute         bind -model PE.120 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.63 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_120.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_120.bind.adb -f 
INFO-FLOW: Finish binding PE.120.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.121 
Execute         schedule -model PE.121 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_121' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_121' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_121' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_121' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_121.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_121.sched.adb -f 
INFO-FLOW: Finish scheduling PE.121.
Execute         set_default_model PE.121 
Execute         bind -model PE.121 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_121.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_121.bind.adb -f 
INFO-FLOW: Finish binding PE.121.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.122 
Execute         schedule -model PE.122 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_122' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_122' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_122' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_122' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_122.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_122.sched.adb -f 
INFO-FLOW: Finish scheduling PE.122.
Execute         set_default_model PE.122 
Execute         bind -model PE.122 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_122.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_122.bind.adb -f 
INFO-FLOW: Finish binding PE.122.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.123 
Execute         schedule -model PE.123 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_123' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_123' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_123' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_123' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_123.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_123.sched.adb -f 
INFO-FLOW: Finish scheduling PE.123.
Execute         set_default_model PE.123 
Execute         bind -model PE.123 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_123.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_123.bind.adb -f 
INFO-FLOW: Finish binding PE.123.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.124 
Execute         schedule -model PE.124 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_124' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_124' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_124' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_124' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_124.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_124.sched.adb -f 
INFO-FLOW: Finish scheduling PE.124.
Execute         set_default_model PE.124 
Execute         bind -model PE.124 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_124.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_124.bind.adb -f 
INFO-FLOW: Finish binding PE.124.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.125 
Execute         schedule -model PE.125 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_125' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_125' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_125' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_125' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_125.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_125.sched.adb -f 
INFO-FLOW: Finish scheduling PE.125.
Execute         set_default_model PE.125 
Execute         bind -model PE.125 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_125.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_125.bind.adb -f 
INFO-FLOW: Finish binding PE.125.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.126 
Execute         schedule -model PE.126 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_126' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_126' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_126' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_126' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_126.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_126.sched.adb -f 
INFO-FLOW: Finish scheduling PE.126.
Execute         set_default_model PE.126 
Execute         bind -model PE.126 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_126.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_126.bind.adb -f 
INFO-FLOW: Finish binding PE.126.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.127 
Execute         schedule -model PE.127 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_127' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_127' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_127' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_127' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.7 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_127.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_127.sched.adb -f 
INFO-FLOW: Finish scheduling PE.127.
Execute         set_default_model PE.127 
Execute         bind -model PE.127 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_127.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_127.bind.adb -f 
INFO-FLOW: Finish binding PE.127.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.128 
Execute         schedule -model PE.128 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_128' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_128' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_128' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_128' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.82 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_128.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_128.sched.adb -f 
INFO-FLOW: Finish scheduling PE.128.
Execute         set_default_model PE.128 
Execute         bind -model PE.128 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_128.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_128.bind.adb -f 
INFO-FLOW: Finish binding PE.128.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.129 
Execute         schedule -model PE.129 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_129' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_129' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_129' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_129' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_129.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_129.sched.adb -f 
INFO-FLOW: Finish scheduling PE.129.
Execute         set_default_model PE.129 
Execute         bind -model PE.129 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_129.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_129.bind.adb -f 
INFO-FLOW: Finish binding PE.129.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.130 
Execute         schedule -model PE.130 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_130' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_130' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_130' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_130' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_130.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_130.sched.adb -f 
INFO-FLOW: Finish scheduling PE.130.
Execute         set_default_model PE.130 
Execute         bind -model PE.130 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_130.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_130.bind.adb -f 
INFO-FLOW: Finish binding PE.130.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.131 
Execute         schedule -model PE.131 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_131' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_131' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_131' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_131' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_131.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_131.sched.adb -f 
INFO-FLOW: Finish scheduling PE.131.
Execute         set_default_model PE.131 
Execute         bind -model PE.131 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_131.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_131.bind.adb -f 
INFO-FLOW: Finish binding PE.131.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.132 
Execute         schedule -model PE.132 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_132' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_132' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_132' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_132' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_132.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_132.sched.adb -f 
INFO-FLOW: Finish scheduling PE.132.
Execute         set_default_model PE.132 
Execute         bind -model PE.132 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.62 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_132.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_132.bind.adb -f 
INFO-FLOW: Finish binding PE.132.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.133 
Execute         schedule -model PE.133 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_133' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_133' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_133' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_133' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_133.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_133.sched.adb -f 
INFO-FLOW: Finish scheduling PE.133.
Execute         set_default_model PE.133 
Execute         bind -model PE.133 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_133.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_133.bind.adb -f 
INFO-FLOW: Finish binding PE.133.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.134 
Execute         schedule -model PE.134 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_134' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_134' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_134' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_134' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_134.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_134.sched.adb -f 
INFO-FLOW: Finish scheduling PE.134.
Execute         set_default_model PE.134 
Execute         bind -model PE.134 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_134.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_134.bind.adb -f 
INFO-FLOW: Finish binding PE.134.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.135 
Execute         schedule -model PE.135 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_135' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_135' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_135' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_135' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_135.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_135.sched.adb -f 
INFO-FLOW: Finish scheduling PE.135.
Execute         set_default_model PE.135 
Execute         bind -model PE.135 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.42 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_135.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_135.bind.adb -f 
INFO-FLOW: Finish binding PE.135.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.136 
Execute         schedule -model PE.136 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_136' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_136' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_136' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_136' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_136.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_136.sched.adb -f 
INFO-FLOW: Finish scheduling PE.136.
Execute         set_default_model PE.136 
Execute         bind -model PE.136 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_136.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_136.bind.adb -f 
INFO-FLOW: Finish binding PE.136.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.137 
Execute         schedule -model PE.137 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_137' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_137' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_137' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_137' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_137.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_137.sched.adb -f 
INFO-FLOW: Finish scheduling PE.137.
Execute         set_default_model PE.137 
Execute         bind -model PE.137 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_137.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_137.bind.adb -f 
INFO-FLOW: Finish binding PE.137.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.138 
Execute         schedule -model PE.138 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_138' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_138' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_138' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_138' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_138.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_138.sched.adb -f 
INFO-FLOW: Finish scheduling PE.138.
Execute         set_default_model PE.138 
Execute         bind -model PE.138 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_138.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_138.bind.adb -f 
INFO-FLOW: Finish binding PE.138.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.139 
Execute         schedule -model PE.139 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_139' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_139' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_139' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_139' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.77 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_139.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_139.sched.adb -f 
INFO-FLOW: Finish scheduling PE.139.
Execute         set_default_model PE.139 
Execute         bind -model PE.139 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_139.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_139.bind.adb -f 
INFO-FLOW: Finish binding PE.139.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.140 
Execute         schedule -model PE.140 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_140' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_140' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_140' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_140' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_140.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_140.sched.adb -f 
INFO-FLOW: Finish scheduling PE.140.
Execute         set_default_model PE.140 
Execute         bind -model PE.140 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_140.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_140.bind.adb -f 
INFO-FLOW: Finish binding PE.140.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.141 
Execute         schedule -model PE.141 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_141' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_141' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_141' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_141' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_141.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_141.sched.adb -f 
INFO-FLOW: Finish scheduling PE.141.
Execute         set_default_model PE.141 
Execute         bind -model PE.141 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.45 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_141.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_141.bind.adb -f 
INFO-FLOW: Finish binding PE.141.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.142 
Execute         schedule -model PE.142 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_142' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_142' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_142' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_142' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_142.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_142.sched.adb -f 
INFO-FLOW: Finish scheduling PE.142.
Execute         set_default_model PE.142 
Execute         bind -model PE.142 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.45 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_142.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_142.bind.adb -f 
INFO-FLOW: Finish binding PE.142.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model PE.143 
Execute         schedule -model PE.143 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'PE_143' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_143' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
WARNING: [HLS 200-880] The II Violation in module 'PE_143' (loop 'PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' and 'load' operation ('C_out_out_0_load', systolic_array.cpp:11) on local variable 'C_out_out_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'PE_143' consists of the following:	'fadd' operation ('add', systolic_array.cpp:11) [29]  (7.26 ns)
	'store' operation ('C_out_out_0_write_ln7', systolic_array.cpp:7) of variable 'add', systolic_array.cpp:11 on local variable 'C_out_out_0' [32]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.77 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_143.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_143.sched.adb -f 
INFO-FLOW: Finish scheduling PE.143.
Execute         set_default_model PE.143 
Execute         bind -model PE.143 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_143.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_143.bind.adb -f 
INFO-FLOW: Finish binding PE.143.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_data_drain_AB_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model systolic_array_Loop_data_drain_AB_proc3 
Execute         schedule -model systolic_array_Loop_data_drain_AB_proc3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_AB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_AB'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_AB_proc3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_AB_proc3.sched.adb -f 
INFO-FLOW: Finish scheduling systolic_array_Loop_data_drain_AB_proc3.
Execute         set_default_model systolic_array_Loop_data_drain_AB_proc3 
Execute         bind -model systolic_array_Loop_data_drain_AB_proc3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_AB_proc3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_AB_proc3.bind.adb -f 
INFO-FLOW: Finish binding systolic_array_Loop_data_drain_AB_proc3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Block_for_end118_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model systolic_array_Block_for.end118_proc 
Execute         schedule -model systolic_array_Block_for.end118_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Block_for_end118_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Block_for_end118_proc.sched.adb -f 
INFO-FLOW: Finish scheduling systolic_array_Block_for.end118_proc.
Execute         set_default_model systolic_array_Block_for.end118_proc 
Execute         bind -model systolic_array_Block_for.end118_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Block_for_end118_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Block_for_end118_proc.bind.adb -f 
INFO-FLOW: Finish binding systolic_array_Block_for.end118_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model systolic_array_Loop_data_drain_C_proc 
Execute         schedule -model systolic_array_Loop_data_drain_C_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'data_drain_C'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'data_drain_C'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_C_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_C_proc.sched.adb -f 
INFO-FLOW: Finish scheduling systolic_array_Loop_data_drain_C_proc.
Execute         set_default_model systolic_array_Loop_data_drain_C_proc 
Execute         bind -model systolic_array_Loop_data_drain_C_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.508 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_C_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_C_proc.bind.adb -f 
INFO-FLOW: Finish binding systolic_array_Loop_data_drain_C_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model systolic_array 
Execute         schedule -model systolic_array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_12_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_24_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_36_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_48_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_60_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_72_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_84_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_96_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_108_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_120_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_11_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_132_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_3_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_4_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_5_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_6_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_7_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_8_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_9_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_10_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_11_0 (from systolic_array_Loop_data_load_AB_proc2_U0 to PE_11_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C (from PE_U0 to systolic_array_Block_for_end118_proc_U0) to 24 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_1 (from PE_1_U0 to systolic_array_Block_for_end118_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_2 (from PE_2_U0 to systolic_array_Block_for_end118_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_3 (from PE_3_U0 to systolic_array_Block_for_end118_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_4 (from PE_4_U0 to systolic_array_Block_for_end118_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_5 (from PE_5_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_6 (from PE_6_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_7 (from PE_7_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_8 (from PE_8_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_9 (from PE_9_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_10 (from PE_10_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_0_12 (from PE_11_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_11 (from PE_11_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_12 (from PE_12_U0 to systolic_array_Block_for_end118_proc_U0) to 23 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_13 (from PE_13_U0 to systolic_array_Block_for_end118_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_14 (from PE_14_U0 to systolic_array_Block_for_end118_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_15 (from PE_15_U0 to systolic_array_Block_for_end118_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_16 (from PE_16_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_17 (from PE_17_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_18 (from PE_18_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_19 (from PE_19_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_20 (from PE_20_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_21 (from PE_21_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_22 (from PE_22_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_1_12 (from PE_23_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_23 (from PE_23_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_24 (from PE_24_U0 to systolic_array_Block_for_end118_proc_U0) to 22 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_25 (from PE_25_U0 to systolic_array_Block_for_end118_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_26 (from PE_26_U0 to systolic_array_Block_for_end118_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_27 (from PE_27_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_28 (from PE_28_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_29 (from PE_29_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_30 (from PE_30_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_31 (from PE_31_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_32 (from PE_32_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_33 (from PE_33_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_34 (from PE_34_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_2_12 (from PE_35_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_35 (from PE_35_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_36 (from PE_36_U0 to systolic_array_Block_for_end118_proc_U0) to 21 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_37 (from PE_37_U0 to systolic_array_Block_for_end118_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_38 (from PE_38_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_39 (from PE_39_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_40 (from PE_40_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_41 (from PE_41_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_42 (from PE_42_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_43 (from PE_43_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_44 (from PE_44_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_45 (from PE_45_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_46 (from PE_46_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_3_12 (from PE_47_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_47 (from PE_47_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_48 (from PE_48_U0 to systolic_array_Block_for_end118_proc_U0) to 20 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_49 (from PE_49_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_50 (from PE_50_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_51 (from PE_51_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_52 (from PE_52_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_53 (from PE_53_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_54 (from PE_54_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_55 (from PE_55_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_56 (from PE_56_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_57 (from PE_57_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_58 (from PE_58_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_4_12 (from PE_59_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_59 (from PE_59_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_60 (from PE_60_U0 to systolic_array_Block_for_end118_proc_U0) to 19 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_61 (from PE_61_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_62 (from PE_62_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_63 (from PE_63_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_64 (from PE_64_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_65 (from PE_65_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_66 (from PE_66_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_67 (from PE_67_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_68 (from PE_68_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_69 (from PE_69_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_70 (from PE_70_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_5_12 (from PE_71_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_71 (from PE_71_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_72 (from PE_72_U0 to systolic_array_Block_for_end118_proc_U0) to 18 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_73 (from PE_73_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_74 (from PE_74_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_75 (from PE_75_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_76 (from PE_76_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_77 (from PE_77_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_78 (from PE_78_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_79 (from PE_79_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_80 (from PE_80_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_81 (from PE_81_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_82 (from PE_82_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_6_12 (from PE_83_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_83 (from PE_83_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_84 (from PE_84_U0 to systolic_array_Block_for_end118_proc_U0) to 17 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_85 (from PE_85_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_86 (from PE_86_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_87 (from PE_87_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_88 (from PE_88_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_89 (from PE_89_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_90 (from PE_90_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_91 (from PE_91_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_92 (from PE_92_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_93 (from PE_93_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_94 (from PE_94_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_7_12 (from PE_95_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_95 (from PE_95_U0 to systolic_array_Block_for_end118_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_96 (from PE_96_U0 to systolic_array_Block_for_end118_proc_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_97 (from PE_97_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_98 (from PE_98_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_99 (from PE_99_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_100 (from PE_100_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_101 (from PE_101_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_102 (from PE_102_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_103 (from PE_103_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_104 (from PE_104_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_105 (from PE_105_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_106 (from PE_106_U0 to systolic_array_Block_for_end118_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_8_12 (from PE_107_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_107 (from PE_107_U0 to systolic_array_Block_for_end118_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_108 (from PE_108_U0 to systolic_array_Block_for_end118_proc_U0) to 15 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_109 (from PE_109_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_110 (from PE_110_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_111 (from PE_111_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_112 (from PE_112_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_113 (from PE_113_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_114 (from PE_114_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_115 (from PE_115_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_116 (from PE_116_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_117 (from PE_117_U0 to systolic_array_Block_for_end118_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_118 (from PE_118_U0 to systolic_array_Block_for_end118_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_9_12 (from PE_119_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_119 (from PE_119_U0 to systolic_array_Block_for_end118_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_120 (from PE_120_U0 to systolic_array_Block_for_end118_proc_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_121 (from PE_121_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_122 (from PE_122_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_123 (from PE_123_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_124 (from PE_124_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_125 (from PE_125_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_126 (from PE_126_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_127 (from PE_127_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_128 (from PE_128_U0 to systolic_array_Block_for_end118_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_129 (from PE_129_U0 to systolic_array_Block_for_end118_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_130 (from PE_130_U0 to systolic_array_Block_for_end118_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_fifo_10_12 (from PE_131_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_131 (from PE_131_U0 to systolic_array_Block_for_end118_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_0_12 (from PE_132_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_132 (from PE_132_U0 to systolic_array_Block_for_end118_proc_U0) to 13 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_1_12 (from PE_133_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_133 (from PE_133_U0 to systolic_array_Block_for_end118_proc_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_2_12 (from PE_134_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_134 (from PE_134_U0 to systolic_array_Block_for_end118_proc_U0) to 11 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_3_12 (from PE_135_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_135 (from PE_135_U0 to systolic_array_Block_for_end118_proc_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_4_12 (from PE_136_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_136 (from PE_136_U0 to systolic_array_Block_for_end118_proc_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_5_12 (from PE_137_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_137 (from PE_137_U0 to systolic_array_Block_for_end118_proc_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_6_12 (from PE_138_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_138 (from PE_138_U0 to systolic_array_Block_for_end118_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_7_12 (from PE_139_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_139 (from PE_139_U0 to systolic_array_Block_for_end118_proc_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_8_12 (from PE_140_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_140 (from PE_140_U0 to systolic_array_Block_for_end118_proc_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_9_12 (from PE_141_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_141 (from PE_141_U0 to systolic_array_Block_for_end118_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_fifo_10_12 (from PE_142_U0 to systolic_array_Loop_data_drain_AB_proc3_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO C_142 (from PE_142_U0 to systolic_array_Block_for_end118_proc_U0) to 3 to improve performance and/or avoid deadlocks.
Command         schedule done; 10.91 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.55 seconds. CPU system time: 0.29 seconds. Elapsed time: 11.14 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.sched.adb -f 
INFO-FLOW: Finish scheduling systolic_array.
Execute         set_default_model systolic_array 
Execute         bind -model systolic_array 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.bind.adb -f 
INFO-FLOW: Finish binding systolic_array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.53 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc 
Execute         schedule -model VITIS_LOOP_39_4_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc.
Execute         set_default_model VITIS_LOOP_39_4_proc 
Execute         bind -model VITIS_LOOP_39_4_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc4 
Execute         schedule -model VITIS_LOOP_39_4_proc4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc4.
Execute         set_default_model VITIS_LOOP_39_4_proc4 
Execute         bind -model VITIS_LOOP_39_4_proc4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc5 
Execute         schedule -model VITIS_LOOP_39_4_proc5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc5.
Execute         set_default_model VITIS_LOOP_39_4_proc5 
Execute         bind -model VITIS_LOOP_39_4_proc5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc6 
Execute         schedule -model VITIS_LOOP_39_4_proc6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc6.
Execute         set_default_model VITIS_LOOP_39_4_proc6 
Execute         bind -model VITIS_LOOP_39_4_proc6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc7 
Execute         schedule -model VITIS_LOOP_39_4_proc7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc7.
Execute         set_default_model VITIS_LOOP_39_4_proc7 
Execute         bind -model VITIS_LOOP_39_4_proc7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.68 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc8 
Execute         schedule -model VITIS_LOOP_39_4_proc8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc8.
Execute         set_default_model VITIS_LOOP_39_4_proc8 
Execute         bind -model VITIS_LOOP_39_4_proc8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc9 
Execute         schedule -model VITIS_LOOP_39_4_proc9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc9.
Execute         set_default_model VITIS_LOOP_39_4_proc9 
Execute         bind -model VITIS_LOOP_39_4_proc9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc10 
Execute         schedule -model VITIS_LOOP_39_4_proc10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc10.
Execute         set_default_model VITIS_LOOP_39_4_proc10 
Execute         bind -model VITIS_LOOP_39_4_proc10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc11 
Execute         schedule -model VITIS_LOOP_39_4_proc11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc11.
Execute         set_default_model VITIS_LOOP_39_4_proc11 
Execute         bind -model VITIS_LOOP_39_4_proc11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.45 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc12 
Execute         schedule -model VITIS_LOOP_39_4_proc12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc12.
Execute         set_default_model VITIS_LOOP_39_4_proc12 
Execute         bind -model VITIS_LOOP_39_4_proc12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc13 
Execute         schedule -model VITIS_LOOP_39_4_proc13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc13.
Execute         set_default_model VITIS_LOOP_39_4_proc13 
Execute         bind -model VITIS_LOOP_39_4_proc13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
Execute         schedule -model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.
Execute         set_default_model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
Execute         bind -model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VITIS_LOOP_39_4_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model VITIS_LOOP_39_4_proc14 
Execute         schedule -model VITIS_LOOP_39_4_proc14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14.sched.adb -f 
INFO-FLOW: Finish scheduling VITIS_LOOP_39_4_proc14.
Execute         set_default_model VITIS_LOOP_39_4_proc14 
Execute         bind -model VITIS_LOOP_39_4_proc14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14.bind.adb -f 
INFO-FLOW: Finish binding VITIS_LOOP_39_4_proc14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dataflow_in_loop_VITIS_LOOP_19_1 
Execute         schedule -model dataflow_in_loop_VITIS_LOOP_19_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_19_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_19_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_19_1.
Execute         set_default_model dataflow_in_loop_VITIS_LOOP_19_1 
Execute         bind -model dataflow_in_loop_VITIS_LOOP_19_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_19_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.22 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_19_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_19_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm_systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gemm_systolic_array 
Execute         schedule -model gemm_systolic_array 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.56 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.sched.adb -f 
INFO-FLOW: Finish scheduling gemm_systolic_array.
Execute         set_default_model gemm_systolic_array 
Execute         bind -model gemm_systolic_array 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 2.570 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.26 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.bind.adb -f 
INFO-FLOW: Finish binding gemm_systolic_array.
Execute         get_model_list gemm_systolic_array -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess init_block_AB_proc_Pipeline_init_block_AB 
Execute         rtl_gen_preprocess init_block_AB_proc 
Execute         rtl_gen_preprocess systolic_array_Loop_data_load_AB_proc2 
Execute         rtl_gen_preprocess PE 
Execute         rtl_gen_preprocess PE.1 
Execute         rtl_gen_preprocess PE.2 
Execute         rtl_gen_preprocess PE.3 
Execute         rtl_gen_preprocess PE.4 
Execute         rtl_gen_preprocess PE.5 
Execute         rtl_gen_preprocess PE.6 
Execute         rtl_gen_preprocess PE.7 
Execute         rtl_gen_preprocess PE.8 
Execute         rtl_gen_preprocess PE.9 
Execute         rtl_gen_preprocess PE.10 
Execute         rtl_gen_preprocess PE.11 
Execute         rtl_gen_preprocess PE.12 
Execute         rtl_gen_preprocess PE.13 
Execute         rtl_gen_preprocess PE.14 
Execute         rtl_gen_preprocess PE.15 
Execute         rtl_gen_preprocess PE.16 
Execute         rtl_gen_preprocess PE.17 
Execute         rtl_gen_preprocess PE.18 
Execute         rtl_gen_preprocess PE.19 
Execute         rtl_gen_preprocess PE.20 
Execute         rtl_gen_preprocess PE.21 
Execute         rtl_gen_preprocess PE.22 
Execute         rtl_gen_preprocess PE.23 
Execute         rtl_gen_preprocess PE.24 
Execute         rtl_gen_preprocess PE.25 
Execute         rtl_gen_preprocess PE.26 
Execute         rtl_gen_preprocess PE.27 
Execute         rtl_gen_preprocess PE.28 
Execute         rtl_gen_preprocess PE.29 
Execute         rtl_gen_preprocess PE.30 
Execute         rtl_gen_preprocess PE.31 
Execute         rtl_gen_preprocess PE.32 
Execute         rtl_gen_preprocess PE.33 
Execute         rtl_gen_preprocess PE.34 
Execute         rtl_gen_preprocess PE.35 
Execute         rtl_gen_preprocess PE.36 
Execute         rtl_gen_preprocess PE.37 
Execute         rtl_gen_preprocess PE.38 
Execute         rtl_gen_preprocess PE.39 
Execute         rtl_gen_preprocess PE.40 
Execute         rtl_gen_preprocess PE.41 
Execute         rtl_gen_preprocess PE.42 
Execute         rtl_gen_preprocess PE.43 
Execute         rtl_gen_preprocess PE.44 
Execute         rtl_gen_preprocess PE.45 
Execute         rtl_gen_preprocess PE.46 
Execute         rtl_gen_preprocess PE.47 
Execute         rtl_gen_preprocess PE.48 
Execute         rtl_gen_preprocess PE.49 
Execute         rtl_gen_preprocess PE.50 
Execute         rtl_gen_preprocess PE.51 
Execute         rtl_gen_preprocess PE.52 
Execute         rtl_gen_preprocess PE.53 
Execute         rtl_gen_preprocess PE.54 
Execute         rtl_gen_preprocess PE.55 
Execute         rtl_gen_preprocess PE.56 
Execute         rtl_gen_preprocess PE.57 
Execute         rtl_gen_preprocess PE.58 
Execute         rtl_gen_preprocess PE.59 
Execute         rtl_gen_preprocess PE.60 
Execute         rtl_gen_preprocess PE.61 
Execute         rtl_gen_preprocess PE.62 
Execute         rtl_gen_preprocess PE.63 
Execute         rtl_gen_preprocess PE.64 
Execute         rtl_gen_preprocess PE.65 
Execute         rtl_gen_preprocess PE.66 
Execute         rtl_gen_preprocess PE.67 
Execute         rtl_gen_preprocess PE.68 
Execute         rtl_gen_preprocess PE.69 
Execute         rtl_gen_preprocess PE.70 
Execute         rtl_gen_preprocess PE.71 
Execute         rtl_gen_preprocess PE.72 
Execute         rtl_gen_preprocess PE.73 
Execute         rtl_gen_preprocess PE.74 
Execute         rtl_gen_preprocess PE.75 
Execute         rtl_gen_preprocess PE.76 
Execute         rtl_gen_preprocess PE.77 
Execute         rtl_gen_preprocess PE.78 
Execute         rtl_gen_preprocess PE.79 
Execute         rtl_gen_preprocess PE.80 
Execute         rtl_gen_preprocess PE.81 
Execute         rtl_gen_preprocess PE.82 
Execute         rtl_gen_preprocess PE.83 
Execute         rtl_gen_preprocess PE.84 
Execute         rtl_gen_preprocess PE.85 
Execute         rtl_gen_preprocess PE.86 
Execute         rtl_gen_preprocess PE.87 
Execute         rtl_gen_preprocess PE.88 
Execute         rtl_gen_preprocess PE.89 
Execute         rtl_gen_preprocess PE.90 
Execute         rtl_gen_preprocess PE.91 
Execute         rtl_gen_preprocess PE.92 
Execute         rtl_gen_preprocess PE.93 
Execute         rtl_gen_preprocess PE.94 
Execute         rtl_gen_preprocess PE.95 
Execute         rtl_gen_preprocess PE.96 
Execute         rtl_gen_preprocess PE.97 
Execute         rtl_gen_preprocess PE.98 
Execute         rtl_gen_preprocess PE.99 
Execute         rtl_gen_preprocess PE.100 
Execute         rtl_gen_preprocess PE.101 
Execute         rtl_gen_preprocess PE.102 
Execute         rtl_gen_preprocess PE.103 
Execute         rtl_gen_preprocess PE.104 
Execute         rtl_gen_preprocess PE.105 
Execute         rtl_gen_preprocess PE.106 
Execute         rtl_gen_preprocess PE.107 
Execute         rtl_gen_preprocess PE.108 
Execute         rtl_gen_preprocess PE.109 
Execute         rtl_gen_preprocess PE.110 
Execute         rtl_gen_preprocess PE.111 
Execute         rtl_gen_preprocess PE.112 
Execute         rtl_gen_preprocess PE.113 
Execute         rtl_gen_preprocess PE.114 
Execute         rtl_gen_preprocess PE.115 
Execute         rtl_gen_preprocess PE.116 
Execute         rtl_gen_preprocess PE.117 
Execute         rtl_gen_preprocess PE.118 
Execute         rtl_gen_preprocess PE.119 
Execute         rtl_gen_preprocess PE.120 
Execute         rtl_gen_preprocess PE.121 
Execute         rtl_gen_preprocess PE.122 
Execute         rtl_gen_preprocess PE.123 
Execute         rtl_gen_preprocess PE.124 
Execute         rtl_gen_preprocess PE.125 
Execute         rtl_gen_preprocess PE.126 
Execute         rtl_gen_preprocess PE.127 
Execute         rtl_gen_preprocess PE.128 
Execute         rtl_gen_preprocess PE.129 
Execute         rtl_gen_preprocess PE.130 
Execute         rtl_gen_preprocess PE.131 
Execute         rtl_gen_preprocess PE.132 
Execute         rtl_gen_preprocess PE.133 
Execute         rtl_gen_preprocess PE.134 
Execute         rtl_gen_preprocess PE.135 
Execute         rtl_gen_preprocess PE.136 
Execute         rtl_gen_preprocess PE.137 
Execute         rtl_gen_preprocess PE.138 
Execute         rtl_gen_preprocess PE.139 
Execute         rtl_gen_preprocess PE.140 
Execute         rtl_gen_preprocess PE.141 
Execute         rtl_gen_preprocess PE.142 
Execute         rtl_gen_preprocess PE.143 
Execute         rtl_gen_preprocess systolic_array_Loop_data_drain_AB_proc3 
Execute         rtl_gen_preprocess systolic_array_Block_for.end118_proc 
Execute         rtl_gen_preprocess systolic_array_Loop_data_drain_C_proc 
Execute         rtl_gen_preprocess systolic_array 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc5 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc6 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc7 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc8 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc9 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc10 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc11 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc12 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc13 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
Execute         rtl_gen_preprocess VITIS_LOOP_39_4_proc14 
Execute         rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_19_1 
Execute         rtl_gen_preprocess gemm_systolic_array 
INFO-FLOW: Model list for RTL generation: init_block_AB_proc_Pipeline_init_block_AB init_block_AB_proc systolic_array_Loop_data_load_AB_proc2 PE PE.1 PE.2 PE.3 PE.4 PE.5 PE.6 PE.7 PE.8 PE.9 PE.10 PE.11 PE.12 PE.13 PE.14 PE.15 PE.16 PE.17 PE.18 PE.19 PE.20 PE.21 PE.22 PE.23 PE.24 PE.25 PE.26 PE.27 PE.28 PE.29 PE.30 PE.31 PE.32 PE.33 PE.34 PE.35 PE.36 PE.37 PE.38 PE.39 PE.40 PE.41 PE.42 PE.43 PE.44 PE.45 PE.46 PE.47 PE.48 PE.49 PE.50 PE.51 PE.52 PE.53 PE.54 PE.55 PE.56 PE.57 PE.58 PE.59 PE.60 PE.61 PE.62 PE.63 PE.64 PE.65 PE.66 PE.67 PE.68 PE.69 PE.70 PE.71 PE.72 PE.73 PE.74 PE.75 PE.76 PE.77 PE.78 PE.79 PE.80 PE.81 PE.82 PE.83 PE.84 PE.85 PE.86 PE.87 PE.88 PE.89 PE.90 PE.91 PE.92 PE.93 PE.94 PE.95 PE.96 PE.97 PE.98 PE.99 PE.100 PE.101 PE.102 PE.103 PE.104 PE.105 PE.106 PE.107 PE.108 PE.109 PE.110 PE.111 PE.112 PE.113 PE.114 PE.115 PE.116 PE.117 PE.118 PE.119 PE.120 PE.121 PE.122 PE.123 PE.124 PE.125 PE.126 PE.127 PE.128 PE.129 PE.130 PE.131 PE.132 PE.133 PE.134 PE.135 PE.136 PE.137 PE.138 PE.139 PE.140 PE.141 PE.142 PE.143 systolic_array_Loop_data_drain_AB_proc3 systolic_array_Block_for.end118_proc systolic_array_Loop_data_drain_C_proc systolic_array VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc4 VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc5 VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc6 VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc7 VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc8 VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc9 VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc10 VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc11 VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc12 VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc13 VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc14 dataflow_in_loop_VITIS_LOOP_19_1 gemm_systolic_array
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc_Pipeline_init_block_AB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model init_block_AB_proc_Pipeline_init_block_AB -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc_Pipeline_init_block_AB.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_block_AB_proc_Pipeline_init_block_AB' pipeline 'init_block_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc_Pipeline_init_block_AB'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.85 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl init_block_AB_proc_Pipeline_init_block_AB -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_init_block_AB_proc_Pipeline_init_block_AB 
Execute         gen_rtl init_block_AB_proc_Pipeline_init_block_AB -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_init_block_AB_proc_Pipeline_init_block_AB 
Execute         syn_report -csynth -model init_block_AB_proc_Pipeline_init_block_AB -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/init_block_AB_proc_Pipeline_init_block_AB_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model init_block_AB_proc_Pipeline_init_block_AB -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/init_block_AB_proc_Pipeline_init_block_AB_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model init_block_AB_proc_Pipeline_init_block_AB -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc_Pipeline_init_block_AB.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model init_block_AB_proc_Pipeline_init_block_AB -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc_Pipeline_init_block_AB.adb 
Execute         db_write -model init_block_AB_proc_Pipeline_init_block_AB -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info init_block_AB_proc_Pipeline_init_block_AB -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc_Pipeline_init_block_AB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_block_AB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model init_block_AB_proc -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_block_AB_proc'.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl init_block_AB_proc -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_init_block_AB_proc 
Execute         gen_rtl init_block_AB_proc -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_init_block_AB_proc 
Execute         syn_report -csynth -model init_block_AB_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/init_block_AB_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model init_block_AB_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/init_block_AB_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model init_block_AB_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model init_block_AB_proc -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc.adb 
Execute         db_write -model init_block_AB_proc -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info init_block_AB_proc -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_data_load_AB_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model systolic_array_Loop_data_load_AB_proc2 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_load_AB_proc2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Loop_data_load_AB_proc2' pipeline 'data_load_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_data_load_AB_proc2'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl systolic_array_Loop_data_load_AB_proc2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_systolic_array_Loop_data_load_AB_proc2 
Execute         gen_rtl systolic_array_Loop_data_load_AB_proc2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_systolic_array_Loop_data_load_AB_proc2 
Execute         syn_report -csynth -model systolic_array_Loop_data_load_AB_proc2 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/systolic_array_Loop_data_load_AB_proc2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model systolic_array_Loop_data_load_AB_proc2 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/systolic_array_Loop_data_load_AB_proc2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model systolic_array_Loop_data_load_AB_proc2 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_load_AB_proc2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model systolic_array_Loop_data_load_AB_proc2 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_load_AB_proc2.adb 
Execute         db_write -model systolic_array_Loop_data_load_AB_proc2 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info systolic_array_Loop_data_load_AB_proc2 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_load_AB_proc2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
Command         create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE 
Execute         gen_rtl PE -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE 
Execute         syn_report -csynth -model PE -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE.adb 
Execute         db_write -model PE -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.1 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_1' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_1'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_1 
Execute         gen_rtl PE.1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_1 
Execute         syn_report -csynth -model PE.1 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.1 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.1 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.1 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_1.adb 
Execute         db_write -model PE.1 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.1 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.2 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_2' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_2'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_2 
Execute         gen_rtl PE.2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_2 
Execute         syn_report -csynth -model PE.2 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.2 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.2 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.2 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_2.adb 
Execute         db_write -model PE.2 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.2 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.3 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_3' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_3'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_3 
Execute         gen_rtl PE.3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_3 
Execute         syn_report -csynth -model PE.3 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.3 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.3 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.3 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_3.adb 
Execute         db_write -model PE.3 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.3 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_4' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_4'.
Command         create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_4 
Execute         gen_rtl PE.4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_4 
Execute         syn_report -csynth -model PE.4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_4.adb 
Execute         db_write -model PE.4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.5 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_5' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_5'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_5 
Execute         gen_rtl PE.5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_5 
Execute         syn_report -csynth -model PE.5 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.5 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.5 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.5 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_5.adb 
Execute         db_write -model PE.5 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.5 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.6 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_6' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_6'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.6 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_6 
Execute         gen_rtl PE.6 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_6 
Execute         syn_report -csynth -model PE.6 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.6 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.6 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.6 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_6.adb 
Execute         db_write -model PE.6 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.6 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.7 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_7' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_7'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.7 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_7 
Execute         gen_rtl PE.7 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_7 
Execute         syn_report -csynth -model PE.7 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.7 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.7 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.7 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_7.adb 
Execute         db_write -model PE.7 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.7 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.8 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_8' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_8'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.8 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_8 
Execute         gen_rtl PE.8 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_8 
Execute         syn_report -csynth -model PE.8 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.8 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.8 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.8 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_8.adb 
Execute         db_write -model PE.8 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.8 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.9 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_9' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_9'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.9 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_9 
Execute         gen_rtl PE.9 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_9 
Execute         syn_report -csynth -model PE.9 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.9 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.9 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.9 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_9.adb 
Execute         db_write -model PE.9 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.9 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.10 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_10' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_10'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.10 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_10 
Execute         gen_rtl PE.10 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_10 
Execute         syn_report -csynth -model PE.10 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.10 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_10_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.10 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.10 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_10.adb 
Execute         db_write -model PE.10 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.10 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.11 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_11' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_11'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.11 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_11 
Execute         gen_rtl PE.11 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_11 
Execute         syn_report -csynth -model PE.11 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.11 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.11 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.11 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_11.adb 
Execute         db_write -model PE.11 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.11 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.12 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_12' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_12'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.12 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_12 
Execute         gen_rtl PE.12 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_12 
Execute         syn_report -csynth -model PE.12 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.12 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_12_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.12 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.12 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_12.adb 
Execute         db_write -model PE.12 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.12 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.13 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_13' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_13'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.13 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_13 
Execute         gen_rtl PE.13 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_13 
Execute         syn_report -csynth -model PE.13 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.13 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.13 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.13 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_13.adb 
Execute         db_write -model PE.13 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.13 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.14 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_14' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_14'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.14 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_14 
Execute         gen_rtl PE.14 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_14 
Execute         syn_report -csynth -model PE.14 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_14_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.14 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_14_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.14 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_14.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.14 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_14.adb 
Execute         db_write -model PE.14 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.14 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.15 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_15' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_15'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.15 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_15 
Execute         gen_rtl PE.15 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_15 
Execute         syn_report -csynth -model PE.15 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_15_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.15 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_15_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.15 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_15.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.15 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_15.adb 
Execute         db_write -model PE.15 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.15 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.16 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_16' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_16'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.16 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_16 
Execute         gen_rtl PE.16 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_16 
Execute         syn_report -csynth -model PE.16 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_16_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.16 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_16_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.16 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_16.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.16 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_16.adb 
Execute         db_write -model PE.16 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.16 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.17 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_17' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_17'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.17 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_17 
Execute         gen_rtl PE.17 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_17 
Execute         syn_report -csynth -model PE.17 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_17_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.17 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_17_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.17 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_17.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.17 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_17.adb 
Execute         db_write -model PE.17 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.17 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.18 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_18' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_18'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.18 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_18 
Execute         gen_rtl PE.18 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_18 
Execute         syn_report -csynth -model PE.18 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_18_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.18 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_18_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.18 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_18.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.18 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_18.adb 
Execute         db_write -model PE.18 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.18 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.19 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_19' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_19'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.19 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_19 
Execute         gen_rtl PE.19 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_19 
Execute         syn_report -csynth -model PE.19 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_19_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.19 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_19_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.19 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_19.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.19 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_19.adb 
Execute         db_write -model PE.19 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.19 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.20 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_20' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_20'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.20 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_20 
Execute         gen_rtl PE.20 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_20 
Execute         syn_report -csynth -model PE.20 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_20_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.20 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_20_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.20 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_20.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.20 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_20.adb 
Execute         db_write -model PE.20 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.20 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.21 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_21' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_21'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.21 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_21 
Execute         gen_rtl PE.21 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_21 
Execute         syn_report -csynth -model PE.21 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.21 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_21_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.21 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.21 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_21.adb 
Execute         db_write -model PE.21 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.21 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.22 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_22' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_22'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.22 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_22 
Execute         gen_rtl PE.22 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_22 
Execute         syn_report -csynth -model PE.22 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.22 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_22_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.22 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.22 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_22.adb 
Execute         db_write -model PE.22 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.22 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.23 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_23' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_23'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.23 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_23 
Execute         gen_rtl PE.23 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_23 
Execute         syn_report -csynth -model PE.23 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.23 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_23_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.23 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.23 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_23.adb 
Execute         db_write -model PE.23 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.23 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.24 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_24' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_24'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.24 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_24 
Execute         gen_rtl PE.24 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_24 
Execute         syn_report -csynth -model PE.24 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.24 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_24_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.24 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.24 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_24.adb 
Execute         db_write -model PE.24 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.24 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.25 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_25' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_25'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.25 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_25 
Execute         gen_rtl PE.25 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_25 
Execute         syn_report -csynth -model PE.25 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.25 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_25_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.25 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.25 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_25.adb 
Execute         db_write -model PE.25 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.25 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.26 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_26' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_26'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.26 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_26 
Execute         gen_rtl PE.26 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_26 
Execute         syn_report -csynth -model PE.26 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.26 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_26_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.26 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.26 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_26.adb 
Execute         db_write -model PE.26 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.26 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.27 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_27' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_27'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.27 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_27 
Execute         gen_rtl PE.27 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_27 
Execute         syn_report -csynth -model PE.27 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.27 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_27_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.27 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.27 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_27.adb 
Execute         db_write -model PE.27 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.27 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.28 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_28' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_28'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.28 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_28 
Execute         gen_rtl PE.28 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_28 
Execute         syn_report -csynth -model PE.28 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.28 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_28_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.28 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.28 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_28.adb 
Execute         db_write -model PE.28 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.28 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.29 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_29' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_29'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.570 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.29 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_29 
Execute         gen_rtl PE.29 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_29 
Execute         syn_report -csynth -model PE.29 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_29_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.29 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_29_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.29 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_29.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.29 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_29.adb 
Execute         db_write -model PE.29 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.29 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.30 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_30.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_30' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_30'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.30 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_30 
Execute         gen_rtl PE.30 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_30 
Execute         syn_report -csynth -model PE.30 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_30_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.30 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_30_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.30 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_30.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.30 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_30.adb 
Execute         db_write -model PE.30 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.30 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.31 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_31.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_31' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_31'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.31 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_31 
Execute         gen_rtl PE.31 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_31 
Execute         syn_report -csynth -model PE.31 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_31_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.31 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_31_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.31 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_31.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.31 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_31.adb 
Execute         db_write -model PE.31 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.31 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.32 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_32.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_32' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_32'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.32 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_32 
Execute         gen_rtl PE.32 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_32 
Execute         syn_report -csynth -model PE.32 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_32_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.32 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_32_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.32 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_32.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.32 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_32.adb 
Execute         db_write -model PE.32 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.32 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.33 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_33' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_33'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.33 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_33 
Execute         gen_rtl PE.33 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_33 
Execute         syn_report -csynth -model PE.33 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_33_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.33 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_33_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.33 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_33.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.33 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_33.adb 
Execute         db_write -model PE.33 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.33 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.34 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_34.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_34' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_34'.
Command         create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.34 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_34 
Execute         gen_rtl PE.34 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_34 
Execute         syn_report -csynth -model PE.34 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_34_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.34 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_34_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.34 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_34.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.34 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_34.adb 
Execute         db_write -model PE.34 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.34 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_34 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.35 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_35.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_35' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_35'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.35 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_35 
Execute         gen_rtl PE.35 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_35 
Execute         syn_report -csynth -model PE.35 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_35_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.35 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_35_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.35 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_35.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.35 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_35.adb 
Execute         db_write -model PE.35 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.35 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_35 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.36 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_36.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_36' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_36'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.36 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_36 
Execute         gen_rtl PE.36 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_36 
Execute         syn_report -csynth -model PE.36 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_36_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.36 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_36_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.36 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_36.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.36 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_36.adb 
Execute         db_write -model PE.36 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.36 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.37 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_37.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_37' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_37'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.37 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_37 
Execute         gen_rtl PE.37 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_37 
Execute         syn_report -csynth -model PE.37 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_37_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.37 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_37_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.37 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_37.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.37 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_37.adb 
Execute         db_write -model PE.37 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.37 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_37 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.38 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_38.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_38' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_38'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.38 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_38 
Execute         gen_rtl PE.38 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_38 
Execute         syn_report -csynth -model PE.38 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_38_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.38 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_38_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.38 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_38.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.38 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_38.adb 
Execute         db_write -model PE.38 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.38 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_38 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.39 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_39' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_39'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.39 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_39 
Execute         gen_rtl PE.39 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_39 
Execute         syn_report -csynth -model PE.39 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_39_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.39 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_39_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.39 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_39.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.39 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_39.adb 
Execute         db_write -model PE.39 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.39 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.40 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_40.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_40' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_40'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.40 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_40 
Execute         gen_rtl PE.40 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_40 
Execute         syn_report -csynth -model PE.40 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_40_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.40 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_40_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.40 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_40.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.40 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_40.adb 
Execute         db_write -model PE.40 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.40 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_40 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.41 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_41.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_41' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_41'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.41 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_41 
Execute         gen_rtl PE.41 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_41 
Execute         syn_report -csynth -model PE.41 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_41_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.41 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_41_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.41 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_41.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.41 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_41.adb 
Execute         db_write -model PE.41 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.41 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_41 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.42 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_42.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_42' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_42'.
Command         create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.42 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_42 
Execute         gen_rtl PE.42 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_42 
Execute         syn_report -csynth -model PE.42 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_42_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.42 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_42_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.42 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_42.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.42 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_42.adb 
Execute         db_write -model PE.42 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.42 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_42 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.43 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_43.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_43' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_43'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.43 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_43 
Execute         gen_rtl PE.43 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_43 
Execute         syn_report -csynth -model PE.43 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_43_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.43 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_43_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.43 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_43.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.43 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_43.adb 
Execute         db_write -model PE.43 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.43 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_43 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.44 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_44.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_44' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_44'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.44 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_44 
Execute         gen_rtl PE.44 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_44 
Execute         syn_report -csynth -model PE.44 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_44_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.44 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_44_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.44 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_44.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.44 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_44.adb 
Execute         db_write -model PE.44 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.44 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_44 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.45 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_45.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_45' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_45'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.45 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_45 
Execute         gen_rtl PE.45 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_45 
Execute         syn_report -csynth -model PE.45 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_45_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.45 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_45_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.45 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_45.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.45 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_45.adb 
Execute         db_write -model PE.45 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.45 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_45 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.46 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_46.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_46' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_46'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.46 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_46 
Execute         gen_rtl PE.46 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_46 
Execute         syn_report -csynth -model PE.46 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_46_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.46 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_46_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.46 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_46.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.46 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_46.adb 
Execute         db_write -model PE.46 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.46 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_46 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.47 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_47.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_47' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_47'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.47 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_47 
Execute         gen_rtl PE.47 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_47 
Execute         syn_report -csynth -model PE.47 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_47_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.47 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_47_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.47 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_47.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.47 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_47.adb 
Execute         db_write -model PE.47 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.47 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_47 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.48 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_48.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_48' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_48'.
Command         create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.48 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_48 
Execute         gen_rtl PE.48 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_48 
Execute         syn_report -csynth -model PE.48 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_48_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.48 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_48_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.48 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_48.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.48 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_48.adb 
Execute         db_write -model PE.48 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.48 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_48 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.49 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_49.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_49' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_49'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.49 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_49 
Execute         gen_rtl PE.49 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_49 
Execute         syn_report -csynth -model PE.49 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_49_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.49 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_49_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.49 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_49.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.49 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_49.adb 
Execute         db_write -model PE.49 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.49 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_49 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.50 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_50.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_50' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_50'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.50 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_50 
Execute         gen_rtl PE.50 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_50 
Execute         syn_report -csynth -model PE.50 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_50_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.50 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_50_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.50 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_50.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.50 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_50.adb 
Execute         db_write -model PE.50 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.50 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_50 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.51 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_51.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_51' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_51'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.51 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_51 
Execute         gen_rtl PE.51 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_51 
Execute         syn_report -csynth -model PE.51 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_51_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.51 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_51_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.51 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_51.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.51 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_51.adb 
Execute         db_write -model PE.51 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.51 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_51 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.52 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_52.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_52' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_52'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.52 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_52 
Execute         gen_rtl PE.52 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_52 
Execute         syn_report -csynth -model PE.52 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_52_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.52 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_52_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.52 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_52.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.52 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_52.adb 
Execute         db_write -model PE.52 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.52 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_52 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.53 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_53.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_53' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_53'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.53 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_53 
Execute         gen_rtl PE.53 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_53 
Execute         syn_report -csynth -model PE.53 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_53_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.53 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_53_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.53 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_53.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.53 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_53.adb 
Execute         db_write -model PE.53 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.53 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_53 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.54 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_54.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_54' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_54'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.54 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_54 
Execute         gen_rtl PE.54 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_54 
Execute         syn_report -csynth -model PE.54 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_54_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.54 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_54_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.54 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_54.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.54 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_54.adb 
Execute         db_write -model PE.54 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.54 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_54 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.55 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_55.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_55' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_55'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.55 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_55 
Execute         gen_rtl PE.55 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_55 
Execute         syn_report -csynth -model PE.55 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_55_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.55 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_55_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.55 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_55.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.55 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_55.adb 
Execute         db_write -model PE.55 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.55 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_55 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.56 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_56.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_56' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_56'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.56 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_56 
Execute         gen_rtl PE.56 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_56 
Execute         syn_report -csynth -model PE.56 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_56_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.56 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_56_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.56 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_56.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.56 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_56.adb 
Execute         db_write -model PE.56 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.56 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_56 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.57 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_57.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_57' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_57'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.57 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_57 
Execute         gen_rtl PE.57 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_57 
Execute         syn_report -csynth -model PE.57 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_57_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.57 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_57_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.57 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_57.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.57 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_57.adb 
Execute         db_write -model PE.57 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.57 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_57 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.58 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_58.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_58' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_58'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.58 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_58 
Execute         gen_rtl PE.58 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_58 
Execute         syn_report -csynth -model PE.58 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_58_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.58 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_58_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.58 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_58.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.58 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_58.adb 
Execute         db_write -model PE.58 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.58 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_58 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.59 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_59.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_59' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_59'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.59 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_59 
Execute         gen_rtl PE.59 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_59 
Execute         syn_report -csynth -model PE.59 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_59_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.59 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_59_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.59 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_59.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.59 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_59.adb 
Execute         db_write -model PE.59 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.59 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_59 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.60 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_60.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_60' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_60'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.60 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_60 
Execute         gen_rtl PE.60 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_60 
Execute         syn_report -csynth -model PE.60 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_60_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.60 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_60_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.60 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_60.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.60 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_60.adb 
Execute         db_write -model PE.60 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.60 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_60 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.61 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_61.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_61' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_61'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.61 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_61 
Execute         gen_rtl PE.61 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_61 
Execute         syn_report -csynth -model PE.61 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_61_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.61 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_61_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.61 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_61.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.61 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_61.adb 
Execute         db_write -model PE.61 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.61 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_61 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.62 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_62.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_62' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_62'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.62 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_62 
Execute         gen_rtl PE.62 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_62 
Execute         syn_report -csynth -model PE.62 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_62_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.62 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_62_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.62 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_62.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.62 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_62.adb 
Execute         db_write -model PE.62 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.62 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_62 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.63 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_63.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_63' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_63'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.63 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_63 
Execute         gen_rtl PE.63 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_63 
Execute         syn_report -csynth -model PE.63 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_63_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.63 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_63_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.63 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_63.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.63 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_63.adb 
Execute         db_write -model PE.63 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.63 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_63 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.64 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_64.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_64' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_64'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.64 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_64 
Execute         gen_rtl PE.64 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_64 
Execute         syn_report -csynth -model PE.64 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_64_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.64 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_64_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.64 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_64.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.64 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_64.adb 
Execute         db_write -model PE.64 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.64 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_64 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.65 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_65.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_65' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_65'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.65 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_65 
Execute         gen_rtl PE.65 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_65 
Execute         syn_report -csynth -model PE.65 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_65_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.65 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_65_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.65 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_65.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.65 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_65.adb 
Execute         db_write -model PE.65 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.65 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_65 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.66 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_66.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_66' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_66'.
Command         create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.66 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_66 
Execute         gen_rtl PE.66 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_66 
Execute         syn_report -csynth -model PE.66 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_66_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.66 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_66_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.66 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_66.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.66 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_66.adb 
Execute         db_write -model PE.66 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.66 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_66 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.67 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_67.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_67' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_67'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.67 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_67 
Execute         gen_rtl PE.67 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_67 
Execute         syn_report -csynth -model PE.67 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_67_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.67 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_67_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.67 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_67.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.67 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_67.adb 
Execute         db_write -model PE.67 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.67 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_67 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.68 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_68.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_68' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_68'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.68 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_68 
Execute         gen_rtl PE.68 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_68 
Execute         syn_report -csynth -model PE.68 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_68_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.68 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_68_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.68 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_68.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.68 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_68.adb 
Execute         db_write -model PE.68 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.68 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_68 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.69 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_69.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_69' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_69'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.69 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_69 
Execute         gen_rtl PE.69 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_69 
Execute         syn_report -csynth -model PE.69 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_69_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.69 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_69_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.69 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_69.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.69 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_69.adb 
Execute         db_write -model PE.69 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.69 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_69 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.70 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_70.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_70' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_70'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.70 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_70 
Execute         gen_rtl PE.70 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_70 
Execute         syn_report -csynth -model PE.70 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_70_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.70 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_70_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.70 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_70.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.70 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_70.adb 
Execute         db_write -model PE.70 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.70 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_70 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.71 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_71.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_71' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_71'.
Command         create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.71 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_71 
Execute         gen_rtl PE.71 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_71 
Execute         syn_report -csynth -model PE.71 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_71_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.71 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_71_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.71 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_71.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.71 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_71.adb 
Execute         db_write -model PE.71 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.71 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_71 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.72 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_72.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_72' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_72'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.72 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_72 
Execute         gen_rtl PE.72 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_72 
Execute         syn_report -csynth -model PE.72 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_72_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.72 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_72_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.72 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_72.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.72 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_72.adb 
Execute         db_write -model PE.72 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.72 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_72 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.73 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_73.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_73' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_73'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.73 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_73 
Execute         gen_rtl PE.73 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_73 
Execute         syn_report -csynth -model PE.73 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_73_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.73 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_73_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.73 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_73.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.73 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_73.adb 
Execute         db_write -model PE.73 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.73 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_73 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.74 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_74.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_74' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_74'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.74 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_74 
Execute         gen_rtl PE.74 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_74 
Execute         syn_report -csynth -model PE.74 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_74_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.74 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_74_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.74 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_74.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.74 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_74.adb 
Execute         db_write -model PE.74 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.74 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_74 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.75 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_75.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_75' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_75'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.75 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_75 
Execute         gen_rtl PE.75 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_75 
Execute         syn_report -csynth -model PE.75 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_75_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.75 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_75_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.75 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_75.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.75 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_75.adb 
Execute         db_write -model PE.75 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.75 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_75 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.76 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_76.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_76' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_76'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.76 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_76 
Execute         gen_rtl PE.76 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_76 
Execute         syn_report -csynth -model PE.76 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_76_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.76 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_76_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.76 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_76.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.76 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_76.adb 
Execute         db_write -model PE.76 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.76 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_76 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.77 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_77.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_77' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_77'.
Command         create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.77 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_77 
Execute         gen_rtl PE.77 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_77 
Execute         syn_report -csynth -model PE.77 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_77_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.77 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_77_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.77 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_77.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.77 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_77.adb 
Execute         db_write -model PE.77 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.77 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_77 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.78 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_78.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_78' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_78'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.78 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_78 
Execute         gen_rtl PE.78 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_78 
Execute         syn_report -csynth -model PE.78 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_78_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.78 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_78_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.78 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_78.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.78 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_78.adb 
Execute         db_write -model PE.78 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.78 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_78 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.79 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_79.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_79' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_79'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.79 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_79 
Execute         gen_rtl PE.79 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_79 
Execute         syn_report -csynth -model PE.79 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_79_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.79 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_79_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.79 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_79.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.79 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_79.adb 
Execute         db_write -model PE.79 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.79 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_79 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.80 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_80.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_80' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_80'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.80 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_80 
Execute         gen_rtl PE.80 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_80 
Execute         syn_report -csynth -model PE.80 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_80_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.80 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_80_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.80 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_80.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.80 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_80.adb 
Execute         db_write -model PE.80 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.80 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_80 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.81 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_81.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_81' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_81'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.81 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_81 
Execute         gen_rtl PE.81 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_81 
Execute         syn_report -csynth -model PE.81 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_81_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.81 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_81_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.81 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_81.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.81 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_81.adb 
Execute         db_write -model PE.81 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.81 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_81 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.82 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_82.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_82' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_82'.
Command         create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.633 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.82 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_82 
Execute         gen_rtl PE.82 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_82 
Execute         syn_report -csynth -model PE.82 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_82_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.82 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_82_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.82 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_82.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.82 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_82.adb 
Execute         db_write -model PE.82 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.82 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_82 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.83 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_83.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_83' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_83'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.83 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_83 
Execute         gen_rtl PE.83 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_83 
Execute         syn_report -csynth -model PE.83 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_83_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.83 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_83_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.83 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_83.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.83 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_83.adb 
Execute         db_write -model PE.83 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.83 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_83 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.84 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_84.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_84' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_84'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.84 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_84 
Execute         gen_rtl PE.84 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_84 
Execute         syn_report -csynth -model PE.84 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_84_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.84 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_84_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.84 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_84.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.84 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_84.adb 
Execute         db_write -model PE.84 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.84 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_84 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.85 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_85.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_85' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_85'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.85 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_85 
Execute         gen_rtl PE.85 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_85 
Execute         syn_report -csynth -model PE.85 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_85_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.85 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_85_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.85 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_85.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.85 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_85.adb 
Execute         db_write -model PE.85 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.85 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_85 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.86 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_86.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_86' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_86'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.86 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_86 
Execute         gen_rtl PE.86 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_86 
Execute         syn_report -csynth -model PE.86 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_86_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.86 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_86_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.86 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_86.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.86 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_86.adb 
Execute         db_write -model PE.86 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.86 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_86 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.87 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_87.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_87' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_87'.
Command         create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.87 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_87 
Execute         gen_rtl PE.87 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_87 
Execute         syn_report -csynth -model PE.87 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_87_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.87 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_87_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.87 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_87.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.87 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_87.adb 
Execute         db_write -model PE.87 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.87 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_87 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.88 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_88.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_88' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_88'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.88 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_88 
Execute         gen_rtl PE.88 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_88 
Execute         syn_report -csynth -model PE.88 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_88_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.88 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_88_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.88 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_88.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.88 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_88.adb 
Execute         db_write -model PE.88 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.88 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_88 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.89 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_89.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_89' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_89'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.89 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_89 
Execute         gen_rtl PE.89 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_89 
Execute         syn_report -csynth -model PE.89 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_89_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.89 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_89_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.89 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_89.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.89 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_89.adb 
Execute         db_write -model PE.89 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.89 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_89 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.90 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_90.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_90' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_90'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.90 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_90 
Execute         gen_rtl PE.90 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_90 
Execute         syn_report -csynth -model PE.90 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_90_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.90 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_90_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.90 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_90.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.90 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_90.adb 
Execute         db_write -model PE.90 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.90 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_90 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.91 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_91.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_91' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_91'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.91 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_91 
Execute         gen_rtl PE.91 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_91 
Execute         syn_report -csynth -model PE.91 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_91_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.91 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_91_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.91 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_91.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.91 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_91.adb 
Execute         db_write -model PE.91 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.91 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_91 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.92 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_92.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_92' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_92'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.92 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_92 
Execute         gen_rtl PE.92 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_92 
Execute         syn_report -csynth -model PE.92 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_92_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.92 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_92_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.92 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_92.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.92 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_92.adb 
Execute         db_write -model PE.92 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.92 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_92 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.93 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_93.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_93' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_93'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.93 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_93 
Execute         gen_rtl PE.93 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_93 
Execute         syn_report -csynth -model PE.93 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_93_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.93 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_93_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.93 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_93.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.93 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_93.adb 
Execute         db_write -model PE.93 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.93 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_93 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.94 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_94.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_94' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_94'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.94 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_94 
Execute         gen_rtl PE.94 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_94 
Execute         syn_report -csynth -model PE.94 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_94_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.94 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_94_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.94 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_94.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.94 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_94.adb 
Execute         db_write -model PE.94 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.94 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_94 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.95 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_95.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_95' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_95'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.95 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_95 
Execute         gen_rtl PE.95 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_95 
Execute         syn_report -csynth -model PE.95 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_95_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.95 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_95_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.95 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_95.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.95 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_95.adb 
Execute         db_write -model PE.95 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.95 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_95 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.96 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_96.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_96' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_96'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.96 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_96 
Execute         gen_rtl PE.96 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_96 
Execute         syn_report -csynth -model PE.96 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_96_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.96 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_96_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.96 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_96.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.96 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_96.adb 
Execute         db_write -model PE.96 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.96 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_96 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.97 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_97.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_97' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_97'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.97 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_97 
Execute         gen_rtl PE.97 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_97 
Execute         syn_report -csynth -model PE.97 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_97_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.97 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_97_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.97 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_97.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.97 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_97.adb 
Execute         db_write -model PE.97 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.97 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_97 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.98 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_98.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_98' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_98'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.98 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_98 
Execute         gen_rtl PE.98 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_98 
Execute         syn_report -csynth -model PE.98 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_98_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.98 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_98_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.98 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_98.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.98 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_98.adb 
Execute         db_write -model PE.98 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.98 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_98 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.99 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_99.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_99' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_99'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.99 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_99 
Execute         gen_rtl PE.99 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_99 
Execute         syn_report -csynth -model PE.99 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_99_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.99 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_99_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.99 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_99.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.99 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_99.adb 
Execute         db_write -model PE.99 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.99 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_99 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.100 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_100.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_100' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_100'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.100 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_100 
Execute         gen_rtl PE.100 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_100 
Execute         syn_report -csynth -model PE.100 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_100_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.100 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_100_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.100 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_100.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.100 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_100.adb 
Execute         db_write -model PE.100 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.100 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_100 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.101 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_101.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_101' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_101'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.101 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_101 
Execute         gen_rtl PE.101 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_101 
Execute         syn_report -csynth -model PE.101 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_101_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.101 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_101_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.101 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_101.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.101 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_101.adb 
Execute         db_write -model PE.101 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.101 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_101 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.102 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_102.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_102' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_102'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.102 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_102 
Execute         gen_rtl PE.102 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_102 
Execute         syn_report -csynth -model PE.102 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_102_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.102 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_102_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.102 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_102.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.102 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_102.adb 
Execute         db_write -model PE.102 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.102 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_102 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.103 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_103.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_103' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_103'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.103 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_103 
Execute         gen_rtl PE.103 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_103 
Execute         syn_report -csynth -model PE.103 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_103_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.103 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_103_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.103 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_103.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.103 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_103.adb 
Execute         db_write -model PE.103 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.103 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_103 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.104 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_104.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_104' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_104'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.104 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_104 
Execute         gen_rtl PE.104 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_104 
Execute         syn_report -csynth -model PE.104 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_104_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.104 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_104_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.104 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_104.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.104 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_104.adb 
Execute         db_write -model PE.104 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.104 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_104 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.105 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_105.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_105' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_105'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.105 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_105 
Execute         gen_rtl PE.105 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_105 
Execute         syn_report -csynth -model PE.105 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_105_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.105 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_105_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.105 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_105.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.105 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_105.adb 
Execute         db_write -model PE.105 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.105 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_105 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.106 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_106.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_106' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_106'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.106 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_106 
Execute         gen_rtl PE.106 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_106 
Execute         syn_report -csynth -model PE.106 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_106_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.106 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_106_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.106 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_106.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.106 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_106.adb 
Execute         db_write -model PE.106 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.106 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_106 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.107 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_107.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_107' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_107'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.107 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_107 
Execute         gen_rtl PE.107 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_107 
Execute         syn_report -csynth -model PE.107 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_107_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.107 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_107_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.107 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_107.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.107 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_107.adb 
Execute         db_write -model PE.107 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.107 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_107 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.108 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_108.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_108' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_108'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.108 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_108 
Execute         gen_rtl PE.108 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_108 
Execute         syn_report -csynth -model PE.108 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_108_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.108 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_108_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.108 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_108.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.108 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_108.adb 
Execute         db_write -model PE.108 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.108 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_108 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.109 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_109.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_109' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_109'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.109 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_109 
Execute         gen_rtl PE.109 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_109 
Execute         syn_report -csynth -model PE.109 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_109_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.109 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_109_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.109 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_109.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.109 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_109.adb 
Execute         db_write -model PE.109 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.109 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_109 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.110 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_110.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_110' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_110'.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.110 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_110 
Execute         gen_rtl PE.110 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_110 
Execute         syn_report -csynth -model PE.110 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_110_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.110 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_110_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.110 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_110.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.110 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_110.adb 
Execute         db_write -model PE.110 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.110 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.111 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_111' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_111'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.111 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_111 
Execute         gen_rtl PE.111 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_111 
Execute         syn_report -csynth -model PE.111 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_111_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.111 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_111_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.111 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_111.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.111 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_111.adb 
Execute         db_write -model PE.111 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.111 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.112 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_112' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_112'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.112 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_112 
Execute         gen_rtl PE.112 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_112 
Execute         syn_report -csynth -model PE.112 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_112_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.112 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_112_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.112 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_112.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.112 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_112.adb 
Execute         db_write -model PE.112 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.112 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.113 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_113' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_113'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.113 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_113 
Execute         gen_rtl PE.113 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_113 
Execute         syn_report -csynth -model PE.113 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_113_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.113 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_113_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.113 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_113.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.113 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_113.adb 
Execute         db_write -model PE.113 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.113 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.114 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_114.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_114' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_114'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.114 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_114 
Execute         gen_rtl PE.114 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_114 
Execute         syn_report -csynth -model PE.114 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_114_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.114 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_114_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.114 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_114.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.114 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_114.adb 
Execute         db_write -model PE.114 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.114 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.115 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_115.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_115' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_115'.
Command         create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.115 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_115 
Execute         gen_rtl PE.115 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_115 
Execute         syn_report -csynth -model PE.115 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_115_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.115 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_115_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.115 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_115.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.115 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_115.adb 
Execute         db_write -model PE.115 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.115 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.116 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_116.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_116' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_116'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.116 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_116 
Execute         gen_rtl PE.116 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_116 
Execute         syn_report -csynth -model PE.116 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_116_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.116 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_116_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.116 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_116.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.116 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_116.adb 
Execute         db_write -model PE.116 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.116 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_116 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.117 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_117.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_117' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_117'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.117 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_117 
Execute         gen_rtl PE.117 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_117 
Execute         syn_report -csynth -model PE.117 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_117_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.117 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_117_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.117 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_117.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.117 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_117.adb 
Execute         db_write -model PE.117 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.117 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_117 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.118 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_118.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_118' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_118'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.118 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_118 
Execute         gen_rtl PE.118 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_118 
Execute         syn_report -csynth -model PE.118 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_118_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.118 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_118_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.118 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_118.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.118 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_118.adb 
Execute         db_write -model PE.118 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.118 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_118 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.119 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_119.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_119' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_119'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.119 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_119 
Execute         gen_rtl PE.119 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_119 
Execute         syn_report -csynth -model PE.119 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_119_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.119 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_119_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.119 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_119.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.119 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_119.adb 
Execute         db_write -model PE.119 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.119 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_119 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.120 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_120.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_120' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_120'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.120 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_120 
Execute         gen_rtl PE.120 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_120 
Execute         syn_report -csynth -model PE.120 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_120_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.120 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_120_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.120 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_120.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.120 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_120.adb 
Execute         db_write -model PE.120 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.120 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_120 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.121 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_121.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_121' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_121'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.121 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_121 
Execute         gen_rtl PE.121 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_121 
Execute         syn_report -csynth -model PE.121 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_121_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.121 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_121_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.121 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_121.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.121 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_121.adb 
Execute         db_write -model PE.121 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.121 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_121 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.122 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_122.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_122' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_122'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.122 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_122 
Execute         gen_rtl PE.122 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_122 
Execute         syn_report -csynth -model PE.122 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_122_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.122 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_122_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.122 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_122.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.122 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_122.adb 
Execute         db_write -model PE.122 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.122 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_122 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.123 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_123.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_123' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_123'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.123 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_123 
Execute         gen_rtl PE.123 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_123 
Execute         syn_report -csynth -model PE.123 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_123_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.123 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_123_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.123 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_123.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.123 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_123.adb 
Execute         db_write -model PE.123 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.123 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_123 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.124 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_124.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_124' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_124'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.124 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_124 
Execute         gen_rtl PE.124 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_124 
Execute         syn_report -csynth -model PE.124 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_124_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.124 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_124_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.124 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_124.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.124 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_124.adb 
Execute         db_write -model PE.124 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.124 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_124 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.125 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_125.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_125' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_125'.
Command         create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.125 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_125 
Execute         gen_rtl PE.125 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_125 
Execute         syn_report -csynth -model PE.125 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_125_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.125 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_125_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.125 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_125.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.125 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_125.adb 
Execute         db_write -model PE.125 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.125 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_125 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.126 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_126.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_126' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_126'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.126 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_126 
Execute         gen_rtl PE.126 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_126 
Execute         syn_report -csynth -model PE.126 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_126_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.126 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_126_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.126 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_126.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.126 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_126.adb 
Execute         db_write -model PE.126 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.126 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_126 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.127 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_127.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_127' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_127'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.127 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_127 
Execute         gen_rtl PE.127 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_127 
Execute         syn_report -csynth -model PE.127 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_127_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.127 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_127_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.127 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_127.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.127 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_127.adb 
Execute         db_write -model PE.127 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.127 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_127 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.128 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_128.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_128' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_128'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.128 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_128 
Execute         gen_rtl PE.128 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_128 
Execute         syn_report -csynth -model PE.128 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_128_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.128 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_128_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.128 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_128.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.128 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_128.adb 
Execute         db_write -model PE.128 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.128 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_128 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.129 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_129.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_129' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_129'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.129 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_129 
Execute         gen_rtl PE.129 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_129 
Execute         syn_report -csynth -model PE.129 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_129_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.129 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_129_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.129 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_129.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.129 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_129.adb 
Execute         db_write -model PE.129 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.129 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_129 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.130 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_130.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_130' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_130'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.130 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_130 
Execute         gen_rtl PE.130 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_130 
Execute         syn_report -csynth -model PE.130 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_130_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.130 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_130_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.130 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_130.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.130 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_130.adb 
Execute         db_write -model PE.130 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.130 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_130 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.131 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_131.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_131' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_131'.
Command         create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.131 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_131 
Execute         gen_rtl PE.131 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_131 
Execute         syn_report -csynth -model PE.131 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_131_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.131 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_131_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.131 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_131.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.131 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_131.adb 
Execute         db_write -model PE.131 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.131 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_131 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.132 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_132.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_132' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_132'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.132 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_132 
Execute         gen_rtl PE.132 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_132 
Execute         syn_report -csynth -model PE.132 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_132_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.132 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_132_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.132 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_132.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.132 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_132.adb 
Execute         db_write -model PE.132 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.132 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_132 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.133 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_133.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_133' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_133'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.133 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_133 
Execute         gen_rtl PE.133 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_133 
Execute         syn_report -csynth -model PE.133 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_133_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.133 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_133_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.133 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_133.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.133 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_133.adb 
Execute         db_write -model PE.133 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.133 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_133 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.134 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_134.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_134' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_134'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.695 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.134 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_134 
Execute         gen_rtl PE.134 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_134 
Execute         syn_report -csynth -model PE.134 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_134_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.134 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_134_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.134 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_134.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.134 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_134.adb 
Execute         db_write -model PE.134 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.134 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_134 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.135 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_135.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_135' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_135'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.758 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.135 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_135 
Execute         gen_rtl PE.135 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_135 
Execute         syn_report -csynth -model PE.135 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_135_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.135 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_135_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.135 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_135.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.135 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_135.adb 
Execute         db_write -model PE.135 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.135 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_135 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.136 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_136.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_136' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_136'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.758 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.136 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_136 
Execute         gen_rtl PE.136 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_136 
Execute         syn_report -csynth -model PE.136 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_136_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.136 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_136_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.136 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_136.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.136 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_136.adb 
Execute         db_write -model PE.136 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.136 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_136 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.137 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_137.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_137' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_137'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.758 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.137 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_137 
Execute         gen_rtl PE.137 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_137 
Execute         syn_report -csynth -model PE.137 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_137_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.137 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_137_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.137 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_137.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.137 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_137.adb 
Execute         db_write -model PE.137 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.137 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_137 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.138 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_138.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_138' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_138'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.758 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.138 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_138 
Execute         gen_rtl PE.138 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_138 
Execute         syn_report -csynth -model PE.138 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_138_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.138 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_138_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.138 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_138.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.138 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_138.adb 
Execute         db_write -model PE.138 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.138 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_138 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.139 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_139.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_139' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_139'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.758 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.139 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_139 
Execute         gen_rtl PE.139 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_139 
Execute         syn_report -csynth -model PE.139 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_139_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.139 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_139_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.139 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_139.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.139 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_139.adb 
Execute         db_write -model PE.139 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.139 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_139 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.140 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_140.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_140' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_140'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.758 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.140 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_140 
Execute         gen_rtl PE.140 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_140 
Execute         syn_report -csynth -model PE.140 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_140_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.140 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_140_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.140 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_140.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.140 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_140.adb 
Execute         db_write -model PE.140 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.140 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_140 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.141 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_141.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_141' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_141'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.758 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.141 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_141 
Execute         gen_rtl PE.141 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_141 
Execute         syn_report -csynth -model PE.141 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_141_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.141 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_141_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.141 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_141.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.141 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_141.adb 
Execute         db_write -model PE.141 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.141 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_141 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.142 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_142.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_142' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_142'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.758 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.142 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_142 
Execute         gen_rtl PE.142 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_142 
Execute         syn_report -csynth -model PE.142 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_142_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.142 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_142_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.142 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_142.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.142 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_142.adb 
Execute         db_write -model PE.142 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.142 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_142 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model PE.143 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_143.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE_143' pipeline 'PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_143'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.758 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl PE.143 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_PE_143 
Execute         gen_rtl PE.143 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_PE_143 
Execute         syn_report -csynth -model PE.143 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_143_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model PE.143 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/PE_143_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model PE.143 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_143.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model PE.143 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_143.adb 
Execute         db_write -model PE.143 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info PE.143 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_143 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_data_drain_AB_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model systolic_array_Loop_data_drain_AB_proc3 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_AB_proc3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Loop_data_drain_AB_proc3' pipeline 'data_drain_AB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_data_drain_AB_proc3'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.758 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl systolic_array_Loop_data_drain_AB_proc3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_systolic_array_Loop_data_drain_AB_proc3 
Execute         gen_rtl systolic_array_Loop_data_drain_AB_proc3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_systolic_array_Loop_data_drain_AB_proc3 
Execute         syn_report -csynth -model systolic_array_Loop_data_drain_AB_proc3 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/systolic_array_Loop_data_drain_AB_proc3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model systolic_array_Loop_data_drain_AB_proc3 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/systolic_array_Loop_data_drain_AB_proc3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model systolic_array_Loop_data_drain_AB_proc3 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_AB_proc3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model systolic_array_Loop_data_drain_AB_proc3 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_AB_proc3.adb 
Execute         db_write -model systolic_array_Loop_data_drain_AB_proc3 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info systolic_array_Loop_data_drain_AB_proc3 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_AB_proc3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Block_for_end118_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model systolic_array_Block_for.end118_proc -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Block_for_end118_proc.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'systolic_array_Block_for_end118_proc' is 9219 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Block_for_end118_proc'.
Command         create_rtl_model done; 1.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.820 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl systolic_array_Block_for.end118_proc -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_systolic_array_Block_for_end118_proc 
Execute         gen_rtl systolic_array_Block_for.end118_proc -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_systolic_array_Block_for_end118_proc 
Execute         syn_report -csynth -model systolic_array_Block_for.end118_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/systolic_array_Block_for_end118_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model systolic_array_Block_for.end118_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/systolic_array_Block_for_end118_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model systolic_array_Block_for.end118_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Block_for_end118_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model systolic_array_Block_for.end118_proc -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Block_for_end118_proc.adb 
Execute         db_write -model systolic_array_Block_for.end118_proc -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info systolic_array_Block_for.end118_proc -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Block_for_end118_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array_Loop_data_drain_C_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model systolic_array_Loop_data_drain_C_proc -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_C_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_array_Loop_data_drain_C_proc' pipeline 'data_drain_C' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array_Loop_data_drain_C_proc'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.820 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl systolic_array_Loop_data_drain_C_proc -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_systolic_array_Loop_data_drain_C_proc 
Execute         gen_rtl systolic_array_Loop_data_drain_C_proc -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_systolic_array_Loop_data_drain_C_proc 
Execute         syn_report -csynth -model systolic_array_Loop_data_drain_C_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/systolic_array_Loop_data_drain_C_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model systolic_array_Loop_data_drain_C_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/systolic_array_Loop_data_drain_C_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model systolic_array_Loop_data_drain_C_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_C_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model systolic_array_Loop_data_drain_C_proc -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_C_proc.adb 
Execute         db_write -model systolic_array_Loop_data_drain_C_proc -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info systolic_array_Loop_data_drain_C_proc -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_C_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model systolic_array -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.820 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl systolic_array -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_systolic_array 
Execute         gen_rtl systolic_array -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_systolic_array 
Execute         syn_report -csynth -model systolic_array -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/systolic_array_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.66 sec.
Execute         syn_report -rtlxml -model systolic_array -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/systolic_array_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.32 sec.
Execute         syn_report -verbosereport -model systolic_array -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.47 sec.
Execute         db_write -model systolic_array -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.adb 
Command         db_write done; 0.41 sec.
Execute         db_write -model systolic_array -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info systolic_array -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.65 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc 
Execute         gen_rtl VITIS_LOOP_39_4_proc -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc4 
Execute         gen_rtl VITIS_LOOP_39_4_proc4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc5 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc5 
Execute         gen_rtl VITIS_LOOP_39_4_proc5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc5 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc5 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc5 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc5 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc5 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc5 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc5 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc6 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc6 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc6 
Execute         gen_rtl VITIS_LOOP_39_4_proc6 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc6 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc6 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc6 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc6 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc6 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc6 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc6 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc7 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc7 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc7 
Execute         gen_rtl VITIS_LOOP_39_4_proc7 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc7 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc7 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc7 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc7 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc7 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc7 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc7 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc8 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc8 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc8 
Execute         gen_rtl VITIS_LOOP_39_4_proc8 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc8 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc8 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc8 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc8 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc8 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc8 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc8 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc9 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc9 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc9 
Execute         gen_rtl VITIS_LOOP_39_4_proc9 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc9 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc9 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc9 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc9 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc9 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc9 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc9 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc10 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc10 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc10 
Execute         gen_rtl VITIS_LOOP_39_4_proc10 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc10 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc10 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc10 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc10_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc10 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc10 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc10 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc10 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc11 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc11 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc11 
Execute         gen_rtl VITIS_LOOP_39_4_proc11 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc11 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc11 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc11 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc11 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc11 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc11 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc11 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc12 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc12 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc12 
Execute         gen_rtl VITIS_LOOP_39_4_proc12 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc12 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc12 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc12 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc12_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc12 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc12 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc12 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc12 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc13 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc13 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc13 
Execute         gen_rtl VITIS_LOOP_39_4_proc13 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc13 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc13 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc13 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc13 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc13 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc13 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc13 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_39_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
Execute         gen_rtl VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VITIS_LOOP_39_4_proc14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model VITIS_LOOP_39_4_proc14 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'VITIS_LOOP_39_4_proc14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl VITIS_LOOP_39_4_proc14 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_VITIS_LOOP_39_4_proc14 
Execute         gen_rtl VITIS_LOOP_39_4_proc14 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_VITIS_LOOP_39_4_proc14 
Execute         syn_report -csynth -model VITIS_LOOP_39_4_proc14 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc14_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model VITIS_LOOP_39_4_proc14 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/VITIS_LOOP_39_4_proc14_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model VITIS_LOOP_39_4_proc14 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model VITIS_LOOP_39_4_proc14 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14.adb 
Execute         db_write -model VITIS_LOOP_39_4_proc14 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info VITIS_LOOP_39_4_proc14 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dataflow_in_loop_VITIS_LOOP_19_1 -top_prefix gemm_systolic_array_ -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_19_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_19_1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl dataflow_in_loop_VITIS_LOOP_19_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array_dataflow_in_loop_VITIS_LOOP_19_1 
Execute         gen_rtl dataflow_in_loop_VITIS_LOOP_19_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array_dataflow_in_loop_VITIS_LOOP_19_1 
Execute         syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_19_1 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_19_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_19_1 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_19_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_19_1 -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_19_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.3 sec.
Execute         db_write -model dataflow_in_loop_VITIS_LOOP_19_1 -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_19_1.adb 
Command         db_write done; 0.34 sec.
Execute         db_write -model dataflow_in_loop_VITIS_LOOP_19_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dataflow_in_loop_VITIS_LOOP_19_1 -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_19_1 
Command         gen_tb_info done; 0.22 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm_systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model gemm_systolic_array -top_prefix  -sub_prefix gemm_systolic_array_ -mg_file /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm_systolic_array/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gemm_systolic_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm_systolic_array'.
Command         create_rtl_model done; 4.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.73 seconds. CPU system time: 0.15 seconds. Elapsed time: 7.42 seconds; current allocated memory: 2.883 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         gen_rtl gemm_systolic_array -istop -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/vhdl/gemm_systolic_array 
Execute         gen_rtl gemm_systolic_array -istop -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/verilog/gemm_systolic_array 
Execute         syn_report -csynth -model gemm_systolic_array -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/gemm_systolic_array_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model gemm_systolic_array -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/gemm_systolic_array_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model gemm_systolic_array -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.27 sec.
Execute         db_write -model gemm_systolic_array -f -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.adb 
Command         db_write done; 0.22 sec.
Execute         db_write -model gemm_systolic_array -bindview -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gemm_systolic_array -p /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array 
Command         gen_tb_info done; 0.52 sec.
Execute         export_constraint_db -f -tool general -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.constraint.tcl 
Execute         syn_report -designview -model gemm_systolic_array -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.design.xml 
Command         syn_report done; 3.9 sec.
Execute         syn_report -csynthDesign -model gemm_systolic_array -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model gemm_systolic_array -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model gemm_systolic_array -o /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks gemm_systolic_array 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain gemm_systolic_array 
INFO-FLOW: Model list for RTL component generation: init_block_AB_proc_Pipeline_init_block_AB init_block_AB_proc systolic_array_Loop_data_load_AB_proc2 PE PE.1 PE.2 PE.3 PE.4 PE.5 PE.6 PE.7 PE.8 PE.9 PE.10 PE.11 PE.12 PE.13 PE.14 PE.15 PE.16 PE.17 PE.18 PE.19 PE.20 PE.21 PE.22 PE.23 PE.24 PE.25 PE.26 PE.27 PE.28 PE.29 PE.30 PE.31 PE.32 PE.33 PE.34 PE.35 PE.36 PE.37 PE.38 PE.39 PE.40 PE.41 PE.42 PE.43 PE.44 PE.45 PE.46 PE.47 PE.48 PE.49 PE.50 PE.51 PE.52 PE.53 PE.54 PE.55 PE.56 PE.57 PE.58 PE.59 PE.60 PE.61 PE.62 PE.63 PE.64 PE.65 PE.66 PE.67 PE.68 PE.69 PE.70 PE.71 PE.72 PE.73 PE.74 PE.75 PE.76 PE.77 PE.78 PE.79 PE.80 PE.81 PE.82 PE.83 PE.84 PE.85 PE.86 PE.87 PE.88 PE.89 PE.90 PE.91 PE.92 PE.93 PE.94 PE.95 PE.96 PE.97 PE.98 PE.99 PE.100 PE.101 PE.102 PE.103 PE.104 PE.105 PE.106 PE.107 PE.108 PE.109 PE.110 PE.111 PE.112 PE.113 PE.114 PE.115 PE.116 PE.117 PE.118 PE.119 PE.120 PE.121 PE.122 PE.123 PE.124 PE.125 PE.126 PE.127 PE.128 PE.129 PE.130 PE.131 PE.132 PE.133 PE.134 PE.135 PE.136 PE.137 PE.138 PE.139 PE.140 PE.141 PE.142 PE.143 systolic_array_Loop_data_drain_AB_proc3 systolic_array_Block_for.end118_proc systolic_array_Loop_data_drain_C_proc systolic_array VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc4 VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc5 VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc6 VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc7 VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc8 VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc9 VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc10 VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc11 VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc12 VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc13 VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc14 dataflow_in_loop_VITIS_LOOP_19_1 gemm_systolic_array
INFO-FLOW: Handling components in module [init_block_AB_proc_Pipeline_init_block_AB] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc_Pipeline_init_block_AB.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [init_block_AB_proc] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc.compgen.tcl 
INFO-FLOW: Handling components in module [systolic_array_Loop_data_load_AB_proc2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_load_AB_proc2.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model gemm_systolic_array_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component gemm_systolic_array_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model gemm_systolic_array_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_1.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_2.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_3.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_5.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_6] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_6.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_7] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_7.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_8] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_8.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_9] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_9.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_10] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_10.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_11] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_11.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_12] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_12.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_13] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_13.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_14] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_14.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_15] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_15.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_16] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_16.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_17] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_17.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_18] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_18.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_19] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_19.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_20] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_20.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_21] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_21.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_22] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_22.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_23] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_23.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_24] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_24.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_25] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_25.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_26] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_26.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_27] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_27.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_28] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_28.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_29] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_29.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_30] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_30.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_31] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_31.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_32] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_32.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_33] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_33.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_34] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_34.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_35] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_35.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_36] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_36.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_37] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_37.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_38] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_38.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_39] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_39.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_40] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_40.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_41] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_41.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_42] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_42.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_43] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_43.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_44] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_44.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_45] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_45.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_46] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_46.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_47] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_47.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_48] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_48.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_49] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_49.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_50] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_50.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_51] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_51.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_52] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_52.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_53] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_53.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_54] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_54.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_55] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_55.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_56] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_56.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_57] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_57.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_58] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_58.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_59] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_59.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_60] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_60.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_61] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_61.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_62] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_62.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_63] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_63.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_64] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_64.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_65] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_65.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_66] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_66.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_67] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_67.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_68] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_68.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_69] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_69.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_70] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_70.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_71] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_71.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_72] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_72.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_73] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_73.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_74] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_74.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_75] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_75.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_76] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_76.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_77] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_77.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_78] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_78.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_79] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_79.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_80] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_80.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_81] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_81.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_82] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_82.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_83] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_83.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_84] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_84.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_85] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_85.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_86] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_86.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_87] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_87.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_88] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_88.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_89] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_89.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_90] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_90.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_91] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_91.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_92] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_92.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_93] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_93.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_94] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_94.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_95] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_95.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_96] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_96.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_97] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_97.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_98] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_98.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_99] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_99.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_100] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_100.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_101] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_101.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_102] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_102.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_103] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_103.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_104] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_104.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_105] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_105.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_106] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_106.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_107] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_107.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_108] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_108.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_109] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_109.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_110] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_110.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_111] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_111.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_112] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_112.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_113] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_113.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_114] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_114.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_115] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_115.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_116] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_116.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_117] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_117.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_118] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_118.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_119] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_119.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_120] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_120.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_121] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_121.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_122] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_122.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_123] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_123.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_124] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_124.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_125] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_125.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_126] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_126.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_127] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_127.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_128] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_128.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_129] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_129.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_130] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_130.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_131] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_131.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_132] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_132.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_133] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_133.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_134] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_134.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_135] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_135.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_136] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_136.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_137] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_137.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_138] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_138.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_139] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_139.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_140] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_140.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_141] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_141.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_142] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_142.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_143] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_143.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [systolic_array_Loop_data_drain_AB_proc3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_AB_proc3.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [systolic_array_Block_for_end118_proc] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Block_for_end118_proc.compgen.tcl 
INFO-FLOW: Handling components in module [systolic_array_Loop_data_drain_C_proc] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_C_proc.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_mux_124_32_1_1.
INFO-FLOW: Append model gemm_systolic_array_mux_124_32_1_1
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: Handling components in module [systolic_array] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d24_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d24_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d23_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d23_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d22_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d22_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d21_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d21_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d20_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d20_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d19_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d18_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d17_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d16_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d15_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d14_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d23_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d23_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d22_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d22_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d21_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d21_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d20_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d20_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d19_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d18_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d17_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d16_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d15_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d14_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d12_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d22_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d22_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d21_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d21_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d20_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d20_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d19_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d18_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d17_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d16_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d15_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d14_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d12_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d11_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d21_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d21_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d20_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d20_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d19_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d18_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d17_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d16_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d15_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d14_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d12_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d11_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d10_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d20_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d20_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d19_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d18_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d17_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d16_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d15_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d14_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d12_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d11_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d10_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d9_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d19_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d18_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d17_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d16_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d15_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d14_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d12_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d11_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d10_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d9_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d8_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d18_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d17_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d16_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d15_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d14_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d12_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d11_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d10_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d9_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d8_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d7_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d17_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d16_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d15_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d14_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d12_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d11_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d10_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d9_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d8_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d7_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d6_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d6_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d16_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d15_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d14_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d12_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d11_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d10_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d9_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d8_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d7_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d6_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d6_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d5_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d5_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d15_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d14_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d12_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d11_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d10_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d9_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d8_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d7_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d6_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d6_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d5_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d5_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d4_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d4_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d14_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d12_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d11_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d10_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d9_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d8_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d7_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d6_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d6_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d5_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d5_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d4_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d4_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d13_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d12_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d11_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d10_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d9_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d8_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d7_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d6_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d6_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d5_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d5_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d4_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d4_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_1_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_1_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_2_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_2_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_3_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_3_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_4_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_4_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_5_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_5_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_6_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_6_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_7_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_7_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_8_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_8_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_9_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_9_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_10_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_10_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_11_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_11_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_12_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_12_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_24_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_24_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_36_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_36_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_48_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_48_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_60_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_60_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_72_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_72_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_84_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_84_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_96_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_96_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_108_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_108_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_120_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_120_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_132_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_132_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_13_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_13_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_14_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_14_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_15_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_15_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_16_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_16_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_17_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_17_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_18_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_18_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_19_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_19_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_20_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_20_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_21_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_21_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_22_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_22_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_23_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_23_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_systolic_array_Loop_data_drain_AB_proc3_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_systolic_array_Loop_data_drain_AB_proc3_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_26_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_26_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_27_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_27_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_28_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_28_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_29_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_29_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_30_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_30_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_31_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_31_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_32_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_32_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_33_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_33_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_34_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_34_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_35_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_35_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_25_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_25_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_39_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_39_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_40_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_40_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_41_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_41_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_42_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_42_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_43_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_43_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_44_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_44_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_45_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_45_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_46_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_46_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_47_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_47_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_37_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_37_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_38_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_38_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_52_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_52_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_53_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_53_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_54_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_54_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_55_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_55_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_56_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_56_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_57_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_57_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_58_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_58_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_59_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_59_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_49_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_49_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_50_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_50_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_51_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_51_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_65_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_65_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_66_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_66_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_67_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_67_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_68_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_68_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_69_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_69_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_70_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_70_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_71_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_71_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_61_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_61_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_62_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_62_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_63_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_63_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_64_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_64_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_78_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_78_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_79_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_79_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_80_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_80_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_81_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_81_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_82_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_82_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_83_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_83_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_73_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_73_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_74_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_74_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_75_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_75_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_76_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_76_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_77_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_77_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_91_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_91_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_92_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_92_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_93_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_93_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_94_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_94_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_95_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_95_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_85_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_85_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_86_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_86_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_87_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_87_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_88_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_88_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_89_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_89_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_90_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_90_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_104_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_104_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_105_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_105_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_106_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_106_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_107_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_107_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_97_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_97_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_98_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_98_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_99_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_99_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_100_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_100_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_101_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_101_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_102_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_102_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_103_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_103_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_117_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_117_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_118_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_118_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_119_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_119_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_109_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_109_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_110_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_110_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_111_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_111_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_112_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_112_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_113_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_113_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_114_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_114_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_115_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_115_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_116_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_116_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_130_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_130_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_131_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_131_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_121_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_121_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_122_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_122_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_123_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_123_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_124_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_124_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_125_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_125_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_126_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_126_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_127_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_127_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_128_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_128_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_129_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_129_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_143_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_143_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_133_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_133_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_134_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_134_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_135_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_135_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_136_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_136_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_137_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_137_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_138_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_138_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_139_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_139_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_140_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_140_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_141_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_141_U0
INFO-FLOW: Found component gemm_systolic_array_start_for_PE_142_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_PE_142_U0
Command         ap_source done; 0.16 sec.
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc.compgen.tcl 
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4.compgen.tcl 
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5.compgen.tcl 
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc6] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6.compgen.tcl 
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc7] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7.compgen.tcl 
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc8] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8.compgen.tcl 
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc9] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9.compgen.tcl 
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc10] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10.compgen.tcl 
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc11] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11.compgen.tcl 
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc12] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12.compgen.tcl 
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc13] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13.compgen.tcl 
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [VITIS_LOOP_39_4_proc14] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_19_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_19_1.compgen.tcl 
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w6_d3_S.
INFO-FLOW: Append model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_fifo_w32_d2_S_x.
INFO-FLOW: Append model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: Found component gemm_systolic_array_start_for_systolic_array_U0.
INFO-FLOW: Append model gemm_systolic_array_start_for_systolic_array_U0
INFO-FLOW: Handling components in module [gemm_systolic_array] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.compgen.tcl 
INFO-FLOW: Append model init_block_AB_proc_Pipeline_init_block_AB
INFO-FLOW: Append model init_block_AB_proc
INFO-FLOW: Append model systolic_array_Loop_data_load_AB_proc2
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_1
INFO-FLOW: Append model PE_2
INFO-FLOW: Append model PE_3
INFO-FLOW: Append model PE_4
INFO-FLOW: Append model PE_5
INFO-FLOW: Append model PE_6
INFO-FLOW: Append model PE_7
INFO-FLOW: Append model PE_8
INFO-FLOW: Append model PE_9
INFO-FLOW: Append model PE_10
INFO-FLOW: Append model PE_11
INFO-FLOW: Append model PE_12
INFO-FLOW: Append model PE_13
INFO-FLOW: Append model PE_14
INFO-FLOW: Append model PE_15
INFO-FLOW: Append model PE_16
INFO-FLOW: Append model PE_17
INFO-FLOW: Append model PE_18
INFO-FLOW: Append model PE_19
INFO-FLOW: Append model PE_20
INFO-FLOW: Append model PE_21
INFO-FLOW: Append model PE_22
INFO-FLOW: Append model PE_23
INFO-FLOW: Append model PE_24
INFO-FLOW: Append model PE_25
INFO-FLOW: Append model PE_26
INFO-FLOW: Append model PE_27
INFO-FLOW: Append model PE_28
INFO-FLOW: Append model PE_29
INFO-FLOW: Append model PE_30
INFO-FLOW: Append model PE_31
INFO-FLOW: Append model PE_32
INFO-FLOW: Append model PE_33
INFO-FLOW: Append model PE_34
INFO-FLOW: Append model PE_35
INFO-FLOW: Append model PE_36
INFO-FLOW: Append model PE_37
INFO-FLOW: Append model PE_38
INFO-FLOW: Append model PE_39
INFO-FLOW: Append model PE_40
INFO-FLOW: Append model PE_41
INFO-FLOW: Append model PE_42
INFO-FLOW: Append model PE_43
INFO-FLOW: Append model PE_44
INFO-FLOW: Append model PE_45
INFO-FLOW: Append model PE_46
INFO-FLOW: Append model PE_47
INFO-FLOW: Append model PE_48
INFO-FLOW: Append model PE_49
INFO-FLOW: Append model PE_50
INFO-FLOW: Append model PE_51
INFO-FLOW: Append model PE_52
INFO-FLOW: Append model PE_53
INFO-FLOW: Append model PE_54
INFO-FLOW: Append model PE_55
INFO-FLOW: Append model PE_56
INFO-FLOW: Append model PE_57
INFO-FLOW: Append model PE_58
INFO-FLOW: Append model PE_59
INFO-FLOW: Append model PE_60
INFO-FLOW: Append model PE_61
INFO-FLOW: Append model PE_62
INFO-FLOW: Append model PE_63
INFO-FLOW: Append model PE_64
INFO-FLOW: Append model PE_65
INFO-FLOW: Append model PE_66
INFO-FLOW: Append model PE_67
INFO-FLOW: Append model PE_68
INFO-FLOW: Append model PE_69
INFO-FLOW: Append model PE_70
INFO-FLOW: Append model PE_71
INFO-FLOW: Append model PE_72
INFO-FLOW: Append model PE_73
INFO-FLOW: Append model PE_74
INFO-FLOW: Append model PE_75
INFO-FLOW: Append model PE_76
INFO-FLOW: Append model PE_77
INFO-FLOW: Append model PE_78
INFO-FLOW: Append model PE_79
INFO-FLOW: Append model PE_80
INFO-FLOW: Append model PE_81
INFO-FLOW: Append model PE_82
INFO-FLOW: Append model PE_83
INFO-FLOW: Append model PE_84
INFO-FLOW: Append model PE_85
INFO-FLOW: Append model PE_86
INFO-FLOW: Append model PE_87
INFO-FLOW: Append model PE_88
INFO-FLOW: Append model PE_89
INFO-FLOW: Append model PE_90
INFO-FLOW: Append model PE_91
INFO-FLOW: Append model PE_92
INFO-FLOW: Append model PE_93
INFO-FLOW: Append model PE_94
INFO-FLOW: Append model PE_95
INFO-FLOW: Append model PE_96
INFO-FLOW: Append model PE_97
INFO-FLOW: Append model PE_98
INFO-FLOW: Append model PE_99
INFO-FLOW: Append model PE_100
INFO-FLOW: Append model PE_101
INFO-FLOW: Append model PE_102
INFO-FLOW: Append model PE_103
INFO-FLOW: Append model PE_104
INFO-FLOW: Append model PE_105
INFO-FLOW: Append model PE_106
INFO-FLOW: Append model PE_107
INFO-FLOW: Append model PE_108
INFO-FLOW: Append model PE_109
INFO-FLOW: Append model PE_110
INFO-FLOW: Append model PE_111
INFO-FLOW: Append model PE_112
INFO-FLOW: Append model PE_113
INFO-FLOW: Append model PE_114
INFO-FLOW: Append model PE_115
INFO-FLOW: Append model PE_116
INFO-FLOW: Append model PE_117
INFO-FLOW: Append model PE_118
INFO-FLOW: Append model PE_119
INFO-FLOW: Append model PE_120
INFO-FLOW: Append model PE_121
INFO-FLOW: Append model PE_122
INFO-FLOW: Append model PE_123
INFO-FLOW: Append model PE_124
INFO-FLOW: Append model PE_125
INFO-FLOW: Append model PE_126
INFO-FLOW: Append model PE_127
INFO-FLOW: Append model PE_128
INFO-FLOW: Append model PE_129
INFO-FLOW: Append model PE_130
INFO-FLOW: Append model PE_131
INFO-FLOW: Append model PE_132
INFO-FLOW: Append model PE_133
INFO-FLOW: Append model PE_134
INFO-FLOW: Append model PE_135
INFO-FLOW: Append model PE_136
INFO-FLOW: Append model PE_137
INFO-FLOW: Append model PE_138
INFO-FLOW: Append model PE_139
INFO-FLOW: Append model PE_140
INFO-FLOW: Append model PE_141
INFO-FLOW: Append model PE_142
INFO-FLOW: Append model PE_143
INFO-FLOW: Append model systolic_array_Loop_data_drain_AB_proc3
INFO-FLOW: Append model systolic_array_Block_for_end118_proc
INFO-FLOW: Append model systolic_array_Loop_data_drain_C_proc
INFO-FLOW: Append model systolic_array
INFO-FLOW: Append model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc
INFO-FLOW: Append model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc5
INFO-FLOW: Append model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc6
INFO-FLOW: Append model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc7
INFO-FLOW: Append model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc8
INFO-FLOW: Append model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc9
INFO-FLOW: Append model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc10
INFO-FLOW: Append model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc11
INFO-FLOW: Append model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc12
INFO-FLOW: Append model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc13
INFO-FLOW: Append model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: Append model VITIS_LOOP_39_4_proc14
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_19_1
INFO-FLOW: Append model gemm_systolic_array
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_fadd_32ns_32ns_32_5_full_dsp_1 gemm_systolic_array_fmul_32ns_32ns_32_4_max_dsp_1 gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_mux_124_32_1_1 gemm_systolic_array_flow_control_loop_pipe gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d24_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d23_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d22_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d21_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d20_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d19_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d18_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d17_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d16_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d15_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d14_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d23_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d22_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d21_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d20_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d19_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d18_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d17_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d16_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d15_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d14_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d12_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d22_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d21_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d20_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d19_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d18_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d17_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d16_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d15_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d14_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d12_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d11_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d21_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d20_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d19_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d18_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d17_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d16_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d15_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d14_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d12_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d11_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d10_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d20_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d19_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d18_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d17_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d16_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d15_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d14_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d12_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d11_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d10_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d9_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d19_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d18_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d17_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d16_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d15_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d14_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d12_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d11_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d10_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d9_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d8_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d18_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d17_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d16_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d15_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d14_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d12_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d11_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d10_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d9_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d8_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d7_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d17_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d16_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d15_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d14_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d12_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d11_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d10_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d9_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d8_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d7_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d6_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d16_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d15_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d14_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d12_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d11_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d10_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d9_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d8_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d7_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d6_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d5_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d15_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d14_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d12_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d11_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d10_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d9_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d8_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d7_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d6_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d5_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d4_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d14_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d12_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d11_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d10_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d9_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d8_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d7_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d6_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d5_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d4_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d3_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d13_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d12_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d11_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d10_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d9_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d8_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d7_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d6_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d5_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d4_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d3_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_fifo_w32_d2_S gemm_systolic_array_start_for_PE_U0 gemm_systolic_array_start_for_PE_1_U0 gemm_systolic_array_start_for_PE_2_U0 gemm_systolic_array_start_for_PE_3_U0 gemm_systolic_array_start_for_PE_4_U0 gemm_systolic_array_start_for_PE_5_U0 gemm_systolic_array_start_for_PE_6_U0 gemm_systolic_array_start_for_PE_7_U0 gemm_systolic_array_start_for_PE_8_U0 gemm_systolic_array_start_for_PE_9_U0 gemm_systolic_array_start_for_PE_10_U0 gemm_systolic_array_start_for_PE_11_U0 gemm_systolic_array_start_for_PE_12_U0 gemm_systolic_array_start_for_PE_24_U0 gemm_systolic_array_start_for_PE_36_U0 gemm_systolic_array_start_for_PE_48_U0 gemm_systolic_array_start_for_PE_60_U0 gemm_systolic_array_start_for_PE_72_U0 gemm_systolic_array_start_for_PE_84_U0 gemm_systolic_array_start_for_PE_96_U0 gemm_systolic_array_start_for_PE_108_U0 gemm_systolic_array_start_for_PE_120_U0 gemm_systolic_array_start_for_PE_132_U0 gemm_systolic_array_start_for_PE_13_U0 gemm_systolic_array_start_for_PE_14_U0 gemm_systolic_array_start_for_PE_15_U0 gemm_systolic_array_start_for_PE_16_U0 gemm_systolic_array_start_for_PE_17_U0 gemm_systolic_array_start_for_PE_18_U0 gemm_systolic_array_start_for_PE_19_U0 gemm_systolic_array_start_for_PE_20_U0 gemm_systolic_array_start_for_PE_21_U0 gemm_systolic_array_start_for_PE_22_U0 gemm_systolic_array_start_for_PE_23_U0 gemm_systolic_array_start_for_systolic_array_Loop_data_drain_AB_proc3_U0 gemm_systolic_array_start_for_PE_26_U0 gemm_systolic_array_start_for_PE_27_U0 gemm_systolic_array_start_for_PE_28_U0 gemm_systolic_array_start_for_PE_29_U0 gemm_systolic_array_start_for_PE_30_U0 gemm_systolic_array_start_for_PE_31_U0 gemm_systolic_array_start_for_PE_32_U0 gemm_systolic_array_start_for_PE_33_U0 gemm_systolic_array_start_for_PE_34_U0 gemm_systolic_array_start_for_PE_35_U0 gemm_systolic_array_start_for_PE_25_U0 gemm_systolic_array_start_for_PE_39_U0 gemm_systolic_array_start_for_PE_40_U0 gemm_systolic_array_start_for_PE_41_U0 gemm_systolic_array_start_for_PE_42_U0 gemm_systolic_array_start_for_PE_43_U0 gemm_systolic_array_start_for_PE_44_U0 gemm_systolic_array_start_for_PE_45_U0 gemm_systolic_array_start_for_PE_46_U0 gemm_systolic_array_start_for_PE_47_U0 gemm_systolic_array_start_for_PE_37_U0 gemm_systolic_array_start_for_PE_38_U0 gemm_systolic_array_start_for_PE_52_U0 gemm_systolic_array_start_for_PE_53_U0 gemm_systolic_array_start_for_PE_54_U0 gemm_systolic_array_start_for_PE_55_U0 gemm_systolic_array_start_for_PE_56_U0 gemm_systolic_array_start_for_PE_57_U0 gemm_systolic_array_start_for_PE_58_U0 gemm_systolic_array_start_for_PE_59_U0 gemm_systolic_array_start_for_PE_49_U0 gemm_systolic_array_start_for_PE_50_U0 gemm_systolic_array_start_for_PE_51_U0 gemm_systolic_array_start_for_PE_65_U0 gemm_systolic_array_start_for_PE_66_U0 gemm_systolic_array_start_for_PE_67_U0 gemm_systolic_array_start_for_PE_68_U0 gemm_systolic_array_start_for_PE_69_U0 gemm_systolic_array_start_for_PE_70_U0 gemm_systolic_array_start_for_PE_71_U0 gemm_systolic_array_start_for_PE_61_U0 gemm_systolic_array_start_for_PE_62_U0 gemm_systolic_array_start_for_PE_63_U0 gemm_systolic_array_start_for_PE_64_U0 gemm_systolic_array_start_for_PE_78_U0 gemm_systolic_array_start_for_PE_79_U0 gemm_systolic_array_start_for_PE_80_U0 gemm_systolic_array_start_for_PE_81_U0 gemm_systolic_array_start_for_PE_82_U0 gemm_systolic_array_start_for_PE_83_U0 gemm_systolic_array_start_for_PE_73_U0 gemm_systolic_array_start_for_PE_74_U0 gemm_systolic_array_start_for_PE_75_U0 gemm_systolic_array_start_for_PE_76_U0 gemm_systolic_array_start_for_PE_77_U0 gemm_systolic_array_start_for_PE_91_U0 gemm_systolic_array_start_for_PE_92_U0 gemm_systolic_array_start_for_PE_93_U0 gemm_systolic_array_start_for_PE_94_U0 gemm_systolic_array_start_for_PE_95_U0 gemm_systolic_array_start_for_PE_85_U0 gemm_systolic_array_start_for_PE_86_U0 gemm_systolic_array_start_for_PE_87_U0 gemm_systolic_array_start_for_PE_88_U0 gemm_systolic_array_start_for_PE_89_U0 gemm_systolic_array_start_for_PE_90_U0 gemm_systolic_array_start_for_PE_104_U0 gemm_systolic_array_start_for_PE_105_U0 gemm_systolic_array_start_for_PE_106_U0 gemm_systolic_array_start_for_PE_107_U0 gemm_systolic_array_start_for_PE_97_U0 gemm_systolic_array_start_for_PE_98_U0 gemm_systolic_array_start_for_PE_99_U0 gemm_systolic_array_start_for_PE_100_U0 gemm_systolic_array_start_for_PE_101_U0 gemm_systolic_array_start_for_PE_102_U0 gemm_systolic_array_start_for_PE_103_U0 gemm_systolic_array_start_for_PE_117_U0 gemm_systolic_array_start_for_PE_118_U0 gemm_systolic_array_start_for_PE_119_U0 gemm_systolic_array_start_for_PE_109_U0 gemm_systolic_array_start_for_PE_110_U0 gemm_systolic_array_start_for_PE_111_U0 gemm_systolic_array_start_for_PE_112_U0 gemm_systolic_array_start_for_PE_113_U0 gemm_systolic_array_start_for_PE_114_U0 gemm_systolic_array_start_for_PE_115_U0 gemm_systolic_array_start_for_PE_116_U0 gemm_systolic_array_start_for_PE_130_U0 gemm_systolic_array_start_for_PE_131_U0 gemm_systolic_array_start_for_PE_121_U0 gemm_systolic_array_start_for_PE_122_U0 gemm_systolic_array_start_for_PE_123_U0 gemm_systolic_array_start_for_PE_124_U0 gemm_systolic_array_start_for_PE_125_U0 gemm_systolic_array_start_for_PE_126_U0 gemm_systolic_array_start_for_PE_127_U0 gemm_systolic_array_start_for_PE_128_U0 gemm_systolic_array_start_for_PE_129_U0 gemm_systolic_array_start_for_PE_143_U0 gemm_systolic_array_start_for_PE_133_U0 gemm_systolic_array_start_for_PE_134_U0 gemm_systolic_array_start_for_PE_135_U0 gemm_systolic_array_start_for_PE_136_U0 gemm_systolic_array_start_for_PE_137_U0 gemm_systolic_array_start_for_PE_138_U0 gemm_systolic_array_start_for_PE_139_U0 gemm_systolic_array_start_for_PE_140_U0 gemm_systolic_array_start_for_PE_141_U0 gemm_systolic_array_start_for_PE_142_U0 gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_flow_control_loop_pipe_sequential_init gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w6_d3_S gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_fifo_w32_d2_S_x gemm_systolic_array_start_for_systolic_array_U0 init_block_AB_proc_Pipeline_init_block_AB init_block_AB_proc systolic_array_Loop_data_load_AB_proc2 PE PE_1 PE_2 PE_3 PE_4 PE_5 PE_6 PE_7 PE_8 PE_9 PE_10 PE_11 PE_12 PE_13 PE_14 PE_15 PE_16 PE_17 PE_18 PE_19 PE_20 PE_21 PE_22 PE_23 PE_24 PE_25 PE_26 PE_27 PE_28 PE_29 PE_30 PE_31 PE_32 PE_33 PE_34 PE_35 PE_36 PE_37 PE_38 PE_39 PE_40 PE_41 PE_42 PE_43 PE_44 PE_45 PE_46 PE_47 PE_48 PE_49 PE_50 PE_51 PE_52 PE_53 PE_54 PE_55 PE_56 PE_57 PE_58 PE_59 PE_60 PE_61 PE_62 PE_63 PE_64 PE_65 PE_66 PE_67 PE_68 PE_69 PE_70 PE_71 PE_72 PE_73 PE_74 PE_75 PE_76 PE_77 PE_78 PE_79 PE_80 PE_81 PE_82 PE_83 PE_84 PE_85 PE_86 PE_87 PE_88 PE_89 PE_90 PE_91 PE_92 PE_93 PE_94 PE_95 PE_96 PE_97 PE_98 PE_99 PE_100 PE_101 PE_102 PE_103 PE_104 PE_105 PE_106 PE_107 PE_108 PE_109 PE_110 PE_111 PE_112 PE_113 PE_114 PE_115 PE_116 PE_117 PE_118 PE_119 PE_120 PE_121 PE_122 PE_123 PE_124 PE_125 PE_126 PE_127 PE_128 PE_129 PE_130 PE_131 PE_132 PE_133 PE_134 PE_135 PE_136 PE_137 PE_138 PE_139 PE_140 PE_141 PE_142 PE_143 systolic_array_Loop_data_drain_AB_proc3 systolic_array_Block_for_end118_proc systolic_array_Loop_data_drain_C_proc systolic_array VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc4 VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc5 VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc6 VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc7 VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc8 VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc9 VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc10 VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc11 VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc12 VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc13 VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc14 dataflow_in_loop_VITIS_LOOP_19_1 gemm_systolic_array
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model gemm_systolic_array_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_mux_124_32_1_1
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d24_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d23_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d22_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d21_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d20_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d23_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d22_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d21_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d20_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d22_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d21_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d20_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d21_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d20_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d20_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d19_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d18_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d17_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d6_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d16_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d6_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d5_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d15_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d6_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d5_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d4_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d14_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d6_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d5_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d4_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d13_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d12_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d11_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d10_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d9_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d8_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d7_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d6_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d5_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d4_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_1_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_2_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_3_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_4_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_5_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_6_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_7_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_8_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_9_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_10_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_11_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_12_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_24_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_36_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_48_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_60_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_72_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_84_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_96_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_108_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_120_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_132_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_13_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_14_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_15_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_16_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_17_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_18_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_19_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_20_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_21_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_22_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_23_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_systolic_array_Loop_data_drain_AB_proc3_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_26_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_27_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_28_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_29_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_30_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_31_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_32_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_33_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_34_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_35_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_25_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_39_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_40_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_41_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_42_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_43_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_44_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_45_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_46_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_47_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_37_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_38_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_52_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_53_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_54_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_55_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_56_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_57_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_58_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_59_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_49_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_50_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_51_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_65_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_66_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_67_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_68_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_69_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_70_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_71_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_61_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_62_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_63_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_64_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_78_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_79_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_80_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_81_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_82_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_83_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_73_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_74_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_75_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_76_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_77_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_91_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_92_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_93_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_94_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_95_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_85_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_86_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_87_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_88_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_89_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_90_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_104_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_105_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_106_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_107_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_97_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_98_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_99_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_100_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_101_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_102_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_103_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_117_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_118_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_119_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_109_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_110_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_111_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_112_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_113_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_114_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_115_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_116_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_130_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_131_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_121_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_122_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_123_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_124_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_125_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_126_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_127_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_128_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_129_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_143_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_133_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_134_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_135_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_136_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_137_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_138_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_139_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_140_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_141_U0
INFO-FLOW: To file: write model gemm_systolic_array_start_for_PE_142_U0
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w6_d3_S
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_fifo_w32_d2_S_x
INFO-FLOW: To file: write model gemm_systolic_array_start_for_systolic_array_U0
INFO-FLOW: To file: write model init_block_AB_proc_Pipeline_init_block_AB
INFO-FLOW: To file: write model init_block_AB_proc
INFO-FLOW: To file: write model systolic_array_Loop_data_load_AB_proc2
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_1
INFO-FLOW: To file: write model PE_2
INFO-FLOW: To file: write model PE_3
INFO-FLOW: To file: write model PE_4
INFO-FLOW: To file: write model PE_5
INFO-FLOW: To file: write model PE_6
INFO-FLOW: To file: write model PE_7
INFO-FLOW: To file: write model PE_8
INFO-FLOW: To file: write model PE_9
INFO-FLOW: To file: write model PE_10
INFO-FLOW: To file: write model PE_11
INFO-FLOW: To file: write model PE_12
INFO-FLOW: To file: write model PE_13
INFO-FLOW: To file: write model PE_14
INFO-FLOW: To file: write model PE_15
INFO-FLOW: To file: write model PE_16
INFO-FLOW: To file: write model PE_17
INFO-FLOW: To file: write model PE_18
INFO-FLOW: To file: write model PE_19
INFO-FLOW: To file: write model PE_20
INFO-FLOW: To file: write model PE_21
INFO-FLOW: To file: write model PE_22
INFO-FLOW: To file: write model PE_23
INFO-FLOW: To file: write model PE_24
INFO-FLOW: To file: write model PE_25
INFO-FLOW: To file: write model PE_26
INFO-FLOW: To file: write model PE_27
INFO-FLOW: To file: write model PE_28
INFO-FLOW: To file: write model PE_29
INFO-FLOW: To file: write model PE_30
INFO-FLOW: To file: write model PE_31
INFO-FLOW: To file: write model PE_32
INFO-FLOW: To file: write model PE_33
INFO-FLOW: To file: write model PE_34
INFO-FLOW: To file: write model PE_35
INFO-FLOW: To file: write model PE_36
INFO-FLOW: To file: write model PE_37
INFO-FLOW: To file: write model PE_38
INFO-FLOW: To file: write model PE_39
INFO-FLOW: To file: write model PE_40
INFO-FLOW: To file: write model PE_41
INFO-FLOW: To file: write model PE_42
INFO-FLOW: To file: write model PE_43
INFO-FLOW: To file: write model PE_44
INFO-FLOW: To file: write model PE_45
INFO-FLOW: To file: write model PE_46
INFO-FLOW: To file: write model PE_47
INFO-FLOW: To file: write model PE_48
INFO-FLOW: To file: write model PE_49
INFO-FLOW: To file: write model PE_50
INFO-FLOW: To file: write model PE_51
INFO-FLOW: To file: write model PE_52
INFO-FLOW: To file: write model PE_53
INFO-FLOW: To file: write model PE_54
INFO-FLOW: To file: write model PE_55
INFO-FLOW: To file: write model PE_56
INFO-FLOW: To file: write model PE_57
INFO-FLOW: To file: write model PE_58
INFO-FLOW: To file: write model PE_59
INFO-FLOW: To file: write model PE_60
INFO-FLOW: To file: write model PE_61
INFO-FLOW: To file: write model PE_62
INFO-FLOW: To file: write model PE_63
INFO-FLOW: To file: write model PE_64
INFO-FLOW: To file: write model PE_65
INFO-FLOW: To file: write model PE_66
INFO-FLOW: To file: write model PE_67
INFO-FLOW: To file: write model PE_68
INFO-FLOW: To file: write model PE_69
INFO-FLOW: To file: write model PE_70
INFO-FLOW: To file: write model PE_71
INFO-FLOW: To file: write model PE_72
INFO-FLOW: To file: write model PE_73
INFO-FLOW: To file: write model PE_74
INFO-FLOW: To file: write model PE_75
INFO-FLOW: To file: write model PE_76
INFO-FLOW: To file: write model PE_77
INFO-FLOW: To file: write model PE_78
INFO-FLOW: To file: write model PE_79
INFO-FLOW: To file: write model PE_80
INFO-FLOW: To file: write model PE_81
INFO-FLOW: To file: write model PE_82
INFO-FLOW: To file: write model PE_83
INFO-FLOW: To file: write model PE_84
INFO-FLOW: To file: write model PE_85
INFO-FLOW: To file: write model PE_86
INFO-FLOW: To file: write model PE_87
INFO-FLOW: To file: write model PE_88
INFO-FLOW: To file: write model PE_89
INFO-FLOW: To file: write model PE_90
INFO-FLOW: To file: write model PE_91
INFO-FLOW: To file: write model PE_92
INFO-FLOW: To file: write model PE_93
INFO-FLOW: To file: write model PE_94
INFO-FLOW: To file: write model PE_95
INFO-FLOW: To file: write model PE_96
INFO-FLOW: To file: write model PE_97
INFO-FLOW: To file: write model PE_98
INFO-FLOW: To file: write model PE_99
INFO-FLOW: To file: write model PE_100
INFO-FLOW: To file: write model PE_101
INFO-FLOW: To file: write model PE_102
INFO-FLOW: To file: write model PE_103
INFO-FLOW: To file: write model PE_104
INFO-FLOW: To file: write model PE_105
INFO-FLOW: To file: write model PE_106
INFO-FLOW: To file: write model PE_107
INFO-FLOW: To file: write model PE_108
INFO-FLOW: To file: write model PE_109
INFO-FLOW: To file: write model PE_110
INFO-FLOW: To file: write model PE_111
INFO-FLOW: To file: write model PE_112
INFO-FLOW: To file: write model PE_113
INFO-FLOW: To file: write model PE_114
INFO-FLOW: To file: write model PE_115
INFO-FLOW: To file: write model PE_116
INFO-FLOW: To file: write model PE_117
INFO-FLOW: To file: write model PE_118
INFO-FLOW: To file: write model PE_119
INFO-FLOW: To file: write model PE_120
INFO-FLOW: To file: write model PE_121
INFO-FLOW: To file: write model PE_122
INFO-FLOW: To file: write model PE_123
INFO-FLOW: To file: write model PE_124
INFO-FLOW: To file: write model PE_125
INFO-FLOW: To file: write model PE_126
INFO-FLOW: To file: write model PE_127
INFO-FLOW: To file: write model PE_128
INFO-FLOW: To file: write model PE_129
INFO-FLOW: To file: write model PE_130
INFO-FLOW: To file: write model PE_131
INFO-FLOW: To file: write model PE_132
INFO-FLOW: To file: write model PE_133
INFO-FLOW: To file: write model PE_134
INFO-FLOW: To file: write model PE_135
INFO-FLOW: To file: write model PE_136
INFO-FLOW: To file: write model PE_137
INFO-FLOW: To file: write model PE_138
INFO-FLOW: To file: write model PE_139
INFO-FLOW: To file: write model PE_140
INFO-FLOW: To file: write model PE_141
INFO-FLOW: To file: write model PE_142
INFO-FLOW: To file: write model PE_143
INFO-FLOW: To file: write model systolic_array_Loop_data_drain_AB_proc3
INFO-FLOW: To file: write model systolic_array_Block_for_end118_proc
INFO-FLOW: To file: write model systolic_array_Loop_data_drain_C_proc
INFO-FLOW: To file: write model systolic_array
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc5
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc6
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc7
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc8
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc9
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc10
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc11
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc12
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc13
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4
INFO-FLOW: To file: write model VITIS_LOOP_39_4_proc14
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_19_1
INFO-FLOW: To file: write model gemm_systolic_array
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/vlog' tclDir='/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db' modelList='gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_fadd_32ns_32ns_32_5_full_dsp_1
gemm_systolic_array_fmul_32ns_32ns_32_4_max_dsp_1
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_mux_124_32_1_1
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d24_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d23_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d22_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d21_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d20_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d23_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d22_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d21_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d20_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d22_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d21_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d20_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d21_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d20_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d20_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d6_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d6_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d5_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d6_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d5_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d4_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d6_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d5_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d4_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d3_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d6_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d5_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d4_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d3_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_start_for_PE_U0
gemm_systolic_array_start_for_PE_1_U0
gemm_systolic_array_start_for_PE_2_U0
gemm_systolic_array_start_for_PE_3_U0
gemm_systolic_array_start_for_PE_4_U0
gemm_systolic_array_start_for_PE_5_U0
gemm_systolic_array_start_for_PE_6_U0
gemm_systolic_array_start_for_PE_7_U0
gemm_systolic_array_start_for_PE_8_U0
gemm_systolic_array_start_for_PE_9_U0
gemm_systolic_array_start_for_PE_10_U0
gemm_systolic_array_start_for_PE_11_U0
gemm_systolic_array_start_for_PE_12_U0
gemm_systolic_array_start_for_PE_24_U0
gemm_systolic_array_start_for_PE_36_U0
gemm_systolic_array_start_for_PE_48_U0
gemm_systolic_array_start_for_PE_60_U0
gemm_systolic_array_start_for_PE_72_U0
gemm_systolic_array_start_for_PE_84_U0
gemm_systolic_array_start_for_PE_96_U0
gemm_systolic_array_start_for_PE_108_U0
gemm_systolic_array_start_for_PE_120_U0
gemm_systolic_array_start_for_PE_132_U0
gemm_systolic_array_start_for_PE_13_U0
gemm_systolic_array_start_for_PE_14_U0
gemm_systolic_array_start_for_PE_15_U0
gemm_systolic_array_start_for_PE_16_U0
gemm_systolic_array_start_for_PE_17_U0
gemm_systolic_array_start_for_PE_18_U0
gemm_systolic_array_start_for_PE_19_U0
gemm_systolic_array_start_for_PE_20_U0
gemm_systolic_array_start_for_PE_21_U0
gemm_systolic_array_start_for_PE_22_U0
gemm_systolic_array_start_for_PE_23_U0
gemm_systolic_array_start_for_systolic_array_Loop_data_drain_AB_proc3_U0
gemm_systolic_array_start_for_PE_26_U0
gemm_systolic_array_start_for_PE_27_U0
gemm_systolic_array_start_for_PE_28_U0
gemm_systolic_array_start_for_PE_29_U0
gemm_systolic_array_start_for_PE_30_U0
gemm_systolic_array_start_for_PE_31_U0
gemm_systolic_array_start_for_PE_32_U0
gemm_systolic_array_start_for_PE_33_U0
gemm_systolic_array_start_for_PE_34_U0
gemm_systolic_array_start_for_PE_35_U0
gemm_systolic_array_start_for_PE_25_U0
gemm_systolic_array_start_for_PE_39_U0
gemm_systolic_array_start_for_PE_40_U0
gemm_systolic_array_start_for_PE_41_U0
gemm_systolic_array_start_for_PE_42_U0
gemm_systolic_array_start_for_PE_43_U0
gemm_systolic_array_start_for_PE_44_U0
gemm_systolic_array_start_for_PE_45_U0
gemm_systolic_array_start_for_PE_46_U0
gemm_systolic_array_start_for_PE_47_U0
gemm_systolic_array_start_for_PE_37_U0
gemm_systolic_array_start_for_PE_38_U0
gemm_systolic_array_start_for_PE_52_U0
gemm_systolic_array_start_for_PE_53_U0
gemm_systolic_array_start_for_PE_54_U0
gemm_systolic_array_start_for_PE_55_U0
gemm_systolic_array_start_for_PE_56_U0
gemm_systolic_array_start_for_PE_57_U0
gemm_systolic_array_start_for_PE_58_U0
gemm_systolic_array_start_for_PE_59_U0
gemm_systolic_array_start_for_PE_49_U0
gemm_systolic_array_start_for_PE_50_U0
gemm_systolic_array_start_for_PE_51_U0
gemm_systolic_array_start_for_PE_65_U0
gemm_systolic_array_start_for_PE_66_U0
gemm_systolic_array_start_for_PE_67_U0
gemm_systolic_array_start_for_PE_68_U0
gemm_systolic_array_start_for_PE_69_U0
gemm_systolic_array_start_for_PE_70_U0
gemm_systolic_array_start_for_PE_71_U0
gemm_systolic_array_start_for_PE_61_U0
gemm_systolic_array_start_for_PE_62_U0
gemm_systolic_array_start_for_PE_63_U0
gemm_systolic_array_start_for_PE_64_U0
gemm_systolic_array_start_for_PE_78_U0
gemm_systolic_array_start_for_PE_79_U0
gemm_systolic_array_start_for_PE_80_U0
gemm_systolic_array_start_for_PE_81_U0
gemm_systolic_array_start_for_PE_82_U0
gemm_systolic_array_start_for_PE_83_U0
gemm_systolic_array_start_for_PE_73_U0
gemm_systolic_array_start_for_PE_74_U0
gemm_systolic_array_start_for_PE_75_U0
gemm_systolic_array_start_for_PE_76_U0
gemm_systolic_array_start_for_PE_77_U0
gemm_systolic_array_start_for_PE_91_U0
gemm_systolic_array_start_for_PE_92_U0
gemm_systolic_array_start_for_PE_93_U0
gemm_systolic_array_start_for_PE_94_U0
gemm_systolic_array_start_for_PE_95_U0
gemm_systolic_array_start_for_PE_85_U0
gemm_systolic_array_start_for_PE_86_U0
gemm_systolic_array_start_for_PE_87_U0
gemm_systolic_array_start_for_PE_88_U0
gemm_systolic_array_start_for_PE_89_U0
gemm_systolic_array_start_for_PE_90_U0
gemm_systolic_array_start_for_PE_104_U0
gemm_systolic_array_start_for_PE_105_U0
gemm_systolic_array_start_for_PE_106_U0
gemm_systolic_array_start_for_PE_107_U0
gemm_systolic_array_start_for_PE_97_U0
gemm_systolic_array_start_for_PE_98_U0
gemm_systolic_array_start_for_PE_99_U0
gemm_systolic_array_start_for_PE_100_U0
gemm_systolic_array_start_for_PE_101_U0
gemm_systolic_array_start_for_PE_102_U0
gemm_systolic_array_start_for_PE_103_U0
gemm_systolic_array_start_for_PE_117_U0
gemm_systolic_array_start_for_PE_118_U0
gemm_systolic_array_start_for_PE_119_U0
gemm_systolic_array_start_for_PE_109_U0
gemm_systolic_array_start_for_PE_110_U0
gemm_systolic_array_start_for_PE_111_U0
gemm_systolic_array_start_for_PE_112_U0
gemm_systolic_array_start_for_PE_113_U0
gemm_systolic_array_start_for_PE_114_U0
gemm_systolic_array_start_for_PE_115_U0
gemm_systolic_array_start_for_PE_116_U0
gemm_systolic_array_start_for_PE_130_U0
gemm_systolic_array_start_for_PE_131_U0
gemm_systolic_array_start_for_PE_121_U0
gemm_systolic_array_start_for_PE_122_U0
gemm_systolic_array_start_for_PE_123_U0
gemm_systolic_array_start_for_PE_124_U0
gemm_systolic_array_start_for_PE_125_U0
gemm_systolic_array_start_for_PE_126_U0
gemm_systolic_array_start_for_PE_127_U0
gemm_systolic_array_start_for_PE_128_U0
gemm_systolic_array_start_for_PE_129_U0
gemm_systolic_array_start_for_PE_143_U0
gemm_systolic_array_start_for_PE_133_U0
gemm_systolic_array_start_for_PE_134_U0
gemm_systolic_array_start_for_PE_135_U0
gemm_systolic_array_start_for_PE_136_U0
gemm_systolic_array_start_for_PE_137_U0
gemm_systolic_array_start_for_PE_138_U0
gemm_systolic_array_start_for_PE_139_U0
gemm_systolic_array_start_for_PE_140_U0
gemm_systolic_array_start_for_PE_141_U0
gemm_systolic_array_start_for_PE_142_U0
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_start_for_systolic_array_U0
init_block_AB_proc_Pipeline_init_block_AB
init_block_AB_proc
systolic_array_Loop_data_load_AB_proc2
PE
PE_1
PE_2
PE_3
PE_4
PE_5
PE_6
PE_7
PE_8
PE_9
PE_10
PE_11
PE_12
PE_13
PE_14
PE_15
PE_16
PE_17
PE_18
PE_19
PE_20
PE_21
PE_22
PE_23
PE_24
PE_25
PE_26
PE_27
PE_28
PE_29
PE_30
PE_31
PE_32
PE_33
PE_34
PE_35
PE_36
PE_37
PE_38
PE_39
PE_40
PE_41
PE_42
PE_43
PE_44
PE_45
PE_46
PE_47
PE_48
PE_49
PE_50
PE_51
PE_52
PE_53
PE_54
PE_55
PE_56
PE_57
PE_58
PE_59
PE_60
PE_61
PE_62
PE_63
PE_64
PE_65
PE_66
PE_67
PE_68
PE_69
PE_70
PE_71
PE_72
PE_73
PE_74
PE_75
PE_76
PE_77
PE_78
PE_79
PE_80
PE_81
PE_82
PE_83
PE_84
PE_85
PE_86
PE_87
PE_88
PE_89
PE_90
PE_91
PE_92
PE_93
PE_94
PE_95
PE_96
PE_97
PE_98
PE_99
PE_100
PE_101
PE_102
PE_103
PE_104
PE_105
PE_106
PE_107
PE_108
PE_109
PE_110
PE_111
PE_112
PE_113
PE_114
PE_115
PE_116
PE_117
PE_118
PE_119
PE_120
PE_121
PE_122
PE_123
PE_124
PE_125
PE_126
PE_127
PE_128
PE_129
PE_130
PE_131
PE_132
PE_133
PE_134
PE_135
PE_136
PE_137
PE_138
PE_139
PE_140
PE_141
PE_142
PE_143
systolic_array_Loop_data_drain_AB_proc3
systolic_array_Block_for_end118_proc
systolic_array_Loop_data_drain_C_proc
systolic_array
VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc
VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc4
VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc5
VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc6
VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc7
VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc8
VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc9
VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc10
VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc11
VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc12
VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc13
VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc14
dataflow_in_loop_VITIS_LOOP_19_1
gemm_systolic_array
' expOnly='0'
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc_Pipeline_init_block_AB.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_load_AB_proc2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_6.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_7.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_8.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_9.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_10.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_11.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_12.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_13.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_14.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_15.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_16.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_17.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_18.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_19.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_20.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_21.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_22.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_23.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_24.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_25.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_26.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_27.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_28.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_29.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_30.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_31.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_32.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_33.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_34.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_35.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_36.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_37.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_38.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_39.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_40.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_41.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_42.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_43.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_44.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_45.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_46.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_47.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_48.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_49.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_50.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_51.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_52.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_53.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_54.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_55.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_56.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_57.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_58.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_59.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_60.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_61.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_62.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_63.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_64.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_65.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_66.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_67.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_68.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_69.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_70.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_71.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_72.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_73.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_74.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_75.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_76.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_77.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_78.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_79.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_80.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_81.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_82.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_83.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_84.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_85.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_86.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_87.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_88.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_89.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_90.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_91.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_92.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_93.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_94.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_95.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_96.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_97.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_98.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_99.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_100.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_101.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_102.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_103.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_104.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_105.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_106.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_107.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_108.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_109.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_110.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_111.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_112.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_113.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_114.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_115.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_116.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_117.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_118.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_119.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_120.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_121.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_122.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_123.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_124.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_125.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_126.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_127.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_128.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_129.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_130.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_131.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_132.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_133.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_134.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_135.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_136.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_137.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_138.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_139.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_140.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_141.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_142.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_143.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_AB_proc3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Block_for_end118_proc.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_C_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_0_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_U(gemm_systolic_array_fifo_w32_d24_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_1_U(gemm_systolic_array_fifo_w32_d23_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_2_U(gemm_systolic_array_fifo_w32_d22_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_3_U(gemm_systolic_array_fifo_w32_d21_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_4_U(gemm_systolic_array_fifo_w32_d20_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_5_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_6_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_7_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_8_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_9_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_10_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_0_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_11_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_12_U(gemm_systolic_array_fifo_w32_d23_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_13_U(gemm_systolic_array_fifo_w32_d22_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_14_U(gemm_systolic_array_fifo_w32_d21_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_15_U(gemm_systolic_array_fifo_w32_d20_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_16_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_17_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_18_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_19_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_20_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_21_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_22_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_23_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_24_U(gemm_systolic_array_fifo_w32_d22_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_25_U(gemm_systolic_array_fifo_w32_d21_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_26_U(gemm_systolic_array_fifo_w32_d20_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_27_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_28_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_29_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_30_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_31_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_32_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_33_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_34_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_35_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_36_U(gemm_systolic_array_fifo_w32_d21_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_37_U(gemm_systolic_array_fifo_w32_d20_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_38_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_39_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_40_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_41_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_42_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_43_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_44_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_45_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_46_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_47_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_48_U(gemm_systolic_array_fifo_w32_d20_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_49_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_50_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_51_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_52_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_53_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_54_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_55_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_56_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_57_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_58_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_59_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_60_U(gemm_systolic_array_fifo_w32_d19_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_61_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_62_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_63_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_64_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_65_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_66_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_67_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_68_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_69_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_70_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_71_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_72_U(gemm_systolic_array_fifo_w32_d18_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_73_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_74_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_75_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_76_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_77_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_78_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_79_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_80_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_81_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_82_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_83_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_84_U(gemm_systolic_array_fifo_w32_d17_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_85_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_86_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_87_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_88_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_89_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_90_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_91_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_92_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_93_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_94_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_95_U(gemm_systolic_array_fifo_w32_d6_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_96_U(gemm_systolic_array_fifo_w32_d16_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_97_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_98_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_99_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_100_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_101_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_102_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_103_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_104_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_105_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_106_U(gemm_systolic_array_fifo_w32_d6_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_107_U(gemm_systolic_array_fifo_w32_d5_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_108_U(gemm_systolic_array_fifo_w32_d15_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_109_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_110_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_111_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_112_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_113_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_114_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_115_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_116_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_117_U(gemm_systolic_array_fifo_w32_d6_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_118_U(gemm_systolic_array_fifo_w32_d5_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_9_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_119_U(gemm_systolic_array_fifo_w32_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_120_U(gemm_systolic_array_fifo_w32_d14_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_121_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_122_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_123_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_124_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_125_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_126_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_127_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_128_U(gemm_systolic_array_fifo_w32_d6_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_129_U(gemm_systolic_array_fifo_w32_d5_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_130_U(gemm_systolic_array_fifo_w32_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_10_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_131_U(gemm_systolic_array_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_1_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_0_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_132_U(gemm_systolic_array_fifo_w32_d13_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_2_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_133_U(gemm_systolic_array_fifo_w32_d12_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_3_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_134_U(gemm_systolic_array_fifo_w32_d11_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_4_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_135_U(gemm_systolic_array_fifo_w32_d10_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_5_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_136_U(gemm_systolic_array_fifo_w32_d9_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_6_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_137_U(gemm_systolic_array_fifo_w32_d8_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_7_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_138_U(gemm_systolic_array_fifo_w32_d7_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_8_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_139_U(gemm_systolic_array_fifo_w32_d6_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_9_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_140_U(gemm_systolic_array_fifo_w32_d5_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_10_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_141_U(gemm_systolic_array_fifo_w32_d4_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_11_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_142_U(gemm_systolic_array_fifo_w32_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_11_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_12_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_143_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_1_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_2_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_3_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_4_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_5_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_6_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_7_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_8_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_9_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_10_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_11_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_12_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_13_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_14_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_15_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_16_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_17_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_18_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_19_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_20_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_21_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_22_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_23_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_24_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_25_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_26_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_27_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_28_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_29_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_30_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_31_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_32_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_33_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_34_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_35_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_36_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_37_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_38_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_39_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_40_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_41_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_42_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_43_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_44_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_45_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_46_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_47_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_48_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_49_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_50_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_51_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_52_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_53_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_54_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_55_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_56_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_57_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_58_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_59_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_60_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_61_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_62_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_63_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_64_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_65_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_66_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_67_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_68_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_69_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_70_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_71_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_72_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_73_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_74_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_75_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_76_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_77_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_78_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_79_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_80_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_81_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_82_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_83_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_84_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_85_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_86_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_87_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_88_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_89_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_90_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_91_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_92_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_93_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_94_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_95_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_96_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_97_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_98_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_99_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_100_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_101_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_102_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_103_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_104_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_105_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_106_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_107_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_108_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_109_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_110_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_111_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_112_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_113_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_114_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_115_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_116_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_117_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_118_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_119_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_120_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_121_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_122_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_123_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_124_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_125_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_126_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_127_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_128_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_129_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_130_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_131_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_132_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_133_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_134_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_135_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_136_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_137_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_138_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_139_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_140_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_141_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_142_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'C_143_load_loc_channel_U(gemm_systolic_array_fifo_w32_d2_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_U0_U(gemm_systolic_array_start_for_PE_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_1_U0_U(gemm_systolic_array_start_for_PE_1_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_2_U0_U(gemm_systolic_array_start_for_PE_2_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_3_U0_U(gemm_systolic_array_start_for_PE_3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_4_U0_U(gemm_systolic_array_start_for_PE_4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_5_U0_U(gemm_systolic_array_start_for_PE_5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_6_U0_U(gemm_systolic_array_start_for_PE_6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_7_U0_U(gemm_systolic_array_start_for_PE_7_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_8_U0_U(gemm_systolic_array_start_for_PE_8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_9_U0_U(gemm_systolic_array_start_for_PE_9_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_10_U0_U(gemm_systolic_array_start_for_PE_10_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_11_U0_U(gemm_systolic_array_start_for_PE_11_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_12_U0_U(gemm_systolic_array_start_for_PE_12_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_24_U0_U(gemm_systolic_array_start_for_PE_24_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_36_U0_U(gemm_systolic_array_start_for_PE_36_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_48_U0_U(gemm_systolic_array_start_for_PE_48_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_60_U0_U(gemm_systolic_array_start_for_PE_60_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_72_U0_U(gemm_systolic_array_start_for_PE_72_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_84_U0_U(gemm_systolic_array_start_for_PE_84_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_96_U0_U(gemm_systolic_array_start_for_PE_96_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_108_U0_U(gemm_systolic_array_start_for_PE_108_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_120_U0_U(gemm_systolic_array_start_for_PE_120_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_132_U0_U(gemm_systolic_array_start_for_PE_132_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_13_U0_U(gemm_systolic_array_start_for_PE_13_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_14_U0_U(gemm_systolic_array_start_for_PE_14_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_15_U0_U(gemm_systolic_array_start_for_PE_15_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_16_U0_U(gemm_systolic_array_start_for_PE_16_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_17_U0_U(gemm_systolic_array_start_for_PE_17_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_18_U0_U(gemm_systolic_array_start_for_PE_18_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_19_U0_U(gemm_systolic_array_start_for_PE_19_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_20_U0_U(gemm_systolic_array_start_for_PE_20_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_21_U0_U(gemm_systolic_array_start_for_PE_21_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_22_U0_U(gemm_systolic_array_start_for_PE_22_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_23_U0_U(gemm_systolic_array_start_for_PE_23_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_Loop_data_drain_AB_proc3_U0_U(gemm_systolic_array_start_for_systolic_array_Loop_data_drain_AB_proc3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_26_U0_U(gemm_systolic_array_start_for_PE_26_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_27_U0_U(gemm_systolic_array_start_for_PE_27_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_28_U0_U(gemm_systolic_array_start_for_PE_28_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_29_U0_U(gemm_systolic_array_start_for_PE_29_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_30_U0_U(gemm_systolic_array_start_for_PE_30_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_31_U0_U(gemm_systolic_array_start_for_PE_31_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_32_U0_U(gemm_systolic_array_start_for_PE_32_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_33_U0_U(gemm_systolic_array_start_for_PE_33_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_34_U0_U(gemm_systolic_array_start_for_PE_34_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_35_U0_U(gemm_systolic_array_start_for_PE_35_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_25_U0_U(gemm_systolic_array_start_for_PE_25_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_39_U0_U(gemm_systolic_array_start_for_PE_39_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_40_U0_U(gemm_systolic_array_start_for_PE_40_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_41_U0_U(gemm_systolic_array_start_for_PE_41_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_42_U0_U(gemm_systolic_array_start_for_PE_42_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_43_U0_U(gemm_systolic_array_start_for_PE_43_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_44_U0_U(gemm_systolic_array_start_for_PE_44_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_45_U0_U(gemm_systolic_array_start_for_PE_45_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_46_U0_U(gemm_systolic_array_start_for_PE_46_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_47_U0_U(gemm_systolic_array_start_for_PE_47_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_37_U0_U(gemm_systolic_array_start_for_PE_37_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_38_U0_U(gemm_systolic_array_start_for_PE_38_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_52_U0_U(gemm_systolic_array_start_for_PE_52_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_53_U0_U(gemm_systolic_array_start_for_PE_53_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_54_U0_U(gemm_systolic_array_start_for_PE_54_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_55_U0_U(gemm_systolic_array_start_for_PE_55_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_56_U0_U(gemm_systolic_array_start_for_PE_56_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_57_U0_U(gemm_systolic_array_start_for_PE_57_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_58_U0_U(gemm_systolic_array_start_for_PE_58_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_59_U0_U(gemm_systolic_array_start_for_PE_59_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_49_U0_U(gemm_systolic_array_start_for_PE_49_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_50_U0_U(gemm_systolic_array_start_for_PE_50_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_51_U0_U(gemm_systolic_array_start_for_PE_51_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_65_U0_U(gemm_systolic_array_start_for_PE_65_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_66_U0_U(gemm_systolic_array_start_for_PE_66_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_67_U0_U(gemm_systolic_array_start_for_PE_67_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_68_U0_U(gemm_systolic_array_start_for_PE_68_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_69_U0_U(gemm_systolic_array_start_for_PE_69_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_70_U0_U(gemm_systolic_array_start_for_PE_70_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_71_U0_U(gemm_systolic_array_start_for_PE_71_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_61_U0_U(gemm_systolic_array_start_for_PE_61_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_62_U0_U(gemm_systolic_array_start_for_PE_62_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_63_U0_U(gemm_systolic_array_start_for_PE_63_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_64_U0_U(gemm_systolic_array_start_for_PE_64_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_78_U0_U(gemm_systolic_array_start_for_PE_78_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_79_U0_U(gemm_systolic_array_start_for_PE_79_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_80_U0_U(gemm_systolic_array_start_for_PE_80_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_81_U0_U(gemm_systolic_array_start_for_PE_81_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_82_U0_U(gemm_systolic_array_start_for_PE_82_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_83_U0_U(gemm_systolic_array_start_for_PE_83_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_73_U0_U(gemm_systolic_array_start_for_PE_73_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_74_U0_U(gemm_systolic_array_start_for_PE_74_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_75_U0_U(gemm_systolic_array_start_for_PE_75_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_76_U0_U(gemm_systolic_array_start_for_PE_76_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_77_U0_U(gemm_systolic_array_start_for_PE_77_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_91_U0_U(gemm_systolic_array_start_for_PE_91_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_92_U0_U(gemm_systolic_array_start_for_PE_92_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_93_U0_U(gemm_systolic_array_start_for_PE_93_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_94_U0_U(gemm_systolic_array_start_for_PE_94_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_95_U0_U(gemm_systolic_array_start_for_PE_95_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_85_U0_U(gemm_systolic_array_start_for_PE_85_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_86_U0_U(gemm_systolic_array_start_for_PE_86_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_87_U0_U(gemm_systolic_array_start_for_PE_87_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_88_U0_U(gemm_systolic_array_start_for_PE_88_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_89_U0_U(gemm_systolic_array_start_for_PE_89_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_90_U0_U(gemm_systolic_array_start_for_PE_90_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_104_U0_U(gemm_systolic_array_start_for_PE_104_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_105_U0_U(gemm_systolic_array_start_for_PE_105_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_106_U0_U(gemm_systolic_array_start_for_PE_106_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_107_U0_U(gemm_systolic_array_start_for_PE_107_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_97_U0_U(gemm_systolic_array_start_for_PE_97_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_98_U0_U(gemm_systolic_array_start_for_PE_98_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_99_U0_U(gemm_systolic_array_start_for_PE_99_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_100_U0_U(gemm_systolic_array_start_for_PE_100_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_101_U0_U(gemm_systolic_array_start_for_PE_101_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_102_U0_U(gemm_systolic_array_start_for_PE_102_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_103_U0_U(gemm_systolic_array_start_for_PE_103_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_117_U0_U(gemm_systolic_array_start_for_PE_117_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_118_U0_U(gemm_systolic_array_start_for_PE_118_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_119_U0_U(gemm_systolic_array_start_for_PE_119_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_109_U0_U(gemm_systolic_array_start_for_PE_109_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_110_U0_U(gemm_systolic_array_start_for_PE_110_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_111_U0_U(gemm_systolic_array_start_for_PE_111_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_112_U0_U(gemm_systolic_array_start_for_PE_112_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_113_U0_U(gemm_systolic_array_start_for_PE_113_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_114_U0_U(gemm_systolic_array_start_for_PE_114_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_115_U0_U(gemm_systolic_array_start_for_PE_115_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_116_U0_U(gemm_systolic_array_start_for_PE_116_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_130_U0_U(gemm_systolic_array_start_for_PE_130_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_131_U0_U(gemm_systolic_array_start_for_PE_131_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_121_U0_U(gemm_systolic_array_start_for_PE_121_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_122_U0_U(gemm_systolic_array_start_for_PE_122_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_123_U0_U(gemm_systolic_array_start_for_PE_123_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_124_U0_U(gemm_systolic_array_start_for_PE_124_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_125_U0_U(gemm_systolic_array_start_for_PE_125_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_126_U0_U(gemm_systolic_array_start_for_PE_126_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_127_U0_U(gemm_systolic_array_start_for_PE_127_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_128_U0_U(gemm_systolic_array_start_for_PE_128_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_129_U0_U(gemm_systolic_array_start_for_PE_129_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_143_U0_U(gemm_systolic_array_start_for_PE_143_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_133_U0_U(gemm_systolic_array_start_for_PE_133_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_134_U0_U(gemm_systolic_array_start_for_PE_134_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_135_U0_U(gemm_systolic_array_start_for_PE_135_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_136_U0_U(gemm_systolic_array_start_for_PE_136_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_137_U0_U(gemm_systolic_array_start_for_PE_137_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_138_U0_U(gemm_systolic_array_start_for_PE_138_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_139_U0_U(gemm_systolic_array_start_for_PE_139_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_140_U0_U(gemm_systolic_array_start_for_PE_140_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_141_U0_U(gemm_systolic_array_start_for_PE_141_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_142_U0_U(gemm_systolic_array_start_for_PE_142_U0)' using Shift Registers.
Command         ap_source done; 95.32 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_19_1.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_01_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_12_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_23_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_34_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_45_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_56_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_67_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_78_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_89_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_910_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1011_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_A_loader_1112_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_013_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_114_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_215_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_316_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_417_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_518_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_619_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_720_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_821_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_922_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1023_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_B_loader_1124_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c1_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c2_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c3_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c4_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c5_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c6_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c7_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c8_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c9_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c10_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'jj_c11_U(gemm_systolic_array_fifo_w6_d3_S)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_025_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_126_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_227_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_328_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_429_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_530_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_631_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_732_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_833_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_934_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1035_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'block_C_drainer_1136_U(gemm_systolic_array_fifo_w32_d2_S_x)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_array_U0_U(gemm_systolic_array_start_for_systolic_array_U0)' using Shift Registers.
Command         ap_source done; 7.31 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 92.45 seconds. CPU system time: 3.71 seconds. Elapsed time: 128.24 seconds; current allocated memory: 2.883 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='gemm_systolic_array_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name init_block_AB_proc
INFO-FLOW: No bind nodes found for module_name systolic_array_Block_for_end118_proc
INFO-FLOW: No bind nodes found for module_name gemm_systolic_array
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_fadd_32ns_32ns_32_5_full_dsp_1
gemm_systolic_array_fmul_32ns_32ns_32_4_max_dsp_1
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_mux_124_32_1_1
gemm_systolic_array_flow_control_loop_pipe
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d24_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d23_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d22_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d21_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d20_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d23_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d22_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d21_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d20_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d22_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d21_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d20_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d21_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d20_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d20_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d19_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d18_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d17_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d6_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d16_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d6_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d5_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d15_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d6_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d5_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d4_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d14_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d6_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d5_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d4_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d3_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d13_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d12_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d11_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d10_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d9_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d8_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d7_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d6_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d5_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d4_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d3_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_fifo_w32_d2_S
gemm_systolic_array_start_for_PE_U0
gemm_systolic_array_start_for_PE_1_U0
gemm_systolic_array_start_for_PE_2_U0
gemm_systolic_array_start_for_PE_3_U0
gemm_systolic_array_start_for_PE_4_U0
gemm_systolic_array_start_for_PE_5_U0
gemm_systolic_array_start_for_PE_6_U0
gemm_systolic_array_start_for_PE_7_U0
gemm_systolic_array_start_for_PE_8_U0
gemm_systolic_array_start_for_PE_9_U0
gemm_systolic_array_start_for_PE_10_U0
gemm_systolic_array_start_for_PE_11_U0
gemm_systolic_array_start_for_PE_12_U0
gemm_systolic_array_start_for_PE_24_U0
gemm_systolic_array_start_for_PE_36_U0
gemm_systolic_array_start_for_PE_48_U0
gemm_systolic_array_start_for_PE_60_U0
gemm_systolic_array_start_for_PE_72_U0
gemm_systolic_array_start_for_PE_84_U0
gemm_systolic_array_start_for_PE_96_U0
gemm_systolic_array_start_for_PE_108_U0
gemm_systolic_array_start_for_PE_120_U0
gemm_systolic_array_start_for_PE_132_U0
gemm_systolic_array_start_for_PE_13_U0
gemm_systolic_array_start_for_PE_14_U0
gemm_systolic_array_start_for_PE_15_U0
gemm_systolic_array_start_for_PE_16_U0
gemm_systolic_array_start_for_PE_17_U0
gemm_systolic_array_start_for_PE_18_U0
gemm_systolic_array_start_for_PE_19_U0
gemm_systolic_array_start_for_PE_20_U0
gemm_systolic_array_start_for_PE_21_U0
gemm_systolic_array_start_for_PE_22_U0
gemm_systolic_array_start_for_PE_23_U0
gemm_systolic_array_start_for_systolic_array_Loop_data_drain_AB_proc3_U0
gemm_systolic_array_start_for_PE_26_U0
gemm_systolic_array_start_for_PE_27_U0
gemm_systolic_array_start_for_PE_28_U0
gemm_systolic_array_start_for_PE_29_U0
gemm_systolic_array_start_for_PE_30_U0
gemm_systolic_array_start_for_PE_31_U0
gemm_systolic_array_start_for_PE_32_U0
gemm_systolic_array_start_for_PE_33_U0
gemm_systolic_array_start_for_PE_34_U0
gemm_systolic_array_start_for_PE_35_U0
gemm_systolic_array_start_for_PE_25_U0
gemm_systolic_array_start_for_PE_39_U0
gemm_systolic_array_start_for_PE_40_U0
gemm_systolic_array_start_for_PE_41_U0
gemm_systolic_array_start_for_PE_42_U0
gemm_systolic_array_start_for_PE_43_U0
gemm_systolic_array_start_for_PE_44_U0
gemm_systolic_array_start_for_PE_45_U0
gemm_systolic_array_start_for_PE_46_U0
gemm_systolic_array_start_for_PE_47_U0
gemm_systolic_array_start_for_PE_37_U0
gemm_systolic_array_start_for_PE_38_U0
gemm_systolic_array_start_for_PE_52_U0
gemm_systolic_array_start_for_PE_53_U0
gemm_systolic_array_start_for_PE_54_U0
gemm_systolic_array_start_for_PE_55_U0
gemm_systolic_array_start_for_PE_56_U0
gemm_systolic_array_start_for_PE_57_U0
gemm_systolic_array_start_for_PE_58_U0
gemm_systolic_array_start_for_PE_59_U0
gemm_systolic_array_start_for_PE_49_U0
gemm_systolic_array_start_for_PE_50_U0
gemm_systolic_array_start_for_PE_51_U0
gemm_systolic_array_start_for_PE_65_U0
gemm_systolic_array_start_for_PE_66_U0
gemm_systolic_array_start_for_PE_67_U0
gemm_systolic_array_start_for_PE_68_U0
gemm_systolic_array_start_for_PE_69_U0
gemm_systolic_array_start_for_PE_70_U0
gemm_systolic_array_start_for_PE_71_U0
gemm_systolic_array_start_for_PE_61_U0
gemm_systolic_array_start_for_PE_62_U0
gemm_systolic_array_start_for_PE_63_U0
gemm_systolic_array_start_for_PE_64_U0
gemm_systolic_array_start_for_PE_78_U0
gemm_systolic_array_start_for_PE_79_U0
gemm_systolic_array_start_for_PE_80_U0
gemm_systolic_array_start_for_PE_81_U0
gemm_systolic_array_start_for_PE_82_U0
gemm_systolic_array_start_for_PE_83_U0
gemm_systolic_array_start_for_PE_73_U0
gemm_systolic_array_start_for_PE_74_U0
gemm_systolic_array_start_for_PE_75_U0
gemm_systolic_array_start_for_PE_76_U0
gemm_systolic_array_start_for_PE_77_U0
gemm_systolic_array_start_for_PE_91_U0
gemm_systolic_array_start_for_PE_92_U0
gemm_systolic_array_start_for_PE_93_U0
gemm_systolic_array_start_for_PE_94_U0
gemm_systolic_array_start_for_PE_95_U0
gemm_systolic_array_start_for_PE_85_U0
gemm_systolic_array_start_for_PE_86_U0
gemm_systolic_array_start_for_PE_87_U0
gemm_systolic_array_start_for_PE_88_U0
gemm_systolic_array_start_for_PE_89_U0
gemm_systolic_array_start_for_PE_90_U0
gemm_systolic_array_start_for_PE_104_U0
gemm_systolic_array_start_for_PE_105_U0
gemm_systolic_array_start_for_PE_106_U0
gemm_systolic_array_start_for_PE_107_U0
gemm_systolic_array_start_for_PE_97_U0
gemm_systolic_array_start_for_PE_98_U0
gemm_systolic_array_start_for_PE_99_U0
gemm_systolic_array_start_for_PE_100_U0
gemm_systolic_array_start_for_PE_101_U0
gemm_systolic_array_start_for_PE_102_U0
gemm_systolic_array_start_for_PE_103_U0
gemm_systolic_array_start_for_PE_117_U0
gemm_systolic_array_start_for_PE_118_U0
gemm_systolic_array_start_for_PE_119_U0
gemm_systolic_array_start_for_PE_109_U0
gemm_systolic_array_start_for_PE_110_U0
gemm_systolic_array_start_for_PE_111_U0
gemm_systolic_array_start_for_PE_112_U0
gemm_systolic_array_start_for_PE_113_U0
gemm_systolic_array_start_for_PE_114_U0
gemm_systolic_array_start_for_PE_115_U0
gemm_systolic_array_start_for_PE_116_U0
gemm_systolic_array_start_for_PE_130_U0
gemm_systolic_array_start_for_PE_131_U0
gemm_systolic_array_start_for_PE_121_U0
gemm_systolic_array_start_for_PE_122_U0
gemm_systolic_array_start_for_PE_123_U0
gemm_systolic_array_start_for_PE_124_U0
gemm_systolic_array_start_for_PE_125_U0
gemm_systolic_array_start_for_PE_126_U0
gemm_systolic_array_start_for_PE_127_U0
gemm_systolic_array_start_for_PE_128_U0
gemm_systolic_array_start_for_PE_129_U0
gemm_systolic_array_start_for_PE_143_U0
gemm_systolic_array_start_for_PE_133_U0
gemm_systolic_array_start_for_PE_134_U0
gemm_systolic_array_start_for_PE_135_U0
gemm_systolic_array_start_for_PE_136_U0
gemm_systolic_array_start_for_PE_137_U0
gemm_systolic_array_start_for_PE_138_U0
gemm_systolic_array_start_for_PE_139_U0
gemm_systolic_array_start_for_PE_140_U0
gemm_systolic_array_start_for_PE_141_U0
gemm_systolic_array_start_for_PE_142_U0
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_flow_control_loop_pipe_sequential_init
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w6_d3_S
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_fifo_w32_d2_S_x
gemm_systolic_array_start_for_systolic_array_U0
init_block_AB_proc_Pipeline_init_block_AB
init_block_AB_proc
systolic_array_Loop_data_load_AB_proc2
PE
PE_1
PE_2
PE_3
PE_4
PE_5
PE_6
PE_7
PE_8
PE_9
PE_10
PE_11
PE_12
PE_13
PE_14
PE_15
PE_16
PE_17
PE_18
PE_19
PE_20
PE_21
PE_22
PE_23
PE_24
PE_25
PE_26
PE_27
PE_28
PE_29
PE_30
PE_31
PE_32
PE_33
PE_34
PE_35
PE_36
PE_37
PE_38
PE_39
PE_40
PE_41
PE_42
PE_43
PE_44
PE_45
PE_46
PE_47
PE_48
PE_49
PE_50
PE_51
PE_52
PE_53
PE_54
PE_55
PE_56
PE_57
PE_58
PE_59
PE_60
PE_61
PE_62
PE_63
PE_64
PE_65
PE_66
PE_67
PE_68
PE_69
PE_70
PE_71
PE_72
PE_73
PE_74
PE_75
PE_76
PE_77
PE_78
PE_79
PE_80
PE_81
PE_82
PE_83
PE_84
PE_85
PE_86
PE_87
PE_88
PE_89
PE_90
PE_91
PE_92
PE_93
PE_94
PE_95
PE_96
PE_97
PE_98
PE_99
PE_100
PE_101
PE_102
PE_103
PE_104
PE_105
PE_106
PE_107
PE_108
PE_109
PE_110
PE_111
PE_112
PE_113
PE_114
PE_115
PE_116
PE_117
PE_118
PE_119
PE_120
PE_121
PE_122
PE_123
PE_124
PE_125
PE_126
PE_127
PE_128
PE_129
PE_130
PE_131
PE_132
PE_133
PE_134
PE_135
PE_136
PE_137
PE_138
PE_139
PE_140
PE_141
PE_142
PE_143
systolic_array_Loop_data_drain_AB_proc3
systolic_array_Block_for_end118_proc
systolic_array_Loop_data_drain_C_proc
systolic_array
VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc
VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc4
VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc5
VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc6
VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc7
VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc8
VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc9
VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc10
VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc11
VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc12
VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc13
VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4
VITIS_LOOP_39_4_proc14
dataflow_in_loop_VITIS_LOOP_19_1
gemm_systolic_array
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc_Pipeline_init_block_AB.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/init_block_AB_proc.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_load_AB_proc2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_6.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_7.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_8.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_9.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_10.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_11.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_12.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_13.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_14.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_15.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_16.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_17.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_18.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_19.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_20.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_21.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_22.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_23.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_24.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_25.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_26.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_27.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_28.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_29.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_30.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_31.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_32.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_33.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_34.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_35.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_36.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_37.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_38.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_39.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_40.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_41.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_42.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_43.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_44.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_45.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_46.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_47.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_48.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_49.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_50.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_51.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_52.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_53.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_54.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_55.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_56.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_57.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_58.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_59.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_60.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_61.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_62.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_63.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_64.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_65.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_66.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_67.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_68.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_69.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_70.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_71.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_72.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_73.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_74.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_75.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_76.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_77.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_78.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_79.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_80.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_81.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_82.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_83.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_84.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_85.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_86.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_87.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_88.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_89.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_90.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_91.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_92.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_93.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_94.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_95.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_96.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_97.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_98.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_99.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_100.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_101.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_102.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_103.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_104.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_105.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_106.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_107.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_108.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_109.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_110.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_111.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_112.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_113.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_114.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_115.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_116.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_117.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_118.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_119.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_120.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_121.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_122.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_123.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_124.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_125.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_126.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_127.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_128.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_129.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_130.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_131.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_132.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_133.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_134.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_135.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_136.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_137.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_138.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_139.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_140.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_141.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_142.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/PE_143.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_AB_proc3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Block_for_end118_proc.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array_Loop_data_drain_C_proc.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/systolic_array.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc6.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc7.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc8.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc9.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc10.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc11.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc12.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc13.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/VITIS_LOOP_39_4_proc14.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_19_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/gemm_systolic_array.constraint.tcl 
Execute         sc_get_clocks gemm_systolic_array 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/impl/misc/gemm_systolic_array_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/gemm_systolic_array_12_768_HLS_opt.prj/out.prj/solution1/impl/misc/gemm_systolic_array_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST gemm_systolic_array MODULE2INSTS {gemm_systolic_array gemm_systolic_array dataflow_in_loop_VITIS_LOOP_19_1 dataflow_in_loop_VITIS_LOOP_19_1_U0 init_block_AB_proc init_block_AB_proc_U0 init_block_AB_proc_Pipeline_init_block_AB grp_init_block_AB_proc_Pipeline_init_block_AB_fu_254 systolic_array systolic_array_U0 systolic_array_Loop_data_load_AB_proc2 systolic_array_Loop_data_load_AB_proc2_U0 PE PE_U0 PE_1 PE_1_U0 PE_12 PE_12_U0 PE_2 PE_2_U0 PE_13 PE_13_U0 PE_24 PE_24_U0 PE_3 PE_3_U0 PE_14 PE_14_U0 PE_25 PE_25_U0 PE_36 PE_36_U0 PE_4 PE_4_U0 PE_15 PE_15_U0 PE_26 PE_26_U0 PE_37 PE_37_U0 PE_48 PE_48_U0 PE_5 PE_5_U0 PE_16 PE_16_U0 PE_27 PE_27_U0 PE_38 PE_38_U0 PE_49 PE_49_U0 PE_60 PE_60_U0 PE_6 PE_6_U0 PE_17 PE_17_U0 PE_28 PE_28_U0 PE_39 PE_39_U0 PE_50 PE_50_U0 PE_61 PE_61_U0 PE_72 PE_72_U0 PE_7 PE_7_U0 PE_18 PE_18_U0 PE_29 PE_29_U0 PE_40 PE_40_U0 PE_51 PE_51_U0 PE_62 PE_62_U0 PE_73 PE_73_U0 PE_84 PE_84_U0 PE_8 PE_8_U0 PE_19 PE_19_U0 PE_30 PE_30_U0 PE_41 PE_41_U0 PE_52 PE_52_U0 PE_63 PE_63_U0 PE_74 PE_74_U0 PE_85 PE_85_U0 PE_96 PE_96_U0 PE_9 PE_9_U0 PE_20 PE_20_U0 PE_31 PE_31_U0 PE_42 PE_42_U0 PE_53 PE_53_U0 PE_64 PE_64_U0 PE_75 PE_75_U0 PE_86 PE_86_U0 PE_97 PE_97_U0 PE_108 PE_108_U0 PE_10 PE_10_U0 PE_21 PE_21_U0 PE_32 PE_32_U0 PE_43 PE_43_U0 PE_54 PE_54_U0 PE_65 PE_65_U0 PE_76 PE_76_U0 PE_87 PE_87_U0 PE_98 PE_98_U0 PE_109 PE_109_U0 PE_120 PE_120_U0 PE_11 PE_11_U0 PE_22 PE_22_U0 PE_33 PE_33_U0 PE_44 PE_44_U0 PE_55 PE_55_U0 PE_66 PE_66_U0 PE_77 PE_77_U0 PE_88 PE_88_U0 PE_99 PE_99_U0 PE_110 PE_110_U0 PE_121 PE_121_U0 PE_132 PE_132_U0 PE_23 PE_23_U0 PE_34 PE_34_U0 PE_45 PE_45_U0 PE_56 PE_56_U0 PE_67 PE_67_U0 PE_78 PE_78_U0 PE_89 PE_89_U0 PE_100 PE_100_U0 PE_111 PE_111_U0 PE_122 PE_122_U0 PE_133 PE_133_U0 PE_35 PE_35_U0 PE_46 PE_46_U0 PE_57 PE_57_U0 PE_68 PE_68_U0 PE_79 PE_79_U0 PE_90 PE_90_U0 PE_101 PE_101_U0 PE_112 PE_112_U0 PE_123 PE_123_U0 PE_134 PE_134_U0 PE_47 PE_47_U0 PE_58 PE_58_U0 PE_69 PE_69_U0 PE_80 PE_80_U0 PE_91 PE_91_U0 PE_102 PE_102_U0 PE_113 PE_113_U0 PE_124 PE_124_U0 PE_135 PE_135_U0 PE_59 PE_59_U0 PE_70 PE_70_U0 PE_81 PE_81_U0 PE_92 PE_92_U0 PE_103 PE_103_U0 PE_114 PE_114_U0 PE_125 PE_125_U0 PE_136 PE_136_U0 PE_71 PE_71_U0 PE_82 PE_82_U0 PE_93 PE_93_U0 PE_104 PE_104_U0 PE_115 PE_115_U0 PE_126 PE_126_U0 PE_137 PE_137_U0 PE_83 PE_83_U0 PE_94 PE_94_U0 PE_105 PE_105_U0 PE_116 PE_116_U0 PE_127 PE_127_U0 PE_138 PE_138_U0 PE_95 PE_95_U0 PE_106 PE_106_U0 PE_117 PE_117_U0 PE_128 PE_128_U0 PE_139 PE_139_U0 PE_107 PE_107_U0 PE_118 PE_118_U0 PE_129 PE_129_U0 PE_140 PE_140_U0 PE_119 PE_119_U0 PE_130 PE_130_U0 PE_141 PE_141_U0 PE_131 PE_131_U0 PE_142 PE_142_U0 PE_143 PE_143_U0 systolic_array_Block_for_end118_proc systolic_array_Block_for_end118_proc_U0 systolic_array_Loop_data_drain_AB_proc3 systolic_array_Loop_data_drain_AB_proc3_U0 systolic_array_Loop_data_drain_C_proc systolic_array_Loop_data_drain_C_proc_U0 VITIS_LOOP_39_4_proc VITIS_LOOP_39_4_proc_U0 VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc4 VITIS_LOOP_39_4_proc4_U0 VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc5 VITIS_LOOP_39_4_proc5_U0 VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc6 VITIS_LOOP_39_4_proc6_U0 VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc7 VITIS_LOOP_39_4_proc7_U0 VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc8 VITIS_LOOP_39_4_proc8_U0 VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc9 VITIS_LOOP_39_4_proc9_U0 VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc10 VITIS_LOOP_39_4_proc10_U0 VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc11 VITIS_LOOP_39_4_proc11_U0 VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc12 VITIS_LOOP_39_4_proc12_U0 VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc13 VITIS_LOOP_39_4_proc13_U0 VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc14 VITIS_LOOP_39_4_proc14_U0 VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 grp_VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4_fu_48} INST2MODULE {gemm_systolic_array gemm_systolic_array dataflow_in_loop_VITIS_LOOP_19_1_U0 dataflow_in_loop_VITIS_LOOP_19_1 init_block_AB_proc_U0 init_block_AB_proc grp_init_block_AB_proc_Pipeline_init_block_AB_fu_254 init_block_AB_proc_Pipeline_init_block_AB systolic_array_U0 systolic_array systolic_array_Loop_data_load_AB_proc2_U0 systolic_array_Loop_data_load_AB_proc2 PE_U0 PE PE_1_U0 PE_1 PE_12_U0 PE_12 PE_2_U0 PE_2 PE_13_U0 PE_13 PE_24_U0 PE_24 PE_3_U0 PE_3 PE_14_U0 PE_14 PE_25_U0 PE_25 PE_36_U0 PE_36 PE_4_U0 PE_4 PE_15_U0 PE_15 PE_26_U0 PE_26 PE_37_U0 PE_37 PE_48_U0 PE_48 PE_5_U0 PE_5 PE_16_U0 PE_16 PE_27_U0 PE_27 PE_38_U0 PE_38 PE_49_U0 PE_49 PE_60_U0 PE_60 PE_6_U0 PE_6 PE_17_U0 PE_17 PE_28_U0 PE_28 PE_39_U0 PE_39 PE_50_U0 PE_50 PE_61_U0 PE_61 PE_72_U0 PE_72 PE_7_U0 PE_7 PE_18_U0 PE_18 PE_29_U0 PE_29 PE_40_U0 PE_40 PE_51_U0 PE_51 PE_62_U0 PE_62 PE_73_U0 PE_73 PE_84_U0 PE_84 PE_8_U0 PE_8 PE_19_U0 PE_19 PE_30_U0 PE_30 PE_41_U0 PE_41 PE_52_U0 PE_52 PE_63_U0 PE_63 PE_74_U0 PE_74 PE_85_U0 PE_85 PE_96_U0 PE_96 PE_9_U0 PE_9 PE_20_U0 PE_20 PE_31_U0 PE_31 PE_42_U0 PE_42 PE_53_U0 PE_53 PE_64_U0 PE_64 PE_75_U0 PE_75 PE_86_U0 PE_86 PE_97_U0 PE_97 PE_108_U0 PE_108 PE_10_U0 PE_10 PE_21_U0 PE_21 PE_32_U0 PE_32 PE_43_U0 PE_43 PE_54_U0 PE_54 PE_65_U0 PE_65 PE_76_U0 PE_76 PE_87_U0 PE_87 PE_98_U0 PE_98 PE_109_U0 PE_109 PE_120_U0 PE_120 PE_11_U0 PE_11 PE_22_U0 PE_22 PE_33_U0 PE_33 PE_44_U0 PE_44 PE_55_U0 PE_55 PE_66_U0 PE_66 PE_77_U0 PE_77 PE_88_U0 PE_88 PE_99_U0 PE_99 PE_110_U0 PE_110 PE_121_U0 PE_121 PE_132_U0 PE_132 PE_23_U0 PE_23 PE_34_U0 PE_34 PE_45_U0 PE_45 PE_56_U0 PE_56 PE_67_U0 PE_67 PE_78_U0 PE_78 PE_89_U0 PE_89 PE_100_U0 PE_100 PE_111_U0 PE_111 PE_122_U0 PE_122 PE_133_U0 PE_133 PE_35_U0 PE_35 PE_46_U0 PE_46 PE_57_U0 PE_57 PE_68_U0 PE_68 PE_79_U0 PE_79 PE_90_U0 PE_90 PE_101_U0 PE_101 PE_112_U0 PE_112 PE_123_U0 PE_123 PE_134_U0 PE_134 PE_47_U0 PE_47 PE_58_U0 PE_58 PE_69_U0 PE_69 PE_80_U0 PE_80 PE_91_U0 PE_91 PE_102_U0 PE_102 PE_113_U0 PE_113 PE_124_U0 PE_124 PE_135_U0 PE_135 PE_59_U0 PE_59 PE_70_U0 PE_70 PE_81_U0 PE_81 PE_92_U0 PE_92 PE_103_U0 PE_103 PE_114_U0 PE_114 PE_125_U0 PE_125 PE_136_U0 PE_136 PE_71_U0 PE_71 PE_82_U0 PE_82 PE_93_U0 PE_93 PE_104_U0 PE_104 PE_115_U0 PE_115 PE_126_U0 PE_126 PE_137_U0 PE_137 PE_83_U0 PE_83 PE_94_U0 PE_94 PE_105_U0 PE_105 PE_116_U0 PE_116 PE_127_U0 PE_127 PE_138_U0 PE_138 PE_95_U0 PE_95 PE_106_U0 PE_106 PE_117_U0 PE_117 PE_128_U0 PE_128 PE_139_U0 PE_139 PE_107_U0 PE_107 PE_118_U0 PE_118 PE_129_U0 PE_129 PE_140_U0 PE_140 PE_119_U0 PE_119 PE_130_U0 PE_130 PE_141_U0 PE_141 PE_131_U0 PE_131 PE_142_U0 PE_142 PE_143_U0 PE_143 systolic_array_Block_for_end118_proc_U0 systolic_array_Block_for_end118_proc systolic_array_Loop_data_drain_AB_proc3_U0 systolic_array_Loop_data_drain_AB_proc3 systolic_array_Loop_data_drain_C_proc_U0 systolic_array_Loop_data_drain_C_proc VITIS_LOOP_39_4_proc_U0 VITIS_LOOP_39_4_proc grp_VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc4_U0 VITIS_LOOP_39_4_proc4 grp_VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc5_U0 VITIS_LOOP_39_4_proc5 grp_VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc6_U0 VITIS_LOOP_39_4_proc6 grp_VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc7_U0 VITIS_LOOP_39_4_proc7 grp_VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc8_U0 VITIS_LOOP_39_4_proc8 grp_VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc9_U0 VITIS_LOOP_39_4_proc9 grp_VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc10_U0 VITIS_LOOP_39_4_proc10 grp_VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc11_U0 VITIS_LOOP_39_4_proc11 grp_VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc12_U0 VITIS_LOOP_39_4_proc12 grp_VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc13_U0 VITIS_LOOP_39_4_proc13 grp_VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 VITIS_LOOP_39_4_proc14_U0 VITIS_LOOP_39_4_proc14 grp_VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4_fu_48 VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4} INSTDATA {gemm_systolic_array {DEPTH 1 CHILDREN dataflow_in_loop_VITIS_LOOP_19_1_U0} dataflow_in_loop_VITIS_LOOP_19_1_U0 {DEPTH 2 CHILDREN {init_block_AB_proc_U0 systolic_array_U0 VITIS_LOOP_39_4_proc_U0 VITIS_LOOP_39_4_proc4_U0 VITIS_LOOP_39_4_proc5_U0 VITIS_LOOP_39_4_proc6_U0 VITIS_LOOP_39_4_proc7_U0 VITIS_LOOP_39_4_proc8_U0 VITIS_LOOP_39_4_proc9_U0 VITIS_LOOP_39_4_proc10_U0 VITIS_LOOP_39_4_proc11_U0 VITIS_LOOP_39_4_proc12_U0 VITIS_LOOP_39_4_proc13_U0 VITIS_LOOP_39_4_proc14_U0}} init_block_AB_proc_U0 {DEPTH 3 CHILDREN grp_init_block_AB_proc_Pipeline_init_block_AB_fu_254} grp_init_block_AB_proc_Pipeline_init_block_AB_fu_254 {DEPTH 4 CHILDREN {}} systolic_array_U0 {DEPTH 3 CHILDREN {systolic_array_Loop_data_load_AB_proc2_U0 PE_U0 PE_1_U0 PE_12_U0 PE_2_U0 PE_13_U0 PE_24_U0 PE_3_U0 PE_14_U0 PE_25_U0 PE_36_U0 PE_4_U0 PE_15_U0 PE_26_U0 PE_37_U0 PE_48_U0 PE_5_U0 PE_16_U0 PE_27_U0 PE_38_U0 PE_49_U0 PE_60_U0 PE_6_U0 PE_17_U0 PE_28_U0 PE_39_U0 PE_50_U0 PE_61_U0 PE_72_U0 PE_7_U0 PE_18_U0 PE_29_U0 PE_40_U0 PE_51_U0 PE_62_U0 PE_73_U0 PE_84_U0 PE_8_U0 PE_19_U0 PE_30_U0 PE_41_U0 PE_52_U0 PE_63_U0 PE_74_U0 PE_85_U0 PE_96_U0 PE_9_U0 PE_20_U0 PE_31_U0 PE_42_U0 PE_53_U0 PE_64_U0 PE_75_U0 PE_86_U0 PE_97_U0 PE_108_U0 PE_10_U0 PE_21_U0 PE_32_U0 PE_43_U0 PE_54_U0 PE_65_U0 PE_76_U0 PE_87_U0 PE_98_U0 PE_109_U0 PE_120_U0 PE_11_U0 PE_22_U0 PE_33_U0 PE_44_U0 PE_55_U0 PE_66_U0 PE_77_U0 PE_88_U0 PE_99_U0 PE_110_U0 PE_121_U0 PE_132_U0 PE_23_U0 PE_34_U0 PE_45_U0 PE_56_U0 PE_67_U0 PE_78_U0 PE_89_U0 PE_100_U0 PE_111_U0 PE_122_U0 PE_133_U0 PE_35_U0 PE_46_U0 PE_57_U0 PE_68_U0 PE_79_U0 PE_90_U0 PE_101_U0 PE_112_U0 PE_123_U0 PE_134_U0 PE_47_U0 PE_58_U0 PE_69_U0 PE_80_U0 PE_91_U0 PE_102_U0 PE_113_U0 PE_124_U0 PE_135_U0 PE_59_U0 PE_70_U0 PE_81_U0 PE_92_U0 PE_103_U0 PE_114_U0 PE_125_U0 PE_136_U0 PE_71_U0 PE_82_U0 PE_93_U0 PE_104_U0 PE_115_U0 PE_126_U0 PE_137_U0 PE_83_U0 PE_94_U0 PE_105_U0 PE_116_U0 PE_127_U0 PE_138_U0 PE_95_U0 PE_106_U0 PE_117_U0 PE_128_U0 PE_139_U0 PE_107_U0 PE_118_U0 PE_129_U0 PE_140_U0 PE_119_U0 PE_130_U0 PE_141_U0 PE_131_U0 PE_142_U0 PE_143_U0 systolic_array_Block_for_end118_proc_U0 systolic_array_Loop_data_drain_AB_proc3_U0 systolic_array_Loop_data_drain_C_proc_U0}} systolic_array_Loop_data_load_AB_proc2_U0 {DEPTH 4 CHILDREN {}} PE_U0 {DEPTH 4 CHILDREN {}} PE_1_U0 {DEPTH 4 CHILDREN {}} PE_12_U0 {DEPTH 4 CHILDREN {}} PE_2_U0 {DEPTH 4 CHILDREN {}} PE_13_U0 {DEPTH 4 CHILDREN {}} PE_24_U0 {DEPTH 4 CHILDREN {}} PE_3_U0 {DEPTH 4 CHILDREN {}} PE_14_U0 {DEPTH 4 CHILDREN {}} PE_25_U0 {DEPTH 4 CHILDREN {}} PE_36_U0 {DEPTH 4 CHILDREN {}} PE_4_U0 {DEPTH 4 CHILDREN {}} PE_15_U0 {DEPTH 4 CHILDREN {}} PE_26_U0 {DEPTH 4 CHILDREN {}} PE_37_U0 {DEPTH 4 CHILDREN {}} PE_48_U0 {DEPTH 4 CHILDREN {}} PE_5_U0 {DEPTH 4 CHILDREN {}} PE_16_U0 {DEPTH 4 CHILDREN {}} PE_27_U0 {DEPTH 4 CHILDREN {}} PE_38_U0 {DEPTH 4 CHILDREN {}} PE_49_U0 {DEPTH 4 CHILDREN {}} PE_60_U0 {DEPTH 4 CHILDREN {}} PE_6_U0 {DEPTH 4 CHILDREN {}} PE_17_U0 {DEPTH 4 CHILDREN {}} PE_28_U0 {DEPTH 4 CHILDREN {}} PE_39_U0 {DEPTH 4 CHILDREN {}} PE_50_U0 {DEPTH 4 CHILDREN {}} PE_61_U0 {DEPTH 4 CHILDREN {}} PE_72_U0 {DEPTH 4 CHILDREN {}} PE_7_U0 {DEPTH 4 CHILDREN {}} PE_18_U0 {DEPTH 4 CHILDREN {}} PE_29_U0 {DEPTH 4 CHILDREN {}} PE_40_U0 {DEPTH 4 CHILDREN {}} PE_51_U0 {DEPTH 4 CHILDREN {}} PE_62_U0 {DEPTH 4 CHILDREN {}} PE_73_U0 {DEPTH 4 CHILDREN {}} PE_84_U0 {DEPTH 4 CHILDREN {}} PE_8_U0 {DEPTH 4 CHILDREN {}} PE_19_U0 {DEPTH 4 CHILDREN {}} PE_30_U0 {DEPTH 4 CHILDREN {}} PE_41_U0 {DEPTH 4 CHILDREN {}} PE_52_U0 {DEPTH 4 CHILDREN {}} PE_63_U0 {DEPTH 4 CHILDREN {}} PE_74_U0 {DEPTH 4 CHILDREN {}} PE_85_U0 {DEPTH 4 CHILDREN {}} PE_96_U0 {DEPTH 4 CHILDREN {}} PE_9_U0 {DEPTH 4 CHILDREN {}} PE_20_U0 {DEPTH 4 CHILDREN {}} PE_31_U0 {DEPTH 4 CHILDREN {}} PE_42_U0 {DEPTH 4 CHILDREN {}} PE_53_U0 {DEPTH 4 CHILDREN {}} PE_64_U0 {DEPTH 4 CHILDREN {}} PE_75_U0 {DEPTH 4 CHILDREN {}} PE_86_U0 {DEPTH 4 CHILDREN {}} PE_97_U0 {DEPTH 4 CHILDREN {}} PE_108_U0 {DEPTH 4 CHILDREN {}} PE_10_U0 {DEPTH 4 CHILDREN {}} PE_21_U0 {DEPTH 4 CHILDREN {}} PE_32_U0 {DEPTH 4 CHILDREN {}} PE_43_U0 {DEPTH 4 CHILDREN {}} PE_54_U0 {DEPTH 4 CHILDREN {}} PE_65_U0 {DEPTH 4 CHILDREN {}} PE_76_U0 {DEPTH 4 CHILDREN {}} PE_87_U0 {DEPTH 4 CHILDREN {}} PE_98_U0 {DEPTH 4 CHILDREN {}} PE_109_U0 {DEPTH 4 CHILDREN {}} PE_120_U0 {DEPTH 4 CHILDREN {}} PE_11_U0 {DEPTH 4 CHILDREN {}} PE_22_U0 {DEPTH 4 CHILDREN {}} PE_33_U0 {DEPTH 4 CHILDREN {}} PE_44_U0 {DEPTH 4 CHILDREN {}} PE_55_U0 {DEPTH 4 CHILDREN {}} PE_66_U0 {DEPTH 4 CHILDREN {}} PE_77_U0 {DEPTH 4 CHILDREN {}} PE_88_U0 {DEPTH 4 CHILDREN {}} PE_99_U0 {DEPTH 4 CHILDREN {}} PE_110_U0 {DEPTH 4 CHILDREN {}} PE_121_U0 {DEPTH 4 CHILDREN {}} PE_132_U0 {DEPTH 4 CHILDREN {}} PE_23_U0 {DEPTH 4 CHILDREN {}} PE_34_U0 {DEPTH 4 CHILDREN {}} PE_45_U0 {DEPTH 4 CHILDREN {}} PE_56_U0 {DEPTH 4 CHILDREN {}} PE_67_U0 {DEPTH 4 CHILDREN {}} PE_78_U0 {DEPTH 4 CHILDREN {}} PE_89_U0 {DEPTH 4 CHILDREN {}} PE_100_U0 {DEPTH 4 CHILDREN {}} PE_111_U0 {DEPTH 4 CHILDREN {}} PE_122_U0 {DEPTH 4 CHILDREN {}} PE_133_U0 {DEPTH 4 CHILDREN {}} PE_35_U0 {DEPTH 4 CHILDREN {}} PE_46_U0 {DEPTH 4 CHILDREN {}} PE_57_U0 {DEPTH 4 CHILDREN {}} PE_68_U0 {DEPTH 4 CHILDREN {}} PE_79_U0 {DEPTH 4 CHILDREN {}} PE_90_U0 {DEPTH 4 CHILDREN {}} PE_101_U0 {DEPTH 4 CHILDREN {}} PE_112_U0 {DEPTH 4 CHILDREN {}} PE_123_U0 {DEPTH 4 CHILDREN {}} PE_134_U0 {DEPTH 4 CHILDREN {}} PE_47_U0 {DEPTH 4 CHILDREN {}} PE_58_U0 {DEPTH 4 CHILDREN {}} PE_69_U0 {DEPTH 4 CHILDREN {}} PE_80_U0 {DEPTH 4 CHILDREN {}} PE_91_U0 {DEPTH 4 CHILDREN {}} PE_102_U0 {DEPTH 4 CHILDREN {}} PE_113_U0 {DEPTH 4 CHILDREN {}} PE_124_U0 {DEPTH 4 CHILDREN {}} PE_135_U0 {DEPTH 4 CHILDREN {}} PE_59_U0 {DEPTH 4 CHILDREN {}} PE_70_U0 {DEPTH 4 CHILDREN {}} PE_81_U0 {DEPTH 4 CHILDREN {}} PE_92_U0 {DEPTH 4 CHILDREN {}} PE_103_U0 {DEPTH 4 CHILDREN {}} PE_114_U0 {DEPTH 4 CHILDREN {}} PE_125_U0 {DEPTH 4 CHILDREN {}} PE_136_U0 {DEPTH 4 CHILDREN {}} PE_71_U0 {DEPTH 4 CHILDREN {}} PE_82_U0 {DEPTH 4 CHILDREN {}} PE_93_U0 {DEPTH 4 CHILDREN {}} PE_104_U0 {DEPTH 4 CHILDREN {}} PE_115_U0 {DEPTH 4 CHILDREN {}} PE_126_U0 {DEPTH 4 CHILDREN {}} PE_137_U0 {DEPTH 4 CHILDREN {}} PE_83_U0 {DEPTH 4 CHILDREN {}} PE_94_U0 {DEPTH 4 CHILDREN {}} PE_105_U0 {DEPTH 4 CHILDREN {}} PE_116_U0 {DEPTH 4 CHILDREN {}} PE_127_U0 {DEPTH 4 CHILDREN {}} PE_138_U0 {DEPTH 4 CHILDREN {}} PE_95_U0 {DEPTH 4 CHILDREN {}} PE_106_U0 {DEPTH 4 CHILDREN {}} PE_117_U0 {DEPTH 4 CHILDREN {}} PE_128_U0 {DEPTH 4 CHILDREN {}} PE_139_U0 {DEPTH 4 CHILDREN {}} PE_107_U0 {DEPTH 4 CHILDREN {}} PE_118_U0 {DEPTH 4 CHILDREN {}} PE_129_U0 {DEPTH 4 CHILDREN {}} PE_140_U0 {DEPTH 4 CHILDREN {}} PE_119_U0 {DEPTH 4 CHILDREN {}} PE_130_U0 {DEPTH 4 CHILDREN {}} PE_141_U0 {DEPTH 4 CHILDREN {}} PE_131_U0 {DEPTH 4 CHILDREN {}} PE_142_U0 {DEPTH 4 CHILDREN {}} PE_143_U0 {DEPTH 4 CHILDREN {}} systolic_array_Block_for_end118_proc_U0 {DEPTH 4 CHILDREN {}} systolic_array_Loop_data_drain_AB_proc3_U0 {DEPTH 4 CHILDREN {}} systolic_array_Loop_data_drain_C_proc_U0 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc4_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc5_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc6_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc7_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc8_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc9_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc10_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc11_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc12_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc13_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}} VITIS_LOOP_39_4_proc14_U0 {DEPTH 3 CHILDREN grp_VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4_fu_48} grp_VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4_fu_48 {DEPTH 4 CHILDREN {}}} MODULEDATA {init_block_AB_proc_Pipeline_init_block_AB {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_664_p2 SOURCE gemm_systolic_array.cpp:24 VARIABLE add_ln24 LOOP init_block_AB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} systolic_array_Loop_data_load_AB_proc2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_2_fu_458_p2 SOURCE systolic_array.cpp:29 VARIABLE k_2 LOOP data_load_AB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} PE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_150_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_150 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U160 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U159 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_149_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_149 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U168 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U167 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_94_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_94 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U174 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U173 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_83_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_83 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U180 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U179 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_72_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_72 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U186 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U185 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_61_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_61 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U192 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U191 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_50_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_50 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U198 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U197 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_39_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_39 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U204 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U203 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_28_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_28 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U210 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U209 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_17_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_17 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U216 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U215 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_148_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_148 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U222 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U221 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_137_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_137 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U228 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U227 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_126_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_126 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U234 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U233 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_115_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_115 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U240 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U239 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_104_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_104 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U246 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U245 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_99_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_99 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U252 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U251 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_98_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_98 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U258 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U257 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_97_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_97 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U264 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U263 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_96_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_96 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U270 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U269 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_95_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_95 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U276 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U275 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_93_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_93 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U282 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U281 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_92_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_92 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U288 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U287 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_91_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_91 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U294 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U293 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_90_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_90 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U300 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U299 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_89_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_89 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U306 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U305 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_88_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_88 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U312 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U311 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_87_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_87 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U318 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U317 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_86_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_86 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U324 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U323 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_85_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_85 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U330 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U329 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_84_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_84 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U336 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U335 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_82_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_82 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U342 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U341 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_31 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_81_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_81 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U348 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U347 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_80_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_80 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U354 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U353 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_33 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_79_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_79 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U360 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U359 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_34 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_78_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_78 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U366 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U365 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_35 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_77_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_77 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U372 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U371 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_36 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_76_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_76 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U378 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U377 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_37 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_75_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_75 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U384 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U383 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_38 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_74_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_74 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U390 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U389 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_39 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_73_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_73 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U396 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U395 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_40 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_71_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_71 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U402 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U401 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_41 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_70_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_70 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U408 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U407 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_42 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_69_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_69 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U414 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U413 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_43 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_68_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_68 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U420 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U419 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_44 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_67_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_67 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U426 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U425 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_45 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_66_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_66 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U432 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U431 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_46 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_65_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_65 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U438 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U437 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_47 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_64_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_64 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U444 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U443 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_48 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_63_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_63 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U450 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U449 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_49 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_62_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_62 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U456 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U455 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_50 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_60_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_60 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U462 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U461 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_51 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_59_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_59 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U468 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U467 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_52 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_58_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_58 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U474 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U473 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_53 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_57_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_57 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U480 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U479 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_54 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_56_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_56 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U486 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U485 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_55 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_55_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_55 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U492 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U491 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_56 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_54_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_54 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U498 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U497 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_57 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_53_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_53 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U504 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U503 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_58 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_52_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_52 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U510 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U509 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_59 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_51_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_51 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U516 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U515 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_60 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_49_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_49 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U522 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U521 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_61 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_48_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_48 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U528 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U527 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_62 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_47_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_47 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U534 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U533 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_63 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_46_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_46 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U540 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U539 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_64 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_45_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_45 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U546 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U545 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_65 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_44_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_44 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U552 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U551 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_66 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_43_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_43 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U558 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U557 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_67 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_42_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_42 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U564 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U563 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_68 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_41_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_41 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U570 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U569 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_69 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_40_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_40 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U576 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U575 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_70 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_38_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_38 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U582 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U581 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_71 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_37_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_37 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U588 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U587 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_72 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_36_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_36 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U594 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U593 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_73 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_35_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_35 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U600 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U599 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_74 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_34_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_34 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U606 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U605 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_75 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_33_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_33 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U612 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U611 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_76 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_32_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_32 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U618 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U617 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_77 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_31_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_31 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U624 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U623 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_78 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_30_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_30 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U630 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U629 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_79 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_29_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_29 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U636 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U635 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_80 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_27_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_27 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U642 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U641 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_81 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_26_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_26 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U648 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U647 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_82 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_25_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_25 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U654 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U653 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_83 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_24_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_24 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U660 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U659 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_84 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_23_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_23 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U666 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U665 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_85 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_22_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_22 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U672 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U671 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_86 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_21_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_21 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U678 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U677 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_87 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_20_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_20 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U684 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U683 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_88 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_19_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_19 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U690 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U689 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_89 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_18_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_18 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U696 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U695 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_90 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_16_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_16 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U702 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U701 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_91 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_15_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_15 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U708 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U707 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_92 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_14_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_14 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U714 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U713 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_93 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_13_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_13 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U720 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U719 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_94 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_12_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_12 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U726 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U725 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_95 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_11_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_11 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U732 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U731 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_96 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_10_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_10 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U738 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U737 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_97 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_9_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_9 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U744 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U743 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_98 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_8_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_8 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U750 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U749 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_99 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_7_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_7 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U756 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U755 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_100 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_147_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_147 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U762 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U761 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_101 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_146_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_146 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U768 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U767 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_102 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_145_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_145 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U774 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U773 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_103 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_144_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_144 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U780 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U779 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_104 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_143_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_143 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U786 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U785 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_105 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_142_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_142 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U792 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U791 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_106 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_141_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_141 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U798 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U797 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_107 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_140_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_140 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U804 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U803 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_108 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_139_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_139 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U810 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U809 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_109 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_138_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_138 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U816 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U815 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_110 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_136_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_136 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U822 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U821 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_111 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_135_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_135 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U828 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U827 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_112 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_134_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_134 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U834 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U833 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_113 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_133_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_133 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U840 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U839 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_114 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_132_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_132 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U846 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U845 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_115 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_131_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_131 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U852 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U851 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_116 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_130_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_130 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U858 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U857 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_117 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_129_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_129 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U864 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U863 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_118 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_128_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_128 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U870 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U869 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_119 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_127_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_127 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U876 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U875 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_120 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_125_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_125 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U882 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U881 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_121 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_124_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_124 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U888 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U887 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_122 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_123_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_123 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U894 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U893 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_123 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_122_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_122 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U900 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U899 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_124 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_121_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_121 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U906 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U905 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_125 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_120_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_120 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U912 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U911 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_126 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_119_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_119 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U918 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U917 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_127 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_118_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_118 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U924 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U923 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_128 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_117_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_117 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U930 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U929 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_129 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_116_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_116 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U936 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U935 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_130 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_114_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_114 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U942 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U941 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_131 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_113_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_113 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U948 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U947 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_132 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_112_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_112 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U954 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U953 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_133 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_111_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_111 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U960 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U959 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_134 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_110_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_110 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U966 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U965 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_135 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_109_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_109 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U972 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U971 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_136 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_108_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_108 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U978 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U977 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_137 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_107_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_107 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U984 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U983 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_138 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_106_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_106 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U990 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U989 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_139 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_105_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_105 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U996 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U995 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_140 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_103_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_103 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1002 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1001 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_141 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_102_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_102 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1008 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1007 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_142 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_101_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_101 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1014 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1013 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_143 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_100_fu_105_p2 SOURCE systolic_array.cpp:7 VARIABLE k_100 LOOP PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1020 SOURCE systolic_array.cpp:11 VARIABLE mul LOOP PE_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1019 SOURCE systolic_array.cpp:11 VARIABLE add LOOP PE_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} systolic_array_Loop_data_drain_AB_proc3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_4_fu_240_p2 SOURCE systolic_array.cpp:48 VARIABLE k_4 LOOP data_drain_AB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} systolic_array_Loop_data_drain_C_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1312_p2 SOURCE systolic_array.cpp:58 VARIABLE add_ln58 LOOP data_drain_C BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} systolic_array {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_0_U SOURCE {} VARIABLE A_fifo_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_1_U SOURCE {} VARIABLE A_fifo_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_2_U SOURCE {} VARIABLE A_fifo_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_3_U SOURCE {} VARIABLE A_fifo_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_4_U SOURCE {} VARIABLE A_fifo_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_5_U SOURCE {} VARIABLE A_fifo_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_6_U SOURCE {} VARIABLE A_fifo_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_7_U SOURCE {} VARIABLE A_fifo_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_8_U SOURCE {} VARIABLE A_fifo_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_9_U SOURCE {} VARIABLE A_fifo_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_10_U SOURCE {} VARIABLE A_fifo_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_11_U SOURCE {} VARIABLE A_fifo_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_0_12_U SOURCE {} VARIABLE A_fifo_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_0_U SOURCE {} VARIABLE A_fifo_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_1_U SOURCE {} VARIABLE A_fifo_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_2_U SOURCE {} VARIABLE A_fifo_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_3_U SOURCE {} VARIABLE A_fifo_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_4_U SOURCE {} VARIABLE A_fifo_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_5_U SOURCE {} VARIABLE A_fifo_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_6_U SOURCE {} VARIABLE A_fifo_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_7_U SOURCE {} VARIABLE A_fifo_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_8_U SOURCE {} VARIABLE A_fifo_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_9_U SOURCE {} VARIABLE A_fifo_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_10_U SOURCE {} VARIABLE A_fifo_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_11_U SOURCE {} VARIABLE A_fifo_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_12_U SOURCE {} VARIABLE A_fifo_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_0_U SOURCE {} VARIABLE A_fifo_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_1_U SOURCE {} VARIABLE A_fifo_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_2_U SOURCE {} VARIABLE A_fifo_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_3_U SOURCE {} VARIABLE A_fifo_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_4_U SOURCE {} VARIABLE A_fifo_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_5_U SOURCE {} VARIABLE A_fifo_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_6_U SOURCE {} VARIABLE A_fifo_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_7_U SOURCE {} VARIABLE A_fifo_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_8_U SOURCE {} VARIABLE A_fifo_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_9_U SOURCE {} VARIABLE A_fifo_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_10_U SOURCE {} VARIABLE A_fifo_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_11_U SOURCE {} VARIABLE A_fifo_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_12_U SOURCE {} VARIABLE A_fifo_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_0_U SOURCE {} VARIABLE A_fifo_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_1_U SOURCE {} VARIABLE A_fifo_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_2_U SOURCE {} VARIABLE A_fifo_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_3_U SOURCE {} VARIABLE A_fifo_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_4_U SOURCE {} VARIABLE A_fifo_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_5_U SOURCE {} VARIABLE A_fifo_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_6_U SOURCE {} VARIABLE A_fifo_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_7_U SOURCE {} VARIABLE A_fifo_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_8_U SOURCE {} VARIABLE A_fifo_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_9_U SOURCE {} VARIABLE A_fifo_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_10_U SOURCE {} VARIABLE A_fifo_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_11_U SOURCE {} VARIABLE A_fifo_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_12_U SOURCE {} VARIABLE A_fifo_3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_0_U SOURCE {} VARIABLE A_fifo_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_1_U SOURCE {} VARIABLE A_fifo_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_2_U SOURCE {} VARIABLE A_fifo_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_3_U SOURCE {} VARIABLE A_fifo_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_4_U SOURCE {} VARIABLE A_fifo_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_5_U SOURCE {} VARIABLE A_fifo_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_6_U SOURCE {} VARIABLE A_fifo_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_7_U SOURCE {} VARIABLE A_fifo_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_8_U SOURCE {} VARIABLE A_fifo_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_9_U SOURCE {} VARIABLE A_fifo_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_10_U SOURCE {} VARIABLE A_fifo_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_11_U SOURCE {} VARIABLE A_fifo_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_12_U SOURCE {} VARIABLE A_fifo_4_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_0_U SOURCE {} VARIABLE A_fifo_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_1_U SOURCE {} VARIABLE A_fifo_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_2_U SOURCE {} VARIABLE A_fifo_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_3_U SOURCE {} VARIABLE A_fifo_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_4_U SOURCE {} VARIABLE A_fifo_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_5_U SOURCE {} VARIABLE A_fifo_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_6_U SOURCE {} VARIABLE A_fifo_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_7_U SOURCE {} VARIABLE A_fifo_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_8_U SOURCE {} VARIABLE A_fifo_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_9_U SOURCE {} VARIABLE A_fifo_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_10_U SOURCE {} VARIABLE A_fifo_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_11_U SOURCE {} VARIABLE A_fifo_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_12_U SOURCE {} VARIABLE A_fifo_5_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_0_U SOURCE {} VARIABLE A_fifo_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_1_U SOURCE {} VARIABLE A_fifo_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_2_U SOURCE {} VARIABLE A_fifo_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_3_U SOURCE {} VARIABLE A_fifo_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_4_U SOURCE {} VARIABLE A_fifo_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_5_U SOURCE {} VARIABLE A_fifo_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_6_U SOURCE {} VARIABLE A_fifo_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_7_U SOURCE {} VARIABLE A_fifo_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_8_U SOURCE {} VARIABLE A_fifo_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_9_U SOURCE {} VARIABLE A_fifo_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_10_U SOURCE {} VARIABLE A_fifo_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_11_U SOURCE {} VARIABLE A_fifo_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_12_U SOURCE {} VARIABLE A_fifo_6_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_0_U SOURCE {} VARIABLE A_fifo_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_1_U SOURCE {} VARIABLE A_fifo_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_2_U SOURCE {} VARIABLE A_fifo_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_3_U SOURCE {} VARIABLE A_fifo_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_4_U SOURCE {} VARIABLE A_fifo_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_5_U SOURCE {} VARIABLE A_fifo_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_6_U SOURCE {} VARIABLE A_fifo_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_7_U SOURCE {} VARIABLE A_fifo_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_8_U SOURCE {} VARIABLE A_fifo_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_9_U SOURCE {} VARIABLE A_fifo_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_10_U SOURCE {} VARIABLE A_fifo_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_11_U SOURCE {} VARIABLE A_fifo_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_12_U SOURCE {} VARIABLE A_fifo_7_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_0_U SOURCE {} VARIABLE A_fifo_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_1_U SOURCE {} VARIABLE A_fifo_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_2_U SOURCE {} VARIABLE A_fifo_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_3_U SOURCE {} VARIABLE A_fifo_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_4_U SOURCE {} VARIABLE A_fifo_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_5_U SOURCE {} VARIABLE A_fifo_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_6_U SOURCE {} VARIABLE A_fifo_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_7_U SOURCE {} VARIABLE A_fifo_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_8_U SOURCE {} VARIABLE A_fifo_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_9_U SOURCE {} VARIABLE A_fifo_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_10_U SOURCE {} VARIABLE A_fifo_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_11_U SOURCE {} VARIABLE A_fifo_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_12_U SOURCE {} VARIABLE A_fifo_8_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_0_U SOURCE {} VARIABLE A_fifo_9_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_1_U SOURCE {} VARIABLE A_fifo_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_2_U SOURCE {} VARIABLE A_fifo_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_3_U SOURCE {} VARIABLE A_fifo_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_4_U SOURCE {} VARIABLE A_fifo_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_5_U SOURCE {} VARIABLE A_fifo_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_6_U SOURCE {} VARIABLE A_fifo_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_7_U SOURCE {} VARIABLE A_fifo_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_8_U SOURCE {} VARIABLE A_fifo_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_9_U SOURCE {} VARIABLE A_fifo_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_10_U SOURCE {} VARIABLE A_fifo_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_11_U SOURCE {} VARIABLE A_fifo_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_9_12_U SOURCE {} VARIABLE A_fifo_9_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_0_U SOURCE {} VARIABLE A_fifo_10_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_1_U SOURCE {} VARIABLE A_fifo_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_2_U SOURCE {} VARIABLE A_fifo_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_3_U SOURCE {} VARIABLE A_fifo_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_4_U SOURCE {} VARIABLE A_fifo_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_5_U SOURCE {} VARIABLE A_fifo_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_6_U SOURCE {} VARIABLE A_fifo_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_7_U SOURCE {} VARIABLE A_fifo_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_8_U SOURCE {} VARIABLE A_fifo_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_9_U SOURCE {} VARIABLE A_fifo_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_10_U SOURCE {} VARIABLE A_fifo_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_11_U SOURCE {} VARIABLE A_fifo_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_10_12_U SOURCE {} VARIABLE A_fifo_10_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_0_U SOURCE {} VARIABLE A_fifo_11_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_1_U SOURCE {} VARIABLE A_fifo_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_2_U SOURCE {} VARIABLE A_fifo_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_3_U SOURCE {} VARIABLE A_fifo_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_4_U SOURCE {} VARIABLE A_fifo_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_5_U SOURCE {} VARIABLE A_fifo_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_6_U SOURCE {} VARIABLE A_fifo_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_7_U SOURCE {} VARIABLE A_fifo_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_8_U SOURCE {} VARIABLE A_fifo_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_9_U SOURCE {} VARIABLE A_fifo_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_10_U SOURCE {} VARIABLE A_fifo_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_11_U SOURCE {} VARIABLE A_fifo_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_11_12_U SOURCE {} VARIABLE A_fifo_11_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_0_U SOURCE {} VARIABLE B_fifo_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_1_U SOURCE {} VARIABLE B_fifo_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_2_U SOURCE {} VARIABLE B_fifo_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_3_U SOURCE {} VARIABLE B_fifo_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_4_U SOURCE {} VARIABLE B_fifo_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_5_U SOURCE {} VARIABLE B_fifo_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_6_U SOURCE {} VARIABLE B_fifo_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_7_U SOURCE {} VARIABLE B_fifo_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_8_U SOURCE {} VARIABLE B_fifo_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_9_U SOURCE {} VARIABLE B_fifo_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_10_U SOURCE {} VARIABLE B_fifo_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_11_U SOURCE {} VARIABLE B_fifo_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_0_12_U SOURCE {} VARIABLE B_fifo_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_0_U SOURCE {} VARIABLE B_fifo_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_1_U SOURCE {} VARIABLE B_fifo_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_2_U SOURCE {} VARIABLE B_fifo_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_3_U SOURCE {} VARIABLE B_fifo_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_4_U SOURCE {} VARIABLE B_fifo_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_5_U SOURCE {} VARIABLE B_fifo_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_6_U SOURCE {} VARIABLE B_fifo_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_7_U SOURCE {} VARIABLE B_fifo_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_8_U SOURCE {} VARIABLE B_fifo_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_9_U SOURCE {} VARIABLE B_fifo_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_10_U SOURCE {} VARIABLE B_fifo_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_11_U SOURCE {} VARIABLE B_fifo_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_12_U SOURCE {} VARIABLE B_fifo_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_0_U SOURCE {} VARIABLE B_fifo_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_1_U SOURCE {} VARIABLE B_fifo_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_2_U SOURCE {} VARIABLE B_fifo_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_3_U SOURCE {} VARIABLE B_fifo_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_4_U SOURCE {} VARIABLE B_fifo_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_5_U SOURCE {} VARIABLE B_fifo_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_6_U SOURCE {} VARIABLE B_fifo_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_7_U SOURCE {} VARIABLE B_fifo_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_8_U SOURCE {} VARIABLE B_fifo_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_9_U SOURCE {} VARIABLE B_fifo_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_10_U SOURCE {} VARIABLE B_fifo_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_11_U SOURCE {} VARIABLE B_fifo_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_12_U SOURCE {} VARIABLE B_fifo_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_0_U SOURCE {} VARIABLE B_fifo_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_1_U SOURCE {} VARIABLE B_fifo_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_2_U SOURCE {} VARIABLE B_fifo_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_3_U SOURCE {} VARIABLE B_fifo_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_4_U SOURCE {} VARIABLE B_fifo_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_5_U SOURCE {} VARIABLE B_fifo_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_6_U SOURCE {} VARIABLE B_fifo_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_7_U SOURCE {} VARIABLE B_fifo_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_8_U SOURCE {} VARIABLE B_fifo_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_9_U SOURCE {} VARIABLE B_fifo_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_10_U SOURCE {} VARIABLE B_fifo_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_11_U SOURCE {} VARIABLE B_fifo_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_12_U SOURCE {} VARIABLE B_fifo_3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_0_U SOURCE {} VARIABLE B_fifo_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_1_U SOURCE {} VARIABLE B_fifo_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_2_U SOURCE {} VARIABLE B_fifo_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_3_U SOURCE {} VARIABLE B_fifo_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_4_U SOURCE {} VARIABLE B_fifo_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_5_U SOURCE {} VARIABLE B_fifo_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_6_U SOURCE {} VARIABLE B_fifo_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_7_U SOURCE {} VARIABLE B_fifo_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_8_U SOURCE {} VARIABLE B_fifo_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_9_U SOURCE {} VARIABLE B_fifo_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_10_U SOURCE {} VARIABLE B_fifo_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_11_U SOURCE {} VARIABLE B_fifo_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_12_U SOURCE {} VARIABLE B_fifo_4_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_0_U SOURCE {} VARIABLE B_fifo_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_1_U SOURCE {} VARIABLE B_fifo_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_2_U SOURCE {} VARIABLE B_fifo_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_3_U SOURCE {} VARIABLE B_fifo_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_4_U SOURCE {} VARIABLE B_fifo_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_5_U SOURCE {} VARIABLE B_fifo_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_6_U SOURCE {} VARIABLE B_fifo_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_7_U SOURCE {} VARIABLE B_fifo_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_8_U SOURCE {} VARIABLE B_fifo_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_9_U SOURCE {} VARIABLE B_fifo_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_10_U SOURCE {} VARIABLE B_fifo_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_11_U SOURCE {} VARIABLE B_fifo_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_12_U SOURCE {} VARIABLE B_fifo_5_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_0_U SOURCE {} VARIABLE B_fifo_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_1_U SOURCE {} VARIABLE B_fifo_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_2_U SOURCE {} VARIABLE B_fifo_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_3_U SOURCE {} VARIABLE B_fifo_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_4_U SOURCE {} VARIABLE B_fifo_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_5_U SOURCE {} VARIABLE B_fifo_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_6_U SOURCE {} VARIABLE B_fifo_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_7_U SOURCE {} VARIABLE B_fifo_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_8_U SOURCE {} VARIABLE B_fifo_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_9_U SOURCE {} VARIABLE B_fifo_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_10_U SOURCE {} VARIABLE B_fifo_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_11_U SOURCE {} VARIABLE B_fifo_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_12_U SOURCE {} VARIABLE B_fifo_6_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_0_U SOURCE {} VARIABLE B_fifo_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_1_U SOURCE {} VARIABLE B_fifo_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_2_U SOURCE {} VARIABLE B_fifo_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_3_U SOURCE {} VARIABLE B_fifo_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_4_U SOURCE {} VARIABLE B_fifo_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_5_U SOURCE {} VARIABLE B_fifo_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_6_U SOURCE {} VARIABLE B_fifo_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_7_U SOURCE {} VARIABLE B_fifo_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_8_U SOURCE {} VARIABLE B_fifo_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_9_U SOURCE {} VARIABLE B_fifo_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_10_U SOURCE {} VARIABLE B_fifo_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_11_U SOURCE {} VARIABLE B_fifo_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_12_U SOURCE {} VARIABLE B_fifo_7_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_0_U SOURCE {} VARIABLE B_fifo_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_1_U SOURCE {} VARIABLE B_fifo_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_2_U SOURCE {} VARIABLE B_fifo_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_3_U SOURCE {} VARIABLE B_fifo_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_4_U SOURCE {} VARIABLE B_fifo_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_5_U SOURCE {} VARIABLE B_fifo_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_6_U SOURCE {} VARIABLE B_fifo_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_7_U SOURCE {} VARIABLE B_fifo_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_8_U SOURCE {} VARIABLE B_fifo_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_9_U SOURCE {} VARIABLE B_fifo_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_10_U SOURCE {} VARIABLE B_fifo_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_11_U SOURCE {} VARIABLE B_fifo_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_12_U SOURCE {} VARIABLE B_fifo_8_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_0_U SOURCE {} VARIABLE B_fifo_9_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_1_U SOURCE {} VARIABLE B_fifo_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_2_U SOURCE {} VARIABLE B_fifo_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_3_U SOURCE {} VARIABLE B_fifo_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_4_U SOURCE {} VARIABLE B_fifo_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_5_U SOURCE {} VARIABLE B_fifo_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_6_U SOURCE {} VARIABLE B_fifo_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_7_U SOURCE {} VARIABLE B_fifo_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_8_U SOURCE {} VARIABLE B_fifo_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_9_U SOURCE {} VARIABLE B_fifo_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_10_U SOURCE {} VARIABLE B_fifo_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_11_U SOURCE {} VARIABLE B_fifo_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_12_U SOURCE {} VARIABLE B_fifo_9_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_0_U SOURCE {} VARIABLE B_fifo_10_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_1_U SOURCE {} VARIABLE B_fifo_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_2_U SOURCE {} VARIABLE B_fifo_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_3_U SOURCE {} VARIABLE B_fifo_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_4_U SOURCE {} VARIABLE B_fifo_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_5_U SOURCE {} VARIABLE B_fifo_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_6_U SOURCE {} VARIABLE B_fifo_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_7_U SOURCE {} VARIABLE B_fifo_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_8_U SOURCE {} VARIABLE B_fifo_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_9_U SOURCE {} VARIABLE B_fifo_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_10_U SOURCE {} VARIABLE B_fifo_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_11_U SOURCE {} VARIABLE B_fifo_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_12_U SOURCE {} VARIABLE B_fifo_10_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_0_U SOURCE {} VARIABLE B_fifo_11_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_1_U SOURCE {} VARIABLE B_fifo_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_2_U SOURCE {} VARIABLE B_fifo_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_3_U SOURCE {} VARIABLE B_fifo_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_4_U SOURCE {} VARIABLE B_fifo_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_5_U SOURCE {} VARIABLE B_fifo_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_6_U SOURCE {} VARIABLE B_fifo_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_7_U SOURCE {} VARIABLE B_fifo_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_8_U SOURCE {} VARIABLE B_fifo_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_9_U SOURCE {} VARIABLE B_fifo_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_10_U SOURCE {} VARIABLE B_fifo_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_11_U SOURCE {} VARIABLE B_fifo_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_12_U SOURCE {} VARIABLE B_fifo_11_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_U SOURCE systolic_array.cpp:44 VARIABLE C LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_1_U SOURCE systolic_array.cpp:44 VARIABLE C_1 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_2_U SOURCE systolic_array.cpp:44 VARIABLE C_2 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_3_U SOURCE systolic_array.cpp:44 VARIABLE C_3 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_4_U SOURCE systolic_array.cpp:44 VARIABLE C_4 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_5_U SOURCE systolic_array.cpp:44 VARIABLE C_5 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_6_U SOURCE systolic_array.cpp:44 VARIABLE C_6 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_7_U SOURCE systolic_array.cpp:44 VARIABLE C_7 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_8_U SOURCE systolic_array.cpp:44 VARIABLE C_8 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_9_U SOURCE systolic_array.cpp:44 VARIABLE C_9 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_10_U SOURCE systolic_array.cpp:44 VARIABLE C_10 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_11_U SOURCE systolic_array.cpp:44 VARIABLE C_11 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_12_U SOURCE systolic_array.cpp:44 VARIABLE C_12 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_13_U SOURCE systolic_array.cpp:44 VARIABLE C_13 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_14_U SOURCE systolic_array.cpp:44 VARIABLE C_14 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_15_U SOURCE systolic_array.cpp:44 VARIABLE C_15 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_16_U SOURCE systolic_array.cpp:44 VARIABLE C_16 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_17_U SOURCE systolic_array.cpp:44 VARIABLE C_17 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_18_U SOURCE systolic_array.cpp:44 VARIABLE C_18 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_19_U SOURCE systolic_array.cpp:44 VARIABLE C_19 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_20_U SOURCE systolic_array.cpp:44 VARIABLE C_20 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_21_U SOURCE systolic_array.cpp:44 VARIABLE C_21 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_22_U SOURCE systolic_array.cpp:44 VARIABLE C_22 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_23_U SOURCE systolic_array.cpp:44 VARIABLE C_23 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_24_U SOURCE systolic_array.cpp:44 VARIABLE C_24 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_25_U SOURCE systolic_array.cpp:44 VARIABLE C_25 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_26_U SOURCE systolic_array.cpp:44 VARIABLE C_26 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_27_U SOURCE systolic_array.cpp:44 VARIABLE C_27 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_28_U SOURCE systolic_array.cpp:44 VARIABLE C_28 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_29_U SOURCE systolic_array.cpp:44 VARIABLE C_29 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_30_U SOURCE systolic_array.cpp:44 VARIABLE C_30 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_31_U SOURCE systolic_array.cpp:44 VARIABLE C_31 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_32_U SOURCE systolic_array.cpp:44 VARIABLE C_32 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_33_U SOURCE systolic_array.cpp:44 VARIABLE C_33 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_34_U SOURCE systolic_array.cpp:44 VARIABLE C_34 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_35_U SOURCE systolic_array.cpp:44 VARIABLE C_35 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_36_U SOURCE systolic_array.cpp:44 VARIABLE C_36 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_37_U SOURCE systolic_array.cpp:44 VARIABLE C_37 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_38_U SOURCE systolic_array.cpp:44 VARIABLE C_38 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_39_U SOURCE systolic_array.cpp:44 VARIABLE C_39 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_40_U SOURCE systolic_array.cpp:44 VARIABLE C_40 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_41_U SOURCE systolic_array.cpp:44 VARIABLE C_41 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_42_U SOURCE systolic_array.cpp:44 VARIABLE C_42 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_43_U SOURCE systolic_array.cpp:44 VARIABLE C_43 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_44_U SOURCE systolic_array.cpp:44 VARIABLE C_44 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_45_U SOURCE systolic_array.cpp:44 VARIABLE C_45 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_46_U SOURCE systolic_array.cpp:44 VARIABLE C_46 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_47_U SOURCE systolic_array.cpp:44 VARIABLE C_47 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_48_U SOURCE systolic_array.cpp:44 VARIABLE C_48 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_49_U SOURCE systolic_array.cpp:44 VARIABLE C_49 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_50_U SOURCE systolic_array.cpp:44 VARIABLE C_50 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_51_U SOURCE systolic_array.cpp:44 VARIABLE C_51 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_52_U SOURCE systolic_array.cpp:44 VARIABLE C_52 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_53_U SOURCE systolic_array.cpp:44 VARIABLE C_53 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_54_U SOURCE systolic_array.cpp:44 VARIABLE C_54 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_55_U SOURCE systolic_array.cpp:44 VARIABLE C_55 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_56_U SOURCE systolic_array.cpp:44 VARIABLE C_56 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_57_U SOURCE systolic_array.cpp:44 VARIABLE C_57 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_58_U SOURCE systolic_array.cpp:44 VARIABLE C_58 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_59_U SOURCE systolic_array.cpp:44 VARIABLE C_59 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_60_U SOURCE systolic_array.cpp:44 VARIABLE C_60 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_61_U SOURCE systolic_array.cpp:44 VARIABLE C_61 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_62_U SOURCE systolic_array.cpp:44 VARIABLE C_62 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_63_U SOURCE systolic_array.cpp:44 VARIABLE C_63 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_64_U SOURCE systolic_array.cpp:44 VARIABLE C_64 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_65_U SOURCE systolic_array.cpp:44 VARIABLE C_65 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_66_U SOURCE systolic_array.cpp:44 VARIABLE C_66 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_67_U SOURCE systolic_array.cpp:44 VARIABLE C_67 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_68_U SOURCE systolic_array.cpp:44 VARIABLE C_68 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_69_U SOURCE systolic_array.cpp:44 VARIABLE C_69 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_70_U SOURCE systolic_array.cpp:44 VARIABLE C_70 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_71_U SOURCE systolic_array.cpp:44 VARIABLE C_71 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_72_U SOURCE systolic_array.cpp:44 VARIABLE C_72 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_73_U SOURCE systolic_array.cpp:44 VARIABLE C_73 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_74_U SOURCE systolic_array.cpp:44 VARIABLE C_74 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_75_U SOURCE systolic_array.cpp:44 VARIABLE C_75 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_76_U SOURCE systolic_array.cpp:44 VARIABLE C_76 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_77_U SOURCE systolic_array.cpp:44 VARIABLE C_77 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_78_U SOURCE systolic_array.cpp:44 VARIABLE C_78 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_79_U SOURCE systolic_array.cpp:44 VARIABLE C_79 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_80_U SOURCE systolic_array.cpp:44 VARIABLE C_80 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_81_U SOURCE systolic_array.cpp:44 VARIABLE C_81 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_82_U SOURCE systolic_array.cpp:44 VARIABLE C_82 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_83_U SOURCE systolic_array.cpp:44 VARIABLE C_83 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_84_U SOURCE systolic_array.cpp:44 VARIABLE C_84 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_85_U SOURCE systolic_array.cpp:44 VARIABLE C_85 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_86_U SOURCE systolic_array.cpp:44 VARIABLE C_86 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_87_U SOURCE systolic_array.cpp:44 VARIABLE C_87 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_88_U SOURCE systolic_array.cpp:44 VARIABLE C_88 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_89_U SOURCE systolic_array.cpp:44 VARIABLE C_89 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_90_U SOURCE systolic_array.cpp:44 VARIABLE C_90 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_91_U SOURCE systolic_array.cpp:44 VARIABLE C_91 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_92_U SOURCE systolic_array.cpp:44 VARIABLE C_92 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_93_U SOURCE systolic_array.cpp:44 VARIABLE C_93 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_94_U SOURCE systolic_array.cpp:44 VARIABLE C_94 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_95_U SOURCE systolic_array.cpp:44 VARIABLE C_95 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_96_U SOURCE systolic_array.cpp:44 VARIABLE C_96 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_97_U SOURCE systolic_array.cpp:44 VARIABLE C_97 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_98_U SOURCE systolic_array.cpp:44 VARIABLE C_98 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_99_U SOURCE systolic_array.cpp:44 VARIABLE C_99 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_100_U SOURCE systolic_array.cpp:44 VARIABLE C_100 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_101_U SOURCE systolic_array.cpp:44 VARIABLE C_101 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_102_U SOURCE systolic_array.cpp:44 VARIABLE C_102 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_103_U SOURCE systolic_array.cpp:44 VARIABLE C_103 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_104_U SOURCE systolic_array.cpp:44 VARIABLE C_104 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_105_U SOURCE systolic_array.cpp:44 VARIABLE C_105 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_106_U SOURCE systolic_array.cpp:44 VARIABLE C_106 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_107_U SOURCE systolic_array.cpp:44 VARIABLE C_107 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_108_U SOURCE systolic_array.cpp:44 VARIABLE C_108 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_109_U SOURCE systolic_array.cpp:44 VARIABLE C_109 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_110_U SOURCE systolic_array.cpp:44 VARIABLE C_110 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_111_U SOURCE systolic_array.cpp:44 VARIABLE C_111 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_112_U SOURCE systolic_array.cpp:44 VARIABLE C_112 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_113_U SOURCE systolic_array.cpp:44 VARIABLE C_113 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_114_U SOURCE systolic_array.cpp:44 VARIABLE C_114 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_115_U SOURCE systolic_array.cpp:44 VARIABLE C_115 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_116_U SOURCE systolic_array.cpp:44 VARIABLE C_116 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_117_U SOURCE systolic_array.cpp:44 VARIABLE C_117 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_118_U SOURCE systolic_array.cpp:44 VARIABLE C_118 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_119_U SOURCE systolic_array.cpp:44 VARIABLE C_119 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_120_U SOURCE systolic_array.cpp:44 VARIABLE C_120 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_121_U SOURCE systolic_array.cpp:44 VARIABLE C_121 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_122_U SOURCE systolic_array.cpp:44 VARIABLE C_122 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_123_U SOURCE systolic_array.cpp:44 VARIABLE C_123 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_124_U SOURCE systolic_array.cpp:44 VARIABLE C_124 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_125_U SOURCE systolic_array.cpp:44 VARIABLE C_125 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_126_U SOURCE systolic_array.cpp:44 VARIABLE C_126 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_127_U SOURCE systolic_array.cpp:44 VARIABLE C_127 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_128_U SOURCE systolic_array.cpp:44 VARIABLE C_128 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_129_U SOURCE systolic_array.cpp:44 VARIABLE C_129 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_130_U SOURCE systolic_array.cpp:44 VARIABLE C_130 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_131_U SOURCE systolic_array.cpp:44 VARIABLE C_131 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_132_U SOURCE systolic_array.cpp:44 VARIABLE C_132 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_133_U SOURCE systolic_array.cpp:44 VARIABLE C_133 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_134_U SOURCE systolic_array.cpp:44 VARIABLE C_134 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_135_U SOURCE systolic_array.cpp:44 VARIABLE C_135 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_136_U SOURCE systolic_array.cpp:44 VARIABLE C_136 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_137_U SOURCE systolic_array.cpp:44 VARIABLE C_137 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_138_U SOURCE systolic_array.cpp:44 VARIABLE C_138 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_139_U SOURCE systolic_array.cpp:44 VARIABLE C_139 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_140_U SOURCE systolic_array.cpp:44 VARIABLE C_140 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_141_U SOURCE systolic_array.cpp:44 VARIABLE C_141 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_142_U SOURCE systolic_array.cpp:44 VARIABLE C_142 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_143_U SOURCE systolic_array.cpp:44 VARIABLE C_143 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_1_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_1_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_2_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_2_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_3_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_3_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_4_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_4_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_5_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_5_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_6_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_6_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_7_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_7_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_8_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_8_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_9_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_9_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_10_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_10_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_11_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_11_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_12_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_12_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_13_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_13_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_14_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_14_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_15_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_15_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_16_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_16_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_17_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_17_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_18_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_18_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_19_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_19_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_20_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_20_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_21_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_21_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_22_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_22_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_23_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_23_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_24_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_24_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_25_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_25_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_26_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_26_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_27_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_27_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_28_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_28_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_29_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_29_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_30_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_30_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_31_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_31_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_32_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_32_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_33_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_33_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_34_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_34_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_35_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_35_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_36_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_36_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_37_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_37_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_38_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_38_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_39_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_39_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_40_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_40_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_41_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_41_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_42_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_42_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_43_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_43_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_44_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_44_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_45_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_45_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_46_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_46_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_47_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_47_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_48_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_48_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_49_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_49_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_50_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_50_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_51_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_51_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_52_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_52_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_53_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_53_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_54_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_54_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_55_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_55_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_56_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_56_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_57_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_57_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_58_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_58_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_59_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_59_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_60_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_60_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_61_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_61_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_62_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_62_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_63_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_63_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_64_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_64_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_65_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_65_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_66_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_66_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_67_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_67_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_68_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_68_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_69_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_69_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_70_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_70_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_71_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_71_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_72_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_72_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_73_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_73_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_74_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_74_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_75_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_75_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_76_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_76_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_77_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_77_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_78_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_78_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_79_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_79_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_80_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_80_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_81_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_81_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_82_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_82_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_83_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_83_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_84_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_84_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_85_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_85_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_86_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_86_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_87_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_87_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_88_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_88_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_89_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_89_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_90_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_90_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_91_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_91_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_92_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_92_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_93_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_93_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_94_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_94_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_95_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_95_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_96_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_96_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_97_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_97_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_98_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_98_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_99_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_99_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_100_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_100_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_101_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_101_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_102_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_102_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_103_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_103_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_104_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_104_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_105_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_105_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_106_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_106_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_107_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_107_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_108_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_108_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_109_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_109_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_110_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_110_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_111_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_111_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_112_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_112_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_113_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_113_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_114_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_114_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_115_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_115_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_116_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_116_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_117_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_117_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_118_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_118_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_119_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_119_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_120_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_120_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_121_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_121_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_122_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_122_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_123_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_123_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_124_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_124_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_125_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_125_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_126_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_126_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_127_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_127_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_128_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_128_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_129_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_129_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_130_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_130_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_131_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_131_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_132_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_132_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_133_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_133_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_134_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_134_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_135_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_135_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_136_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_136_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_137_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_137_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_138_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_138_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_139_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_139_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_140_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_140_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_141_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_141_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_142_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_142_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_143_load_loc_channel_U SOURCE systolic_array.cpp:44 VARIABLE C_143_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 720 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2143 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc4_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2150 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_1_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc5_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2157 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_2_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc6_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2164 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_3_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc7_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2171 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_4_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc8_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2178 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_5_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc9_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2185 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_6_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc10_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2192 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_7_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc11_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2199 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_8_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc12_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2206 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_9_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc13_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2213 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_10_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc14_Pipeline_VITIS_LOOP_39_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_93_p2 SOURCE gemm_systolic_array.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_103_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U2220 SOURCE gemm_systolic_array.cpp:41 VARIABLE add73_11_i_i_i LOOP VITIS_LOOP_39_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 2 BRAM 0 URAM 0}} VITIS_LOOP_39_4_proc14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln41_fu_75_p2 SOURCE gemm_systolic_array.cpp:41 VARIABLE sub_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 2 BRAM 0 URAM 0}} dataflow_in_loop_VITIS_LOOP_19_1 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c11_U SOURCE {} VARIABLE jj_c11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c10_U SOURCE {} VARIABLE jj_c10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c9_U SOURCE {} VARIABLE jj_c9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c8_U SOURCE {} VARIABLE jj_c8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c7_U SOURCE {} VARIABLE jj_c7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c6_U SOURCE {} VARIABLE jj_c6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c5_U SOURCE {} VARIABLE jj_c5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c4_U SOURCE {} VARIABLE jj_c4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c3_U SOURCE {} VARIABLE jj_c3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c2_U SOURCE {} VARIABLE jj_c2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c1_U SOURCE {} VARIABLE jj_c1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME jj_c_U SOURCE {} VARIABLE jj_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_01_U SOURCE {} VARIABLE block_A_loader_01 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_12_U SOURCE {} VARIABLE block_A_loader_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_23_U SOURCE {} VARIABLE block_A_loader_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_34_U SOURCE {} VARIABLE block_A_loader_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_45_U SOURCE {} VARIABLE block_A_loader_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_56_U SOURCE {} VARIABLE block_A_loader_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_67_U SOURCE {} VARIABLE block_A_loader_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_78_U SOURCE {} VARIABLE block_A_loader_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_89_U SOURCE {} VARIABLE block_A_loader_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_910_U SOURCE {} VARIABLE block_A_loader_910 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_1011_U SOURCE {} VARIABLE block_A_loader_1011 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_A_loader_1112_U SOURCE {} VARIABLE block_A_loader_1112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_013_U SOURCE {} VARIABLE block_B_loader_013 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_114_U SOURCE {} VARIABLE block_B_loader_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_215_U SOURCE {} VARIABLE block_B_loader_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_316_U SOURCE {} VARIABLE block_B_loader_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_417_U SOURCE {} VARIABLE block_B_loader_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_518_U SOURCE {} VARIABLE block_B_loader_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_619_U SOURCE {} VARIABLE block_B_loader_619 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_720_U SOURCE {} VARIABLE block_B_loader_720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_821_U SOURCE {} VARIABLE block_B_loader_821 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_922_U SOURCE {} VARIABLE block_B_loader_922 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_1023_U SOURCE {} VARIABLE block_B_loader_1023 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_B_loader_1124_U SOURCE {} VARIABLE block_B_loader_1124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_025_U SOURCE {} VARIABLE block_C_drainer_025 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_126_U SOURCE {} VARIABLE block_C_drainer_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_227_U SOURCE {} VARIABLE block_C_drainer_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_328_U SOURCE {} VARIABLE block_C_drainer_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_429_U SOURCE {} VARIABLE block_C_drainer_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_530_U SOURCE {} VARIABLE block_C_drainer_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_631_U SOURCE {} VARIABLE block_C_drainer_631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_732_U SOURCE {} VARIABLE block_C_drainer_732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_833_U SOURCE {} VARIABLE block_C_drainer_833 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_934_U SOURCE {} VARIABLE block_C_drainer_934 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_1035_U SOURCE {} VARIABLE block_C_drainer_1035 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME block_C_drainer_1136_U SOURCE {} VARIABLE block_C_drainer_1136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 744 BRAM 0 URAM 0}} init_block_AB_proc {AREA {DSP 0 BRAM 0 URAM 0}} systolic_array_Block_for_end118_proc {AREA {DSP 0 BRAM 0 URAM 0}} gemm_systolic_array {AREA {DSP 744 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 13.99 seconds. CPU system time: 0.17 seconds. Elapsed time: 14.97 seconds; current allocated memory: 2.945 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for gemm_systolic_array.
INFO: [VLOG 209-307] Generating Verilog RTL for gemm_systolic_array.
Execute         syn_report -model gemm_systolic_array -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
Command         syn_report done; 0.35 sec.
Command       autosyn done; 642.9 sec.
Command     csynth_design done; 1036.17 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 722.36 seconds. CPU system time: 15.6 seconds. Elapsed time: 1036.17 seconds; current allocated memory: 2.438 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.4 sec.
