<stg><name>convolution_hw</name>


<trans_list>

<trans id="326" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:0  %cifm_counter_8 = alloca i32

]]></Node>
<StgValue><ssdm name="cifm_counter_8"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:1  %cofm_counter_8 = alloca i32

]]></Node>
<StgValue><ssdm name="cofm_counter_8"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:5  %ifm_buff0_0 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:6  %ifm_buff0_1 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:7  %ifm_buff0_2 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:8  %ifm_buff0_3 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:9  %ifm_buff0_4 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:10  %ifm_buff0_5 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:11  %ifm_buff0_6 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:12  %ifm_buff0_7 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:13  %ifm_buff0_8 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:14  %ifm_buff0_9 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:15  %ifm_buff0_10 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_10"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:16  %ifm_buff0_11 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_11"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:17  %ifm_buff0_12 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_12"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:18  %ifm_buff0_13 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_13"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:19  %ifm_buff0_14 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:20  %ifm_buff0_15 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_15"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:21  %ifm_buff1_0 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:22  %ifm_buff1_1 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:23  %ifm_buff1_2 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:24  %ifm_buff1_3 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:25  %ifm_buff1_4 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:26  %ifm_buff1_5 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:27  %ifm_buff1_6 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:28  %ifm_buff1_7 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:29  %ifm_buff1_8 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:30  %ifm_buff1_9 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:31  %ifm_buff1_10 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_10"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:32  %ifm_buff1_11 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_11"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:33  %ifm_buff1_12 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_12"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:34  %ifm_buff1_13 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_13"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:35  %ifm_buff1_14 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_14"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:36  %ifm_buff1_15 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_15"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:37  %ifm_buff2_0 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:38  %ifm_buff2_1 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:39  %ifm_buff2_2 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:40  %ifm_buff2_3 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:41  %ifm_buff2_4 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:42  %ifm_buff2_5 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:43  %ifm_buff2_6 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:44  %ifm_buff2_7 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:45  %ifm_buff2_8 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
:46  %ifm_buff2_9 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_9"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
:47  %ifm_buff2_10 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_10"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:48  %ifm_buff2_11 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_11"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:49  %ifm_buff2_12 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_12"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:50  %ifm_buff2_13 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_13"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:51  %ifm_buff2_14 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_14"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:52  %ifm_buff2_15 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff2_15"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:53  %ifm_buff3_0 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
:54  %ifm_buff3_1 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:55  %ifm_buff3_2 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:56  %ifm_buff3_3 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
:57  %ifm_buff3_4 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
:58  %ifm_buff3_5 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
:59  %ifm_buff3_6 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
:60  %ifm_buff3_7 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_7"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:61  %ifm_buff3_8 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_8"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
:62  %ifm_buff3_9 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_9"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
:63  %ifm_buff3_10 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
:64  %ifm_buff3_11 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_11"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
:65  %ifm_buff3_12 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_12"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
:66  %ifm_buff3_13 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_13"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
:67  %ifm_buff3_14 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_14"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
:68  %ifm_buff3_15 = alloca [58 x float], align 4

]]></Node>
<StgValue><ssdm name="ifm_buff3_15"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
:69  %filter_buff_0_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
:70  %filter_buff_0_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
:71  %filter_buff_0_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_0_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
:72  %filter_buff_0_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
:73  %filter_buff_0_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
:74  %filter_buff_0_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_1_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
:75  %filter_buff_0_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
:76  %filter_buff_0_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
:77  %filter_buff_0_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_0_2_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
:78  %filter_buff_1_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
:79  %filter_buff_1_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
:80  %filter_buff_1_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_0_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
:81  %filter_buff_1_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
:82  %filter_buff_1_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
:83  %filter_buff_1_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_1_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
:84  %filter_buff_1_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
:85  %filter_buff_1_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
:86  %filter_buff_1_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_1_2_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
:87  %filter_buff_2_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
:88  %filter_buff_2_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
:89  %filter_buff_2_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_0_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
:90  %filter_buff_2_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
:91  %filter_buff_2_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
:92  %filter_buff_2_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_1_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
:93  %filter_buff_2_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
:94  %filter_buff_2_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="64">
<![CDATA[
:95  %filter_buff_2_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_2_2_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
:96  %filter_buff_3_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_3_0_0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
:97  %filter_buff_3_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_3_0_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
:98  %filter_buff_3_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_3_0_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
:99  %filter_buff_3_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_3_1_0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="64">
<![CDATA[
:100  %filter_buff_3_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_3_1_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
:101  %filter_buff_3_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_3_1_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
:102  %filter_buff_3_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_3_2_0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
:103  %filter_buff_3_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_3_2_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="64">
<![CDATA[
:104  %filter_buff_3_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_3_2_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
:105  %filter_buff_4_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_4_0_0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
:106  %filter_buff_4_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_4_0_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="64">
<![CDATA[
:107  %filter_buff_4_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_4_0_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
:108  %filter_buff_4_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_4_1_0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
:109  %filter_buff_4_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_4_1_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
:110  %filter_buff_4_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_4_1_2"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
:111  %filter_buff_4_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_4_2_0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
:112  %filter_buff_4_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_4_2_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
:113  %filter_buff_4_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_4_2_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
:114  %filter_buff_5_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_5_0_0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
:115  %filter_buff_5_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_5_0_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
:116  %filter_buff_5_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_5_0_2"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
:117  %filter_buff_5_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_5_1_0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
:118  %filter_buff_5_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_5_1_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
:119  %filter_buff_5_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_5_1_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
:120  %filter_buff_5_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_5_2_0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
:121  %filter_buff_5_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_5_2_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
:122  %filter_buff_5_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_5_2_2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
:123  %filter_buff_6_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_6_0_0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
:124  %filter_buff_6_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_6_0_1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="64">
<![CDATA[
:125  %filter_buff_6_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_6_0_2"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
:126  %filter_buff_6_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_6_1_0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
:127  %filter_buff_6_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_6_1_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
:128  %filter_buff_6_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_6_1_2"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
:129  %filter_buff_6_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_6_2_0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
:130  %filter_buff_6_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_6_2_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
:131  %filter_buff_6_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_6_2_2"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
:132  %filter_buff_7_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_7_0_0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
:133  %filter_buff_7_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_7_0_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
:134  %filter_buff_7_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_7_0_2"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
:135  %filter_buff_7_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_7_1_0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="64">
<![CDATA[
:136  %filter_buff_7_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_7_1_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
:137  %filter_buff_7_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_7_1_2"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
:138  %filter_buff_7_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_7_2_0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="64">
<![CDATA[
:139  %filter_buff_7_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_7_2_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
:140  %filter_buff_7_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_7_2_2"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
:141  %filter_buff_8_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_8_0_0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
:142  %filter_buff_8_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_8_0_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="64">
<![CDATA[
:143  %filter_buff_8_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_8_0_2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="64">
<![CDATA[
:144  %filter_buff_8_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_8_1_0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="64">
<![CDATA[
:145  %filter_buff_8_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_8_1_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
:146  %filter_buff_8_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_8_1_2"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="64">
<![CDATA[
:147  %filter_buff_8_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_8_2_0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="64">
<![CDATA[
:148  %filter_buff_8_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_8_2_1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="64">
<![CDATA[
:149  %filter_buff_8_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_8_2_2"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="64">
<![CDATA[
:150  %filter_buff_9_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_9_0_0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="64">
<![CDATA[
:151  %filter_buff_9_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_9_0_1"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
:152  %filter_buff_9_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_9_0_2"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
:153  %filter_buff_9_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_9_1_0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="64">
<![CDATA[
:154  %filter_buff_9_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_9_1_1"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="64">
<![CDATA[
:155  %filter_buff_9_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_9_1_2"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="64">
<![CDATA[
:156  %filter_buff_9_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_9_2_0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="64">
<![CDATA[
:157  %filter_buff_9_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_9_2_1"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
:158  %filter_buff_9_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_9_2_2"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
:159  %filter_buff_10_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_10_0_0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="64">
<![CDATA[
:160  %filter_buff_10_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_10_0_1"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="64">
<![CDATA[
:161  %filter_buff_10_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_10_0_2"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="64">
<![CDATA[
:162  %filter_buff_10_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_10_1_0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="64">
<![CDATA[
:163  %filter_buff_10_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_10_1_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="64">
<![CDATA[
:164  %filter_buff_10_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_10_1_2"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="64">
<![CDATA[
:165  %filter_buff_10_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_10_2_0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="64">
<![CDATA[
:166  %filter_buff_10_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_10_2_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="64">
<![CDATA[
:167  %filter_buff_10_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_10_2_2"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="64">
<![CDATA[
:168  %filter_buff_11_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_11_0_0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="64">
<![CDATA[
:169  %filter_buff_11_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_11_0_1"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="64">
<![CDATA[
:170  %filter_buff_11_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_11_0_2"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="64">
<![CDATA[
:171  %filter_buff_11_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_11_1_0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="64">
<![CDATA[
:172  %filter_buff_11_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_11_1_1"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
:173  %filter_buff_11_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_11_1_2"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="64">
<![CDATA[
:174  %filter_buff_11_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_11_2_0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="64">
<![CDATA[
:175  %filter_buff_11_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_11_2_1"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="64">
<![CDATA[
:176  %filter_buff_11_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_11_2_2"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="64">
<![CDATA[
:177  %filter_buff_12_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_12_0_0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="64">
<![CDATA[
:178  %filter_buff_12_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_12_0_1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="64">
<![CDATA[
:179  %filter_buff_12_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_12_0_2"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="64">
<![CDATA[
:180  %filter_buff_12_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_12_1_0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="64">
<![CDATA[
:181  %filter_buff_12_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_12_1_1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="64">
<![CDATA[
:182  %filter_buff_12_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_12_1_2"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="64">
<![CDATA[
:183  %filter_buff_12_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_12_2_0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="64">
<![CDATA[
:184  %filter_buff_12_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_12_2_1"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="64">
<![CDATA[
:185  %filter_buff_12_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_12_2_2"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="64">
<![CDATA[
:186  %filter_buff_13_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_13_0_0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="64">
<![CDATA[
:187  %filter_buff_13_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_13_0_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="64">
<![CDATA[
:188  %filter_buff_13_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_13_0_2"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="64">
<![CDATA[
:189  %filter_buff_13_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_13_1_0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="64">
<![CDATA[
:190  %filter_buff_13_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_13_1_1"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="64">
<![CDATA[
:191  %filter_buff_13_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_13_1_2"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="64">
<![CDATA[
:192  %filter_buff_13_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_13_2_0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="64">
<![CDATA[
:193  %filter_buff_13_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_13_2_1"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="64">
<![CDATA[
:194  %filter_buff_13_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_13_2_2"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="64">
<![CDATA[
:195  %filter_buff_14_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_14_0_0"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="64">
<![CDATA[
:196  %filter_buff_14_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_14_0_1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="64">
<![CDATA[
:197  %filter_buff_14_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_14_0_2"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="64">
<![CDATA[
:198  %filter_buff_14_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_14_1_0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="64">
<![CDATA[
:199  %filter_buff_14_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_14_1_1"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="64">
<![CDATA[
:200  %filter_buff_14_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_14_1_2"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="64">
<![CDATA[
:201  %filter_buff_14_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_14_2_0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="64">
<![CDATA[
:202  %filter_buff_14_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_14_2_1"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="64">
<![CDATA[
:203  %filter_buff_14_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_14_2_2"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="64">
<![CDATA[
:204  %filter_buff_15_0_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_15_0_0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="64">
<![CDATA[
:205  %filter_buff_15_0_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_15_0_1"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="64">
<![CDATA[
:206  %filter_buff_15_0_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_15_0_2"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="64">
<![CDATA[
:207  %filter_buff_15_1_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_15_1_0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="64">
<![CDATA[
:208  %filter_buff_15_1_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_15_1_1"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="64">
<![CDATA[
:209  %filter_buff_15_1_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_15_1_2"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="64">
<![CDATA[
:210  %filter_buff_15_2_0 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_15_2_0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="64">
<![CDATA[
:211  %filter_buff_15_2_1 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_15_2_1"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="64">
<![CDATA[
:212  %filter_buff_15_2_2 = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="filter_buff_15_2_2"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="64">
<![CDATA[
:213  %ofm_buff0_0 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="64">
<![CDATA[
:214  %ofm_buff0_1 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_1"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="64">
<![CDATA[
:215  %ofm_buff0_2 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_2"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="64">
<![CDATA[
:216  %ofm_buff0_3 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_3"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="64">
<![CDATA[
:217  %ofm_buff0_4 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_4"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="64">
<![CDATA[
:218  %ofm_buff0_5 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_5"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="64">
<![CDATA[
:219  %ofm_buff0_6 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_6"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="64">
<![CDATA[
:220  %ofm_buff0_7 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_7"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="64">
<![CDATA[
:221  %ofm_buff0_8 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_8"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="64">
<![CDATA[
:222  %ofm_buff0_9 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_9"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="64">
<![CDATA[
:223  %ofm_buff0_10 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_10"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="64">
<![CDATA[
:224  %ofm_buff0_11 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_11"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="64">
<![CDATA[
:225  %ofm_buff0_12 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_12"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="64">
<![CDATA[
:226  %ofm_buff0_13 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_13"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="64">
<![CDATA[
:227  %ofm_buff0_14 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_14"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="64">
<![CDATA[
:228  %ofm_buff0_15 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff0_15"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="64">
<![CDATA[
:229  %ofm_buff1_0 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="64">
<![CDATA[
:230  %ofm_buff1_1 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_1"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="64">
<![CDATA[
:231  %ofm_buff1_2 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_2"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="64">
<![CDATA[
:232  %ofm_buff1_3 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_3"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="64">
<![CDATA[
:233  %ofm_buff1_4 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_4"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="64">
<![CDATA[
:234  %ofm_buff1_5 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_5"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="64">
<![CDATA[
:235  %ofm_buff1_6 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_6"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="64">
<![CDATA[
:236  %ofm_buff1_7 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_7"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="64">
<![CDATA[
:237  %ofm_buff1_8 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_8"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="64">
<![CDATA[
:238  %ofm_buff1_9 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_9"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="64">
<![CDATA[
:239  %ofm_buff1_10 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_10"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="64">
<![CDATA[
:240  %ofm_buff1_11 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_11"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="64">
<![CDATA[
:241  %ofm_buff1_12 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_12"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="64">
<![CDATA[
:242  %ofm_buff1_13 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_13"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="64">
<![CDATA[
:243  %ofm_buff1_14 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_14"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="64">
<![CDATA[
:244  %ofm_buff1_15 = alloca [56 x float], align 4

]]></Node>
<StgValue><ssdm name="ofm_buff1_15"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32">
<![CDATA[
:245  call fastcc void @load_cifm_data(i512* %cifm, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [58 x float]* %ifm_buff3_0, [58 x float]* %ifm_buff3_1, [58 x float]* %ifm_buff3_2, [58 x float]* %ifm_buff3_3, [58 x float]* %ifm_buff3_4, [58 x float]* %ifm_buff3_5, [58 x float]* %ifm_buff3_6, [58 x float]* %ifm_buff3_7, [58 x float]* %ifm_buff3_8, [58 x float]* %ifm_buff3_9, [58 x float]* %ifm_buff3_10, [58 x float]* %ifm_buff3_11, [58 x float]* %ifm_buff3_12, [58 x float]* %ifm_buff3_13, [58 x float]* %ifm_buff3_14, [58 x float]* %ifm_buff3_15)

]]></Node>
<StgValue><ssdm name="call_ln636"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32">
<![CDATA[
:246  call fastcc void @load_filter_buffer(i512* %tran_wgt, [16 x float]* %filter_buff_0_0_0, [16 x float]* %filter_buff_0_0_1, [16 x float]* %filter_buff_0_0_2, [16 x float]* %filter_buff_0_1_0, [16 x float]* %filter_buff_0_1_1, [16 x float]* %filter_buff_0_1_2, [16 x float]* %filter_buff_0_2_0, [16 x float]* %filter_buff_0_2_1, [16 x float]* %filter_buff_0_2_2, [16 x float]* %filter_buff_1_0_0, [16 x float]* %filter_buff_1_0_1, [16 x float]* %filter_buff_1_0_2, [16 x float]* %filter_buff_1_1_0, [16 x float]* %filter_buff_1_1_1, [16 x float]* %filter_buff_1_1_2, [16 x float]* %filter_buff_1_2_0, [16 x float]* %filter_buff_1_2_1, [16 x float]* %filter_buff_1_2_2, [16 x float]* %filter_buff_2_0_0, [16 x float]* %filter_buff_2_0_1, [16 x float]* %filter_buff_2_0_2, [16 x float]* %filter_buff_2_1_0, [16 x float]* %filter_buff_2_1_1, [16 x float]* %filter_buff_2_1_2, [16 x float]* %filter_buff_2_2_0, [16 x float]* %filter_buff_2_2_1, [16 x float]* %filter_buff_2_2_2, [16 x float]* %filter_buff_3_0_0, [16 x float]* %filter_buff_3_0_1, [16 x float]* %filter_buff_3_0_2, [16 x float]* %filter_buff_3_1_0, [16 x float]* %filter_buff_3_1_1, [16 x float]* %filter_buff_3_1_2, [16 x float]* %filter_buff_3_2_0, [16 x float]* %filter_buff_3_2_1, [16 x float]* %filter_buff_3_2_2, [16 x float]* %filter_buff_4_0_0, [16 x float]* %filter_buff_4_0_1, [16 x float]* %filter_buff_4_0_2, [16 x float]* %filter_buff_4_1_0, [16 x float]* %filter_buff_4_1_1, [16 x float]* %filter_buff_4_1_2, [16 x float]* %filter_buff_4_2_0, [16 x float]* %filter_buff_4_2_1, [16 x float]* %filter_buff_4_2_2, [16 x float]* %filter_buff_5_0_0, [16 x float]* %filter_buff_5_0_1, [16 x float]* %filter_buff_5_0_2, [16 x float]* %filter_buff_5_1_0, [16 x float]* %filter_buff_5_1_1, [16 x float]* %filter_buff_5_1_2, [16 x float]* %filter_buff_5_2_0, [16 x float]* %filter_buff_5_2_1, [16 x float]* %filter_buff_5_2_2, [16 x float]* %filter_buff_6_0_0, [16 x float]* %filter_buff_6_0_1, [16 x float]* %filter_buff_6_0_2, [16 x float]* %filter_buff_6_1_0, [16 x float]* %filter_buff_6_1_1, [16 x float]* %filter_buff_6_1_2, [16 x float]* %filter_buff_6_2_0, [16 x float]* %filter_buff_6_2_1, [16 x float]* %filter_buff_6_2_2, [16 x float]* %filter_buff_7_0_0, [16 x float]* %filter_buff_7_0_1, [16 x float]* %filter_buff_7_0_2, [16 x float]* %filter_buff_7_1_0, [16 x float]* %filter_buff_7_1_1, [16 x float]* %filter_buff_7_1_2, [16 x float]* %filter_buff_7_2_0, [16 x float]* %filter_buff_7_2_1, [16 x float]* %filter_buff_7_2_2, [16 x float]* %filter_buff_8_0_0, [16 x float]* %filter_buff_8_0_1, [16 x float]* %filter_buff_8_0_2, [16 x float]* %filter_buff_8_1_0, [16 x float]* %filter_buff_8_1_1, [16 x float]* %filter_buff_8_1_2, [16 x float]* %filter_buff_8_2_0, [16 x float]* %filter_buff_8_2_1, [16 x float]* %filter_buff_8_2_2, [16 x float]* %filter_buff_9_0_0, [16 x float]* %filter_buff_9_0_1, [16 x float]* %filter_buff_9_0_2, [16 x float]* %filter_buff_9_1_0, [16 x float]* %filter_buff_9_1_1, [16 x float]* %filter_buff_9_1_2, [16 x float]* %filter_buff_9_2_0, [16 x float]* %filter_buff_9_2_1, [16 x float]* %filter_buff_9_2_2, [16 x float]* %filter_buff_10_0_0, [16 x float]* %filter_buff_10_0_1, [16 x float]* %filter_buff_10_0_2, [16 x float]* %filter_buff_10_1_0, [16 x float]* %filter_buff_10_1_1, [16 x float]* %filter_buff_10_1_2, [16 x float]* %filter_buff_10_2_0, [16 x float]* %filter_buff_10_2_1, [16 x float]* %filter_buff_10_2_2, [16 x float]* %filter_buff_11_0_0, [16 x float]* %filter_buff_11_0_1, [16 x float]* %filter_buff_11_0_2, [16 x float]* %filter_buff_11_1_0, [16 x float]* %filter_buff_11_1_1, [16 x float]* %filter_buff_11_1_2, [16 x float]* %filter_buff_11_2_0, [16 x float]* %filter_buff_11_2_1, [16 x float]* %filter_buff_11_2_2, [16 x float]* %filter_buff_12_0_0, [16 x float]* %filter_buff_12_0_1, [16 x float]* %filter_buff_12_0_2, [16 x float]* %filter_buff_12_1_0, [16 x float]* %filter_buff_12_1_1, [16 x float]* %filter_buff_12_1_2, [16 x float]* %filter_buff_12_2_0, [16 x float]* %filter_buff_12_2_1, [16 x float]* %filter_buff_12_2_2, [16 x float]* %filter_buff_13_0_0, [16 x float]* %filter_buff_13_0_1, [16 x float]* %filter_buff_13_0_2, [16 x float]* %filter_buff_13_1_0, [16 x float]* %filter_buff_13_1_1, [16 x float]* %filter_buff_13_1_2, [16 x float]* %filter_buff_13_2_0, [16 x float]* %filter_buff_13_2_1, [16 x float]* %filter_buff_13_2_2, [16 x float]* %filter_buff_14_0_0, [16 x float]* %filter_buff_14_0_1, [16 x float]* %filter_buff_14_0_2, [16 x float]* %filter_buff_14_1_0, [16 x float]* %filter_buff_14_1_1, [16 x float]* %filter_buff_14_1_2, [16 x float]* %filter_buff_14_2_0, [16 x float]* %filter_buff_14_2_1, [16 x float]* %filter_buff_14_2_2, [16 x float]* %filter_buff_15_0_0, [16 x float]* %filter_buff_15_0_1, [16 x float]* %filter_buff_15_0_2, [16 x float]* %filter_buff_15_1_0, [16 x float]* %filter_buff_15_1_1, [16 x float]* %filter_buff_15_1_2, [16 x float]* %filter_buff_15_2_0, [16 x float]* %filter_buff_15_2_1, [16 x float]* %filter_buff_15_2_2)

]]></Node>
<StgValue><ssdm name="call_ln637"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:247  store i32 0, i32* %cofm_counter_8

]]></Node>
<StgValue><ssdm name="store_ln644"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:248  store i32 174, i32* %cifm_counter_8

]]></Node>
<StgValue><ssdm name="store_ln644"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i512* %cifm, [5 x i8]* @p_str15, i32 0, i32 0, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i512* %cofm, [5 x i8]* @p_str15, i32 0, i32 0, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i512* %tran_wgt, [5 x i8]* @p_str15, i32 0, i32 0, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32">
<![CDATA[
:245  call fastcc void @load_cifm_data(i512* %cifm, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [58 x float]* %ifm_buff3_0, [58 x float]* %ifm_buff3_1, [58 x float]* %ifm_buff3_2, [58 x float]* %ifm_buff3_3, [58 x float]* %ifm_buff3_4, [58 x float]* %ifm_buff3_5, [58 x float]* %ifm_buff3_6, [58 x float]* %ifm_buff3_7, [58 x float]* %ifm_buff3_8, [58 x float]* %ifm_buff3_9, [58 x float]* %ifm_buff3_10, [58 x float]* %ifm_buff3_11, [58 x float]* %ifm_buff3_12, [58 x float]* %ifm_buff3_13, [58 x float]* %ifm_buff3_14, [58 x float]* %ifm_buff3_15)

]]></Node>
<StgValue><ssdm name="call_ln636"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32">
<![CDATA[
:246  call fastcc void @load_filter_buffer(i512* %tran_wgt, [16 x float]* %filter_buff_0_0_0, [16 x float]* %filter_buff_0_0_1, [16 x float]* %filter_buff_0_0_2, [16 x float]* %filter_buff_0_1_0, [16 x float]* %filter_buff_0_1_1, [16 x float]* %filter_buff_0_1_2, [16 x float]* %filter_buff_0_2_0, [16 x float]* %filter_buff_0_2_1, [16 x float]* %filter_buff_0_2_2, [16 x float]* %filter_buff_1_0_0, [16 x float]* %filter_buff_1_0_1, [16 x float]* %filter_buff_1_0_2, [16 x float]* %filter_buff_1_1_0, [16 x float]* %filter_buff_1_1_1, [16 x float]* %filter_buff_1_1_2, [16 x float]* %filter_buff_1_2_0, [16 x float]* %filter_buff_1_2_1, [16 x float]* %filter_buff_1_2_2, [16 x float]* %filter_buff_2_0_0, [16 x float]* %filter_buff_2_0_1, [16 x float]* %filter_buff_2_0_2, [16 x float]* %filter_buff_2_1_0, [16 x float]* %filter_buff_2_1_1, [16 x float]* %filter_buff_2_1_2, [16 x float]* %filter_buff_2_2_0, [16 x float]* %filter_buff_2_2_1, [16 x float]* %filter_buff_2_2_2, [16 x float]* %filter_buff_3_0_0, [16 x float]* %filter_buff_3_0_1, [16 x float]* %filter_buff_3_0_2, [16 x float]* %filter_buff_3_1_0, [16 x float]* %filter_buff_3_1_1, [16 x float]* %filter_buff_3_1_2, [16 x float]* %filter_buff_3_2_0, [16 x float]* %filter_buff_3_2_1, [16 x float]* %filter_buff_3_2_2, [16 x float]* %filter_buff_4_0_0, [16 x float]* %filter_buff_4_0_1, [16 x float]* %filter_buff_4_0_2, [16 x float]* %filter_buff_4_1_0, [16 x float]* %filter_buff_4_1_1, [16 x float]* %filter_buff_4_1_2, [16 x float]* %filter_buff_4_2_0, [16 x float]* %filter_buff_4_2_1, [16 x float]* %filter_buff_4_2_2, [16 x float]* %filter_buff_5_0_0, [16 x float]* %filter_buff_5_0_1, [16 x float]* %filter_buff_5_0_2, [16 x float]* %filter_buff_5_1_0, [16 x float]* %filter_buff_5_1_1, [16 x float]* %filter_buff_5_1_2, [16 x float]* %filter_buff_5_2_0, [16 x float]* %filter_buff_5_2_1, [16 x float]* %filter_buff_5_2_2, [16 x float]* %filter_buff_6_0_0, [16 x float]* %filter_buff_6_0_1, [16 x float]* %filter_buff_6_0_2, [16 x float]* %filter_buff_6_1_0, [16 x float]* %filter_buff_6_1_1, [16 x float]* %filter_buff_6_1_2, [16 x float]* %filter_buff_6_2_0, [16 x float]* %filter_buff_6_2_1, [16 x float]* %filter_buff_6_2_2, [16 x float]* %filter_buff_7_0_0, [16 x float]* %filter_buff_7_0_1, [16 x float]* %filter_buff_7_0_2, [16 x float]* %filter_buff_7_1_0, [16 x float]* %filter_buff_7_1_1, [16 x float]* %filter_buff_7_1_2, [16 x float]* %filter_buff_7_2_0, [16 x float]* %filter_buff_7_2_1, [16 x float]* %filter_buff_7_2_2, [16 x float]* %filter_buff_8_0_0, [16 x float]* %filter_buff_8_0_1, [16 x float]* %filter_buff_8_0_2, [16 x float]* %filter_buff_8_1_0, [16 x float]* %filter_buff_8_1_1, [16 x float]* %filter_buff_8_1_2, [16 x float]* %filter_buff_8_2_0, [16 x float]* %filter_buff_8_2_1, [16 x float]* %filter_buff_8_2_2, [16 x float]* %filter_buff_9_0_0, [16 x float]* %filter_buff_9_0_1, [16 x float]* %filter_buff_9_0_2, [16 x float]* %filter_buff_9_1_0, [16 x float]* %filter_buff_9_1_1, [16 x float]* %filter_buff_9_1_2, [16 x float]* %filter_buff_9_2_0, [16 x float]* %filter_buff_9_2_1, [16 x float]* %filter_buff_9_2_2, [16 x float]* %filter_buff_10_0_0, [16 x float]* %filter_buff_10_0_1, [16 x float]* %filter_buff_10_0_2, [16 x float]* %filter_buff_10_1_0, [16 x float]* %filter_buff_10_1_1, [16 x float]* %filter_buff_10_1_2, [16 x float]* %filter_buff_10_2_0, [16 x float]* %filter_buff_10_2_1, [16 x float]* %filter_buff_10_2_2, [16 x float]* %filter_buff_11_0_0, [16 x float]* %filter_buff_11_0_1, [16 x float]* %filter_buff_11_0_2, [16 x float]* %filter_buff_11_1_0, [16 x float]* %filter_buff_11_1_1, [16 x float]* %filter_buff_11_1_2, [16 x float]* %filter_buff_11_2_0, [16 x float]* %filter_buff_11_2_1, [16 x float]* %filter_buff_11_2_2, [16 x float]* %filter_buff_12_0_0, [16 x float]* %filter_buff_12_0_1, [16 x float]* %filter_buff_12_0_2, [16 x float]* %filter_buff_12_1_0, [16 x float]* %filter_buff_12_1_1, [16 x float]* %filter_buff_12_1_2, [16 x float]* %filter_buff_12_2_0, [16 x float]* %filter_buff_12_2_1, [16 x float]* %filter_buff_12_2_2, [16 x float]* %filter_buff_13_0_0, [16 x float]* %filter_buff_13_0_1, [16 x float]* %filter_buff_13_0_2, [16 x float]* %filter_buff_13_1_0, [16 x float]* %filter_buff_13_1_1, [16 x float]* %filter_buff_13_1_2, [16 x float]* %filter_buff_13_2_0, [16 x float]* %filter_buff_13_2_1, [16 x float]* %filter_buff_13_2_2, [16 x float]* %filter_buff_14_0_0, [16 x float]* %filter_buff_14_0_1, [16 x float]* %filter_buff_14_0_2, [16 x float]* %filter_buff_14_1_0, [16 x float]* %filter_buff_14_1_1, [16 x float]* %filter_buff_14_1_2, [16 x float]* %filter_buff_14_2_0, [16 x float]* %filter_buff_14_2_1, [16 x float]* %filter_buff_14_2_2, [16 x float]* %filter_buff_15_0_0, [16 x float]* %filter_buff_15_0_1, [16 x float]* %filter_buff_15_0_2, [16 x float]* %filter_buff_15_1_0, [16 x float]* %filter_buff_15_1_1, [16 x float]* %filter_buff_15_1_2, [16 x float]* %filter_buff_15_2_0, [16 x float]* %filter_buff_15_2_1, [16 x float]* %filter_buff_15_2_2)

]]></Node>
<StgValue><ssdm name="call_ln637"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
:249  br label %1

]]></Node>
<StgValue><ssdm name="br_ln644"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %rotate_counter_0 = phi i16 [ 0, %0 ], [ %select_ln687, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="rotate_counter_0"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %row_0 = phi i6 [ 0, %0 ], [ %row, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln644 = icmp eq i6 %row_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln644"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %row = add i6 %row_0, 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln644, label %10, label %2

]]></Node>
<StgValue><ssdm name="br_ln644"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %icmp_ln648 = icmp eq i16 %rotate_counter_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln648"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln648, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln648"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %icmp_ln658 = icmp eq i16 %rotate_counter_0, 1

]]></Node>
<StgValue><ssdm name="icmp_ln658"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln658, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %icmp_ln667 = icmp eq i16 %rotate_counter_0, 2

]]></Node>
<StgValue><ssdm name="icmp_ln667"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln667, label %7, label %8

]]></Node>
<StgValue><ssdm name="br_ln667"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %icmp_ln676 = icmp eq i16 %rotate_counter_0, 3

]]></Node>
<StgValue><ssdm name="icmp_ln676"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln676, label %9, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %cifm_counter_8_load_3 = load i32* %cifm_counter_8

]]></Node>
<StgValue><ssdm name="cifm_counter_8_load_3"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %cofm_counter_8_load_4 = load i32* %cofm_counter_8

]]></Node>
<StgValue><ssdm name="cofm_counter_8_load_4"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln678 = icmp ne i6 %row_0, -9

]]></Node>
<StgValue><ssdm name="icmp_ln678"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0">
<![CDATA[
:3  %cifm_counter_7 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff3_0, [58 x float]* %ifm_buff3_1, [58 x float]* %ifm_buff3_2, [58 x float]* %ifm_buff3_3, [58 x float]* %ifm_buff3_4, [58 x float]* %ifm_buff3_5, [58 x float]* %ifm_buff3_6, [58 x float]* %ifm_buff3_7, [58 x float]* %ifm_buff3_8, [58 x float]* %ifm_buff3_9, [58 x float]* %ifm_buff3_10, [58 x float]* %ifm_buff3_11, [58 x float]* %ifm_buff3_12, [58 x float]* %ifm_buff3_13, [58 x float]* %ifm_buff3_14, [58 x float]* %ifm_buff3_15, i32 %cifm_counter_8_load_3, i1 zeroext %icmp_ln678)

]]></Node>
<StgValue><ssdm name="cifm_counter_7"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="0" op_210_bw="0">
<![CDATA[
:4  call fastcc void @conv_write([16 x float]* %filter_buff_0_0_0, [16 x float]* %filter_buff_0_0_1, [16 x float]* %filter_buff_0_0_2, [16 x float]* %filter_buff_0_1_0, [16 x float]* %filter_buff_0_1_1, [16 x float]* %filter_buff_0_1_2, [16 x float]* %filter_buff_0_2_0, [16 x float]* %filter_buff_0_2_1, [16 x float]* %filter_buff_0_2_2, [16 x float]* %filter_buff_1_0_0, [16 x float]* %filter_buff_1_0_1, [16 x float]* %filter_buff_1_0_2, [16 x float]* %filter_buff_1_1_0, [16 x float]* %filter_buff_1_1_1, [16 x float]* %filter_buff_1_1_2, [16 x float]* %filter_buff_1_2_0, [16 x float]* %filter_buff_1_2_1, [16 x float]* %filter_buff_1_2_2, [16 x float]* %filter_buff_2_0_0, [16 x float]* %filter_buff_2_0_1, [16 x float]* %filter_buff_2_0_2, [16 x float]* %filter_buff_2_1_0, [16 x float]* %filter_buff_2_1_1, [16 x float]* %filter_buff_2_1_2, [16 x float]* %filter_buff_2_2_0, [16 x float]* %filter_buff_2_2_1, [16 x float]* %filter_buff_2_2_2, [16 x float]* %filter_buff_3_0_0, [16 x float]* %filter_buff_3_0_1, [16 x float]* %filter_buff_3_0_2, [16 x float]* %filter_buff_3_1_0, [16 x float]* %filter_buff_3_1_1, [16 x float]* %filter_buff_3_1_2, [16 x float]* %filter_buff_3_2_0, [16 x float]* %filter_buff_3_2_1, [16 x float]* %filter_buff_3_2_2, [16 x float]* %filter_buff_4_0_0, [16 x float]* %filter_buff_4_0_1, [16 x float]* %filter_buff_4_0_2, [16 x float]* %filter_buff_4_1_0, [16 x float]* %filter_buff_4_1_1, [16 x float]* %filter_buff_4_1_2, [16 x float]* %filter_buff_4_2_0, [16 x float]* %filter_buff_4_2_1, [16 x float]* %filter_buff_4_2_2, [16 x float]* %filter_buff_5_0_0, [16 x float]* %filter_buff_5_0_1, [16 x float]* %filter_buff_5_0_2, [16 x float]* %filter_buff_5_1_0, [16 x float]* %filter_buff_5_1_1, [16 x float]* %filter_buff_5_1_2, [16 x float]* %filter_buff_5_2_0, [16 x float]* %filter_buff_5_2_1, [16 x float]* %filter_buff_5_2_2, [16 x float]* %filter_buff_6_0_0, [16 x float]* %filter_buff_6_0_1, [16 x float]* %filter_buff_6_0_2, [16 x float]* %filter_buff_6_1_0, [16 x float]* %filter_buff_6_1_1, [16 x float]* %filter_buff_6_1_2, [16 x float]* %filter_buff_6_2_0, [16 x float]* %filter_buff_6_2_1, [16 x float]* %filter_buff_6_2_2, [16 x float]* %filter_buff_7_0_0, [16 x float]* %filter_buff_7_0_1, [16 x float]* %filter_buff_7_0_2, [16 x float]* %filter_buff_7_1_0, [16 x float]* %filter_buff_7_1_1, [16 x float]* %filter_buff_7_1_2, [16 x float]* %filter_buff_7_2_0, [16 x float]* %filter_buff_7_2_1, [16 x float]* %filter_buff_7_2_2, [16 x float]* %filter_buff_8_0_0, [16 x float]* %filter_buff_8_0_1, [16 x float]* %filter_buff_8_0_2, [16 x float]* %filter_buff_8_1_0, [16 x float]* %filter_buff_8_1_1, [16 x float]* %filter_buff_8_1_2, [16 x float]* %filter_buff_8_2_0, [16 x float]* %filter_buff_8_2_1, [16 x float]* %filter_buff_8_2_2, [16 x float]* %filter_buff_9_0_0, [16 x float]* %filter_buff_9_0_1, [16 x float]* %filter_buff_9_0_2, [16 x float]* %filter_buff_9_1_0, [16 x float]* %filter_buff_9_1_1, [16 x float]* %filter_buff_9_1_2, [16 x float]* %filter_buff_9_2_0, [16 x float]* %filter_buff_9_2_1, [16 x float]* %filter_buff_9_2_2, [16 x float]* %filter_buff_10_0_0, [16 x float]* %filter_buff_10_0_1, [16 x float]* %filter_buff_10_0_2, [16 x float]* %filter_buff_10_1_0, [16 x float]* %filter_buff_10_1_1, [16 x float]* %filter_buff_10_1_2, [16 x float]* %filter_buff_10_2_0, [16 x float]* %filter_buff_10_2_1, [16 x float]* %filter_buff_10_2_2, [16 x float]* %filter_buff_11_0_0, [16 x float]* %filter_buff_11_0_1, [16 x float]* %filter_buff_11_0_2, [16 x float]* %filter_buff_11_1_0, [16 x float]* %filter_buff_11_1_1, [16 x float]* %filter_buff_11_1_2, [16 x float]* %filter_buff_11_2_0, [16 x float]* %filter_buff_11_2_1, [16 x float]* %filter_buff_11_2_2, [16 x float]* %filter_buff_12_0_0, [16 x float]* %filter_buff_12_0_1, [16 x float]* %filter_buff_12_0_2, [16 x float]* %filter_buff_12_1_0, [16 x float]* %filter_buff_12_1_1, [16 x float]* %filter_buff_12_1_2, [16 x float]* %filter_buff_12_2_0, [16 x float]* %filter_buff_12_2_1, [16 x float]* %filter_buff_12_2_2, [16 x float]* %filter_buff_13_0_0, [16 x float]* %filter_buff_13_0_1, [16 x float]* %filter_buff_13_0_2, [16 x float]* %filter_buff_13_1_0, [16 x float]* %filter_buff_13_1_1, [16 x float]* %filter_buff_13_1_2, [16 x float]* %filter_buff_13_2_0, [16 x float]* %filter_buff_13_2_1, [16 x float]* %filter_buff_13_2_2, [16 x float]* %filter_buff_14_0_0, [16 x float]* %filter_buff_14_0_1, [16 x float]* %filter_buff_14_0_2, [16 x float]* %filter_buff_14_1_0, [16 x float]* %filter_buff_14_1_1, [16 x float]* %filter_buff_14_1_2, [16 x float]* %filter_buff_14_2_0, [16 x float]* %filter_buff_14_2_1, [16 x float]* %filter_buff_14_2_2, [16 x float]* %filter_buff_15_0_0, [16 x float]* %filter_buff_15_0_1, [16 x float]* %filter_buff_15_0_2, [16 x float]* %filter_buff_15_1_0, [16 x float]* %filter_buff_15_1_1, [16 x float]* %filter_buff_15_1_2, [16 x float]* %filter_buff_15_2_0, [16 x float]* %filter_buff_15_2_1, [16 x float]* %filter_buff_15_2_2, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15)

]]></Node>
<StgValue><ssdm name="call_ln679"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
:5  %cofm_counter_7 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15, i32 %cofm_counter_8_load_4, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cofm_counter_7"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %cifm_counter_8_load_2 = load i32* %cifm_counter_8

]]></Node>
<StgValue><ssdm name="cifm_counter_8_load_2"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %cofm_counter_8_load_3 = load i32* %cofm_counter_8

]]></Node>
<StgValue><ssdm name="cofm_counter_8_load_3"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0">
<![CDATA[
:2  %cifm_counter_6 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, i32 %cifm_counter_8_load_2, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cifm_counter_6"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="0" op_210_bw="0">
<![CDATA[
:3  call fastcc void @conv_write([16 x float]* %filter_buff_0_0_0, [16 x float]* %filter_buff_0_0_1, [16 x float]* %filter_buff_0_0_2, [16 x float]* %filter_buff_0_1_0, [16 x float]* %filter_buff_0_1_1, [16 x float]* %filter_buff_0_1_2, [16 x float]* %filter_buff_0_2_0, [16 x float]* %filter_buff_0_2_1, [16 x float]* %filter_buff_0_2_2, [16 x float]* %filter_buff_1_0_0, [16 x float]* %filter_buff_1_0_1, [16 x float]* %filter_buff_1_0_2, [16 x float]* %filter_buff_1_1_0, [16 x float]* %filter_buff_1_1_1, [16 x float]* %filter_buff_1_1_2, [16 x float]* %filter_buff_1_2_0, [16 x float]* %filter_buff_1_2_1, [16 x float]* %filter_buff_1_2_2, [16 x float]* %filter_buff_2_0_0, [16 x float]* %filter_buff_2_0_1, [16 x float]* %filter_buff_2_0_2, [16 x float]* %filter_buff_2_1_0, [16 x float]* %filter_buff_2_1_1, [16 x float]* %filter_buff_2_1_2, [16 x float]* %filter_buff_2_2_0, [16 x float]* %filter_buff_2_2_1, [16 x float]* %filter_buff_2_2_2, [16 x float]* %filter_buff_3_0_0, [16 x float]* %filter_buff_3_0_1, [16 x float]* %filter_buff_3_0_2, [16 x float]* %filter_buff_3_1_0, [16 x float]* %filter_buff_3_1_1, [16 x float]* %filter_buff_3_1_2, [16 x float]* %filter_buff_3_2_0, [16 x float]* %filter_buff_3_2_1, [16 x float]* %filter_buff_3_2_2, [16 x float]* %filter_buff_4_0_0, [16 x float]* %filter_buff_4_0_1, [16 x float]* %filter_buff_4_0_2, [16 x float]* %filter_buff_4_1_0, [16 x float]* %filter_buff_4_1_1, [16 x float]* %filter_buff_4_1_2, [16 x float]* %filter_buff_4_2_0, [16 x float]* %filter_buff_4_2_1, [16 x float]* %filter_buff_4_2_2, [16 x float]* %filter_buff_5_0_0, [16 x float]* %filter_buff_5_0_1, [16 x float]* %filter_buff_5_0_2, [16 x float]* %filter_buff_5_1_0, [16 x float]* %filter_buff_5_1_1, [16 x float]* %filter_buff_5_1_2, [16 x float]* %filter_buff_5_2_0, [16 x float]* %filter_buff_5_2_1, [16 x float]* %filter_buff_5_2_2, [16 x float]* %filter_buff_6_0_0, [16 x float]* %filter_buff_6_0_1, [16 x float]* %filter_buff_6_0_2, [16 x float]* %filter_buff_6_1_0, [16 x float]* %filter_buff_6_1_1, [16 x float]* %filter_buff_6_1_2, [16 x float]* %filter_buff_6_2_0, [16 x float]* %filter_buff_6_2_1, [16 x float]* %filter_buff_6_2_2, [16 x float]* %filter_buff_7_0_0, [16 x float]* %filter_buff_7_0_1, [16 x float]* %filter_buff_7_0_2, [16 x float]* %filter_buff_7_1_0, [16 x float]* %filter_buff_7_1_1, [16 x float]* %filter_buff_7_1_2, [16 x float]* %filter_buff_7_2_0, [16 x float]* %filter_buff_7_2_1, [16 x float]* %filter_buff_7_2_2, [16 x float]* %filter_buff_8_0_0, [16 x float]* %filter_buff_8_0_1, [16 x float]* %filter_buff_8_0_2, [16 x float]* %filter_buff_8_1_0, [16 x float]* %filter_buff_8_1_1, [16 x float]* %filter_buff_8_1_2, [16 x float]* %filter_buff_8_2_0, [16 x float]* %filter_buff_8_2_1, [16 x float]* %filter_buff_8_2_2, [16 x float]* %filter_buff_9_0_0, [16 x float]* %filter_buff_9_0_1, [16 x float]* %filter_buff_9_0_2, [16 x float]* %filter_buff_9_1_0, [16 x float]* %filter_buff_9_1_1, [16 x float]* %filter_buff_9_1_2, [16 x float]* %filter_buff_9_2_0, [16 x float]* %filter_buff_9_2_1, [16 x float]* %filter_buff_9_2_2, [16 x float]* %filter_buff_10_0_0, [16 x float]* %filter_buff_10_0_1, [16 x float]* %filter_buff_10_0_2, [16 x float]* %filter_buff_10_1_0, [16 x float]* %filter_buff_10_1_1, [16 x float]* %filter_buff_10_1_2, [16 x float]* %filter_buff_10_2_0, [16 x float]* %filter_buff_10_2_1, [16 x float]* %filter_buff_10_2_2, [16 x float]* %filter_buff_11_0_0, [16 x float]* %filter_buff_11_0_1, [16 x float]* %filter_buff_11_0_2, [16 x float]* %filter_buff_11_1_0, [16 x float]* %filter_buff_11_1_1, [16 x float]* %filter_buff_11_1_2, [16 x float]* %filter_buff_11_2_0, [16 x float]* %filter_buff_11_2_1, [16 x float]* %filter_buff_11_2_2, [16 x float]* %filter_buff_12_0_0, [16 x float]* %filter_buff_12_0_1, [16 x float]* %filter_buff_12_0_2, [16 x float]* %filter_buff_12_1_0, [16 x float]* %filter_buff_12_1_1, [16 x float]* %filter_buff_12_1_2, [16 x float]* %filter_buff_12_2_0, [16 x float]* %filter_buff_12_2_1, [16 x float]* %filter_buff_12_2_2, [16 x float]* %filter_buff_13_0_0, [16 x float]* %filter_buff_13_0_1, [16 x float]* %filter_buff_13_0_2, [16 x float]* %filter_buff_13_1_0, [16 x float]* %filter_buff_13_1_1, [16 x float]* %filter_buff_13_1_2, [16 x float]* %filter_buff_13_2_0, [16 x float]* %filter_buff_13_2_1, [16 x float]* %filter_buff_13_2_2, [16 x float]* %filter_buff_14_0_0, [16 x float]* %filter_buff_14_0_1, [16 x float]* %filter_buff_14_0_2, [16 x float]* %filter_buff_14_1_0, [16 x float]* %filter_buff_14_1_1, [16 x float]* %filter_buff_14_1_2, [16 x float]* %filter_buff_14_2_0, [16 x float]* %filter_buff_14_2_1, [16 x float]* %filter_buff_14_2_2, [16 x float]* %filter_buff_15_0_0, [16 x float]* %filter_buff_15_0_1, [16 x float]* %filter_buff_15_0_2, [16 x float]* %filter_buff_15_1_0, [16 x float]* %filter_buff_15_1_1, [16 x float]* %filter_buff_15_1_2, [16 x float]* %filter_buff_15_2_0, [16 x float]* %filter_buff_15_2_1, [16 x float]* %filter_buff_15_2_2, [58 x float]* %ifm_buff3_0, [58 x float]* %ifm_buff3_1, [58 x float]* %ifm_buff3_2, [58 x float]* %ifm_buff3_3, [58 x float]* %ifm_buff3_4, [58 x float]* %ifm_buff3_5, [58 x float]* %ifm_buff3_6, [58 x float]* %ifm_buff3_7, [58 x float]* %ifm_buff3_8, [58 x float]* %ifm_buff3_9, [58 x float]* %ifm_buff3_10, [58 x float]* %ifm_buff3_11, [58 x float]* %ifm_buff3_12, [58 x float]* %ifm_buff3_13, [58 x float]* %ifm_buff3_14, [58 x float]* %ifm_buff3_15, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15)

]]></Node>
<StgValue><ssdm name="call_ln670"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
:4  %cofm_counter_6 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15, i32 %cofm_counter_8_load_3, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cofm_counter_6"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %cifm_counter_8_load_1 = load i32* %cifm_counter_8

]]></Node>
<StgValue><ssdm name="cifm_counter_8_load_1"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %cofm_counter_8_load_2 = load i32* %cofm_counter_8

]]></Node>
<StgValue><ssdm name="cofm_counter_8_load_2"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0">
<![CDATA[
:2  %cifm_counter_5 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, i32 %cifm_counter_8_load_1, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cifm_counter_5"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="0" op_210_bw="0">
<![CDATA[
:3  call fastcc void @conv_write([16 x float]* %filter_buff_0_0_0, [16 x float]* %filter_buff_0_0_1, [16 x float]* %filter_buff_0_0_2, [16 x float]* %filter_buff_0_1_0, [16 x float]* %filter_buff_0_1_1, [16 x float]* %filter_buff_0_1_2, [16 x float]* %filter_buff_0_2_0, [16 x float]* %filter_buff_0_2_1, [16 x float]* %filter_buff_0_2_2, [16 x float]* %filter_buff_1_0_0, [16 x float]* %filter_buff_1_0_1, [16 x float]* %filter_buff_1_0_2, [16 x float]* %filter_buff_1_1_0, [16 x float]* %filter_buff_1_1_1, [16 x float]* %filter_buff_1_1_2, [16 x float]* %filter_buff_1_2_0, [16 x float]* %filter_buff_1_2_1, [16 x float]* %filter_buff_1_2_2, [16 x float]* %filter_buff_2_0_0, [16 x float]* %filter_buff_2_0_1, [16 x float]* %filter_buff_2_0_2, [16 x float]* %filter_buff_2_1_0, [16 x float]* %filter_buff_2_1_1, [16 x float]* %filter_buff_2_1_2, [16 x float]* %filter_buff_2_2_0, [16 x float]* %filter_buff_2_2_1, [16 x float]* %filter_buff_2_2_2, [16 x float]* %filter_buff_3_0_0, [16 x float]* %filter_buff_3_0_1, [16 x float]* %filter_buff_3_0_2, [16 x float]* %filter_buff_3_1_0, [16 x float]* %filter_buff_3_1_1, [16 x float]* %filter_buff_3_1_2, [16 x float]* %filter_buff_3_2_0, [16 x float]* %filter_buff_3_2_1, [16 x float]* %filter_buff_3_2_2, [16 x float]* %filter_buff_4_0_0, [16 x float]* %filter_buff_4_0_1, [16 x float]* %filter_buff_4_0_2, [16 x float]* %filter_buff_4_1_0, [16 x float]* %filter_buff_4_1_1, [16 x float]* %filter_buff_4_1_2, [16 x float]* %filter_buff_4_2_0, [16 x float]* %filter_buff_4_2_1, [16 x float]* %filter_buff_4_2_2, [16 x float]* %filter_buff_5_0_0, [16 x float]* %filter_buff_5_0_1, [16 x float]* %filter_buff_5_0_2, [16 x float]* %filter_buff_5_1_0, [16 x float]* %filter_buff_5_1_1, [16 x float]* %filter_buff_5_1_2, [16 x float]* %filter_buff_5_2_0, [16 x float]* %filter_buff_5_2_1, [16 x float]* %filter_buff_5_2_2, [16 x float]* %filter_buff_6_0_0, [16 x float]* %filter_buff_6_0_1, [16 x float]* %filter_buff_6_0_2, [16 x float]* %filter_buff_6_1_0, [16 x float]* %filter_buff_6_1_1, [16 x float]* %filter_buff_6_1_2, [16 x float]* %filter_buff_6_2_0, [16 x float]* %filter_buff_6_2_1, [16 x float]* %filter_buff_6_2_2, [16 x float]* %filter_buff_7_0_0, [16 x float]* %filter_buff_7_0_1, [16 x float]* %filter_buff_7_0_2, [16 x float]* %filter_buff_7_1_0, [16 x float]* %filter_buff_7_1_1, [16 x float]* %filter_buff_7_1_2, [16 x float]* %filter_buff_7_2_0, [16 x float]* %filter_buff_7_2_1, [16 x float]* %filter_buff_7_2_2, [16 x float]* %filter_buff_8_0_0, [16 x float]* %filter_buff_8_0_1, [16 x float]* %filter_buff_8_0_2, [16 x float]* %filter_buff_8_1_0, [16 x float]* %filter_buff_8_1_1, [16 x float]* %filter_buff_8_1_2, [16 x float]* %filter_buff_8_2_0, [16 x float]* %filter_buff_8_2_1, [16 x float]* %filter_buff_8_2_2, [16 x float]* %filter_buff_9_0_0, [16 x float]* %filter_buff_9_0_1, [16 x float]* %filter_buff_9_0_2, [16 x float]* %filter_buff_9_1_0, [16 x float]* %filter_buff_9_1_1, [16 x float]* %filter_buff_9_1_2, [16 x float]* %filter_buff_9_2_0, [16 x float]* %filter_buff_9_2_1, [16 x float]* %filter_buff_9_2_2, [16 x float]* %filter_buff_10_0_0, [16 x float]* %filter_buff_10_0_1, [16 x float]* %filter_buff_10_0_2, [16 x float]* %filter_buff_10_1_0, [16 x float]* %filter_buff_10_1_1, [16 x float]* %filter_buff_10_1_2, [16 x float]* %filter_buff_10_2_0, [16 x float]* %filter_buff_10_2_1, [16 x float]* %filter_buff_10_2_2, [16 x float]* %filter_buff_11_0_0, [16 x float]* %filter_buff_11_0_1, [16 x float]* %filter_buff_11_0_2, [16 x float]* %filter_buff_11_1_0, [16 x float]* %filter_buff_11_1_1, [16 x float]* %filter_buff_11_1_2, [16 x float]* %filter_buff_11_2_0, [16 x float]* %filter_buff_11_2_1, [16 x float]* %filter_buff_11_2_2, [16 x float]* %filter_buff_12_0_0, [16 x float]* %filter_buff_12_0_1, [16 x float]* %filter_buff_12_0_2, [16 x float]* %filter_buff_12_1_0, [16 x float]* %filter_buff_12_1_1, [16 x float]* %filter_buff_12_1_2, [16 x float]* %filter_buff_12_2_0, [16 x float]* %filter_buff_12_2_1, [16 x float]* %filter_buff_12_2_2, [16 x float]* %filter_buff_13_0_0, [16 x float]* %filter_buff_13_0_1, [16 x float]* %filter_buff_13_0_2, [16 x float]* %filter_buff_13_1_0, [16 x float]* %filter_buff_13_1_1, [16 x float]* %filter_buff_13_1_2, [16 x float]* %filter_buff_13_2_0, [16 x float]* %filter_buff_13_2_1, [16 x float]* %filter_buff_13_2_2, [16 x float]* %filter_buff_14_0_0, [16 x float]* %filter_buff_14_0_1, [16 x float]* %filter_buff_14_0_2, [16 x float]* %filter_buff_14_1_0, [16 x float]* %filter_buff_14_1_1, [16 x float]* %filter_buff_14_1_2, [16 x float]* %filter_buff_14_2_0, [16 x float]* %filter_buff_14_2_1, [16 x float]* %filter_buff_14_2_2, [16 x float]* %filter_buff_15_0_0, [16 x float]* %filter_buff_15_0_1, [16 x float]* %filter_buff_15_0_2, [16 x float]* %filter_buff_15_1_0, [16 x float]* %filter_buff_15_1_1, [16 x float]* %filter_buff_15_1_2, [16 x float]* %filter_buff_15_2_0, [16 x float]* %filter_buff_15_2_1, [16 x float]* %filter_buff_15_2_2, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [58 x float]* %ifm_buff3_0, [58 x float]* %ifm_buff3_1, [58 x float]* %ifm_buff3_2, [58 x float]* %ifm_buff3_3, [58 x float]* %ifm_buff3_4, [58 x float]* %ifm_buff3_5, [58 x float]* %ifm_buff3_6, [58 x float]* %ifm_buff3_7, [58 x float]* %ifm_buff3_8, [58 x float]* %ifm_buff3_9, [58 x float]* %ifm_buff3_10, [58 x float]* %ifm_buff3_11, [58 x float]* %ifm_buff3_12, [58 x float]* %ifm_buff3_13, [58 x float]* %ifm_buff3_14, [58 x float]* %ifm_buff3_15, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15)

]]></Node>
<StgValue><ssdm name="call_ln661"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
:4  %cofm_counter_5 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15, i32 %cofm_counter_8_load_2, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cofm_counter_5"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %cifm_counter_8_load = load i32* %cifm_counter_8

]]></Node>
<StgValue><ssdm name="cifm_counter_8_load"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %cofm_counter_8_load_1 = load i32* %cofm_counter_8

]]></Node>
<StgValue><ssdm name="cofm_counter_8_load_1"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0">
<![CDATA[
:2  %cifm_counter = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, i32 %cifm_counter_8_load, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cifm_counter"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="0" op_210_bw="0">
<![CDATA[
:3  call fastcc void @conv_write([16 x float]* %filter_buff_0_0_0, [16 x float]* %filter_buff_0_0_1, [16 x float]* %filter_buff_0_0_2, [16 x float]* %filter_buff_0_1_0, [16 x float]* %filter_buff_0_1_1, [16 x float]* %filter_buff_0_1_2, [16 x float]* %filter_buff_0_2_0, [16 x float]* %filter_buff_0_2_1, [16 x float]* %filter_buff_0_2_2, [16 x float]* %filter_buff_1_0_0, [16 x float]* %filter_buff_1_0_1, [16 x float]* %filter_buff_1_0_2, [16 x float]* %filter_buff_1_1_0, [16 x float]* %filter_buff_1_1_1, [16 x float]* %filter_buff_1_1_2, [16 x float]* %filter_buff_1_2_0, [16 x float]* %filter_buff_1_2_1, [16 x float]* %filter_buff_1_2_2, [16 x float]* %filter_buff_2_0_0, [16 x float]* %filter_buff_2_0_1, [16 x float]* %filter_buff_2_0_2, [16 x float]* %filter_buff_2_1_0, [16 x float]* %filter_buff_2_1_1, [16 x float]* %filter_buff_2_1_2, [16 x float]* %filter_buff_2_2_0, [16 x float]* %filter_buff_2_2_1, [16 x float]* %filter_buff_2_2_2, [16 x float]* %filter_buff_3_0_0, [16 x float]* %filter_buff_3_0_1, [16 x float]* %filter_buff_3_0_2, [16 x float]* %filter_buff_3_1_0, [16 x float]* %filter_buff_3_1_1, [16 x float]* %filter_buff_3_1_2, [16 x float]* %filter_buff_3_2_0, [16 x float]* %filter_buff_3_2_1, [16 x float]* %filter_buff_3_2_2, [16 x float]* %filter_buff_4_0_0, [16 x float]* %filter_buff_4_0_1, [16 x float]* %filter_buff_4_0_2, [16 x float]* %filter_buff_4_1_0, [16 x float]* %filter_buff_4_1_1, [16 x float]* %filter_buff_4_1_2, [16 x float]* %filter_buff_4_2_0, [16 x float]* %filter_buff_4_2_1, [16 x float]* %filter_buff_4_2_2, [16 x float]* %filter_buff_5_0_0, [16 x float]* %filter_buff_5_0_1, [16 x float]* %filter_buff_5_0_2, [16 x float]* %filter_buff_5_1_0, [16 x float]* %filter_buff_5_1_1, [16 x float]* %filter_buff_5_1_2, [16 x float]* %filter_buff_5_2_0, [16 x float]* %filter_buff_5_2_1, [16 x float]* %filter_buff_5_2_2, [16 x float]* %filter_buff_6_0_0, [16 x float]* %filter_buff_6_0_1, [16 x float]* %filter_buff_6_0_2, [16 x float]* %filter_buff_6_1_0, [16 x float]* %filter_buff_6_1_1, [16 x float]* %filter_buff_6_1_2, [16 x float]* %filter_buff_6_2_0, [16 x float]* %filter_buff_6_2_1, [16 x float]* %filter_buff_6_2_2, [16 x float]* %filter_buff_7_0_0, [16 x float]* %filter_buff_7_0_1, [16 x float]* %filter_buff_7_0_2, [16 x float]* %filter_buff_7_1_0, [16 x float]* %filter_buff_7_1_1, [16 x float]* %filter_buff_7_1_2, [16 x float]* %filter_buff_7_2_0, [16 x float]* %filter_buff_7_2_1, [16 x float]* %filter_buff_7_2_2, [16 x float]* %filter_buff_8_0_0, [16 x float]* %filter_buff_8_0_1, [16 x float]* %filter_buff_8_0_2, [16 x float]* %filter_buff_8_1_0, [16 x float]* %filter_buff_8_1_1, [16 x float]* %filter_buff_8_1_2, [16 x float]* %filter_buff_8_2_0, [16 x float]* %filter_buff_8_2_1, [16 x float]* %filter_buff_8_2_2, [16 x float]* %filter_buff_9_0_0, [16 x float]* %filter_buff_9_0_1, [16 x float]* %filter_buff_9_0_2, [16 x float]* %filter_buff_9_1_0, [16 x float]* %filter_buff_9_1_1, [16 x float]* %filter_buff_9_1_2, [16 x float]* %filter_buff_9_2_0, [16 x float]* %filter_buff_9_2_1, [16 x float]* %filter_buff_9_2_2, [16 x float]* %filter_buff_10_0_0, [16 x float]* %filter_buff_10_0_1, [16 x float]* %filter_buff_10_0_2, [16 x float]* %filter_buff_10_1_0, [16 x float]* %filter_buff_10_1_1, [16 x float]* %filter_buff_10_1_2, [16 x float]* %filter_buff_10_2_0, [16 x float]* %filter_buff_10_2_1, [16 x float]* %filter_buff_10_2_2, [16 x float]* %filter_buff_11_0_0, [16 x float]* %filter_buff_11_0_1, [16 x float]* %filter_buff_11_0_2, [16 x float]* %filter_buff_11_1_0, [16 x float]* %filter_buff_11_1_1, [16 x float]* %filter_buff_11_1_2, [16 x float]* %filter_buff_11_2_0, [16 x float]* %filter_buff_11_2_1, [16 x float]* %filter_buff_11_2_2, [16 x float]* %filter_buff_12_0_0, [16 x float]* %filter_buff_12_0_1, [16 x float]* %filter_buff_12_0_2, [16 x float]* %filter_buff_12_1_0, [16 x float]* %filter_buff_12_1_1, [16 x float]* %filter_buff_12_1_2, [16 x float]* %filter_buff_12_2_0, [16 x float]* %filter_buff_12_2_1, [16 x float]* %filter_buff_12_2_2, [16 x float]* %filter_buff_13_0_0, [16 x float]* %filter_buff_13_0_1, [16 x float]* %filter_buff_13_0_2, [16 x float]* %filter_buff_13_1_0, [16 x float]* %filter_buff_13_1_1, [16 x float]* %filter_buff_13_1_2, [16 x float]* %filter_buff_13_2_0, [16 x float]* %filter_buff_13_2_1, [16 x float]* %filter_buff_13_2_2, [16 x float]* %filter_buff_14_0_0, [16 x float]* %filter_buff_14_0_1, [16 x float]* %filter_buff_14_0_2, [16 x float]* %filter_buff_14_1_0, [16 x float]* %filter_buff_14_1_1, [16 x float]* %filter_buff_14_1_2, [16 x float]* %filter_buff_14_2_0, [16 x float]* %filter_buff_14_2_1, [16 x float]* %filter_buff_14_2_2, [16 x float]* %filter_buff_15_0_0, [16 x float]* %filter_buff_15_0_1, [16 x float]* %filter_buff_15_0_2, [16 x float]* %filter_buff_15_1_0, [16 x float]* %filter_buff_15_1_1, [16 x float]* %filter_buff_15_1_2, [16 x float]* %filter_buff_15_2_0, [16 x float]* %filter_buff_15_2_1, [16 x float]* %filter_buff_15_2_2, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [58 x float]* %ifm_buff3_0, [58 x float]* %ifm_buff3_1, [58 x float]* %ifm_buff3_2, [58 x float]* %ifm_buff3_3, [58 x float]* %ifm_buff3_4, [58 x float]* %ifm_buff3_5, [58 x float]* %ifm_buff3_6, [58 x float]* %ifm_buff3_7, [58 x float]* %ifm_buff3_8, [58 x float]* %ifm_buff3_9, [58 x float]* %ifm_buff3_10, [58 x float]* %ifm_buff3_11, [58 x float]* %ifm_buff3_12, [58 x float]* %ifm_buff3_13, [58 x float]* %ifm_buff3_14, [58 x float]* %ifm_buff3_15, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15)

]]></Node>
<StgValue><ssdm name="call_ln651"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %icmp_ln652 = icmp ne i6 %row_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln652"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="0"/>
<literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
:5  %cofm_counter = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15, i32 %cofm_counter_8_load_1, i1 zeroext %icmp_ln652)

]]></Node>
<StgValue><ssdm name="cofm_counter"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %cofm_counter_8_load = load i32* %cofm_counter_8

]]></Node>
<StgValue><ssdm name="cofm_counter_8_load"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln644" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
:1  %call_ret222799 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15, i32 %cofm_counter_8_load, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="call_ret222799"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="296" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0">
<![CDATA[
:3  %cifm_counter_7 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff3_0, [58 x float]* %ifm_buff3_1, [58 x float]* %ifm_buff3_2, [58 x float]* %ifm_buff3_3, [58 x float]* %ifm_buff3_4, [58 x float]* %ifm_buff3_5, [58 x float]* %ifm_buff3_6, [58 x float]* %ifm_buff3_7, [58 x float]* %ifm_buff3_8, [58 x float]* %ifm_buff3_9, [58 x float]* %ifm_buff3_10, [58 x float]* %ifm_buff3_11, [58 x float]* %ifm_buff3_12, [58 x float]* %ifm_buff3_13, [58 x float]* %ifm_buff3_14, [58 x float]* %ifm_buff3_15, i32 %cifm_counter_8_load_3, i1 zeroext %icmp_ln678)

]]></Node>
<StgValue><ssdm name="cifm_counter_7"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="0" op_210_bw="0">
<![CDATA[
:4  call fastcc void @conv_write([16 x float]* %filter_buff_0_0_0, [16 x float]* %filter_buff_0_0_1, [16 x float]* %filter_buff_0_0_2, [16 x float]* %filter_buff_0_1_0, [16 x float]* %filter_buff_0_1_1, [16 x float]* %filter_buff_0_1_2, [16 x float]* %filter_buff_0_2_0, [16 x float]* %filter_buff_0_2_1, [16 x float]* %filter_buff_0_2_2, [16 x float]* %filter_buff_1_0_0, [16 x float]* %filter_buff_1_0_1, [16 x float]* %filter_buff_1_0_2, [16 x float]* %filter_buff_1_1_0, [16 x float]* %filter_buff_1_1_1, [16 x float]* %filter_buff_1_1_2, [16 x float]* %filter_buff_1_2_0, [16 x float]* %filter_buff_1_2_1, [16 x float]* %filter_buff_1_2_2, [16 x float]* %filter_buff_2_0_0, [16 x float]* %filter_buff_2_0_1, [16 x float]* %filter_buff_2_0_2, [16 x float]* %filter_buff_2_1_0, [16 x float]* %filter_buff_2_1_1, [16 x float]* %filter_buff_2_1_2, [16 x float]* %filter_buff_2_2_0, [16 x float]* %filter_buff_2_2_1, [16 x float]* %filter_buff_2_2_2, [16 x float]* %filter_buff_3_0_0, [16 x float]* %filter_buff_3_0_1, [16 x float]* %filter_buff_3_0_2, [16 x float]* %filter_buff_3_1_0, [16 x float]* %filter_buff_3_1_1, [16 x float]* %filter_buff_3_1_2, [16 x float]* %filter_buff_3_2_0, [16 x float]* %filter_buff_3_2_1, [16 x float]* %filter_buff_3_2_2, [16 x float]* %filter_buff_4_0_0, [16 x float]* %filter_buff_4_0_1, [16 x float]* %filter_buff_4_0_2, [16 x float]* %filter_buff_4_1_0, [16 x float]* %filter_buff_4_1_1, [16 x float]* %filter_buff_4_1_2, [16 x float]* %filter_buff_4_2_0, [16 x float]* %filter_buff_4_2_1, [16 x float]* %filter_buff_4_2_2, [16 x float]* %filter_buff_5_0_0, [16 x float]* %filter_buff_5_0_1, [16 x float]* %filter_buff_5_0_2, [16 x float]* %filter_buff_5_1_0, [16 x float]* %filter_buff_5_1_1, [16 x float]* %filter_buff_5_1_2, [16 x float]* %filter_buff_5_2_0, [16 x float]* %filter_buff_5_2_1, [16 x float]* %filter_buff_5_2_2, [16 x float]* %filter_buff_6_0_0, [16 x float]* %filter_buff_6_0_1, [16 x float]* %filter_buff_6_0_2, [16 x float]* %filter_buff_6_1_0, [16 x float]* %filter_buff_6_1_1, [16 x float]* %filter_buff_6_1_2, [16 x float]* %filter_buff_6_2_0, [16 x float]* %filter_buff_6_2_1, [16 x float]* %filter_buff_6_2_2, [16 x float]* %filter_buff_7_0_0, [16 x float]* %filter_buff_7_0_1, [16 x float]* %filter_buff_7_0_2, [16 x float]* %filter_buff_7_1_0, [16 x float]* %filter_buff_7_1_1, [16 x float]* %filter_buff_7_1_2, [16 x float]* %filter_buff_7_2_0, [16 x float]* %filter_buff_7_2_1, [16 x float]* %filter_buff_7_2_2, [16 x float]* %filter_buff_8_0_0, [16 x float]* %filter_buff_8_0_1, [16 x float]* %filter_buff_8_0_2, [16 x float]* %filter_buff_8_1_0, [16 x float]* %filter_buff_8_1_1, [16 x float]* %filter_buff_8_1_2, [16 x float]* %filter_buff_8_2_0, [16 x float]* %filter_buff_8_2_1, [16 x float]* %filter_buff_8_2_2, [16 x float]* %filter_buff_9_0_0, [16 x float]* %filter_buff_9_0_1, [16 x float]* %filter_buff_9_0_2, [16 x float]* %filter_buff_9_1_0, [16 x float]* %filter_buff_9_1_1, [16 x float]* %filter_buff_9_1_2, [16 x float]* %filter_buff_9_2_0, [16 x float]* %filter_buff_9_2_1, [16 x float]* %filter_buff_9_2_2, [16 x float]* %filter_buff_10_0_0, [16 x float]* %filter_buff_10_0_1, [16 x float]* %filter_buff_10_0_2, [16 x float]* %filter_buff_10_1_0, [16 x float]* %filter_buff_10_1_1, [16 x float]* %filter_buff_10_1_2, [16 x float]* %filter_buff_10_2_0, [16 x float]* %filter_buff_10_2_1, [16 x float]* %filter_buff_10_2_2, [16 x float]* %filter_buff_11_0_0, [16 x float]* %filter_buff_11_0_1, [16 x float]* %filter_buff_11_0_2, [16 x float]* %filter_buff_11_1_0, [16 x float]* %filter_buff_11_1_1, [16 x float]* %filter_buff_11_1_2, [16 x float]* %filter_buff_11_2_0, [16 x float]* %filter_buff_11_2_1, [16 x float]* %filter_buff_11_2_2, [16 x float]* %filter_buff_12_0_0, [16 x float]* %filter_buff_12_0_1, [16 x float]* %filter_buff_12_0_2, [16 x float]* %filter_buff_12_1_0, [16 x float]* %filter_buff_12_1_1, [16 x float]* %filter_buff_12_1_2, [16 x float]* %filter_buff_12_2_0, [16 x float]* %filter_buff_12_2_1, [16 x float]* %filter_buff_12_2_2, [16 x float]* %filter_buff_13_0_0, [16 x float]* %filter_buff_13_0_1, [16 x float]* %filter_buff_13_0_2, [16 x float]* %filter_buff_13_1_0, [16 x float]* %filter_buff_13_1_1, [16 x float]* %filter_buff_13_1_2, [16 x float]* %filter_buff_13_2_0, [16 x float]* %filter_buff_13_2_1, [16 x float]* %filter_buff_13_2_2, [16 x float]* %filter_buff_14_0_0, [16 x float]* %filter_buff_14_0_1, [16 x float]* %filter_buff_14_0_2, [16 x float]* %filter_buff_14_1_0, [16 x float]* %filter_buff_14_1_1, [16 x float]* %filter_buff_14_1_2, [16 x float]* %filter_buff_14_2_0, [16 x float]* %filter_buff_14_2_1, [16 x float]* %filter_buff_14_2_2, [16 x float]* %filter_buff_15_0_0, [16 x float]* %filter_buff_15_0_1, [16 x float]* %filter_buff_15_0_2, [16 x float]* %filter_buff_15_1_0, [16 x float]* %filter_buff_15_1_1, [16 x float]* %filter_buff_15_1_2, [16 x float]* %filter_buff_15_2_0, [16 x float]* %filter_buff_15_2_1, [16 x float]* %filter_buff_15_2_2, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15)

]]></Node>
<StgValue><ssdm name="call_ln679"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
:5  %cofm_counter_7 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15, i32 %cofm_counter_8_load_4, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cofm_counter_7"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  store i32 %cofm_counter_7, i32* %cofm_counter_8

]]></Node>
<StgValue><ssdm name="store_ln685"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  store i32 %cifm_counter_7, i32* %cifm_counter_8

]]></Node>
<StgValue><ssdm name="store_ln685"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="0"/>
<literal name="icmp_ln676" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0">
<![CDATA[
:2  %cifm_counter_6 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, i32 %cifm_counter_8_load_2, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cifm_counter_6"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="0" op_210_bw="0">
<![CDATA[
:3  call fastcc void @conv_write([16 x float]* %filter_buff_0_0_0, [16 x float]* %filter_buff_0_0_1, [16 x float]* %filter_buff_0_0_2, [16 x float]* %filter_buff_0_1_0, [16 x float]* %filter_buff_0_1_1, [16 x float]* %filter_buff_0_1_2, [16 x float]* %filter_buff_0_2_0, [16 x float]* %filter_buff_0_2_1, [16 x float]* %filter_buff_0_2_2, [16 x float]* %filter_buff_1_0_0, [16 x float]* %filter_buff_1_0_1, [16 x float]* %filter_buff_1_0_2, [16 x float]* %filter_buff_1_1_0, [16 x float]* %filter_buff_1_1_1, [16 x float]* %filter_buff_1_1_2, [16 x float]* %filter_buff_1_2_0, [16 x float]* %filter_buff_1_2_1, [16 x float]* %filter_buff_1_2_2, [16 x float]* %filter_buff_2_0_0, [16 x float]* %filter_buff_2_0_1, [16 x float]* %filter_buff_2_0_2, [16 x float]* %filter_buff_2_1_0, [16 x float]* %filter_buff_2_1_1, [16 x float]* %filter_buff_2_1_2, [16 x float]* %filter_buff_2_2_0, [16 x float]* %filter_buff_2_2_1, [16 x float]* %filter_buff_2_2_2, [16 x float]* %filter_buff_3_0_0, [16 x float]* %filter_buff_3_0_1, [16 x float]* %filter_buff_3_0_2, [16 x float]* %filter_buff_3_1_0, [16 x float]* %filter_buff_3_1_1, [16 x float]* %filter_buff_3_1_2, [16 x float]* %filter_buff_3_2_0, [16 x float]* %filter_buff_3_2_1, [16 x float]* %filter_buff_3_2_2, [16 x float]* %filter_buff_4_0_0, [16 x float]* %filter_buff_4_0_1, [16 x float]* %filter_buff_4_0_2, [16 x float]* %filter_buff_4_1_0, [16 x float]* %filter_buff_4_1_1, [16 x float]* %filter_buff_4_1_2, [16 x float]* %filter_buff_4_2_0, [16 x float]* %filter_buff_4_2_1, [16 x float]* %filter_buff_4_2_2, [16 x float]* %filter_buff_5_0_0, [16 x float]* %filter_buff_5_0_1, [16 x float]* %filter_buff_5_0_2, [16 x float]* %filter_buff_5_1_0, [16 x float]* %filter_buff_5_1_1, [16 x float]* %filter_buff_5_1_2, [16 x float]* %filter_buff_5_2_0, [16 x float]* %filter_buff_5_2_1, [16 x float]* %filter_buff_5_2_2, [16 x float]* %filter_buff_6_0_0, [16 x float]* %filter_buff_6_0_1, [16 x float]* %filter_buff_6_0_2, [16 x float]* %filter_buff_6_1_0, [16 x float]* %filter_buff_6_1_1, [16 x float]* %filter_buff_6_1_2, [16 x float]* %filter_buff_6_2_0, [16 x float]* %filter_buff_6_2_1, [16 x float]* %filter_buff_6_2_2, [16 x float]* %filter_buff_7_0_0, [16 x float]* %filter_buff_7_0_1, [16 x float]* %filter_buff_7_0_2, [16 x float]* %filter_buff_7_1_0, [16 x float]* %filter_buff_7_1_1, [16 x float]* %filter_buff_7_1_2, [16 x float]* %filter_buff_7_2_0, [16 x float]* %filter_buff_7_2_1, [16 x float]* %filter_buff_7_2_2, [16 x float]* %filter_buff_8_0_0, [16 x float]* %filter_buff_8_0_1, [16 x float]* %filter_buff_8_0_2, [16 x float]* %filter_buff_8_1_0, [16 x float]* %filter_buff_8_1_1, [16 x float]* %filter_buff_8_1_2, [16 x float]* %filter_buff_8_2_0, [16 x float]* %filter_buff_8_2_1, [16 x float]* %filter_buff_8_2_2, [16 x float]* %filter_buff_9_0_0, [16 x float]* %filter_buff_9_0_1, [16 x float]* %filter_buff_9_0_2, [16 x float]* %filter_buff_9_1_0, [16 x float]* %filter_buff_9_1_1, [16 x float]* %filter_buff_9_1_2, [16 x float]* %filter_buff_9_2_0, [16 x float]* %filter_buff_9_2_1, [16 x float]* %filter_buff_9_2_2, [16 x float]* %filter_buff_10_0_0, [16 x float]* %filter_buff_10_0_1, [16 x float]* %filter_buff_10_0_2, [16 x float]* %filter_buff_10_1_0, [16 x float]* %filter_buff_10_1_1, [16 x float]* %filter_buff_10_1_2, [16 x float]* %filter_buff_10_2_0, [16 x float]* %filter_buff_10_2_1, [16 x float]* %filter_buff_10_2_2, [16 x float]* %filter_buff_11_0_0, [16 x float]* %filter_buff_11_0_1, [16 x float]* %filter_buff_11_0_2, [16 x float]* %filter_buff_11_1_0, [16 x float]* %filter_buff_11_1_1, [16 x float]* %filter_buff_11_1_2, [16 x float]* %filter_buff_11_2_0, [16 x float]* %filter_buff_11_2_1, [16 x float]* %filter_buff_11_2_2, [16 x float]* %filter_buff_12_0_0, [16 x float]* %filter_buff_12_0_1, [16 x float]* %filter_buff_12_0_2, [16 x float]* %filter_buff_12_1_0, [16 x float]* %filter_buff_12_1_1, [16 x float]* %filter_buff_12_1_2, [16 x float]* %filter_buff_12_2_0, [16 x float]* %filter_buff_12_2_1, [16 x float]* %filter_buff_12_2_2, [16 x float]* %filter_buff_13_0_0, [16 x float]* %filter_buff_13_0_1, [16 x float]* %filter_buff_13_0_2, [16 x float]* %filter_buff_13_1_0, [16 x float]* %filter_buff_13_1_1, [16 x float]* %filter_buff_13_1_2, [16 x float]* %filter_buff_13_2_0, [16 x float]* %filter_buff_13_2_1, [16 x float]* %filter_buff_13_2_2, [16 x float]* %filter_buff_14_0_0, [16 x float]* %filter_buff_14_0_1, [16 x float]* %filter_buff_14_0_2, [16 x float]* %filter_buff_14_1_0, [16 x float]* %filter_buff_14_1_1, [16 x float]* %filter_buff_14_1_2, [16 x float]* %filter_buff_14_2_0, [16 x float]* %filter_buff_14_2_1, [16 x float]* %filter_buff_14_2_2, [16 x float]* %filter_buff_15_0_0, [16 x float]* %filter_buff_15_0_1, [16 x float]* %filter_buff_15_0_2, [16 x float]* %filter_buff_15_1_0, [16 x float]* %filter_buff_15_1_1, [16 x float]* %filter_buff_15_1_2, [16 x float]* %filter_buff_15_2_0, [16 x float]* %filter_buff_15_2_1, [16 x float]* %filter_buff_15_2_2, [58 x float]* %ifm_buff3_0, [58 x float]* %ifm_buff3_1, [58 x float]* %ifm_buff3_2, [58 x float]* %ifm_buff3_3, [58 x float]* %ifm_buff3_4, [58 x float]* %ifm_buff3_5, [58 x float]* %ifm_buff3_6, [58 x float]* %ifm_buff3_7, [58 x float]* %ifm_buff3_8, [58 x float]* %ifm_buff3_9, [58 x float]* %ifm_buff3_10, [58 x float]* %ifm_buff3_11, [58 x float]* %ifm_buff3_12, [58 x float]* %ifm_buff3_13, [58 x float]* %ifm_buff3_14, [58 x float]* %ifm_buff3_15, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15)

]]></Node>
<StgValue><ssdm name="call_ln670"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
:4  %cofm_counter_6 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15, i32 %cofm_counter_8_load_3, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cofm_counter_6"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5  store i32 %cofm_counter_6, i32* %cofm_counter_8

]]></Node>
<StgValue><ssdm name="store_ln676"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  store i32 %cifm_counter_6, i32* %cifm_counter_8

]]></Node>
<StgValue><ssdm name="store_ln676"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="0"/>
<literal name="icmp_ln667" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0">
<![CDATA[
:2  %cifm_counter_5 = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, i32 %cifm_counter_8_load_1, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cifm_counter_5"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="0" op_210_bw="0">
<![CDATA[
:3  call fastcc void @conv_write([16 x float]* %filter_buff_0_0_0, [16 x float]* %filter_buff_0_0_1, [16 x float]* %filter_buff_0_0_2, [16 x float]* %filter_buff_0_1_0, [16 x float]* %filter_buff_0_1_1, [16 x float]* %filter_buff_0_1_2, [16 x float]* %filter_buff_0_2_0, [16 x float]* %filter_buff_0_2_1, [16 x float]* %filter_buff_0_2_2, [16 x float]* %filter_buff_1_0_0, [16 x float]* %filter_buff_1_0_1, [16 x float]* %filter_buff_1_0_2, [16 x float]* %filter_buff_1_1_0, [16 x float]* %filter_buff_1_1_1, [16 x float]* %filter_buff_1_1_2, [16 x float]* %filter_buff_1_2_0, [16 x float]* %filter_buff_1_2_1, [16 x float]* %filter_buff_1_2_2, [16 x float]* %filter_buff_2_0_0, [16 x float]* %filter_buff_2_0_1, [16 x float]* %filter_buff_2_0_2, [16 x float]* %filter_buff_2_1_0, [16 x float]* %filter_buff_2_1_1, [16 x float]* %filter_buff_2_1_2, [16 x float]* %filter_buff_2_2_0, [16 x float]* %filter_buff_2_2_1, [16 x float]* %filter_buff_2_2_2, [16 x float]* %filter_buff_3_0_0, [16 x float]* %filter_buff_3_0_1, [16 x float]* %filter_buff_3_0_2, [16 x float]* %filter_buff_3_1_0, [16 x float]* %filter_buff_3_1_1, [16 x float]* %filter_buff_3_1_2, [16 x float]* %filter_buff_3_2_0, [16 x float]* %filter_buff_3_2_1, [16 x float]* %filter_buff_3_2_2, [16 x float]* %filter_buff_4_0_0, [16 x float]* %filter_buff_4_0_1, [16 x float]* %filter_buff_4_0_2, [16 x float]* %filter_buff_4_1_0, [16 x float]* %filter_buff_4_1_1, [16 x float]* %filter_buff_4_1_2, [16 x float]* %filter_buff_4_2_0, [16 x float]* %filter_buff_4_2_1, [16 x float]* %filter_buff_4_2_2, [16 x float]* %filter_buff_5_0_0, [16 x float]* %filter_buff_5_0_1, [16 x float]* %filter_buff_5_0_2, [16 x float]* %filter_buff_5_1_0, [16 x float]* %filter_buff_5_1_1, [16 x float]* %filter_buff_5_1_2, [16 x float]* %filter_buff_5_2_0, [16 x float]* %filter_buff_5_2_1, [16 x float]* %filter_buff_5_2_2, [16 x float]* %filter_buff_6_0_0, [16 x float]* %filter_buff_6_0_1, [16 x float]* %filter_buff_6_0_2, [16 x float]* %filter_buff_6_1_0, [16 x float]* %filter_buff_6_1_1, [16 x float]* %filter_buff_6_1_2, [16 x float]* %filter_buff_6_2_0, [16 x float]* %filter_buff_6_2_1, [16 x float]* %filter_buff_6_2_2, [16 x float]* %filter_buff_7_0_0, [16 x float]* %filter_buff_7_0_1, [16 x float]* %filter_buff_7_0_2, [16 x float]* %filter_buff_7_1_0, [16 x float]* %filter_buff_7_1_1, [16 x float]* %filter_buff_7_1_2, [16 x float]* %filter_buff_7_2_0, [16 x float]* %filter_buff_7_2_1, [16 x float]* %filter_buff_7_2_2, [16 x float]* %filter_buff_8_0_0, [16 x float]* %filter_buff_8_0_1, [16 x float]* %filter_buff_8_0_2, [16 x float]* %filter_buff_8_1_0, [16 x float]* %filter_buff_8_1_1, [16 x float]* %filter_buff_8_1_2, [16 x float]* %filter_buff_8_2_0, [16 x float]* %filter_buff_8_2_1, [16 x float]* %filter_buff_8_2_2, [16 x float]* %filter_buff_9_0_0, [16 x float]* %filter_buff_9_0_1, [16 x float]* %filter_buff_9_0_2, [16 x float]* %filter_buff_9_1_0, [16 x float]* %filter_buff_9_1_1, [16 x float]* %filter_buff_9_1_2, [16 x float]* %filter_buff_9_2_0, [16 x float]* %filter_buff_9_2_1, [16 x float]* %filter_buff_9_2_2, [16 x float]* %filter_buff_10_0_0, [16 x float]* %filter_buff_10_0_1, [16 x float]* %filter_buff_10_0_2, [16 x float]* %filter_buff_10_1_0, [16 x float]* %filter_buff_10_1_1, [16 x float]* %filter_buff_10_1_2, [16 x float]* %filter_buff_10_2_0, [16 x float]* %filter_buff_10_2_1, [16 x float]* %filter_buff_10_2_2, [16 x float]* %filter_buff_11_0_0, [16 x float]* %filter_buff_11_0_1, [16 x float]* %filter_buff_11_0_2, [16 x float]* %filter_buff_11_1_0, [16 x float]* %filter_buff_11_1_1, [16 x float]* %filter_buff_11_1_2, [16 x float]* %filter_buff_11_2_0, [16 x float]* %filter_buff_11_2_1, [16 x float]* %filter_buff_11_2_2, [16 x float]* %filter_buff_12_0_0, [16 x float]* %filter_buff_12_0_1, [16 x float]* %filter_buff_12_0_2, [16 x float]* %filter_buff_12_1_0, [16 x float]* %filter_buff_12_1_1, [16 x float]* %filter_buff_12_1_2, [16 x float]* %filter_buff_12_2_0, [16 x float]* %filter_buff_12_2_1, [16 x float]* %filter_buff_12_2_2, [16 x float]* %filter_buff_13_0_0, [16 x float]* %filter_buff_13_0_1, [16 x float]* %filter_buff_13_0_2, [16 x float]* %filter_buff_13_1_0, [16 x float]* %filter_buff_13_1_1, [16 x float]* %filter_buff_13_1_2, [16 x float]* %filter_buff_13_2_0, [16 x float]* %filter_buff_13_2_1, [16 x float]* %filter_buff_13_2_2, [16 x float]* %filter_buff_14_0_0, [16 x float]* %filter_buff_14_0_1, [16 x float]* %filter_buff_14_0_2, [16 x float]* %filter_buff_14_1_0, [16 x float]* %filter_buff_14_1_1, [16 x float]* %filter_buff_14_1_2, [16 x float]* %filter_buff_14_2_0, [16 x float]* %filter_buff_14_2_1, [16 x float]* %filter_buff_14_2_2, [16 x float]* %filter_buff_15_0_0, [16 x float]* %filter_buff_15_0_1, [16 x float]* %filter_buff_15_0_2, [16 x float]* %filter_buff_15_1_0, [16 x float]* %filter_buff_15_1_1, [16 x float]* %filter_buff_15_1_2, [16 x float]* %filter_buff_15_2_0, [16 x float]* %filter_buff_15_2_1, [16 x float]* %filter_buff_15_2_2, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [58 x float]* %ifm_buff3_0, [58 x float]* %ifm_buff3_1, [58 x float]* %ifm_buff3_2, [58 x float]* %ifm_buff3_3, [58 x float]* %ifm_buff3_4, [58 x float]* %ifm_buff3_5, [58 x float]* %ifm_buff3_6, [58 x float]* %ifm_buff3_7, [58 x float]* %ifm_buff3_8, [58 x float]* %ifm_buff3_9, [58 x float]* %ifm_buff3_10, [58 x float]* %ifm_buff3_11, [58 x float]* %ifm_buff3_12, [58 x float]* %ifm_buff3_13, [58 x float]* %ifm_buff3_14, [58 x float]* %ifm_buff3_15, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15)

]]></Node>
<StgValue><ssdm name="call_ln661"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
:4  %cofm_counter_5 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15, i32 %cofm_counter_8_load_2, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cofm_counter_5"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5  store i32 %cofm_counter_5, i32* %cofm_counter_8

]]></Node>
<StgValue><ssdm name="store_ln667"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  store i32 %cifm_counter_5, i32* %cifm_counter_8

]]></Node>
<StgValue><ssdm name="store_ln667"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="0"/>
<literal name="icmp_ln658" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln667"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1" op_20_bw="0" op_21_bw="0">
<![CDATA[
:2  %cifm_counter = call fastcc i32 @write_row_ifm(i512* %cifm, [58 x float]* %ifm_buff0_0, [58 x float]* %ifm_buff0_1, [58 x float]* %ifm_buff0_2, [58 x float]* %ifm_buff0_3, [58 x float]* %ifm_buff0_4, [58 x float]* %ifm_buff0_5, [58 x float]* %ifm_buff0_6, [58 x float]* %ifm_buff0_7, [58 x float]* %ifm_buff0_8, [58 x float]* %ifm_buff0_9, [58 x float]* %ifm_buff0_10, [58 x float]* %ifm_buff0_11, [58 x float]* %ifm_buff0_12, [58 x float]* %ifm_buff0_13, [58 x float]* %ifm_buff0_14, [58 x float]* %ifm_buff0_15, i32 %cifm_counter_8_load, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="cifm_counter"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="0" op_210_bw="0">
<![CDATA[
:3  call fastcc void @conv_write([16 x float]* %filter_buff_0_0_0, [16 x float]* %filter_buff_0_0_1, [16 x float]* %filter_buff_0_0_2, [16 x float]* %filter_buff_0_1_0, [16 x float]* %filter_buff_0_1_1, [16 x float]* %filter_buff_0_1_2, [16 x float]* %filter_buff_0_2_0, [16 x float]* %filter_buff_0_2_1, [16 x float]* %filter_buff_0_2_2, [16 x float]* %filter_buff_1_0_0, [16 x float]* %filter_buff_1_0_1, [16 x float]* %filter_buff_1_0_2, [16 x float]* %filter_buff_1_1_0, [16 x float]* %filter_buff_1_1_1, [16 x float]* %filter_buff_1_1_2, [16 x float]* %filter_buff_1_2_0, [16 x float]* %filter_buff_1_2_1, [16 x float]* %filter_buff_1_2_2, [16 x float]* %filter_buff_2_0_0, [16 x float]* %filter_buff_2_0_1, [16 x float]* %filter_buff_2_0_2, [16 x float]* %filter_buff_2_1_0, [16 x float]* %filter_buff_2_1_1, [16 x float]* %filter_buff_2_1_2, [16 x float]* %filter_buff_2_2_0, [16 x float]* %filter_buff_2_2_1, [16 x float]* %filter_buff_2_2_2, [16 x float]* %filter_buff_3_0_0, [16 x float]* %filter_buff_3_0_1, [16 x float]* %filter_buff_3_0_2, [16 x float]* %filter_buff_3_1_0, [16 x float]* %filter_buff_3_1_1, [16 x float]* %filter_buff_3_1_2, [16 x float]* %filter_buff_3_2_0, [16 x float]* %filter_buff_3_2_1, [16 x float]* %filter_buff_3_2_2, [16 x float]* %filter_buff_4_0_0, [16 x float]* %filter_buff_4_0_1, [16 x float]* %filter_buff_4_0_2, [16 x float]* %filter_buff_4_1_0, [16 x float]* %filter_buff_4_1_1, [16 x float]* %filter_buff_4_1_2, [16 x float]* %filter_buff_4_2_0, [16 x float]* %filter_buff_4_2_1, [16 x float]* %filter_buff_4_2_2, [16 x float]* %filter_buff_5_0_0, [16 x float]* %filter_buff_5_0_1, [16 x float]* %filter_buff_5_0_2, [16 x float]* %filter_buff_5_1_0, [16 x float]* %filter_buff_5_1_1, [16 x float]* %filter_buff_5_1_2, [16 x float]* %filter_buff_5_2_0, [16 x float]* %filter_buff_5_2_1, [16 x float]* %filter_buff_5_2_2, [16 x float]* %filter_buff_6_0_0, [16 x float]* %filter_buff_6_0_1, [16 x float]* %filter_buff_6_0_2, [16 x float]* %filter_buff_6_1_0, [16 x float]* %filter_buff_6_1_1, [16 x float]* %filter_buff_6_1_2, [16 x float]* %filter_buff_6_2_0, [16 x float]* %filter_buff_6_2_1, [16 x float]* %filter_buff_6_2_2, [16 x float]* %filter_buff_7_0_0, [16 x float]* %filter_buff_7_0_1, [16 x float]* %filter_buff_7_0_2, [16 x float]* %filter_buff_7_1_0, [16 x float]* %filter_buff_7_1_1, [16 x float]* %filter_buff_7_1_2, [16 x float]* %filter_buff_7_2_0, [16 x float]* %filter_buff_7_2_1, [16 x float]* %filter_buff_7_2_2, [16 x float]* %filter_buff_8_0_0, [16 x float]* %filter_buff_8_0_1, [16 x float]* %filter_buff_8_0_2, [16 x float]* %filter_buff_8_1_0, [16 x float]* %filter_buff_8_1_1, [16 x float]* %filter_buff_8_1_2, [16 x float]* %filter_buff_8_2_0, [16 x float]* %filter_buff_8_2_1, [16 x float]* %filter_buff_8_2_2, [16 x float]* %filter_buff_9_0_0, [16 x float]* %filter_buff_9_0_1, [16 x float]* %filter_buff_9_0_2, [16 x float]* %filter_buff_9_1_0, [16 x float]* %filter_buff_9_1_1, [16 x float]* %filter_buff_9_1_2, [16 x float]* %filter_buff_9_2_0, [16 x float]* %filter_buff_9_2_1, [16 x float]* %filter_buff_9_2_2, [16 x float]* %filter_buff_10_0_0, [16 x float]* %filter_buff_10_0_1, [16 x float]* %filter_buff_10_0_2, [16 x float]* %filter_buff_10_1_0, [16 x float]* %filter_buff_10_1_1, [16 x float]* %filter_buff_10_1_2, [16 x float]* %filter_buff_10_2_0, [16 x float]* %filter_buff_10_2_1, [16 x float]* %filter_buff_10_2_2, [16 x float]* %filter_buff_11_0_0, [16 x float]* %filter_buff_11_0_1, [16 x float]* %filter_buff_11_0_2, [16 x float]* %filter_buff_11_1_0, [16 x float]* %filter_buff_11_1_1, [16 x float]* %filter_buff_11_1_2, [16 x float]* %filter_buff_11_2_0, [16 x float]* %filter_buff_11_2_1, [16 x float]* %filter_buff_11_2_2, [16 x float]* %filter_buff_12_0_0, [16 x float]* %filter_buff_12_0_1, [16 x float]* %filter_buff_12_0_2, [16 x float]* %filter_buff_12_1_0, [16 x float]* %filter_buff_12_1_1, [16 x float]* %filter_buff_12_1_2, [16 x float]* %filter_buff_12_2_0, [16 x float]* %filter_buff_12_2_1, [16 x float]* %filter_buff_12_2_2, [16 x float]* %filter_buff_13_0_0, [16 x float]* %filter_buff_13_0_1, [16 x float]* %filter_buff_13_0_2, [16 x float]* %filter_buff_13_1_0, [16 x float]* %filter_buff_13_1_1, [16 x float]* %filter_buff_13_1_2, [16 x float]* %filter_buff_13_2_0, [16 x float]* %filter_buff_13_2_1, [16 x float]* %filter_buff_13_2_2, [16 x float]* %filter_buff_14_0_0, [16 x float]* %filter_buff_14_0_1, [16 x float]* %filter_buff_14_0_2, [16 x float]* %filter_buff_14_1_0, [16 x float]* %filter_buff_14_1_1, [16 x float]* %filter_buff_14_1_2, [16 x float]* %filter_buff_14_2_0, [16 x float]* %filter_buff_14_2_1, [16 x float]* %filter_buff_14_2_2, [16 x float]* %filter_buff_15_0_0, [16 x float]* %filter_buff_15_0_1, [16 x float]* %filter_buff_15_0_2, [16 x float]* %filter_buff_15_1_0, [16 x float]* %filter_buff_15_1_1, [16 x float]* %filter_buff_15_1_2, [16 x float]* %filter_buff_15_2_0, [16 x float]* %filter_buff_15_2_1, [16 x float]* %filter_buff_15_2_2, [58 x float]* %ifm_buff1_0, [58 x float]* %ifm_buff1_1, [58 x float]* %ifm_buff1_2, [58 x float]* %ifm_buff1_3, [58 x float]* %ifm_buff1_4, [58 x float]* %ifm_buff1_5, [58 x float]* %ifm_buff1_6, [58 x float]* %ifm_buff1_7, [58 x float]* %ifm_buff1_8, [58 x float]* %ifm_buff1_9, [58 x float]* %ifm_buff1_10, [58 x float]* %ifm_buff1_11, [58 x float]* %ifm_buff1_12, [58 x float]* %ifm_buff1_13, [58 x float]* %ifm_buff1_14, [58 x float]* %ifm_buff1_15, [58 x float]* %ifm_buff2_0, [58 x float]* %ifm_buff2_1, [58 x float]* %ifm_buff2_2, [58 x float]* %ifm_buff2_3, [58 x float]* %ifm_buff2_4, [58 x float]* %ifm_buff2_5, [58 x float]* %ifm_buff2_6, [58 x float]* %ifm_buff2_7, [58 x float]* %ifm_buff2_8, [58 x float]* %ifm_buff2_9, [58 x float]* %ifm_buff2_10, [58 x float]* %ifm_buff2_11, [58 x float]* %ifm_buff2_12, [58 x float]* %ifm_buff2_13, [58 x float]* %ifm_buff2_14, [58 x float]* %ifm_buff2_15, [58 x float]* %ifm_buff3_0, [58 x float]* %ifm_buff3_1, [58 x float]* %ifm_buff3_2, [58 x float]* %ifm_buff3_3, [58 x float]* %ifm_buff3_4, [58 x float]* %ifm_buff3_5, [58 x float]* %ifm_buff3_6, [58 x float]* %ifm_buff3_7, [58 x float]* %ifm_buff3_8, [58 x float]* %ifm_buff3_9, [58 x float]* %ifm_buff3_10, [58 x float]* %ifm_buff3_11, [58 x float]* %ifm_buff3_12, [58 x float]* %ifm_buff3_13, [58 x float]* %ifm_buff3_14, [58 x float]* %ifm_buff3_15, [56 x float]* %ofm_buff0_0, [56 x float]* %ofm_buff0_1, [56 x float]* %ofm_buff0_2, [56 x float]* %ofm_buff0_3, [56 x float]* %ofm_buff0_4, [56 x float]* %ofm_buff0_5, [56 x float]* %ofm_buff0_6, [56 x float]* %ofm_buff0_7, [56 x float]* %ofm_buff0_8, [56 x float]* %ofm_buff0_9, [56 x float]* %ofm_buff0_10, [56 x float]* %ofm_buff0_11, [56 x float]* %ofm_buff0_12, [56 x float]* %ofm_buff0_13, [56 x float]* %ofm_buff0_14, [56 x float]* %ofm_buff0_15)

]]></Node>
<StgValue><ssdm name="call_ln651"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
:5  %cofm_counter = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15, i32 %cofm_counter_8_load_1, i1 zeroext %icmp_ln652)

]]></Node>
<StgValue><ssdm name="cofm_counter"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  store i32 %cofm_counter, i32* %cofm_counter_8

]]></Node>
<StgValue><ssdm name="store_ln658"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  store i32 %cifm_counter, i32* %cifm_counter_8

]]></Node>
<StgValue><ssdm name="store_ln658"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln648" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln658"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:0  %rotate_counter = add i16 %rotate_counter_0, 1

]]></Node>
<StgValue><ssdm name="rotate_counter"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1  %icmp_ln687 = icmp eq i16 %rotate_counter, 4

]]></Node>
<StgValue><ssdm name="icmp_ln687"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:2  %select_ln687 = select i1 %icmp_ln687, i16 0, i16 %rotate_counter

]]></Node>
<StgValue><ssdm name="select_ln687"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln644"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="324" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="1">
<![CDATA[
:1  %call_ret222799 = call fastcc i32 @conv_read(i512* %cofm, [56 x float]* %ofm_buff1_0, [56 x float]* %ofm_buff1_1, [56 x float]* %ofm_buff1_2, [56 x float]* %ofm_buff1_3, [56 x float]* %ofm_buff1_4, [56 x float]* %ofm_buff1_5, [56 x float]* %ofm_buff1_6, [56 x float]* %ofm_buff1_7, [56 x float]* %ofm_buff1_8, [56 x float]* %ofm_buff1_9, [56 x float]* %ofm_buff1_10, [56 x float]* %ofm_buff1_11, [56 x float]* %ofm_buff1_12, [56 x float]* %ofm_buff1_13, [56 x float]* %ofm_buff1_14, [56 x float]* %ofm_buff1_15, i32 %cofm_counter_8_load, i1 zeroext true)

]]></Node>
<StgValue><ssdm name="call_ret222799"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0">
<![CDATA[
:2  ret void

]]></Node>
<StgValue><ssdm name="ret_ln693"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
