Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Wed Dec 14 13:40:24 2022
| Host             : EECS-DIGITAL-44 running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file /tmp/tmp.3464zh/obj/routerpt_report_power.rpt
| Design           : top_level
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.769        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.666        |
| Device Static (W)        | 0.103        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 81.5         |
| Junction Temperature (C) | 28.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.119 |       10 |       --- |             --- |
| Slice Logic              |     0.199 |    76348 |       --- |             --- |
|   LUT as Logic           |     0.158 |    18603 |     63400 |           29.34 |
|   Register               |     0.020 |    28473 |    126800 |           22.46 |
|   CARRY4                 |     0.014 |     3671 |     15850 |           23.16 |
|   LUT as Shift Register  |     0.006 |     1201 |     19000 |            6.32 |
|   F7/F8 Muxes            |    <0.001 |      249 |     63400 |            0.39 |
|   Others                 |     0.000 |    19549 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       22 |     19000 |            0.12 |
| Signals                  |     0.187 |    34306 |       --- |             --- |
| Block RAM                |     0.036 |     73.5 |       135 |           54.44 |
| MMCM                     |     0.121 |        1 |         6 |           16.67 |
| I/O                      |     0.004 |       50 |       210 |           23.81 |
| Static Power             |     0.103 |          |           |                 |
| Total                    |     0.769 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.558 |       0.539 |      0.019 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.085 |       0.067 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+--------------------------------------+-----------------+
| Clock                     | Domain                               | Constraint (ns) |
+---------------------------+--------------------------------------+-----------------+
| clk_100mhz                | clk_100mhz                           |            10.0 |
| clk_out_100_clk_divider   | clk_div/inst/clk_out_100_clk_divider |            10.0 |
| clk_out_100_clk_divider_1 | clk_div/inst/clk_out_100_clk_divider |            10.0 |
| clk_out_65_clk_divider    | clk_div/inst/clk_out_65_clk_divider  |            15.4 |
| clk_out_65_clk_divider_1  | clk_div/inst/clk_out_65_clk_divider  |            15.4 |
| clkfbout_clk_divider      | clk_div/inst/clkfbout_clk_divider    |            10.0 |
| clkfbout_clk_divider_1    | clk_div/inst/clkfbout_clk_divider    |            10.0 |
| sys_clk_pin               | clk_100mhz                           |            10.0 |
+---------------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| top_level              |     0.666 |
|   clk_div              |     0.121 |
|     inst               |     0.121 |
|   controller           |     0.497 |
|     add_ray_x          |     0.003 |
|       inst             |     0.003 |
|     add_ray_y          |     0.003 |
|       inst             |     0.003 |
|     shape_cast         |     0.492 |
|       raycast          |     0.491 |
|   pix_bram             |     0.008 |
|     U0                 |     0.008 |
|       inst_blk_mem_gen |     0.008 |
|   processor            |     0.033 |
|     exec               |     0.033 |
|       mem_bank         |     0.033 |
+------------------------+-----------+


