{
   "layer_name"     : "td_conv1",
   "layer_type"     : "conv-max",
   "fpga_part"      : "xcku11p-ffva1156-2-e",
   "input_height"   : 224,
   "input_width"    : 224, 
   "input_chans"    : 3,
   "output_height"  : 112,
   "output_width"   : 112,
   "output_chans"   : 16,
   "filter_size"    : 3,
   "stride"         : 1,
   "pad"            : 1,
   "pooling_factor" : 2,
   "hadd_latency"   : 3,
   "hmul_latency"   : 2,
   "target_clock_period": 6
}
