(set-info :smt-lib-version 2.6)
(set-logic AUFBVDTLIA)
(set-info :source |
Generated by: Andrew Reynolds
Generated on: 2017-04-28
Generator: Nunchaku, Leon, CVC4, converted to v2.6 by CVC4
Application: Counterexample generation for higher-order theorem provers
Target solver: CVC4, Z3
Publications: "Model Finding for Recursive Functions in SMT" by Andrew Reynolds, Jasmin Christian Blanchette, Simon Cruanes, and Cesare Tinelli, IJCAR 2016.
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")
(set-info :status unknown)


(declare-fun f!205 ((_ BitVec 32)) (_ BitVec 32))
(declare-fun g!207 ((_ BitVec 32)) (_ BitVec 32))
(declare-fun fib!209 ((_ BitVec 32)) (_ BitVec 32))
(assert (forall ((n!204 (_ BitVec 32))) (= (f!205 n!204) (ite (bvsle n!204 (_ bv0 32)) (_ bv1 32) (bvadd (f!205 (bvsub n!204 (_ bv1 32))) (g!207 (bvsub n!204 (_ bv1 32)))))) ))
(assert (forall ((n!206 (_ BitVec 32))) (= (g!207 n!206) (ite (bvsle n!206 (_ bv0 32)) (_ bv1 32) (f!205 (bvsub n!206 (_ bv1 32))))) ))
(assert (forall ((n!208 (_ BitVec 32))) (= (fib!209 n!208) (ite (bvsle n!208 (_ bv2 32)) (_ bv1 32) (bvadd (fib!209 (bvsub n!208 (_ bv1 32))) (fib!209 (bvsub n!208 (_ bv2 32)))))) ))
(assert (not (forall ((n!206 (_ BitVec 32))) (bvslt (_ bv0 32) n!206) )))
(check-sat)
(exit)

