{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706199690823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706199690828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 19:51:30 2024 " "Processing started: Thu Jan 25 19:51:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706199690828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199690828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199690828 ""}
{ "Info" "IQEXE_INI_FILE" "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/quartus.ini " "Using INI file C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199690828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706199691548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706199691548 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "resize.qsys " "Elaborating Platform Designer system entity \"resize.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199701847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.19:51:47 Progress: Loading resize/resize.qsys " "2024.01.25.19:51:47 Progress: Loading resize/resize.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199707370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.19:51:48 Progress: Reading input file " "2024.01.25.19:51:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199708788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.19:51:48 Progress: Adding resize_internal_inst \[resize_internal 1.0\] " "2024.01.25.19:51:48 Progress: Adding resize_internal_inst \[resize_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199708861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.19:51:50 Progress: Parameterizing module resize_internal_inst " "2024.01.25.19:51:50 Progress: Parameterizing module resize_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199710205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.19:51:50 Progress: Building connections " "2024.01.25.19:51:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199710207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.19:51:50 Progress: Parameterizing connections " "2024.01.25.19:51:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199710207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.19:51:50 Progress: Validating " "2024.01.25.19:51:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199710229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.25.19:51:50 Progress: Done reading input file " "2024.01.25.19:51:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199710286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Resize: Generating resize \"resize\" for QUARTUS_SYNTH " "Resize: Generating resize \"resize\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199712052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Resize_internal_inst: \"resize\" instantiated resize_internal \"resize_internal_inst\" " "Resize_internal_inst: \"resize\" instantiated resize_internal \"resize_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199714412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Resize: Done \"resize\" with 2 modules, 156 files " "Resize: Done \"resize\" with 2 modules, 156 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199714478 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "resize.qsys " "Finished elaborating Platform Designer system entity \"resize.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199715218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/17.1/hls/examples/image_downsample/a.prj/components/resize/resize/testbench/resize_tb/simulation/resize_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/17.1/hls/examples/image_downsample/a.prj/components/resize/resize/testbench/resize_tb/simulation/resize_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 resize_tb " "Found entity 1: resize_tb" {  } { { "../components/resize/resize/testbench/resize_tb/simulation/resize_tb.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/components/resize/resize/testbench/resize_tb/simulation/resize_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_compile.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus_compile.v" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_compile " "Found entity 1: quartus_compile" {  } { { "quartus_compile.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/quartus_compile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/resize.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/resize.v" { { "Info" "ISGN_ENTITY_NAME" "1 resize " "Found entity 1: resize" {  } { { "db/ip/resize/resize.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/resize.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/resize/submodules/acl_dspba_buffer.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/resize/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/resize/submodules/acl_enable_sink.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_enable_sink.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/resize/submodules/acl_fanout_pipeline.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "db/ip/resize/submodules/acl_ffwdsrc.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_ffwdsrc.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "db/ip/resize/submodules/acl_full_detector.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/resize/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/resize/submodules/acl_high_speed_fifo.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_high_speed_fifo.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715796 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/resize/submodules/acl_high_speed_fifo.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_high_speed_fifo.sv" 1084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/resize/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/resize/submodules/acl_lfsr.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_lfsr.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715833 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/resize/submodules/acl_lfsr.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_lfsr.sv" 1622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715833 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/resize/submodules/acl_lfsr.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_lfsr.sv" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/resize/submodules/acl_ll_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_ll_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/resize/submodules/acl_ll_ram_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_ll_ram_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "db/ip/resize/submodules/acl_loop_limiter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_loop_limiter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/resize/submodules/acl_low_latency_fifo.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_low_latency_fifo.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/resize/submodules/acl_pipeline.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_pipeline.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(55) " "Verilog HDL Declaration information at acl_pop.v(55): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/resize/submodules/acl_pop.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_pop.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706199715877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/resize/submodules/acl_pop.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_pop.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715879 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(93) " "Verilog HDL warning at acl_push.v(93): extended using \"x\" or \"z\"" {  } { { "db/ip/resize/submodules/acl_push.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706199715882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/resize/submodules/acl_push.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_reset_handler.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/resize/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/resize/submodules/acl_reset_handler.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_reset_handler.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715898 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender " "Found entity 2: acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" {  } { { "db/ip/resize/submodules/acl_reset_handler.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_reset_handler.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715898 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_reset_pulse_extender " "Found entity 3: acl_reset_pulse_extender" {  } { { "db/ip/resize/submodules/acl_reset_handler.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_reset_handler.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "db/ip/resize/submodules/acl_reset_wire.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/resize/submodules/acl_staging_reg.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_staging_reg.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/resize/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_std_synchronizer_nocut.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_tessellated_incr_decr_threshold.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/resize/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/resize/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_tessellated_incr_decr_threshold.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715927 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "db/ip/resize/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_tessellated_incr_decr_threshold.sv" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/resize/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/resize/submodules/acl_token_fifo_counter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_token_fifo_counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/resize/submodules/acl_valid_fifo_counter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_valid_fifo_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/resize/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_zero_latency_fifo.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199715978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199715978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/bb_resize_b0_runonce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/bb_resize_b0_runonce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_resize_B0_runOnce-normal " "Found design unit 1: bb_resize_B0_runOnce-normal" {  } { { "db/ip/resize/submodules/bb_resize_b0_runonce.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b0_runonce.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716405 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_resize_B0_runOnce " "Found entity 1: bb_resize_B0_runOnce" {  } { { "db/ip/resize/submodules/bb_resize_b0_runonce.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b0_runonce.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_resize_B0_runOnce_stall_region-normal " "Found design unit 1: bb_resize_B0_runOnce_stall_region-normal" {  } { { "db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716415 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_resize_B0_runOnce_stall_region " "Found entity 1: bb_resize_B0_runOnce_stall_region" {  } { { "db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/bb_resize_b1_start.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/bb_resize_b1_start.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_resize_B1_start-normal " "Found design unit 1: bb_resize_B1_start-normal" {  } { { "db/ip/resize/submodules/bb_resize_b1_start.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716424 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_resize_B1_start " "Found entity 1: bb_resize_B1_start" {  } { { "db/ip/resize/submodules/bb_resize_b1_start.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_resize_B1_start_stall_region-normal " "Found design unit 1: bb_resize_B1_start_stall_region-normal" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716435 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_resize_B1_start_stall_region " "Found entity 1: bb_resize_B1_start_stall_region" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/bb_resize_b2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/bb_resize_b2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_resize_B2-normal " "Found design unit 1: bb_resize_B2-normal" {  } { { "db/ip/resize/submodules/bb_resize_b2.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716444 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_resize_B2 " "Found entity 1: bb_resize_B2" {  } { { "db/ip/resize/submodules/bb_resize_b2.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/bb_resize_b2_sr_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/bb_resize_b2_sr_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_resize_B2_sr_1-normal " "Found design unit 1: bb_resize_B2_sr_1-normal" {  } { { "db/ip/resize/submodules/bb_resize_b2_sr_1.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2_sr_1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716447 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_resize_B2_sr_1 " "Found entity 1: bb_resize_B2_sr_1" {  } { { "db/ip/resize/submodules/bb_resize_b2_sr_1.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2_sr_1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/bb_resize_b2_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_resize_B2_stall_region-normal " "Found design unit 1: bb_resize_B2_stall_region-normal" {  } { { "db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716457 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_resize_B2_stall_region " "Found entity 1: bb_resize_B2_stall_region" {  } { { "db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/bb_resize_b3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/bb_resize_b3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_resize_B3-normal " "Found design unit 1: bb_resize_B3-normal" {  } { { "db/ip/resize/submodules/bb_resize_b3.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b3.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716466 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_resize_B3 " "Found entity 1: bb_resize_B3" {  } { { "db/ip/resize/submodules/bb_resize_b3.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b3.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/bb_resize_b3_sr_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/bb_resize_b3_sr_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_resize_B3_sr_0-normal " "Found design unit 1: bb_resize_B3_sr_0-normal" {  } { { "db/ip/resize/submodules/bb_resize_b3_sr_0.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b3_sr_0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716474 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_resize_B3_sr_0 " "Found entity 1: bb_resize_B3_sr_0" {  } { { "db/ip/resize/submodules/bb_resize_b3_sr_0.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b3_sr_0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/bb_resize_b3_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/bb_resize_b3_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_resize_B3_stall_region-normal " "Found design unit 1: bb_resize_B3_stall_region-normal" {  } { { "db/ip/resize/submodules/bb_resize_b3_stall_region.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b3_stall_region.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716483 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_resize_B3_stall_region " "Found entity 1: bb_resize_B3_stall_region" {  } { { "db/ip/resize/submodules/bb_resize_b3_stall_region.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b3_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file db/ip/resize/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "db/ip/resize/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716493 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "db/ip/resize/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716493 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "db/ip/resize/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716493 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "db/ip/resize/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716493 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "db/ip/resize/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716493 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/resize/submodules/dspba_library.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/resize/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (resize) " "Found design unit 1: dspba_library_package (resize)" {  } { { "db/ip/resize/submodules/dspba_library_package.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/hld_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/resize/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/resize/submodules/hld_fifo.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/hld_fifo.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716516 ""} { "Info" "ISGN_ENTITY_NAME" "2 earliness_delay " "Found entity 2: earliness_delay" {  } { { "db/ip/resize/submodules/hld_fifo.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/hld_fifo.sv" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/resize/submodules/hld_fifo_zero_width.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/hld_fifo_zero_width.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going783_resize6-normal " "Found design unit 1: i_acl_pipeline_keep_going783_resize6-normal" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize6.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize6.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716543 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going783_resize6 " "Found entity 1: i_acl_pipeline_keep_going783_resize6" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize6.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize6.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going783_resize_sr-normal " "Found design unit 1: i_acl_pipeline_keep_going783_resize_sr-normal" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_sr.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_sr.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716546 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going783_resize_sr " "Found entity 1: i_acl_pipeline_keep_going783_resize_sr" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_sr.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_sr.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_valid_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_valid_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going783_resize_valid_fifo-normal " "Found design unit 1: i_acl_pipeline_keep_going783_resize_valid_fifo-normal" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_valid_fifo.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_valid_fifo.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716555 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going783_resize_valid_fifo " "Found entity 1: i_acl_pipeline_keep_going783_resize_valid_fifo" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_valid_fifo.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_valid_fifo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pipeline_keep_going_resize44.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pipeline_keep_going_resize44.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_resize44-normal " "Found design unit 1: i_acl_pipeline_keep_going_resize44-normal" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going_resize44.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going_resize44.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716565 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_resize44 " "Found entity 1: i_acl_pipeline_keep_going_resize44" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going_resize44.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going_resize44.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_resize_sr-normal " "Found design unit 1: i_acl_pipeline_keep_going_resize_sr-normal" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_sr.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_sr.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716575 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_resize_sr " "Found entity 1: i_acl_pipeline_keep_going_resize_sr" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_sr.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_sr.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_valid_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_valid_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_resize_valid_fifo-normal " "Found design unit 1: i_acl_pipeline_keep_going_resize_valid_fifo-normal" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_valid_fifo.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_valid_fifo.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716579 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_resize_valid_fifo " "Found entity 1: i_acl_pipeline_keep_going_resize_valid_fifo" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_valid_fifo.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going_resize_valid_fifo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i11_coalesce_counter_pop27_resize126.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i11_coalesce_counter_pop27_resize126.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i11_coalesce_counter_pop27_resize126-normal " "Found design unit 1: i_acl_pop_i11_coalesce_counter_pop27_resize126-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i11_coalesce_counter_pop27_resize126.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i11_coalesce_counter_pop27_resize126.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716588 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i11_coalesce_counter_pop27_resize126 " "Found entity 1: i_acl_pop_i11_coalesce_counter_pop27_resize126" {  } { { "db/ip/resize/submodules/i_acl_pop_i11_coalesce_counter_pop27_resize126.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i11_coalesce_counter_pop27_resize126.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_throttle_pop_resize12-normal " "Found design unit 1: i_acl_pop_i1_throttle_pop_resize12-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize12.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize12.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716598 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_throttle_pop_resize12 " "Found entity 1: i_acl_pop_i1_throttle_pop_resize12" {  } { { "db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize12.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize12.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_throttle_pop_resize_reg-normal " "Found design unit 1: i_acl_pop_i1_throttle_pop_resize_reg-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716608 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_throttle_pop_resize_reg " "Found entity 1: i_acl_pop_i1_throttle_pop_resize_reg" {  } { { "db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_resize0-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_resize0-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize0.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716622 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_resize0 " "Found entity 1: i_acl_pop_i1_wt_limpop_resize0" {  } { { "db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize0.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_resize_reg-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_resize_reg-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716625 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_resize_reg " "Found entity 1: i_acl_pop_i1_wt_limpop_resize_reg" {  } { { "db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i32_accumcolumn_0126_pop22_resize82.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i32_accumcolumn_0126_pop22_resize82.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_accumcolumn_0126_pop22_resize82-normal " "Found design unit 1: i_acl_pop_i32_accumcolumn_0126_pop22_resize82-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i32_accumcolumn_0126_pop22_resize82.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i32_accumcolumn_0126_pop22_resize82.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716637 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_accumcolumn_0126_pop22_resize82 " "Found entity 1: i_acl_pop_i32_accumcolumn_0126_pop22_resize82" {  } { { "db/ip/resize/submodules/i_acl_pop_i32_accumcolumn_0126_pop22_resize82.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i32_accumcolumn_0126_pop22_resize82.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i32_accumrow_0125_pop23_resize61.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i32_accumrow_0125_pop23_resize61.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_accumrow_0125_pop23_resize61-normal " "Found design unit 1: i_acl_pop_i32_accumrow_0125_pop23_resize61-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i32_accumrow_0125_pop23_resize61.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i32_accumrow_0125_pop23_resize61.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716649 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_accumrow_0125_pop23_resize61 " "Found entity 1: i_acl_pop_i32_accumrow_0125_pop23_resize61" {  } { { "db/ip/resize/submodules/i_acl_pop_i32_accumrow_0125_pop23_resize61.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i32_accumrow_0125_pop23_resize61.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i32_col_0124_pop24_resize70.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i32_col_0124_pop24_resize70.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_col_0124_pop24_resize70-normal " "Found design unit 1: i_acl_pop_i32_col_0124_pop24_resize70-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i32_col_0124_pop24_resize70.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i32_col_0124_pop24_resize70.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716661 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_col_0124_pop24_resize70 " "Found entity 1: i_acl_pop_i32_col_0124_pop24_resize70" {  } { { "db/ip/resize/submodules/i_acl_pop_i32_col_0124_pop24_resize70.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i32_col_0124_pop24_resize70.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i32_i_0129_pop19_resize94.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i32_i_0129_pop19_resize94.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_i_0129_pop19_resize94-normal " "Found design unit 1: i_acl_pop_i32_i_0129_pop19_resize94-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i32_i_0129_pop19_resize94.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i32_i_0129_pop19_resize94.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716672 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_i_0129_pop19_resize94 " "Found entity 1: i_acl_pop_i32_i_0129_pop19_resize94" {  } { { "db/ip/resize/submodules/i_acl_pop_i32_i_0129_pop19_resize94.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i32_i_0129_pop19_resize94.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i32_row_0127_pop21_resize65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i32_row_0127_pop21_resize65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_row_0127_pop21_resize65-normal " "Found design unit 1: i_acl_pop_i32_row_0127_pop21_resize65-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i32_row_0127_pop21_resize65.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i32_row_0127_pop21_resize65.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716681 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_row_0127_pop21_resize65 " "Found entity 1: i_acl_pop_i32_row_0127_pop21_resize65" {  } { { "db/ip/resize/submodules/i_acl_pop_i32_row_0127_pop21_resize65.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i32_row_0127_pop21_resize65.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i33_fpgaindvars_iv_pop10_resize57.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i33_fpgaindvars_iv_pop10_resize57.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i33_fpgaindvars_iv_pop10_resize57-normal " "Found design unit 1: i_acl_pop_i33_fpgaindvars_iv_pop10_resize57-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i33_fpgaindvars_iv_pop10_resize57.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i33_fpgaindvars_iv_pop10_resize57.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716691 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i33_fpgaindvars_iv_pop10_resize57 " "Found entity 1: i_acl_pop_i33_fpgaindvars_iv_pop10_resize57" {  } { { "db/ip/resize/submodules/i_acl_pop_i33_fpgaindvars_iv_pop10_resize57.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i33_fpgaindvars_iv_pop10_resize57.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i4_cleanups_pop26_resize40.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i4_cleanups_pop26_resize40.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i4_cleanups_pop26_resize40-normal " "Found design unit 1: i_acl_pop_i4_cleanups_pop26_resize40-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i4_cleanups_pop26_resize40.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i4_cleanups_pop26_resize40.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716701 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i4_cleanups_pop26_resize40 " "Found entity 1: i_acl_pop_i4_cleanups_pop26_resize40" {  } { { "db/ip/resize/submodules/i_acl_pop_i4_cleanups_pop26_resize40.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i4_cleanups_pop26_resize40.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i4_initerations_pop25_resize46.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i4_initerations_pop25_resize46.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i4_initerations_pop25_resize46-normal " "Found design unit 1: i_acl_pop_i4_initerations_pop25_resize46-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i4_initerations_pop25_resize46.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i4_initerations_pop25_resize46.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716710 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i4_initerations_pop25_resize46 " "Found entity 1: i_acl_pop_i4_initerations_pop25_resize46" {  } { { "db/ip/resize/submodules/i_acl_pop_i4_initerations_pop25_resize46.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i4_initerations_pop25_resize46.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_0_1_pop18_resize166.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_0_1_pop18_resize166.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_0_0_0_1_pop18_resize166-normal " "Found design unit 1: i_acl_pop_i8_buf_0_0_0_1_pop18_resize166-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_0_1_pop18_resize166.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_0_1_pop18_resize166.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716720 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_0_0_0_1_pop18_resize166 " "Found entity 1: i_acl_pop_i8_buf_0_0_0_1_pop18_resize166" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_0_1_pop18_resize166.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_0_1_pop18_resize166.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_1_1_pop17_resize170.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_1_1_pop17_resize170.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_0_0_1_1_pop17_resize170-normal " "Found design unit 1: i_acl_pop_i8_buf_0_0_1_1_pop17_resize170-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_1_1_pop17_resize170.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_1_1_pop17_resize170.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716730 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_0_0_1_1_pop17_resize170 " "Found entity 1: i_acl_pop_i8_buf_0_0_1_1_pop17_resize170" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_1_1_pop17_resize170.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_1_1_pop17_resize170.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_2_1_pop16_resize174.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_2_1_pop16_resize174.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_0_0_2_1_pop16_resize174-normal " "Found design unit 1: i_acl_pop_i8_buf_0_0_2_1_pop16_resize174-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_2_1_pop16_resize174.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_2_1_pop16_resize174.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716741 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_0_0_2_1_pop16_resize174 " "Found entity 1: i_acl_pop_i8_buf_0_0_2_1_pop16_resize174" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_2_1_pop16_resize174.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_2_1_pop16_resize174.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_3_1_pop15_resize178.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_3_1_pop15_resize178.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_0_0_3_1_pop15_resize178-normal " "Found design unit 1: i_acl_pop_i8_buf_0_0_3_1_pop15_resize178-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_3_1_pop15_resize178.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_3_1_pop15_resize178.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716752 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_0_0_3_1_pop15_resize178 " "Found entity 1: i_acl_pop_i8_buf_0_0_3_1_pop15_resize178" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_3_1_pop15_resize178.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_0_0_3_1_pop15_resize178.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130-normal " "Found design unit 1: i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716762 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130 " "Found entity 1: i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136-normal " "Found design unit 1: i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716771 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136 " "Found entity 1: i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142-normal " "Found design unit 1: i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716781 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142 " "Found entity 1: i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148-normal " "Found design unit 1: i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716790 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148 " "Found entity 1: i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_0_1_pop14_resize132.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_0_1_pop14_resize132.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_729_0_0_1_pop14_resize132-normal " "Found design unit 1: i_acl_pop_i8_buf_729_0_0_1_pop14_resize132-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_0_1_pop14_resize132.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_0_1_pop14_resize132.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716799 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_729_0_0_1_pop14_resize132 " "Found entity 1: i_acl_pop_i8_buf_729_0_0_1_pop14_resize132" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_0_1_pop14_resize132.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_0_1_pop14_resize132.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_1_1_pop13_resize138.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_1_1_pop13_resize138.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_729_0_1_1_pop13_resize138-normal " "Found design unit 1: i_acl_pop_i8_buf_729_0_1_1_pop13_resize138-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_1_1_pop13_resize138.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_1_1_pop13_resize138.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716809 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_729_0_1_1_pop13_resize138 " "Found entity 1: i_acl_pop_i8_buf_729_0_1_1_pop13_resize138" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_1_1_pop13_resize138.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_1_1_pop13_resize138.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_2_1_pop12_resize144.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_2_1_pop12_resize144.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_729_0_2_1_pop12_resize144-normal " "Found design unit 1: i_acl_pop_i8_buf_729_0_2_1_pop12_resize144-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_2_1_pop12_resize144.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_2_1_pop12_resize144.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716818 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_729_0_2_1_pop12_resize144 " "Found entity 1: i_acl_pop_i8_buf_729_0_2_1_pop12_resize144" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_2_1_pop12_resize144.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_2_1_pop12_resize144.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_3_1_pop11_resize150.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_3_1_pop11_resize150.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_buf_729_0_3_1_pop11_resize150-normal " "Found design unit 1: i_acl_pop_i8_buf_729_0_3_1_pop11_resize150-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_3_1_pop11_resize150.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_3_1_pop11_resize150.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716828 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_buf_729_0_3_1_pop11_resize150 " "Found entity 1: i_acl_pop_i8_buf_729_0_3_1_pop11_resize150" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_3_1_pop11_resize150.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_3_1_pop11_resize150.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_pop_i8_write_y_0128_pop20_resize84.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_pop_i8_write_y_0128_pop20_resize84.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i8_write_y_0128_pop20_resize84-normal " "Found design unit 1: i_acl_pop_i8_write_y_0128_pop20_resize84-normal" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_write_y_0128_pop20_resize84.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_write_y_0128_pop20_resize84.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716838 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i8_write_y_0128_pop20_resize84 " "Found entity 1: i_acl_pop_i8_write_y_0128_pop20_resize84" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_write_y_0128_pop20_resize84.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_write_y_0128_pop20_resize84.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i11_coalesce_counter_push27_resize154.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i11_coalesce_counter_push27_resize154.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i11_coalesce_counter_push27_resize154-normal " "Found design unit 1: i_acl_push_i11_coalesce_counter_push27_resize154-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i11_coalesce_counter_push27_resize154.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i11_coalesce_counter_push27_resize154.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716849 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i11_coalesce_counter_push27_resize154 " "Found entity 1: i_acl_push_i11_coalesce_counter_push27_resize154" {  } { { "db/ip/resize/submodules/i_acl_push_i11_coalesce_counter_push27_resize154.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i11_coalesce_counter_push27_resize154.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i1_lastiniteration_resize53.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i1_lastiniteration_resize53.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_lastiniteration_resize53-normal " "Found design unit 1: i_acl_push_i1_lastiniteration_resize53-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i1_lastiniteration_resize53.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_lastiniteration_resize53.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716860 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_lastiniteration_resize53 " "Found entity 1: i_acl_push_i1_lastiniteration_resize53" {  } { { "db/ip/resize/submodules/i_acl_push_i1_lastiniteration_resize53.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_lastiniteration_resize53.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i1_notexitcond784_resize8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i1_notexitcond784_resize8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_notexitcond784_resize8-normal " "Found design unit 1: i_acl_push_i1_notexitcond784_resize8-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i1_notexitcond784_resize8.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_notexitcond784_resize8.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716870 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_notexitcond784_resize8 " "Found entity 1: i_acl_push_i1_notexitcond784_resize8" {  } { { "db/ip/resize/submodules/i_acl_push_i1_notexitcond784_resize8.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_notexitcond784_resize8.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i1_notexitcond_resize117.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i1_notexitcond_resize117.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_notexitcond_resize117-normal " "Found design unit 1: i_acl_push_i1_notexitcond_resize117-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i1_notexitcond_resize117.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_notexitcond_resize117.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716880 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_notexitcond_resize117 " "Found entity 1: i_acl_push_i1_notexitcond_resize117" {  } { { "db/ip/resize/submodules/i_acl_push_i1_notexitcond_resize117.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_notexitcond_resize117.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize195.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize195.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_throttle_push_resize195-normal " "Found design unit 1: i_acl_push_i1_throttle_push_resize195-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize195.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize195.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716890 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_throttle_push_resize195 " "Found entity 1: i_acl_push_i1_throttle_push_resize195" {  } { { "db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize195.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize195.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_throttle_push_resize_reg-normal " "Found design unit 1: i_acl_push_i1_throttle_push_resize_reg-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716900 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_throttle_push_resize_reg " "Found entity 1: i_acl_push_i1_throttle_push_resize_reg" {  } { { "db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_resize2-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_resize2-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize2.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716910 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_resize2 " "Found entity 1: i_acl_push_i1_wt_limpush_resize2" {  } { { "db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize2.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize2.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_resize_reg-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_resize_reg-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716913 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_resize_reg " "Found entity 1: i_acl_push_i1_wt_limpush_resize_reg" {  } { { "db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i32_accumcolumn_0126_push22_resize90.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i32_accumcolumn_0126_push22_resize90.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_accumcolumn_0126_push22_resize90-normal " "Found design unit 1: i_acl_push_i32_accumcolumn_0126_push22_resize90-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i32_accumcolumn_0126_push22_resize90.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i32_accumcolumn_0126_push22_resize90.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716923 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_accumcolumn_0126_push22_resize90 " "Found entity 1: i_acl_push_i32_accumcolumn_0126_push22_resize90" {  } { { "db/ip/resize/submodules/i_acl_push_i32_accumcolumn_0126_push22_resize90.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i32_accumcolumn_0126_push22_resize90.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i32_accumrow_0125_push23_resize78.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i32_accumrow_0125_push23_resize78.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_accumrow_0125_push23_resize78-normal " "Found design unit 1: i_acl_push_i32_accumrow_0125_push23_resize78-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i32_accumrow_0125_push23_resize78.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i32_accumrow_0125_push23_resize78.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716933 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_accumrow_0125_push23_resize78 " "Found entity 1: i_acl_push_i32_accumrow_0125_push23_resize78" {  } { { "db/ip/resize/submodules/i_acl_push_i32_accumrow_0125_push23_resize78.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i32_accumrow_0125_push23_resize78.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i32_col_0124_push24_resize104.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i32_col_0124_push24_resize104.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_col_0124_push24_resize104-normal " "Found design unit 1: i_acl_push_i32_col_0124_push24_resize104-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i32_col_0124_push24_resize104.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i32_col_0124_push24_resize104.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716942 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_col_0124_push24_resize104 " "Found entity 1: i_acl_push_i32_col_0124_push24_resize104" {  } { { "db/ip/resize/submodules/i_acl_push_i32_col_0124_push24_resize104.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i32_col_0124_push24_resize104.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i32_i_0129_push19_resize109.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i32_i_0129_push19_resize109.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_i_0129_push19_resize109-normal " "Found design unit 1: i_acl_push_i32_i_0129_push19_resize109-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i32_i_0129_push19_resize109.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i32_i_0129_push19_resize109.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716952 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_i_0129_push19_resize109 " "Found entity 1: i_acl_push_i32_i_0129_push19_resize109" {  } { { "db/ip/resize/submodules/i_acl_push_i32_i_0129_push19_resize109.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i32_i_0129_push19_resize109.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i32_row_0127_push21_resize107.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i32_row_0127_push21_resize107.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_row_0127_push21_resize107-normal " "Found design unit 1: i_acl_push_i32_row_0127_push21_resize107-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i32_row_0127_push21_resize107.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i32_row_0127_push21_resize107.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716962 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_row_0127_push21_resize107 " "Found entity 1: i_acl_push_i32_row_0127_push21_resize107" {  } { { "db/ip/resize/submodules/i_acl_push_i32_row_0127_push21_resize107.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i32_row_0127_push21_resize107.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i33_fpgaindvars_iv_push10_resize112.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i33_fpgaindvars_iv_push10_resize112.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i33_fpgaindvars_iv_push10_resize112-normal " "Found design unit 1: i_acl_push_i33_fpgaindvars_iv_push10_resize112-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i33_fpgaindvars_iv_push10_resize112.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i33_fpgaindvars_iv_push10_resize112.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716972 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i33_fpgaindvars_iv_push10_resize112 " "Found entity 1: i_acl_push_i33_fpgaindvars_iv_push10_resize112" {  } { { "db/ip/resize/submodules/i_acl_push_i33_fpgaindvars_iv_push10_resize112.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i33_fpgaindvars_iv_push10_resize112.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i4_cleanups_push26_resize120.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i4_cleanups_push26_resize120.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i4_cleanups_push26_resize120-normal " "Found design unit 1: i_acl_push_i4_cleanups_push26_resize120-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i4_cleanups_push26_resize120.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i4_cleanups_push26_resize120.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716982 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i4_cleanups_push26_resize120 " "Found entity 1: i_acl_push_i4_cleanups_push26_resize120" {  } { { "db/ip/resize/submodules/i_acl_push_i4_cleanups_push26_resize120.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i4_cleanups_push26_resize120.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i4_initerations_push25_resize49.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i4_initerations_push25_resize49.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i4_initerations_push25_resize49-normal " "Found design unit 1: i_acl_push_i4_initerations_push25_resize49-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i4_initerations_push25_resize49.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i4_initerations_push25_resize49.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716991 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i4_initerations_push25_resize49 " "Found entity 1: i_acl_push_i4_initerations_push25_resize49" {  } { { "db/ip/resize/submodules/i_acl_push_i4_initerations_push25_resize49.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i4_initerations_push25_resize49.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199716991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199716991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_0_1_push18_resize168.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_0_0_0_1_push18_resize168.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_0_0_0_1_push18_resize168-normal " "Found design unit 1: i_acl_push_i8_buf_0_0_0_1_push18_resize168-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_0_1_push18_resize168.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_0_0_0_1_push18_resize168.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717000 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_0_0_0_1_push18_resize168 " "Found entity 1: i_acl_push_i8_buf_0_0_0_1_push18_resize168" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_0_1_push18_resize168.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_0_0_0_1_push18_resize168.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_1_1_push17_resize172.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_0_0_1_1_push17_resize172.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_0_0_1_1_push17_resize172-normal " "Found design unit 1: i_acl_push_i8_buf_0_0_1_1_push17_resize172-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_1_1_push17_resize172.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_0_0_1_1_push17_resize172.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717010 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_0_0_1_1_push17_resize172 " "Found entity 1: i_acl_push_i8_buf_0_0_1_1_push17_resize172" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_1_1_push17_resize172.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_0_0_1_1_push17_resize172.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_2_1_push16_resize176.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_0_0_2_1_push16_resize176.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_0_0_2_1_push16_resize176-normal " "Found design unit 1: i_acl_push_i8_buf_0_0_2_1_push16_resize176-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_2_1_push16_resize176.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_0_0_2_1_push16_resize176.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717020 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_0_0_2_1_push16_resize176 " "Found entity 1: i_acl_push_i8_buf_0_0_2_1_push16_resize176" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_2_1_push16_resize176.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_0_0_2_1_push16_resize176.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_3_1_push15_resize180.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_0_0_3_1_push15_resize180.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_0_0_3_1_push15_resize180-normal " "Found design unit 1: i_acl_push_i8_buf_0_0_3_1_push15_resize180-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_3_1_push15_resize180.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_0_0_3_1_push15_resize180.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717028 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_0_0_3_1_push15_resize180 " "Found entity 1: i_acl_push_i8_buf_0_0_3_1_push15_resize180" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_0_0_3_1_push15_resize180.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_0_0_3_1_push15_resize180.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134-normal " "Found design unit 1: i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717038 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134 " "Found entity 1: i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140-normal " "Found design unit 1: i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717047 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140 " "Found entity 1: i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146-normal " "Found design unit 1: i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717057 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146 " "Found entity 1: i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152-normal " "Found design unit 1: i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717069 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152 " "Found entity 1: i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_0_1_push14_resize164.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_729_0_0_1_push14_resize164.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_729_0_0_1_push14_resize164-normal " "Found design unit 1: i_acl_push_i8_buf_729_0_0_1_push14_resize164-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_0_1_push14_resize164.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_729_0_0_1_push14_resize164.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717079 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_729_0_0_1_push14_resize164 " "Found entity 1: i_acl_push_i8_buf_729_0_0_1_push14_resize164" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_0_1_push14_resize164.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_729_0_0_1_push14_resize164.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_1_1_push13_resize162.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_729_0_1_1_push13_resize162.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_729_0_1_1_push13_resize162-normal " "Found design unit 1: i_acl_push_i8_buf_729_0_1_1_push13_resize162-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_1_1_push13_resize162.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_729_0_1_1_push13_resize162.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717089 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_729_0_1_1_push13_resize162 " "Found entity 1: i_acl_push_i8_buf_729_0_1_1_push13_resize162" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_1_1_push13_resize162.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_729_0_1_1_push13_resize162.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_2_1_push12_resize160.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_729_0_2_1_push12_resize160.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_729_0_2_1_push12_resize160-normal " "Found design unit 1: i_acl_push_i8_buf_729_0_2_1_push12_resize160-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_2_1_push12_resize160.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_729_0_2_1_push12_resize160.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717102 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_729_0_2_1_push12_resize160 " "Found entity 1: i_acl_push_i8_buf_729_0_2_1_push12_resize160" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_2_1_push12_resize160.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_729_0_2_1_push12_resize160.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_3_1_push11_resize158.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_buf_729_0_3_1_push11_resize158.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_buf_729_0_3_1_push11_resize158-normal " "Found design unit 1: i_acl_push_i8_buf_729_0_3_1_push11_resize158-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_3_1_push11_resize158.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_729_0_3_1_push11_resize158.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717111 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_buf_729_0_3_1_push11_resize158 " "Found entity 1: i_acl_push_i8_buf_729_0_3_1_push11_resize158" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_3_1_push11_resize158.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_729_0_3_1_push11_resize158.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_push_i8_write_y_0128_push20_resize86.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_push_i8_write_y_0128_push20_resize86.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i8_write_y_0128_push20_resize86-normal " "Found design unit 1: i_acl_push_i8_write_y_0128_push20_resize86-normal" {  } { { "db/ip/resize/submodules/i_acl_push_i8_write_y_0128_push20_resize86.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_write_y_0128_push20_resize86.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717119 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i8_write_y_0128_push20_resize86 " "Found entity 1: i_acl_push_i8_write_y_0128_push20_resize86" {  } { { "db/ip/resize/submodules/i_acl_push_i8_write_y_0128_push20_resize86.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_write_y_0128_push20_resize86.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zize199_data_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zize199_data_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo-normal " "Found design unit 1: i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo-normal" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zize199_data_fifo.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zize199_data_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717128 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo " "Found entity 1: i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zize199_data_fifo.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zize199_data_fifo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zze_full_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zze_full_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector-normal " "Found design unit 1: i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector-normal" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zze_full_detector.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zze_full_detector.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717131 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector " "Found entity 1: i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zze_full_detector.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zze_full_detector.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192-normal " "Found design unit 1: i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192-normal" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717139 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192 " "Found entity 1: i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10-normal " "Found design unit 1: i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10-normal" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717148 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10 " "Found entity 1: i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zize197_data_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zize197_data_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo-normal " "Found design unit 1: i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo-normal" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zize197_data_fifo.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zize197_data_fifo.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717160 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo " "Found entity 1: i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zize197_data_fifo.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zize197_data_fifo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zze_full_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zze_full_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector-normal " "Found design unit 1: i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector-normal" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zze_full_detector.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zze_full_detector.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717165 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector " "Found entity 1: i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zze_full_detector.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zze_full_detector.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122-normal " "Found design unit 1: i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122-normal" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717178 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122 " "Found entity 1: i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30-normal " "Found design unit 1: i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30-normal" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717188 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30 " "Found entity 1: i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_dst_cmp123767_resize101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_dst_cmp123767_resize101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_cmp123767_resize101-normal " "Found design unit 1: i_ffwd_dst_cmp123767_resize101-normal" {  } { { "db/ip/resize/submodules/i_ffwd_dst_cmp123767_resize101.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_cmp123767_resize101.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717192 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_cmp123767_resize101 " "Found entity 1: i_ffwd_dst_cmp123767_resize101" {  } { { "db/ip/resize/submodules/i_ffwd_dst_cmp123767_resize101.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_cmp123767_resize101.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_dst_cmp123768_resize73.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_dst_cmp123768_resize73.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_cmp123768_resize73-normal " "Found design unit 1: i_ffwd_dst_cmp123768_resize73-normal" {  } { { "db/ip/resize/submodules/i_ffwd_dst_cmp123768_resize73.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_cmp123768_resize73.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717195 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_cmp123768_resize73 " "Found entity 1: i_ffwd_dst_cmp123768_resize73" {  } { { "db/ip/resize/submodules/i_ffwd_dst_cmp123768_resize73.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_cmp123768_resize73.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_dst_cols135763_resize68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_dst_cols135763_resize68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_cols135763_resize68-normal " "Found design unit 1: i_ffwd_dst_cols135763_resize68-normal" {  } { { "db/ip/resize/submodules/i_ffwd_dst_cols135763_resize68.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_cols135763_resize68.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717198 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_cols135763_resize68 " "Found entity 1: i_ffwd_dst_cols135763_resize68" {  } { { "db/ip/resize/submodules/i_ffwd_dst_cols135763_resize68.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_cols135763_resize68.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_dst_cols135764_resize98.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_dst_cols135764_resize98.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_cols135764_resize98-normal " "Found design unit 1: i_ffwd_dst_cols135764_resize98-normal" {  } { { "db/ip/resize/submodules/i_ffwd_dst_cols135764_resize98.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_cols135764_resize98.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717202 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_cols135764_resize98 " "Found entity 1: i_ffwd_dst_cols135764_resize98" {  } { { "db/ip/resize/submodules/i_ffwd_dst_cols135764_resize98.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_cols135764_resize98.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_dst_ratio133760_resize76.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_dst_ratio133760_resize76.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_ratio133760_resize76-normal " "Found design unit 1: i_ffwd_dst_ratio133760_resize76-normal" {  } { { "db/ip/resize/submodules/i_ffwd_dst_ratio133760_resize76.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_ratio133760_resize76.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717211 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_ratio133760_resize76 " "Found entity 1: i_ffwd_dst_ratio133760_resize76" {  } { { "db/ip/resize/submodules/i_ffwd_dst_ratio133760_resize76.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_ratio133760_resize76.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_dst_ratio133761_resize88.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_dst_ratio133761_resize88.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_ratio133761_resize88-normal " "Found design unit 1: i_ffwd_dst_ratio133761_resize88-normal" {  } { { "db/ip/resize/submodules/i_ffwd_dst_ratio133761_resize88.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_ratio133761_resize88.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717221 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_ratio133761_resize88 " "Found entity 1: i_ffwd_dst_ratio133761_resize88" {  } { { "db/ip/resize/submodules/i_ffwd_dst_ratio133761_resize88.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_ratio133761_resize88.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_dst_rows134762_resize63.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_dst_rows134762_resize63.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_rows134762_resize63-normal " "Found design unit 1: i_ffwd_dst_rows134762_resize63-normal" {  } { { "db/ip/resize/submodules/i_ffwd_dst_rows134762_resize63.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_rows134762_resize63.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717230 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_rows134762_resize63 " "Found entity 1: i_ffwd_dst_rows134762_resize63" {  } { { "db/ip/resize/submodules/i_ffwd_dst_rows134762_resize63.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_rows134762_resize63.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_dst_sub765_resize80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_dst_sub765_resize80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_sub765_resize80-normal " "Found design unit 1: i_ffwd_dst_sub765_resize80-normal" {  } { { "db/ip/resize/submodules/i_ffwd_dst_sub765_resize80.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_sub765_resize80.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717234 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_sub765_resize80 " "Found entity 1: i_ffwd_dst_sub765_resize80" {  } { { "db/ip/resize/submodules/i_ffwd_dst_sub765_resize80.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_sub765_resize80.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_dst_sub766_resize59.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_dst_sub766_resize59.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_sub766_resize59-normal " "Found design unit 1: i_ffwd_dst_sub766_resize59-normal" {  } { { "db/ip/resize/submodules/i_ffwd_dst_sub766_resize59.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_sub766_resize59.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717237 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_sub766_resize59 " "Found entity 1: i_ffwd_dst_sub766_resize59" {  } { { "db/ip/resize/submodules/i_ffwd_dst_sub766_resize59.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_sub766_resize59.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_dst_unnamed_resize10_resize55.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_dst_unnamed_resize10_resize55.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_unnamed_resize10_resize55-normal " "Found design unit 1: i_ffwd_dst_unnamed_resize10_resize55-normal" {  } { { "db/ip/resize/submodules/i_ffwd_dst_unnamed_resize10_resize55.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_unnamed_resize10_resize55.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717246 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_unnamed_resize10_resize55 " "Found entity 1: i_ffwd_dst_unnamed_resize10_resize55" {  } { { "db/ip/resize/submodules/i_ffwd_dst_unnamed_resize10_resize55.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_unnamed_resize10_resize55.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_dst_unnamed_resize11_resize114.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_dst_unnamed_resize11_resize114.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_dst_unnamed_resize11_resize114-normal " "Found design unit 1: i_ffwd_dst_unnamed_resize11_resize114-normal" {  } { { "db/ip/resize/submodules/i_ffwd_dst_unnamed_resize11_resize114.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_unnamed_resize11_resize114.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717250 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_dst_unnamed_resize11_resize114 " "Found entity 1: i_ffwd_dst_unnamed_resize11_resize114" {  } { { "db/ip/resize/submodules/i_ffwd_dst_unnamed_resize11_resize114.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_unnamed_resize11_resize114.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_src_unnamed_resize2_resize22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_src_unnamed_resize2_resize22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_src_unnamed_resize2_resize22-normal " "Found design unit 1: i_ffwd_src_unnamed_resize2_resize22-normal" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize2_resize22.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize2_resize22.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717254 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_src_unnamed_resize2_resize22 " "Found entity 1: i_ffwd_src_unnamed_resize2_resize22" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize2_resize22.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize2_resize22.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_src_unnamed_resize3_resize24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_src_unnamed_resize3_resize24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_src_unnamed_resize3_resize24-normal " "Found design unit 1: i_ffwd_src_unnamed_resize3_resize24-normal" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize3_resize24.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize3_resize24.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717259 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_src_unnamed_resize3_resize24 " "Found entity 1: i_ffwd_src_unnamed_resize3_resize24" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize3_resize24.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize3_resize24.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_src_unnamed_resize4_resize26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_src_unnamed_resize4_resize26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_src_unnamed_resize4_resize26-normal " "Found design unit 1: i_ffwd_src_unnamed_resize4_resize26-normal" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize4_resize26.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize4_resize26.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717263 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_src_unnamed_resize4_resize26 " "Found entity 1: i_ffwd_src_unnamed_resize4_resize26" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize4_resize26.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize4_resize26.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_src_unnamed_resize5_resize28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_src_unnamed_resize5_resize28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_src_unnamed_resize5_resize28-normal " "Found design unit 1: i_ffwd_src_unnamed_resize5_resize28-normal" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize5_resize28.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize5_resize28.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717274 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_src_unnamed_resize5_resize28 " "Found entity 1: i_ffwd_src_unnamed_resize5_resize28" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize5_resize28.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize5_resize28.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_src_unnamed_resize7_resize32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_src_unnamed_resize7_resize32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_src_unnamed_resize7_resize32-normal " "Found design unit 1: i_ffwd_src_unnamed_resize7_resize32-normal" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize7_resize32.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize7_resize32.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717279 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_src_unnamed_resize7_resize32 " "Found entity 1: i_ffwd_src_unnamed_resize7_resize32" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize7_resize32.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize7_resize32.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_src_unnamed_resize8_resize34.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_src_unnamed_resize8_resize34.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_src_unnamed_resize8_resize34-normal " "Found design unit 1: i_ffwd_src_unnamed_resize8_resize34-normal" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize8_resize34.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize8_resize34.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717289 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_src_unnamed_resize8_resize34 " "Found entity 1: i_ffwd_src_unnamed_resize8_resize34" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize8_resize34.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize8_resize34.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_ffwd_src_unnamed_resize9_resize36.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_ffwd_src_unnamed_resize9_resize36.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_ffwd_src_unnamed_resize9_resize36-normal " "Found design unit 1: i_ffwd_src_unnamed_resize9_resize36-normal" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize9_resize36.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize9_resize36.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717292 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_ffwd_src_unnamed_resize9_resize36 " "Found entity 1: i_ffwd_src_unnamed_resize9_resize36" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize9_resize36.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize9_resize36.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_iord_bl_do_unnamed_resize1_resize14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_iord_bl_do_unnamed_resize1_resize14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iord_bl_do_unnamed_resize1_resize14-normal " "Found design unit 1: i_iord_bl_do_unnamed_resize1_resize14-normal" {  } { { "db/ip/resize/submodules/i_iord_bl_do_unnamed_resize1_resize14.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iord_bl_do_unnamed_resize1_resize14.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717304 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iord_bl_do_unnamed_resize1_resize14 " "Found entity 1: i_iord_bl_do_unnamed_resize1_resize14" {  } { { "db/ip/resize/submodules/i_iord_bl_do_unnamed_resize1_resize14.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iord_bl_do_unnamed_resize1_resize14.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_iord_bl_original_image_unnamed_resize12_resize123.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_iord_bl_original_image_unnamed_resize12_resize123.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iord_bl_original_image_unnamed_resize12_resize123-normal " "Found design unit 1: i_iord_bl_original_image_unnamed_resize12_resize123-normal" {  } { { "db/ip/resize/submodules/i_iord_bl_original_image_unnamed_resize12_resize123.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iord_bl_original_image_unnamed_resize12_resize123.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717313 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iord_bl_original_image_unnamed_resize12_resize123 " "Found entity 1: i_iord_bl_original_image_unnamed_resize12_resize123" {  } { { "db/ip/resize/submodules/i_iord_bl_original_image_unnamed_resize12_resize123.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iord_bl_original_image_unnamed_resize12_resize123.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_iowr_bl_resized_image_unnamed_resize13_resize193.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_iowr_bl_resized_image_unnamed_resize13_resize193.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iowr_bl_resized_image_unnamed_resize13_resize193-normal " "Found design unit 1: i_iowr_bl_resized_image_unnamed_resize13_resize193-normal" {  } { { "db/ip/resize/submodules/i_iowr_bl_resized_image_unnamed_resize13_resize193.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iowr_bl_resized_image_unnamed_resize13_resize193.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717317 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iowr_bl_resized_image_unnamed_resize13_resize193 " "Found entity 1: i_iowr_bl_resized_image_unnamed_resize13_resize193" {  } { { "db/ip/resize/submodules/i_iowr_bl_resized_image_unnamed_resize13_resize193.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iowr_bl_resized_image_unnamed_resize13_resize193.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_iowr_bl_return_unnamed_resize14_resize194.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_iowr_bl_return_unnamed_resize14_resize194.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iowr_bl_return_unnamed_resize14_resize194-normal " "Found design unit 1: i_iowr_bl_return_unnamed_resize14_resize194-normal" {  } { { "db/ip/resize/submodules/i_iowr_bl_return_unnamed_resize14_resize194.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iowr_bl_return_unnamed_resize14_resize194.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717320 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iowr_bl_return_unnamed_resize14_resize194 " "Found entity 1: i_iowr_bl_return_unnamed_resize14_resize194" {  } { { "db/ip/resize/submodules/i_iowr_bl_return_unnamed_resize14_resize194.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iowr_bl_return_unnamed_resize14_resize194.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_sfc_c0_for_body_resize_c0_enter790_resize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_sfc_c0_for_body_resize_c0_enter790_resize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c0_for_body_resize_c0_enter790_resize-normal " "Found design unit 1: i_sfc_c0_for_body_resize_c0_enter790_resize-normal" {  } { { "db/ip/resize/submodules/i_sfc_c0_for_body_resize_c0_enter790_resize.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c0_for_body_resize_c0_enter790_resize.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717329 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c0_for_body_resize_c0_enter790_resize " "Found entity 1: i_sfc_c0_for_body_resize_c0_enter790_resize" {  } { { "db/ip/resize/submodules/i_sfc_c0_for_body_resize_c0_enter790_resize.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c0_for_body_resize_c0_enter790_resize.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_sfc_c0_wt_entry_resize_c0_enter_resize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_sfc_c0_wt_entry_resize_c0_enter_resize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c0_wt_entry_resize_c0_enter_resize-normal " "Found design unit 1: i_sfc_c0_wt_entry_resize_c0_enter_resize-normal" {  } { { "db/ip/resize/submodules/i_sfc_c0_wt_entry_resize_c0_enter_resize.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c0_wt_entry_resize_c0_enter_resize.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717339 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c0_wt_entry_resize_c0_enter_resize " "Found entity 1: i_sfc_c0_wt_entry_resize_c0_enter_resize" {  } { { "db/ip/resize/submodules/i_sfc_c0_wt_entry_resize_c0_enter_resize.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c0_wt_entry_resize_c0_enter_resize.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_sfc_c1_for_body_resize_c1_enter787_resize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_sfc_c1_for_body_resize_c1_enter787_resize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c1_for_body_resize_c1_enter787_resize-normal " "Found design unit 1: i_sfc_c1_for_body_resize_c1_enter787_resize-normal" {  } { { "db/ip/resize/submodules/i_sfc_c1_for_body_resize_c1_enter787_resize.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c1_for_body_resize_c1_enter787_resize.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717348 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c1_for_body_resize_c1_enter787_resize " "Found entity 1: i_sfc_c1_for_body_resize_c1_enter787_resize" {  } { { "db/ip/resize/submodules/i_sfc_c1_for_body_resize_c1_enter787_resize.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c1_for_body_resize_c1_enter787_resize.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_sfc_c1_wt_entry_resize_c1_enter_resize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_sfc_c1_wt_entry_resize_c1_enter_resize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c1_wt_entry_resize_c1_enter_resize-normal " "Found design unit 1: i_sfc_c1_wt_entry_resize_c1_enter_resize-normal" {  } { { "db/ip/resize/submodules/i_sfc_c1_wt_entry_resize_c1_enter_resize.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c1_wt_entry_resize_c1_enter_resize.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717356 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c1_wt_entry_resize_c1_enter_resize " "Found entity 1: i_sfc_c1_wt_entry_resize_c1_enter_resize" {  } { { "db/ip/resize/submodules/i_sfc_c1_wt_entry_resize_c1_enter_resize.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c1_wt_entry_resize_c1_enter_resize.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717356 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1812) " "Unrecognized synthesis attribute \"preserve_syn_only\" at db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1812)" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 1812 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1833) " "Unrecognized synthesis attribute \"preserve_syn_only\" at db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1833)" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 1833 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717369 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1854) " "Unrecognized synthesis attribute \"preserve_syn_only\" at db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1854)" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717370 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1875) " "Unrecognized synthesis attribute \"preserve_syn_only\" at db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1875)" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 1875 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717370 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1895) " "Unrecognized synthesis attribute \"preserve_syn_only\" at db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1895)" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 1895 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717370 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1915) " "Unrecognized synthesis attribute \"preserve_syn_only\" at db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1915)" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 1915 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717370 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1935) " "Unrecognized synthesis attribute \"preserve_syn_only\" at db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd(1935)" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 1935 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c0_for_body_resize_c0_enter790_resize124-normal " "Found design unit 1: i_sfc_logic_c0_for_body_resize_c0_enter790_resize124-normal" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717380 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c0_for_body_resize_c0_enter790_resize124 " "Found entity 1: i_sfc_logic_c0_for_body_resize_c0_enter790_resize124" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4-normal " "Found design unit 1: i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4-normal" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717390 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4 " "Found entity 1: i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c1_for_body_resize_c1_enter787_resize38-normal " "Found design unit 1: i_sfc_logic_c1_for_body_resize_c1_enter787_resize38-normal" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717407 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c1_for_body_resize_c1_enter787_resize38 " "Found entity 1: i_sfc_logic_c1_for_body_resize_c1_enter787_resize38" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15-normal " "Found design unit 1: i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15-normal" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717421 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15 " "Found entity 1: i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/loop_limiter_resize0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/loop_limiter_resize0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loop_limiter_resize0-normal " "Found design unit 1: loop_limiter_resize0-normal" {  } { { "db/ip/resize/submodules/loop_limiter_resize0.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/loop_limiter_resize0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717425 ""} { "Info" "ISGN_ENTITY_NAME" "1 loop_limiter_resize0 " "Found entity 1: loop_limiter_resize0" {  } { { "db/ip/resize/submodules/loop_limiter_resize0.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/loop_limiter_resize0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_b0_runonce_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_b0_runonce_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_B0_runOnce_branch-normal " "Found design unit 1: resize_B0_runOnce_branch-normal" {  } { { "db/ip/resize/submodules/resize_b0_runonce_branch.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b0_runonce_branch.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717430 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_B0_runOnce_branch " "Found entity 1: resize_B0_runOnce_branch" {  } { { "db/ip/resize/submodules/resize_b0_runonce_branch.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b0_runonce_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_b0_runonce_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_b0_runonce_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_B0_runOnce_merge-normal " "Found design unit 1: resize_B0_runOnce_merge-normal" {  } { { "db/ip/resize/submodules/resize_b0_runonce_merge.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b0_runonce_merge.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717441 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_B0_runOnce_merge " "Found entity 1: resize_B0_runOnce_merge" {  } { { "db/ip/resize/submodules/resize_b0_runonce_merge.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b0_runonce_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_b0_runonce_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_b0_runonce_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_B0_runOnce_merge_reg-normal " "Found design unit 1: resize_B0_runOnce_merge_reg-normal" {  } { { "db/ip/resize/submodules/resize_b0_runonce_merge_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b0_runonce_merge_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717446 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_B0_runOnce_merge_reg " "Found entity 1: resize_B0_runOnce_merge_reg" {  } { { "db/ip/resize/submodules/resize_b0_runonce_merge_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b0_runonce_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_b1_start_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_b1_start_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_B1_start_branch-normal " "Found design unit 1: resize_B1_start_branch-normal" {  } { { "db/ip/resize/submodules/resize_b1_start_branch.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b1_start_branch.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717457 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_B1_start_branch " "Found entity 1: resize_B1_start_branch" {  } { { "db/ip/resize/submodules/resize_b1_start_branch.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b1_start_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_b1_start_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_b1_start_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_B1_start_merge-normal " "Found design unit 1: resize_B1_start_merge-normal" {  } { { "db/ip/resize/submodules/resize_b1_start_merge.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b1_start_merge.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717462 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_B1_start_merge " "Found entity 1: resize_B1_start_merge" {  } { { "db/ip/resize/submodules/resize_b1_start_merge.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b1_start_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_b1_start_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_b1_start_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_B1_start_merge_reg-normal " "Found design unit 1: resize_B1_start_merge_reg-normal" {  } { { "db/ip/resize/submodules/resize_b1_start_merge_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b1_start_merge_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717465 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_B1_start_merge_reg " "Found entity 1: resize_B1_start_merge_reg" {  } { { "db/ip/resize/submodules/resize_b1_start_merge_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b1_start_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_b2_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_b2_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_B2_branch-normal " "Found design unit 1: resize_B2_branch-normal" {  } { { "db/ip/resize/submodules/resize_b2_branch.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b2_branch.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717477 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_B2_branch " "Found entity 1: resize_B2_branch" {  } { { "db/ip/resize/submodules/resize_b2_branch.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b2_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_b2_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_b2_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_B2_merge-normal " "Found design unit 1: resize_B2_merge-normal" {  } { { "db/ip/resize/submodules/resize_b2_merge.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b2_merge.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717482 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_B2_merge " "Found entity 1: resize_B2_merge" {  } { { "db/ip/resize/submodules/resize_b2_merge.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b2_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_b2_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_b2_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_B2_merge_reg-normal " "Found design unit 1: resize_B2_merge_reg-normal" {  } { { "db/ip/resize/submodules/resize_b2_merge_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b2_merge_reg.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717487 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_B2_merge_reg " "Found entity 1: resize_B2_merge_reg" {  } { { "db/ip/resize/submodules/resize_b2_merge_reg.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b2_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_b3_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_b3_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_B3_branch-normal " "Found design unit 1: resize_B3_branch-normal" {  } { { "db/ip/resize/submodules/resize_b3_branch.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b3_branch.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717491 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_B3_branch " "Found entity 1: resize_B3_branch" {  } { { "db/ip/resize/submodules/resize_b3_branch.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b3_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_b3_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_b3_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_B3_merge-normal " "Found design unit 1: resize_B3_merge-normal" {  } { { "db/ip/resize/submodules/resize_b3_merge.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b3_merge.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717495 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_B3_merge " "Found entity 1: resize_B3_merge" {  } { { "db/ip/resize/submodules/resize_b3_merge.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_b3_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_function-normal " "Found design unit 1: resize_function-normal" {  } { { "db/ip/resize/submodules/resize_function.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717507 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_function " "Found entity 1: resize_function" {  } { { "db/ip/resize/submodules/resize_function.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_function_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/resize/submodules/resize_function_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resize_function_wrapper-normal " "Found design unit 1: resize_function_wrapper-normal" {  } { { "db/ip/resize/submodules/resize_function_wrapper.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function_wrapper.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717520 ""} { "Info" "ISGN_ENTITY_NAME" "1 resize_function_wrapper " "Found entity 1: resize_function_wrapper" {  } { { "db/ip/resize/submodules/resize_function_wrapper.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function_wrapper.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/resize_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/resize/submodules/resize_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 resize_internal " "Found entity 1: resize_internal" {  } { { "db/ip/resize/submodules/resize_internal.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_internal.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NON_BLOCKING non_blocking st_top.v(132) " "Verilog HDL Declaration information at st_top.v(132): object \"NON_BLOCKING\" differs only in case from object \"non_blocking\" in the same scope" {  } { { "db/ip/resize/submodules/st_top.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/st_top.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706199717546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_VAL init_val st_top.v(131) " "Verilog HDL Declaration information at st_top.v(131): object \"INIT_VAL\" differs only in case from object \"init_val\" in the same scope" {  } { { "db/ip/resize/submodules/st_top.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/st_top.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706199717546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NON_BLOCKING non_blocking st_top.v(299) " "Verilog HDL Declaration information at st_top.v(299): object \"NON_BLOCKING\" differs only in case from object \"non_blocking\" in the same scope" {  } { { "db/ip/resize/submodules/st_top.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706199717547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/resize/submodules/st_top.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/resize/submodules/st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 init_reg " "Found entity 1: init_reg" {  } { { "db/ip/resize/submodules/st_top.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/st_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717564 ""} { "Info" "ISGN_ENTITY_NAME" "2 st_read " "Found entity 2: st_read" {  } { { "db/ip/resize/submodules/st_top.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/st_top.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717564 ""} { "Info" "ISGN_ENTITY_NAME" "3 st_write " "Found entity 3: st_write" {  } { { "db/ip/resize/submodules/st_top.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/st_top.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199717564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199717564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_compile " "Elaborating entity \"quartus_compile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706199719172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize resize:resize_inst " "Elaborating entity \"resize\" for hierarchy \"resize:resize_inst\"" {  } { { "quartus_compile.v" "resize_inst" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/quartus_compile.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_internal resize:resize_inst\|resize_internal:resize_internal_inst " "Elaborating entity \"resize_internal\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\"" {  } { { "db/ip/resize/resize.v" "resize_internal_inst" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/resize.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_function_wrapper resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal " "Elaborating entity \"resize_function_wrapper\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\"" {  } { { "db/ip/resize/submodules/resize_internal.v" "resize_internal" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_internal.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_function resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function " "Elaborating entity \"resize_function\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\"" {  } { { "db/ip/resize/submodules/resize_function_wrapper.vhd" "theresize_function" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function_wrapper.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going783_resize_valid_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|i_acl_pipeline_keep_going783_resize_valid_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo " "Elaborating entity \"i_acl_pipeline_keep_going783_resize_valid_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|i_acl_pipeline_keep_going783_resize_valid_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo\"" {  } { { "db/ip/resize/submodules/resize_function.vhd" "thei_acl_pipeline_keep_going783_resize_valid_fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|i_acl_pipeline_keep_going783_resize_valid_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo\|acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|i_acl_pipeline_keep_going783_resize_valid_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo\|acl_data_fifo:thei_acl_pipeline_keep_going783_resize_valid_fifo\"" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_valid_fifo.vhd" "thei_acl_pipeline_keep_going783_resize_valid_fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize_valid_fifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_resize_valid_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|i_acl_pipeline_keep_going_resize_valid_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo " "Elaborating entity \"i_acl_pipeline_keep_going_resize_valid_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|i_acl_pipeline_keep_going_resize_valid_fifo:thei_acl_pipeline_keep_going_resize_valid_fifo\"" {  } { { "db/ip/resize/submodules/resize_function.vhd" "thei_acl_pipeline_keep_going_resize_valid_fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_resize_B3_sr_0 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3_sr_0:thebb_resize_B3_sr_0_aunroll_x " "Elaborating entity \"bb_resize_B3_sr_0\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3_sr_0:thebb_resize_B3_sr_0_aunroll_x\"" {  } { { "db/ip/resize/submodules/resize_function.vhd" "thebb_resize_B3_sr_0_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_resize_sr resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|i_acl_pipeline_keep_going_resize_sr:thei_acl_pipeline_keep_going_resize_sr " "Elaborating entity \"i_acl_pipeline_keep_going_resize_sr\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|i_acl_pipeline_keep_going_resize_sr:thei_acl_pipeline_keep_going_resize_sr\"" {  } { { "db/ip/resize/submodules/resize_function.vhd" "thei_acl_pipeline_keep_going_resize_sr" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_resize_B2 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2 " "Elaborating entity \"bb_resize_B2\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\"" {  } { { "db/ip/resize/submodules/resize_function.vhd" "thebb_resize_B2" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_B2_branch resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|resize_B2_branch:theresize_B2_branch " "Elaborating entity \"resize_B2_branch\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|resize_B2_branch:theresize_B2_branch\"" {  } { { "db/ip/resize/submodules/bb_resize_b2.vhd" "theresize_B2_branch" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_B2_merge resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|resize_B2_merge:theresize_B2_merge " "Elaborating entity \"resize_B2_merge\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|resize_B2_merge:theresize_B2_merge\"" {  } { { "db/ip/resize/submodules/bb_resize_b2.vhd" "theresize_B2_merge" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_resize_B2_stall_region resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region " "Elaborating entity \"bb_resize_B2_stall_region\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\"" {  } { { "db/ip/resize/submodules/bb_resize_b2.vhd" "thebb_resize_B2_stall_region" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_B2_merge_reg resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x " "Elaborating entity \"resize_B2_merge_reg\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|resize_B2_merge_reg:theresize_B2_merge_reg_aunroll_x\"" {  } { { "db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" "theresize_B2_merge_reg_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\"" {  } { { "db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" "theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "scfifo_component" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 9 " "Parameter \"lpm_numwords\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199719530 ""}  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706199719530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_u1d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_u1d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_u1d1 " "Found entity 1: scfifo_u1d1" {  } { { "db/scfifo_u1d1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_u1d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199719594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199719594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_u1d1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated " "Elaborating entity \"scfifo_u1d1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_o4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o4a1 " "Found entity 1: a_dpfifo_o4a1" {  } { { "db/a_dpfifo_o4a1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_o4a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199719623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199719623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o4a1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo " "Elaborating entity \"a_dpfifo_o4a1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\"" {  } { { "db/scfifo_u1d1.tdf" "dpfifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_u1d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldn1 " "Found entity 1: altsyncram_ldn1" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altsyncram_ldn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199719683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199719683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldn1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|altsyncram_ldn1:FIFOram " "Elaborating entity \"altsyncram_ldn1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|altsyncram_ldn1:FIFOram\"" {  } { { "db/a_dpfifo_o4a1.tdf" "FIFOram" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_o4a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/cmpr_3l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199719758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199719758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_o4a1.tdf" "almost_full_comparer" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_o4a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_o4a1.tdf" "three_comparison" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_o4a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199719853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199719853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_o4a1.tdf" "rd_ptr_msb" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_o4a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199719924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199719924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_o4a1.tdf" "usedw_counter" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_o4a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199719935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199719996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199719996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist0_resize_B2_merge_reg_aunroll_x_out_data_out_0_8_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_u1d1:auto_generated\|a_dpfifo_o4a1:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_o4a1.tdf" "wr_ptr" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_o4a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c0_for_body_resize_c0_enter790_resize resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x " "Elaborating entity \"i_sfc_c0_for_body_resize_c0_enter790_resize\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\"" {  } { { "db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" "thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c0_for_body_resize_c0_enter790_resize124 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x " "Elaborating entity \"i_sfc_logic_c0_for_body_resize_c0_enter790_resize124\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\"" {  } { { "db/ip/resize/submodules/i_sfc_c0_for_body_resize_c0_enter790_resize.vhd" "thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c0_for_body_resize_c0_enter790_resize.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist168_sync_in_aunroll_x_in_i_valid_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist168_sync_in_aunroll_x_in_i_valid_2\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist168_sync_in_aunroll_x_in_i_valid_2" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist169_sync_in_aunroll_x_in_i_valid_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist169_sync_in_aunroll_x_in_i_valid_3\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist169_sync_in_aunroll_x_in_i_valid_3" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 1950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist170_sync_in_aunroll_x_in_i_valid_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist170_sync_in_aunroll_x_in_i_valid_11\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist170_sync_in_aunroll_x_in_i_valid_11" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist139_i_and73_resize_vt_select_25_b_4_mem_dmem" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem " "Elaborated megafunction instantiation \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2055 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem " "Instantiated megafunction \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 26 " "Parameter \"width_a\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 26 " "Parameter \"width_b\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3 " "Parameter \"numwords_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720165 ""}  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2055 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706199720165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_p914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_p914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_p914 " "Found entity 1: altera_syncram_p914" {  } { { "db/altera_syncram_p914.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altera_syncram_p914.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199720216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199720216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_p914 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem\|altera_syncram_p914:auto_generated " "Elaborating entity \"altera_syncram_p914\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem\|altera_syncram_p914:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmb4 " "Found entity 1: altsyncram_qmb4" {  } { { "db/altsyncram_qmb4.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altsyncram_qmb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199720280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199720280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmb4 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1 " "Elaborating entity \"altsyncram_qmb4\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist139_i_and73_resize_vt_select_25_b_4_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\"" {  } { { "db/altera_syncram_p914.tdf" "altsyncram1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altera_syncram_p914.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_729_0_3_1_push11_resize158 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize " "Elaborating entity \"i_acl_push_i8_buf_729_0_3_1_push11_resize158\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_729_0_3_1_push11_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize\|acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159 " "Elaborating entity \"acl_push\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize\|acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159\"" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_3_1_push11_resize158.vhd" "thei_acl_push_i8_buf_729_0_3_1_push11_resize159" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_729_0_3_1_push11_resize158.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize\|acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize\|acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159\|acl_data_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_push.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199720327 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i8_buf_729_0_3_1_push11_resize158:thei_acl_push_i8_buf_729_0_3_1_push11_resize|acl_push:thei_acl_push_i8_buf_729_0_3_1_push11_resize159|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_729_0_3_1_pop11_resize150 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_729_0_3_1_pop11_resize150:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize " "Elaborating entity \"i_acl_pop_i8_buf_729_0_3_1_pop11_resize150\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_729_0_3_1_pop11_resize150:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_729_0_3_1_pop11_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_729_0_3_1_pop11_resize150:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize\|acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151 " "Elaborating entity \"acl_pop\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_729_0_3_1_pop11_resize150:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize\|acl_pop:thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151\"" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_3_1_pop11_resize150.vhd" "thei_acl_pop_i8_buf_729_0_3_1_pop11_resize151" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_729_0_3_1_pop11_resize150.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist160_i_acl_resize_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist160_i_acl_resize_q_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist160_i_acl_resize_q_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize " "Elaborating entity \"i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153 " "Elaborating entity \"acl_push\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\"" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152.vhd" "thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_push.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "scfifo_component" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 728 " "Parameter \"lpm_numwords\" = \"728\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199720543 ""}  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706199720543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q6d1 " "Found entity 1: scfifo_q6d1" {  } { { "db/scfifo_q6d1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_q6d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199720608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199720608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q6d1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated " "Elaborating entity \"scfifo_q6d1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k9a1 " "Found entity 1: a_dpfifo_k9a1" {  } { { "db/a_dpfifo_k9a1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_k9a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199720640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199720640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k9a1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo " "Elaborating entity \"a_dpfifo_k9a1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\"" {  } { { "db/scfifo_q6d1.tdf" "dpfifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_q6d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tmn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tmn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tmn1 " "Found entity 1: altsyncram_tmn1" {  } { { "db/altsyncram_tmn1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altsyncram_tmn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199720709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199720709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tmn1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|altsyncram_tmn1:FIFOram " "Elaborating entity \"altsyncram_tmn1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|altsyncram_tmn1:FIFOram\"" {  } { { "db/a_dpfifo_k9a1.tdf" "FIFOram" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_k9a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gm8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gm8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gm8 " "Found entity 1: cmpr_gm8" {  } { { "db/cmpr_gm8.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/cmpr_gm8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199720779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199720779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|cmpr_gm8:almost_full_comparer " "Elaborating entity \"cmpr_gm8\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|cmpr_gm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_k9a1.tdf" "almost_full_comparer" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_k9a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|cmpr_gm8:three_comparison " "Elaborating entity \"cmpr_gm8\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|cmpr_gm8:three_comparison\"" {  } { { "db/a_dpfifo_k9a1.tdf" "three_comparison" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_k9a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/cntr_mgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199720878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199720878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|cntr_mgb:rd_ptr_msb " "Elaborating entity \"cntr_mgb\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|cntr_mgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_k9a1.tdf" "rd_ptr_msb" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_k9a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ai7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ai7 " "Found entity 1: cntr_ai7" {  } { { "db/cntr_ai7.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/cntr_ai7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199720950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199720950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ai7 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|cntr_ai7:usedw_counter " "Elaborating entity \"cntr_ai7\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|cntr_ai7:usedw_counter\"" {  } { { "db/a_dpfifo_k9a1.tdf" "usedw_counter" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_k9a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199720962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/cntr_uhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199721023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199721023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|cntr_uhb:wr_ptr " "Elaborating entity \"cntr_uhb\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize152:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize\|acl_push:thei_acl_push_i8_buf_1_0_3_1_coalesced_push4_resize153\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_q6d1:auto_generated\|a_dpfifo_k9a1:dpfifo\|cntr_uhb:wr_ptr\"" {  } { { "db/a_dpfifo_k9a1.tdf" "wr_ptr" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_k9a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i11_coalesce_counter_push27_resize154 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize " "Elaborating entity \"i_acl_push_i11_coalesce_counter_push27_resize154\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i11_coalesce_counter_push27_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize\|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155 " "Elaborating entity \"acl_push\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize\|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155\"" {  } { { "db/ip/resize/submodules/i_acl_push_i11_coalesce_counter_push27_resize154.vhd" "thei_acl_push_i11_coalesce_counter_push27_resize155" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i11_coalesce_counter_push27_resize154.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize\|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize\|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155\|acl_data_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_push.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199721078 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x|i_acl_push_i11_coalesce_counter_push27_resize154:thei_acl_push_i11_coalesce_counter_push27_resize|acl_push:thei_acl_push_i11_coalesce_counter_push27_resize155|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i11_coalesce_counter_pop27_resize126 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize " "Elaborating entity \"i_acl_pop_i11_coalesce_counter_pop27_resize126\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i11_coalesce_counter_pop27_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize\|acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127 " "Elaborating entity \"acl_pop\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i11_coalesce_counter_pop27_resize126:thei_acl_pop_i11_coalesce_counter_pop27_resize\|acl_pop:thei_acl_pop_i11_coalesce_counter_pop27_resize127\"" {  } { { "db/ip/resize/submodules/i_acl_pop_i11_coalesce_counter_pop27_resize126.vhd" "thei_acl_pop_i11_coalesce_counter_pop27_resize127" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i11_coalesce_counter_pop27_resize126.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist159_i_acl_pop_i11_coalesce_counter_pop27_resize_out_data_out_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist159_i_acl_pop_i11_coalesce_counter_pop27_resize_out_data_out_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist159_i_acl_pop_i11_coalesce_counter_pop27_resize_out_data_out_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize " "Elaborating entity \"i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize\|acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149 " "Elaborating entity \"acl_pop\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize\|acl_pop:thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149\"" {  } { { "db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148.vhd" "thei_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize149" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i8_buf_1_0_3_1_coalesced_pop4_resize148.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist141_i_and72_3_resize_vt_select_25_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist141_i_and72_3_resize_vt_select_25_b_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist141_i_and72_3_resize_vt_select_25_b_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:i_mul75_3_resize_ma3_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:i_mul75_3_resize_ma3_cma_delay\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "i_mul75_3_resize_ma3_cma_delay" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist13_i_mul75_3_resize_ma3_cma_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist13_i_mul75_3_resize_ma3_cma_q_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist13_i_mul75_3_resize_ma3_cma_q_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist117_i_mul75_3_resize_im10_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist117_i_mul75_3_resize_im10_q_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist117_i_mul75_3_resize_im10_q_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:i_mul75_3_resize_im0_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:i_mul75_3_resize_im0_cma_delay\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "i_mul75_3_resize_im0_cma_delay" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist21_i_mul75_3_resize_im0_cma_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist21_i_mul75_3_resize_im0_cma_q_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist21_i_mul75_3_resize_im0_cma_q_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist85_i_mul75_3_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist85_i_mul75_3_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist85_i_mul75_3_resize_result_add_0_0_BitSelect_for_b_tessel1_0_b_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist109_i_mul75_3_resize_result_add_0_0_p1_of_2_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist109_i_mul75_3_resize_result_add_0_0_p1_of_2_q_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist109_i_mul75_3_resize_result_add_0_0_p1_of_2_q_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist121_i_tmp120_3_resize_vt_select_31_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist121_i_tmp120_3_resize_vt_select_31_b_2\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist121_i_tmp120_3_resize_vt_select_31_b_2" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem " "Elaborated megafunction instantiation \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3082 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem " "Instantiated megafunction \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721378 ""}  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3082 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706199721378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_r614.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_r614.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_r614 " "Found entity 1: altera_syncram_r614" {  } { { "db/altera_syncram_r614.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altera_syncram_r614.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199721437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199721437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_r614 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem\|altera_syncram_r614:auto_generated " "Elaborating entity \"altera_syncram_r614\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem\|altera_syncram_r614:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjb4 " "Found entity 1: altsyncram_sjb4" {  } { { "db/altsyncram_sjb4.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altsyncram_sjb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199721503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199721503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjb4 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem\|altera_syncram_r614:auto_generated\|altsyncram_sjb4:altsyncram1 " "Elaborating entity \"altsyncram_sjb4\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist125_i_mul64_3_resize_vt_select_23_b_7_mem_dmem\|altera_syncram_r614:auto_generated\|altsyncram_sjb4:altsyncram1\"" {  } { { "db/altera_syncram_r614.tdf" "altsyncram1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altera_syncram_r614.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_0_0_3_1_push15_resize180 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_0_0_3_1_push15_resize180:thei_acl_push_i8_buf_0_0_3_1_push15_resize " "Elaborating entity \"i_acl_push_i8_buf_0_0_3_1_push15_resize180\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_0_0_3_1_push15_resize180:thei_acl_push_i8_buf_0_0_3_1_push15_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_0_0_3_1_push15_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_0_0_3_1_pop15_resize178 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_0_0_3_1_pop15_resize178:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize " "Elaborating entity \"i_acl_pop_i8_buf_0_0_3_1_pop15_resize178\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_0_0_3_1_pop15_resize178:thei_acl_pop_i8_buf_0_0_3_1_pop15_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_0_0_3_1_pop15_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist131_i_conv15_i_resize_vt_select_7_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist131_i_conv15_i_resize_vt_select_7_b_2\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist131_i_conv15_i_resize_vt_select_7_b_2" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist132_i_conv15_i43_resize_vt_join_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist132_i_conv15_i43_resize_vt_join_q_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist132_i_conv15_i43_resize_vt_join_q_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist144_i_and105_resize_vt_select_15_b_6_mem_dmem" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem " "Elaborated megafunction instantiation \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3332 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem " "Instantiated megafunction \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 5 " "Parameter \"numwords_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199721655 ""}  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3332 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706199721655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_t914.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_t914.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_t914 " "Found entity 1: altera_syncram_t914" {  } { { "db/altera_syncram_t914.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altera_syncram_t914.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199721716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199721716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_t914 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem\|altera_syncram_t914:auto_generated " "Elaborating entity \"altera_syncram_t914\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem\|altera_syncram_t914:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umb4 " "Found entity 1: altsyncram_umb4" {  } { { "db/altsyncram_umb4.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altsyncram_umb4.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199721780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199721780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_umb4 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem\|altera_syncram_t914:auto_generated\|altsyncram_umb4:altsyncram1 " "Elaborating entity \"altsyncram_umb4\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|altera_syncram:redist144_i_and105_resize_vt_select_15_b_6_mem_dmem\|altera_syncram_t914:auto_generated\|altsyncram_umb4:altsyncram1\"" {  } { { "db/altera_syncram_t914.tdf" "altsyncram1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altera_syncram_t914.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:i_mul106_3_resize_im3_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:i_mul106_3_resize_im3_cma_delay\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "i_mul106_3_resize_im3_cma_delay" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist26_i_mul106_3_resize_im3_cma_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist26_i_mul106_3_resize_im3_cma_q_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist26_i_mul106_3_resize_im3_cma_q_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:i_mul106_3_resize_im0_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:i_mul106_3_resize_im0_cma_delay\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "i_mul106_3_resize_im0_cma_delay" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist27_i_mul106_3_resize_im0_cma_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|dspba_delay:redist27_i_mul106_3_resize_im0_cma_q_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "redist27_i_mul106_3_resize_im0_cma_q_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_729_0_2_1_push12_resize160 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_2_1_push12_resize160:thei_acl_push_i8_buf_729_0_2_1_push12_resize " "Elaborating entity \"i_acl_push_i8_buf_729_0_2_1_push12_resize160\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_2_1_push12_resize160:thei_acl_push_i8_buf_729_0_2_1_push12_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_729_0_2_1_push12_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_729_0_2_1_pop12_resize144 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_729_0_2_1_pop12_resize144:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize " "Elaborating entity \"i_acl_pop_i8_buf_729_0_2_1_pop12_resize144\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_729_0_2_1_pop12_resize144:thei_acl_pop_i8_buf_729_0_2_1_pop12_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_729_0_2_1_pop12_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize " "Elaborating entity \"i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize146:thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_1_0_2_1_coalesced_push5_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199721899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize " "Elaborating entity \"i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize142:thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_1_0_2_1_coalesced_pop5_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 3616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_0_0_2_1_push16_resize176 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_0_0_2_1_push16_resize176:thei_acl_push_i8_buf_0_0_2_1_push16_resize " "Elaborating entity \"i_acl_push_i8_buf_0_0_2_1_push16_resize176\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_0_0_2_1_push16_resize176:thei_acl_push_i8_buf_0_0_2_1_push16_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_0_0_2_1_push16_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 4269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_0_0_2_1_pop16_resize174 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_0_0_2_1_pop16_resize174:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize " "Elaborating entity \"i_acl_pop_i8_buf_0_0_2_1_pop16_resize174\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_0_0_2_1_pop16_resize174:thei_acl_pop_i8_buf_0_0_2_1_pop16_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_0_0_2_1_pop16_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 4284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_729_0_1_1_push13_resize162 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize " "Elaborating entity \"i_acl_push_i8_buf_729_0_1_1_push13_resize162\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_1_1_push13_resize162:thei_acl_push_i8_buf_729_0_1_1_push13_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_729_0_1_1_push13_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 4537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_729_0_1_1_pop13_resize138 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_729_0_1_1_pop13_resize138:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize " "Elaborating entity \"i_acl_pop_i8_buf_729_0_1_1_pop13_resize138\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_729_0_1_1_pop13_resize138:thei_acl_pop_i8_buf_729_0_1_1_pop13_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_729_0_1_1_pop13_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 4552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize " "Elaborating entity \"i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 4600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141 " "Elaborating entity \"acl_push\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\"" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140.vhd" "thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_push.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "scfifo_component" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 727 " "Parameter \"lpm_numwords\" = \"727\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199722689 ""}  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706199722689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p6d1 " "Found entity 1: scfifo_p6d1" {  } { { "db/scfifo_p6d1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_p6d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199722757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199722757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p6d1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_p6d1:auto_generated " "Elaborating entity \"scfifo_p6d1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_p6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_j9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_j9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_j9a1 " "Found entity 1: a_dpfifo_j9a1" {  } { { "db/a_dpfifo_j9a1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_j9a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199722790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199722790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_j9a1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_p6d1:auto_generated\|a_dpfifo_j9a1:dpfifo " "Elaborating entity \"a_dpfifo_j9a1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_p6d1:auto_generated\|a_dpfifo_j9a1:dpfifo\"" {  } { { "db/scfifo_p6d1.tdf" "dpfifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_p6d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_p6d1:auto_generated\|a_dpfifo_j9a1:dpfifo\|cmpr_gm8:almost_full_comparer " "Elaborating entity \"cmpr_gm8\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize140:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize\|acl_push:thei_acl_push_i8_buf_1_0_1_1_coalesced_push6_resize141\|acl_data_fifo:fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_p6d1:auto_generated\|a_dpfifo_j9a1:dpfifo\|cmpr_gm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_j9a1.tdf" "almost_full_comparer" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_j9a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize " "Elaborating entity \"i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize136:thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_1_0_1_1_coalesced_pop6_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 4614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199722937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_0_0_1_1_push17_resize172 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_0_0_1_1_push17_resize172:thei_acl_push_i8_buf_0_0_1_1_push17_resize " "Elaborating entity \"i_acl_push_i8_buf_0_0_1_1_push17_resize172\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_0_0_1_1_push17_resize172:thei_acl_push_i8_buf_0_0_1_1_push17_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_0_0_1_1_push17_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 5262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_0_0_1_1_pop17_resize170 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_0_0_1_1_pop17_resize170:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize " "Elaborating entity \"i_acl_pop_i8_buf_0_0_1_1_pop17_resize170\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_0_0_1_1_pop17_resize170:thei_acl_pop_i8_buf_0_0_1_1_pop17_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_0_0_1_1_pop17_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 5277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_729_0_0_1_push14_resize164 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize " "Elaborating entity \"i_acl_push_i8_buf_729_0_0_1_push14_resize164\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_729_0_0_1_push14_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 5507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize\|acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165 " "Elaborating entity \"acl_push\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize\|acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165\"" {  } { { "db/ip/resize/submodules/i_acl_push_i8_buf_729_0_0_1_push14_resize164.vhd" "thei_acl_push_i8_buf_729_0_0_1_push14_resize165" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i8_buf_729_0_0_1_push14_resize164.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize\|acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_729_0_0_1_push14_resize164:thei_acl_push_i8_buf_729_0_0_1_push14_resize\|acl_push:thei_acl_push_i8_buf_729_0_0_1_push14_resize165\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/resize/submodules/acl_push.v" "staging_reg" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_729_0_0_1_pop14_resize132 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_729_0_0_1_pop14_resize132:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize " "Elaborating entity \"i_acl_pop_i8_buf_729_0_0_1_pop14_resize132\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_729_0_0_1_pop14_resize132:thei_acl_pop_i8_buf_729_0_0_1_pop14_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_729_0_0_1_pop14_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 5522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize " "Elaborating entity \"i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize134:thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_1_0_0_1_coalesced_push7_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 5569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize " "Elaborating entity \"i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize130:thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_1_0_0_1_coalesced_pop7_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 5583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_buf_0_0_0_1_push18_resize168 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize " "Elaborating entity \"i_acl_push_i8_buf_0_0_0_1_push18_resize168\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_push_i8_buf_0_0_0_1_push18_resize168:thei_acl_push_i8_buf_0_0_0_1_push18_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_push_i8_buf_0_0_0_1_push18_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 6231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_buf_0_0_0_1_pop18_resize166 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_0_0_0_1_pop18_resize166:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize " "Elaborating entity \"i_acl_pop_i8_buf_0_0_0_1_pop18_resize166\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_sfc_logic_c0_for_body_resize_c0_enter790_resize124:thei_sfc_logic_c0_for_body_resize_c0_enter790_resize124_aunroll_x\|i_acl_pop_i8_buf_0_0_0_1_pop18_resize166:thei_acl_pop_i8_buf_0_0_0_1_pop18_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" "thei_acl_pop_i8_buf_0_0_0_1_pop18_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_for_body_resize_c0_enter790_resize124.vhd" 6246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\"" {  } { { "db/ip/resize/submodules/i_sfc_c0_for_body_resize_c0_enter790_resize.vhd" "thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c0_for_body_resize_c0_enter790_resize.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\"" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192.vhd" "thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200 " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\"" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zize199_data_fifo.vhd" "thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zize199_data_fifo.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "scfifo_component" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199723965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199723966 ""}  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706199723966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_55d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_55d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_55d1 " "Found entity 1: scfifo_55d1" {  } { { "db/scfifo_55d1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_55d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199724036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199724036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_55d1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated " "Elaborating entity \"scfifo_55d1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v7a1 " "Found entity 1: a_dpfifo_v7a1" {  } { { "db/a_dpfifo_v7a1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_v7a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199724071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199724071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v7a1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo " "Elaborating entity \"a_dpfifo_v7a1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\"" {  } { { "db/scfifo_55d1.tdf" "dpfifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_55d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hn1 " "Found entity 1: altsyncram_7hn1" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altsyncram_7hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199724148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199724148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hn1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\|altsyncram_7hn1:FIFOram " "Elaborating entity \"altsyncram_7hn1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\|altsyncram_7hn1:FIFOram\"" {  } { { "db/a_dpfifo_v7a1.tdf" "FIFOram" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_v7a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize199_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize200\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v7a1.tdf" "almost_full_comparer" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_v7a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector " "Elaborating entity \"i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\"" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192.vhd" "thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\"" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zze_full_detector.vhd" "thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_for_body_resize_c0_exia0zze_full_detector.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(144) " "Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_full_detector.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_full_detector.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199724283 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(155) " "Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_full_detector.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_full_detector.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199724283 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(157) " "Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_full_detector.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_full_detector.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199724283 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/resize/submodules/acl_full_detector.v" "acl_reset_handler_inst" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_full_detector.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "db/ip/resize/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_pulse_extender resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender " "Elaborating entity \"acl_reset_pulse_extender\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender\"" {  } { { "db/ip/resize/submodules/acl_reset_handler.sv" "pulse_extender" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_reset_handler.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(227) " "Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_reset_handler.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_reset_handler.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199724295 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(244) " "Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_reset_handler.sv" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_reset_handler.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199724295 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c0_for_body_resize_c0_enter790_resize:thei_sfc_c0_for_body_resize_c0_enter790_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize192:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_aunroll_x\|i_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_full_detector:thei_acl_sfc_exit_c0_for_body_resize_c0_exit792_resize_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "db/ip/resize/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1706199724300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iowr_bl_resized_image_unnamed_resize13_resize193 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize " "Elaborating entity \"i_iowr_bl_resized_image_unnamed_resize13_resize193\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize\"" {  } { { "db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" "thei_iowr_bl_resized_image_unnamed_resize13_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_write resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize\|st_write:theiowr " "Elaborating entity \"st_write\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_iowr_bl_resized_image_unnamed_resize13_resize193:thei_iowr_bl_resized_image_unnamed_resize13_resize\|st_write:theiowr\"" {  } { { "db/ip/resize/submodules/i_iowr_bl_resized_image_unnamed_resize13_resize193.vhd" "theiowr" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iowr_bl_resized_image_unnamed_resize13_resize193.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\"" {  } { { "db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" "theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "scfifo_component" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 15 " "Parameter \"lpm_numwords\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199724503 ""}  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706199724503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b3d1 " "Found entity 1: scfifo_b3d1" {  } { { "db/scfifo_b3d1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_b3d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199724567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199724567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b3d1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b3d1:auto_generated " "Elaborating entity \"scfifo_b3d1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b3d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_56a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_56a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_56a1 " "Found entity 1: a_dpfifo_56a1" {  } { { "db/a_dpfifo_56a1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_56a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199724603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199724603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_56a1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b3d1:auto_generated\|a_dpfifo_56a1:dpfifo " "Elaborating entity \"a_dpfifo_56a1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b3d1:auto_generated\|a_dpfifo_56a1:dpfifo\"" {  } { { "db/scfifo_b3d1.tdf" "dpfifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_b3d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b3d1:auto_generated\|a_dpfifo_56a1:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x_out_c1_exit789_8_14_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_b3d1:auto_generated\|a_dpfifo_56a1:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_56a1.tdf" "almost_full_comparer" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_56a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199724652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c1_for_body_resize_c1_enter787_resize resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x " "Elaborating entity \"i_sfc_c1_for_body_resize_c1_enter787_resize\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\"" {  } { { "db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" "thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c1_for_body_resize_c1_enter787_resize38 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x " "Elaborating entity \"i_sfc_logic_c1_for_body_resize_c1_enter787_resize38\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\"" {  } { { "db/ip/resize/submodules/i_sfc_c1_for_body_resize_c1_enter787_resize.vhd" "thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c1_for_body_resize_c1_enter787_resize.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_unnamed_resize11_resize114 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_unnamed_resize11_resize114:thei_ffwd_dst_unnamed_resize11_resize " "Elaborating entity \"i_ffwd_dst_unnamed_resize11_resize114\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_unnamed_resize11_resize114:thei_ffwd_dst_unnamed_resize11_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_ffwd_dst_unnamed_resize11_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_unnamed_resize11_resize114:thei_ffwd_dst_unnamed_resize11_resize\|acl_dspba_buffer:thei_ffwd_dst_unnamed_resize11_resize115 " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_unnamed_resize11_resize114:thei_ffwd_dst_unnamed_resize11_resize\|acl_dspba_buffer:thei_ffwd_dst_unnamed_resize11_resize115\"" {  } { { "db/ip/resize/submodules/i_ffwd_dst_unnamed_resize11_resize114.vhd" "thei_ffwd_dst_unnamed_resize11_resize115" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_unnamed_resize11_resize114.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_unnamed_resize10_resize55 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize " "Elaborating entity \"i_ffwd_dst_unnamed_resize10_resize55\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_ffwd_dst_unnamed_resize10_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize\|acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56 " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_unnamed_resize10_resize55:thei_ffwd_dst_unnamed_resize10_resize\|acl_dspba_buffer:thei_ffwd_dst_unnamed_resize10_resize56\"" {  } { { "db/ip/resize/submodules/i_ffwd_dst_unnamed_resize10_resize55.vhd" "thei_ffwd_dst_unnamed_resize10_resize56" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_unnamed_resize10_resize55.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i33_fpgaindvars_iv_push10_resize112 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize " "Elaborating entity \"i_acl_push_i33_fpgaindvars_iv_push10_resize112\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_push_i33_fpgaindvars_iv_push10_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize\|acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113 " "Elaborating entity \"acl_push\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize\|acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113\"" {  } { { "db/ip/resize/submodules/i_acl_push_i33_fpgaindvars_iv_push10_resize112.vhd" "thei_acl_push_i33_fpgaindvars_iv_push10_resize113" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i33_fpgaindvars_iv_push10_resize112.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize\|acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize\|acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113\|acl_data_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_push.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199725136 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B2:thebb_resize_B2|bb_resize_B2_stall_region:thebb_resize_B2_stall_region|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x|i_acl_push_i33_fpgaindvars_iv_push10_resize112:thei_acl_push_i33_fpgaindvars_iv_push10_resize|acl_push:thei_acl_push_i33_fpgaindvars_iv_push10_resize113|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i33_fpgaindvars_iv_pop10_resize57 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i33_fpgaindvars_iv_pop10_resize57:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize " "Elaborating entity \"i_acl_pop_i33_fpgaindvars_iv_pop10_resize57\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i33_fpgaindvars_iv_pop10_resize57:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_pop_i33_fpgaindvars_iv_pop10_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i33_fpgaindvars_iv_pop10_resize57:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize\|acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58 " "Elaborating entity \"acl_pop\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i33_fpgaindvars_iv_pop10_resize57:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize\|acl_pop:thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58\"" {  } { { "db/ip/resize/submodules/i_acl_pop_i33_fpgaindvars_iv_pop10_resize57.vhd" "thei_acl_pop_i33_fpgaindvars_iv_pop10_resize58" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i33_fpgaindvars_iv_pop10_resize57.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_notexitcond_resize117 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize " "Elaborating entity \"i_acl_push_i1_notexitcond_resize117\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_push_i1_notexitcond_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize\|acl_push:thei_acl_push_i1_notexitcond_resize118 " "Elaborating entity \"acl_push\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize\|acl_push:thei_acl_push_i1_notexitcond_resize118\"" {  } { { "db/ip/resize/submodules/i_acl_push_i1_notexitcond_resize117.vhd" "thei_acl_push_i1_notexitcond_resize118" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_notexitcond_resize117.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize\|acl_push:thei_acl_push_i1_notexitcond_resize118\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize\|acl_push:thei_acl_push_i1_notexitcond_resize118\|acl_data_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_push.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize\|acl_push:thei_acl_push_i1_notexitcond_resize118\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize\|acl_push:thei_acl_push_i1_notexitcond_resize118\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize\|acl_push:thei_acl_push_i1_notexitcond_resize118\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_notexitcond_resize117:thei_acl_push_i1_notexitcond_resize\|acl_push:thei_acl_push_i1_notexitcond_resize118\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i4_initerations_push25_resize49 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize " "Elaborating entity \"i_acl_push_i4_initerations_push25_resize49\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i4_initerations_push25_resize49:thei_acl_push_i4_initerations_push25_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_push_i4_initerations_push25_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i4_initerations_pop25_resize46 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i4_initerations_pop25_resize46:thei_acl_pop_i4_initerations_pop25_resize " "Elaborating entity \"i_acl_pop_i4_initerations_pop25_resize46\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i4_initerations_pop25_resize46:thei_acl_pop_i4_initerations_pop25_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_pop_i4_initerations_pop25_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_lastiniteration_resize53 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize " "Elaborating entity \"i_acl_push_i1_lastiniteration_resize53\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i1_lastiniteration_resize53:thei_acl_push_i1_lastiniteration_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_push_i1_lastiniteration_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_resize44 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize " "Elaborating entity \"i_acl_pipeline_keep_going_resize44\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_pipeline_keep_going_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize\|acl_pipeline:thei_acl_pipeline_keep_going_resize45 " "Elaborating entity \"acl_pipeline\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize\|acl_pipeline:thei_acl_pipeline_keep_going_resize45\"" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going_resize44.vhd" "thei_acl_pipeline_keep_going_resize45" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going_resize44.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize\|acl_pipeline:thei_acl_pipeline_keep_going_resize45\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize\|acl_pipeline:thei_acl_pipeline_keep_going_resize45\|acl_pop:pop1\"" {  } { { "db/ip/resize/submodules/acl_pipeline.v" "pop1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_pipeline.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize\|acl_pipeline:thei_acl_pipeline_keep_going_resize45\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize\|acl_pipeline:thei_acl_pipeline_keep_going_resize45\|acl_push:push\"" {  } { { "db/ip/resize/submodules/acl_pipeline.v" "push" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_pipeline.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize\|acl_pipeline:thei_acl_pipeline_keep_going_resize45\|acl_push:push\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize\|acl_pipeline:thei_acl_pipeline_keep_going_resize45\|acl_push:push\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/resize/submodules/acl_push.v" "staging_reg" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pipeline_keep_going_resize44:thei_acl_pipeline_keep_going_resize\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going_resize44.vhd" "thepassthru" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going_resize44.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i4_cleanups_push26_resize120 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i4_cleanups_push26_resize120:thei_acl_push_i4_cleanups_push26_resize " "Elaborating entity \"i_acl_push_i4_cleanups_push26_resize120\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i4_cleanups_push26_resize120:thei_acl_push_i4_cleanups_push26_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_push_i4_cleanups_push26_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i4_cleanups_pop26_resize40 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i4_cleanups_pop26_resize40:thei_acl_pop_i4_cleanups_pop26_resize " "Elaborating entity \"i_acl_pop_i4_cleanups_pop26_resize40\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i4_cleanups_pop26_resize40:thei_acl_pop_i4_cleanups_pop26_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_pop_i4_cleanups_pop26_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_col_0124_push24_resize104 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize " "Elaborating entity \"i_acl_push_i32_col_0124_push24_resize104\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_push_i32_col_0124_push24_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize\|acl_push:thei_acl_push_i32_col_0124_push24_resize105 " "Elaborating entity \"acl_push\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize\|acl_push:thei_acl_push_i32_col_0124_push24_resize105\"" {  } { { "db/ip/resize/submodules/i_acl_push_i32_col_0124_push24_resize104.vhd" "thei_acl_push_i32_col_0124_push24_resize105" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i32_col_0124_push24_resize104.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize\|acl_push:thei_acl_push_i32_col_0124_push24_resize105\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_col_0124_push24_resize104:thei_acl_push_i32_col_0124_push24_resize\|acl_push:thei_acl_push_i32_col_0124_push24_resize105\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/resize/submodules/acl_push.v" "staging_reg" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_col_0124_pop24_resize70 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize " "Elaborating entity \"i_acl_pop_i32_col_0124_pop24_resize70\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_pop_i32_col_0124_pop24_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize\|acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71 " "Elaborating entity \"acl_pop\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_col_0124_pop24_resize70:thei_acl_pop_i32_col_0124_pop24_resize\|acl_pop:thei_acl_pop_i32_col_0124_pop24_resize71\"" {  } { { "db/ip/resize/submodules/i_acl_pop_i32_col_0124_pop24_resize70.vhd" "thei_acl_pop_i32_col_0124_pop24_resize71" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i32_col_0124_pop24_resize70.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_i_0129_push19_resize109 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_i_0129_push19_resize109:thei_acl_push_i32_i_0129_push19_resize " "Elaborating entity \"i_acl_push_i32_i_0129_push19_resize109\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_i_0129_push19_resize109:thei_acl_push_i32_i_0129_push19_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_push_i32_i_0129_push19_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_i_0129_pop19_resize94 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_i_0129_pop19_resize94:thei_acl_pop_i32_i_0129_pop19_resize " "Elaborating entity \"i_acl_pop_i32_i_0129_pop19_resize94\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_i_0129_pop19_resize94:thei_acl_pop_i32_i_0129_pop19_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_pop_i32_i_0129_pop19_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_ratio133760_resize76 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize " "Elaborating entity \"i_ffwd_dst_ratio133760_resize76\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_ffwd_dst_ratio133760_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize\|acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77 " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_ratio133760_resize76:thei_ffwd_dst_ratio133760_resize\|acl_dspba_buffer:thei_ffwd_dst_ratio133760_resize77\"" {  } { { "db/ip/resize/submodules/i_ffwd_dst_ratio133760_resize76.vhd" "thei_ffwd_dst_ratio133760_resize77" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_dst_ratio133760_resize76.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_sub766_resize59 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize " "Elaborating entity \"i_ffwd_dst_sub766_resize59\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_sub766_resize59:thei_ffwd_dst_sub766_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_ffwd_dst_sub766_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_accumrow_0125_push23_resize78 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize " "Elaborating entity \"i_acl_push_i32_accumrow_0125_push23_resize78\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_accumrow_0125_push23_resize78:thei_acl_push_i32_accumrow_0125_push23_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_push_i32_accumrow_0125_push23_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_accumrow_0125_pop23_resize61 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_accumrow_0125_pop23_resize61:thei_acl_pop_i32_accumrow_0125_pop23_resize " "Elaborating entity \"i_acl_pop_i32_accumrow_0125_pop23_resize61\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_accumrow_0125_pop23_resize61:thei_acl_pop_i32_accumrow_0125_pop23_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_pop_i32_accumrow_0125_pop23_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i8_write_y_0128_push20_resize86 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize " "Elaborating entity \"i_acl_push_i8_write_y_0128_push20_resize86\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i8_write_y_0128_push20_resize86:thei_acl_push_i8_write_y_0128_push20_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_push_i8_write_y_0128_push20_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i8_write_y_0128_pop20_resize84 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i8_write_y_0128_pop20_resize84:thei_acl_pop_i8_write_y_0128_pop20_resize " "Elaborating entity \"i_acl_pop_i8_write_y_0128_pop20_resize84\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i8_write_y_0128_pop20_resize84:thei_acl_pop_i8_write_y_0128_pop20_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_pop_i8_write_y_0128_pop20_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_ratio133761_resize88 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize " "Elaborating entity \"i_ffwd_dst_ratio133761_resize88\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_ratio133761_resize88:thei_ffwd_dst_ratio133761_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_ffwd_dst_ratio133761_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_sub765_resize80 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize " "Elaborating entity \"i_ffwd_dst_sub765_resize80\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_sub765_resize80:thei_ffwd_dst_sub765_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_ffwd_dst_sub765_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_accumcolumn_0126_push22_resize90 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize " "Elaborating entity \"i_acl_push_i32_accumcolumn_0126_push22_resize90\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_accumcolumn_0126_push22_resize90:thei_acl_push_i32_accumcolumn_0126_push22_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_push_i32_accumcolumn_0126_push22_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_accumcolumn_0126_pop22_resize82 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_accumcolumn_0126_pop22_resize82:thei_acl_pop_i32_accumcolumn_0126_pop22_resize " "Elaborating entity \"i_acl_pop_i32_accumcolumn_0126_pop22_resize82\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_accumcolumn_0126_pop22_resize82:thei_acl_pop_i32_accumcolumn_0126_pop22_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_pop_i32_accumcolumn_0126_pop22_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_cmp123767_resize101 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_cmp123767_resize101:thei_ffwd_dst_cmp123767_resize " "Elaborating entity \"i_ffwd_dst_cmp123767_resize101\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_cmp123767_resize101:thei_ffwd_dst_cmp123767_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_ffwd_dst_cmp123767_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_cols135764_resize98 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize " "Elaborating entity \"i_ffwd_dst_cols135764_resize98\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_cols135764_resize98:thei_ffwd_dst_cols135764_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_ffwd_dst_cols135764_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|dspba_delay:redist5_i_sub31_add28_resize_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|dspba_delay:redist5_i_sub31_add28_resize_q_2\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "redist5_i_sub31_add28_resize_q_2" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_cmp123768_resize73 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_cmp123768_resize73:thei_ffwd_dst_cmp123768_resize " "Elaborating entity \"i_ffwd_dst_cmp123768_resize73\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_cmp123768_resize73:thei_ffwd_dst_cmp123768_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_ffwd_dst_cmp123768_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_cols135763_resize68 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize " "Elaborating entity \"i_ffwd_dst_cols135763_resize68\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_cols135763_resize68:thei_ffwd_dst_cols135763_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_ffwd_dst_cols135763_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_dst_rows134762_resize63 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize " "Elaborating entity \"i_ffwd_dst_rows134762_resize63\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_ffwd_dst_rows134762_resize63:thei_ffwd_dst_rows134762_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_ffwd_dst_rows134762_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_row_0127_push21_resize107 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_row_0127_push21_resize107:thei_acl_push_i32_row_0127_push21_resize " "Elaborating entity \"i_acl_push_i32_row_0127_push21_resize107\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_push_i32_row_0127_push21_resize107:thei_acl_push_i32_row_0127_push21_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_push_i32_row_0127_push21_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_row_0127_pop21_resize65 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_row_0127_pop21_resize65:thei_acl_pop_i32_row_0127_pop21_resize " "Elaborating entity \"i_acl_pop_i32_row_0127_pop21_resize65\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_sfc_logic_c1_for_body_resize_c1_enter787_resize38:thei_sfc_logic_c1_for_body_resize_c1_enter787_resize38_aunroll_x\|i_acl_pop_i32_row_0127_pop21_resize65:thei_acl_pop_i32_row_0127_pop21_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" "thei_acl_pop_i32_row_0127_pop21_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_for_body_resize_c1_enter787_resize38.vhd" 2103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\"" {  } { { "db/ip/resize/submodules/i_sfc_c1_for_body_resize_c1_enter787_resize.vhd" "thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c1_for_body_resize_c1_enter787_resize.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\"" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122.vhd" "thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198 " "Elaborating entity \"acl_data_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\"" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zize197_data_fifo.vhd" "thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exia0zize197_data_fifo.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\"" {  } { { "db/ip/resize/submodules/acl_data_fifo.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "scfifo_component" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199725997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 160 " "Parameter \"lpm_width\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199725997 ""}  } { { "db/ip/resize/submodules/acl_fifo.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706199725997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_i6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_i6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_i6d1 " "Found entity 1: scfifo_i6d1" {  } { { "db/scfifo_i6d1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_i6d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199726062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199726062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_i6d1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_i6d1:auto_generated " "Elaborating entity \"scfifo_i6d1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_i6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_c9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_c9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_c9a1 " "Found entity 1: a_dpfifo_c9a1" {  } { { "db/a_dpfifo_c9a1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_c9a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199726095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199726095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_c9a1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_i6d1:auto_generated\|a_dpfifo_c9a1:dpfifo " "Elaborating entity \"a_dpfifo_c9a1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_i6d1:auto_generated\|a_dpfifo_c9a1:dpfifo\"" {  } { { "db/scfifo_i6d1.tdf" "dpfifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/scfifo_i6d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1kn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1kn1 " "Found entity 1: altsyncram_1kn1" {  } { { "db/altsyncram_1kn1.tdf" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/altsyncram_1kn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706199726191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199726191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1kn1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_i6d1:auto_generated\|a_dpfifo_c9a1:dpfifo\|altsyncram_1kn1:FIFOram " "Elaborating entity \"altsyncram_1kn1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize197_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize198\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_i6d1:auto_generated\|a_dpfifo_c9a1:dpfifo\|altsyncram_1kn1:FIFOram\"" {  } { { "db/a_dpfifo_c9a1.tdf" "FIFOram" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/a_dpfifo_c9a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector " "Elaborating entity \"i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_sfc_c1_for_body_resize_c1_enter787_resize:thei_sfc_c1_for_body_resize_c1_enter787_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_aunroll_x\|i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector:thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector\"" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122.vhd" "thei_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize_full_detector" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_for_body_resize_c1_exit789_resize122.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iord_bl_original_image_unnamed_resize12_resize123 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize " "Elaborating entity \"i_iord_bl_original_image_unnamed_resize12_resize123\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize\"" {  } { { "db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" "thei_iord_bl_original_image_unnamed_resize12_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b2_stall_region.vhd" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_read resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize\|st_read:theiord " "Elaborating entity \"st_read\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2:thebb_resize_B2\|bb_resize_B2_stall_region:thebb_resize_B2_stall_region\|i_iord_bl_original_image_unnamed_resize12_resize123:thei_iord_bl_original_image_unnamed_resize12_resize\|st_read:theiord\"" {  } { { "db/ip/resize/submodules/i_iord_bl_original_image_unnamed_resize12_resize123.vhd" "theiord" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iord_bl_original_image_unnamed_resize12_resize123.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_resize_B2_sr_1 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2_sr_1:thebb_resize_B2_sr_1_aunroll_x " "Elaborating entity \"bb_resize_B2_sr_1\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B2_sr_1:thebb_resize_B2_sr_1_aunroll_x\"" {  } { { "db/ip/resize/submodules/resize_function.vhd" "thebb_resize_B2_sr_1_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_limiter_resize0 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|loop_limiter_resize0:theloop_limiter_resize0 " "Elaborating entity \"loop_limiter_resize0\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|loop_limiter_resize0:theloop_limiter_resize0\"" {  } { { "db/ip/resize/submodules/resize_function.vhd" "theloop_limiter_resize0" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|loop_limiter_resize0:theloop_limiter_resize0\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|loop_limiter_resize0:theloop_limiter_resize0\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/resize/submodules/loop_limiter_resize0.vhd" "thelimiter" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/loop_limiter_resize0.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(69) " "Verilog HDL assignment warning at acl_loop_limiter.v(69): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_loop_limiter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_loop_limiter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199726377 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|loop_limiter_resize0:theloop_limiter_resize0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(70) " "Verilog HDL assignment warning at acl_loop_limiter.v(70): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_loop_limiter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_loop_limiter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199726377 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|loop_limiter_resize0:theloop_limiter_resize0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(101) " "Verilog HDL assignment warning at acl_loop_limiter.v(101): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_loop_limiter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_loop_limiter.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199726377 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|loop_limiter_resize0:theloop_limiter_resize0|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going783_resize_sr resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|i_acl_pipeline_keep_going783_resize_sr:thei_acl_pipeline_keep_going783_resize_sr " "Elaborating entity \"i_acl_pipeline_keep_going783_resize_sr\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|i_acl_pipeline_keep_going783_resize_sr:thei_acl_pipeline_keep_going783_resize_sr\"" {  } { { "db/ip/resize/submodules/resize_function.vhd" "thei_acl_pipeline_keep_going783_resize_sr" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_resize_B3 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3 " "Elaborating entity \"bb_resize_B3\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\"" {  } { { "db/ip/resize/submodules/resize_function.vhd" "thebb_resize_B3" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_B3_merge resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|resize_B3_merge:theresize_B3_merge " "Elaborating entity \"resize_B3_merge\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|resize_B3_merge:theresize_B3_merge\"" {  } { { "db/ip/resize/submodules/bb_resize_b3.vhd" "theresize_B3_merge" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b3.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_B3_branch resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|resize_B3_branch:theresize_B3_branch " "Elaborating entity \"resize_B3_branch\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|resize_B3_branch:theresize_B3_branch\"" {  } { { "db/ip/resize/submodules/bb_resize_b3.vhd" "theresize_B3_branch" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b3.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_resize_B3_stall_region resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region " "Elaborating entity \"bb_resize_B3_stall_region\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\"" {  } { { "db/ip/resize/submodules/bb_resize_b3.vhd" "thebb_resize_B3_stall_region" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b3.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iowr_bl_return_unnamed_resize14_resize194 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize " "Elaborating entity \"i_iowr_bl_return_unnamed_resize14_resize194\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize\"" {  } { { "db/ip/resize/submodules/bb_resize_b3_stall_region.vhd" "thei_iowr_bl_return_unnamed_resize14_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b3_stall_region.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_write resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize\|st_write:theiowr " "Elaborating entity \"st_write\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_iowr_bl_return_unnamed_resize14_resize194:thei_iowr_bl_return_unnamed_resize14_resize\|st_write:theiowr\"" {  } { { "db/ip/resize/submodules/i_iowr_bl_return_unnamed_resize14_resize194.vhd" "theiowr" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iowr_bl_return_unnamed_resize14_resize194.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_throttle_push_resize195 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize " "Elaborating entity \"i_acl_push_i1_throttle_push_resize195\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize\"" {  } { { "db/ip/resize/submodules/bb_resize_b3_stall_region.vhd" "thei_acl_push_i1_throttle_push_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b3_stall_region.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize\|acl_push:thei_acl_push_i1_throttle_push_resize196 " "Elaborating entity \"acl_push\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize\|acl_push:thei_acl_push_i1_throttle_push_resize196\"" {  } { { "db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize195.vhd" "thei_acl_push_i1_throttle_push_resize196" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize195.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize\|acl_push:thei_acl_push_i1_throttle_push_resize196\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize\|acl_push:thei_acl_push_i1_throttle_push_resize196\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/resize/submodules/acl_push.v" "fifo" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_push.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_throttle_push_resize_reg resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize\|i_acl_push_i1_throttle_push_resize_reg:thei_acl_push_i1_throttle_push_resize_reg " "Elaborating entity \"i_acl_push_i1_throttle_push_resize_reg\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize\|i_acl_push_i1_throttle_push_resize_reg:thei_acl_push_i1_throttle_push_resize_reg\"" {  } { { "db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize195.vhd" "thei_acl_push_i1_throttle_push_resize_reg" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_throttle_push_resize195.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_resize_B1_start resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start " "Elaborating entity \"bb_resize_B1_start\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\"" {  } { { "db/ip/resize/submodules/resize_function.vhd" "thebb_resize_B1_start" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_B1_start_merge resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|resize_B1_start_merge:theresize_B1_start_merge " "Elaborating entity \"resize_B1_start_merge\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|resize_B1_start_merge:theresize_B1_start_merge\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start.vhd" "theresize_B1_start_merge" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_B1_start_branch resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|resize_B1_start_branch:theresize_B1_start_branch " "Elaborating entity \"resize_B1_start_branch\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|resize_B1_start_branch:theresize_B1_start_branch\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start.vhd" "theresize_B1_start_branch" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_resize_B1_start_stall_region resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region " "Elaborating entity \"bb_resize_B1_start_stall_region\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start.vhd" "thebb_resize_B1_start_stall_region" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c1_wt_entry_resize_c1_enter_resize resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x " "Elaborating entity \"i_sfc_c1_wt_entry_resize_c1_enter_resize\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x " "Elaborating entity \"i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\"" {  } { { "db/ip/resize/submodules/i_sfc_c1_wt_entry_resize_c1_enter_resize.vhd" "thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c1_wt_entry_resize_c1_enter_resize.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|dspba_delay:redist3_sync_in_aunroll_x_in_i_valid_4\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" "redist3_sync_in_aunroll_x_in_i_valid_4" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|dspba_delay:redist1_i_mul_resize_vt_select_31_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|dspba_delay:redist1_i_mul_resize_vt_select_31_b_1\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" "redist1_i_mul_resize_vt_select_31_b_1" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_src_unnamed_resize5_resize28 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize " "Elaborating entity \"i_ffwd_src_unnamed_resize5_resize28\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" "thei_ffwd_src_unnamed_resize5_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize\|acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize5_resize28:thei_ffwd_src_unnamed_resize5_resize\|acl_ffwdsrc:thei_ffwd_src_unnamed_resize5_resize29\"" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize5_resize28.vhd" "thei_ffwd_src_unnamed_resize5_resize29" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize5_resize28.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_src_unnamed_resize4_resize26 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize4_resize26:thei_ffwd_src_unnamed_resize4_resize " "Elaborating entity \"i_ffwd_src_unnamed_resize4_resize26\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize4_resize26:thei_ffwd_src_unnamed_resize4_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" "thei_ffwd_src_unnamed_resize4_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize4_resize26:thei_ffwd_src_unnamed_resize4_resize\|acl_ffwdsrc:thei_ffwd_src_unnamed_resize4_resize27 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize4_resize26:thei_ffwd_src_unnamed_resize4_resize\|acl_ffwdsrc:thei_ffwd_src_unnamed_resize4_resize27\"" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize4_resize26.vhd" "thei_ffwd_src_unnamed_resize4_resize27" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize4_resize26.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_src_unnamed_resize3_resize24 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize3_resize24:thei_ffwd_src_unnamed_resize3_resize " "Elaborating entity \"i_ffwd_src_unnamed_resize3_resize24\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize3_resize24:thei_ffwd_src_unnamed_resize3_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" "thei_ffwd_src_unnamed_resize3_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_src_unnamed_resize2_resize22 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize " "Elaborating entity \"i_ffwd_src_unnamed_resize2_resize22\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" "thei_ffwd_src_unnamed_resize2_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize\|acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_sfc_logic_c1_wt_entry_resize_c1_enter_resize15:thei_sfc_logic_c1_wt_entry_resize_c1_enter_resize15_aunroll_x\|i_ffwd_src_unnamed_resize2_resize22:thei_ffwd_src_unnamed_resize2_resize\|acl_ffwdsrc:thei_ffwd_src_unnamed_resize2_resize23\"" {  } { { "db/ip/resize/submodules/i_ffwd_src_unnamed_resize2_resize22.vhd" "thei_ffwd_src_unnamed_resize2_resize23" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_ffwd_src_unnamed_resize2_resize22.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x\"" {  } { { "db/ip/resize/submodules/i_sfc_c1_wt_entry_resize_c1_enter_resize.vhd" "thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c1_wt_entry_resize_c1_enter_resize.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x\|acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x\|acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31\"" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30.vhd" "thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(68) " "Verilog HDL assignment warning at acl_enable_sink.v(68): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_enable_sink.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_enable_sink.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199726660 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(84) " "Verilog HDL assignment warning at acl_enable_sink.v(84): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_enable_sink.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_enable_sink.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199726660 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c1_wt_entry_resize_c1_enter_resize:thei_sfc_c1_wt_entry_resize_c1_enter_resize_aunroll_x|i_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize30:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c1_wt_entry_resize_c1_exit_resize31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_src_unnamed_resize7_resize32 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize " "Elaborating entity \"i_ffwd_src_unnamed_resize7_resize32\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_ffwd_src_unnamed_resize7_resize32:thei_ffwd_src_unnamed_resize7_resize\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "thei_ffwd_src_unnamed_resize7_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|acl_valid_fifo_counter:thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "thebubble_out_i_ffwd_src_unnamed_resize7_resize_1_reg" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_src_unnamed_resize8_resize34 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize " "Elaborating entity \"i_ffwd_src_unnamed_resize8_resize34\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_ffwd_src_unnamed_resize8_resize34:thei_ffwd_src_unnamed_resize8_resize\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "thei_ffwd_src_unnamed_resize8_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_ffwd_src_unnamed_resize9_resize36 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize " "Elaborating entity \"i_ffwd_src_unnamed_resize9_resize36\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_ffwd_src_unnamed_resize9_resize36:thei_ffwd_src_unnamed_resize9_resize\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "thei_ffwd_src_unnamed_resize9_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(150) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(150): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_valid_fifo_counter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_valid_fifo_counter.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199726718 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_valid_fifo_counter.v(154) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(154): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/resize/submodules/acl_valid_fifo_counter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_valid_fifo_counter.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199726718 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(232) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(232): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_valid_fifo_counter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_valid_fifo_counter.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199726718 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_valid_fifo_counter.v(234) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(234): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/resize/submodules/acl_valid_fifo_counter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_valid_fifo_counter.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199726718 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(143) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/resize/submodules/acl_valid_fifo_counter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_valid_fifo_counter.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706199726718 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(143) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/resize/submodules/acl_valid_fifo_counter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_valid_fifo_counter.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706199726718 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(143) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(143): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/resize/submodules/acl_valid_fifo_counter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_valid_fifo_counter.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1706199726718 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x_1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c0_wt_entry_resize_c0_enter_resize resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x " "Elaborating entity \"i_sfc_c0_wt_entry_resize_c0_enter_resize\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x " "Elaborating entity \"i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x\"" {  } { { "db/ip/resize/submodules/i_sfc_c0_wt_entry_resize_c0_enter_resize.vhd" "thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c0_wt_entry_resize_c0_enter_resize.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going783_resize6 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x\|i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize " "Elaborating entity \"i_acl_pipeline_keep_going783_resize6\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x\|i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4.vhd" "thei_acl_pipeline_keep_going783_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x\|i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize\|acl_pipeline:thei_acl_pipeline_keep_going783_resize7 " "Elaborating entity \"acl_pipeline\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x\|i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize\|acl_pipeline:thei_acl_pipeline_keep_going783_resize7\"" {  } { { "db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize6.vhd" "thei_acl_pipeline_keep_going783_resize7" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pipeline_keep_going783_resize6.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726750 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(51) " "Output port \"data_out\" at acl_pipeline.v(51) has no driver" {  } { { "db/ip/resize/submodules/acl_pipeline.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_pipeline.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706199726751 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x|i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize|acl_pipeline:thei_acl_pipeline_keep_going783_resize7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x\|i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize\|acl_pipeline:thei_acl_pipeline_keep_going783_resize7\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x\|i_acl_pipeline_keep_going783_resize6:thei_acl_pipeline_keep_going783_resize\|acl_pipeline:thei_acl_pipeline_keep_going783_resize7\|acl_staging_reg:asr\"" {  } { { "db/ip/resize/submodules/acl_pipeline.v" "asr" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_pipeline.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_notexitcond784_resize8 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x\|i_acl_push_i1_notexitcond784_resize8:thei_acl_push_i1_notexitcond784_resize " "Elaborating entity \"i_acl_push_i1_notexitcond784_resize8\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x\|i_acl_push_i1_notexitcond784_resize8:thei_acl_push_i1_notexitcond784_resize\"" {  } { { "db/ip/resize/submodules/i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4.vhd" "thei_acl_push_i1_notexitcond784_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x\|i_acl_push_i1_notexitcond784_resize8:thei_acl_push_i1_notexitcond784_resize\|acl_push:thei_acl_push_i1_notexitcond784_resize9 " "Elaborating entity \"acl_push\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_sfc_logic_c0_wt_entry_resize_c0_enter_resize4:thei_sfc_logic_c0_wt_entry_resize_c0_enter_resize4_aunroll_x\|i_acl_push_i1_notexitcond784_resize8:thei_acl_push_i1_notexitcond784_resize\|acl_push:thei_acl_push_i1_notexitcond784_resize9\"" {  } { { "db/ip/resize/submodules/i_acl_push_i1_notexitcond784_resize8.vhd" "thei_acl_push_i1_notexitcond784_resize9" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_notexitcond784_resize8.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x\"" {  } { { "db/ip/resize/submodules/i_sfc_c0_wt_entry_resize_c0_enter_resize.vhd" "thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_sfc_c0_wt_entry_resize_c0_enter_resize.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x\|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x\|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11\"" {  } { { "db/ip/resize/submodules/i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10.vhd" "thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(68) " "Verilog HDL assignment warning at acl_enable_sink.v(68): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_enable_sink.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_enable_sink.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199726794 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(84) " "Verilog HDL assignment warning at acl_enable_sink.v(84): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/resize/submodules/acl_enable_sink.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_enable_sink.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706199726794 "|quartus_compile|resize:resize_inst|resize_internal:resize_internal_inst|resize_function_wrapper:resize_internal|resize_function:theresize_function|bb_resize_B1_start:thebb_resize_B1_start|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region|i_sfc_c0_wt_entry_resize_c0_enter_resize:thei_sfc_c0_wt_entry_resize_c0_enter_resize_aunroll_x|i_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize10:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_resize_c0_exit_resize11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_B1_start_merge_reg resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|resize_B1_start_merge_reg:theresize_B1_start_merge_reg " "Elaborating entity \"resize_B1_start_merge_reg\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|resize_B1_start_merge_reg:theresize_B1_start_merge_reg\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "theresize_B1_start_merge_reg" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_throttle_pop_resize12 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize " "Elaborating entity \"i_acl_pop_i1_throttle_pop_resize12\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "thei_acl_pop_i1_throttle_pop_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_throttle_pop_resize_reg resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize\|i_acl_pop_i1_throttle_pop_resize_reg:thei_acl_pop_i1_throttle_pop_resize_reg " "Elaborating entity \"i_acl_pop_i1_throttle_pop_resize_reg\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_acl_pop_i1_throttle_pop_resize12:thei_acl_pop_i1_throttle_pop_resize\|i_acl_pop_i1_throttle_pop_resize_reg:thei_acl_pop_i1_throttle_pop_resize_reg\"" {  } { { "db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize12.vhd" "thei_acl_pop_i1_throttle_pop_resize_reg" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i1_throttle_pop_resize12.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iord_bl_do_unnamed_resize1_resize14 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x " "Elaborating entity \"i_iord_bl_do_unnamed_resize1_resize14\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x\"" {  } { { "db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" "thei_iord_bl_do_unnamed_resize1_resize_aunroll_x" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b1_start_stall_region.vhd" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_read resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x\|st_read:theiord " "Elaborating entity \"st_read\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B1_start:thebb_resize_B1_start\|bb_resize_B1_start_stall_region:thebb_resize_B1_start_stall_region\|i_iord_bl_do_unnamed_resize1_resize14:thei_iord_bl_do_unnamed_resize1_resize_aunroll_x\|st_read:theiord\"" {  } { { "db/ip/resize/submodules/i_iord_bl_do_unnamed_resize1_resize14.vhd" "theiord" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_iord_bl_do_unnamed_resize1_resize14.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_resize_B0_runOnce resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce " "Elaborating entity \"bb_resize_B0_runOnce\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\"" {  } { { "db/ip/resize/submodules/resize_function.vhd" "thebb_resize_B0_runOnce" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_B0_runOnce_branch resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|resize_B0_runOnce_branch:theresize_B0_runOnce_branch " "Elaborating entity \"resize_B0_runOnce_branch\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|resize_B0_runOnce_branch:theresize_B0_runOnce_branch\"" {  } { { "db/ip/resize/submodules/bb_resize_b0_runonce.vhd" "theresize_B0_runOnce_branch" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b0_runonce.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_resize_B0_runOnce_stall_region resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region " "Elaborating entity \"bb_resize_B0_runOnce_stall_region\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region\"" {  } { { "db/ip/resize/submodules/bb_resize_b0_runonce.vhd" "thebb_resize_B0_runOnce_stall_region" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b0_runonce.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_B0_runOnce_merge_reg resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region\|resize_B0_runOnce_merge_reg:theresize_B0_runOnce_merge_reg " "Elaborating entity \"resize_B0_runOnce_merge_reg\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region\|resize_B0_runOnce_merge_reg:theresize_B0_runOnce_merge_reg\"" {  } { { "db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd" "theresize_B0_runOnce_merge_reg" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_resize2 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_resize2:thei_acl_push_i1_wt_limpush_resize " "Elaborating entity \"i_acl_push_i1_wt_limpush_resize2\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_resize2:thei_acl_push_i1_wt_limpush_resize\"" {  } { { "db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd" "thei_acl_push_i1_wt_limpush_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_resize_reg resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_resize2:thei_acl_push_i1_wt_limpush_resize\|i_acl_push_i1_wt_limpush_resize_reg:thei_acl_push_i1_wt_limpush_resize_reg " "Elaborating entity \"i_acl_push_i1_wt_limpush_resize_reg\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_resize2:thei_acl_push_i1_wt_limpush_resize\|i_acl_push_i1_wt_limpush_resize_reg:thei_acl_push_i1_wt_limpush_resize_reg\"" {  } { { "db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize2.vhd" "thei_acl_push_i1_wt_limpush_resize_reg" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_push_i1_wt_limpush_resize2.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_resize0 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_resize0:thei_acl_pop_i1_wt_limpop_resize " "Elaborating entity \"i_acl_pop_i1_wt_limpop_resize0\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_resize0:thei_acl_pop_i1_wt_limpop_resize\"" {  } { { "db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd" "thei_acl_pop_i1_wt_limpop_resize" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b0_runonce_stall_region.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_resize_reg resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_resize0:thei_acl_pop_i1_wt_limpop_resize\|i_acl_pop_i1_wt_limpop_resize_reg:thei_acl_pop_i1_wt_limpop_resize_reg " "Elaborating entity \"i_acl_pop_i1_wt_limpop_resize_reg\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|bb_resize_B0_runOnce_stall_region:thebb_resize_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_resize0:thei_acl_pop_i1_wt_limpop_resize\|i_acl_pop_i1_wt_limpop_resize_reg:thei_acl_pop_i1_wt_limpop_resize_reg\"" {  } { { "db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize0.vhd" "thei_acl_pop_i1_wt_limpop_resize_reg" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/i_acl_pop_i1_wt_limpop_resize0.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resize_B0_runOnce_merge resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|resize_B0_runOnce_merge:theresize_B0_runOnce_merge " "Elaborating entity \"resize_B0_runOnce_merge\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B0_runOnce:thebb_resize_B0_runOnce\|resize_B0_runOnce_merge:theresize_B0_runOnce_merge\"" {  } { { "db/ip/resize/submodules/bb_resize_b0_runonce.vhd" "theresize_B0_runOnce_merge" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/bb_resize_b0_runonce.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "db/ip/resize/submodules/resize_function_wrapper.vhd" "thereset_wire_inst" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/resize_function_wrapper.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199726952 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1706199728342 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "component_partition " "Partition \"component_partition\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1706199728342 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1706199728342 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1706199728342 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706199732413 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1706199732510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199732633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "342 " "Implemented 342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "134 " "Implemented 134 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706199732843 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706199732843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706199732843 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1706199732843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706199732843 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "component_partition " "Starting Logic Optimization and Technology Mapping for Partition component_partition" {  } { { "quartus_compile.v" "resize_inst" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/quartus_compile.v" 77 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199732852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "component_partition " "Timing-Driven Synthesis is running on partition \"component_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706199734108 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "6 resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize\|acl_push:thei_acl_push_i1_throttle_push_resize196\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 6 logic cells for Maximum Fan-Out assignment on \"resize:resize_inst\|resize_internal:resize_internal_inst\|resize_function_wrapper:resize_internal\|resize_function:theresize_function\|bb_resize_B3:thebb_resize_B3\|bb_resize_B3_stall_region:thebb_resize_B3_stall_region\|i_acl_push_i1_throttle_push_resize195:thei_acl_push_i1_throttle_push_resize\|acl_push:thei_acl_push_i1_throttle_push_resize196\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/resize/submodules/acl_token_fifo_counter.v" "" { Text "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/db/ip/resize/submodules/acl_token_fifo_counter.v" 132 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1706199734910 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1706199734910 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2430 " "2430 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706199735001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4770 " "Implemented 4770 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "134 " "Implemented 134 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706199735059 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706199735059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4375 " "Implemented 4375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706199735059 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1706199735059 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "17 " "Implemented 17 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1706199735059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706199735059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/quartus_compile.map.smsg " "Generated suppressed messages file C:/intelFPGA/17.1/hls/examples/image_downsample/a.prj/quartus/quartus_compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199735482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5071 " "Peak virtual memory: 5071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706199736983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 19:52:16 2024 " "Processing ended: Thu Jan 25 19:52:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706199736983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706199736983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706199736983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706199736983 ""}
