{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679168449674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679168449675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 15:40:49 2023 " "Processing started: Sat Mar 18 15:40:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679168449675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679168449675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off johnpaul_chouery_vhdl5 -c johnpaul_chouery_vhdl5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off johnpaul_chouery_vhdl5 -c johnpaul_chouery_vhdl5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679168449675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679168450152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_comparator-arch " "Found design unit 1: johnpaul_chouery_comparator-arch" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679168457518 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_comparator " "Found entity 1: johnpaul_chouery_comparator" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679168457518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679168457518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "johnpaul_chouery_comparator " "Elaborating entity \"johnpaul_chouery_comparator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679168457579 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BplusOne johnpaul_chouery_comparator.vhd(39) " "VHDL Process Statement warning at johnpaul_chouery_comparator.vhd(39): signal \"BplusOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679168457615 "|johnpaul_chouery_comparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BplusOne johnpaul_chouery_comparator.vhd(42) " "VHDL Process Statement warning at johnpaul_chouery_comparator.vhd(42): signal \"BplusOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679168457615 "|johnpaul_chouery_comparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BplusOne johnpaul_chouery_comparator.vhd(45) " "VHDL Process Statement warning at johnpaul_chouery_comparator.vhd(45): signal \"BplusOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679168457615 "|johnpaul_chouery_comparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BplusOne johnpaul_chouery_comparator.vhd(48) " "VHDL Process Statement warning at johnpaul_chouery_comparator.vhd(48): signal \"BplusOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679168457616 "|johnpaul_chouery_comparator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BplusOne johnpaul_chouery_comparator.vhd(51) " "VHDL Process Statement warning at johnpaul_chouery_comparator.vhd(51): signal \"BplusOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679168457616 "|johnpaul_chouery_comparator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BplusOne johnpaul_chouery_comparator.vhd(20) " "VHDL Process Statement warning at johnpaul_chouery_comparator.vhd(20): inferring latch(es) for signal or variable \"BplusOne\", which holds its previous value in one or more paths through the process" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679168457616 "|johnpaul_chouery_comparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BplusOne\[0\] johnpaul_chouery_comparator.vhd(20) " "Inferred latch for \"BplusOne\[0\]\" at johnpaul_chouery_comparator.vhd(20)" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679168457616 "|johnpaul_chouery_comparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BplusOne\[1\] johnpaul_chouery_comparator.vhd(20) " "Inferred latch for \"BplusOne\[1\]\" at johnpaul_chouery_comparator.vhd(20)" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679168457616 "|johnpaul_chouery_comparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BplusOne\[2\] johnpaul_chouery_comparator.vhd(20) " "Inferred latch for \"BplusOne\[2\]\" at johnpaul_chouery_comparator.vhd(20)" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679168457616 "|johnpaul_chouery_comparator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BplusOne\[3\] johnpaul_chouery_comparator.vhd(20) " "Inferred latch for \"BplusOne\[3\]\" at johnpaul_chouery_comparator.vhd(20)" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679168457616 "|johnpaul_chouery_comparator"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BplusOne\[3\] " "Latch BplusOne\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[3\] " "Ports D and ENA on the latch are fed by the same signal B\[3\]" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679168458584 ""}  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679168458584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BplusOne\[2\] " "Latch BplusOne\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[2\] " "Ports D and ENA on the latch are fed by the same signal B\[2\]" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679168458584 ""}  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679168458584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BplusOne\[1\] " "Latch BplusOne\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[0\] " "Ports D and ENA on the latch are fed by the same signal B\[0\]" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679168458584 ""}  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679168458584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BplusOne\[0\] " "Latch BplusOne\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[0\] " "Ports D and ENA on the latch are fed by the same signal B\[0\]" {  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679168458584 ""}  } { { "johnpaul_chouery_comparator.vhd" "" { Text "P:/ECSE 222/New/VHDL5/johnpaul_chouery_comparator.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679168458584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679168458709 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679168459608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679168459608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679168459985 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679168459985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679168459985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679168459985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5084 " "Peak virtual memory: 5084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679168460175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 15:41:00 2023 " "Processing ended: Sat Mar 18 15:41:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679168460175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679168460175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679168460175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679168460175 ""}
