Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Aug 15 16:07:32 2021
| Host         : sjson running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vta_wrapper_timing_summary_routed.rpt -pb vta_wrapper_timing_summary_routed.pb -rpx vta_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : vta_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze
  Name    Max Paths  Min Paths
  ------  ---------  ---------
  Slow    Yes        Yes
  Fast    Yes        Yes


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations
--------  ----------------  --------------------------------------------------  ----------
TIMING-2  Critical Warning  Invalid primary clock source pin                    1
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1
PDRC-190  Warning           Suboptimally placed synchronized register chain     7

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
     -0.631       -5.660                     36                96628        0.007        0.000                      0                96628        3.000        0.000                       0                 26636


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_fpga_0                  {0.000 5.000}      10.000          100.000
vta_i/pll_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000
  clk_out1_vta_pll_clk_0    {0.000 5.000}      10.000          100.000
  clkfbout_vta_pll_clk_0    {0.000 5.000}      10.000          100.000


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
clk_fpga_0                                                                                                                                                                    7.845        0.000                       0                     1
vta_i/pll_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1
  clk_out1_vta_pll_clk_0         -0.631       -5.660                     36                96628        0.007        0.000                      0                96628        3.750        0.000                       0                 26631
  clkfbout_vta_pll_clk_0                                                                                                                                                      7.845        0.000                       0                     3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock
----------              ----------              --------
(none)                                          clk_out1_vta_pll_clk_0
(none)                  clk_out1_vta_pll_clk_0  clk_out1_vta_pll_clk_0


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock
----------              ----------              --------
(none)                  clkfbout_vta_pll_clk_0


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vta_i/processing_system/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  vta_i/pll_clk/inst/clk_in1
  To Clock:  vta_i/pll_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vta_i/pll_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vta_i/pll_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vta_pll_clk_0
  To Clock:  clk_out1_vta_pll_clk_0

Setup :           36  Failing Endpoints,  Worst Slack       -0.631ns,  Total Violation       -5.660ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.631ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_28/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 5.808ns (58.536%)  route 4.114ns (41.464%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 11.575 - 10.000 )
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.782     1.782    vta_i/compute_0/inst/ap_clk
    SLICE_X92Y92         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.518     2.300 r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/Q
                         net (fo=4, routed)           0.541     2.841    vta_i/compute_0/inst/ap_CS_fsm_state7_repN
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.363 r  vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.365    vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.883 r  vta_i/compute_0/inst/y_offset_1_V_reg_1055_reg/P[1]
                         net (fo=1, routed)           0.519     7.402    vta_i/compute_0/inst/grp_reset_mem_fu_429/P[1]
    SLICE_X95Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.526 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/add_ln37_reg_108[3]_i_4/O
                         net (fo=3, routed)           0.940     8.466    vta_i/compute_0/inst/grp_reset_mem_fu_429/grp_reset_mem_fu_429_range_V[1]
    SLICE_X94Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64/O
                         net (fo=1, routed)           0.000     8.590    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64_n_0
    SLICE_X94Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.103    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.260 f  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_47/CO[1]
                         net (fo=35, routed)          0.953    10.212    vta_i/compute_0/inst/grp_reset_mem_fu_429/icmp_ln37_fu_76_p2
    SLICE_X81Y91         LUT6 (Prop_lut6_I1_O)        0.332    10.544 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_28_i_17/O
                         net (fo=4, routed)           1.160    11.704    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_we0[7]
    RAMB36_X3Y17         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_28/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.575    11.575    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X3Y17         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_28/CLKARDCLK
                         clock pessimism              0.104    11.679
                         clock uncertainty           -0.074    11.605
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.073    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_28
  -------------------------------------------------------------------
                         required time                         11.073
                         arrival time                         -11.704
  -------------------------------------------------------------------
                         slack                                 -0.631

Slack (VIOLATED) :        -0.631ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_28/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 5.808ns (58.536%)  route 4.114ns (41.464%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 11.575 - 10.000 )
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.782     1.782    vta_i/compute_0/inst/ap_clk
    SLICE_X92Y92         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.518     2.300 r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/Q
                         net (fo=4, routed)           0.541     2.841    vta_i/compute_0/inst/ap_CS_fsm_state7_repN
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.363 r  vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.365    vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.883 r  vta_i/compute_0/inst/y_offset_1_V_reg_1055_reg/P[1]
                         net (fo=1, routed)           0.519     7.402    vta_i/compute_0/inst/grp_reset_mem_fu_429/P[1]
    SLICE_X95Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.526 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/add_ln37_reg_108[3]_i_4/O
                         net (fo=3, routed)           0.940     8.466    vta_i/compute_0/inst/grp_reset_mem_fu_429/grp_reset_mem_fu_429_range_V[1]
    SLICE_X94Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64/O
                         net (fo=1, routed)           0.000     8.590    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64_n_0
    SLICE_X94Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.103    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.260 f  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_47/CO[1]
                         net (fo=35, routed)          0.953    10.212    vta_i/compute_0/inst/grp_reset_mem_fu_429/icmp_ln37_fu_76_p2
    SLICE_X81Y91         LUT6 (Prop_lut6_I1_O)        0.332    10.544 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_28_i_17/O
                         net (fo=4, routed)           1.160    11.704    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_we0[7]
    RAMB36_X3Y17         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_28/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.575    11.575    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X3Y17         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_28/CLKARDCLK
                         clock pessimism              0.104    11.679
                         clock uncertainty           -0.074    11.605
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.073    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_28
  -------------------------------------------------------------------
                         required time                         11.073
                         arrival time                         -11.704
  -------------------------------------------------------------------
                         slack                                 -0.631

Slack (VIOLATED) :        -0.436ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_30/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        9.730ns  (logic 5.808ns (59.691%)  route 3.922ns (40.309%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 )
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.782     1.782    vta_i/compute_0/inst/ap_clk
    SLICE_X92Y92         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.518     2.300 r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/Q
                         net (fo=4, routed)           0.541     2.841    vta_i/compute_0/inst/ap_CS_fsm_state7_repN
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.363 r  vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.365    vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.883 r  vta_i/compute_0/inst/y_offset_1_V_reg_1055_reg/P[1]
                         net (fo=1, routed)           0.519     7.402    vta_i/compute_0/inst/grp_reset_mem_fu_429/P[1]
    SLICE_X95Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.526 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/add_ln37_reg_108[3]_i_4/O
                         net (fo=3, routed)           0.940     8.466    vta_i/compute_0/inst/grp_reset_mem_fu_429/grp_reset_mem_fu_429_range_V[1]
    SLICE_X94Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64/O
                         net (fo=1, routed)           0.000     8.590    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64_n_0
    SLICE_X94Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.103    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.260 f  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_47/CO[1]
                         net (fo=35, routed)          0.953    10.212    vta_i/compute_0/inst/grp_reset_mem_fu_429/icmp_ln37_fu_76_p2
    SLICE_X81Y91         LUT6 (Prop_lut6_I1_O)        0.332    10.544 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_28_i_17/O
                         net (fo=4, routed)           0.968    11.512    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_we0[7]
    RAMB36_X3Y18         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_30/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.578    11.578    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X3Y18         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_30/CLKARDCLK
                         clock pessimism              0.104    11.682
                         clock uncertainty           -0.074    11.608
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.076    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_30
  -------------------------------------------------------------------
                         required time                         11.076
                         arrival time                         -11.512
  -------------------------------------------------------------------
                         slack                                 -0.436

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_24/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        9.749ns  (logic 5.808ns (59.574%)  route 3.941ns (40.426%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 11.636 - 10.000 )
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.782     1.782    vta_i/compute_0/inst/ap_clk
    SLICE_X92Y92         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.518     2.300 r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/Q
                         net (fo=4, routed)           0.541     2.841    vta_i/compute_0/inst/ap_CS_fsm_state7_repN
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.363 r  vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.365    vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.883 r  vta_i/compute_0/inst/y_offset_1_V_reg_1055_reg/P[1]
                         net (fo=1, routed)           0.519     7.402    vta_i/compute_0/inst/grp_reset_mem_fu_429/P[1]
    SLICE_X95Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.526 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/add_ln37_reg_108[3]_i_4/O
                         net (fo=3, routed)           0.940     8.466    vta_i/compute_0/inst/grp_reset_mem_fu_429/grp_reset_mem_fu_429_range_V[1]
    SLICE_X94Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64/O
                         net (fo=1, routed)           0.000     8.590    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64_n_0
    SLICE_X94Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.103    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.260 f  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_47/CO[1]
                         net (fo=35, routed)          1.286    10.546    vta_i/compute_0/inst/grp_reset_mem_fu_429/icmp_ln37_fu_76_p2
    SLICE_X105Y79        LUT6 (Prop_lut6_I1_O)        0.332    10.878 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_24_i_17/O
                         net (fo=4, routed)           0.653    11.531    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_we0[6]
    RAMB36_X5Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_24/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.636    11.636    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X5Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_24/CLKARDCLK
                         clock pessimism              0.104    11.740
                         clock uncertainty           -0.074    11.666
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.134    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_24
  -------------------------------------------------------------------
                         required time                         11.134
                         arrival time                         -11.531
  -------------------------------------------------------------------
                         slack                                 -0.397

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_24/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        9.749ns  (logic 5.808ns (59.574%)  route 3.941ns (40.426%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 11.636 - 10.000 )
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.782     1.782    vta_i/compute_0/inst/ap_clk
    SLICE_X92Y92         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.518     2.300 r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/Q
                         net (fo=4, routed)           0.541     2.841    vta_i/compute_0/inst/ap_CS_fsm_state7_repN
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.363 r  vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.365    vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.883 r  vta_i/compute_0/inst/y_offset_1_V_reg_1055_reg/P[1]
                         net (fo=1, routed)           0.519     7.402    vta_i/compute_0/inst/grp_reset_mem_fu_429/P[1]
    SLICE_X95Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.526 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/add_ln37_reg_108[3]_i_4/O
                         net (fo=3, routed)           0.940     8.466    vta_i/compute_0/inst/grp_reset_mem_fu_429/grp_reset_mem_fu_429_range_V[1]
    SLICE_X94Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64/O
                         net (fo=1, routed)           0.000     8.590    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64_n_0
    SLICE_X94Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.103    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.260 f  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_47/CO[1]
                         net (fo=35, routed)          1.286    10.546    vta_i/compute_0/inst/grp_reset_mem_fu_429/icmp_ln37_fu_76_p2
    SLICE_X105Y79        LUT6 (Prop_lut6_I1_O)        0.332    10.878 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_24_i_17/O
                         net (fo=4, routed)           0.653    11.531    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_we0[6]
    RAMB36_X5Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_24/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.636    11.636    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X5Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_24/CLKARDCLK
                         clock pessimism              0.104    11.740
                         clock uncertainty           -0.074    11.666
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.134    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_24
  -------------------------------------------------------------------
                         required time                         11.134
                         arrival time                         -11.531
  -------------------------------------------------------------------
                         slack                                 -0.397

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_30/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 5.808ns (60.328%)  route 3.819ns (39.672%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 )
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.782     1.782    vta_i/compute_0/inst/ap_clk
    SLICE_X92Y92         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.518     2.300 r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/Q
                         net (fo=4, routed)           0.541     2.841    vta_i/compute_0/inst/ap_CS_fsm_state7_repN
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.363 r  vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.365    vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.883 r  vta_i/compute_0/inst/y_offset_1_V_reg_1055_reg/P[1]
                         net (fo=1, routed)           0.519     7.402    vta_i/compute_0/inst/grp_reset_mem_fu_429/P[1]
    SLICE_X95Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.526 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/add_ln37_reg_108[3]_i_4/O
                         net (fo=3, routed)           0.940     8.466    vta_i/compute_0/inst/grp_reset_mem_fu_429/grp_reset_mem_fu_429_range_V[1]
    SLICE_X94Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64/O
                         net (fo=1, routed)           0.000     8.590    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64_n_0
    SLICE_X94Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.103    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.260 f  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_47/CO[1]
                         net (fo=35, routed)          0.953    10.212    vta_i/compute_0/inst/grp_reset_mem_fu_429/icmp_ln37_fu_76_p2
    SLICE_X81Y91         LUT6 (Prop_lut6_I1_O)        0.332    10.544 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_28_i_17/O
                         net (fo=4, routed)           0.865    11.409    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_we0[7]
    RAMB36_X3Y18         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_30/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.578    11.578    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X3Y18         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_30/CLKARDCLK
                         clock pessimism              0.104    11.682
                         clock uncertainty           -0.074    11.608
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.076    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_30
  -------------------------------------------------------------------
                         required time                         11.076
                         arrival time                         -11.409
  -------------------------------------------------------------------
                         slack                                 -0.333

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 5.808ns (60.025%)  route 3.868ns (39.975%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 11.632 - 10.000 )
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.782     1.782    vta_i/compute_0/inst/ap_clk
    SLICE_X92Y92         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.518     2.300 r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/Q
                         net (fo=4, routed)           0.541     2.841    vta_i/compute_0/inst/ap_CS_fsm_state7_repN
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.363 r  vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.365    vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.883 r  vta_i/compute_0/inst/y_offset_1_V_reg_1055_reg/P[1]
                         net (fo=1, routed)           0.519     7.402    vta_i/compute_0/inst/grp_reset_mem_fu_429/P[1]
    SLICE_X95Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.526 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/add_ln37_reg_108[3]_i_4/O
                         net (fo=3, routed)           0.940     8.466    vta_i/compute_0/inst/grp_reset_mem_fu_429/grp_reset_mem_fu_429_range_V[1]
    SLICE_X94Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64/O
                         net (fo=1, routed)           0.000     8.590    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64_n_0
    SLICE_X94Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.103    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.260 f  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_47/CO[1]
                         net (fo=35, routed)          0.663     9.923    vta_i/compute_0/inst/grp_reset_mem_fu_429/icmp_ln37_fu_76_p2
    SLICE_X92Y91         LUT6 (Prop_lut6_I1_O)        0.332    10.255 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_4_i_17/O
                         net (fo=4, routed)           1.203    11.458    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_we0[1]
    RAMB36_X4Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.632    11.632    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/CLKARDCLK
                         clock pessimism              0.104    11.736
                         clock uncertainty           -0.074    11.662
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.130    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4
  -------------------------------------------------------------------
                         required time                         11.130
                         arrival time                         -11.458
  -------------------------------------------------------------------
                         slack                                 -0.328

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 5.808ns (60.025%)  route 3.868ns (39.975%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 11.632 - 10.000 )
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.782     1.782    vta_i/compute_0/inst/ap_clk
    SLICE_X92Y92         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.518     2.300 r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/Q
                         net (fo=4, routed)           0.541     2.841    vta_i/compute_0/inst/ap_CS_fsm_state7_repN
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.363 r  vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.365    vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.883 r  vta_i/compute_0/inst/y_offset_1_V_reg_1055_reg/P[1]
                         net (fo=1, routed)           0.519     7.402    vta_i/compute_0/inst/grp_reset_mem_fu_429/P[1]
    SLICE_X95Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.526 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/add_ln37_reg_108[3]_i_4/O
                         net (fo=3, routed)           0.940     8.466    vta_i/compute_0/inst/grp_reset_mem_fu_429/grp_reset_mem_fu_429_range_V[1]
    SLICE_X94Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64/O
                         net (fo=1, routed)           0.000     8.590    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64_n_0
    SLICE_X94Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.103    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.260 f  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_47/CO[1]
                         net (fo=35, routed)          0.663     9.923    vta_i/compute_0/inst/grp_reset_mem_fu_429/icmp_ln37_fu_76_p2
    SLICE_X92Y91         LUT6 (Prop_lut6_I1_O)        0.332    10.255 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_4_i_17/O
                         net (fo=4, routed)           1.203    11.458    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_we0[1]
    RAMB36_X4Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.632    11.632    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4/CLKARDCLK
                         clock pessimism              0.104    11.736
                         clock uncertainty           -0.074    11.662
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.130    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_4
  -------------------------------------------------------------------
                         required time                         11.130
                         arrival time                         -11.458
  -------------------------------------------------------------------
                         slack                                 -0.328

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_26/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 5.808ns (60.131%)  route 3.851ns (39.869%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 11.639 - 10.000 )
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.782     1.782    vta_i/compute_0/inst/ap_clk
    SLICE_X92Y92         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.518     2.300 r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/Q
                         net (fo=4, routed)           0.541     2.841    vta_i/compute_0/inst/ap_CS_fsm_state7_repN
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.363 r  vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.365    vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.883 r  vta_i/compute_0/inst/y_offset_1_V_reg_1055_reg/P[1]
                         net (fo=1, routed)           0.519     7.402    vta_i/compute_0/inst/grp_reset_mem_fu_429/P[1]
    SLICE_X95Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.526 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/add_ln37_reg_108[3]_i_4/O
                         net (fo=3, routed)           0.940     8.466    vta_i/compute_0/inst/grp_reset_mem_fu_429/grp_reset_mem_fu_429_range_V[1]
    SLICE_X94Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64/O
                         net (fo=1, routed)           0.000     8.590    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64_n_0
    SLICE_X94Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.103    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.260 f  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_47/CO[1]
                         net (fo=35, routed)          1.286    10.546    vta_i/compute_0/inst/grp_reset_mem_fu_429/icmp_ln37_fu_76_p2
    SLICE_X105Y79        LUT6 (Prop_lut6_I1_O)        0.332    10.878 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_24_i_17/O
                         net (fo=4, routed)           0.563    11.441    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_we0[6]
    RAMB36_X5Y15         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_26/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.639    11.639    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X5Y15         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_26/CLKARDCLK
                         clock pessimism              0.104    11.743
                         clock uncertainty           -0.074    11.669
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.137    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_26
  -------------------------------------------------------------------
                         required time                         11.137
                         arrival time                         -11.441
  -------------------------------------------------------------------
                         slack                                 -0.304

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_26/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_vta_pll_clk_0 rise@10.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 5.808ns (60.131%)  route 3.851ns (39.869%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 11.639 - 10.000 )
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.782     1.782    vta_i/compute_0/inst/ap_clk
    SLICE_X92Y92         FDRE                                         r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.518     2.300 r  vta_i/compute_0/inst/ap_CS_fsm_reg[6]_replica/Q
                         net (fo=4, routed)           0.541     2.841    vta_i/compute_0/inst/ap_CS_fsm_state7_repN
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_OPMODE[5]_PCOUT[47])
                                                      2.522     5.363 r  vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg/PCOUT[47]
                         net (fo=1, routed)           0.002     5.365    vta_i/compute_0/inst/y_offset_0_V_reg_1050_reg_n_106
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.883 r  vta_i/compute_0/inst/y_offset_1_V_reg_1055_reg/P[1]
                         net (fo=1, routed)           0.519     7.402    vta_i/compute_0/inst/grp_reset_mem_fu_429/P[1]
    SLICE_X95Y94         LUT3 (Prop_lut3_I2_O)        0.124     7.526 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/add_ln37_reg_108[3]_i_4/O
                         net (fo=3, routed)           0.940     8.466    vta_i/compute_0/inst/grp_reset_mem_fu_429/grp_reset_mem_fu_429_range_V[1]
    SLICE_X94Y90         LUT6 (Prop_lut6_I4_O)        0.124     8.590 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64/O
                         net (fo=1, routed)           0.000     8.590    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_64_n_0
    SLICE_X94Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.103 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58/CO[3]
                         net (fo=1, routed)           0.000     9.103    vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_58_n_0
    SLICE_X94Y91         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.260 f  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_0_i_47/CO[1]
                         net (fo=35, routed)          1.286    10.546    vta_i/compute_0/inst/grp_reset_mem_fu_429/icmp_ln37_fu_76_p2
    SLICE_X105Y79        LUT6 (Prop_lut6_I1_O)        0.332    10.878 r  vta_i/compute_0/inst/grp_reset_mem_fu_429/genblk1[1].ram_reg_24_i_17/O
                         net (fo=4, routed)           0.563    11.441    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/acc_mem_V_we0[6]
    RAMB36_X5Y15         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_26/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                     10.000    10.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.639    11.639    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/ap_clk
    RAMB36_X5Y15         RAMB36E1                                     r  vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_26/CLKARDCLK
                         clock pessimism              0.104    11.743
                         clock uncertainty           -0.074    11.669
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.137    vta_i/compute_0/inst/acc_mem_V_U/compute_acc_mem_V_ram_U/genblk1[1].ram_reg_26
  -------------------------------------------------------------------
                         required time                         11.137
                         arrival time                         -11.441
  -------------------------------------------------------------------
                         slack                                 -0.304





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/data_p1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.226ns (60.604%)  route 0.147ns (39.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.577     0.577    vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X55Y50         FDRE                                         r  vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.128     0.705 r  vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]/Q
                         net (fo=1, routed)           0.147     0.852    vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/data_p2[60]
    SLICE_X55Y49         LUT4 (Prop_lut4_I3_O)        0.098     0.950 r  vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/data_p1[60]_i_1/O
                         net (fo=1, routed)           0.000     0.950    vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/data_p1[60]_i_1_n_0
    SLICE_X55Y49         FDRE                                         r  vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/data_p1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.851     0.851    vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X55Y49         FDRE                                         r  vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/data_p1_reg[60]/C
                         clock pessimism              0.000     0.851
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092     0.943    vta_i/fetch_0/inst/fetch_ins_port_m_axi_U/bus_read/rs_rreq/data_p1_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.943
                         arrival time                           0.950
  -------------------------------------------------------------------
                         slack                                  0.007

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 vta_i/fetch_0/inst/fetch_CONTROL_BUS_s_axi_U/int_insn_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/fetch_0/inst/insn_count_read_reg_223_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.216%)  route 0.185ns (56.784%))
  Logic Levels:           0
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.553     0.553    vta_i/fetch_0/inst/fetch_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X51Y50         FDRE                                         r  vta_i/fetch_0/inst/fetch_CONTROL_BUS_s_axi_U/int_insn_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  vta_i/fetch_0/inst/fetch_CONTROL_BUS_s_axi_U/int_insn_count_reg[0]/Q
                         net (fo=3, routed)           0.185     0.879    vta_i/fetch_0/inst/insn_count[0]
    SLICE_X51Y49         FDRE                                         r  vta_i/fetch_0/inst/insn_count_read_reg_223_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.826     0.826    vta_i/fetch_0/inst/ap_clk
    SLICE_X51Y49         FDRE                                         r  vta_i/fetch_0/inst/insn_count_read_reg_223_reg[0]/C
                         clock pessimism              0.000     0.826
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.046     0.872    vta_i/fetch_0/inst/insn_count_read_reg_223_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.872
                         arrival time                           0.879
  -------------------------------------------------------------------
                         slack                                  0.007

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.106%)  route 0.217ns (62.894%))
  Logic Levels:           0
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.542     0.542    vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/aclk
    SLICE_X49Y74         FDRE                                         r  vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.128     0.670 r  vta_i/axi_smc0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i_reg[140]/Q
                         net (fo=1, routed)           0.217     0.887    vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIC1
    SLICE_X50Y71         RAMD32                                       r  vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.808     0.808    vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X50Y71         RAMD32                                       r  vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
                         clock pessimism             -0.005     0.803
    SLICE_X50Y71         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     0.864    vta_i/axi_smc0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.864
                         arrival time                           0.887
  -------------------------------------------------------------------
                         slack                                  0.023

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/dout_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.137%)  route 0.194ns (57.863%))
  Logic Levels:           0
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.552     0.552    vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X53Y17         FDRE                                         r  vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/dout_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/dout_buf_reg[16]/Q
                         net (fo=1, routed)           0.194     0.886    vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata_n_62
    SLICE_X49Y17         FDRE                                         r  vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.821     0.821    vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/ap_clk
    SLICE_X49Y17         FDRE                                         r  vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[16]/C
                         clock pessimism             -0.005     0.816
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.047     0.863    vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.863
                         arrival time                           0.886
  -------------------------------------------------------------------
                         slack                                  0.023

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/q_tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.088%)  route 0.211ns (59.912%))
  Logic Levels:           0
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.551     0.551    vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/aclk
    SLICE_X48Y21         FDRE                                         r  vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  vta_i/axi_smc0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i_reg[1075]/Q
                         net (fo=2, routed)           0.211     0.902    vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/mem_reg_0[16]
    SLICE_X53Y20         FDRE                                         r  vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/q_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.814     0.814    vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X53Y20         FDRE                                         r  vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/q_tmp_reg[16]/C
                         clock pessimism             -0.005     0.809
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.070     0.879    vta_i/load_0/inst/load_data_port_m_axi_U/bus_read/buff_rdata/q_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.879
                         arrival time                           0.902
  -------------------------------------------------------------------
                         slack                                  0.023

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/areset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.693%)  route 0.166ns (42.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.636     0.636    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X106Y50        FDCE                                         r  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDCE (Prop_fdce_C_Q)         0.128     0.764 f  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/Q
                         net (fo=1, routed)           0.166     0.929    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/aresetn_cdc
    SLICE_X106Y49        LUT1 (Prop_lut1_I0_O)        0.098     1.027 r  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/areset_i_1/O
                         net (fo=1, routed)           0.000     1.027    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/areset_i_1_n_0
    SLICE_X106Y49        FDRE                                         r  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/areset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.913     0.913    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/aclk
    SLICE_X106Y49        FDRE                                         r  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/areset_reg/C
                         clock pessimism              0.000     0.913
    SLICE_X106Y49        FDRE (Hold_fdre_C_D)         0.091     1.004    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/areset_reg
  -------------------------------------------------------------------
                         required time                         -1.004
                         arrival time                           1.027
  -------------------------------------------------------------------
                         slack                                  0.023

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/sect_addr_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.568%)  route 0.205ns (52.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.584     0.584    vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/ap_clk
    SLICE_X88Y51         FDRE                                         r  vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/sect_addr_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/sect_addr_buf_reg[2]/Q
                         net (fo=1, routed)           0.205     0.930    vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/sect_addr_buf_reg_n_0_[2]
    SLICE_X84Y49         LUT3 (Prop_lut3_I0_O)        0.045     0.975 r  vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/could_multi_bursts.araddr_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     0.975    vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/araddr_tmp[2]
    SLICE_X84Y49         FDRE                                         r  vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.859     0.859    vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/ap_clk
    SLICE_X84Y49         FDRE                                         r  vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]/C
                         clock pessimism              0.000     0.859
    SLICE_X84Y49         FDRE (Hold_fdre_C_D)         0.092     0.951    vta_i/compute_0/inst/compute_uop_port_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.951
                         arrival time                           0.975
  -------------------------------------------------------------------
                         slack                                  0.024

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 vta_i/store_0/inst/lshr_ln584_reg_687_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/store_0/inst/trunc_ln584_2_reg_692_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.663%)  route 0.197ns (58.337%))
  Logic Levels:           0
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.635     0.635    vta_i/store_0/inst/ap_clk
    SLICE_X52Y101        FDRE                                         r  vta_i/store_0/inst/lshr_ln584_reg_687_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  vta_i/store_0/inst/lshr_ln584_reg_687_reg[48]/Q
                         net (fo=1, routed)           0.197     0.974    vta_i/store_0/inst/lshr_ln584_reg_687[48]
    SLICE_X49Y102        FDRE                                         r  vta_i/store_0/inst/trunc_ln584_2_reg_692_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.911     0.911    vta_i/store_0/inst/ap_clk
    SLICE_X49Y102        FDRE                                         r  vta_i/store_0/inst/trunc_ln584_2_reg_692_reg[48]/C
                         clock pessimism             -0.009     0.902
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.046     0.948    vta_i/store_0/inst/trunc_ln584_2_reg_692_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.948
                         arrival time                           0.974
  -------------------------------------------------------------------
                         slack                                  0.025

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.477%)  route 0.118ns (45.523%))
  Logic Levels:           0
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.656     0.656    vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     0.797 r  vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.118     0.915    vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[19]
    SLICE_X28Y99         FDRE                                         r  vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.845     0.845    vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                         clock pessimism             -0.005     0.840
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.046     0.886    vta_i/axi_xbar/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.886
                         arrival time                           0.915
  -------------------------------------------------------------------
                         slack                                  0.029

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 vta_i/store_0/inst/lshr_ln584_reg_687_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/store_0/inst/trunc_ln584_2_reg_692_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_vta_pll_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vta_pll_clk_0 rise@0.000ns - clk_out1_vta_pll_clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.959%)  route 0.163ns (56.041%))
  Logic Levels:           0
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.635     0.635    vta_i/store_0/inst/ap_clk
    SLICE_X52Y101        FDRE                                         r  vta_i/store_0/inst/lshr_ln584_reg_687_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.128     0.763 r  vta_i/store_0/inst/lshr_ln584_reg_687_reg[49]/Q
                         net (fo=1, routed)           0.163     0.926    vta_i/store_0/inst/lshr_ln584_reg_687[49]
    SLICE_X49Y102        FDRE                                         r  vta_i/store_0/inst/trunc_ln584_2_reg_692_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.911     0.911    vta_i/store_0/inst/ap_clk
    SLICE_X49Y102        FDRE                                         r  vta_i/store_0/inst/trunc_ln584_2_reg_692_reg[49]/C
                         clock pessimism             -0.009     0.902
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)        -0.007     0.895    vta_i/store_0/inst/trunc_ln584_2_reg_692_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.895
                         arrival time                           0.926
  -------------------------------------------------------------------
                         slack                                  0.031





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vta_pll_clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y17      vta_i/compute_0/inst/grp_gemm_fu_411/mul_ln1352_101_reg_10798_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y8       vta_i/compute_0/inst/grp_gemm_fu_411/mul_ln1352_103_reg_10803_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y26      vta_i/compute_0/inst/grp_gemm_fu_411/mul_ln1352_105_reg_10808_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y18      vta_i/compute_0/inst/grp_gemm_fu_411/mul_ln1352_107_reg_10813_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y14      vta_i/compute_0/inst/grp_gemm_fu_411/mul_ln1352_109_reg_10818_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y30      vta_i/compute_0/inst/grp_gemm_fu_411/mul_ln1352_111_reg_10823_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y56      vta_i/compute_0/inst/grp_gemm_fu_411/mul_ln1352_113_reg_10828_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y56      vta_i/compute_0/inst/grp_gemm_fu_411/mul_ln1352_115_reg_10833_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y48      vta_i/compute_0/inst/grp_gemm_fu_411/mul_ln1352_117_reg_10838_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y42      vta_i/compute_0/inst/grp_gemm_fu_411/mul_ln1352_119_reg_10843_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y41     vta_i/axi_smc0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vta_pll_clk_0
  To Clock:  clkfbout_vta_pll_clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vta_pll_clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   vta_i/pll_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:
  To Clock:  clk_out1_vta_pll_clk_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vta_i/processing_system/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  vta_i/processing_system/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           4.064     4.064    vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.124     4.188 r  vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.188    vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y26          FDRE                                         r  vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.644     1.644    vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y26          FDRE                                         r  vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vta_i/processing_system/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.045ns (2.469%)  route 1.778ns (97.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  vta_i/processing_system/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.778     1.778    vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.823    vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y26          FDRE                                         r  vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.880     0.880    vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y26          FDRE                                         r  vta_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_vta_pll_clk_0
  To Clock:  clk_out1_vta_pll_clk_0

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.894ns  (logic 0.580ns (7.347%)  route 7.314ns (92.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.907     1.907    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     2.363 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          6.322     8.685    vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X110Y42        LUT1 (Prop_lut1_I0_O)        0.124     8.809 f  vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.992     9.801    vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X109Y37        FDCE                                         f  vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.696     1.696    vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X109Y37        FDCE                                         r  vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.894ns  (logic 0.580ns (7.347%)  route 7.314ns (92.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.907     1.907    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     2.363 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          6.322     8.685    vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X110Y42        LUT1 (Prop_lut1_I0_O)        0.124     8.809 f  vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.992     9.801    vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X109Y37        FDCE                                         f  vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.696     1.696    vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X109Y37        FDCE                                         r  vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.894ns  (logic 0.580ns (7.347%)  route 7.314ns (92.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.907     1.907    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     2.363 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          6.322     8.685    vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X110Y42        LUT1 (Prop_lut1_I0_O)        0.124     8.809 f  vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.992     9.801    vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X109Y37        FDCE                                         f  vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.696     1.696    vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X109Y37        FDCE                                         r  vta_i/axi_smc0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.882ns  (logic 0.580ns (7.358%)  route 7.302ns (92.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.907     1.907    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     2.363 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          6.521     8.884    vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X106Y50        LUT1 (Prop_lut1_I0_O)        0.124     9.008 f  vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.782     9.789    vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X101Y50        FDCE                                         f  vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.609     1.609    vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X101Y50        FDCE                                         r  vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.882ns  (logic 0.580ns (7.358%)  route 7.302ns (92.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.907     1.907    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     2.363 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          6.521     8.884    vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X106Y50        LUT1 (Prop_lut1_I0_O)        0.124     9.008 f  vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.782     9.789    vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X101Y50        FDCE                                         f  vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.609     1.609    vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X101Y50        FDCE                                         r  vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.882ns  (logic 0.580ns (7.358%)  route 7.302ns (92.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.907     1.907    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     2.363 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          6.521     8.884    vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X106Y50        LUT1 (Prop_lut1_I0_O)        0.124     9.008 f  vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.782     9.789    vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X101Y50        FDCE                                         f  vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.609     1.609    vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X101Y50        FDCE                                         r  vta_i/axi_smc0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 vta_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.115ns  (logic 0.580ns (7.147%)  route 7.535ns (92.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.654     1.654    vta_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X48Y29         FDRE                                         r  vta_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.456     2.110 f  vta_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         7.535     9.645    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X66Y102        LUT1 (Prop_lut1_I0_O)        0.124     9.769 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     9.769    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X66Y102        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.716     1.716    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X66Y102        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 0.609ns (7.944%)  route 7.057ns (92.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.907     1.907    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     2.363 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          6.521     8.884    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X106Y50        LUT1 (Prop_lut1_I0_O)        0.153     9.037 f  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     9.573    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X106Y50        FDCE                                         f  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.684     1.684    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X106Y50        FDCE                                         r  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 0.609ns (7.944%)  route 7.057ns (92.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.907     1.907    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     2.363 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          6.521     8.884    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X106Y50        LUT1 (Prop_lut1_I0_O)        0.153     9.037 f  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     9.573    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X106Y50        FDCE                                         f  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.684     1.684    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X106Y50        FDCE                                         r  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 0.609ns (7.944%)  route 7.057ns (92.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.907     1.907    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     2.363 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          6.521     8.884    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X106Y50        LUT1 (Prop_lut1_I0_O)        0.153     9.037 f  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     9.573    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X106Y50        FDCE                                         f  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770     1.770    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       1.684     1.684    vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X106Y50        FDCE                                         r  vta_i/axi_smc0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.183ns (26.779%)  route 0.500ns (73.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.661     0.661    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          0.324     1.126    vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y107        LUT1 (Prop_lut1_I0_O)        0.042     1.168 f  vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.344    vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X59Y107        FDCE                                         f  vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.932     0.932    vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y107        FDCE                                         r  vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.183ns (26.779%)  route 0.500ns (73.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.661     0.661    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          0.324     1.126    vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y107        LUT1 (Prop_lut1_I0_O)        0.042     1.168 f  vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.344    vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X59Y107        FDCE                                         f  vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.932     0.932    vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y107        FDCE                                         r  vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.183ns (26.779%)  route 0.500ns (73.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.661     0.661    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          0.324     1.126    vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y107        LUT1 (Prop_lut1_I0_O)        0.042     1.168 f  vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.344    vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X59Y107        FDCE                                         f  vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.932     0.932    vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y107        FDCE                                         r  vta_i/axi_smc0/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.184%)  route 0.553ns (74.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.661     0.661    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          0.368     1.171    vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.216 f  vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.184     1.400    vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X56Y107        FDCE                                         f  vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.932     0.932    vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y107        FDCE                                         r  vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.184%)  route 0.553ns (74.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.661     0.661    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          0.368     1.171    vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.216 f  vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.184     1.400    vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X56Y107        FDCE                                         f  vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.932     0.932    vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y107        FDCE                                         r  vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.184%)  route 0.553ns (74.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.661     0.661    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          0.368     1.171    vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.216 f  vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.184     1.400    vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X56Y107        FDCE                                         f  vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.932     0.932    vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y107        FDCE                                         r  vta_i/axi_smc0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.180%)  route 0.553ns (74.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.661     0.661    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          0.324     1.126    vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.171 f  vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.229     1.400    vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X60Y107        FDCE                                         f  vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.933     0.933    vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y107        FDCE                                         r  vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.180%)  route 0.553ns (74.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.661     0.661    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          0.324     1.126    vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.171 f  vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.229     1.400    vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X60Y107        FDCE                                         f  vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.933     0.933    vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y107        FDCE                                         r  vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.180%)  route 0.553ns (74.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.661     0.661    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          0.324     1.126    vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.171 f  vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.229     1.400    vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X60Y107        FDCE                                         f  vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.933     0.933    vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y107        FDCE                                         r  vta_i/axi_smc0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_vta_pll_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.184ns (23.943%)  route 0.584ns (76.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.661     0.661    vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y104        FDRE                                         r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  vta_i/axi_smc0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=41, routed)          0.391     1.193    vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X65Y100        LUT1 (Prop_lut1_I0_O)        0.043     1.236 f  vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.194     1.430    vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X65Y100        FDCE                                         f  vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    vta_i/pll_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    vta_i/pll_clk/inst/clk_out1_vta_pll_clk_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  vta_i/pll_clk/inst/clkout1_buf/O
                         net (fo=26695, routed)       0.935     0.935    vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y100        FDCE                                         r  vta_i/axi_smc0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vta_pll_clk_0
  To Clock:

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vta_pll_clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vta_pll_clk_0 fall edge)
                                                      5.000     5.000 f
    BUFGCTRL_X0Y18       BUFG                         0.000     5.000 f  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     6.980    vta_i/pll_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.287     2.693 f  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     4.899    vta_i/pll_clk/inst/clkfbout_vta_pll_clk_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.000 f  vta_i/pll_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     6.980    vta_i/pll_clk/inst/clkfbout_buf_vta_pll_clk_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vta_pll_clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.026ns (1.864%)  route 1.369ns (98.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vta_pll_clk_0 rise edge)
                                                      0.000     0.000 r
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  vta_i/processing_system/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.395    -0.722 r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.696    -0.026    vta_i/pll_clk/inst/clkfbout_vta_pll_clk_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vta_i/pll_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.672     0.672    vta_i/pll_clk/inst/clkfbout_buf_vta_pll_clk_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  vta_i/pll_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





