

================================================================
== Synthesis Summary Report of 'matmul_partition'
================================================================
+ General Information: 
    * Date:           Mon Jul 21 16:25:52 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        component_array_partition_block_cyclic
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+------------+-----+
    |                         Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |          |           |            |     |
    |                         & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP   |     FF    |     LUT    | URAM|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+------------+-----+
    |+ matmul_partition                                      |     -|  0.00|     1083|  1.083e+04|         -|     1084|     -|        no|  5 (1%)|  60 (27%)|  9183 (8%)|  7450 (14%)|    -|
    | + matmul_partition_Pipeline_readA                      |     -|  0.00|      259|  2.590e+03|         -|      259|     -|        no|       -|         -|  173 (~0%)|   350 (~0%)|    -|
    |  o readA                                               |     -|  7.30|      257|  2.570e+03|         3|        1|   256|       yes|       -|         -|          -|           -|    -|
    | + matmul_partition_Pipeline_readB                      |     -|  0.00|      259|  2.590e+03|         -|      259|     -|        no|       -|         -|  203 (~0%)|   372 (~0%)|    -|
    |  o readB                                               |     -|  7.30|      257|  2.570e+03|         3|        1|   256|       yes|       -|         -|          -|           -|    -|
    | + matmul_partition_Pipeline_loop2_lreorder1_lreorder2  |     -|  0.25|      266|  2.660e+03|         -|      266|     -|        no|       -|  45 (20%)|  4885 (4%)|   2801 (5%)|    -|
    |  o loop2_lreorder1_lreorder2                           |     -|  7.30|      264|  2.640e+03|        10|        1|   256|       yes|       -|         -|          -|           -|    -|
    | + matmul_partition_Pipeline_writeC                     |     -|  0.00|      261|  2.610e+03|         -|      261|     -|        no|       -|         -|  176 (~0%)|   349 (~0%)|    -|
    |  o writeC                                              |     -|  7.30|      259|  2.590e+03|         5|        1|   256|       yes|       -|         -|          -|           -|    -|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------+
| Interface     | Register | Offset | Width | Access | Description          |
+---------------+----------+--------+-------+--------+----------------------+
| s_axi_control | in1_1    | 0x10   | 32    | W      | Data signal of in1   |
| s_axi_control | in1_2    | 0x14   | 32    | W      | Data signal of in1   |
| s_axi_control | in2_1    | 0x1c   | 32    | W      | Data signal of in2   |
| s_axi_control | in2_2    | 0x20   | 32    | W      | Data signal of in2   |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r |
+---------------+----------+--------+-------+--------+----------------------+

* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| dim       | ap_none | in        | 32       |
| rep_count | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------+
| Argument  | Direction | Datatype |
+-----------+-----------+----------+
| in1       | inout     | int*     |
| in2       | inout     | int*     |
| out_r     | inout     | int*     |
| dim       | in        | int      |
| rep_count | in        | int      |
+-----------+-----------+----------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+-----------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                           |
+-----------+---------------+-----------+----------+-----------------------------------+
| in1       | m_axi_gmem    | interface |          | channel=0                         |
| in1       | s_axi_control | register  | offset   | name=in1_1 offset=0x10 range=32   |
| in1       | s_axi_control | register  | offset   | name=in1_2 offset=0x14 range=32   |
| in2       | m_axi_gmem    | interface |          | channel=0                         |
| in2       | s_axi_control | register  | offset   | name=in2_1 offset=0x1c range=32   |
| in2       | s_axi_control | register  | offset   | name=in2_2 offset=0x20 range=32   |
| out_r     | m_axi_gmem    | interface |          | channel=0                         |
| out_r     | s_axi_control | register  | offset   | name=out_r_1 offset=0x28 range=32 |
| out_r     | s_axi_control | register  | offset   | name=out_r_2 offset=0x2c range=32 |
| dim       | dim           | port      |          |                                   |
| rep_count | rep_count     | port      |          |                                   |
+-----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+--------+------------------------------+
| HW Interface | Direction | Length   | Width | Loop   | Loop Location                |
+--------------+-----------+----------+-------+--------+------------------------------+
| m_axi_gmem   | read      | variable | 32    | readA  | ../matmul_partition.cpp:46:5 |
| m_axi_gmem   | read      | variable | 32    | readB  | ../matmul_partition.cpp:57:5 |
| m_axi_gmem   | write     | variable | 32    | writeC | ../matmul_partition.cpp:91:5 |
+--------------+-----------+----------+-------+--------+------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+-------------------------------+-----------+--------------+----------+--------+------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location               | Direction | Burst Status | Length   | Loop   | Loop Location                | Resolution | Problem                                                                                               |
+--------------+----------+-------------------------------+-----------+--------------+----------+--------+------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | in1      | ../matmul_partition.cpp:52:25 | read      | Widen Fail   |          | readA  | ../matmul_partition.cpp:46:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | in1      | ../matmul_partition.cpp:52:25 | read      | Inferred     | variable | readA  | ../matmul_partition.cpp:46:5 |            |                                                                                                       |
| m_axi_gmem   | in2      | ../matmul_partition.cpp:63:25 | read      | Widen Fail   |          | readB  | ../matmul_partition.cpp:57:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | in2      | ../matmul_partition.cpp:63:25 | read      | Inferred     | variable | readB  | ../matmul_partition.cpp:57:5 |            |                                                                                                       |
| m_axi_gmem   | out_r    | ../matmul_partition.cpp:97:20 | write     | Widen Fail   |          | writeC | ../matmul_partition.cpp:91:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | out_r    | ../matmul_partition.cpp:97:20 | write     | Inferred     | variable | writeC | ../matmul_partition.cpp:91:5 |            |                                                                                                       |
+--------------+----------+-------------------------------+-----------+--------------+----------+--------+------------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+---------------+-----------+--------------------------+---------+
| Name                                                   | DSP | Pragma | Variable      | Op        | Impl                     | Latency |
+--------------------------------------------------------+-----+--------+---------------+-----------+--------------------------+---------+
| + matmul_partition                                     | 60  |        |               |           |                          |         |
|   mul_32s_32s_32_2_1_U129                              | 3   |        | mul           | mul       | auto                     | 1       |
|   icmp_ln46_fu_377_p2                                  |     |        | icmp_ln46     | setgt     | auto                     | 0       |
|   empty_26_fu_433_p2                                   |     |        | empty_26      | setgt     | auto                     | 0       |
|   smax_fu_438_p3                                       |     |        | smax          | select    | auto_sel                 | 0       |
|   mul_31ns_32ns_63_2_1_U127                            | 4   |        | bound         | mul       | auto                     | 1       |
|   empty_27_fu_445_p2                                   |     |        | empty_27      | setgt     | auto                     | 0       |
|   smax2_fu_450_p3                                      |     |        | smax2         | select    | auto_sel                 | 0       |
|   mul_31ns_63ns_94_5_1_U128                            | 8   |        | bound6        | mul       | auto                     | 4       |
|   empty_28_fu_485_p3                                   |     |        | empty_28      | select    | auto_sel                 | 0       |
|  + matmul_partition_Pipeline_readA                     | 0   |        |               |           |                          |         |
|    icmp_ln46_fu_389_p2                                 |     |        | icmp_ln46     | seteq     | auto                     | 0       |
|    add_ln46_fu_395_p2                                  |     |        | add_ln46      | add       | fabric                   | 0       |
|    icmp_ln48_fu_418_p2                                 |     |        | icmp_ln48     | seteq     | auto                     | 0       |
|    add_ln50_fu_423_p2                                  |     |        | add_ln50      | add       | fabric                   | 0       |
|    j_5_fu_429_p3                                       |     |        | j_5           | select    | auto_sel                 | 0       |
|    i_2_fu_445_p3                                       |     |        | i_2           | select    | auto_sel                 | 0       |
|    add_ln52_fu_465_p2                                  |     |        | add_ln52      | add       | fabric                   | 0       |
|    j_6_fu_481_p2                                       |     |        | j_6           | add       | fabric                   | 0       |
|  + matmul_partition_Pipeline_readB                     | 0   |        |               |           |                          |         |
|    icmp_ln57_fu_387_p2                                 |     |        | icmp_ln57     | seteq     | auto                     | 0       |
|    add_ln57_fu_392_p2                                  |     |        | add_ln57      | add       | fabric                   | 0       |
|    icmp_ln59_fu_401_p2                                 |     |        | icmp_ln59     | seteq     | auto                     | 0       |
|    add_ln61_fu_432_p2                                  |     |        | add_ln61      | add       | fabric                   | 0       |
|    j_fu_406_p3                                         |     |        | j             | select    | auto_sel                 | 0       |
|    i_fu_438_p3                                         |     |        | i             | select    | auto_sel                 | 0       |
|    add_ln63_fu_451_p2                                  |     |        | add_ln63      | add       | fabric                   | 0       |
|    j_3_fu_466_p2                                       |     |        | j_3           | add       | fabric                   | 0       |
|  + matmul_partition_Pipeline_loop2_lreorder1_lreorder2 | 45  |        |               |           |                          |         |
|    icmp_ln75_fu_819_p2                                 |     |        | icmp_ln75     | seteq     | auto                     | 0       |
|    icmp_ln67_fu_770_p2                                 |     |        | icmp_ln67     | seteq     | auto                     | 0       |
|    add_ln67_fu_775_p2                                  |     |        | add_ln67      | add       | fabric                   | 0       |
|    icmp_ln70_fu_784_p2                                 |     |        | icmp_ln70     | seteq     | auto                     | 0       |
|    select_ln67_fu_827_p3                               |     |        | select_ln67   | select    | auto_sel                 | 0       |
|    icmp_ln75_1_fu_834_p2                               |     |        | icmp_ln75_1   | seteq     | auto                     | 0       |
|    select_ln67_1_fu_839_p3                             |     |        | select_ln67_1 | select    | auto_sel                 | 0       |
|    add_ln70_fu_846_p2                                  |     |        | add_ln70      | add       | fabric                   | 0       |
|    or_ln70_fu_852_p2                                   |     |        | or_ln70       | or        | auto                     | 0       |
|    select_ln70_fu_857_p3                               |     |        | select_ln70   | select    | auto_sel                 | 0       |
|    select_ln70_1_fu_865_p3                             |     |        | select_ln70_1 | select    | auto_sel                 | 0       |
|    sparsemux_33_4_32_1_1_U59                           |     |        | tmp           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_31_4_32_1_1_U60                           |     |        | tmp_1         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_29_4_32_1_1_U61                           |     |        | tmp_2         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_27_4_32_1_1_U62                           |     |        | tmp_3         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_25_4_32_1_1_U63                           |     |        | tmp_4         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_23_4_32_1_1_U64                           |     |        | tmp_5         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_21_4_32_1_1_U65                           |     |        | tmp_6         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_19_4_32_1_1_U66                           |     |        | tmp_7         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_17_3_32_1_1_U67                           |     |        | tmp_8         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_15_3_32_1_1_U68                           |     |        | tmp_9         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_13_3_32_1_1_U69                           |     |        | tmp_s         | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_11_3_32_1_1_U70                           |     |        | tmp_10        | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_32_1_1_U57                            |     |        | tmp_11        | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_7_2_32_1_1_U58                            |     |        | tmp_12        | sparsemux | onehotencoding_realdef   | 0       |
|    icmp_ln81_fu_949_p2                                 |     |        | icmp_ln81     | seteq     | auto                     | 0       |
|    select_ln81_fu_1014_p3                              |     |        | select_ln81   | select    | auto_sel                 | 0       |
|    mul_32s_32s_32_2_1_U45                              | 3   |        | mul_ln81      | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U46                              | 3   |        | mul_ln81_1    | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U47                              | 3   |        | mul_ln81_2    | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U48                              | 3   |        | mul_ln81_3    | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U49                              | 3   |        | mul_ln81_4    | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U50                              | 3   |        | mul_ln81_5    | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U51                              | 3   |        | mul_ln81_7    | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U52                              | 3   |        | mul_ln81_8    | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U53                              | 3   |        | mul_ln81_9    | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U42                              | 3   |        | mul_ln81_10   | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U54                              | 3   |        | mul_ln81_11   | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U55                              | 3   |        | mul_ln81_12   | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U43                              | 3   |        | mul_ln81_13   | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U56                              | 3   |        | mul_ln81_14   | mul       | auto                     | 1       |
|    mul_32s_32s_32_2_1_U44                              | 3   |        | mul_ln81_15   | mul       | auto                     | 1       |
|    add_ln81_1_fu_1583_p2                               |     |        | add_ln81_1    | add       | fabric                   | 0       |
|    add_ln81_4_fu_1597_p2                               |     |        | add_ln81_4    | add       | fabric                   | 0       |
|    add_ln81_7_fu_1607_p2                               |     |        | add_ln81_7    | add       | fabric                   | 0       |
|    add_ln81_8_fu_1611_p2                               |     |        | add_ln81_8    | add       | fabric                   | 0       |
|    add_ln81_11_fu_1569_p2                              |     |        | add_ln81_11   | add       | fabric                   | 0       |
|    add_ln83_fu_955_p2                                  |     |        | add_ln83      | add       | fabric                   | 0       |
|    add_ln75_fu_961_p2                                  |     |        | add_ln75      | add       | fabric                   | 0       |
|    add_ln70_1_fu_789_p2                                |     |        | add_ln70_1    | add       | fabric                   | 0       |
|    select_ln70_2_fu_795_p3                             |     |        | select_ln70_2 | select    | auto_sel                 | 0       |
|  + matmul_partition_Pipeline_writeC                    | 0   |        |               |           |                          |         |
|    icmp_ln91_fu_137_p2                                 |     |        | icmp_ln91     | setlt     | auto                     | 0       |
|    add_ln91_fu_143_p2                                  |     |        | add_ln91      | add       | fabric                   | 0       |
|    icmp_ln93_fu_160_p2                                 |     |        | icmp_ln93     | seteq     | auto                     | 0       |
|    add_ln95_fu_165_p2                                  |     |        | add_ln95      | add       | fabric                   | 0       |
|    i_1_fu_171_p3                                       |     |        | i_1           | select    | auto_sel                 | 0       |
|    j_1_fu_179_p3                                       |     |        | j_1           | select    | auto_sel                 | 0       |
|    add_ln97_fu_203_p2                                  |     |        | add_ln97      | add       | fabric                   | 0       |
|    j_2_fu_209_p2                                       |     |        | j_2           | add       | fabric                   | 0       |
+--------------------------------------------------------+-----+--------+---------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+--------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| Name               | Usage        | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                    |              |           |      |      |        |          |      |         | Banks            |
+--------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| + matmul_partition |              |           | 5    | 0    |        |          |      |         |                  |
|   control_s_axi_U  | interface    | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U     | interface    | m_axi     | 4    |      |        |          |      |         |                  |
|   A_U              | ram_1p array |           |      |      |        | A        | auto | 1       | 32, 16, 1        |
|   A_1_U            | ram_1p array |           |      |      |        | A_1      | auto | 1       | 32, 16, 1        |
|   A_2_U            | ram_1p array |           |      |      |        | A_2      | auto | 1       | 32, 16, 1        |
|   A_3_U            | ram_1p array |           |      |      |        | A_3      | auto | 1       | 32, 16, 1        |
|   A_4_U            | ram_1p array |           |      |      |        | A_4      | auto | 1       | 32, 16, 1        |
|   A_5_U            | ram_1p array |           |      |      |        | A_5      | auto | 1       | 32, 16, 1        |
|   A_6_U            | ram_1p array |           |      |      |        | A_6      | auto | 1       | 32, 16, 1        |
|   A_7_U            | ram_1p array |           |      |      |        | A_7      | auto | 1       | 32, 16, 1        |
|   A_8_U            | ram_1p array |           |      |      |        | A_8      | auto | 1       | 32, 16, 1        |
|   A_9_U            | ram_1p array |           |      |      |        | A_9      | auto | 1       | 32, 16, 1        |
|   A_10_U           | ram_1p array |           |      |      |        | A_10     | auto | 1       | 32, 16, 1        |
|   A_11_U           | ram_1p array |           |      |      |        | A_11     | auto | 1       | 32, 16, 1        |
|   A_12_U           | ram_1p array |           |      |      |        | A_12     | auto | 1       | 32, 16, 1        |
|   A_13_U           | ram_1p array |           |      |      |        | A_13     | auto | 1       | 32, 16, 1        |
|   A_14_U           | ram_1p array |           |      |      |        | A_14     | auto | 1       | 32, 16, 1        |
|   A_15_U           | ram_1p array |           |      |      |        | A_15     | auto | 1       | 32, 16, 1        |
|   B_U              | ram_1p array |           |      |      |        | B        | auto | 1       | 32, 16, 1        |
|   B_1_U            | ram_1p array |           |      |      |        | B_1      | auto | 1       | 32, 16, 1        |
|   B_2_U            | ram_1p array |           |      |      |        | B_2      | auto | 1       | 32, 16, 1        |
|   B_3_U            | ram_1p array |           |      |      |        | B_3      | auto | 1       | 32, 16, 1        |
|   B_4_U            | ram_1p array |           |      |      |        | B_4      | auto | 1       | 32, 16, 1        |
|   B_5_U            | ram_1p array |           |      |      |        | B_5      | auto | 1       | 32, 16, 1        |
|   B_6_U            | ram_1p array |           |      |      |        | B_6      | auto | 1       | 32, 16, 1        |
|   B_7_U            | ram_1p array |           |      |      |        | B_7      | auto | 1       | 32, 16, 1        |
|   B_8_U            | ram_1p array |           |      |      |        | B_8      | auto | 1       | 32, 16, 1        |
|   B_9_U            | ram_1p array |           |      |      |        | B_9      | auto | 1       | 32, 16, 1        |
|   B_10_U           | ram_1p array |           |      |      |        | B_10     | auto | 1       | 32, 16, 1        |
|   B_11_U           | ram_1p array |           |      |      |        | B_11     | auto | 1       | 32, 16, 1        |
|   B_12_U           | ram_1p array |           |      |      |        | B_12     | auto | 1       | 32, 16, 1        |
|   B_13_U           | ram_1p array |           |      |      |        | B_13     | auto | 1       | 32, 16, 1        |
|   B_14_U           | ram_1p array |           |      |      |        | B_14     | auto | 1       | 32, 16, 1        |
|   B_15_U           | ram_1p array |           |      |      |        | B_15     | auto | 1       | 32, 16, 1        |
|   C_U              | ram_1p array |           | 2    |      |        | C        | auto | 1       | 32, 256, 1       |
+--------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------+------------------------------------------------+
| Type            | Options                                 | Location                                       |
+-----------------+-----------------------------------------+------------------------------------------------+
| interface       | m_axi port = in1 depth = 256            | ../matmul_partition.cpp:25 in matmul_partition |
| interface       | m_axi port = in2 depth = 256            | ../matmul_partition.cpp:26 in matmul_partition |
| interface       | m_axi port = out_r depth = 256          | ../matmul_partition.cpp:27 in matmul_partition |
| array_partition | variable = A dim = 1 cyclic factor = 16 | ../matmul_partition.cpp:34 in matmul_partition |
| array_partition | variable = B dim = 1 block factor = 16  | ../matmul_partition.cpp:37 in matmul_partition |
| loop_tripcount  | min = c_dim* c_dim max = c_dim * c_dim  | ../matmul_partition.cpp:47 in matmul_partition |
| loop_tripcount  | min = c_dim* c_dim max = c_dim * c_dim  | ../matmul_partition.cpp:58 in matmul_partition |
| loop_tripcount  | min = 1 max = 1                         | ../matmul_partition.cpp:68 in matmul_partition |
| loop_tripcount  | min = c_dim max = c_dim                 | ../matmul_partition.cpp:71 in matmul_partition |
| loop_tripcount  | min = c_dim max = c_dim                 | ../matmul_partition.cpp:76 in matmul_partition |
| loop_tripcount  | min = c_dim* c_dim max = c_dim * c_dim  | ../matmul_partition.cpp:92 in matmul_partition |
+-----------------+-----------------------------------------+------------------------------------------------+


