// Seed: 2458995264
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input tri id_2,
    output tri module_0,
    input supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    input wand id_8,
    input supply1 id_9,
    output wand id_10
);
  assign id_6 = id_7 != id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    output uwire id_3,
    input supply0 id_4
    , id_9,
    input wor id_5,
    input wand id_6,
    input supply1 id_7
);
  integer id_10;
  tri id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_1,
      id_11,
      id_6,
      id_11,
      id_3,
      id_7,
      id_2,
      id_5,
      id_11
  );
  always @(posedge id_6) id_11 = id_6;
endmodule
