Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec  3 10:11:20 2022
| Host         : BLD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Motor_Driver_timing_summary_routed.rpt -pb Motor_Driver_timing_summary_routed.pb -rpx Motor_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : Motor_Driver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   16          
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (103)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SW0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.893        0.000                      0                  150        0.245        0.000                      0                  150        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.893        0.000                      0                  150        0.245        0.000                      0                  150        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 Counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.766ns (21.594%)  route 2.781ns (78.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Counter_reg[19]/Q
                         net (fo=4, routed)           1.275     6.931    Counter_reg[19]
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  Counter[0]_i_4/O
                         net (fo=1, routed)           0.444     7.499    Counter[0]_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  Counter[0]_i_1/O
                         net (fo=20, routed)          1.062     8.685    Counter[0]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  Counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.501    14.842    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[16]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.579    Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 Counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.766ns (21.594%)  route 2.781ns (78.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Counter_reg[19]/Q
                         net (fo=4, routed)           1.275     6.931    Counter_reg[19]
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  Counter[0]_i_4/O
                         net (fo=1, routed)           0.444     7.499    Counter[0]_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  Counter[0]_i_1/O
                         net (fo=20, routed)          1.062     8.685    Counter[0]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  Counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.501    14.842    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[17]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.579    Counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 Counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.766ns (21.594%)  route 2.781ns (78.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Counter_reg[19]/Q
                         net (fo=4, routed)           1.275     6.931    Counter_reg[19]
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  Counter[0]_i_4/O
                         net (fo=1, routed)           0.444     7.499    Counter[0]_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  Counter[0]_i_1/O
                         net (fo=20, routed)          1.062     8.685    Counter[0]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  Counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.501    14.842    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[18]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.579    Counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 Counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.766ns (21.594%)  route 2.781ns (78.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Counter_reg[19]/Q
                         net (fo=4, routed)           1.275     6.931    Counter_reg[19]
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  Counter[0]_i_4/O
                         net (fo=1, routed)           0.444     7.499    Counter[0]_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  Counter[0]_i_1/O
                         net (fo=20, routed)          1.062     8.685    Counter[0]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  Counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.501    14.842    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[19]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y25         FDRE (Setup_fdre_C_R)       -0.524    14.579    Counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 Counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.766ns (21.788%)  route 2.750ns (78.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Counter_reg[19]/Q
                         net (fo=4, routed)           1.275     6.931    Counter_reg[19]
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  Counter[0]_i_4/O
                         net (fo=1, routed)           0.444     7.499    Counter[0]_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  Counter[0]_i_1/O
                         net (fo=20, routed)          1.031     8.654    Counter[0]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  Counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.506    14.847    CLK_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Counter_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.548    Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 Counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.766ns (21.788%)  route 2.750ns (78.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Counter_reg[19]/Q
                         net (fo=4, routed)           1.275     6.931    Counter_reg[19]
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  Counter[0]_i_4/O
                         net (fo=1, routed)           0.444     7.499    Counter[0]_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  Counter[0]_i_1/O
                         net (fo=20, routed)          1.031     8.654    Counter[0]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  Counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.506    14.847    CLK_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Counter_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.548    Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 Counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.766ns (21.788%)  route 2.750ns (78.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Counter_reg[19]/Q
                         net (fo=4, routed)           1.275     6.931    Counter_reg[19]
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  Counter[0]_i_4/O
                         net (fo=1, routed)           0.444     7.499    Counter[0]_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  Counter[0]_i_1/O
                         net (fo=20, routed)          1.031     8.654    Counter[0]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  Counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.506    14.847    CLK_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Counter_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.548    Counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 Counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.766ns (21.788%)  route 2.750ns (78.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Counter_reg[19]/Q
                         net (fo=4, routed)           1.275     6.931    Counter_reg[19]
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  Counter[0]_i_4/O
                         net (fo=1, routed)           0.444     7.499    Counter[0]_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  Counter[0]_i_1/O
                         net (fo=20, routed)          1.031     8.654    Counter[0]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  Counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.506    14.847    CLK_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  Counter_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_R)       -0.524    14.548    Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.963ns (25.471%)  route 2.818ns (74.529%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.625     5.146    CLK_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  count_reg_reg[25]/Q
                         net (fo=7, routed)           1.124     6.689    count_reg[25]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.296     6.985 r  cycle_A_reg[19]_i_16/O
                         net (fo=1, routed)           0.641     7.626    cycle_A_reg[19]_i_16_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.750 r  cycle_A_reg[19]_i_4/O
                         net (fo=5, routed)           0.674     8.424    cycle_A_reg[19]_i_4_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.124     8.548 r  FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.379     8.927    FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.504    14.845    CLK_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)       -0.031    15.039    FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 Counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.766ns (23.614%)  route 2.478ns (76.386%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  Counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  Counter_reg[19]/Q
                         net (fo=4, routed)           1.275     6.931    Counter_reg[19]
    SLICE_X62Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.055 f  Counter[0]_i_4/O
                         net (fo=1, routed)           0.444     7.499    Counter[0]_i_4_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.623 r  Counter[0]_i_1/O
                         net (fo=20, routed)          0.759     8.382    Counter[0]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  Counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.503    14.844    CLK_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  Counter_reg[10]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.524    14.545    Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg_reg[3]/Q
                         net (fo=3, routed)           0.082     1.688    count_reg[3]
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.815 r  count_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    in6[4]
    SLICE_X62Y24         FDRE                                         r  count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.850     1.977    CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg_reg[5]/Q
                         net (fo=3, routed)           0.089     1.695    count_reg[5]
    SLICE_X62Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.819 r  count_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.819    in6[6]
    SLICE_X62Y25         FDRE                                         r  count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.850     1.977    CLK_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  count_reg_reg[6]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter1_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    counter1_reg_n_0_[3]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  counter1_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.825    counter1_reg[0]_i_2_n_4
    SLICE_X65Y28         FDRE                                         r  counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  counter1_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    counter1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.469    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  counter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter1_reg[4]/Q
                         net (fo=1, routed)           0.105     1.715    counter1_reg_n_0_[4]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  counter1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    counter1_reg[4]_i_1_n_7
    SLICE_X65Y29         FDRE                                         r  counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  counter1_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    counter1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter1_reg[2]/Q
                         net (fo=1, routed)           0.109     1.719    counter1_reg_n_0_[2]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  counter1_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.830    counter1_reg[0]_i_2_n_5
    SLICE_X65Y28         FDRE                                         r  counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  counter1_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    counter1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    CLK_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter1_reg[11]/Q
                         net (fo=2, routed)           0.117     1.728    counter1_reg[11]
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    counter1_reg[8]_i_1_n_4
    SLICE_X65Y30         FDRE                                         r  counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    CLK_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  counter1_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    counter1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.308ns (76.633%)  route 0.094ns (23.367%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg_reg[4]/Q
                         net (fo=3, routed)           0.085     1.691    count_reg[4]
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.804 r  count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.813    count_reg_reg[4]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.867 r  count_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    in6[5]
    SLICE_X62Y25         FDRE                                         r  count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.850     1.977    CLK_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  count_reg_reg[5]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.604    count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.287ns (77.997%)  route 0.081ns (22.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg_reg[2]/Q
                         net (fo=3, routed)           0.081     1.687    count_reg[2]
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.833 r  count_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    in6[3]
    SLICE_X62Y24         FDRE                                         r  count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.850     1.977    CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  count_reg_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.469    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  counter1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter1_reg[7]/Q
                         net (fo=2, routed)           0.120     1.730    counter1_reg[7]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    counter1_reg[4]_i_1_n_4
    SLICE_X65Y29         FDRE                                         r  counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    CLK_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  counter1_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    counter1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter1_reg[15]/Q
                         net (fo=11, routed)          0.120     1.732    p_0_in__0[0]
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    counter1_reg[12]_i_1_n_4
    SLICE_X65Y31         FDRE                                         r  counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.857     1.984    CLK_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  counter1_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   Counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   Counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   Counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   Counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   Counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   Counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   Counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   Counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   Counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   Counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   Counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   Counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   Counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   Counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DirB_reg/G
                            (positive level-sensitive latch)
  Destination:            FwB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.007ns  (logic 4.478ns (49.712%)  route 4.529ns (50.288%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         LDCE                         0.000     0.000 r  DirB_reg/G
    SLICE_X60Y29         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  DirB_reg/Q
                         net (fo=2, routed)           2.857     3.706    BkB_OBUF
    SLICE_X65Y93         LUT1 (Prop_lut1_I0_O)        0.124     3.830 r  FwB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     5.502    FwB_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505     9.007 r  FwB_OBUF_inst/O
                         net (fo=0)                   0.000     9.007    FwB
    H1                                                                r  FwB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DirA_reg/G
                            (positive level-sensitive latch)
  Destination:            FwA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.517ns  (logic 4.480ns (52.597%)  route 4.037ns (47.403%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         LDCE                         0.000     0.000 r  DirA_reg/G
    SLICE_X60Y29         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  DirA_reg/Q
                         net (fo=2, routed)           2.365     3.214    BkA_OBUF
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124     3.338 r  FwA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     5.010    FwA_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.507     8.517 r  FwA_OBUF_inst/O
                         net (fo=0)                   0.000     8.517    FwA
    K2                                                                r  FwA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DirB_reg/G
                            (positive level-sensitive latch)
  Destination:            BkB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.340ns  (logic 4.339ns (52.027%)  route 4.001ns (47.973%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         LDCE                         0.000     0.000 r  DirB_reg/G
    SLICE_X60Y29         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  DirB_reg/Q
                         net (fo=2, routed)           4.001     4.850    BkB_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     8.340 r  BkB_OBUF_inst/O
                         net (fo=0)                   0.000     8.340    BkB
    G2                                                                r  BkB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in3_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 4.707ns (58.775%)  route 3.302ns (41.225%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in3_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  in3_reg[3]/Q
                         net (fo=6, routed)           0.908     1.737    in3[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.150     1.887 r  e_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.394     4.281    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.728     8.009 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     8.009    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DirA_reg/G
                            (positive level-sensitive latch)
  Destination:            BkA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.357ns (55.058%)  route 3.557ns (44.942%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         LDCE                         0.000     0.000 r  DirA_reg/G
    SLICE_X60Y29         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  DirA_reg/Q
                         net (fo=2, routed)           3.557     4.406    BkA_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     7.914 r  BkA_OBUF_inst/O
                         net (fo=0)                   0.000     7.914    BkA
    J2                                                                r  BkA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.778ns  (logic 4.720ns (60.687%)  route 3.058ns (39.313%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in2_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  in2_reg[3]/Q
                         net (fo=6, routed)           0.938     1.767    in2[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.153     1.920 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.119     4.040    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.738     7.778 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     7.778    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in3_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 4.723ns (61.445%)  route 2.963ns (38.555%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in3_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  in3_reg[3]/Q
                         net (fo=6, routed)           0.908     1.737    in3[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.150     1.887 r  e_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.056     3.942    f_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.744     7.686 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     7.686    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.375ns  (logic 4.694ns (63.643%)  route 2.681ns (36.357%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  in0_reg[3]/Q
                         net (fo=5, routed)           0.974     1.803    in1[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.150     1.953 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.707     3.660    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.715     7.375 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     7.375    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.296ns  (logic 4.482ns (61.436%)  route 2.813ns (38.564%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  in0_reg[3]/Q
                         net (fo=5, routed)           0.974     1.803    in1[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.927 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.840     3.766    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.296 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     7.296    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.489ns (62.536%)  route 2.689ns (37.464%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in2_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  in2_reg[3]/Q
                         net (fo=6, routed)           0.938     1.767    in2[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     1.891 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.751     3.642    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.178 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     7.178    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            in2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.455ns  (logic 0.221ns (15.187%)  route 1.234ns (84.813%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=4, routed)           1.234     1.455    SW0_IBUF
    SLICE_X64Y25         LDCE                                         r  in2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            in0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.608ns  (logic 0.266ns (16.542%)  route 1.342ns (83.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW0_IBUF_inst/O
                         net (fo=4, routed)           1.230     1.451    SW0_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.496 r  in0_reg[3]_i_1/O
                         net (fo=1, routed)           0.112     1.608    in0_reg[3]_i_1_n_0
    SLICE_X64Y25         LDCE                                         r  in0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.525ns (72.311%)  route 0.584ns (27.689%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  in0_reg[3]/Q
                         net (fo=5, routed)           0.189     0.433    in1[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.045     0.478 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.395     0.873    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.109 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     2.109    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in3_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.525ns (70.973%)  route 0.624ns (29.027%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in3_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  in3_reg[3]/Q
                         net (fo=6, routed)           0.233     0.477    in3[3]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.045     0.522 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.391     0.913    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.149 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     2.149    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in3_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.570ns (73.018%)  route 0.580ns (26.982%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in3_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  in3_reg[3]/Q
                         net (fo=6, routed)           0.223     0.467    in3[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.048     0.515 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     0.872    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.278     2.150 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     2.150    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in3_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.519ns (70.188%)  route 0.645ns (29.812%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in3_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  in3_reg[3]/Q
                         net (fo=6, routed)           0.223     0.467    in3[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.512 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.423     0.934    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.164 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.581ns (69.634%)  route 0.689ns (30.366%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  in0_reg[3]/Q
                         net (fo=5, routed)           0.189     0.433    in1[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.043     0.476 r  e_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.501     0.976    f_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.294     2.270 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     2.270    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in3_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.589ns (67.487%)  route 0.766ns (32.513%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in3_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  in3_reg[3]/Q
                         net (fo=6, routed)           0.233     0.477    in3[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.045     0.522 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.532     1.055    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.300     2.355 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     2.355    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.566ns (66.021%)  route 0.806ns (33.979%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X64Y25         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  in0_reg[3]/Q
                         net (fo=5, routed)           0.189     0.433    in1[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.043     0.476 r  e_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.617     1.093    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.279     2.371 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     2.371    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DirA_reg/G
                            (positive level-sensitive latch)
  Destination:            BkA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.460ns (56.822%)  route 1.110ns (43.178%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         LDCE                         0.000     0.000 r  DirA_reg/G
    SLICE_X60Y29         LDCE (EnToQ_ldce_G_Q)        0.251     0.251 r  DirA_reg/Q
                         net (fo=2, routed)           1.110     1.361    BkA_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.209     2.570 r  BkA_OBUF_inst/O
                         net (fo=0)                   0.000     2.570    BkA
    J2                                                                r  BkA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 4.336ns (55.079%)  route 3.537ns (44.921%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter1_reg[15]/Q
                         net (fo=11, routed)          1.143     6.747    p_0_in__0[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.152     6.899 r  e_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.394     9.293    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.728    13.021 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    13.021    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.759ns  (logic 4.347ns (56.028%)  route 3.412ns (43.972%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.629     5.150    CLK_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  counter1_reg[16]/Q
                         net (fo=11, routed)          1.293     6.899    p_0_in__0[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.153     7.052 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.119     9.171    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.738    12.910 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    12.910    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.550ns  (logic 4.352ns (57.640%)  route 3.198ns (42.360%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter1_reg[15]/Q
                         net (fo=11, routed)          1.143     6.747    p_0_in__0[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.152     6.899 r  e_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.056     8.955    f_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.744    12.698 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    12.698    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_A_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.532ns  (logic 3.972ns (52.737%)  route 3.560ns (47.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  PWM_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  PWM_A_reg/Q
                         net (fo=1, routed)           3.560     9.154    ENB_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    12.670 r  ENB_OBUF_inst/O
                         net (fo=0)                   0.000    12.670    ENB
    L2                                                                r  ENB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_A_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 3.961ns (53.955%)  route 3.380ns (46.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.628     5.149    CLK_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  PWM_A_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  PWM_A_reg_lopt_replica/Q
                         net (fo=1, routed)           3.380     8.985    PWM_A_reg_lopt_replica_1
    J1                   OBUF (Prop_obuf_I_O)         3.505    12.490 r  ENA_OBUF_inst/O
                         net (fo=0)                   0.000    12.490    ENA
    J1                                                                r  ENA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 4.320ns (60.085%)  route 2.870ns (39.915%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  counter1_reg[15]/Q
                         net (fo=11, routed)          0.994     6.598    p_0_in__0[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.150     6.748 r  an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.876     8.624    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    12.339 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.339    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.181ns  (logic 4.321ns (60.170%)  route 2.860ns (39.830%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter1_reg[15]/Q
                         net (fo=11, routed)          1.153     6.757    p_0_in__0[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.150     6.907 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.707     8.614    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.715    12.329 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    12.329    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.116ns (57.490%)  route 3.043ns (42.510%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.629     5.150    CLK_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  counter1_reg[16]/Q
                         net (fo=11, routed)          1.293     6.899    p_0_in__0[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.023 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.751     8.773    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.309 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    12.309    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 4.109ns (57.864%)  route 2.992ns (42.136%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter1_reg[15]/Q
                         net (fo=11, routed)          1.153     6.757    p_0_in__0[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.881 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.840     8.720    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.250 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    12.250    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 4.115ns (58.712%)  route 2.894ns (41.288%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  counter1_reg[15]/Q
                         net (fo=11, routed)          1.143     6.747    p_0_in__0[0]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.871 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.751     8.622    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.157 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    12.157    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_A_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.209ns (38.184%)  route 0.338ns (61.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.584     1.467    CLK_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=12, routed)          0.338     1.969    state_reg[0]
    SLICE_X60Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.014 r  cycle_A_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.014    cycle_A[19]
    SLICE_X60Y26         LDCE                                         r  cycle_A_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DirA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.231ns (42.116%)  route 0.317ns (57.884%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.586     1.469    CLK_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  count_reg_reg[26]/Q
                         net (fo=5, routed)           0.148     1.758    count_reg[26]
    SLICE_X60Y29         LUT5 (Prop_lut5_I3_O)        0.045     1.803 r  DirA_reg_i_4/O
                         net (fo=1, routed)           0.054     1.857    DirA_reg_i_4_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  DirA_reg_i_1/O
                         net (fo=1, routed)           0.116     2.018    DirA
    SLICE_X60Y29         LDCE                                         r  DirA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DirB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.207ns (33.545%)  route 0.410ns (66.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.584     1.467    CLK_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.210     1.841    state_reg[1]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.043     1.884 r  DirB_reg_i_1/O
                         net (fo=1, routed)           0.200     2.084    DirB
    SLICE_X60Y29         LDCE                                         r  DirB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.386ns (68.827%)  route 0.628ns (31.173%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter1_reg[16]/Q
                         net (fo=11, routed)          0.300     1.913    p_0_in__0[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.958 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.286    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.486 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.486    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.410ns (66.777%)  route 0.701ns (33.223%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  counter1_reg[16]/Q
                         net (fo=11, routed)          0.369     1.982    p_0_in__0[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.027 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.360    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.584 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.584    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.422ns (66.820%)  route 0.706ns (33.180%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter1_reg[15]/Q
                         net (fo=11, routed)          0.316     1.928    p_0_in__0[0]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.973 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.391     2.363    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.600 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     3.600    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.454ns (67.678%)  route 0.694ns (32.322%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter1_reg[16]/Q
                         net (fo=11, routed)          0.300     1.913    p_0_in__0[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.043     1.956 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.351    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.621 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.621    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.422ns (64.881%)  route 0.770ns (35.119%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter1_reg[16]/Q
                         net (fo=11, routed)          0.375     1.988    p_0_in__0[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.045     2.033 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.395     2.428    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.664 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     3.664    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.461ns (64.571%)  route 0.802ns (35.429%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  counter1_reg[16]/Q
                         net (fo=11, routed)          0.369     1.982    p_0_in__0[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.043     2.025 r  an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.433     2.458    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     3.735 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.735    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.462ns (64.517%)  route 0.804ns (35.483%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter1_reg[16]/Q
                         net (fo=11, routed)          0.447     2.060    p_0_in__0[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.043     2.103 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     2.460    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.738 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     3.738    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IPS2
                            (input port)
  Destination:            sensRight_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.742ns  (logic 1.572ns (20.307%)  route 6.170ns (79.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  IPS2 (IN)
                         net (fo=0)                   0.000     0.000    IPS2
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  IPS2_IBUF_inst/O
                         net (fo=1, routed)           6.170     7.618    IPS2_IBUF
    SLICE_X58Y32         LUT1 (Prop_lut1_I0_O)        0.124     7.742 r  sensRight_i_1/O
                         net (fo=1, routed)           0.000     7.742    sensRight_i_1_n_0
    SLICE_X58Y32         FDRE                                         r  sensRight_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510     4.851    CLK_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  sensRight_reg/C

Slack:                    inf
  Source:                 IPS1
                            (input port)
  Destination:            sensLeft_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.080ns  (logic 1.572ns (22.207%)  route 5.508ns (77.793%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  IPS1 (IN)
                         net (fo=0)                   0.000     0.000    IPS1
    B16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  IPS1_IBUF_inst/O
                         net (fo=1, routed)           5.508     6.956    IPS1_IBUF
    SLICE_X58Y32         LUT1 (Prop_lut1_I0_O)        0.124     7.080 r  sensLeft_i_1/O
                         net (fo=1, routed)           0.000     7.080    p_0_in
    SLICE_X58Y32         FDRE                                         r  sensLeft_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510     4.851    CLK_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  sensLeft_reg/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.577ns (37.405%)  route 2.639ns (62.595%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW0_IBUF_inst/O
                         net (fo=4, routed)           2.639     4.092    SW0_IBUF
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.216 r  FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.216    FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.504     4.845    CLK_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 cycle_A_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            PWM_A_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 1.592ns (48.507%)  route 1.690ns (51.493%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         LDCE                         0.000     0.000 r  cycle_A_reg[19]/G
    SLICE_X60Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cycle_A_reg[19]/Q
                         net (fo=8, routed)           0.987     1.612    cycle_B[19]
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.124     1.736 r  PWM_A_i_10/O
                         net (fo=1, routed)           0.000     1.736    PWM_A_i_10_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.286 r  PWM_A_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.286    PWM_A_reg_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.579 r  PWM_A_reg_i_1/CO[0]
                         net (fo=2, routed)           0.703     3.282    PWM_B0
    SLICE_X61Y32         FDRE                                         r  PWM_A_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.510     4.851    CLK_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  PWM_A_reg_lopt_replica/C

Slack:                    inf
  Source:                 cycle_A_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            PWM_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.579ns  (logic 1.592ns (61.740%)  route 0.987ns (38.260%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         LDCE                         0.000     0.000 r  cycle_A_reg[19]/G
    SLICE_X60Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cycle_A_reg[19]/Q
                         net (fo=8, routed)           0.987     1.612    cycle_B[19]
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.124     1.736 r  PWM_A_i_10/O
                         net (fo=1, routed)           0.000     1.736    PWM_A_i_10_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.286 r  PWM_A_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.286    PWM_A_reg_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.579 r  PWM_A_reg_i_1/CO[0]
                         net (fo=2, routed)           0.000     2.579    PWM_B0
    SLICE_X61Y24         FDRE                                         r  PWM_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.501     4.842    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  PWM_A_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cycle_A_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            PWM_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.314ns (63.156%)  route 0.183ns (36.844%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         LDCE                         0.000     0.000 r  cycle_A_reg[19]/G
    SLICE_X60Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cycle_A_reg[19]/Q
                         net (fo=8, routed)           0.183     0.361    cycle_B[19]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.048     0.409 r  PWM_A_i_3/O
                         net (fo=1, routed)           0.000     0.409    PWM_A_i_3_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.497 r  PWM_A_reg_i_1/CO[0]
                         net (fo=2, routed)           0.000     0.497    PWM_B0
    SLICE_X61Y24         FDRE                                         r  PWM_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.848     1.975    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  PWM_A_reg/C

Slack:                    inf
  Source:                 cycle_A_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            PWM_A_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.314ns (40.326%)  route 0.465ns (59.674%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         LDCE                         0.000     0.000 r  cycle_A_reg[19]/G
    SLICE_X60Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cycle_A_reg[19]/Q
                         net (fo=8, routed)           0.183     0.361    cycle_B[19]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.048     0.409 r  PWM_A_i_3/O
                         net (fo=1, routed)           0.000     0.409    PWM_A_i_3_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.497 r  PWM_A_reg_i_1/CO[0]
                         net (fo=2, routed)           0.281     0.779    PWM_B0
    SLICE_X61Y32         FDRE                                         r  PWM_A_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    CLK_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  PWM_A_reg_lopt_replica/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.266ns (18.550%)  route 1.168ns (81.450%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=4, routed)           1.168     1.389    SW0_IBUF
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.434 r  FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.434    FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.851     1.978    CLK_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 IPS1
                            (input port)
  Destination:            sensLeft_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.262ns (9.633%)  route 2.453ns (90.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  IPS1 (IN)
                         net (fo=0)                   0.000     0.000    IPS1
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  IPS1_IBUF_inst/O
                         net (fo=1, routed)           2.453     2.670    IPS1_IBUF
    SLICE_X58Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.715 r  sensLeft_i_1/O
                         net (fo=1, routed)           0.000     2.715    p_0_in
    SLICE_X58Y32         FDRE                                         r  sensLeft_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    CLK_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  sensLeft_reg/C

Slack:                    inf
  Source:                 IPS2
                            (input port)
  Destination:            sensRight_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.007ns  (logic 0.261ns (8.691%)  route 2.746ns (91.309%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  IPS2 (IN)
                         net (fo=0)                   0.000     0.000    IPS2
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  IPS2_IBUF_inst/O
                         net (fo=1, routed)           2.746     2.962    IPS2_IBUF
    SLICE_X58Y32         LUT1 (Prop_lut1_I0_O)        0.045     3.007 r  sensRight_i_1/O
                         net (fo=1, routed)           0.000     3.007    sensRight_i_1_n_0
    SLICE_X58Y32         FDRE                                         r  sensRight_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    CLK_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  sensRight_reg/C





