19:18:24 INFO  : Registering command handlers for SDK TCF services
19:18:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\GitHub\FPGA_Design\Lab03\Lab3-1\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
19:18:28 INFO  : XSCT server has started successfully.
19:18:28 INFO  : Successfully done setting XSCT server connection channel  
19:18:30 INFO  : Successfully done setting SDK workspace  
19:18:30 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper.hdf.
19:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:59 INFO  : 'jtag frequency' command is executed.
19:30:59 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:59 INFO  : Context for 'APU' is selected.
19:30:59 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/system.hdf'.
19:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:59 INFO  : Context for 'APU' is selected.
19:30:59 INFO  : 'stop' command is executed.
19:30:59 INFO  : 'ps7_init' command is executed.
19:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:59 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/Hello_World/Debug/Hello_World.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/Hello_World/Debug/Hello_World.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:00 INFO  : 'con' command is executed.
19:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:31:00 INFO  : Disconnected from the channel tcfchan#1.
19:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:31:21 INFO  : 'jtag frequency' command is executed.
19:31:21 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:31:21 INFO  : Context for 'APU' is selected.
19:31:22 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/system.hdf'.
19:31:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:22 INFO  : Context for 'APU' is selected.
19:31:22 INFO  : 'stop' command is executed.
19:31:22 INFO  : 'ps7_init' command is executed.
19:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:22 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/Hello_World/Debug/Hello_World.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/Hello_World/Debug/Hello_World.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:23 INFO  : 'con' command is executed.
19:31:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:31:23 INFO  : Disconnected from the channel tcfchan#2.
19:31:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:31:30 INFO  : 'jtag frequency' command is executed.
19:31:30 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:31:30 INFO  : Context for 'APU' is selected.
19:31:32 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/system.hdf'.
19:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:32 INFO  : Context for 'APU' is selected.
19:31:32 INFO  : 'stop' command is executed.
19:31:32 INFO  : 'ps7_init' command is executed.
19:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:33 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/Hello_World/Debug/Hello_World.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/Hello_World/Debug/Hello_World.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:33 INFO  : 'con' command is executed.
19:31:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:31:33 INFO  : Disconnected from the channel tcfchan#3.
19:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:23 INFO  : 'jtag frequency' command is executed.
19:57:23 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:23 INFO  : Context for 'APU' is selected.
19:57:23 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/system.hdf'.
19:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:23 INFO  : Context for 'APU' is selected.
19:57:23 INFO  : 'stop' command is executed.
19:57:24 INFO  : 'ps7_init' command is executed.
19:57:24 INFO  : 'ps7_post_config' command is executed.
19:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:24 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/hello_world/Debug/hello_world.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/processor_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-1/vivado_prj/vivado_prj.sdk/hello_world/Debug/hello_world.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:24 INFO  : 'con' command is executed.
19:57:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:57:24 INFO  : Disconnected from the channel tcfchan#4.
