{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@80:93@HdlStmProcess", "wire all_block_sync;\n\nreg [NUM_LANES-1:0] emb_lock_d = {NUM_LANES{1'b0}};\nreg buffer_release_d_n = 1'b1;\n\nalways @(posedge clk) begin\n  emb_lock_d <= emb_lock;\n  buffer_release_d_n <= buffer_release_n;\nend\n\nassign phy_block_sync_masked = phy_block_sync | cfg_lanes_disable;\nassign emb_lock_masked = emb_lock_d | cfg_lanes_disable;\n\nassign all_block_sync = &phy_block_sync_masked;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@85:95", "always @(posedge clk) begin\n  emb_lock_d <= emb_lock;\n  buffer_release_d_n <= buffer_release_n;\nend\n\nassign phy_block_sync_masked = phy_block_sync | cfg_lanes_disable;\nassign emb_lock_masked = emb_lock_d | cfg_lanes_disable;\n\nassign all_block_sync = &phy_block_sync_masked;\nassign all_emb_lock = &emb_lock_masked;\n\n"]], "Diff Content": {"Delete": [[85, "always @(posedge clk) begin\n"], [86, "  emb_lock_d <= emb_lock;\n"], [87, "  buffer_release_d_n <= buffer_release_n;\n"], [88, "end\n"]], "Add": []}}