
*** Running vivado
    with args -log Scoreboard_Final.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Scoreboard_Final.tcl



****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Scoreboard_Final.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/utils_1/imports/synth_1/Button_Filter.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/utils_1/imports/synth_1/Button_Filter.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Scoreboard_Final -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16028
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1423.180 ; gain = 440.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Scoreboard_Final' [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Scoreboard_Final.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Button_Filter' [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Button_Filter.vhd:19]
	Parameter clock_period bound to: 64'b0000000000000000000000000000000000000000100110001001011010000000 
	Parameter reg_width bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Debouncer.vhd:18]
	Parameter clock_period bound to: 64'b0000000000000000000000000000000000000000100110001001011010000000 
	Parameter reg_width bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'debounce_reg' is read in the process but is not in the sensitivity list [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Debouncer.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (0#1) [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Debouncer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Synchronizer.vhd:17]
	Parameter clock_period bound to: 64'b0000000000000000000000000000000000000000100110001001011010000000 
WARNING: [Synth 8-614] signal 'flag' is read in the process but is not in the sensitivity list [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Synchronizer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (0#1) [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Synchronizer.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Button_Filter' (0#1) [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Button_Filter.vhd:19]
INFO: [Synth 8-638] synthesizing module 'Scoreboard' [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Scoreboard.vhd:17]
	Parameter clock_period bound to: 64'b0000000000000000000000000000000000000000100110001001011010000000 
	Parameter reg_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Scoreboard' (0#1) [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Scoreboard.vhd:17]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Scoreboard_Final.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Scoreboard_Final' (0#1) [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Scoreboard_Final.vhd:16]
WARNING: [Synth 8-6014] Unused sequential element data_out_reg was removed.  [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Synchronizer.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/sources_1/new/Scoreboard.vhd:37]
WARNING: [Synth 8-3917] design Scoreboard_Final has port pmod[0] driven by constant 0
WARNING: [Synth 8-7129] Port data_in in module synchronizer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1531.684 ; gain = 549.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1531.684 ; gain = 549.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1531.684 ; gain = 549.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1531.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'pmod(1)'. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod(2)'. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod(3)'. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod(4)'. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod(5)'. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod(6)'. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod(7)'. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod(0)'. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Scoreboard_Final_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Scoreboard_Final_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1629.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1629.273 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Scoreboard_Final has port pmod[0] driven by constant 0
WARNING: [Synth 8-7129] Port inc_FR in module Scoreboard_Final is either unconnected or has no load
WARNING: [Synth 8-7129] Port dec_FR in module Scoreboard_Final is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.273 ; gain = 646.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1629.273 ; gain = 549.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1629.273 ; gain = 646.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1629.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1629.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 81d8d569
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 20 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1629.273 ; gain = 1030.383
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1629.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marco/Documents/Vivado/Scoreboard/Scoreboard.runs/synth_1/Scoreboard_Final.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Scoreboard_Final_utilization_synth.rpt -pb Scoreboard_Final_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  5 19:11:52 2024...
