<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › mb862xx › mb862xx_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mb862xx_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Fujitsu MB862xx Graphics Controller Registers/Bits</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MB862XX_REG_H</span>
<span class="cp">#define _MB862XX_REG_H</span>

<span class="cp">#define MB862XX_MMIO_BASE	0x01fc0000</span>
<span class="cp">#define MB862XX_MMIO_HIGH_BASE	0x03fc0000</span>
<span class="cp">#define MB862XX_I2C_BASE	0x0000c000</span>
<span class="cp">#define MB862XX_DISP_BASE	0x00010000</span>
<span class="cp">#define MB862XX_CAP_BASE	0x00018000</span>
<span class="cp">#define MB862XX_DRAW_BASE	0x00030000</span>
<span class="cp">#define MB862XX_GEO_BASE	0x00038000</span>
<span class="cp">#define MB862XX_PIO_BASE	0x00038000</span>
<span class="cp">#define MB862XX_MMIO_SIZE	0x40000</span>

<span class="cm">/* Host interface/pio registers */</span>
<span class="cp">#define GC_IST			0x00000020</span>
<span class="cp">#define GC_IMASK		0x00000024</span>
<span class="cp">#define GC_SRST			0x0000002c</span>
<span class="cp">#define GC_CCF			0x00000038</span>
<span class="cp">#define GC_RSW			0x0000005c</span>
<span class="cp">#define GC_CID			0x000000f0</span>
<span class="cp">#define GC_REVISION		0x00000084</span>

<span class="cp">#define GC_CCF_CGE_100		0x00000000</span>
<span class="cp">#define GC_CCF_CGE_133		0x00040000</span>
<span class="cp">#define GC_CCF_CGE_166		0x00080000</span>
<span class="cp">#define GC_CCF_COT_100		0x00000000</span>
<span class="cp">#define GC_CCF_COT_133		0x00010000</span>
<span class="cp">#define GC_CID_CNAME_MSK	0x0000ff00</span>
<span class="cp">#define GC_CID_VERSION_MSK	0x000000ff</span>

<span class="cm">/* define enabled interrupts hereby */</span>
<span class="cp">#define GC_INT_EN		0x00000000</span>

<span class="cm">/* Memory interface mode register */</span>
<span class="cp">#define GC_MMR			0x0000fffc</span>

<span class="cm">/* Display Controller registers */</span>
<span class="cp">#define GC_DCM0			0x00000000</span>
<span class="cp">#define GC_HTP			0x00000004</span>
<span class="cp">#define GC_HDB_HDP		0x00000008</span>
<span class="cp">#define GC_VSW_HSW_HSP		0x0000000c</span>
<span class="cp">#define GC_VTR			0x00000010</span>
<span class="cp">#define GC_VDP_VSP		0x00000014</span>
<span class="cp">#define GC_WY_WX		0x00000018</span>
<span class="cp">#define GC_WH_WW		0x0000001c</span>
<span class="cp">#define GC_L0M			0x00000020</span>
<span class="cp">#define GC_L0OA0		0x00000024</span>
<span class="cp">#define GC_L0DA0		0x00000028</span>
<span class="cp">#define GC_L0DY_L0DX		0x0000002c</span>
<span class="cp">#define GC_L1M			0x00000030</span>
<span class="cp">#define GC_L1DA			0x00000034</span>
<span class="cp">#define GC_DCM1			0x00000100</span>
<span class="cp">#define GC_L0EM			0x00000110</span>
<span class="cp">#define GC_L0WY_L0WX		0x00000114</span>
<span class="cp">#define GC_L0WH_L0WW		0x00000118</span>
<span class="cp">#define GC_L1EM			0x00000120</span>
<span class="cp">#define GC_L1WY_L1WX		0x00000124</span>
<span class="cp">#define GC_L1WH_L1WW		0x00000128</span>
<span class="cp">#define GC_DLS			0x00000180</span>
<span class="cp">#define GC_DCM2			0x00000104</span>
<span class="cp">#define GC_DCM3			0x00000108</span>
<span class="cp">#define GC_CPM_CUTC		0x000000a0</span>
<span class="cp">#define GC_CUOA0		0x000000a4</span>
<span class="cp">#define GC_CUY0_CUX0		0x000000a8</span>
<span class="cp">#define GC_CUOA1		0x000000ac</span>
<span class="cp">#define GC_CUY1_CUX1		0x000000b0</span>
<span class="cp">#define GC_L0PAL0		0x00000400</span>

<span class="cp">#define GC_CPM_CEN0		0x00100000</span>
<span class="cp">#define GC_CPM_CEN1		0x00200000</span>
<span class="cp">#define GC_DCM1_DEN		0x80000000</span>
<span class="cp">#define GC_DCM1_L1E		0x00020000</span>
<span class="cp">#define GC_L1M_16		0x80000000</span>
<span class="cp">#define GC_L1M_YC		0x40000000</span>
<span class="cp">#define GC_L1M_CS		0x20000000</span>

<span class="cp">#define GC_DCM01_ESY		0x00000004</span>
<span class="cp">#define GC_DCM01_SC		0x00003f00</span>
<span class="cp">#define GC_DCM01_RESV		0x00004000</span>
<span class="cp">#define GC_DCM01_CKS		0x00008000</span>
<span class="cp">#define GC_DCM01_L0E		0x00010000</span>
<span class="cp">#define GC_DCM01_DEN		0x80000000</span>
<span class="cp">#define GC_L0M_L0C_8		0x00000000</span>
<span class="cp">#define GC_L0M_L0C_16		0x80000000</span>
<span class="cp">#define GC_L0EM_L0EC_24		0x40000000</span>
<span class="cp">#define GC_L0M_L0W_UNIT		64</span>
<span class="cp">#define GC_L1EM_DM		0x02000000</span>

<span class="cp">#define GC_DISP_REFCLK_400	400</span>

<span class="cm">/* I2C */</span>
<span class="cp">#define GC_I2C_BSR		0x00000000	</span><span class="cm">/* BSR */</span><span class="cp"></span>
<span class="cp">#define GC_I2C_BCR		0x00000004	</span><span class="cm">/* BCR */</span><span class="cp"></span>
<span class="cp">#define GC_I2C_CCR		0x00000008	</span><span class="cm">/* CCR */</span><span class="cp"></span>
<span class="cp">#define GC_I2C_ADR		0x0000000C	</span><span class="cm">/* ADR */</span><span class="cp"></span>
<span class="cp">#define GC_I2C_DAR		0x00000010	</span><span class="cm">/* DAR */</span><span class="cp"></span>

<span class="cp">#define I2C_DISABLE		0x00000000</span>
<span class="cp">#define I2C_STOP		0x00000000</span>
<span class="cp">#define I2C_START		0x00000010</span>
<span class="cp">#define I2C_REPEATED_START	0x00000030</span>
<span class="cp">#define I2C_CLOCK_AND_ENABLE	0x0000003f</span>
<span class="cp">#define I2C_READY		0x01</span>
<span class="cp">#define I2C_INT			0x01</span>
<span class="cp">#define I2C_INTE		0x02</span>
<span class="cp">#define I2C_ACK			0x08</span>
<span class="cp">#define I2C_BER			0x80</span>
<span class="cp">#define I2C_BEIE		0x40</span>
<span class="cp">#define I2C_TRX			0x80</span>
<span class="cp">#define I2C_LRB			0x10</span>

<span class="cm">/* Capture registers and bits */</span>
<span class="cp">#define GC_CAP_VCM		0x00000000</span>
<span class="cp">#define GC_CAP_CSC		0x00000004</span>
<span class="cp">#define GC_CAP_VCS		0x00000008</span>
<span class="cp">#define GC_CAP_CBM		0x00000010</span>
<span class="cp">#define GC_CAP_CBOA		0x00000014</span>
<span class="cp">#define GC_CAP_CBLA		0x00000018</span>
<span class="cp">#define GC_CAP_IMG_START	0x0000001C</span>
<span class="cp">#define GC_CAP_IMG_END		0x00000020</span>
<span class="cp">#define GC_CAP_CMSS		0x00000048</span>
<span class="cp">#define GC_CAP_CMDS		0x0000004C</span>

<span class="cp">#define GC_VCM_VIE		0x80000000</span>
<span class="cp">#define GC_VCM_CM		0x03000000</span>
<span class="cp">#define GC_VCM_VS_PAL		0x00000002</span>
<span class="cp">#define GC_CBM_OO		0x80000000</span>
<span class="cp">#define GC_CBM_HRV		0x00000010</span>
<span class="cp">#define GC_CBM_CBST		0x00000001</span>

<span class="cm">/* Carmine specific */</span>
<span class="cp">#define MB86297_DRAW_BASE		0x00020000</span>
<span class="cp">#define MB86297_DISP0_BASE		0x00100000</span>
<span class="cp">#define MB86297_DISP1_BASE		0x00140000</span>
<span class="cp">#define MB86297_WRBACK_BASE		0x00180000</span>
<span class="cp">#define MB86297_CAP0_BASE		0x00200000</span>
<span class="cp">#define MB86297_CAP1_BASE		0x00280000</span>
<span class="cp">#define MB86297_DRAMCTRL_BASE		0x00300000</span>
<span class="cp">#define MB86297_CTRL_BASE		0x00400000</span>
<span class="cp">#define MB86297_I2C_BASE		0x00500000</span>

<span class="cp">#define GC_CTRL_STATUS			0x00000000</span>
<span class="cp">#define GC_CTRL_INT_MASK		0x00000004</span>
<span class="cp">#define GC_CTRL_CLK_ENABLE		0x0000000c</span>
<span class="cp">#define GC_CTRL_SOFT_RST		0x00000010</span>

<span class="cp">#define GC_CTRL_CLK_EN_DRAM		0x00000001</span>
<span class="cp">#define GC_CTRL_CLK_EN_2D3D		0x00000002</span>
<span class="cp">#define GC_CTRL_CLK_EN_DISP0		0x00000020</span>
<span class="cp">#define GC_CTRL_CLK_EN_DISP1		0x00000040</span>

<span class="cp">#define GC_2D3D_REV			0x000004b4</span>
<span class="cp">#define GC_RE_REVISION			0x24240200</span>

<span class="cm">/* define enabled interrupts hereby */</span>
<span class="cp">#define GC_CARMINE_INT_EN		0x00000004</span>

<span class="cm">/* DRAM controller */</span>
<span class="cp">#define GC_DCTL_MODE_ADD		0x00000000</span>
<span class="cp">#define GC_DCTL_SETTIME1_EMODE		0x00000004</span>
<span class="cp">#define GC_DCTL_REFRESH_SETTIME2	0x00000008</span>
<span class="cp">#define GC_DCTL_RSV0_STATES		0x0000000C</span>
<span class="cp">#define GC_DCTL_RSV2_RSV1		0x00000010</span>
<span class="cp">#define GC_DCTL_DDRIF2_DDRIF1		0x00000014</span>
<span class="cp">#define GC_DCTL_IOCONT1_IOCONT0		0x00000024</span>

<span class="cp">#define GC_DCTL_STATES_MSK		0x0000000f</span>
<span class="cp">#define GC_DCTL_INIT_WAIT_CNT		3000</span>
<span class="cp">#define GC_DCTL_INIT_WAIT_INTERVAL	1</span>

<span class="cm">/* DRAM ctrl values for Carmine PCI Eval. board */</span>
<span class="cp">#define GC_EVB_DCTL_MODE_ADD		0x012105c3</span>
<span class="cp">#define GC_EVB_DCTL_MODE_ADD_AFT_RST	0x002105c3</span>
<span class="cp">#define GC_EVB_DCTL_SETTIME1_EMODE	0x47498000</span>
<span class="cp">#define GC_EVB_DCTL_REFRESH_SETTIME2	0x00422a22</span>
<span class="cp">#define GC_EVB_DCTL_RSV0_STATES		0x00200003</span>
<span class="cp">#define GC_EVB_DCTL_RSV0_STATES_AFT_RST	0x00200002</span>
<span class="cp">#define GC_EVB_DCTL_RSV2_RSV1		0x0000000f</span>
<span class="cp">#define GC_EVB_DCTL_DDRIF2_DDRIF1	0x00556646</span>
<span class="cp">#define GC_EVB_DCTL_IOCONT1_IOCONT0	0x05550555</span>

<span class="cp">#define GC_DISP_REFCLK_533		533</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
