{C:/Users/azras/Documents/PSD Proyek Akhir/DataEncoding.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azras/Documents/PSD Proyek Akhir/DataEncoding.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package LUTPackage
-- Compiling entity DataEncoding
-- Compiling architecture Behavioral of DataEncoding

} {} {}} {C:/Users/azras/Documents/PSD Proyek Akhir/LUTPackage.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/azras/Documents/PSD Proyek Akhir/LUTPackage.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package LUTPackage
-- Compiling package body LUTPackage
-- Loading package LUTPackage

} {} {}}
