#ifndef MY_ABC_HERE
#define MY_ABC_HERE
#endif
/*
 *  drivers/mtd/nandids.c
 *
 *  Copyright (C) 2002 Thomas Gleixner (tglx@linutronix.de)
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */
#include <linux/module.h>
#include <linux/mtd/nand.h>
#include <linux/sizes.h>

#define LP_OPTIONS NAND_SAMSUNG_LP_OPTIONS
#define LP_OPTIONS16 (LP_OPTIONS | NAND_BUSWIDTH_16)

#define SP_OPTIONS NAND_NEED_READRDY
#define SP_OPTIONS16 (SP_OPTIONS | NAND_BUSWIDTH_16)

/*
 * The chip ID list:
 *    name, device ID, page size, chip size in MiB, eraseblock size, options
 *
 * If page size and eraseblock size are 0, the sizes are taken from the
 * extended chip ID.
 */
struct nand_flash_dev nand_flash_ids[] = {
	/*
	 * Some incompatible NAND chips share device ID's and so must be
	 * listed by full ID. We list them first so that we can easily identify
	 * the most specific match.
	 */
	{"TC58NVG2S0F 4G 3.3V 8-bit",
		{ .id = {0x98, 0xdc, 0x90, 0x26, 0x76, 0x15, 0x01, 0x08} },
		  SZ_4K, SZ_512, SZ_256K, 0, 8, 224},
	{"TC58NVG3S0F 8G 3.3V 8-bit",
		{ .id = {0x98, 0xd3, 0x90, 0x26, 0x76, 0x15, 0x02, 0x08} },
		  SZ_4K, SZ_1K, SZ_256K, 0, 8, 232},
	{"TC58NVG5D2 32G 3.3V 8-bit",
		{ .id = {0x98, 0xd7, 0x94, 0x32, 0x76, 0x56, 0x09, 0x00} },
		  SZ_8K, SZ_4K, SZ_1M, 0, 8, 640},
	{"TC58NVG6D2 64G 3.3V 8-bit",
		{ .id = {0x98, 0xde, 0x94, 0x82, 0x76, 0x56, 0x04, 0x20} },
		  SZ_8K, SZ_8K, SZ_2M, 0, 8, 640},
#if defined(CONFIG_SYNO_LSP_HI3536)
#ifdef CONFIG_MTD_NAND_MUSEUM_IDS
	LEGACY_ID_NAND("NAND 1MiB 5V 8-bit",	0x6E, 1, SZ_4K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 2MiB 5V 8-bit",	0x64, 2, SZ_4K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 4MiB 5V 8-bit",	0x6B, 4, SZ_8K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 1MiB 3,3V 8-bit",	0xE8, 1, SZ_4K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 1MiB 3,3V 8-bit",	0xEC, 1, SZ_4K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 2MiB 3,3V 8-bit",	0xEA, 2, SZ_4K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 4MiB 3,3V 8-bit",	0xD5, 4, SZ_8K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 4MiB 3,3V 8-bit",	0xE3, 4, SZ_8K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 4MiB 3,3V 8-bit",	0xE5, 4, SZ_8K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 8MiB 3,3V 8-bit",	0xD6, 8, SZ_8K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 8MiB 1,8V 8-bit",	0x39, 8, SZ_8K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 8MiB 3,3V 8-bit",	0xE6, 8, SZ_8K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 8MiB 1,8V 16-bit",	0x49, 8, SZ_8K, SP_OPTIONS16),
	LEGACY_ID_NAND("NAND 8MiB 3,3V 16-bit",	0x59, 8, SZ_8K, SP_OPTIONS16),
#endif
#else /* CONFIG_SYNO_LSP_HI3536 */

	LEGACY_ID_NAND("NAND 4MiB 5V 8-bit",   0x6B, 4, SZ_8K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 4MiB 3,3V 8-bit", 0xE3, 4, SZ_8K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 4MiB 3,3V 8-bit", 0xE5, 4, SZ_8K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 8MiB 3,3V 8-bit", 0xD6, 8, SZ_8K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 8MiB 3,3V 8-bit", 0xE6, 8, SZ_8K, SP_OPTIONS),

#endif /* CONFIG_SYNO_LSP_HI3536 */
	LEGACY_ID_NAND("NAND 16MiB 1,8V 8-bit",  0x33, 16, SZ_16K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 16MiB 3,3V 8-bit",  0x73, 16, SZ_16K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 16MiB 1,8V 16-bit", 0x43, 16, SZ_16K, SP_OPTIONS16),
	LEGACY_ID_NAND("NAND 16MiB 3,3V 16-bit", 0x53, 16, SZ_16K, SP_OPTIONS16),

	LEGACY_ID_NAND("NAND 32MiB 1,8V 8-bit",  0x35, 32, SZ_16K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 32MiB 3,3V 8-bit",  0x75, 32, SZ_16K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 32MiB 1,8V 16-bit", 0x45, 32, SZ_16K, SP_OPTIONS16),
	LEGACY_ID_NAND("NAND 32MiB 3,3V 16-bit", 0x55, 32, SZ_16K, SP_OPTIONS16),

	LEGACY_ID_NAND("NAND 64MiB 1,8V 8-bit",  0x36, 64, SZ_16K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 64MiB 3,3V 8-bit",  0x76, 64, SZ_16K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 64MiB 1,8V 16-bit", 0x46, 64, SZ_16K, SP_OPTIONS16),
	LEGACY_ID_NAND("NAND 64MiB 3,3V 16-bit", 0x56, 64, SZ_16K, SP_OPTIONS16),

	LEGACY_ID_NAND("NAND 128MiB 1,8V 8-bit",  0x78, 128, SZ_16K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 128MiB 1,8V 8-bit",  0x39, 128, SZ_16K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 128MiB 3,3V 8-bit",  0x79, 128, SZ_16K, SP_OPTIONS),
	LEGACY_ID_NAND("NAND 128MiB 1,8V 16-bit", 0x72, 128, SZ_16K, SP_OPTIONS16),
	LEGACY_ID_NAND("NAND 128MiB 1,8V 16-bit", 0x49, 128, SZ_16K, SP_OPTIONS16),
	LEGACY_ID_NAND("NAND 128MiB 3,3V 16-bit", 0x74, 128, SZ_16K, SP_OPTIONS16),
	LEGACY_ID_NAND("NAND 128MiB 3,3V 16-bit", 0x59, 128, SZ_16K, SP_OPTIONS16),

	LEGACY_ID_NAND("NAND 256MiB 3,3V 8-bit", 0x71, 256, SZ_16K, SP_OPTIONS),

	/*
	 * These are the new chips with large page size. Their page size and
	 * eraseblock size are determined from the extended ID bytes.
	 */

	/* 512 Megabit */
	EXTENDED_ID_NAND("NAND 64MiB 1,8V 8-bit",  0xA2,  64, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 64MiB 1,8V 8-bit",  0xA0,  64, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 64MiB 3,3V 8-bit",  0xF2,  64, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 64MiB 3,3V 8-bit",  0xD0,  64, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 64MiB 3,3V 8-bit",  0xF0,  64, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 64MiB 1,8V 16-bit", 0xB2,  64, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 64MiB 1,8V 16-bit", 0xB0,  64, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 64MiB 3,3V 16-bit", 0xC2,  64, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 64MiB 3,3V 16-bit", 0xC0,  64, LP_OPTIONS16),

	/* 1 Gigabit */
	EXTENDED_ID_NAND("NAND 128MiB 1,8V 8-bit",  0xA1, 128, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 128MiB 3,3V 8-bit",  0xF1, 128, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 128MiB 3,3V 8-bit",  0xD1, 128, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 128MiB 1,8V 16-bit", 0xB1, 128, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 128MiB 3,3V 16-bit", 0xC1, 128, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 128MiB 1,8V 16-bit", 0xAD, 128, LP_OPTIONS16),

	/* 2 Gigabit */
	EXTENDED_ID_NAND("NAND 256MiB 1,8V 8-bit",  0xAA, 256, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 256MiB 3,3V 8-bit",  0xDA, 256, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 256MiB 1,8V 16-bit", 0xBA, 256, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 256MiB 3,3V 16-bit", 0xCA, 256, LP_OPTIONS16),

	/* 4 Gigabit */
	EXTENDED_ID_NAND("NAND 512MiB 1,8V 8-bit",  0xAC, 512, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 512MiB 3,3V 8-bit",  0xDC, 512, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 512MiB 1,8V 16-bit", 0xBC, 512, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 512MiB 3,3V 16-bit", 0xCC, 512, LP_OPTIONS16),

	/* 8 Gigabit */
	EXTENDED_ID_NAND("NAND 1GiB 1,8V 8-bit",  0xA3, 1024, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 1GiB 3,3V 8-bit",  0xD3, 1024, LP_OPTIONS),
#if defined(MY_ABC_HERE)
	{"NAND 1GiB 3,3V 8-bit", { { .dev_id = 0x38 } },
		  4096, 1024, 524288, LP_OPTIONS},
#endif /* MY_ABC_HERE */
	EXTENDED_ID_NAND("NAND 1GiB 1,8V 16-bit", 0xB3, 1024, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 1GiB 3,3V 16-bit", 0xC3, 1024, LP_OPTIONS16),

	/* 16 Gigabit */
	EXTENDED_ID_NAND("NAND 2GiB 1,8V 8-bit",  0xA5, 2048, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 2GiB 3,3V 8-bit",  0xD5, 2048, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 2GiB 1,8V 16-bit", 0xB5, 2048, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 2GiB 3,3V 16-bit", 0xC5, 2048, LP_OPTIONS16),

	/* 32 Gigabit */
	EXTENDED_ID_NAND("NAND 4GiB 1,8V 8-bit",  0xA7, 4096, LP_OPTIONS),
#if defined(MY_ABC_HERE) && defined(CONFIG_MTD_NAND_NFC_MLC_SUPPORT)
	/* 32 Gigabit - wrongly detected due to changes in READ_ID decoding */
	{"NAND 4GiB 3,3V 8-bit", { { .dev_id = 0xD7 } },
		4096, 4096, 524288, LP_OPTIONS},
	/* 32 Gigabit - wrongly detected due to changes in READ_ID decoding */
	{"NAND 8GiB 3,3V 8-bit", { { .dev_id = 0x88 } },
		8192, 8192, 2097152, LP_OPTIONS},
#else
	EXTENDED_ID_NAND("NAND 4GiB 3,3V 8-bit",  0xD7, 4096, LP_OPTIONS),
#endif
	EXTENDED_ID_NAND("NAND 4GiB 1,8V 16-bit", 0xB7, 4096, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 4GiB 3,3V 16-bit", 0xC7, 4096, LP_OPTIONS16),

	/* 64 Gigabit */
	EXTENDED_ID_NAND("NAND 8GiB 1,8V 8-bit",  0xAE, 8192, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 8GiB 3,3V 8-bit",  0xDE, 8192, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 8GiB 1,8V 16-bit", 0xBE, 8192, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 8GiB 3,3V 16-bit", 0xCE, 8192, LP_OPTIONS16),

	/* 128 Gigabit */
	EXTENDED_ID_NAND("NAND 16GiB 1,8V 8-bit",  0x1A, 16384, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 16GiB 3,3V 8-bit",  0x3A, 16384, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 16GiB 1,8V 16-bit", 0x2A, 16384, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 16GiB 3,3V 16-bit", 0x4A, 16384, LP_OPTIONS16),

	/* 256 Gigabit */
	EXTENDED_ID_NAND("NAND 32GiB 1,8V 8-bit",  0x1C, 32768, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 32GiB 3,3V 8-bit",  0x3C, 32768, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 32GiB 1,8V 16-bit", 0x2C, 32768, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 32GiB 3,3V 16-bit", 0x4C, 32768, LP_OPTIONS16),

	/* 512 Gigabit */
	EXTENDED_ID_NAND("NAND 64GiB 1,8V 8-bit",  0x1E, 65536, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 64GiB 3,3V 8-bit",  0x3E, 65536, LP_OPTIONS),
	EXTENDED_ID_NAND("NAND 64GiB 1,8V 16-bit", 0x2E, 65536, LP_OPTIONS16),
	EXTENDED_ID_NAND("NAND 64GiB 3,3V 16-bit", 0x4E, 65536, LP_OPTIONS16),

#if defined(CONFIG_SYNO_LSP_HI3536)
	/*
	 * Renesas AND 1 Gigabit. Those chips do not support extended id and
	 * have a strange page/block layout !  The chosen minimum erasesize is
	 * 4 * 2 * 2048 = 16384 Byte, as those chips have an array of 4 page
	 * planes 1 block = 2 pages, but due to plane arrangement the blocks
	 * 0-3 consists of page 0 + 4,1 + 5, 2 + 6, 3 + 7 Anyway JFFS2 would
	 * increase the eraseblock size so we chose a combined one which can be
	 * erased in one go There are more speed improvements for reads and
	 * writes possible, but not implemented now
	 */
	{"AND 128MiB 3,3V 8-bit", {.id = {0x01} }, 2048, 128, 0x4000,
		NAND_IS_AND | NAND_NO_AUTOINCR | NAND_NEED_READRDY
		| NAND_4PAGE_ARRAY | BBT_AUTO_REFRESH},

	{NULL,}
#else /* CONFIG_SYNO_LSP_HI3536 */
	{NULL}
#endif /* CONFIG_SYNO_LSP_HI3536 */
};

/* Manufacturer IDs */
struct nand_manufacturers nand_manuf_ids[] = {
#if defined(CONFIG_SYNO_LSP_HI3536)
	{NAND_MFR_TOSHIBA,	"Toshiba"},
	{NAND_MFR_SAMSUNG,	"Samsung"},
	{NAND_MFR_FUJITSU,	"Fujitsu"},
	{NAND_MFR_NATIONAL,	"National"},
	{NAND_MFR_RENESAS,	"Renesas"},
#if defined(CONFIG_SYNO_LSP_HI3536_V2050)
	{NAND_MFR_ST_MICRO,	"ST/Micro"},
#else /* CONFIG_SYNO_LSP_HI3536_V2050 */
	{NAND_MFR_STMICRO,	"ST Micro"},
#endif /* CONFIG_SYNO_LSP_HI3536_V2050 */
	{NAND_MFR_HYNIX,	"Hynix"},
	{NAND_MFR_MICRON,	"Micron"},
	{NAND_MFR_AMD,		"AMD/Spansion"},
#if defined(CONFIG_SYNO_LSP_HI3536_V2050)
	{NAND_MFR_GD_ESMT,	"GD/ESMT"},
	{NAND_MFR_EON,		"Eon"},
#else /* CONFIG_SYNO_LSP_HI3536_V2050 */
	{NAND_MFR_MACRONIX,	"Macronix"},
	{NAND_MFR_GD,		"GD"},
	{NAND_MFR_EON,		"Eon"},
	{NAND_MFR_ESMT,		"ESMT"},
#endif /* CONFIG_SYNO_LSP_HI3536_V2050 */
	{NAND_MFR_WINBOND,	"Winbond"},
	{NAND_MFR_ATO,		"ATO"},
#if defined(CONFIG_SYNO_LSP_HI3536_V2050)
	{NAND_MFR_MXIC,		"MXIC"},
	{NAND_MFR_ALL_FLASH,	"All-flash"},
	{NAND_MFR_PARAGON,	"Paragon"},
#endif /* CONFIG_SYNO_LSP_HI3536_V2050 */
	{0x0,			"Unknown"}
#else /* CONFIG_SYNO_LSP_HI3536 */
	{NAND_MFR_TOSHIBA, "Toshiba"},
	{NAND_MFR_SAMSUNG, "Samsung"},
	{NAND_MFR_FUJITSU, "Fujitsu"},
	{NAND_MFR_NATIONAL, "National"},
	{NAND_MFR_RENESAS, "Renesas"},
	{NAND_MFR_STMICRO, "ST Micro"},
	{NAND_MFR_HYNIX, "Hynix"},
	{NAND_MFR_MICRON, "Micron"},
	{NAND_MFR_AMD, "AMD/Spansion"},
	{NAND_MFR_MACRONIX, "Macronix"},
	{NAND_MFR_EON, "Eon"},
	{0x0, "Unknown"}
#endif /* CONFIG_SYNO_LSP_HI3536 */
};

EXPORT_SYMBOL(nand_manuf_ids);
EXPORT_SYMBOL(nand_flash_ids);

#if defined (MY_DEF_HERE)
/*
 * ONFI NAND Timing Mode Specifications
 *
 * Note, 'tR' field (maximum page read time) is extracted from the ONFI
 * parameter page during device probe.
 */
struct nand_timing_spec nand_onfi_timing_specs[] = {
	/*
	 * ONFI Timing Mode '0' (supported on all ONFI compliant devices)
	 */
	[0] = {
		.tCLS	= 50,
		.tCS	= 70,
		.tALS	= 50,
		.tDS	= 40,
		.tWP	= 50,
		.tCLH	= 20,
		.tCH	= 20,
		.tALH	= 20,
		.tDH	= 20,
		.tWB	= 200,
		.tWH	= 30,
		.tWC	= 100,
		.tRP	= 50,
		.tREH	= 30,
		.tRC	= 100,
		.tREA	= 40,
		.tRHOH	= 0,
		.tCEA	= 100,
		.tCOH	= 0,
		.tCHZ	= 100,
	},

	/*
	 * ONFI Timing Mode '1'
	 */
	[1] = {
		.tCLS	= 25,
		.tCS	= 35,
		.tALS	= 25,
		.tDS	= 20,
		.tWP	= 25,
		.tCLH	= 10,
		.tCH	= 10,
		.tALH	= 10,
		.tDH	= 10,
		.tWB	= 100,
		.tWH	= 15,
		.tWC	= 45,
		.tRP	= 25,
		.tREH	= 15,
		.tRC	= 50,
		.tREA	= 30,
		.tRHOH	= 15,
		.tCEA	= 45,
		.tCOH	= 15,
		.tCHZ	= 50,
	},

	/*
	 * ONFI Timing Mode '2'
	 */
	[2] = {
		.tCLS	= 15,
		.tCS	= 25,
		.tALS	= 15,
		.tDS	= 15,
		.tWP	= 17,
		.tCLH	= 10,
		.tCH	= 10,
		.tALH	= 10,
		.tDH	= 5,
		.tWB	= 100,
		.tWH	= 15,
		.tWC	= 35,
		.tRP	= 17,
		.tREH	= 16,
		.tRC	= 35,
		.tREA	= 25,
		.tRHOH	= 15,
		.tCEA	= 30,
		.tCOH	= 15,
		.tCHZ	= 50,
	},

	/*
	 * ONFI Timing Mode '3'
	 */
	[3] = {
		.tCLS	= 10,
		.tCS	= 25,
		.tALS	= 10,
		.tDS	= 10,
		.tWP	= 15,
		.tCLH	= 5,
		.tCH	= 5,
		.tALH	= 5,
		.tDH	= 5,
		.tWB	= 100,
		.tWH	= 10,
		.tWC	= 30,
		.tRP	= 15,
		.tREH	= 10,
		.tRC	= 30,
		.tREA	= 20,
		.tRHOH	= 15,
		.tCEA	= 25,
		.tCOH	= 15,
		.tCHZ	= 50,
	},

	/*
	 * ONFI Timing Mode '4' (EDO only)
	 */
	[4] = {
		.tCLS	= 10,
		.tCS	= 20,
		.tALS	= 10,
		.tDS	= 10,
		.tWP	= 12,
		.tCLH	= 5,
		.tCH	= 5,
		.tALH	= 5,
		.tDH	= 5,
		.tWB	= 100,
		.tWH	= 10,
		.tWC	= 25,
		.tRP	= 12,
		.tREH	= 10,
		.tRC	= 25,
		.tREA	= 20,
		.tRHOH	= 15,
		.tCEA	= 25,
		.tCOH	= 15,
		.tCHZ	= 30,
	},

	/*
	 * ONFI Timing Mode '5' (EDO only)
	 */
	[5] = {
		.tCLS	= 10,
		.tCS	= 15,
		.tALS	= 10,
		.tDS	= 7,
		.tWP	= 10,
		.tCLH	= 5,
		.tCH	= 5,
		.tALH	= 5,
		.tDH	= 5,
		.tWB	= 100,
		.tWH	= 7,
		.tWC	= 20,
		.tRP	= 10,
		.tREH	= 7,
		.tRC	= 20,
		.tREA	= 16,
		.tRHOH	= 15,
		.tCEA	= 25,
		.tCOH	= 15,
		.tCHZ	= 30,
	}
};
EXPORT_SYMBOL(nand_onfi_timing_specs);

/*
 *	Decode READID data
 */
static int nand_decode_id_2(struct mtd_info *mtd,
			    struct nand_chip *chip,
			    struct nand_flash_dev *type,
			    uint8_t *id, int id_len)
{
	mtd->writesize = type->pagesize;
	mtd->oobsize = type->pagesize / 32;
	chip->chipsize = ((uint64_t)type->chipsize) << 20;

	/* SPANSION/AMD (S30ML-P ORNAND) has non-standard block size */
	if (id[0] == NAND_MFR_AMD)
		mtd->erasesize = 512 * 1024;
	else
		mtd->erasesize = type->erasesize;

	/* Get chip options from table */
	chip->options |= type->options;
	chip->options |= NAND_NO_AUTOINCR;
	if (mtd->writesize > 512)
		chip->options |= NAND_NEED_READRDY;

	/* Assume some defaults */
	chip->cellinfo = 0;
	chip->planes_per_chip = 1;
	chip->planes_per_chip = 1;
	chip->luns_per_chip = 1;

	return 0;
}

static int nand_decode_id_ext(struct mtd_info *mtd,
			      struct nand_chip *chip,
			      struct nand_flash_dev *type,
			      uint8_t *id, int id_len) {
	uint8_t data;

	if (id_len < 3 || id_len > 5) {
		pr_err("[MTD][NAND]: %s: invalid ID length [%d]\n",
		       __func__, id_len);
		return 1;
	}

	/* ID4: Planes/Chip Size */
	if (id[0] == NAND_MFR_HYNIX && id_len == 5 && id[4] == 0 &&
	    (id[1] == 0xDA || id[1] == 0xCA)) {
		/* Non-standard decode: HY27UF082G2A, HY27UF162G2A */
		chip->planes_per_chip = 2;
		chip->chipsize = (128 * 1024 * 1024) * chip->planes_per_chip;
	} else if (id[0] == NAND_MFR_HYNIX && id_len == 5 &&
		   id[1] == 0xD5 && id[4] == 0x44) {
		/* Non-standard decode: H27UAG8T2M */
		chip->planes_per_chip = 2;
		chip->chipsize = (1024UL * 1024 * 1024) * chip->planes_per_chip;
	} else if (id_len == 5) {
		/*   - Planes per chip: ID4[3:2] */
		data = (id[4] >> 2) & 0x3;
		chip->planes_per_chip = 1 << data;

		if (id[0] != NAND_MFR_TOSHIBA) {
			/*   - Plane size: ID4[6:4], multiples of 8MiB */
			data = (id[4] >> 4) & 0x7;
			chip->chipsize = (8 * 1024 * 1024) << data;
			chip->chipsize *= chip->planes_per_chip;
		} else {
			/* Toshiba ID4 does not give plane size: get chipsize
			 * from table */
			chip->chipsize = (((uint64_t)type->chipsize) << 20);
		}
	} else {
		/* Fall-back to table */
		chip->planes_per_chip = 1;
		chip->chipsize = (((uint64_t)type->chipsize) << 20);
	}

	/* ID3: Page/OOB/Block Size */
	if (id_len >= 4) {
		/*   - Page Size: ID3[1:0] */
		data = id[3] & 0x3;
		mtd->writesize = 1024 << data; /* multiples of 1k */

		/*   - OOB Size: ID3[2] */
		data = (id[3] >> 2) & 0x1;
		mtd->oobsize = 8 << data;		/* per 512 */
		mtd->oobsize *= mtd->writesize / 512;	/* per page */

		/* TC58NVG3S0F: non-standard OOB size! */
		if (id[0] == NAND_MFR_TOSHIBA && id[1] == 0xD3 &&
		    id[2] == 0x90 && id[3] == 0x26 && id[4] == 0x76)
			mtd->oobsize = 232;

		/*   - Block Size: ID3[5:4] */
		data = (id[3] >> 4) & 0x3;
		mtd->erasesize = (64 * 1024) << data; /* multiples of 64k */

		/*   - Bus Width; ID3[6] */
		if ((id[3] >> 6) & 0x1)
			chip->options |= NAND_BUSWIDTH_16;
	} else {
		/* Fall-back to table */
		mtd->writesize = type->pagesize;
		mtd->oobsize = type->pagesize / 32;
		if (type->options & NAND_BUSWIDTH_16)
			chip->options |= NAND_BUSWIDTH_16;
	}

	/* Some default 'chip' options */
	chip->options |= NAND_NO_AUTOINCR;
	if (chip->planes_per_chip > 1)
		chip->options |= NAND_MULTIPLANE_READ;

	if (mtd->writesize > 512)
		chip->options |= NAND_NEED_READRDY;

	if (id[0] == NAND_MFR_SAMSUNG && mtd->writesize > 512)
		chip->options |= NAND_SAMSUNG_LP_OPTIONS;

	/* ID2: Package/Cell/Features */
	/*   Note, ID2 invalid, or documented as "don't care" on certain devices
	 *   (assume some defaults)
	 */
	if (id_len == 4 && id[0] == NAND_MFR_HYNIX &&
	    (id[1] == 0xF1 || id[1] == 0xC1 || id[1] == 0xA1 || id[1] == 0xAD ||
	     id[1] == 0xDA || id[1] == 0xCA)) {
		/* HY27{U,S}F{08,16}1G2M;
		 * HY27UF{08,16}2G2M
		 */
		chip->luns_per_chip = 1;
		chip->cellinfo = 0;
		chip->options |= (NAND_CACHEPRG |
				  NAND_CACHERD |
				  NAND_COPYBACK);
	} else if (id_len == 4 && id[0] == NAND_MFR_MICRON &&
		   (id[1] == 0xDA || id[1] == 0xCA || id[1] == 0xDC ||
		    id[1] == 0xCC || id[1] == 0xAA || id[1] == 0xBA)) {
		/* MT29F2G{08,16}AAB;
		 * MT29F4G{08,16}BAB;
		 * MT29F2G{08,16}A{A,B}C;
		 * MT29F4G08BAC
		 */
		chip->luns_per_chip = 1;
		chip->cellinfo = 0;
		chip->options |= (NAND_CACHEPRG |
				  NAND_CACHERD |
				  NAND_COPYBACK);
	} else if (id_len == 4 && id[0] == NAND_MFR_SAMSUNG &&
		   (id[1] == 0xF1 || id[1] == 0xA1)) {
		/* K9F1G08{U,Q}A */
		chip->luns_per_chip = 1;
		chip->cellinfo = 0;
		chip->options |= (NAND_CACHEPRG |
				  NAND_CACHERD |
				  NAND_COPYBACK);
	} else {
		/*   - LUNs: ID2[1:0] */
		data = id[2] & 0x3;
		chip->luns_per_chip = 0x1 << data;

		/*   - Interleave: ID2[6] */
		if ((id[2] >> 6) & 0x1)
			chip->options |= NAND_MULTILUN;

		/*   - Cache Program: ID2[7] */
		if ((id[2] >> 7) & 0x1)
			chip->options |= NAND_CACHEPRG;

		/*   - Copy to 'cellinfo' */
		chip->cellinfo = id[2];
	}

	return 0;
}

static int nand_decode_id_6(struct mtd_info *mtd,
			    struct nand_chip *chip,
			    struct nand_flash_dev *type,
			    uint8_t *id, int id_len) {
	uint8_t data;

	if (id_len != 6) {
		pr_err("[MTD][NAND]: %s: invalid ID length [%d]\n",
		       __func__, id_len);
		return 1;
	}

	chip->chipsize = (((uint64_t)type->chipsize) << 20);

	/* ID4: Planes */
	/*   - Number: ID4[3:2] */
	data = (id[4] >> 2) & 0x3;
	chip->planes_per_chip = 1 << data;

	/* ID3: Page/OOB/Block Size */
	/*   - Page Size:  ID3[1:0] */
	data = id[3] & 0x3;
	mtd->writesize = 2048 << data; /* multiples of 2k */

	/*   - OOB Size: ID3[6,3:2] */
	data = ((id[3] >> 4) & 0x4) | ((id[3] >> 2) & 0x3);
	if (id[0] == NAND_MFR_SAMSUNG) {
		switch (data) {
		case 1:
			mtd->oobsize = 128;
			break;
		case 2:
			mtd->oobsize = 218;
			break;
		case 3:
			mtd->oobsize = 400;
			break;
		case 4:
			mtd->oobsize = 436;
			break;
		case 5:
			mtd->oobsize = 640;
			break;
		default:
			pr_err("[MTD][NAND]: %s: unknown OOB size\n",
			       __func__);
			return 1;
			break;
		}
	} else {
		switch (data) {
		case 0:
			mtd->oobsize = 128;
			break;
		case 1:
			mtd->oobsize = 224;
			break;
		case 2:
			mtd->oobsize = 448;
			break;
		default:
			pr_err("[MTD][NAND]: %s: unknown OOB size\n",
			       __func__);
			break;
		}
	}

	/*   - Block Size: ID3[7,5:4] */
	data = ((id[3] >> 5) & 0x4) | ((id[3] >> 4) & 0x3);
	switch (data) {
	case 0:
	case 1:
	case 2:
		mtd->erasesize = (128 * 1024) << data;
		break;
	case 3:
		if (id[0] == NAND_MFR_SAMSUNG)
			mtd->erasesize = (1024 * 1024);
		else
			mtd->erasesize = (768 * 1024);
		break;
	case 4:
	case 5:
		mtd->erasesize = (1024 * 1024) << (data - 4);
		break;
	default:
		pr_err("[MTD][NAND]: %s: unknown block size\n",
		       __func__);
		return 1;
		break;
	}

	/* Some default 'chip' options */
	chip->options |= NAND_NO_AUTOINCR;
	if (chip->planes_per_chip > 1)
		chip->options |= NAND_MULTIPLANE_READ;

	if (mtd->writesize > 512)
		chip->options |= NAND_NEED_READRDY;

	if (id[0] == NAND_MFR_SAMSUNG && mtd->writesize > 512)
		chip->options |= NAND_SAMSUNG_LP_OPTIONS;

	/* ID2: Package/Cell/Features */
	/*   - LUNs: ID2[1:0] */
	data = id[2] & 0x3;
	chip->luns_per_chip = 0x1 << data;

	/*   - Interleave: ID2[6] */
	if ((id[2] >> 6) & 0x1)
		chip->options |= NAND_MULTILUN;

	/*   - Cache Program: ID2[7] */
	if ((id[2] >> 7) & 0x1)
		chip->options |= NAND_CACHEPRG;

	/*   - Copy to 'cellinfo' */
	chip->cellinfo = id[2];

	/* Bus Width, from table */
	chip->options |= (type->options & NAND_BUSWIDTH_16);

	return 0;
}

/*
 * Heuristics for manufacturer-programmed bad-block marker (BBM) schemes
 */
void nand_derive_bbm(struct mtd_info *mtd, struct nand_chip *chip, uint8_t *id)
{
	int bits_per_cell = ((chip->cellinfo >> 2) & 0x3) + 1;

	/*
	 * Some special cases first...
	 */

	/* Hynix HY27US1612{1,2}B: 3rd word for x16 device! */
	if (id[0] == NAND_MFR_HYNIX && id[1] == 0x56) {
		chip->bbm = (NAND_BBM_PAGE_0 |
			     NAND_BBM_PAGE_1 |
			     NAND_BBM_BYTE_OOB_5);
		goto set_bbt_options;
	}

	/* Hynix MLC VLP: last and last-2 pages, byte 0 */
	if (id[0] == NAND_MFR_HYNIX && bits_per_cell == 2 &&
	    mtd->writesize == 4096) {
		chip->bbm = (NAND_BBM_PAGE_LAST |
			     NAND_BBM_PAGE_LMIN2 |
			     NAND_BBM_BYTE_OOB_0);
		goto set_bbt_options;
	}

	/* Numonyx/ST 2K/4K pages, x8 bus use BOTH byte 0 and 5 (drivers may
	 * need to disable 'byte 5' depending on ECC layout)
	 */
	if (!(chip->options & NAND_BUSWIDTH_16) &&
	    mtd->writesize >= 2048 && id[0] == NAND_MFR_STMICRO) {
		chip->bbm =  (NAND_BBM_PAGE_0 |
			      NAND_BBM_BYTE_OOB_0 |
			      NAND_BBM_BYTE_OOB_5);
		goto set_bbt_options;
	}

	/* Samsung and Hynix MLC NAND: last page, byte 0; and 1st page for 8KiB
	 * page devices */
	if ((id[0] == NAND_MFR_SAMSUNG || id[0] == NAND_MFR_HYNIX) &&
	    bits_per_cell == 2) {
		chip->bbm = NAND_BBM_PAGE_LAST | NAND_BBM_BYTE_OOB_0;
		if (mtd->writesize == 8192)
			chip->bbm |= NAND_BBM_PAGE_0;
		goto set_bbt_options;
	}

	/* Micron 2KiB page devices use 1st and 2nd page, byte 0 */
	if (id[0] == NAND_MFR_MICRON && mtd->writesize == 2048) {
		chip->bbm = NAND_BBM_PAGE_0 | NAND_BBM_PAGE_1 |
			NAND_BBM_BYTE_OOB_0;
		goto set_bbt_options;
	}


	/*
	 * For the rest...
	 */

	/* Scan at least the first page */
	chip->bbm = NAND_BBM_PAGE_0;
	/* Also 2nd page for SLC Samsung, Hynix, Macronix, Toshiba (LP),
	 * AMD/Spansion */
	if (bits_per_cell == 1 &&
	    (id[0] == NAND_MFR_SAMSUNG ||
	     id[0] == NAND_MFR_HYNIX ||
	     id[0] == NAND_MFR_AMD ||
	     id[0] == NAND_MFR_MACRONIX ||
	     (id[0] == NAND_MFR_TOSHIBA && mtd->writesize > 512)))
		chip->bbm |= NAND_BBM_PAGE_1;

	/* SP x8 devices use 6th byte OOB; everything else uses 1st byte OOB */
	if (mtd->writesize == 512 && !(chip->options & NAND_BUSWIDTH_16))
		chip->bbm |= NAND_BBM_BYTE_OOB_5;
	else
		chip->bbm |= NAND_BBM_BYTE_OOB_0;

 set_bbt_options:
	/* Set BBT chip->options, for backwards compatibility */
	if (chip->bbm & NAND_BBM_PAGE_ALL)
		chip->bbt_options |= NAND_BBT_SCANALLPAGES;

	if (chip->bbm & NAND_BBM_PAGE_1)
		chip->bbt_options |= NAND_BBT_SCAN2NDPAGE;

	if (chip->bbm & NAND_BBM_PAGE_LAST)
		chip->bbt_options |= NAND_BBT_SCANLASTPAGE;

	chip->badblockbits = 8;

	/* Set the bad block position */
	if (mtd->writesize > 512 || (chip->options & NAND_BUSWIDTH_16))
		chip->badblockpos = NAND_LARGE_BADBLOCK_POS;
	else
		chip->badblockpos = NAND_SMALL_BADBLOCK_POS;

	return;
}
EXPORT_SYMBOL(nand_derive_bbm);

/*
 * Find the length of the 'READID' string.  It is assumed that the length can be
 * determined by looking for repeated sequences, or that the device returns
 * 0x00's after the string has been returned.
 */
static int nand_get_id_len(uint8_t *id, int max_id_len)
{
	int i, len;

	/* Determine signature length by looking for repeats */
	for (len = 2; len < max_id_len; len++) {
		for (i = len; i < max_id_len; i++)
			if (id[i] != id[i % len])
				break;

		if (i == max_id_len)
			break;
	}

	/* No repeats found, look for trailing 0x00s */
	if (len == max_id_len) {
		while (len > 2 && id[len - 1] == 0x00)
			len--;
	}

	/*
	 * Some Toshiba devices return additional, undocumented, READID bytes
	 * (e.g. TC58NVG3S0F).  Cap ID length to 5 bytes.
	 */
	if (id[0] == NAND_MFR_TOSHIBA && len > 5)
		len = 5;

	/*
	 * Some Samsung devices return 'NAND_MFR_SAMSUNG' as a 6th READID
	 * byte. (e.g. K9F4G08U0D). Use ID length of 5 bytes.
	 */
	if (id[0] == NAND_MFR_SAMSUNG && len == 6 &&
	    id[5] == NAND_MFR_SAMSUNG && id[6] == NAND_MFR_SAMSUNG)
		len = 5;

	return len;
}

/*
 * Determine device properties by decoding the 'READID' data
 */
int nand_decode_readid(struct mtd_info *mtd,
		   struct nand_chip *chip,
		   struct nand_flash_dev *type,
		   uint8_t *id, int max_id_len)
{
	int id_len;
	int ret;

	id_len = nand_get_id_len(id, max_id_len);
	if (id_len == 0) {
		pr_err("[MTD][NAND]: %s: failed to read device ID\n",
		       __func__);
		return 1;
	}

	/*
	 * Decode ID string
	 */
	if (id_len == 2 || type->pagesize)
		ret = nand_decode_id_2(mtd, chip, type, id, id_len);
	else if (id_len <= 5)
		ret = nand_decode_id_ext(mtd, chip, type, id, id_len);
	else if (id_len == 6)
		ret = nand_decode_id_6(mtd, chip, type, id, id_len);
	else
		ret = 1;

	if (ret) {
		pr_err("[MTD][NAND]: %s: failed to decode NAND "
		       "device ID\n", __func__);
		return ret;
	}

	return 0;
}
EXPORT_SYMBOL(nand_decode_readid);

#endif /* MY_DEF_HERE */
MODULE_LICENSE("GPL");
MODULE_AUTHOR("Thomas Gleixner <tglx@linutronix.de>");
MODULE_DESCRIPTION("Nand device & manufacturer IDs");
