-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity subconv_1x1_8_p is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_V_ce0 : OUT STD_LOGIC;
    input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weight_V_ce0 : OUT STD_LOGIC;
    weight_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    bias_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_V_ce0 : OUT STD_LOGIC;
    bias_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    output_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    output_V_ce0 : OUT STD_LOGIC;
    output_V_we0 : OUT STD_LOGIC;
    output_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of subconv_1x1_8_p is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal co_8_fu_194_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal co_8_reg_776 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_146_fu_229_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_146_reg_781 : STD_LOGIC_VECTOR (12 downto 0);
    signal exitcond1_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_149_fu_259_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_149_reg_786 : STD_LOGIC_VECTOR (9 downto 0);
    signal bias_V_addr_reg_791 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_cast_fu_271_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_cast_reg_799 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal exitcond2_fu_265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_fu_304_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_153_reg_804 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_116_cast_fu_316_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_116_cast_reg_812 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal exitcond3_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_addr_reg_817 : STD_LOGIC_VECTOR (12 downto 0);
    signal h_8_fu_330_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ci_2_fu_342_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ci_2_reg_830 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_163_fu_417_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_163_reg_835 : STD_LOGIC_VECTOR (13 downto 0);
    signal exitcond_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_8_fu_432_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_8_reg_845 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal weight_V_load_reg_855 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_V_load_reg_860 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal p_Val2_54_fu_448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_54_reg_865 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_166_reg_870 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_55_fu_474_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_55_reg_875 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal signbit_reg_880 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_57_fu_508_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_57_reg_887 : STD_LOGIC_VECTOR (7 downto 0);
    signal newsignbit_fu_514_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_reg_893 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_reg_899 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_reg_906 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_38_i_i_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_reg_912 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_127_fu_602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_reg_917 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_reg_922 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_927 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_reg_932 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_V_fu_662_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal isneg_reg_942 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal result_V_fu_692_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_V_reg_949 : STD_LOGIC_VECTOR (7 downto 0);
    signal newsignbit_8_reg_955 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_157_fu_752_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_157_reg_962 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal tmp_120_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_reg_967 : STD_LOGIC_VECTOR (0 downto 0);
    signal co_reg_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal h_reg_141 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_reg_153 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal p_Val2_s_reg_165 : STD_LOGIC_VECTOR (7 downto 0);
    signal ci_reg_177 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_200_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_172_cast_fu_325_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_181_cast_fu_427_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_180_cast_fu_438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_205_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_145_fu_217_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl2_cast_fu_213_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl3_cast_fu_225_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_147_fu_235_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_148_fu_247_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl1_cast_fu_255_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_243_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_150_fu_275_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_151_fu_280_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_152_fu_292_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl4_cast_fu_288_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl5_cast_fu_300_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_154_fu_320_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_155_fu_352_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_156_fu_364_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl8_cast_fu_360_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl9_cast_fu_372_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_158_fu_376_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_159_fu_382_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_160_fu_387_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_161_fu_399_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl6_cast_fu_395_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl7_cast_fu_407_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_162_fu_411_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_121_cast_fu_348_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_164_fu_422_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_54_fu_448_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_54_fu_448_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_122_fu_462_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_160_cast_fu_470_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_56_fu_487_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_fu_497_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_167_fu_500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_fu_544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_demorgan_fu_618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_62_mux_fu_650_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_55_fu_656_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_fu_674_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_117_fu_670_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_52_fu_678_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_119_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_not_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_8_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge9_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_mux_fu_730_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_result_V_fu_737_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_1_fu_744_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_s_fu_762_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ci_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                ci_reg_177 <= ci_2_reg_830;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_0 = exitcond3_fu_310_p2))) then 
                ci_reg_177 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    co_reg_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (exitcond2_fu_265_p2 = ap_const_lv1_1))) then 
                co_reg_130 <= co_8_reg_776;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                co_reg_130 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    h_reg_141_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond1_fu_188_p2 = ap_const_lv1_0))) then 
                h_reg_141 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (exitcond3_fu_310_p2 = ap_const_lv1_1))) then 
                h_reg_141 <= h_8_fu_330_p2;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                p_Val2_s_reg_165 <= sum_V_fu_662_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_0 = exitcond3_fu_310_p2))) then 
                p_Val2_s_reg_165 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    w_reg_153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_0 = exitcond2_fu_265_p2))) then 
                w_reg_153 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                w_reg_153 <= w_8_reg_845;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond1_fu_188_p2 = ap_const_lv1_0))) then
                bias_V_addr_reg_791 <= tmp_fu_200_p1(6 - 1 downto 0);
                    tmp_146_reg_781(12 downto 4) <= tmp_146_fu_229_p2(12 downto 4);
                    tmp_149_reg_786(9 downto 1) <= tmp_149_fu_259_p2(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                brmerge40_demorgan_i_reg_922 <= brmerge40_demorgan_i_fu_613_p2;
                brmerge_i_i_i_reg_932 <= brmerge_i_i_i_fu_635_p2;
                p_38_i_i_reg_912 <= p_38_i_i_fu_586_p2;
                tmp_127_reg_917 <= tmp_127_fu_602_p2;
                underflow_reg_927 <= underflow_fu_630_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                carry_reg_899 <= carry_fu_528_p2;
                newsignbit_reg_893 <= p_Val2_57_fu_508_p2(7 downto 7);
                p_Val2_55_reg_875 <= p_Val2_55_fu_474_p2;
                p_Val2_57_reg_887 <= p_Val2_57_fu_508_p2;
                signbit_reg_880 <= p_Val2_55_fu_474_p2(15 downto 15);
                tmp_126_reg_906 <= p_Val2_55_fu_474_p2(15 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                ci_2_reg_830 <= ci_2_fu_342_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                co_8_reg_776 <= co_8_fu_194_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                input_V_load_reg_860 <= input_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                isneg_reg_942 <= p_Val2_52_fu_678_p2(8 downto 8);
                newsignbit_8_reg_955 <= result_V_fu_692_p2(7 downto 7);
                result_V_reg_949 <= result_V_fu_692_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_0 = exitcond3_fu_310_p2))) then
                output_V_addr_reg_817 <= tmp_172_cast_fu_325_p1(13 - 1 downto 0);
                    tmp_116_cast_reg_812(3 downto 0) <= tmp_116_cast_fu_316_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                p_Val2_54_reg_865 <= p_Val2_54_fu_448_p2;
                tmp_166_reg_870 <= p_Val2_54_fu_448_p2(5 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                tmp_120_reg_967 <= tmp_120_fu_756_p2;
                tmp_157_reg_962 <= tmp_157_fu_752_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_0 = exitcond2_fu_265_p2))) then
                    tmp_153_reg_804(13 downto 1) <= tmp_153_fu_304_p2(13 downto 1);
                    tmp_cast_reg_799(3 downto 0) <= tmp_cast_fu_271_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_lv1_0 = exitcond_fu_336_p2))) then
                tmp_163_reg_835 <= tmp_163_fu_417_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_lv1_1 = exitcond_fu_336_p2))) then
                w_8_reg_845 <= w_8_fu_432_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                weight_V_load_reg_855 <= weight_V_q0;
            end if;
        end if;
    end process;
    tmp_146_reg_781(3 downto 0) <= "0000";
    tmp_149_reg_786(0) <= '0';
    tmp_cast_reg_799(9 downto 4) <= "000000";
    tmp_153_reg_804(0) <= '0';
    tmp_116_cast_reg_812(13 downto 4) <= "0000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond1_fu_188_p2, ap_CS_fsm_state3, exitcond2_fu_265_p2, ap_CS_fsm_state4, exitcond3_fu_310_p2, ap_CS_fsm_state5, exitcond_fu_336_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond1_fu_188_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (exitcond2_fu_265_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (exitcond3_fu_310_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_lv1_1 = exitcond_fu_336_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    Range1_all_ones_fu_551_p2 <= "1" when (tmp_126_reg_906 = ap_const_lv2_3) else "0";
    Range1_all_zeros_fu_556_p2 <= "1" when (tmp_126_reg_906 = ap_const_lv2_0) else "0";
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond1_fu_188_p2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond1_fu_188_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond1_fu_188_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond1_fu_188_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bias_V_address0 <= bias_V_addr_reg_791;

    bias_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            bias_V_ce0 <= ap_const_logic_1;
        else 
            bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge40_demorgan_i_fu_613_p2 <= (newsignbit_reg_893 and deleted_ones_fu_579_p3);
    brmerge9_fu_725_p2 <= (newsignbit_8_reg_955 or isneg_not_fu_720_p2);
    brmerge_i_i8_fu_597_p2 <= (newsignbit_reg_893 or p_not_i_i_fu_591_p2);
    brmerge_i_i_fu_716_p2 <= (isneg_reg_942 xor newsignbit_8_reg_955);
    brmerge_i_i_i_fu_635_p2 <= (underflow_fu_630_p2 or overflow_fu_607_p2);
    carry_fu_528_p2 <= (tmp_167_fu_500_p3 and tmp_124_fu_522_p2);
    ci_2_fu_342_p2 <= std_logic_vector(unsigned(ci_reg_177) + unsigned(ap_const_lv6_1));
    co_8_fu_194_p2 <= std_logic_vector(unsigned(co_reg_130) + unsigned(ap_const_lv6_1));
    deleted_ones_fu_579_p3 <= 
        p_41_i_i_fu_574_p2 when (carry_reg_899(0) = '1') else 
        Range1_all_ones_fu_551_p2;
    deleted_zeros_fu_561_p3 <= 
        Range1_all_ones_fu_551_p2 when (carry_reg_899(0) = '1') else 
        Range1_all_zeros_fu_556_p2;
    exitcond1_fu_188_p2 <= "1" when (co_reg_130 = ap_const_lv6_30) else "0";
    exitcond2_fu_265_p2 <= "1" when (h_reg_141 = ap_const_lv4_9) else "0";
    exitcond3_fu_310_p2 <= "1" when (w_reg_153 = ap_const_lv4_9) else "0";
    exitcond_fu_336_p2 <= "1" when (ci_reg_177 = ap_const_lv6_30) else "0";
    h_8_fu_330_p2 <= std_logic_vector(unsigned(h_reg_141) + unsigned(ap_const_lv4_1));
    input_V_address0 <= tmp_180_cast_fu_438_p1(13 - 1 downto 0);

    input_V_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_V_ce0 <= ap_const_logic_1;
        else 
            input_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    isneg_not_fu_720_p2 <= (isneg_reg_942 xor ap_const_lv1_1);
    newsignbit_fu_514_p3 <= p_Val2_57_fu_508_p2(7 downto 7);
    output_V_address0 <= output_V_addr_reg_817;

    output_V_ce0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output_V_ce0 <= ap_const_logic_1;
        else 
            output_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_V_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_s_fu_762_p3),8));

    output_V_we0_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output_V_we0 <= ap_const_logic_1;
        else 
            output_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    overflow_fu_607_p2 <= (brmerge_i_i8_fu_597_p2 and tmp_127_fu_602_p2);
    p_38_i_i_fu_586_p2 <= (carry_reg_899 and Range1_all_ones_fu_551_p2);
    p_41_i_i_fu_574_p2 <= (signbit_reg_880 and tmp_125_fu_568_p2);
    p_Val2_52_fu_678_p2 <= std_logic_vector(signed(tmp_118_fu_674_p1) + signed(tmp_117_fu_670_p1));
    p_Val2_54_fu_448_p0 <= weight_V_load_reg_855;
    p_Val2_54_fu_448_p1 <= input_V_load_reg_860;
    p_Val2_54_fu_448_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_54_fu_448_p0) * signed(p_Val2_54_fu_448_p1))), 16));
    p_Val2_55_fu_474_p2 <= std_logic_vector(signed(tmp_160_cast_fu_470_p1) + signed(p_Val2_54_reg_865));
    p_Val2_56_fu_487_p4 <= p_Val2_55_fu_474_p2(13 downto 6);
    p_Val2_57_fu_508_p2 <= std_logic_vector(unsigned(p_Val2_56_fu_487_p4) + unsigned(tmp_123_fu_497_p1));
    p_Val2_62_mux_fu_650_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_reg_932(0) = '1') else 
        p_Val2_57_reg_887;
    p_Val2_s_55_fu_656_p3 <= 
        ap_const_lv8_80 when (underflow_reg_927(0) = '1') else 
        p_Val2_57_reg_887;
    p_not_i_i_fu_591_p2 <= (deleted_zeros_fu_561_p3 xor ap_const_lv1_1);
    p_result_V_fu_737_p3 <= 
        ap_const_lv8_80 when (underflow_8_fu_711_p2(0) = '1') else 
        result_V_reg_949;
    p_s_fu_762_p3 <= 
        tmp_157_reg_962 when (tmp_120_reg_967(0) = '1') else 
        ap_const_lv7_0;
    p_shl1_cast_fu_255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_148_fu_247_p3),10));
    p_shl2_cast_fu_213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_205_p3),13));
    p_shl3_cast_fu_225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_145_fu_217_p3),13));
    p_shl4_cast_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_151_fu_280_p3),14));
    p_shl5_cast_fu_300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_152_fu_292_p3),14));
    p_shl6_cast_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_160_fu_387_p3),14));
    p_shl7_cast_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_161_fu_399_p3),14));
    p_shl8_cast_fu_360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_155_fu_352_p3),10));
    p_shl9_cast_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_156_fu_364_p3),10));
    p_shl_cast_fu_243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_147_fu_235_p3),10));
    result_1_fu_744_p3 <= 
        result_V_mux_fu_730_p3 when (brmerge9_fu_725_p2(0) = '1') else 
        p_result_V_fu_737_p3;
    result_V_fu_692_p2 <= std_logic_vector(unsigned(bias_V_q0) + unsigned(p_Val2_s_reg_165));
    result_V_mux_fu_730_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_fu_716_p2(0) = '1') else 
        result_V_reg_949;
    sum_V_fu_662_p3 <= 
        p_Val2_62_mux_fu_650_p3 when (underflow_not_fu_645_p2(0) = '1') else 
        p_Val2_s_55_fu_656_p3;
    tmp2_demorgan_fu_618_p2 <= (p_38_i_i_fu_586_p2 or brmerge40_demorgan_i_fu_613_p2);
    tmp2_fu_624_p2 <= (tmp2_demorgan_fu_618_p2 xor ap_const_lv1_1);
    tmp3_fu_641_p2 <= (brmerge40_demorgan_i_reg_922 or tmp_127_reg_917);
    tmp_116_cast_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_reg_153),14));
        tmp_117_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_165),9));

        tmp_118_fu_674_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(bias_V_q0),9));

    tmp_119_fu_706_p2 <= (newsignbit_8_reg_955 xor ap_const_lv1_1);
    tmp_120_fu_756_p2 <= "1" when (signed(result_1_fu_744_p3) > signed(ap_const_lv8_0)) else "0";
    tmp_121_cast_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci_reg_177),13));
    tmp_122_fu_462_p3 <= (p_Val2_s_reg_165 & ap_const_lv6_0);
    tmp_123_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_166_reg_870),8));
    tmp_124_fu_522_p2 <= (newsignbit_fu_514_p3 xor ap_const_lv1_1);
    tmp_125_fu_568_p2 <= (tmp_169_fu_544_p3 xor ap_const_lv1_1);
    tmp_127_fu_602_p2 <= (signbit_reg_880 xor ap_const_lv1_1);
    tmp_145_fu_217_p3 <= (co_reg_130 & ap_const_lv4_0);
    tmp_146_fu_229_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_213_p1) - unsigned(p_shl3_cast_fu_225_p1));
    tmp_147_fu_235_p3 <= (co_reg_130 & ap_const_lv3_0);
    tmp_148_fu_247_p3 <= (co_reg_130 & ap_const_lv1_0);
    tmp_149_fu_259_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_255_p1) + unsigned(p_shl_cast_fu_243_p1));
    tmp_150_fu_275_p2 <= std_logic_vector(unsigned(tmp_cast_fu_271_p1) + unsigned(tmp_149_reg_786));
    tmp_151_fu_280_p3 <= (tmp_150_fu_275_p2 & ap_const_lv3_0);
    tmp_152_fu_292_p3 <= (tmp_150_fu_275_p2 & ap_const_lv1_0);
    tmp_153_fu_304_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_288_p1) + unsigned(p_shl5_cast_fu_300_p1));
    tmp_154_fu_320_p2 <= std_logic_vector(unsigned(tmp_153_reg_804) + unsigned(tmp_116_cast_fu_316_p1));
    tmp_155_fu_352_p3 <= (ci_reg_177 & ap_const_lv3_0);
    tmp_156_fu_364_p3 <= (ci_reg_177 & ap_const_lv1_0);
    tmp_157_fu_752_p1 <= result_1_fu_744_p3(7 - 1 downto 0);
    tmp_158_fu_376_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_360_p1) + unsigned(p_shl9_cast_fu_372_p1));
    tmp_159_fu_382_p2 <= std_logic_vector(unsigned(tmp_cast_reg_799) + unsigned(tmp_158_fu_376_p2));
        tmp_160_cast_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_122_fu_462_p3),16));

    tmp_160_fu_387_p3 <= (tmp_159_fu_382_p2 & ap_const_lv3_0);
    tmp_161_fu_399_p3 <= (tmp_159_fu_382_p2 & ap_const_lv1_0);
    tmp_162_fu_411_p2 <= std_logic_vector(unsigned(p_shl6_cast_fu_395_p1) + unsigned(p_shl7_cast_fu_407_p1));
    tmp_163_fu_417_p2 <= std_logic_vector(unsigned(tmp_116_cast_reg_812) + unsigned(tmp_162_fu_411_p2));
    tmp_164_fu_422_p2 <= std_logic_vector(unsigned(tmp_121_cast_fu_348_p1) + unsigned(tmp_146_reg_781));
    tmp_167_fu_500_p3 <= p_Val2_55_fu_474_p2(13 downto 13);
    tmp_169_fu_544_p3 <= p_Val2_55_reg_875(14 downto 14);
    tmp_172_cast_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_154_fu_320_p2),64));
    tmp_180_cast_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_163_reg_835),64));
        tmp_181_cast_fu_427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_164_fu_422_p2),64));

    tmp_cast_fu_271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h_reg_141),10));
    tmp_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(co_reg_130),64));
    tmp_s_fu_205_p3 <= (co_reg_130 & ap_const_lv6_0);
    underflow_8_fu_711_p2 <= (isneg_reg_942 and tmp_119_fu_706_p2);
    underflow_fu_630_p2 <= (signbit_reg_880 and tmp2_fu_624_p2);
    underflow_not_fu_645_p2 <= (tmp3_fu_641_p2 or p_38_i_i_reg_912);
    w_8_fu_432_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(w_reg_153));
    weight_V_address0 <= tmp_181_cast_fu_427_p1(12 - 1 downto 0);

    weight_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            weight_V_ce0 <= ap_const_logic_1;
        else 
            weight_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
