## SIMULATE AND SYNTHESIS INVERTER USING CADENCE
## AIM:
To Simulate and Synthesis Inverter using CADENCE

## APPARATUS REQUIRED: CADENCE VIRTUOSO

## PROCEDURE:
STEP:1 Cadence Virtuoso open procedere<br>
STEP:2 Open MobaXterm<br>
STEP:3 Click on Session (Top left Cornet)<br>
STEP:4 Choose SSH<br>
STEP:5 In Remote Host enter then on Password" Student @Cadence. Saves the.in"<br>
STEP:6 Type Exdg-open Hiphen, alles open Space New window will be opened (all is small)<br>
STEP:7 Create a new folder<br>
STEP:8 Right click on folder window open<br>
STEP:9 Terminal Command window will be opened<br>
STEP:10 In Command window type the following.<br>
      ->pwod<br>
      ->tcsh<br>
      ->Spate â†’SEU Source / Cadence / Install /cshrc<br>
      ->Welcome to Cadence tools suite"<br>
      ->Virtuoso.<br>
STEP:11 Analog design window will be opened<br>
STEP:12 Analog design using Virtuoso<br>
STEP:13 In Virtuoso 6.1.8-646<br>
STEP:14 File New library library nanae"<br>
STEP:15 Choose Attach to an existing technology library<br>
STEP:16 Choose the folder where you. need to work<br>
        ->ok gpak 180 Apply<br>
STEP:17 File cell veew choose library Type coll name<br>
STEP:18 Schematic windere will be opened<br>


## INVERTER:
![image](https://github.com/vignesh7605/VLSI-LAB-EXP-6/assets/160568690/a0a693f2-9836-4a4c-8b5e-eff063f343ad)





## OUTPUT:
![image](https://github.com/vignesh7605/VLSI-LAB-EXP-6/assets/160568690/ce79ceeb-ecd3-41ec-b07c-00a88eebdddc)




## NAND:
![image](https://github.com/vignesh7605/VLSI-LAB-EXP-6/assets/160568690/e3125ef2-166e-4948-bb0a-1f75f6ba3801)




## OUTPUT:
![image](https://github.com/vignesh7605/VLSI-LAB-EXP-6/assets/160568690/49bf957c-9dce-45f3-967d-92fba060733c)




## NOR:
![image](https://github.com/vignesh7605/VLSI-LAB-EXP-6/assets/160568690/28421877-17be-4c23-a9c9-07183e4bdca8)



## OUTPUT:
![image](https://github.com/vignesh7605/VLSI-LAB-EXP-6/assets/160568690/a005bc7c-d58b-4ee1-86e7-997740e19e28)



## RESULT:
	The Simulate and Synthesis Inverter using CADENCE is successfully verified.
