# Hi there, I'm Chaitanya Roy Buddhavaram ğŸ‘‹

### ğŸš€ Aspiring VLSI Engineer | Electronics & Instrumentation Background
**RTL Design | Design Verification | Ex-Computer Vision Engineer**

I am an Electronics Engineer pivoting from **Computer Vision** to **ASIC Design & Verification**. My background in optimizing AI models for embedded chips (Nvidia Orin) gave me a unique "Software-Aware Hardware" perspective. Now, I leverage my strong **Python/Algorithm** skills to build robust verification environments and efficient RTL designs.

---

### ğŸ› ï¸ Tech Stack & Tools

| Domain | Skills & Technologies |
| :--- | :--- |
| **Hardware Design** | **Verilog HDL**, Digital Logic, Finite State Machines (FSM), CMOS Logic |
| **Verification** | **SystemVerilog**, **UVM** (Learning), **Cocotb**, Functional Verification |
| **Scripting & SW** | **Python** (Advanced), **Perl**, C++, TCL, Linux (Bash) |
| **EDA Tools** | ModelSim/Questa, Xilinx Vivado, GTKWave, Synopsys Tools |
| **Protocols** | UART, SPI, I2C, APB (In Progress) |

---

### ğŸ”­ Current Status
**Trainee, Advanced ASIC Design & Verification @ Maven Silicon**
* Focusing on **Front-end VLSI Design** (RTL) and **Verification**.
* Bridging the gap between High-Level Software (Python) and Low-Level Hardware (Verilog).

---

### ğŸ“‚ Featured Projects (VLSI & Embedded)

#### ğŸ”¹ [VLSI-Verilog-Modules](https://github.com/your-username/repo-link) *(New!)*
*Collection of digital circuits designed and verified from scratch.*
* **4-Bit Ripple Carry Adder:** Structural modeling with GTKWave timing analysis.
* **Synchronous FIFO:** Implemented memory arrays with full/empty flag logic.
* **FSM Controllers:** Mealy/Moore machines for sequence detection.

#### ğŸ”¹ [AI-Hardware-Optimization](https://github.com/your-username/repo-link) *(Enamentis Experience)*
* **Objective:** Deployment of OCR models on **Nvidia Orin** SoCs.
* **Hardware Angle:** Used **TensorRT** and **Model Pruning** to fit complex algorithms into strict power and memory constraints.
* **Stack:** Python, C++, CUDA, Linux.

#### ğŸ”¹ [UAV-System-Integration](https://github.com/your-username/repo-link) *(Binford Labs)*
* **Objective:** End-to-end architecture of Autonomous Aerial Vehicles.
* **Hardware Angle:** Interfaced Lidar/GPS via **UART/I2C protocols** and calibrated PID controllers for flight stability.

---

### ğŸ’¼ Professional Experience

**ğŸ”¹ ASIC Design & Verification Trainee | Maven Silicon** *(Dec 2025 â€“ Present)*
* Writing clean, synthesizable **Verilog** code for combinational/sequential logic.
* Developing **Perl/Python scripts** to automate EDA tool workflows.

**ğŸ”¹ Working Student - Edge AI | Enamentis GmbH** *(Aug 2025 â€“ Present)*
* Optimizing Deep Learning models for **Embedded Hardware (Nvidia Orin)**.
* Gained insight into hardware resource management (Latency vs. Power trade-offs).

**ğŸ”¹ R&D Intern | Fraunhofer IPK** *(Nov 2024 â€“ Mar 2025)*
* Developed embedded vision solutions for industrial automation.

**ğŸ”¹ UAV Systems Engineer | Binford Research Labs** *(Mar 2021 â€“ Jan 2022)*
* Hands-on experience with **Sensor Integration** and **Communication Protocols**.

---

### ğŸ“ Education
* **M.Sc. Scientific Instrumentation** | Ernst Abbe Hochschule Jena, Germany
* **B.E. Electronics & Instrumentation** | Muffakham Jah College, India

---

### ğŸ“« Let's Connect
* **LinkedIn:** [linkedin.com/in/chaitanya-roy](https://www.linkedin.com/in/chaitanya-roy)
* **Email:** bchaitanyaroy@gmail.com
