#--  Synopsys, Inc.
#--  Version U-2023.03L-SP1
#--  Project file /home/user/openCologne/4.Advanced--4/First_Implementation/run_options.txt
#--  Written on Fri May 24 01:13:54 2024


#project files
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/trick_sw_detection.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/i2s/src/i2s.sv"
add_file -verilog -vlog_std v2001 "/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/synchronizer.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/operator.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_exp_lut.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/tremolo.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timer.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timers.sv"
add_file -verilog -vlog_std sysv "/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv"


#implementation: "First_Implementation"
impl -add First_Implementation -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {/home/user/openCologne/4.Advanced--4}

#device options
set_option -technology ECP5U
set_option -part LFE5U_85F
set_option -package BG381C
set_option -speed_grade -6
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "opl3"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -scm2hydra 0
set_option -scm2hydra_preserve_rtl_sig 1
set_option -hdl_strict_syntax 0
set_option -rtl_xmr_naming 0
set_option -use_module_idb 1

# mapper_without_write_options
set_option -frequency 200
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1
set_option -seqshift_no_replicate 0

# NFilter
set_option -no_sequential_opt 0

# common_options
set_option -add_dut_hierarchy 0
set_option -prepare_readback 0

# flow_options
set_option -use_unified_compile 0
set_option -slr_aware_debug 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./OPL3Test_First_Implementation.edi"

#set log file 
set_option log_file "/home/user/openCologne/4.Advanced--4/First_Implementation/OPL3Test_First_Implementation.srf" 
impl -active "First_Implementation"
