5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd elsif2.vcd -o elsif2.cdd -v elsif2.v
3 0 $root $root NA 0 0 1
3 0 main main elsif2.v 3 32 1
2 1 7 8000c 1 3d 121002 0 0 1 2 2 $u0
1 a 5 30004 1 0 0 0 1 1 2
1 b 5 830007 1 0 0 0 1 1 102
4 1 0 0
3 1 main.$u0 main.$u0 elsif2.v 0 21 1
2 2 19 50008 1 0 20004 0 0 1 4 0
2 3 19 10001 0 1 400 0 0 b
2 4 19 10008 1 37 11006 2 3
2 5 20 50008 1 0 20008 0 0 1 4 1
2 6 20 10001 0 1 400 0 0 b
2 7 20 10008 1 37 a 5 6
4 7 0 0
4 4 7 7
3 1 main.$u1 main.$u1 elsif2.v 0 30 1
