// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "03/30/2020 12:46:46"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module m68hc11 (
	Flag_C,
	CLK,
	RESET,
	IRQn,
	XIRQn,
	Flag_V,
	Flag_Z,
	Flag_N,
	Flag_I,
	Flag_H,
	Flag_X,
	Flag_S,
	ACCA_D,
	ACCB_D,
	AP_D,
	AUX_D,
	Debug_Q,
	Debug_Yupa,
	Edo_Pres,
	PC_D,
	X_D,
	Y_D);
output 	Flag_C;
input 	CLK;
input 	RESET;
input 	IRQn;
input 	XIRQn;
output 	Flag_V;
output 	Flag_Z;
output 	Flag_N;
output 	Flag_I;
output 	Flag_H;
output 	Flag_X;
output 	Flag_S;
output 	[7:0] ACCA_D;
output 	[7:0] ACCB_D;
output 	[15:0] AP_D;
output 	[15:0] AUX_D;
output 	[7:0] Debug_Q;
output 	[7:0] Debug_Yupa;
output 	[11:0] Edo_Pres;
output 	[15:0] PC_D;
output 	[15:0] X_D;
output 	[15:0] Y_D;

// Design Ports Information
// Flag_C	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_V	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_Z	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_N	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_I	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_H	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_X	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_S	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[7]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[6]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[3]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[1]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[0]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[7]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[5]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[4]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[2]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[0]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[15]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[14]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[13]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[12]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[11]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[10]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[9]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[8]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[7]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[6]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[5]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[3]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[1]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[0]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[15]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[14]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[13]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[12]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[11]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[9]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[8]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[7]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[6]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[5]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[4]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[2]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[1]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[0]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[7]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[6]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[5]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[3]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[2]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[1]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[7]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[6]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[5]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[1]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[0]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[11]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[10]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[9]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[8]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[5]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[4]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[0]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[15]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[14]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[13]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[12]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[11]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[10]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[8]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[7]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[6]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[5]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[1]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[0]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[15]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[14]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[13]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[12]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[11]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[10]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[9]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[8]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[7]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[6]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[5]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[4]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[15]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[14]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[13]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[12]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[11]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[10]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[9]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[8]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[7]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[6]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[5]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[3]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[0]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRQn	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// XIRQn	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \IRQn~input_o ;
wire \XIRQn~input_o ;
wire \Flag_C~output_o ;
wire \Flag_V~output_o ;
wire \Flag_Z~output_o ;
wire \Flag_N~output_o ;
wire \Flag_I~output_o ;
wire \Flag_H~output_o ;
wire \Flag_X~output_o ;
wire \Flag_S~output_o ;
wire \ACCA_D[7]~output_o ;
wire \ACCA_D[6]~output_o ;
wire \ACCA_D[5]~output_o ;
wire \ACCA_D[4]~output_o ;
wire \ACCA_D[3]~output_o ;
wire \ACCA_D[2]~output_o ;
wire \ACCA_D[1]~output_o ;
wire \ACCA_D[0]~output_o ;
wire \ACCB_D[7]~output_o ;
wire \ACCB_D[6]~output_o ;
wire \ACCB_D[5]~output_o ;
wire \ACCB_D[4]~output_o ;
wire \ACCB_D[3]~output_o ;
wire \ACCB_D[2]~output_o ;
wire \ACCB_D[1]~output_o ;
wire \ACCB_D[0]~output_o ;
wire \AP_D[15]~output_o ;
wire \AP_D[14]~output_o ;
wire \AP_D[13]~output_o ;
wire \AP_D[12]~output_o ;
wire \AP_D[11]~output_o ;
wire \AP_D[10]~output_o ;
wire \AP_D[9]~output_o ;
wire \AP_D[8]~output_o ;
wire \AP_D[7]~output_o ;
wire \AP_D[6]~output_o ;
wire \AP_D[5]~output_o ;
wire \AP_D[4]~output_o ;
wire \AP_D[3]~output_o ;
wire \AP_D[2]~output_o ;
wire \AP_D[1]~output_o ;
wire \AP_D[0]~output_o ;
wire \AUX_D[15]~output_o ;
wire \AUX_D[14]~output_o ;
wire \AUX_D[13]~output_o ;
wire \AUX_D[12]~output_o ;
wire \AUX_D[11]~output_o ;
wire \AUX_D[10]~output_o ;
wire \AUX_D[9]~output_o ;
wire \AUX_D[8]~output_o ;
wire \AUX_D[7]~output_o ;
wire \AUX_D[6]~output_o ;
wire \AUX_D[5]~output_o ;
wire \AUX_D[4]~output_o ;
wire \AUX_D[3]~output_o ;
wire \AUX_D[2]~output_o ;
wire \AUX_D[1]~output_o ;
wire \AUX_D[0]~output_o ;
wire \Debug_Q[7]~output_o ;
wire \Debug_Q[6]~output_o ;
wire \Debug_Q[5]~output_o ;
wire \Debug_Q[4]~output_o ;
wire \Debug_Q[3]~output_o ;
wire \Debug_Q[2]~output_o ;
wire \Debug_Q[1]~output_o ;
wire \Debug_Q[0]~output_o ;
wire \Debug_Yupa[7]~output_o ;
wire \Debug_Yupa[6]~output_o ;
wire \Debug_Yupa[5]~output_o ;
wire \Debug_Yupa[4]~output_o ;
wire \Debug_Yupa[3]~output_o ;
wire \Debug_Yupa[2]~output_o ;
wire \Debug_Yupa[1]~output_o ;
wire \Debug_Yupa[0]~output_o ;
wire \Edo_Pres[11]~output_o ;
wire \Edo_Pres[10]~output_o ;
wire \Edo_Pres[9]~output_o ;
wire \Edo_Pres[8]~output_o ;
wire \Edo_Pres[7]~output_o ;
wire \Edo_Pres[6]~output_o ;
wire \Edo_Pres[5]~output_o ;
wire \Edo_Pres[4]~output_o ;
wire \Edo_Pres[3]~output_o ;
wire \Edo_Pres[2]~output_o ;
wire \Edo_Pres[1]~output_o ;
wire \Edo_Pres[0]~output_o ;
wire \PC_D[15]~output_o ;
wire \PC_D[14]~output_o ;
wire \PC_D[13]~output_o ;
wire \PC_D[12]~output_o ;
wire \PC_D[11]~output_o ;
wire \PC_D[10]~output_o ;
wire \PC_D[9]~output_o ;
wire \PC_D[8]~output_o ;
wire \PC_D[7]~output_o ;
wire \PC_D[6]~output_o ;
wire \PC_D[5]~output_o ;
wire \PC_D[4]~output_o ;
wire \PC_D[3]~output_o ;
wire \PC_D[2]~output_o ;
wire \PC_D[1]~output_o ;
wire \PC_D[0]~output_o ;
wire \X_D[15]~output_o ;
wire \X_D[14]~output_o ;
wire \X_D[13]~output_o ;
wire \X_D[12]~output_o ;
wire \X_D[11]~output_o ;
wire \X_D[10]~output_o ;
wire \X_D[9]~output_o ;
wire \X_D[8]~output_o ;
wire \X_D[7]~output_o ;
wire \X_D[6]~output_o ;
wire \X_D[5]~output_o ;
wire \X_D[4]~output_o ;
wire \X_D[3]~output_o ;
wire \X_D[2]~output_o ;
wire \X_D[1]~output_o ;
wire \X_D[0]~output_o ;
wire \Y_D[15]~output_o ;
wire \Y_D[14]~output_o ;
wire \Y_D[13]~output_o ;
wire \Y_D[12]~output_o ;
wire \Y_D[11]~output_o ;
wire \Y_D[10]~output_o ;
wire \Y_D[9]~output_o ;
wire \Y_D[8]~output_o ;
wire \Y_D[7]~output_o ;
wire \Y_D[6]~output_o ;
wire \Y_D[5]~output_o ;
wire \Y_D[4]~output_o ;
wire \Y_D[3]~output_o ;
wire \Y_D[2]~output_o ;
wire \Y_D[1]~output_o ;
wire \Y_D[0]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \inst7|inst4|valor_interno[0]~33_combout ;
wire \RESET~input_o ;
wire \RESET~inputclkctrl_outclk ;
wire \inst7|inst2|B4~q ;
wire \inst7|inst3|SELECTOR~1_combout ;
wire \inst7|inst4|valor_interno[1]~11_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ;
wire \inst7|inst1|mem~15_combout ;
wire \inst7|inst1|mem~16_combout ;
wire \inst7|inst1|mem~13_combout ;
wire \inst7|inst1|mem~19_combout ;
wire \inst7|inst4|valor_interno[1]~12 ;
wire \inst7|inst4|valor_interno[2]~13_combout ;
wire \inst7|inst4|valor_interno[2]~14 ;
wire \inst7|inst4|valor_interno[3]~15_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[3]~9_combout ;
wire \inst7|inst4|valor_interno[3]~16 ;
wire \inst7|inst4|valor_interno[4]~18 ;
wire \inst7|inst4|valor_interno[5]~19_combout ;
wire \inst7|inst1|mem~10_combout ;
wire \inst7|inst1|mem~21_combout ;
wire \inst7|inst1|mem~23_combout ;
wire \inst7|inst2|nCRI~q ;
wire \inst7|inst2|nCRI~clkctrl_outclk ;
wire \inst7|inst1|mem~28_combout ;
wire \inst7|inst1|mem~24_combout ;
wire \inst7|inst1|mem~25_combout ;
wire \inst7|inst1|mem~26_combout ;
wire \inst7|inst2|nCBD~q ;
wire \inst7|inst2|nCBD~clkctrl_outclk ;
wire \inst7|inst1|mem~8_combout ;
wire \inst7|inst1|mem~9_combout ;
wire \inst7|inst1|mem~27_combout ;
wire \PC|data_out[0]~16_combout ;
wire \PC|data_out[0]~17 ;
wire \PC|data_out[1]~18_combout ;
wire \PC|data_out[1]~19 ;
wire \PC|data_out[2]~20_combout ;
wire \PC|data_out[2]~21 ;
wire \PC|data_out[3]~22_combout ;
wire \PC|data_out[3]~23 ;
wire \PC|data_out[4]~24_combout ;
wire \PC|data_out[4]~25 ;
wire \PC|data_out[5]~26_combout ;
wire \PC|data_out[5]~27 ;
wire \PC|data_out[6]~28_combout ;
wire \PC|data_out[6]~29 ;
wire \PC|data_out[7]~30_combout ;
wire \PC|data_out[7]~31 ;
wire \PC|data_out[8]~32_combout ;
wire \PC|data_out[8]~33 ;
wire \PC|data_out[9]~34_combout ;
wire \PC|data_out[9]~35 ;
wire \PC|data_out[10]~36_combout ;
wire \PC|data_out[10]~37 ;
wire \PC|data_out[11]~38_combout ;
wire \PC|data_out[11]~39 ;
wire \PC|data_out[12]~40_combout ;
wire \PC|data_out[12]~41 ;
wire \PC|data_out[13]~42_combout ;
wire \PC|data_out[13]~43 ;
wire \PC|data_out[14]~44_combout ;
wire \inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ;
wire \PC|data_out[14]~45 ;
wire \PC|data_out[15]~46_combout ;
wire \inst6|data[1]~3_combout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ;
wire \inst|valor_interno[0]~feeder_combout ;
wire \inst|valor_interno[1]~feeder_combout ;
wire \inst|valor_interno[2]~feeder_combout ;
wire \inst|valor_interno[3]~feeder_combout ;
wire \inst|valor_interno[4]~feeder_combout ;
wire \inst|valor_interno[5]~feeder_combout ;
wire \inst|valor_interno[6]~feeder_combout ;
wire \inst|valor_interno[7]~feeder_combout ;
wire \inst|valor_interno[8]~feeder_combout ;
wire \inst|valor_interno[9]~feeder_combout ;
wire \inst|valor_interno[10]~feeder_combout ;
wire \inst|valor_interno[11]~feeder_combout ;
wire \inst|valor_interno[12]~feeder_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \inst6|data[1]~46_combout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \inst6|data[1]~43_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \inst6|data[1]~44_combout ;
wire \inst6|data[1]~45_combout ;
wire \inst6|mem~25feeder_combout ;
wire \inst6|mem~25_q ;
wire \inst6|data[7]~7_combout ;
wire \inst6|data[1]~5_combout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \inst6|data[1]~47_combout ;
wire \inst6|data[1]~48_combout ;
wire \inst8|valor_interno[5]~feeder_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ;
wire \inst7|inst4|valor_interno[5]~20 ;
wire \inst7|inst4|valor_interno[6]~21_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \inst6|data[2]~41_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \inst6|data[2]~40_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \inst6|data[2]~37_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \inst6|data[2]~38_combout ;
wire \inst6|data[2]~39_combout ;
wire \inst6|data[2]~42_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ;
wire \inst7|inst4|valor_interno[6]~22 ;
wire \inst7|inst4|valor_interno[7]~23_combout ;
wire \inst6|data[0]~26_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \inst6|data[3]~34_combout ;
wire \inst6|data[0]~15_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \inst6|data[3]~31_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \inst6|data[3]~32_combout ;
wire \inst6|data[3]~33_combout ;
wire \inst6|data[0]~28_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \inst6|data[3]~35_combout ;
wire \inst6|data[3]~36_combout ;
wire \inst8|valor_interno[7]~feeder_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ;
wire \inst7|inst4|valor_interno[7]~24 ;
wire \inst7|inst4|valor_interno[8]~25_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \inst6|data[4]~29_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \inst6|data[4]~27_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \inst6|data[4]~24_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \inst6|data[4]~23_combout ;
wire \inst6|data[4]~25_combout ;
wire \inst6|data[4]~30_combout ;
wire \inst8|valor_interno[8]~feeder_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ;
wire \inst7|inst4|valor_interno[8]~26 ;
wire \inst7|inst4|valor_interno[9]~27_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \inst6|data[5]~20_combout ;
wire \inst6|data[0]~19_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \inst6|data[5]~21_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \inst6|data[5]~16_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \inst6|data[5]~17_combout ;
wire \inst6|data[5]~18_combout ;
wire \inst6|data[5]~22_combout ;
wire \inst8|valor_interno[9]~feeder_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ;
wire \inst7|inst4|valor_interno[9]~28 ;
wire \inst7|inst4|valor_interno[10]~29_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \inst6|data[6]~12_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \inst6|data[6]~10_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \inst6|data[6]~9_combout ;
wire \inst6|data[6]~11_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \inst6|data[6]~13_combout ;
wire \inst6|data[6]~14_combout ;
wire \inst8|valor_interno[10]~feeder_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ;
wire \inst7|inst4|valor_interno[10]~30 ;
wire \inst7|inst4|valor_interno[11]~31_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \inst6|data[7]~4_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \inst6|data[7]~6_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \inst6|data[7]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \inst6|data[7]~1_combout ;
wire \inst6|data[7]~2_combout ;
wire \inst6|data[7]~8_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ;
wire \inst7|inst1|mem~14_combout ;
wire \inst7|inst1|mem~17_combout ;
wire \inst7|inst3|SELECTOR~0_combout ;
wire \inst7|inst4|valor_interno[4]~17_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \inst6|data[0]~53_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \inst6|data[0]~52_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \inst6|data[0]~49_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \inst6|data[0]~50_combout ;
wire \inst6|data[0]~51_combout ;
wire \inst6|data[0]~54_combout ;
wire \inst8|valor_interno[4]~feeder_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[2]~10_combout ;
wire \inst7|inst1|mem~6_combout ;
wire \inst7|inst1|mem~7_combout ;
wire \inst7|inst1|mem~11_combout ;
wire \inst7|inst1|mem~12_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[0]~8_combout ;
wire \inst7|inst1|mem~20_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ;
wire \inst7|inst1|mem~18_combout ;
wire \inst7|inst2|CZ~q ;
wire \ACCB|data_out[7]~feeder_combout ;
wire \inst7|inst1|mem~22_combout ;
wire \ACCB|data_out[4]~feeder_combout ;
wire \ACCB|data_out[3]~feeder_combout ;
wire \inst5|inst10|output~1_combout ;
wire \ACCB|data_out[0]~feeder_combout ;
wire \ACCB|data_out[2]~feeder_combout ;
wire \ACCB|data_out[1]~feeder_combout ;
wire \inst5|inst10|output~0_combout ;
wire \inst5|inst10|output~2_combout ;
wire \inst5|inst2|valor_interno~q ;
wire \inst7|inst2|CN~q ;
wire \inst1|Banderas[2]~feeder_combout ;
wire \inst5|inst11|output~0_combout ;
wire \inst5|inst3|valor_interno~q ;
wire \inst1|Q[6]~feeder_combout ;
wire \inst1|Q[5]~feeder_combout ;
wire \inst1|Q[4]~feeder_combout ;
wire \inst1|Q[3]~feeder_combout ;
wire \inst1|Q[2]~feeder_combout ;
wire \inst1|Q[1]~feeder_combout ;
wire \inst1|Q[0]~feeder_combout ;
wire \inst1|Yupa_interno[6]~feeder_combout ;
wire \inst1|Yupa_interno[5]~feeder_combout ;
wire \inst1|Yupa_interno[4]~feeder_combout ;
wire \inst1|Yupa_interno[3]~feeder_combout ;
wire \inst1|Yupa_interno[2]~feeder_combout ;
wire \inst1|Yupa_interno[1]~feeder_combout ;
wire [11:0] \inst7|inst4|valor_interno ;
wire [15:0] \PC|data_out ;
wire [7:0] \inst1|Q ;
wire [1:0] \inst7|inst2|instruccion ;
wire [7:0] \ACCB|data_out ;
wire [2:0] \inst7|inst2|PC ;
wire [4:0] \inst1|Banderas ;
wire [7:0] \inst1|Yupa_interno ;
wire [11:0] \inst7|inst2|liga ;
wire [11:0] \inst8|valor_interno ;
wire [2:0] \inst6|mem_rtl_0|auto_generated|address_reg_b ;
wire [1:0] \inst7|inst2|EB ;
wire [15:0] \inst|valor_interno ;
wire [3:0] \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w ;

wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;

assign \inst6|mem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \Flag_C~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_C~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_C~output .bus_hold = "false";
defparam \Flag_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \Flag_V~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_V~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_V~output .bus_hold = "false";
defparam \Flag_V~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \Flag_Z~output (
	.i(\inst5|inst2|valor_interno~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_Z~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_Z~output .bus_hold = "false";
defparam \Flag_Z~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \Flag_N~output (
	.i(\inst5|inst3|valor_interno~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_N~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_N~output .bus_hold = "false";
defparam \Flag_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \Flag_I~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_I~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_I~output .bus_hold = "false";
defparam \Flag_I~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \Flag_H~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_H~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_H~output .bus_hold = "false";
defparam \Flag_H~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \Flag_X~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_X~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_X~output .bus_hold = "false";
defparam \Flag_X~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \Flag_S~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_S~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_S~output .bus_hold = "false";
defparam \Flag_S~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \ACCA_D[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[7]~output .bus_hold = "false";
defparam \ACCA_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ACCA_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[6]~output .bus_hold = "false";
defparam \ACCA_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \ACCA_D[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[5]~output .bus_hold = "false";
defparam \ACCA_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \ACCA_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[4]~output .bus_hold = "false";
defparam \ACCA_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \ACCA_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[3]~output .bus_hold = "false";
defparam \ACCA_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \ACCA_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[2]~output .bus_hold = "false";
defparam \ACCA_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \ACCA_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[1]~output .bus_hold = "false";
defparam \ACCA_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \ACCA_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[0]~output .bus_hold = "false";
defparam \ACCA_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \ACCB_D[7]~output (
	.i(\ACCB|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[7]~output .bus_hold = "false";
defparam \ACCB_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \ACCB_D[6]~output (
	.i(\ACCB|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[6]~output .bus_hold = "false";
defparam \ACCB_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \ACCB_D[5]~output (
	.i(\ACCB|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[5]~output .bus_hold = "false";
defparam \ACCB_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \ACCB_D[4]~output (
	.i(\ACCB|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[4]~output .bus_hold = "false";
defparam \ACCB_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \ACCB_D[3]~output (
	.i(\ACCB|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[3]~output .bus_hold = "false";
defparam \ACCB_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \ACCB_D[2]~output (
	.i(\ACCB|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[2]~output .bus_hold = "false";
defparam \ACCB_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \ACCB_D[1]~output (
	.i(\ACCB|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[1]~output .bus_hold = "false";
defparam \ACCB_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \ACCB_D[0]~output (
	.i(\ACCB|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[0]~output .bus_hold = "false";
defparam \ACCB_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \AP_D[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[15]~output .bus_hold = "false";
defparam \AP_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \AP_D[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[14]~output .bus_hold = "false";
defparam \AP_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \AP_D[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[13]~output .bus_hold = "false";
defparam \AP_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \AP_D[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[12]~output .bus_hold = "false";
defparam \AP_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \AP_D[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[11]~output .bus_hold = "false";
defparam \AP_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \AP_D[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[10]~output .bus_hold = "false";
defparam \AP_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \AP_D[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[9]~output .bus_hold = "false";
defparam \AP_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \AP_D[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[8]~output .bus_hold = "false";
defparam \AP_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \AP_D[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[7]~output .bus_hold = "false";
defparam \AP_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \AP_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[6]~output .bus_hold = "false";
defparam \AP_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \AP_D[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[5]~output .bus_hold = "false";
defparam \AP_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \AP_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[4]~output .bus_hold = "false";
defparam \AP_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \AP_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[3]~output .bus_hold = "false";
defparam \AP_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \AP_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[2]~output .bus_hold = "false";
defparam \AP_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \AP_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[1]~output .bus_hold = "false";
defparam \AP_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \AP_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[0]~output .bus_hold = "false";
defparam \AP_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \AUX_D[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[15]~output .bus_hold = "false";
defparam \AUX_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \AUX_D[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[14]~output .bus_hold = "false";
defparam \AUX_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \AUX_D[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[13]~output .bus_hold = "false";
defparam \AUX_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \AUX_D[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[12]~output .bus_hold = "false";
defparam \AUX_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \AUX_D[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[11]~output .bus_hold = "false";
defparam \AUX_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \AUX_D[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[10]~output .bus_hold = "false";
defparam \AUX_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \AUX_D[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[9]~output .bus_hold = "false";
defparam \AUX_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \AUX_D[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[8]~output .bus_hold = "false";
defparam \AUX_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \AUX_D[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[7]~output .bus_hold = "false";
defparam \AUX_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \AUX_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[6]~output .bus_hold = "false";
defparam \AUX_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \AUX_D[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[5]~output .bus_hold = "false";
defparam \AUX_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \AUX_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[4]~output .bus_hold = "false";
defparam \AUX_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \AUX_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[3]~output .bus_hold = "false";
defparam \AUX_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \AUX_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[2]~output .bus_hold = "false";
defparam \AUX_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \AUX_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[1]~output .bus_hold = "false";
defparam \AUX_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \AUX_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[0]~output .bus_hold = "false";
defparam \AUX_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \Debug_Q[7]~output (
	.i(\inst1|Banderas [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[7]~output .bus_hold = "false";
defparam \Debug_Q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \Debug_Q[6]~output (
	.i(\inst1|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[6]~output .bus_hold = "false";
defparam \Debug_Q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Debug_Q[5]~output (
	.i(\inst1|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[5]~output .bus_hold = "false";
defparam \Debug_Q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \Debug_Q[4]~output (
	.i(\inst1|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[4]~output .bus_hold = "false";
defparam \Debug_Q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \Debug_Q[3]~output (
	.i(\inst1|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[3]~output .bus_hold = "false";
defparam \Debug_Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \Debug_Q[2]~output (
	.i(\inst1|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[2]~output .bus_hold = "false";
defparam \Debug_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \Debug_Q[1]~output (
	.i(\inst1|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[1]~output .bus_hold = "false";
defparam \Debug_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \Debug_Q[0]~output (
	.i(\inst1|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[0]~output .bus_hold = "false";
defparam \Debug_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \Debug_Yupa[7]~output (
	.i(\inst1|Banderas [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[7]~output .bus_hold = "false";
defparam \Debug_Yupa[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \Debug_Yupa[6]~output (
	.i(\inst1|Yupa_interno [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[6]~output .bus_hold = "false";
defparam \Debug_Yupa[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \Debug_Yupa[5]~output (
	.i(\inst1|Yupa_interno [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[5]~output .bus_hold = "false";
defparam \Debug_Yupa[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \Debug_Yupa[4]~output (
	.i(\inst1|Yupa_interno [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[4]~output .bus_hold = "false";
defparam \Debug_Yupa[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \Debug_Yupa[3]~output (
	.i(\inst1|Yupa_interno [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[3]~output .bus_hold = "false";
defparam \Debug_Yupa[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \Debug_Yupa[2]~output (
	.i(\inst1|Yupa_interno [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[2]~output .bus_hold = "false";
defparam \Debug_Yupa[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \Debug_Yupa[1]~output (
	.i(\inst1|Yupa_interno [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[1]~output .bus_hold = "false";
defparam \Debug_Yupa[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \Debug_Yupa[0]~output (
	.i(\inst1|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[0]~output .bus_hold = "false";
defparam \Debug_Yupa[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \Edo_Pres[11]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[11]~output .bus_hold = "false";
defparam \Edo_Pres[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \Edo_Pres[10]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[10]~output .bus_hold = "false";
defparam \Edo_Pres[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \Edo_Pres[9]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[9]~output .bus_hold = "false";
defparam \Edo_Pres[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \Edo_Pres[8]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[8]~output .bus_hold = "false";
defparam \Edo_Pres[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \Edo_Pres[7]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[7]~output .bus_hold = "false";
defparam \Edo_Pres[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \Edo_Pres[6]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[6]~output .bus_hold = "false";
defparam \Edo_Pres[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \Edo_Pres[5]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[5]~output .bus_hold = "false";
defparam \Edo_Pres[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \Edo_Pres[4]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[4]~output .bus_hold = "false";
defparam \Edo_Pres[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \Edo_Pres[3]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[3]~output .bus_hold = "false";
defparam \Edo_Pres[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \Edo_Pres[2]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[2]~output .bus_hold = "false";
defparam \Edo_Pres[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \Edo_Pres[1]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[1]~output .bus_hold = "false";
defparam \Edo_Pres[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \Edo_Pres[0]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[0]~output .bus_hold = "false";
defparam \Edo_Pres[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \PC_D[15]~output (
	.i(\PC|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[15]~output .bus_hold = "false";
defparam \PC_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \PC_D[14]~output (
	.i(\PC|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[14]~output .bus_hold = "false";
defparam \PC_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \PC_D[13]~output (
	.i(\PC|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[13]~output .bus_hold = "false";
defparam \PC_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \PC_D[12]~output (
	.i(\PC|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[12]~output .bus_hold = "false";
defparam \PC_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \PC_D[11]~output (
	.i(\PC|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[11]~output .bus_hold = "false";
defparam \PC_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \PC_D[10]~output (
	.i(\PC|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[10]~output .bus_hold = "false";
defparam \PC_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \PC_D[9]~output (
	.i(\PC|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[9]~output .bus_hold = "false";
defparam \PC_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \PC_D[8]~output (
	.i(\PC|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[8]~output .bus_hold = "false";
defparam \PC_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \PC_D[7]~output (
	.i(\PC|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[7]~output .bus_hold = "false";
defparam \PC_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \PC_D[6]~output (
	.i(\PC|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[6]~output .bus_hold = "false";
defparam \PC_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \PC_D[5]~output (
	.i(\PC|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[5]~output .bus_hold = "false";
defparam \PC_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \PC_D[4]~output (
	.i(\PC|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[4]~output .bus_hold = "false";
defparam \PC_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \PC_D[3]~output (
	.i(\PC|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[3]~output .bus_hold = "false";
defparam \PC_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \PC_D[2]~output (
	.i(\PC|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[2]~output .bus_hold = "false";
defparam \PC_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \PC_D[1]~output (
	.i(\PC|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[1]~output .bus_hold = "false";
defparam \PC_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \PC_D[0]~output (
	.i(\PC|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[0]~output .bus_hold = "false";
defparam \PC_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \X_D[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[15]~output .bus_hold = "false";
defparam \X_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \X_D[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[14]~output .bus_hold = "false";
defparam \X_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cycloneive_io_obuf \X_D[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[13]~output .bus_hold = "false";
defparam \X_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \X_D[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[12]~output .bus_hold = "false";
defparam \X_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \X_D[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[11]~output .bus_hold = "false";
defparam \X_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \X_D[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[10]~output .bus_hold = "false";
defparam \X_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \X_D[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[9]~output .bus_hold = "false";
defparam \X_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \X_D[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[8]~output .bus_hold = "false";
defparam \X_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \X_D[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[7]~output .bus_hold = "false";
defparam \X_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \X_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[6]~output .bus_hold = "false";
defparam \X_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \X_D[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[5]~output .bus_hold = "false";
defparam \X_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \X_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[4]~output .bus_hold = "false";
defparam \X_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \X_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[3]~output .bus_hold = "false";
defparam \X_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N23
cycloneive_io_obuf \X_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[2]~output .bus_hold = "false";
defparam \X_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \X_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[1]~output .bus_hold = "false";
defparam \X_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \X_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[0]~output .bus_hold = "false";
defparam \X_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \Y_D[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[15]~output .bus_hold = "false";
defparam \Y_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \Y_D[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[14]~output .bus_hold = "false";
defparam \Y_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Y_D[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[13]~output .bus_hold = "false";
defparam \Y_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \Y_D[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[12]~output .bus_hold = "false";
defparam \Y_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \Y_D[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[11]~output .bus_hold = "false";
defparam \Y_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \Y_D[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[10]~output .bus_hold = "false";
defparam \Y_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \Y_D[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[9]~output .bus_hold = "false";
defparam \Y_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Y_D[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[8]~output .bus_hold = "false";
defparam \Y_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \Y_D[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[7]~output .bus_hold = "false";
defparam \Y_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \Y_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[6]~output .bus_hold = "false";
defparam \Y_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \Y_D[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[5]~output .bus_hold = "false";
defparam \Y_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \Y_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[4]~output .bus_hold = "false";
defparam \Y_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \Y_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[3]~output .bus_hold = "false";
defparam \Y_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \Y_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[2]~output .bus_hold = "false";
defparam \Y_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \Y_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[1]~output .bus_hold = "false";
defparam \Y_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \Y_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[0]~output .bus_hold = "false";
defparam \Y_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneive_lcell_comb \inst7|inst4|valor_interno[0]~33 (
// Equation(s):
// \inst7|inst4|valor_interno[0]~33_combout  = !\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst4|valor_interno[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst4|valor_interno[0]~33 .lut_mask = 16'h00FF;
defparam \inst7|inst4|valor_interno[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \RESET~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RESET~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RESET~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RESET~inputclkctrl .clock_type = "global clock";
defparam \RESET~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X27_Y19_N7
dffeas \inst7|inst4|valor_interno[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[0]~33_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[0] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \inst7|inst2|B4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst7|inst1|mem~18_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|B4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|B4 .is_wysiwyg = "true";
defparam \inst7|inst2|B4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \inst7|inst3|SELECTOR~1 (
// Equation(s):
// \inst7|inst3|SELECTOR~1_combout  = (\inst7|inst2|instruccion [0] & ((!\inst7|inst2|B4~q ))) # (!\inst7|inst2|instruccion [0] & (\inst7|inst2|instruccion [1]))

	.dataa(\inst7|inst2|instruccion [1]),
	.datab(gnd),
	.datac(\inst7|inst2|B4~q ),
	.datad(\inst7|inst2|instruccion [0]),
	.cin(gnd),
	.combout(\inst7|inst3|SELECTOR~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst3|SELECTOR~1 .lut_mask = 16'h0FAA;
defparam \inst7|inst3|SELECTOR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneive_lcell_comb \inst7|inst4|valor_interno[1]~11 (
// Equation(s):
// \inst7|inst4|valor_interno[1]~11_combout  = (\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  $ (VCC))) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  & 
// (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & VCC))
// \inst7|inst4|valor_interno[1]~12  = CARRY((\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  & \inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst4|valor_interno[1]~11_combout ),
	.cout(\inst7|inst4|valor_interno[1]~12 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[1]~11 .lut_mask = 16'h6688;
defparam \inst7|inst4|valor_interno[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \inst7|inst4|valor_interno[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[1]~11_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[1] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[1]~11 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  = (\inst7|inst4|valor_interno [1] & ((\inst7|inst2|instruccion [0] & ((\inst7|inst2|B4~q ))) # (!\inst7|inst2|instruccion [0] & (!\inst7|inst2|instruccion [1]))))

	.dataa(\inst7|inst4|valor_interno [1]),
	.datab(\inst7|inst2|instruccion [1]),
	.datac(\inst7|inst2|instruccion [0]),
	.datad(\inst7|inst2|B4~q ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[1]~11 .lut_mask = 16'hA202;
defparam \inst7|inst5|$00000|auto_generated|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \inst7|inst1|mem~15 (
// Equation(s):
// \inst7|inst1|mem~15_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  & !\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~15 .lut_mask = 16'h000F;
defparam \inst7|inst1|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \inst7|inst1|mem~16 (
// Equation(s):
// \inst7|inst1|mem~16_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & \inst7|inst1|mem~15_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst1|mem~15_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~16 .lut_mask = 16'h0100;
defparam \inst7|inst1|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \inst7|inst1|mem~13 (
// Equation(s):
// \inst7|inst1|mem~13_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout  & (\inst7|inst1|mem~7_combout  & (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  $ (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout 
// ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst1|mem~7_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~13 .lut_mask = 16'h4010;
defparam \inst7|inst1|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \inst7|inst1|mem~19 (
// Equation(s):
// \inst7|inst1|mem~19_combout  = (\inst7|inst1|mem~13_combout  & ((\inst7|inst1|mem~16_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst1|mem~14_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst1|mem~14_combout ),
	.datac(\inst7|inst1|mem~16_combout ),
	.datad(\inst7|inst1|mem~13_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~19 .lut_mask = 16'hF800;
defparam \inst7|inst1|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \inst7|inst2|liga[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~19_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|liga [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|liga[3] .is_wysiwyg = "true";
defparam \inst7|inst2|liga[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneive_lcell_comb \inst7|inst4|valor_interno[2]~13 (
// Equation(s):
// \inst7|inst4|valor_interno[2]~13_combout  = (\inst7|inst4|valor_interno[1]~12  & (((\inst7|inst3|SELECTOR~1_combout )) # (!\inst7|inst4|valor_interno [2]))) # (!\inst7|inst4|valor_interno[1]~12  & (((\inst7|inst4|valor_interno [2] & 
// !\inst7|inst3|SELECTOR~1_combout )) # (GND)))
// \inst7|inst4|valor_interno[2]~14  = CARRY(((\inst7|inst3|SELECTOR~1_combout ) # (!\inst7|inst4|valor_interno[1]~12 )) # (!\inst7|inst4|valor_interno [2]))

	.dataa(\inst7|inst4|valor_interno [2]),
	.datab(\inst7|inst3|SELECTOR~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[1]~12 ),
	.combout(\inst7|inst4|valor_interno[2]~13_combout ),
	.cout(\inst7|inst4|valor_interno[2]~14 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[2]~13 .lut_mask = 16'hD2DF;
defparam \inst7|inst4|valor_interno[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \inst7|inst4|valor_interno[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[2]~13_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[2] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneive_lcell_comb \inst7|inst4|valor_interno[3]~15 (
// Equation(s):
// \inst7|inst4|valor_interno[3]~15_combout  = (\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout  & (\inst7|inst4|valor_interno[2]~14  $ (GND))) # (!\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout  & (!\inst7|inst4|valor_interno[2]~14  
// & VCC))
// \inst7|inst4|valor_interno[3]~16  = CARRY((\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout  & !\inst7|inst4|valor_interno[2]~14 ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[2]~14 ),
	.combout(\inst7|inst4|valor_interno[3]~15_combout ),
	.cout(\inst7|inst4|valor_interno[3]~16 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[3]~15 .lut_mask = 16'hC30C;
defparam \inst7|inst4|valor_interno[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \inst7|inst4|valor_interno[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[3]~15_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[3] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[3]~9 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[3]~9_combout  = (\inst7|inst2|liga [3] & ((\inst7|inst5|$00000|auto_generated|result_node[0]~8_combout ) # ((\inst7|inst4|valor_interno [3] & !\inst7|inst3|SELECTOR~1_combout )))) # (!\inst7|inst2|liga [3] & 
// (\inst7|inst4|valor_interno [3] & ((!\inst7|inst3|SELECTOR~1_combout ))))

	.dataa(\inst7|inst2|liga [3]),
	.datab(\inst7|inst4|valor_interno [3]),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~8_combout ),
	.datad(\inst7|inst3|SELECTOR~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[3]~9 .lut_mask = 16'hA0EC;
defparam \inst7|inst5|$00000|auto_generated|result_node[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneive_lcell_comb \inst7|inst4|valor_interno[4]~17 (
// Equation(s):
// \inst7|inst4|valor_interno[4]~17_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (!\inst7|inst4|valor_interno[3]~16 )) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & ((\inst7|inst4|valor_interno[3]~16 ) # 
// (GND)))
// \inst7|inst4|valor_interno[4]~18  = CARRY((!\inst7|inst4|valor_interno[3]~16 ) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[3]~16 ),
	.combout(\inst7|inst4|valor_interno[4]~17_combout ),
	.cout(\inst7|inst4|valor_interno[4]~18 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[4]~17 .lut_mask = 16'h5A5F;
defparam \inst7|inst4|valor_interno[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneive_lcell_comb \inst7|inst4|valor_interno[5]~19 (
// Equation(s):
// \inst7|inst4|valor_interno[5]~19_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (\inst7|inst4|valor_interno[4]~18  $ (GND))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (!\inst7|inst4|valor_interno[4]~18  
// & VCC))
// \inst7|inst4|valor_interno[5]~20  = CARRY((\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & !\inst7|inst4|valor_interno[4]~18 ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[4]~18 ),
	.combout(\inst7|inst4|valor_interno[5]~19_combout ),
	.cout(\inst7|inst4|valor_interno[5]~20 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[5]~19 .lut_mask = 16'hC30C;
defparam \inst7|inst4|valor_interno[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \inst7|inst4|valor_interno[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[5]~19_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[5] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \inst7|inst1|mem~10 (
// Equation(s):
// \inst7|inst1|mem~10_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~10 .lut_mask = 16'h0010;
defparam \inst7|inst1|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \inst7|inst1|mem~21 (
// Equation(s):
// \inst7|inst1|mem~21_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  & (\inst7|inst1|mem~7_combout  & \inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.datac(\inst7|inst1|mem~7_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~21 .lut_mask = 16'h3000;
defparam \inst7|inst1|mem~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \inst7|inst1|mem~23 (
// Equation(s):
// \inst7|inst1|mem~23_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst1|mem~10_combout  & \inst7|inst1|mem~21_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst1|mem~10_combout ),
	.datad(\inst7|inst1|mem~21_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~23 .lut_mask = 16'h3000;
defparam \inst7|inst1|mem~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \inst7|inst2|nCRI (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~23_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nCRI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nCRI .is_wysiwyg = "true";
defparam \inst7|inst2|nCRI .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \inst7|inst2|nCRI~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|inst2|nCRI~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|inst2|nCRI~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|inst2|nCRI~clkctrl .clock_type = "global clock";
defparam \inst7|inst2|nCRI~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \inst7|inst1|mem~28 (
// Equation(s):
// \inst7|inst1|mem~28_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ) # (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )) # 
// (!\inst7|inst1|mem~10_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst1|mem~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~28 .lut_mask = 16'h5551;
defparam \inst7|inst1|mem~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \inst7|inst1|mem~24 (
// Equation(s):
// \inst7|inst1|mem~24_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout  & (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  $ 
// (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~24 .lut_mask = 16'h4010;
defparam \inst7|inst1|mem~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \inst7|inst1|mem~25 (
// Equation(s):
// \inst7|inst1|mem~25_combout  = (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (((!\inst7|inst1|mem~24_combout ) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst1|mem~24_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~25 .lut_mask = 16'h70F0;
defparam \inst7|inst1|mem~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \inst7|inst1|mem~26 (
// Equation(s):
// \inst7|inst1|mem~26_combout  = (!\inst7|inst1|mem~28_combout  & (!\inst7|inst1|mem~25_combout  & \inst7|inst1|mem~7_combout ))

	.dataa(\inst7|inst1|mem~28_combout ),
	.datab(gnd),
	.datac(\inst7|inst1|mem~25_combout ),
	.datad(\inst7|inst1|mem~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~26 .lut_mask = 16'h0500;
defparam \inst7|inst1|mem~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \inst7|inst2|nCBD (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~26_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nCBD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nCBD .is_wysiwyg = "true";
defparam \inst7|inst2|nCBD .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \inst7|inst2|nCBD~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|inst2|nCBD~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|inst2|nCBD~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|inst2|nCBD~clkctrl .clock_type = "global clock";
defparam \inst7|inst2|nCBD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \inst7|inst1|mem~8 (
// Equation(s):
// \inst7|inst1|mem~8_combout  = (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & \inst7|inst5|$00000|auto_generated|result_node[6]~5_combout )

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~8 .lut_mask = 16'hAA00;
defparam \inst7|inst1|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \inst7|inst1|mem~9 (
// Equation(s):
// \inst7|inst1|mem~9_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (\inst7|inst1|mem~8_combout  & \inst7|inst5|$00000|auto_generated|result_node[5]~6_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[3]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(\inst7|inst1|mem~8_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~9 .lut_mask = 16'h4000;
defparam \inst7|inst1|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \inst7|inst1|mem~27 (
// Equation(s):
// \inst7|inst1|mem~27_combout  = (\inst7|inst1|mem~21_combout  & ((\inst7|inst1|mem~9_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & \inst7|inst1|mem~10_combout ))))

	.dataa(\inst7|inst1|mem~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst1|mem~10_combout ),
	.datad(\inst7|inst1|mem~21_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~27 .lut_mask = 16'hBA00;
defparam \inst7|inst1|mem~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \inst7|inst2|PC[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~27_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|PC[0] .is_wysiwyg = "true";
defparam \inst7|inst2|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \PC|data_out[0]~16 (
// Equation(s):
// \PC|data_out[0]~16_combout  = \PC|data_out [0] $ (VCC)
// \PC|data_out[0]~17  = CARRY(\PC|data_out [0])

	.dataa(gnd),
	.datab(\PC|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|data_out[0]~16_combout ),
	.cout(\PC|data_out[0]~17 ));
// synopsys translate_off
defparam \PC|data_out[0]~16 .lut_mask = 16'h33CC;
defparam \PC|data_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \PC|data_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[0]~16_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[0] .is_wysiwyg = "true";
defparam \PC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \PC|data_out[1]~18 (
// Equation(s):
// \PC|data_out[1]~18_combout  = (\PC|data_out [1] & ((\inst7|inst2|PC [0] & (!\PC|data_out[0]~17 )) # (!\inst7|inst2|PC [0] & (\PC|data_out[0]~17  & VCC)))) # (!\PC|data_out [1] & ((\inst7|inst2|PC [0] & ((\PC|data_out[0]~17 ) # (GND))) # (!\inst7|inst2|PC 
// [0] & (!\PC|data_out[0]~17 ))))
// \PC|data_out[1]~19  = CARRY((\PC|data_out [1] & (\inst7|inst2|PC [0] & !\PC|data_out[0]~17 )) # (!\PC|data_out [1] & ((\inst7|inst2|PC [0]) # (!\PC|data_out[0]~17 ))))

	.dataa(\PC|data_out [1]),
	.datab(\inst7|inst2|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[0]~17 ),
	.combout(\PC|data_out[1]~18_combout ),
	.cout(\PC|data_out[1]~19 ));
// synopsys translate_off
defparam \PC|data_out[1]~18 .lut_mask = 16'h694D;
defparam \PC|data_out[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \PC|data_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[1]~18_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[1] .is_wysiwyg = "true";
defparam \PC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \PC|data_out[2]~20 (
// Equation(s):
// \PC|data_out[2]~20_combout  = ((\PC|data_out [2] $ (\inst7|inst2|PC [0] $ (\PC|data_out[1]~19 )))) # (GND)
// \PC|data_out[2]~21  = CARRY((\PC|data_out [2] & ((!\PC|data_out[1]~19 ) # (!\inst7|inst2|PC [0]))) # (!\PC|data_out [2] & (!\inst7|inst2|PC [0] & !\PC|data_out[1]~19 )))

	.dataa(\PC|data_out [2]),
	.datab(\inst7|inst2|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[1]~19 ),
	.combout(\PC|data_out[2]~20_combout ),
	.cout(\PC|data_out[2]~21 ));
// synopsys translate_off
defparam \PC|data_out[2]~20 .lut_mask = 16'h962B;
defparam \PC|data_out[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N5
dffeas \PC|data_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[2]~20_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[2] .is_wysiwyg = "true";
defparam \PC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \PC|data_out[3]~22 (
// Equation(s):
// \PC|data_out[3]~22_combout  = (\PC|data_out [3] & ((\inst7|inst2|PC [0] & (!\PC|data_out[2]~21 )) # (!\inst7|inst2|PC [0] & (\PC|data_out[2]~21  & VCC)))) # (!\PC|data_out [3] & ((\inst7|inst2|PC [0] & ((\PC|data_out[2]~21 ) # (GND))) # (!\inst7|inst2|PC 
// [0] & (!\PC|data_out[2]~21 ))))
// \PC|data_out[3]~23  = CARRY((\PC|data_out [3] & (\inst7|inst2|PC [0] & !\PC|data_out[2]~21 )) # (!\PC|data_out [3] & ((\inst7|inst2|PC [0]) # (!\PC|data_out[2]~21 ))))

	.dataa(\PC|data_out [3]),
	.datab(\inst7|inst2|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[2]~21 ),
	.combout(\PC|data_out[3]~22_combout ),
	.cout(\PC|data_out[3]~23 ));
// synopsys translate_off
defparam \PC|data_out[3]~22 .lut_mask = 16'h694D;
defparam \PC|data_out[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N7
dffeas \PC|data_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[3]~22_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[3] .is_wysiwyg = "true";
defparam \PC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \PC|data_out[4]~24 (
// Equation(s):
// \PC|data_out[4]~24_combout  = ((\PC|data_out [4] $ (\inst7|inst2|PC [0] $ (\PC|data_out[3]~23 )))) # (GND)
// \PC|data_out[4]~25  = CARRY((\PC|data_out [4] & ((!\PC|data_out[3]~23 ) # (!\inst7|inst2|PC [0]))) # (!\PC|data_out [4] & (!\inst7|inst2|PC [0] & !\PC|data_out[3]~23 )))

	.dataa(\PC|data_out [4]),
	.datab(\inst7|inst2|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[3]~23 ),
	.combout(\PC|data_out[4]~24_combout ),
	.cout(\PC|data_out[4]~25 ));
// synopsys translate_off
defparam \PC|data_out[4]~24 .lut_mask = 16'h962B;
defparam \PC|data_out[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N9
dffeas \PC|data_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[4]~24_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[4] .is_wysiwyg = "true";
defparam \PC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \PC|data_out[5]~26 (
// Equation(s):
// \PC|data_out[5]~26_combout  = (\PC|data_out [5] & ((\inst7|inst2|PC [0] & (!\PC|data_out[4]~25 )) # (!\inst7|inst2|PC [0] & (\PC|data_out[4]~25  & VCC)))) # (!\PC|data_out [5] & ((\inst7|inst2|PC [0] & ((\PC|data_out[4]~25 ) # (GND))) # (!\inst7|inst2|PC 
// [0] & (!\PC|data_out[4]~25 ))))
// \PC|data_out[5]~27  = CARRY((\PC|data_out [5] & (\inst7|inst2|PC [0] & !\PC|data_out[4]~25 )) # (!\PC|data_out [5] & ((\inst7|inst2|PC [0]) # (!\PC|data_out[4]~25 ))))

	.dataa(\PC|data_out [5]),
	.datab(\inst7|inst2|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[4]~25 ),
	.combout(\PC|data_out[5]~26_combout ),
	.cout(\PC|data_out[5]~27 ));
// synopsys translate_off
defparam \PC|data_out[5]~26 .lut_mask = 16'h694D;
defparam \PC|data_out[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N11
dffeas \PC|data_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[5]~26_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[5] .is_wysiwyg = "true";
defparam \PC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \PC|data_out[6]~28 (
// Equation(s):
// \PC|data_out[6]~28_combout  = ((\PC|data_out [6] $ (\inst7|inst2|PC [0] $ (\PC|data_out[5]~27 )))) # (GND)
// \PC|data_out[6]~29  = CARRY((\PC|data_out [6] & ((!\PC|data_out[5]~27 ) # (!\inst7|inst2|PC [0]))) # (!\PC|data_out [6] & (!\inst7|inst2|PC [0] & !\PC|data_out[5]~27 )))

	.dataa(\PC|data_out [6]),
	.datab(\inst7|inst2|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[5]~27 ),
	.combout(\PC|data_out[6]~28_combout ),
	.cout(\PC|data_out[6]~29 ));
// synopsys translate_off
defparam \PC|data_out[6]~28 .lut_mask = 16'h962B;
defparam \PC|data_out[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N13
dffeas \PC|data_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[6]~28_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[6] .is_wysiwyg = "true";
defparam \PC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \PC|data_out[7]~30 (
// Equation(s):
// \PC|data_out[7]~30_combout  = (\inst7|inst2|PC [0] & ((\PC|data_out [7] & (!\PC|data_out[6]~29 )) # (!\PC|data_out [7] & ((\PC|data_out[6]~29 ) # (GND))))) # (!\inst7|inst2|PC [0] & ((\PC|data_out [7] & (\PC|data_out[6]~29  & VCC)) # (!\PC|data_out [7] & 
// (!\PC|data_out[6]~29 ))))
// \PC|data_out[7]~31  = CARRY((\inst7|inst2|PC [0] & ((!\PC|data_out[6]~29 ) # (!\PC|data_out [7]))) # (!\inst7|inst2|PC [0] & (!\PC|data_out [7] & !\PC|data_out[6]~29 )))

	.dataa(\inst7|inst2|PC [0]),
	.datab(\PC|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[6]~29 ),
	.combout(\PC|data_out[7]~30_combout ),
	.cout(\PC|data_out[7]~31 ));
// synopsys translate_off
defparam \PC|data_out[7]~30 .lut_mask = 16'h692B;
defparam \PC|data_out[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N15
dffeas \PC|data_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[7]~30_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[7] .is_wysiwyg = "true";
defparam \PC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \PC|data_out[8]~32 (
// Equation(s):
// \PC|data_out[8]~32_combout  = ((\PC|data_out [8] $ (\inst7|inst2|PC [0] $ (\PC|data_out[7]~31 )))) # (GND)
// \PC|data_out[8]~33  = CARRY((\PC|data_out [8] & ((!\PC|data_out[7]~31 ) # (!\inst7|inst2|PC [0]))) # (!\PC|data_out [8] & (!\inst7|inst2|PC [0] & !\PC|data_out[7]~31 )))

	.dataa(\PC|data_out [8]),
	.datab(\inst7|inst2|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[7]~31 ),
	.combout(\PC|data_out[8]~32_combout ),
	.cout(\PC|data_out[8]~33 ));
// synopsys translate_off
defparam \PC|data_out[8]~32 .lut_mask = 16'h962B;
defparam \PC|data_out[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \PC|data_out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[8]~32_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[8] .is_wysiwyg = "true";
defparam \PC|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \PC|data_out[9]~34 (
// Equation(s):
// \PC|data_out[9]~34_combout  = (\inst7|inst2|PC [0] & ((\PC|data_out [9] & (!\PC|data_out[8]~33 )) # (!\PC|data_out [9] & ((\PC|data_out[8]~33 ) # (GND))))) # (!\inst7|inst2|PC [0] & ((\PC|data_out [9] & (\PC|data_out[8]~33  & VCC)) # (!\PC|data_out [9] & 
// (!\PC|data_out[8]~33 ))))
// \PC|data_out[9]~35  = CARRY((\inst7|inst2|PC [0] & ((!\PC|data_out[8]~33 ) # (!\PC|data_out [9]))) # (!\inst7|inst2|PC [0] & (!\PC|data_out [9] & !\PC|data_out[8]~33 )))

	.dataa(\inst7|inst2|PC [0]),
	.datab(\PC|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[8]~33 ),
	.combout(\PC|data_out[9]~34_combout ),
	.cout(\PC|data_out[9]~35 ));
// synopsys translate_off
defparam \PC|data_out[9]~34 .lut_mask = 16'h692B;
defparam \PC|data_out[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N19
dffeas \PC|data_out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[9]~34_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[9] .is_wysiwyg = "true";
defparam \PC|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \PC|data_out[10]~36 (
// Equation(s):
// \PC|data_out[10]~36_combout  = ((\inst7|inst2|PC [0] $ (\PC|data_out [10] $ (\PC|data_out[9]~35 )))) # (GND)
// \PC|data_out[10]~37  = CARRY((\inst7|inst2|PC [0] & (\PC|data_out [10] & !\PC|data_out[9]~35 )) # (!\inst7|inst2|PC [0] & ((\PC|data_out [10]) # (!\PC|data_out[9]~35 ))))

	.dataa(\inst7|inst2|PC [0]),
	.datab(\PC|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[9]~35 ),
	.combout(\PC|data_out[10]~36_combout ),
	.cout(\PC|data_out[10]~37 ));
// synopsys translate_off
defparam \PC|data_out[10]~36 .lut_mask = 16'h964D;
defparam \PC|data_out[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \PC|data_out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[10]~36_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[10] .is_wysiwyg = "true";
defparam \PC|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \PC|data_out[11]~38 (
// Equation(s):
// \PC|data_out[11]~38_combout  = (\inst7|inst2|PC [0] & ((\PC|data_out [11] & (!\PC|data_out[10]~37 )) # (!\PC|data_out [11] & ((\PC|data_out[10]~37 ) # (GND))))) # (!\inst7|inst2|PC [0] & ((\PC|data_out [11] & (\PC|data_out[10]~37  & VCC)) # (!\PC|data_out 
// [11] & (!\PC|data_out[10]~37 ))))
// \PC|data_out[11]~39  = CARRY((\inst7|inst2|PC [0] & ((!\PC|data_out[10]~37 ) # (!\PC|data_out [11]))) # (!\inst7|inst2|PC [0] & (!\PC|data_out [11] & !\PC|data_out[10]~37 )))

	.dataa(\inst7|inst2|PC [0]),
	.datab(\PC|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[10]~37 ),
	.combout(\PC|data_out[11]~38_combout ),
	.cout(\PC|data_out[11]~39 ));
// synopsys translate_off
defparam \PC|data_out[11]~38 .lut_mask = 16'h692B;
defparam \PC|data_out[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N23
dffeas \PC|data_out[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[11]~38_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[11] .is_wysiwyg = "true";
defparam \PC|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \PC|data_out[12]~40 (
// Equation(s):
// \PC|data_out[12]~40_combout  = ((\inst7|inst2|PC [0] $ (\PC|data_out [12] $ (\PC|data_out[11]~39 )))) # (GND)
// \PC|data_out[12]~41  = CARRY((\inst7|inst2|PC [0] & (\PC|data_out [12] & !\PC|data_out[11]~39 )) # (!\inst7|inst2|PC [0] & ((\PC|data_out [12]) # (!\PC|data_out[11]~39 ))))

	.dataa(\inst7|inst2|PC [0]),
	.datab(\PC|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[11]~39 ),
	.combout(\PC|data_out[12]~40_combout ),
	.cout(\PC|data_out[12]~41 ));
// synopsys translate_off
defparam \PC|data_out[12]~40 .lut_mask = 16'h964D;
defparam \PC|data_out[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \PC|data_out[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[12]~40_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[12] .is_wysiwyg = "true";
defparam \PC|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \PC|data_out[13]~42 (
// Equation(s):
// \PC|data_out[13]~42_combout  = (\inst7|inst2|PC [0] & ((\PC|data_out [13] & (!\PC|data_out[12]~41 )) # (!\PC|data_out [13] & ((\PC|data_out[12]~41 ) # (GND))))) # (!\inst7|inst2|PC [0] & ((\PC|data_out [13] & (\PC|data_out[12]~41  & VCC)) # (!\PC|data_out 
// [13] & (!\PC|data_out[12]~41 ))))
// \PC|data_out[13]~43  = CARRY((\inst7|inst2|PC [0] & ((!\PC|data_out[12]~41 ) # (!\PC|data_out [13]))) # (!\inst7|inst2|PC [0] & (!\PC|data_out [13] & !\PC|data_out[12]~41 )))

	.dataa(\inst7|inst2|PC [0]),
	.datab(\PC|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[12]~41 ),
	.combout(\PC|data_out[13]~42_combout ),
	.cout(\PC|data_out[13]~43 ));
// synopsys translate_off
defparam \PC|data_out[13]~42 .lut_mask = 16'h692B;
defparam \PC|data_out[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \PC|data_out[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[13]~42_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[13] .is_wysiwyg = "true";
defparam \PC|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \PC|data_out[14]~44 (
// Equation(s):
// \PC|data_out[14]~44_combout  = ((\inst7|inst2|PC [0] $ (\PC|data_out [14] $ (\PC|data_out[13]~43 )))) # (GND)
// \PC|data_out[14]~45  = CARRY((\inst7|inst2|PC [0] & (\PC|data_out [14] & !\PC|data_out[13]~43 )) # (!\inst7|inst2|PC [0] & ((\PC|data_out [14]) # (!\PC|data_out[13]~43 ))))

	.dataa(\inst7|inst2|PC [0]),
	.datab(\PC|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|data_out[13]~43 ),
	.combout(\PC|data_out[14]~44_combout ),
	.cout(\PC|data_out[14]~45 ));
// synopsys translate_off
defparam \PC|data_out[14]~44 .lut_mask = 16'h964D;
defparam \PC|data_out[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \PC|data_out[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[14]~44_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[14] .is_wysiwyg = "true";
defparam \PC|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout  = \PC|data_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|data_out [14]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \inst6|mem_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst6|mem_rtl_0|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst6|mem_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \PC|data_out[15]~46 (
// Equation(s):
// \PC|data_out[15]~46_combout  = \PC|data_out [15] $ (\inst7|inst2|PC [0] $ (!\PC|data_out[14]~45 ))

	.dataa(\PC|data_out [15]),
	.datab(\inst7|inst2|PC [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC|data_out[14]~45 ),
	.combout(\PC|data_out[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out[15]~46 .lut_mask = 16'h6969;
defparam \PC|data_out[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y16_N31
dffeas \PC|data_out[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[15]~46_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[15] .is_wysiwyg = "true";
defparam \PC|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \inst6|mem_rtl_0|auto_generated|address_reg_b[2] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|data_out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|mem_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \inst6|mem_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N13
dffeas \inst6|mem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PC|data_out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst6|mem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \inst6|data[1]~3 (
// Equation(s):
// \inst6|data[1]~3_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [2] & !\inst6|mem_rtl_0|auto_generated|address_reg_b [0])

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst6|data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~3 .lut_mask = 16'h00AA;
defparam \inst6|data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout  = (!\PC|data_out [13] & (\PC|data_out [15] & \PC|data_out [14]))

	.dataa(gnd),
	.datab(\PC|data_out [13]),
	.datac(\PC|data_out [15]),
	.datad(\PC|data_out [14]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0 .lut_mask = 16'h3000;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N28
cycloneive_lcell_comb \inst|valor_interno[0]~feeder (
// Equation(s):
// \inst|valor_interno[0]~feeder_combout  = \PC|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|valor_interno[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst|valor_interno[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N29
dffeas \inst|valor_interno[0] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[0] .is_wysiwyg = "true";
defparam \inst|valor_interno[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N0
cycloneive_lcell_comb \inst|valor_interno[1]~feeder (
// Equation(s):
// \inst|valor_interno[1]~feeder_combout  = \PC|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|data_out [1]),
	.cin(gnd),
	.combout(\inst|valor_interno[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|valor_interno[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y30_N1
dffeas \inst|valor_interno[1] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[1] .is_wysiwyg = "true";
defparam \inst|valor_interno[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y31_N4
cycloneive_lcell_comb \inst|valor_interno[2]~feeder (
// Equation(s):
// \inst|valor_interno[2]~feeder_combout  = \PC|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|data_out [2]),
	.cin(gnd),
	.combout(\inst|valor_interno[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|valor_interno[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y31_N5
dffeas \inst|valor_interno[2] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[2] .is_wysiwyg = "true";
defparam \inst|valor_interno[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \inst|valor_interno[3]~feeder (
// Equation(s):
// \inst|valor_interno[3]~feeder_combout  = \PC|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|valor_interno[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst|valor_interno[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \inst|valor_interno[3] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[3] .is_wysiwyg = "true";
defparam \inst|valor_interno[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N4
cycloneive_lcell_comb \inst|valor_interno[4]~feeder (
// Equation(s):
// \inst|valor_interno[4]~feeder_combout  = \PC|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|data_out [4]),
	.cin(gnd),
	.combout(\inst|valor_interno[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|valor_interno[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N5
dffeas \inst|valor_interno[4] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[4] .is_wysiwyg = "true";
defparam \inst|valor_interno[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N12
cycloneive_lcell_comb \inst|valor_interno[5]~feeder (
// Equation(s):
// \inst|valor_interno[5]~feeder_combout  = \PC|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|data_out [5]),
	.cin(gnd),
	.combout(\inst|valor_interno[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[5]~feeder .lut_mask = 16'hFF00;
defparam \inst|valor_interno[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N13
dffeas \inst|valor_interno[5] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[5] .is_wysiwyg = "true";
defparam \inst|valor_interno[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N0
cycloneive_lcell_comb \inst|valor_interno[6]~feeder (
// Equation(s):
// \inst|valor_interno[6]~feeder_combout  = \PC|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|data_out [6]),
	.cin(gnd),
	.combout(\inst|valor_interno[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[6]~feeder .lut_mask = 16'hFF00;
defparam \inst|valor_interno[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y3_N1
dffeas \inst|valor_interno[6] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[6] .is_wysiwyg = "true";
defparam \inst|valor_interno[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \inst|valor_interno[7]~feeder (
// Equation(s):
// \inst|valor_interno[7]~feeder_combout  = \PC|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|data_out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|valor_interno[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[7]~feeder .lut_mask = 16'hF0F0;
defparam \inst|valor_interno[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \inst|valor_interno[7] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[7] .is_wysiwyg = "true";
defparam \inst|valor_interno[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N6
cycloneive_lcell_comb \inst|valor_interno[8]~feeder (
// Equation(s):
// \inst|valor_interno[8]~feeder_combout  = \PC|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|data_out [8]),
	.cin(gnd),
	.combout(\inst|valor_interno[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|valor_interno[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N7
dffeas \inst|valor_interno[8] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[8] .is_wysiwyg = "true";
defparam \inst|valor_interno[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N18
cycloneive_lcell_comb \inst|valor_interno[9]~feeder (
// Equation(s):
// \inst|valor_interno[9]~feeder_combout  = \PC|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|data_out [9]),
	.cin(gnd),
	.combout(\inst|valor_interno[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|valor_interno[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N19
dffeas \inst|valor_interno[9] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[9] .is_wysiwyg = "true";
defparam \inst|valor_interno[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
cycloneive_lcell_comb \inst|valor_interno[10]~feeder (
// Equation(s):
// \inst|valor_interno[10]~feeder_combout  = \PC|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|data_out [10]),
	.cin(gnd),
	.combout(\inst|valor_interno[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[10]~feeder .lut_mask = 16'hFF00;
defparam \inst|valor_interno[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \inst|valor_interno[10] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[10] .is_wysiwyg = "true";
defparam \inst|valor_interno[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N28
cycloneive_lcell_comb \inst|valor_interno[11]~feeder (
// Equation(s):
// \inst|valor_interno[11]~feeder_combout  = \PC|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|data_out [11]),
	.cin(gnd),
	.combout(\inst|valor_interno[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[11]~feeder .lut_mask = 16'hFF00;
defparam \inst|valor_interno[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N29
dffeas \inst|valor_interno[11] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[11] .is_wysiwyg = "true";
defparam \inst|valor_interno[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_lcell_comb \inst|valor_interno[12]~feeder (
// Equation(s):
// \inst|valor_interno[12]~feeder_combout  = \PC|data_out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|data_out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|valor_interno[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|valor_interno[12]~feeder .lut_mask = 16'hF0F0;
defparam \inst|valor_interno[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N1
dffeas \inst|valor_interno[12] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst|valor_interno[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[12] .is_wysiwyg = "true";
defparam \inst|valor_interno[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~48_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout  = (\PC|data_out [15] & (!\PC|data_out [13] & !\PC|data_out [14]))

	.dataa(gnd),
	.datab(\PC|data_out [15]),
	.datac(\PC|data_out [13]),
	.datad(\PC|data_out [14]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0 .lut_mask = 16'h000C;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~48_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \inst6|data[1]~46 (
// Equation(s):
// \inst6|data[1]~46_combout  = (\inst6|data[1]~3_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a49~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a33~portbdataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\inst6|data[1]~3_combout ),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~46 .lut_mask = 16'hC480;
defparam \inst6|data[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout  = (\PC|data_out [14] & (!\PC|data_out [15] & \PC|data_out [13]))

	.dataa(gnd),
	.datab(\PC|data_out [14]),
	.datac(\PC|data_out [15]),
	.datad(\PC|data_out [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0 .lut_mask = 16'h0C00;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~48_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout  = (!\PC|data_out [14] & (!\PC|data_out [15] & \PC|data_out [13]))

	.dataa(gnd),
	.datab(\PC|data_out [14]),
	.datac(\PC|data_out [15]),
	.datad(\PC|data_out [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0 .lut_mask = 16'h0300;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~48_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \inst6|data[1]~43 (
// Equation(s):
// \inst6|data[1]~43_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a9~portbdataout )))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~43 .lut_mask = 16'hF5A0;
defparam \inst6|data[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w[3] (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w [3] = (!\PC|data_out [14] & (!\PC|data_out [15] & !\PC|data_out [13]))

	.dataa(gnd),
	.datab(\PC|data_out [14]),
	.datac(\PC|data_out [15]),
	.datad(\PC|data_out [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w[3] .lut_mask = 16'h0003;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~48_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037;
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout  = (!\PC|data_out [13] & (!\PC|data_out [15] & \PC|data_out [14]))

	.dataa(gnd),
	.datab(\PC|data_out [13]),
	.datac(\PC|data_out [15]),
	.datad(\PC|data_out [14]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0 .lut_mask = 16'h0300;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y30_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~48_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \inst6|data[1]~44 (
// Equation(s):
// \inst6|data[1]~44_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(gnd),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~44 .lut_mask = 16'hEE44;
defparam \inst6|data[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \inst6|data[1]~45 (
// Equation(s):
// \inst6|data[1]~45_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_b [2] & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & (\inst6|data[1]~43_combout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & ((\inst6|data[1]~44_combout 
// )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\inst6|data[1]~43_combout ),
	.datad(\inst6|data[1]~44_combout ),
	.cin(gnd),
	.combout(\inst6|data[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~45 .lut_mask = 16'h3120;
defparam \inst6|data[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \inst6|mem~25feeder (
// Equation(s):
// \inst6|mem~25feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|mem~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem~25feeder .lut_mask = 16'hFFFF;
defparam \inst6|mem~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N23
dffeas \inst6|mem~25 (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst6|mem~25feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|mem~25 .is_wysiwyg = "true";
defparam \inst6|mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \inst6|data[7]~7 (
// Equation(s):
// \inst6|data[7]~7_combout  = (\inst6|mem~25_q  & \inst7|inst2|PC [0])

	.dataa(gnd),
	.datab(\inst6|mem~25_q ),
	.datac(gnd),
	.datad(\inst7|inst2|PC [0]),
	.cin(gnd),
	.combout(\inst6|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~7 .lut_mask = 16'hCC00;
defparam \inst6|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \inst6|data[1]~5 (
// Equation(s):
// \inst6|data[1]~5_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & \inst6|mem_rtl_0|auto_generated|address_reg_b [2])

	.dataa(gnd),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(\inst6|mem_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\inst6|data[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~5 .lut_mask = 16'hCC00;
defparam \inst6|data[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout  = (!\PC|data_out [14] & (\PC|data_out [15] & \PC|data_out [13]))

	.dataa(gnd),
	.datab(\PC|data_out [14]),
	.datac(\PC|data_out [15]),
	.datad(\PC|data_out [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0 .lut_mask = 16'h3000;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~48_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout  = (\PC|data_out [14] & (\PC|data_out [15] & \PC|data_out [13]))

	.dataa(gnd),
	.datab(\PC|data_out [14]),
	.datac(\PC|data_out [15]),
	.datad(\PC|data_out [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0 .lut_mask = 16'hC000;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y29_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~48_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \inst6|data[1]~47 (
// Equation(s):
// \inst6|data[1]~47_combout  = (\inst6|data[1]~5_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a57~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a41~portbdataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\inst6|data[1]~5_combout ),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~47 .lut_mask = 16'hC840;
defparam \inst6|data[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \inst6|data[1]~48 (
// Equation(s):
// \inst6|data[1]~48_combout  = (\inst6|data[1]~46_combout ) # ((\inst6|data[1]~45_combout ) # ((\inst6|data[1]~47_combout ) # (!\inst6|data[7]~7_combout )))

	.dataa(\inst6|data[1]~46_combout ),
	.datab(\inst6|data[1]~45_combout ),
	.datac(\inst6|data[7]~7_combout ),
	.datad(\inst6|data[1]~47_combout ),
	.cin(gnd),
	.combout(\inst6|data[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~48 .lut_mask = 16'hFFEF;
defparam \inst6|data[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \inst8|valor_interno[5]~feeder (
// Equation(s):
// \inst8|valor_interno[5]~feeder_combout  = \inst6|data[1]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|data[1]~48_combout ),
	.cin(gnd),
	.combout(\inst8|valor_interno[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|valor_interno[5]~feeder .lut_mask = 16'hFF00;
defparam \inst8|valor_interno[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \inst8|valor_interno[5] (
	.clk(!\inst7|inst2|nCRI~clkctrl_outclk ),
	.d(\inst8|valor_interno[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[5] .is_wysiwyg = "true";
defparam \inst8|valor_interno[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[5]~6 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  = (\inst7|inst3|SELECTOR~1_combout  & (((\inst8|valor_interno [5] & \inst7|inst3|SELECTOR~0_combout )))) # (!\inst7|inst3|SELECTOR~1_combout  & ((\inst7|inst4|valor_interno [5]) # 
// ((\inst8|valor_interno [5] & \inst7|inst3|SELECTOR~0_combout ))))

	.dataa(\inst7|inst3|SELECTOR~1_combout ),
	.datab(\inst7|inst4|valor_interno [5]),
	.datac(\inst8|valor_interno [5]),
	.datad(\inst7|inst3|SELECTOR~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[5]~6 .lut_mask = 16'hF444;
defparam \inst7|inst5|$00000|auto_generated|result_node[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneive_lcell_comb \inst7|inst4|valor_interno[6]~21 (
// Equation(s):
// \inst7|inst4|valor_interno[6]~21_combout  = (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (!\inst7|inst4|valor_interno[5]~20 )) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & ((\inst7|inst4|valor_interno[5]~20 ) # 
// (GND)))
// \inst7|inst4|valor_interno[6]~22  = CARRY((!\inst7|inst4|valor_interno[5]~20 ) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[5]~20 ),
	.combout(\inst7|inst4|valor_interno[6]~21_combout ),
	.cout(\inst7|inst4|valor_interno[6]~22 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[6]~21 .lut_mask = 16'h3C3F;
defparam \inst7|inst4|valor_interno[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y19_N21
dffeas \inst7|inst4|valor_interno[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[6]~21_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[6] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~42_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~42_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \inst6|data[2]~41 (
// Equation(s):
// \inst6|data[2]~41_combout  = (\inst6|data[1]~5_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a58~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a42~portbdataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\inst6|data[1]~5_combout ),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~41 .lut_mask = 16'hC480;
defparam \inst6|data[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y32_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~42_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y32_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~42_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \inst6|data[2]~40 (
// Equation(s):
// \inst6|data[2]~40_combout  = (\inst6|data[1]~3_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a50~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a34~portbdataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\inst6|data[1]~3_combout ),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~40 .lut_mask = 16'hC480;
defparam \inst6|data[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~42_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~42_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \inst6|data[2]~37 (
// Equation(s):
// \inst6|data[2]~37_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~37 .lut_mask = 16'hFA50;
defparam \inst6|data[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~42_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A5;
// synopsys translate_on

// Location: M9K_X33_Y33_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~42_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \inst6|data[2]~38 (
// Equation(s):
// \inst6|data[2]~38_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~38 .lut_mask = 16'hFA50;
defparam \inst6|data[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \inst6|data[2]~39 (
// Equation(s):
// \inst6|data[2]~39_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_b [2] & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & (\inst6|data[2]~37_combout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & ((\inst6|data[2]~38_combout 
// )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\inst6|data[2]~37_combout ),
	.datad(\inst6|data[2]~38_combout ),
	.cin(gnd),
	.combout(\inst6|data[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~39 .lut_mask = 16'h3120;
defparam \inst6|data[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \inst6|data[2]~42 (
// Equation(s):
// \inst6|data[2]~42_combout  = (\inst6|data[2]~41_combout ) # ((\inst6|data[2]~40_combout ) # ((\inst6|data[2]~39_combout ) # (!\inst6|data[7]~7_combout )))

	.dataa(\inst6|data[2]~41_combout ),
	.datab(\inst6|data[2]~40_combout ),
	.datac(\inst6|data[7]~7_combout ),
	.datad(\inst6|data[2]~39_combout ),
	.cin(gnd),
	.combout(\inst6|data[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~42 .lut_mask = 16'hFFEF;
defparam \inst6|data[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \inst8|valor_interno[6] (
	.clk(!\inst7|inst2|nCRI~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|data[2]~42_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[6] .is_wysiwyg = "true";
defparam \inst8|valor_interno[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[6]~5 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  = (\inst7|inst3|SELECTOR~1_combout  & (((\inst8|valor_interno [6] & \inst7|inst3|SELECTOR~0_combout )))) # (!\inst7|inst3|SELECTOR~1_combout  & ((\inst7|inst4|valor_interno [6]) # 
// ((\inst8|valor_interno [6] & \inst7|inst3|SELECTOR~0_combout ))))

	.dataa(\inst7|inst3|SELECTOR~1_combout ),
	.datab(\inst7|inst4|valor_interno [6]),
	.datac(\inst8|valor_interno [6]),
	.datad(\inst7|inst3|SELECTOR~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[6]~5 .lut_mask = 16'hF444;
defparam \inst7|inst5|$00000|auto_generated|result_node[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneive_lcell_comb \inst7|inst4|valor_interno[7]~23 (
// Equation(s):
// \inst7|inst4|valor_interno[7]~23_combout  = (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (\inst7|inst4|valor_interno[6]~22  $ (GND))) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (!\inst7|inst4|valor_interno[6]~22  
// & VCC))
// \inst7|inst4|valor_interno[7]~24  = CARRY((\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & !\inst7|inst4|valor_interno[6]~22 ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[6]~22 ),
	.combout(\inst7|inst4|valor_interno[7]~23_combout ),
	.cout(\inst7|inst4|valor_interno[7]~24 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[7]~23 .lut_mask = 16'hC30C;
defparam \inst7|inst4|valor_interno[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y19_N23
dffeas \inst7|inst4|valor_interno[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[7]~23_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[7] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \inst6|data[0]~26 (
// Equation(s):
// \inst6|data[0]~26_combout  = (\inst6|mem~25_q  & (\inst6|mem_rtl_0|auto_generated|address_reg_b [2] & !\inst6|mem_rtl_0|auto_generated|address_reg_b [0]))

	.dataa(\inst6|mem~25_q ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~26 .lut_mask = 16'h0808;
defparam \inst6|data[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~36_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~36_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \inst6|data[3]~34 (
// Equation(s):
// \inst6|data[3]~34_combout  = (\inst6|data[0]~26_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a35~portbdataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\inst6|data[0]~26_combout ),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~34 .lut_mask = 16'hC840;
defparam \inst6|data[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \inst6|data[0]~15 (
// Equation(s):
// \inst6|data[0]~15_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_b [2] & \inst6|mem~25_q )

	.dataa(gnd),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\inst6|mem~25_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~15 .lut_mask = 16'h3030;
defparam \inst6|data[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~36_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y7_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~36_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \inst6|data[3]~31 (
// Equation(s):
// \inst6|data[3]~31_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~31 .lut_mask = 16'hFA50;
defparam \inst6|data[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~36_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~36_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030;
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \inst6|data[3]~32 (
// Equation(s):
// \inst6|data[3]~32_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )))

	.dataa(\inst6|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(gnd),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~32 .lut_mask = 16'hBB88;
defparam \inst6|data[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \inst6|data[3]~33 (
// Equation(s):
// \inst6|data[3]~33_combout  = (\inst6|data[0]~15_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & (\inst6|data[3]~31_combout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & ((\inst6|data[3]~32_combout )))))

	.dataa(\inst6|data[0]~15_combout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\inst6|data[3]~31_combout ),
	.datad(\inst6|data[3]~32_combout ),
	.cin(gnd),
	.combout(\inst6|data[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~33 .lut_mask = 16'hA280;
defparam \inst6|data[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \inst6|data[0]~28 (
// Equation(s):
// \inst6|data[0]~28_combout  = (\inst6|mem~25_q  & (\inst6|mem_rtl_0|auto_generated|address_reg_b [2] & \inst6|mem_rtl_0|auto_generated|address_reg_b [0]))

	.dataa(\inst6|mem~25_q ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~28 .lut_mask = 16'h8080;
defparam \inst6|data[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~36_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y2_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~36_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \inst6|data[3]~35 (
// Equation(s):
// \inst6|data[3]~35_combout  = (\inst6|data[0]~28_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a59~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a43~portbdataout ))))

	.dataa(\inst6|data[0]~28_combout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~35 .lut_mask = 16'hA820;
defparam \inst6|data[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \inst6|data[3]~36 (
// Equation(s):
// \inst6|data[3]~36_combout  = (\inst6|data[3]~34_combout ) # ((\inst6|data[3]~33_combout ) # ((\inst6|data[3]~35_combout ) # (!\inst7|inst2|PC [0])))

	.dataa(\inst6|data[3]~34_combout ),
	.datab(\inst6|data[3]~33_combout ),
	.datac(\inst7|inst2|PC [0]),
	.datad(\inst6|data[3]~35_combout ),
	.cin(gnd),
	.combout(\inst6|data[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~36 .lut_mask = 16'hFFEF;
defparam \inst6|data[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \inst8|valor_interno[7]~feeder (
// Equation(s):
// \inst8|valor_interno[7]~feeder_combout  = \inst6|data[3]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|data[3]~36_combout ),
	.cin(gnd),
	.combout(\inst8|valor_interno[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|valor_interno[7]~feeder .lut_mask = 16'hFF00;
defparam \inst8|valor_interno[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \inst8|valor_interno[7] (
	.clk(!\inst7|inst2|nCRI~clkctrl_outclk ),
	.d(\inst8|valor_interno[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[7] .is_wysiwyg = "true";
defparam \inst8|valor_interno[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[7]~4 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  = (\inst7|inst3|SELECTOR~0_combout  & ((\inst8|valor_interno [7]) # ((\inst7|inst4|valor_interno [7] & !\inst7|inst3|SELECTOR~1_combout )))) # (!\inst7|inst3|SELECTOR~0_combout  & 
// (\inst7|inst4|valor_interno [7] & ((!\inst7|inst3|SELECTOR~1_combout ))))

	.dataa(\inst7|inst3|SELECTOR~0_combout ),
	.datab(\inst7|inst4|valor_interno [7]),
	.datac(\inst8|valor_interno [7]),
	.datad(\inst7|inst3|SELECTOR~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[7]~4 .lut_mask = 16'hA0EC;
defparam \inst7|inst5|$00000|auto_generated|result_node[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneive_lcell_comb \inst7|inst4|valor_interno[8]~25 (
// Equation(s):
// \inst7|inst4|valor_interno[8]~25_combout  = (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (!\inst7|inst4|valor_interno[7]~24 )) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & ((\inst7|inst4|valor_interno[7]~24 ) # 
// (GND)))
// \inst7|inst4|valor_interno[8]~26  = CARRY((!\inst7|inst4|valor_interno[7]~24 ) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[7]~24 ),
	.combout(\inst7|inst4|valor_interno[8]~25_combout ),
	.cout(\inst7|inst4|valor_interno[8]~26 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[8]~25 .lut_mask = 16'h5A5F;
defparam \inst7|inst4|valor_interno[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y19_N25
dffeas \inst7|inst4|valor_interno[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[8]~25_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[8] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y2_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~30_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~30_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \inst6|data[4]~29 (
// Equation(s):
// \inst6|data[4]~29_combout  = (\inst6|data[0]~28_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a60~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a44~portbdataout )))))

	.dataa(\inst6|data[0]~28_combout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~29 .lut_mask = 16'hA280;
defparam \inst6|data[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~30_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y1_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~30_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \inst6|data[4]~27 (
// Equation(s):
// \inst6|data[4]~27_combout  = (\inst6|data[0]~26_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a52~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a36~portbdataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\inst6|data[0]~26_combout ),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~27 .lut_mask = 16'hC480;
defparam \inst6|data[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~30_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~30_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030;
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \inst6|data[4]~24 (
// Equation(s):
// \inst6|data[4]~24_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a4~portbdataout )))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~24 .lut_mask = 16'hF5A0;
defparam \inst6|data[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y4_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~30_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~30_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \inst6|data[4]~23 (
// Equation(s):
// \inst6|data[4]~23_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a12~portbdataout )))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~23 .lut_mask = 16'hF5A0;
defparam \inst6|data[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \inst6|data[4]~25 (
// Equation(s):
// \inst6|data[4]~25_combout  = (\inst6|data[0]~15_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & ((\inst6|data[4]~23_combout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & (\inst6|data[4]~24_combout ))))

	.dataa(\inst6|data[0]~15_combout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\inst6|data[4]~24_combout ),
	.datad(\inst6|data[4]~23_combout ),
	.cin(gnd),
	.combout(\inst6|data[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~25 .lut_mask = 16'hA820;
defparam \inst6|data[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \inst6|data[4]~30 (
// Equation(s):
// \inst6|data[4]~30_combout  = (\inst6|data[4]~29_combout ) # ((\inst6|data[4]~27_combout ) # ((\inst6|data[4]~25_combout ) # (!\inst7|inst2|PC [0])))

	.dataa(\inst6|data[4]~29_combout ),
	.datab(\inst6|data[4]~27_combout ),
	.datac(\inst7|inst2|PC [0]),
	.datad(\inst6|data[4]~25_combout ),
	.cin(gnd),
	.combout(\inst6|data[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~30 .lut_mask = 16'hFFEF;
defparam \inst6|data[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \inst8|valor_interno[8]~feeder (
// Equation(s):
// \inst8|valor_interno[8]~feeder_combout  = \inst6|data[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|data[4]~30_combout ),
	.cin(gnd),
	.combout(\inst8|valor_interno[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|valor_interno[8]~feeder .lut_mask = 16'hFF00;
defparam \inst8|valor_interno[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \inst8|valor_interno[8] (
	.clk(!\inst7|inst2|nCRI~clkctrl_outclk ),
	.d(\inst8|valor_interno[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[8] .is_wysiwyg = "true";
defparam \inst8|valor_interno[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[8]~3 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  = (\inst7|inst3|SELECTOR~0_combout  & ((\inst8|valor_interno [8]) # ((\inst7|inst4|valor_interno [8] & !\inst7|inst3|SELECTOR~1_combout )))) # (!\inst7|inst3|SELECTOR~0_combout  & 
// (\inst7|inst4|valor_interno [8] & ((!\inst7|inst3|SELECTOR~1_combout ))))

	.dataa(\inst7|inst3|SELECTOR~0_combout ),
	.datab(\inst7|inst4|valor_interno [8]),
	.datac(\inst8|valor_interno [8]),
	.datad(\inst7|inst3|SELECTOR~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[8]~3 .lut_mask = 16'hA0EC;
defparam \inst7|inst5|$00000|auto_generated|result_node[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneive_lcell_comb \inst7|inst4|valor_interno[9]~27 (
// Equation(s):
// \inst7|inst4|valor_interno[9]~27_combout  = (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (\inst7|inst4|valor_interno[8]~26  $ (GND))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (!\inst7|inst4|valor_interno[8]~26  
// & VCC))
// \inst7|inst4|valor_interno[9]~28  = CARRY((\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & !\inst7|inst4|valor_interno[8]~26 ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[8]~26 ),
	.combout(\inst7|inst4|valor_interno[9]~27_combout ),
	.cout(\inst7|inst4|valor_interno[9]~28 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[9]~27 .lut_mask = 16'hA50A;
defparam \inst7|inst4|valor_interno[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \inst7|inst4|valor_interno[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[9]~27_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[9] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~22_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y11_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~22_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \inst6|data[5]~20 (
// Equation(s):
// \inst6|data[5]~20_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a61~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a53~portbdataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~20 .lut_mask = 16'hC840;
defparam \inst6|data[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \inst6|data[0]~19 (
// Equation(s):
// \inst6|data[0]~19_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [2] & \inst6|mem~25_q )

	.dataa(gnd),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\inst6|mem~25_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~19 .lut_mask = 16'hC0C0;
defparam \inst6|data[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~22_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~22_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \inst6|data[5]~21 (
// Equation(s):
// \inst6|data[5]~21_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a45~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a37~portbdataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~21 .lut_mask = 16'h0D08;
defparam \inst6|data[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~22_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~22_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \inst6|data[5]~16 (
// Equation(s):
// \inst6|data[5]~16_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a21~portbdataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~16 .lut_mask = 16'hC480;
defparam \inst6|data[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~22_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~22_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \inst6|data[5]~17 (
// Equation(s):
// \inst6|data[5]~17_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~17 .lut_mask = 16'h0E04;
defparam \inst6|data[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \inst6|data[5]~18 (
// Equation(s):
// \inst6|data[5]~18_combout  = ((\inst6|data[0]~15_combout  & ((\inst6|data[5]~16_combout ) # (\inst6|data[5]~17_combout )))) # (!\inst7|inst2|PC [0])

	.dataa(\inst6|data[5]~16_combout ),
	.datab(\inst6|data[0]~15_combout ),
	.datac(\inst7|inst2|PC [0]),
	.datad(\inst6|data[5]~17_combout ),
	.cin(gnd),
	.combout(\inst6|data[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~18 .lut_mask = 16'hCF8F;
defparam \inst6|data[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \inst6|data[5]~22 (
// Equation(s):
// \inst6|data[5]~22_combout  = (\inst6|data[5]~18_combout ) # ((\inst6|data[0]~19_combout  & ((\inst6|data[5]~20_combout ) # (\inst6|data[5]~21_combout ))))

	.dataa(\inst6|data[5]~20_combout ),
	.datab(\inst6|data[0]~19_combout ),
	.datac(\inst6|data[5]~21_combout ),
	.datad(\inst6|data[5]~18_combout ),
	.cin(gnd),
	.combout(\inst6|data[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~22 .lut_mask = 16'hFFC8;
defparam \inst6|data[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \inst8|valor_interno[9]~feeder (
// Equation(s):
// \inst8|valor_interno[9]~feeder_combout  = \inst6|data[5]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|data[5]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|valor_interno[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|valor_interno[9]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|valor_interno[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \inst8|valor_interno[9] (
	.clk(!\inst7|inst2|nCRI~clkctrl_outclk ),
	.d(\inst8|valor_interno[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[9] .is_wysiwyg = "true";
defparam \inst8|valor_interno[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[9]~2 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  = (\inst7|inst3|SELECTOR~0_combout  & ((\inst8|valor_interno [9]) # ((\inst7|inst4|valor_interno [9] & !\inst7|inst3|SELECTOR~1_combout )))) # (!\inst7|inst3|SELECTOR~0_combout  & 
// (\inst7|inst4|valor_interno [9] & ((!\inst7|inst3|SELECTOR~1_combout ))))

	.dataa(\inst7|inst3|SELECTOR~0_combout ),
	.datab(\inst7|inst4|valor_interno [9]),
	.datac(\inst8|valor_interno [9]),
	.datad(\inst7|inst3|SELECTOR~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[9]~2 .lut_mask = 16'hA0EC;
defparam \inst7|inst5|$00000|auto_generated|result_node[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \inst7|inst4|valor_interno[10]~29 (
// Equation(s):
// \inst7|inst4|valor_interno[10]~29_combout  = (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (!\inst7|inst4|valor_interno[9]~28 )) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & ((\inst7|inst4|valor_interno[9]~28 ) # 
// (GND)))
// \inst7|inst4|valor_interno[10]~30  = CARRY((!\inst7|inst4|valor_interno[9]~28 ) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[9]~28 ),
	.combout(\inst7|inst4|valor_interno[10]~29_combout ),
	.cout(\inst7|inst4|valor_interno[10]~30 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[10]~29 .lut_mask = 16'h3C3F;
defparam \inst7|inst4|valor_interno[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \inst7|inst4|valor_interno[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[10]~29_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[10] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~14_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~14_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \inst6|data[6]~12 (
// Equation(s):
// \inst6|data[6]~12_combout  = (\inst6|data[1]~3_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a54~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a38~portbdataout ))))

	.dataa(\inst6|data[1]~3_combout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~12 .lut_mask = 16'hA820;
defparam \inst6|data[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~14_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021;
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~14_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \inst6|data[6]~10 (
// Equation(s):
// \inst6|data[6]~10_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~10 .lut_mask = 16'hFA50;
defparam \inst6|data[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~14_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~14_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \inst6|data[6]~9 (
// Equation(s):
// \inst6|data[6]~9_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~9 .lut_mask = 16'hFA50;
defparam \inst6|data[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \inst6|data[6]~11 (
// Equation(s):
// \inst6|data[6]~11_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_b [2] & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & ((\inst6|data[6]~9_combout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & (\inst6|data[6]~10_combout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\inst6|data[6]~10_combout ),
	.datad(\inst6|data[6]~9_combout ),
	.cin(gnd),
	.combout(\inst6|data[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~11 .lut_mask = 16'h3210;
defparam \inst6|data[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~14_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~14_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \inst6|data[6]~13 (
// Equation(s):
// \inst6|data[6]~13_combout  = (\inst6|data[1]~5_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a62~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a46~portbdataout ))))

	.dataa(\inst6|data[1]~5_combout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~13 .lut_mask = 16'hA820;
defparam \inst6|data[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \inst6|data[6]~14 (
// Equation(s):
// \inst6|data[6]~14_combout  = (\inst6|data[6]~12_combout ) # (((\inst6|data[6]~11_combout ) # (\inst6|data[6]~13_combout )) # (!\inst6|data[7]~7_combout ))

	.dataa(\inst6|data[6]~12_combout ),
	.datab(\inst6|data[7]~7_combout ),
	.datac(\inst6|data[6]~11_combout ),
	.datad(\inst6|data[6]~13_combout ),
	.cin(gnd),
	.combout(\inst6|data[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~14 .lut_mask = 16'hFFFB;
defparam \inst6|data[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \inst8|valor_interno[10]~feeder (
// Equation(s):
// \inst8|valor_interno[10]~feeder_combout  = \inst6|data[6]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|data[6]~14_combout ),
	.cin(gnd),
	.combout(\inst8|valor_interno[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|valor_interno[10]~feeder .lut_mask = 16'hFF00;
defparam \inst8|valor_interno[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \inst8|valor_interno[10] (
	.clk(!\inst7|inst2|nCRI~clkctrl_outclk ),
	.d(\inst8|valor_interno[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[10] .is_wysiwyg = "true";
defparam \inst8|valor_interno[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[10]~1 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  = (\inst7|inst4|valor_interno [10] & (((\inst7|inst3|SELECTOR~0_combout  & \inst8|valor_interno [10])) # (!\inst7|inst3|SELECTOR~1_combout ))) # (!\inst7|inst4|valor_interno [10] & 
// (\inst7|inst3|SELECTOR~0_combout  & (\inst8|valor_interno [10])))

	.dataa(\inst7|inst4|valor_interno [10]),
	.datab(\inst7|inst3|SELECTOR~0_combout ),
	.datac(\inst8|valor_interno [10]),
	.datad(\inst7|inst3|SELECTOR~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[10]~1 .lut_mask = 16'hC0EA;
defparam \inst7|inst5|$00000|auto_generated|result_node[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneive_lcell_comb \inst7|inst4|valor_interno[11]~31 (
// Equation(s):
// \inst7|inst4|valor_interno[11]~31_combout  = \inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  $ (!\inst7|inst4|valor_interno[10]~30 )

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|inst4|valor_interno[10]~30 ),
	.combout(\inst7|inst4|valor_interno[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst4|valor_interno[11]~31 .lut_mask = 16'hA5A5;
defparam \inst7|inst4|valor_interno[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y19_N31
dffeas \inst7|inst4|valor_interno[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[11]~31_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[11] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~8_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y31_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~8_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \inst6|data[7]~4 (
// Equation(s):
// \inst6|data[7]~4_combout  = (\inst6|data[1]~3_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a55~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a39~portbdataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\inst6|data[1]~3_combout ),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~4 .lut_mask = 16'hC480;
defparam \inst6|data[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~8_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~8_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \inst6|data[7]~6 (
// Equation(s):
// \inst6|data[7]~6_combout  = (\inst6|data[1]~5_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a63~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a47~portbdataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\inst6|data[1]~5_combout ),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~6 .lut_mask = 16'hC840;
defparam \inst6|data[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~8_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y28_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~8_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \inst6|data[7]~0 (
// Equation(s):
// \inst6|data[7]~0_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a31~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~0 .lut_mask = 16'hFA50;
defparam \inst6|data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~8_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

// Location: M9K_X22_Y31_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~8_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \inst6|data[7]~1 (
// Equation(s):
// \inst6|data[7]~1_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~1 .lut_mask = 16'hFA50;
defparam \inst6|data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \inst6|data[7]~2 (
// Equation(s):
// \inst6|data[7]~2_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_b [2] & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & (\inst6|data[7]~0_combout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & ((\inst6|data[7]~1_combout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\inst6|data[7]~0_combout ),
	.datad(\inst6|data[7]~1_combout ),
	.cin(gnd),
	.combout(\inst6|data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~2 .lut_mask = 16'h3120;
defparam \inst6|data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \inst6|data[7]~8 (
// Equation(s):
// \inst6|data[7]~8_combout  = (\inst6|data[7]~4_combout ) # ((\inst6|data[7]~6_combout ) # ((\inst6|data[7]~2_combout ) # (!\inst6|data[7]~7_combout )))

	.dataa(\inst6|data[7]~4_combout ),
	.datab(\inst6|data[7]~6_combout ),
	.datac(\inst6|data[7]~2_combout ),
	.datad(\inst6|data[7]~7_combout ),
	.cin(gnd),
	.combout(\inst6|data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~8 .lut_mask = 16'hFEFF;
defparam \inst6|data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \inst8|valor_interno[11] (
	.clk(!\inst7|inst2|nCRI~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|data[7]~8_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[11] .is_wysiwyg = "true";
defparam \inst8|valor_interno[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[11]~0 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  = (\inst7|inst3|SELECTOR~1_combout  & (((\inst8|valor_interno [11] & \inst7|inst3|SELECTOR~0_combout )))) # (!\inst7|inst3|SELECTOR~1_combout  & ((\inst7|inst4|valor_interno [11]) # 
// ((\inst8|valor_interno [11] & \inst7|inst3|SELECTOR~0_combout ))))

	.dataa(\inst7|inst3|SELECTOR~1_combout ),
	.datab(\inst7|inst4|valor_interno [11]),
	.datac(\inst8|valor_interno [11]),
	.datad(\inst7|inst3|SELECTOR~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[11]~0 .lut_mask = 16'hF444;
defparam \inst7|inst5|$00000|auto_generated|result_node[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \inst7|inst1|mem~14 (
// Equation(s):
// \inst7|inst1|mem~14_combout  = (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[5]~6_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~14 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \inst7|inst1|mem~17 (
// Equation(s):
// \inst7|inst1|mem~17_combout  = (\inst7|inst1|mem~13_combout  & ((\inst7|inst1|mem~14_combout ) # (\inst7|inst1|mem~16_combout )))

	.dataa(gnd),
	.datab(\inst7|inst1|mem~14_combout ),
	.datac(\inst7|inst1|mem~16_combout ),
	.datad(\inst7|inst1|mem~13_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~17 .lut_mask = 16'hFC00;
defparam \inst7|inst1|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \inst7|inst2|instruccion[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~17_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|instruccion [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|instruccion[0] .is_wysiwyg = "true";
defparam \inst7|inst2|instruccion[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \inst7|inst3|SELECTOR~0 (
// Equation(s):
// \inst7|inst3|SELECTOR~0_combout  = (\inst7|inst2|instruccion [1] & !\inst7|inst2|instruccion [0])

	.dataa(\inst7|inst2|instruccion [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|inst2|instruccion [0]),
	.cin(gnd),
	.combout(\inst7|inst3|SELECTOR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst3|SELECTOR~0 .lut_mask = 16'h00AA;
defparam \inst7|inst3|SELECTOR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \inst7|inst4|valor_interno[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst4|valor_interno[4]~17_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[4] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y3_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~54_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y10_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~54_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \inst6|data[0]~53 (
// Equation(s):
// \inst6|data[0]~53_combout  = (\inst6|data[0]~28_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a56~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a40~portbdataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\inst6|data[0]~28_combout ),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~53 .lut_mask = 16'hC480;
defparam \inst6|data[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y5_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~54_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y3_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode717w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~54_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \inst6|data[0]~52 (
// Equation(s):
// \inst6|data[0]~52_combout  = (\inst6|data[0]~26_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a48~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a32~portbdataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\inst6|data[0]~26_combout ),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~52 .lut_mask = 16'hC480;
defparam \inst6|data[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode684w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~54_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y5_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode706w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~54_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \inst6|data[0]~49 (
// Equation(s):
// \inst6|data[0]~49_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// (\inst6|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ))

	.dataa(\inst6|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(gnd),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~49 .lut_mask = 16'hEE22;
defparam \inst6|data[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y8_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode695w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~54_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y6_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\inst6|mem_rtl_0|auto_generated|rden_decode_b|w_anode666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~54_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\PC|data_out [12],\PC|data_out [11],\PC|data_out [10],\PC|data_out [9],\PC|data_out [8],\PC|data_out [7],\PC|data_out [6],\PC|data_out [5],\PC|data_out [4],\PC|data_out [3],\PC|data_out [2],\PC|data_out [1],\PC|data_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_18f1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \inst6|data[0]~50 (
// Equation(s):
// \inst6|data[0]~50_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & (\inst6|mem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [1] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\inst6|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [1]),
	.datac(gnd),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\inst6|data[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~50 .lut_mask = 16'hBB88;
defparam \inst6|data[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \inst6|data[0]~51 (
// Equation(s):
// \inst6|data[0]~51_combout  = (\inst6|data[0]~15_combout  & ((\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & (\inst6|data[0]~49_combout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_b [0] & ((\inst6|data[0]~50_combout )))))

	.dataa(\inst6|data[0]~15_combout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\inst6|data[0]~49_combout ),
	.datad(\inst6|data[0]~50_combout ),
	.cin(gnd),
	.combout(\inst6|data[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~51 .lut_mask = 16'hA280;
defparam \inst6|data[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \inst6|data[0]~54 (
// Equation(s):
// \inst6|data[0]~54_combout  = (\inst6|data[0]~53_combout ) # ((\inst6|data[0]~52_combout ) # ((\inst6|data[0]~51_combout ) # (!\inst7|inst2|PC [0])))

	.dataa(\inst6|data[0]~53_combout ),
	.datab(\inst6|data[0]~52_combout ),
	.datac(\inst7|inst2|PC [0]),
	.datad(\inst6|data[0]~51_combout ),
	.cin(gnd),
	.combout(\inst6|data[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~54 .lut_mask = 16'hFFEF;
defparam \inst6|data[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \inst8|valor_interno[4]~feeder (
// Equation(s):
// \inst8|valor_interno[4]~feeder_combout  = \inst6|data[0]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|data[0]~54_combout ),
	.cin(gnd),
	.combout(\inst8|valor_interno[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|valor_interno[4]~feeder .lut_mask = 16'hFF00;
defparam \inst8|valor_interno[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \inst8|valor_interno[4] (
	.clk(!\inst7|inst2|nCRI~clkctrl_outclk ),
	.d(\inst8|valor_interno[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[4] .is_wysiwyg = "true";
defparam \inst8|valor_interno[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[4]~7 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  = (\inst7|inst3|SELECTOR~0_combout  & ((\inst8|valor_interno [4]) # ((\inst7|inst4|valor_interno [4] & !\inst7|inst3|SELECTOR~1_combout )))) # (!\inst7|inst3|SELECTOR~0_combout  & 
// (\inst7|inst4|valor_interno [4] & (!\inst7|inst3|SELECTOR~1_combout )))

	.dataa(\inst7|inst3|SELECTOR~0_combout ),
	.datab(\inst7|inst4|valor_interno [4]),
	.datac(\inst7|inst3|SELECTOR~1_combout ),
	.datad(\inst8|valor_interno [4]),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[4]~7 .lut_mask = 16'hAE0C;
defparam \inst7|inst5|$00000|auto_generated|result_node[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[2]~10 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[2]~10_combout  = (\inst7|inst4|valor_interno [2] & ((\inst7|inst2|instruccion [0] & ((\inst7|inst2|B4~q ))) # (!\inst7|inst2|instruccion [0] & (!\inst7|inst2|instruccion [1]))))

	.dataa(\inst7|inst4|valor_interno [2]),
	.datab(\inst7|inst2|instruccion [1]),
	.datac(\inst7|inst2|instruccion [0]),
	.datad(\inst7|inst2|B4~q ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[2]~10 .lut_mask = 16'hA202;
defparam \inst7|inst5|$00000|auto_generated|result_node[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \inst7|inst1|mem~6 (
// Equation(s):
// \inst7|inst1|mem~6_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & !\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~6 .lut_mask = 16'h000F;
defparam \inst7|inst1|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \inst7|inst1|mem~7 (
// Equation(s):
// \inst7|inst1|mem~7_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[2]~10_combout  & \inst7|inst1|mem~6_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[2]~10_combout ),
	.datad(\inst7|inst1|mem~6_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~7 .lut_mask = 16'h0100;
defparam \inst7|inst1|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \inst7|inst1|mem~11 (
// Equation(s):
// \inst7|inst1|mem~11_combout  = (\inst7|inst1|mem~9_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & \inst7|inst1|mem~10_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst1|mem~9_combout ),
	.datad(\inst7|inst1|mem~10_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~11 .lut_mask = 16'hF3F0;
defparam \inst7|inst1|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \inst7|inst1|mem~12 (
// Equation(s):
// \inst7|inst1|mem~12_combout  = (\inst7|inst1|mem~7_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst1|mem~11_combout )))

	.dataa(\inst7|inst1|mem~7_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst1|mem~11_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~12 .lut_mask = 16'h0800;
defparam \inst7|inst1|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \inst7|inst2|instruccion[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~12_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|instruccion [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|instruccion[1] .is_wysiwyg = "true";
defparam \inst7|inst2|instruccion[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[0]~8 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[0]~8_combout  = (!\inst7|inst2|instruccion [1] & (!\inst7|inst2|B4~q  & \inst7|inst2|instruccion [0]))

	.dataa(\inst7|inst2|instruccion [1]),
	.datab(gnd),
	.datac(\inst7|inst2|B4~q ),
	.datad(\inst7|inst2|instruccion [0]),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[0]~8 .lut_mask = 16'h0500;
defparam \inst7|inst5|$00000|auto_generated|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \inst7|inst1|mem~20 (
// Equation(s):
// \inst7|inst1|mem~20_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  & (\inst7|inst1|mem~9_combout  & \inst7|inst1|mem~7_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.datac(\inst7|inst1|mem~9_combout ),
	.datad(\inst7|inst1|mem~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~20 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \inst7|inst2|liga[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~20_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|liga [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|liga[0] .is_wysiwyg = "true";
defparam \inst7|inst2|liga[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[0]~12 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  = (\inst7|inst4|valor_interno [0] & (((\inst7|inst5|$00000|auto_generated|result_node[0]~8_combout  & \inst7|inst2|liga [0])) # (!\inst7|inst3|SELECTOR~1_combout ))) # 
// (!\inst7|inst4|valor_interno [0] & (\inst7|inst5|$00000|auto_generated|result_node[0]~8_combout  & ((\inst7|inst2|liga [0]))))

	.dataa(\inst7|inst4|valor_interno [0]),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~8_combout ),
	.datac(\inst7|inst3|SELECTOR~1_combout ),
	.datad(\inst7|inst2|liga [0]),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[0]~12 .lut_mask = 16'hCE0A;
defparam \inst7|inst5|$00000|auto_generated|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \inst7|inst1|mem~18 (
// Equation(s):
// \inst7|inst1|mem~18_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  & (\inst7|inst1|mem~9_combout  & \inst7|inst1|mem~7_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.datac(\inst7|inst1|mem~9_combout ),
	.datad(\inst7|inst1|mem~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~18 .lut_mask = 16'h4000;
defparam \inst7|inst1|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \inst7|inst2|CZ (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~18_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|CZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|CZ .is_wysiwyg = "true";
defparam \inst7|inst2|CZ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \ACCB|data_out[7]~feeder (
// Equation(s):
// \ACCB|data_out[7]~feeder_combout  = \inst6|data[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|data[7]~8_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \ACCB|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \inst7|inst1|mem~22 (
// Equation(s):
// \inst7|inst1|mem~22_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout  & (\inst7|inst1|mem~9_combout  & \inst7|inst1|mem~7_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~11_combout ),
	.datac(\inst7|inst1|mem~9_combout ),
	.datad(\inst7|inst1|mem~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~22 .lut_mask = 16'h2000;
defparam \inst7|inst1|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \inst7|inst2|EB[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~22_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|EB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|EB[0] .is_wysiwyg = "true";
defparam \inst7|inst2|EB[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \ACCB|data_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|EB [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[7] .is_wysiwyg = "true";
defparam \ACCB|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \ACCB|data_out[4]~feeder (
// Equation(s):
// \ACCB|data_out[4]~feeder_combout  = \inst6|data[4]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|data[4]~30_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \ACCB|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \ACCB|data_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|EB [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[4] .is_wysiwyg = "true";
defparam \ACCB|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \ACCB|data_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|data[5]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|inst2|EB [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[5] .is_wysiwyg = "true";
defparam \ACCB|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \ACCB|data_out[3]~feeder (
// Equation(s):
// \ACCB|data_out[3]~feeder_combout  = \inst6|data[3]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|data[3]~36_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \ACCB|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \ACCB|data_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|EB [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[3] .is_wysiwyg = "true";
defparam \ACCB|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \ACCB|data_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|data[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|inst2|EB [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[6] .is_wysiwyg = "true";
defparam \ACCB|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \inst5|inst10|output~1 (
// Equation(s):
// \inst5|inst10|output~1_combout  = (!\ACCB|data_out [4] & (!\ACCB|data_out [5] & (!\ACCB|data_out [3] & !\ACCB|data_out [6])))

	.dataa(\ACCB|data_out [4]),
	.datab(\ACCB|data_out [5]),
	.datac(\ACCB|data_out [3]),
	.datad(\ACCB|data_out [6]),
	.cin(gnd),
	.combout(\inst5|inst10|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst10|output~1 .lut_mask = 16'h0001;
defparam \inst5|inst10|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \ACCB|data_out[0]~feeder (
// Equation(s):
// \ACCB|data_out[0]~feeder_combout  = \inst6|data[0]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|data[0]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ACCB|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \ACCB|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \ACCB|data_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|EB [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[0] .is_wysiwyg = "true";
defparam \ACCB|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \ACCB|data_out[2]~feeder (
// Equation(s):
// \ACCB|data_out[2]~feeder_combout  = \inst6|data[2]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|data[2]~42_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \ACCB|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \ACCB|data_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|EB [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[2] .is_wysiwyg = "true";
defparam \ACCB|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \ACCB|data_out[1]~feeder (
// Equation(s):
// \ACCB|data_out[1]~feeder_combout  = \inst6|data[1]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|data[1]~48_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \ACCB|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \ACCB|data_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|EB [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[1] .is_wysiwyg = "true";
defparam \ACCB|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \inst5|inst10|output~0 (
// Equation(s):
// \inst5|inst10|output~0_combout  = (!\ACCB|data_out [0] & (!\ACCB|data_out [2] & (!\ACCB|data_out [1] & \inst7|inst2|B4~q )))

	.dataa(\ACCB|data_out [0]),
	.datab(\ACCB|data_out [2]),
	.datac(\ACCB|data_out [1]),
	.datad(\inst7|inst2|B4~q ),
	.cin(gnd),
	.combout(\inst5|inst10|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst10|output~0 .lut_mask = 16'h0100;
defparam \inst5|inst10|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \inst5|inst10|output~2 (
// Equation(s):
// \inst5|inst10|output~2_combout  = (!\ACCB|data_out [7] & (\inst5|inst10|output~1_combout  & \inst5|inst10|output~0_combout ))

	.dataa(\ACCB|data_out [7]),
	.datab(gnd),
	.datac(\inst5|inst10|output~1_combout ),
	.datad(\inst5|inst10|output~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst10|output~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst10|output~2 .lut_mask = 16'h5000;
defparam \inst5|inst10|output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \inst5|inst2|valor_interno (
	.clk(!\inst7|inst2|CZ~q ),
	.d(\inst5|inst10|output~2_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst2|valor_interno~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst2|valor_interno .is_wysiwyg = "true";
defparam \inst5|inst2|valor_interno .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \inst7|inst2|CN (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst7|inst1|mem~18_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|CN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|CN .is_wysiwyg = "true";
defparam \inst7|inst2|CN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \inst1|Banderas[2]~feeder (
// Equation(s):
// \inst1|Banderas[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Banderas[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Banderas[2]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Banderas[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N25
dffeas \inst1|Banderas[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Banderas[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Banderas [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Banderas[2] .is_wysiwyg = "true";
defparam \inst1|Banderas[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \inst5|inst11|output~0 (
// Equation(s):
// \inst5|inst11|output~0_combout  = (\inst7|inst2|B4~q  & ((\ACCB|data_out [7]))) # (!\inst7|inst2|B4~q  & (\inst1|Banderas [2]))

	.dataa(gnd),
	.datab(\inst1|Banderas [2]),
	.datac(\ACCB|data_out [7]),
	.datad(\inst7|inst2|B4~q ),
	.cin(gnd),
	.combout(\inst5|inst11|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst11|output~0 .lut_mask = 16'hF0CC;
defparam \inst5|inst11|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \inst5|inst3|valor_interno (
	.clk(!\inst7|inst2|CN~q ),
	.d(\inst5|inst11|output~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst3|valor_interno~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst3|valor_interno .is_wysiwyg = "true";
defparam \inst5|inst3|valor_interno .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N28
cycloneive_lcell_comb \inst1|Q[6]~feeder (
// Equation(s):
// \inst1|Q[6]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[6]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y1_N29
dffeas \inst1|Q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[6] .is_wysiwyg = "true";
defparam \inst1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N28
cycloneive_lcell_comb \inst1|Q[5]~feeder (
// Equation(s):
// \inst1|Q[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[5]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N29
dffeas \inst1|Q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[5] .is_wysiwyg = "true";
defparam \inst1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N0
cycloneive_lcell_comb \inst1|Q[4]~feeder (
// Equation(s):
// \inst1|Q[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[4]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N1
dffeas \inst1|Q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[4] .is_wysiwyg = "true";
defparam \inst1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \inst1|Q[3]~feeder (
// Equation(s):
// \inst1|Q[3]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[3]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N5
dffeas \inst1|Q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[3] .is_wysiwyg = "true";
defparam \inst1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneive_lcell_comb \inst1|Q[2]~feeder (
// Equation(s):
// \inst1|Q[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[2]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y24_N17
dffeas \inst1|Q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[2] .is_wysiwyg = "true";
defparam \inst1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N20
cycloneive_lcell_comb \inst1|Q[1]~feeder (
// Equation(s):
// \inst1|Q[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[1]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N21
dffeas \inst1|Q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[1] .is_wysiwyg = "true";
defparam \inst1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y22_N20
cycloneive_lcell_comb \inst1|Q[0]~feeder (
// Equation(s):
// \inst1|Q[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[0]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y22_N21
dffeas \inst1|Q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[0] .is_wysiwyg = "true";
defparam \inst1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneive_lcell_comb \inst1|Yupa_interno[6]~feeder (
// Equation(s):
// \inst1|Yupa_interno[6]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Yupa_interno[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa_interno[6]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Yupa_interno[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N17
dffeas \inst1|Yupa_interno[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Yupa_interno[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Yupa_interno [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Yupa_interno[6] .is_wysiwyg = "true";
defparam \inst1|Yupa_interno[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y33_N0
cycloneive_lcell_comb \inst1|Yupa_interno[5]~feeder (
// Equation(s):
// \inst1|Yupa_interno[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Yupa_interno[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa_interno[5]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Yupa_interno[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y33_N1
dffeas \inst1|Yupa_interno[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Yupa_interno[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Yupa_interno [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Yupa_interno[5] .is_wysiwyg = "true";
defparam \inst1|Yupa_interno[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
cycloneive_lcell_comb \inst1|Yupa_interno[4]~feeder (
// Equation(s):
// \inst1|Yupa_interno[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Yupa_interno[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa_interno[4]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Yupa_interno[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N9
dffeas \inst1|Yupa_interno[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Yupa_interno[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Yupa_interno [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Yupa_interno[4] .is_wysiwyg = "true";
defparam \inst1|Yupa_interno[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y1_N28
cycloneive_lcell_comb \inst1|Yupa_interno[3]~feeder (
// Equation(s):
// \inst1|Yupa_interno[3]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Yupa_interno[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa_interno[3]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Yupa_interno[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y1_N29
dffeas \inst1|Yupa_interno[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Yupa_interno[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Yupa_interno [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Yupa_interno[3] .is_wysiwyg = "true";
defparam \inst1|Yupa_interno[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N4
cycloneive_lcell_comb \inst1|Yupa_interno[2]~feeder (
// Equation(s):
// \inst1|Yupa_interno[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Yupa_interno[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa_interno[2]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Yupa_interno[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y9_N5
dffeas \inst1|Yupa_interno[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Yupa_interno[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Yupa_interno [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Yupa_interno[2] .is_wysiwyg = "true";
defparam \inst1|Yupa_interno[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N0
cycloneive_lcell_comb \inst1|Yupa_interno[1]~feeder (
// Equation(s):
// \inst1|Yupa_interno[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Yupa_interno[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa_interno[1]~feeder .lut_mask = 16'hFFFF;
defparam \inst1|Yupa_interno[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N1
dffeas \inst1|Yupa_interno[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Yupa_interno[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Yupa_interno [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Yupa_interno[1] .is_wysiwyg = "true";
defparam \inst1|Yupa_interno[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \IRQn~input (
	.i(IRQn),
	.ibar(gnd),
	.o(\IRQn~input_o ));
// synopsys translate_off
defparam \IRQn~input .bus_hold = "false";
defparam \IRQn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \XIRQn~input (
	.i(XIRQn),
	.ibar(gnd),
	.o(\XIRQn~input_o ));
// synopsys translate_off
defparam \XIRQn~input .bus_hold = "false";
defparam \XIRQn~input .simulate_z_as = "z";
// synopsys translate_on

assign Flag_C = \Flag_C~output_o ;

assign Flag_V = \Flag_V~output_o ;

assign Flag_Z = \Flag_Z~output_o ;

assign Flag_N = \Flag_N~output_o ;

assign Flag_I = \Flag_I~output_o ;

assign Flag_H = \Flag_H~output_o ;

assign Flag_X = \Flag_X~output_o ;

assign Flag_S = \Flag_S~output_o ;

assign ACCA_D[7] = \ACCA_D[7]~output_o ;

assign ACCA_D[6] = \ACCA_D[6]~output_o ;

assign ACCA_D[5] = \ACCA_D[5]~output_o ;

assign ACCA_D[4] = \ACCA_D[4]~output_o ;

assign ACCA_D[3] = \ACCA_D[3]~output_o ;

assign ACCA_D[2] = \ACCA_D[2]~output_o ;

assign ACCA_D[1] = \ACCA_D[1]~output_o ;

assign ACCA_D[0] = \ACCA_D[0]~output_o ;

assign ACCB_D[7] = \ACCB_D[7]~output_o ;

assign ACCB_D[6] = \ACCB_D[6]~output_o ;

assign ACCB_D[5] = \ACCB_D[5]~output_o ;

assign ACCB_D[4] = \ACCB_D[4]~output_o ;

assign ACCB_D[3] = \ACCB_D[3]~output_o ;

assign ACCB_D[2] = \ACCB_D[2]~output_o ;

assign ACCB_D[1] = \ACCB_D[1]~output_o ;

assign ACCB_D[0] = \ACCB_D[0]~output_o ;

assign AP_D[15] = \AP_D[15]~output_o ;

assign AP_D[14] = \AP_D[14]~output_o ;

assign AP_D[13] = \AP_D[13]~output_o ;

assign AP_D[12] = \AP_D[12]~output_o ;

assign AP_D[11] = \AP_D[11]~output_o ;

assign AP_D[10] = \AP_D[10]~output_o ;

assign AP_D[9] = \AP_D[9]~output_o ;

assign AP_D[8] = \AP_D[8]~output_o ;

assign AP_D[7] = \AP_D[7]~output_o ;

assign AP_D[6] = \AP_D[6]~output_o ;

assign AP_D[5] = \AP_D[5]~output_o ;

assign AP_D[4] = \AP_D[4]~output_o ;

assign AP_D[3] = \AP_D[3]~output_o ;

assign AP_D[2] = \AP_D[2]~output_o ;

assign AP_D[1] = \AP_D[1]~output_o ;

assign AP_D[0] = \AP_D[0]~output_o ;

assign AUX_D[15] = \AUX_D[15]~output_o ;

assign AUX_D[14] = \AUX_D[14]~output_o ;

assign AUX_D[13] = \AUX_D[13]~output_o ;

assign AUX_D[12] = \AUX_D[12]~output_o ;

assign AUX_D[11] = \AUX_D[11]~output_o ;

assign AUX_D[10] = \AUX_D[10]~output_o ;

assign AUX_D[9] = \AUX_D[9]~output_o ;

assign AUX_D[8] = \AUX_D[8]~output_o ;

assign AUX_D[7] = \AUX_D[7]~output_o ;

assign AUX_D[6] = \AUX_D[6]~output_o ;

assign AUX_D[5] = \AUX_D[5]~output_o ;

assign AUX_D[4] = \AUX_D[4]~output_o ;

assign AUX_D[3] = \AUX_D[3]~output_o ;

assign AUX_D[2] = \AUX_D[2]~output_o ;

assign AUX_D[1] = \AUX_D[1]~output_o ;

assign AUX_D[0] = \AUX_D[0]~output_o ;

assign Debug_Q[7] = \Debug_Q[7]~output_o ;

assign Debug_Q[6] = \Debug_Q[6]~output_o ;

assign Debug_Q[5] = \Debug_Q[5]~output_o ;

assign Debug_Q[4] = \Debug_Q[4]~output_o ;

assign Debug_Q[3] = \Debug_Q[3]~output_o ;

assign Debug_Q[2] = \Debug_Q[2]~output_o ;

assign Debug_Q[1] = \Debug_Q[1]~output_o ;

assign Debug_Q[0] = \Debug_Q[0]~output_o ;

assign Debug_Yupa[7] = \Debug_Yupa[7]~output_o ;

assign Debug_Yupa[6] = \Debug_Yupa[6]~output_o ;

assign Debug_Yupa[5] = \Debug_Yupa[5]~output_o ;

assign Debug_Yupa[4] = \Debug_Yupa[4]~output_o ;

assign Debug_Yupa[3] = \Debug_Yupa[3]~output_o ;

assign Debug_Yupa[2] = \Debug_Yupa[2]~output_o ;

assign Debug_Yupa[1] = \Debug_Yupa[1]~output_o ;

assign Debug_Yupa[0] = \Debug_Yupa[0]~output_o ;

assign Edo_Pres[11] = \Edo_Pres[11]~output_o ;

assign Edo_Pres[10] = \Edo_Pres[10]~output_o ;

assign Edo_Pres[9] = \Edo_Pres[9]~output_o ;

assign Edo_Pres[8] = \Edo_Pres[8]~output_o ;

assign Edo_Pres[7] = \Edo_Pres[7]~output_o ;

assign Edo_Pres[6] = \Edo_Pres[6]~output_o ;

assign Edo_Pres[5] = \Edo_Pres[5]~output_o ;

assign Edo_Pres[4] = \Edo_Pres[4]~output_o ;

assign Edo_Pres[3] = \Edo_Pres[3]~output_o ;

assign Edo_Pres[2] = \Edo_Pres[2]~output_o ;

assign Edo_Pres[1] = \Edo_Pres[1]~output_o ;

assign Edo_Pres[0] = \Edo_Pres[0]~output_o ;

assign PC_D[15] = \PC_D[15]~output_o ;

assign PC_D[14] = \PC_D[14]~output_o ;

assign PC_D[13] = \PC_D[13]~output_o ;

assign PC_D[12] = \PC_D[12]~output_o ;

assign PC_D[11] = \PC_D[11]~output_o ;

assign PC_D[10] = \PC_D[10]~output_o ;

assign PC_D[9] = \PC_D[9]~output_o ;

assign PC_D[8] = \PC_D[8]~output_o ;

assign PC_D[7] = \PC_D[7]~output_o ;

assign PC_D[6] = \PC_D[6]~output_o ;

assign PC_D[5] = \PC_D[5]~output_o ;

assign PC_D[4] = \PC_D[4]~output_o ;

assign PC_D[3] = \PC_D[3]~output_o ;

assign PC_D[2] = \PC_D[2]~output_o ;

assign PC_D[1] = \PC_D[1]~output_o ;

assign PC_D[0] = \PC_D[0]~output_o ;

assign X_D[15] = \X_D[15]~output_o ;

assign X_D[14] = \X_D[14]~output_o ;

assign X_D[13] = \X_D[13]~output_o ;

assign X_D[12] = \X_D[12]~output_o ;

assign X_D[11] = \X_D[11]~output_o ;

assign X_D[10] = \X_D[10]~output_o ;

assign X_D[9] = \X_D[9]~output_o ;

assign X_D[8] = \X_D[8]~output_o ;

assign X_D[7] = \X_D[7]~output_o ;

assign X_D[6] = \X_D[6]~output_o ;

assign X_D[5] = \X_D[5]~output_o ;

assign X_D[4] = \X_D[4]~output_o ;

assign X_D[3] = \X_D[3]~output_o ;

assign X_D[2] = \X_D[2]~output_o ;

assign X_D[1] = \X_D[1]~output_o ;

assign X_D[0] = \X_D[0]~output_o ;

assign Y_D[15] = \Y_D[15]~output_o ;

assign Y_D[14] = \Y_D[14]~output_o ;

assign Y_D[13] = \Y_D[13]~output_o ;

assign Y_D[12] = \Y_D[12]~output_o ;

assign Y_D[11] = \Y_D[11]~output_o ;

assign Y_D[10] = \Y_D[10]~output_o ;

assign Y_D[9] = \Y_D[9]~output_o ;

assign Y_D[8] = \Y_D[8]~output_o ;

assign Y_D[7] = \Y_D[7]~output_o ;

assign Y_D[6] = \Y_D[6]~output_o ;

assign Y_D[5] = \Y_D[5]~output_o ;

assign Y_D[4] = \Y_D[4]~output_o ;

assign Y_D[3] = \Y_D[3]~output_o ;

assign Y_D[2] = \Y_D[2]~output_o ;

assign Y_D[1] = \Y_D[1]~output_o ;

assign Y_D[0] = \Y_D[0]~output_o ;

endmodule
