

================================================================
== Vivado HLS Report for 'resize_nearest_array_ap_fixed_8u_config19_s'
================================================================
* Date:           Sat Apr  2 23:58:04 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026| 5.130 us | 5.130 us |  1026|  1026|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1024|     1024|        65|         64|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 64, D = 65, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 67 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 2 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 84 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%h_0 = phi i5 [ 0, %0 ], [ %h, %hls_label_101 ]"   --->   Operation 85 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.36ns)   --->   "%icmp_ln54 = icmp eq i5 %h_0, -16" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 86 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.78ns)   --->   "%h = add i5 %h_0, 1" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 88 'add' 'h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %2, label %hls_label_101" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 90 [1/1] (2.18ns)   --->   "%empty_73 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 90 'read' 'empty_73' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%data_in_row_0_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_73, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 91 'extractvalue' 'data_in_row_0_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%data_in_row_0_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_73, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 92 'extractvalue' 'data_in_row_0_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%data_in_row_0_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_73, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 93 'extractvalue' 'data_in_row_0_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%data_in_row_0_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_73, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 94 'extractvalue' 'data_in_row_0_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%data_in_row_0_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_73, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 95 'extractvalue' 'data_in_row_0_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%data_in_row_0_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_73, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 96 'extractvalue' 'data_in_row_0_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%data_in_row_0_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_73, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 97 'extractvalue' 'data_in_row_0_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%data_in_row_0_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_73, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 98 'extractvalue' 'data_in_row_0_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_0_data_0_V, i32 %data_in_row_0_data_1_V, i32 %data_in_row_0_data_2_V, i32 %data_in_row_0_data_3_V, i32 %data_in_row_0_data_4_V, i32 %data_in_row_0_data_5_V, i32 %data_in_row_0_data_6_V, i32 %data_in_row_0_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 99 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 100 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_0_data_0_V, i32 %data_in_row_0_data_1_V, i32 %data_in_row_0_data_2_V, i32 %data_in_row_0_data_3_V, i32 %data_in_row_0_data_4_V, i32 %data_in_row_0_data_5_V, i32 %data_in_row_0_data_6_V, i32 %data_in_row_0_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 100 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 101 [1/1] (2.18ns)   --->   "%empty_74 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 101 'read' 'empty_74' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%data_in_row_1_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_74, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 102 'extractvalue' 'data_in_row_1_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%data_in_row_1_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_74, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 103 'extractvalue' 'data_in_row_1_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%data_in_row_1_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_74, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 104 'extractvalue' 'data_in_row_1_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%data_in_row_1_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_74, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 105 'extractvalue' 'data_in_row_1_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%data_in_row_1_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_74, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 106 'extractvalue' 'data_in_row_1_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%data_in_row_1_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_74, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 107 'extractvalue' 'data_in_row_1_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%data_in_row_1_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_74, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 108 'extractvalue' 'data_in_row_1_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%data_in_row_1_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_74, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 109 'extractvalue' 'data_in_row_1_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_1_data_0_V, i32 %data_in_row_1_data_1_V, i32 %data_in_row_1_data_2_V, i32 %data_in_row_1_data_3_V, i32 %data_in_row_1_data_4_V, i32 %data_in_row_1_data_5_V, i32 %data_in_row_1_data_6_V, i32 %data_in_row_1_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 110 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 111 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_1_data_0_V, i32 %data_in_row_1_data_1_V, i32 %data_in_row_1_data_2_V, i32 %data_in_row_1_data_3_V, i32 %data_in_row_1_data_4_V, i32 %data_in_row_1_data_5_V, i32 %data_in_row_1_data_6_V, i32 %data_in_row_1_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 111 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 112 [1/1] (2.18ns)   --->   "%empty_75 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 112 'read' 'empty_75' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%data_in_row_2_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_75, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 113 'extractvalue' 'data_in_row_2_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%data_in_row_2_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_75, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 114 'extractvalue' 'data_in_row_2_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%data_in_row_2_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_75, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 115 'extractvalue' 'data_in_row_2_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%data_in_row_2_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_75, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 116 'extractvalue' 'data_in_row_2_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%data_in_row_2_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_75, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 117 'extractvalue' 'data_in_row_2_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%data_in_row_2_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_75, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 118 'extractvalue' 'data_in_row_2_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%data_in_row_2_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_75, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 119 'extractvalue' 'data_in_row_2_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%data_in_row_2_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_75, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 120 'extractvalue' 'data_in_row_2_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_2_data_0_V, i32 %data_in_row_2_data_1_V, i32 %data_in_row_2_data_2_V, i32 %data_in_row_2_data_3_V, i32 %data_in_row_2_data_4_V, i32 %data_in_row_2_data_5_V, i32 %data_in_row_2_data_6_V, i32 %data_in_row_2_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 121 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 122 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_2_data_0_V, i32 %data_in_row_2_data_1_V, i32 %data_in_row_2_data_2_V, i32 %data_in_row_2_data_3_V, i32 %data_in_row_2_data_4_V, i32 %data_in_row_2_data_5_V, i32 %data_in_row_2_data_6_V, i32 %data_in_row_2_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 122 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 123 [1/1] (2.18ns)   --->   "%empty_76 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 123 'read' 'empty_76' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%data_in_row_3_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_76, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 124 'extractvalue' 'data_in_row_3_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%data_in_row_3_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_76, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 125 'extractvalue' 'data_in_row_3_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%data_in_row_3_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_76, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 126 'extractvalue' 'data_in_row_3_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%data_in_row_3_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_76, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 127 'extractvalue' 'data_in_row_3_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%data_in_row_3_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_76, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 128 'extractvalue' 'data_in_row_3_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%data_in_row_3_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_76, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 129 'extractvalue' 'data_in_row_3_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%data_in_row_3_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_76, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 130 'extractvalue' 'data_in_row_3_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%data_in_row_3_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_76, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 131 'extractvalue' 'data_in_row_3_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_3_data_0_V, i32 %data_in_row_3_data_1_V, i32 %data_in_row_3_data_2_V, i32 %data_in_row_3_data_3_V, i32 %data_in_row_3_data_4_V, i32 %data_in_row_3_data_5_V, i32 %data_in_row_3_data_6_V, i32 %data_in_row_3_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 132 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 133 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_3_data_0_V, i32 %data_in_row_3_data_1_V, i32 %data_in_row_3_data_2_V, i32 %data_in_row_3_data_3_V, i32 %data_in_row_3_data_4_V, i32 %data_in_row_3_data_5_V, i32 %data_in_row_3_data_6_V, i32 %data_in_row_3_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 133 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 134 [1/1] (2.18ns)   --->   "%empty_77 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 134 'read' 'empty_77' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%data_in_row_4_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_77, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 135 'extractvalue' 'data_in_row_4_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%data_in_row_4_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_77, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 136 'extractvalue' 'data_in_row_4_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%data_in_row_4_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_77, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 137 'extractvalue' 'data_in_row_4_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%data_in_row_4_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_77, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 138 'extractvalue' 'data_in_row_4_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%data_in_row_4_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_77, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 139 'extractvalue' 'data_in_row_4_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%data_in_row_4_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_77, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 140 'extractvalue' 'data_in_row_4_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%data_in_row_4_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_77, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 141 'extractvalue' 'data_in_row_4_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%data_in_row_4_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_77, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 142 'extractvalue' 'data_in_row_4_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_4_data_0_V, i32 %data_in_row_4_data_1_V, i32 %data_in_row_4_data_2_V, i32 %data_in_row_4_data_3_V, i32 %data_in_row_4_data_4_V, i32 %data_in_row_4_data_5_V, i32 %data_in_row_4_data_6_V, i32 %data_in_row_4_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 143 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 144 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_4_data_0_V, i32 %data_in_row_4_data_1_V, i32 %data_in_row_4_data_2_V, i32 %data_in_row_4_data_3_V, i32 %data_in_row_4_data_4_V, i32 %data_in_row_4_data_5_V, i32 %data_in_row_4_data_6_V, i32 %data_in_row_4_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 144 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 145 [1/1] (2.18ns)   --->   "%empty_78 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 145 'read' 'empty_78' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%data_in_row_5_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_78, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 146 'extractvalue' 'data_in_row_5_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%data_in_row_5_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_78, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 147 'extractvalue' 'data_in_row_5_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%data_in_row_5_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_78, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 148 'extractvalue' 'data_in_row_5_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%data_in_row_5_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_78, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 149 'extractvalue' 'data_in_row_5_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%data_in_row_5_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_78, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 150 'extractvalue' 'data_in_row_5_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%data_in_row_5_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_78, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 151 'extractvalue' 'data_in_row_5_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%data_in_row_5_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_78, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 152 'extractvalue' 'data_in_row_5_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%data_in_row_5_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_78, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 153 'extractvalue' 'data_in_row_5_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_5_data_0_V, i32 %data_in_row_5_data_1_V, i32 %data_in_row_5_data_2_V, i32 %data_in_row_5_data_3_V, i32 %data_in_row_5_data_4_V, i32 %data_in_row_5_data_5_V, i32 %data_in_row_5_data_6_V, i32 %data_in_row_5_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 154 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 155 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_5_data_0_V, i32 %data_in_row_5_data_1_V, i32 %data_in_row_5_data_2_V, i32 %data_in_row_5_data_3_V, i32 %data_in_row_5_data_4_V, i32 %data_in_row_5_data_5_V, i32 %data_in_row_5_data_6_V, i32 %data_in_row_5_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 155 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 4.37>
ST_15 : Operation 156 [1/1] (2.18ns)   --->   "%empty_79 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 156 'read' 'empty_79' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%data_in_row_6_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_79, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 157 'extractvalue' 'data_in_row_6_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%data_in_row_6_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_79, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 158 'extractvalue' 'data_in_row_6_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%data_in_row_6_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_79, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 159 'extractvalue' 'data_in_row_6_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%data_in_row_6_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_79, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 160 'extractvalue' 'data_in_row_6_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%data_in_row_6_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_79, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 161 'extractvalue' 'data_in_row_6_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%data_in_row_6_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_79, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 162 'extractvalue' 'data_in_row_6_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%data_in_row_6_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_79, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 163 'extractvalue' 'data_in_row_6_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%data_in_row_6_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_79, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 164 'extractvalue' 'data_in_row_6_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_6_data_0_V, i32 %data_in_row_6_data_1_V, i32 %data_in_row_6_data_2_V, i32 %data_in_row_6_data_3_V, i32 %data_in_row_6_data_4_V, i32 %data_in_row_6_data_5_V, i32 %data_in_row_6_data_6_V, i32 %data_in_row_6_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 165 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 166 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_6_data_0_V, i32 %data_in_row_6_data_1_V, i32 %data_in_row_6_data_2_V, i32 %data_in_row_6_data_3_V, i32 %data_in_row_6_data_4_V, i32 %data_in_row_6_data_5_V, i32 %data_in_row_6_data_6_V, i32 %data_in_row_6_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 166 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 4.37>
ST_17 : Operation 167 [1/1] (2.18ns)   --->   "%empty_80 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 167 'read' 'empty_80' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%data_in_row_7_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_80, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 168 'extractvalue' 'data_in_row_7_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%data_in_row_7_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_80, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 169 'extractvalue' 'data_in_row_7_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%data_in_row_7_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_80, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 170 'extractvalue' 'data_in_row_7_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%data_in_row_7_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_80, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 171 'extractvalue' 'data_in_row_7_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%data_in_row_7_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_80, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 172 'extractvalue' 'data_in_row_7_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%data_in_row_7_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_80, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 173 'extractvalue' 'data_in_row_7_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%data_in_row_7_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_80, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 174 'extractvalue' 'data_in_row_7_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%data_in_row_7_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_80, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 175 'extractvalue' 'data_in_row_7_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_7_data_0_V, i32 %data_in_row_7_data_1_V, i32 %data_in_row_7_data_2_V, i32 %data_in_row_7_data_3_V, i32 %data_in_row_7_data_4_V, i32 %data_in_row_7_data_5_V, i32 %data_in_row_7_data_6_V, i32 %data_in_row_7_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 176 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 177 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_7_data_0_V, i32 %data_in_row_7_data_1_V, i32 %data_in_row_7_data_2_V, i32 %data_in_row_7_data_3_V, i32 %data_in_row_7_data_4_V, i32 %data_in_row_7_data_5_V, i32 %data_in_row_7_data_6_V, i32 %data_in_row_7_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 177 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 19 <SV = 18> <Delay = 4.37>
ST_19 : Operation 178 [1/1] (2.18ns)   --->   "%empty_81 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 178 'read' 'empty_81' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%data_in_row_8_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_81, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 179 'extractvalue' 'data_in_row_8_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%data_in_row_8_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_81, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 180 'extractvalue' 'data_in_row_8_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%data_in_row_8_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_81, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 181 'extractvalue' 'data_in_row_8_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%data_in_row_8_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_81, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 182 'extractvalue' 'data_in_row_8_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%data_in_row_8_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_81, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 183 'extractvalue' 'data_in_row_8_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%data_in_row_8_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_81, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 184 'extractvalue' 'data_in_row_8_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%data_in_row_8_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_81, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 185 'extractvalue' 'data_in_row_8_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%data_in_row_8_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_81, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 186 'extractvalue' 'data_in_row_8_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_8_data_0_V, i32 %data_in_row_8_data_1_V, i32 %data_in_row_8_data_2_V, i32 %data_in_row_8_data_3_V, i32 %data_in_row_8_data_4_V, i32 %data_in_row_8_data_5_V, i32 %data_in_row_8_data_6_V, i32 %data_in_row_8_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 187 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 188 [1/1] (2.18ns)   --->   "%empty_82 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 188 'read' 'empty_82' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%data_in_row_9_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_82, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 189 'extractvalue' 'data_in_row_9_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%data_in_row_9_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_82, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 190 'extractvalue' 'data_in_row_9_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%data_in_row_9_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_82, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 191 'extractvalue' 'data_in_row_9_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%data_in_row_9_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_82, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 192 'extractvalue' 'data_in_row_9_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%data_in_row_9_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_82, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 193 'extractvalue' 'data_in_row_9_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%data_in_row_9_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_82, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 194 'extractvalue' 'data_in_row_9_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%data_in_row_9_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_82, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 195 'extractvalue' 'data_in_row_9_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%data_in_row_9_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_82, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 196 'extractvalue' 'data_in_row_9_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_8_data_0_V, i32 %data_in_row_8_data_1_V, i32 %data_in_row_8_data_2_V, i32 %data_in_row_8_data_3_V, i32 %data_in_row_8_data_4_V, i32 %data_in_row_8_data_5_V, i32 %data_in_row_8_data_6_V, i32 %data_in_row_8_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 197 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 21 <SV = 20> <Delay = 2.18>
ST_21 : Operation 198 [1/1] (2.18ns)   --->   "%empty_83 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 198 'read' 'empty_83' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%data_in_row_10_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_83, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 199 'extractvalue' 'data_in_row_10_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%data_in_row_10_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_83, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 200 'extractvalue' 'data_in_row_10_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%data_in_row_10_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_83, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 201 'extractvalue' 'data_in_row_10_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%data_in_row_10_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_83, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 202 'extractvalue' 'data_in_row_10_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%data_in_row_10_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_83, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 203 'extractvalue' 'data_in_row_10_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%data_in_row_10_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_83, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 204 'extractvalue' 'data_in_row_10_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%data_in_row_10_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_83, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 205 'extractvalue' 'data_in_row_10_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%data_in_row_10_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_83, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 206 'extractvalue' 'data_in_row_10_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_9_data_0_V, i32 %data_in_row_9_data_1_V, i32 %data_in_row_9_data_2_V, i32 %data_in_row_9_data_3_V, i32 %data_in_row_9_data_4_V, i32 %data_in_row_9_data_5_V, i32 %data_in_row_9_data_6_V, i32 %data_in_row_9_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 207 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 22 <SV = 21> <Delay = 2.18>
ST_22 : Operation 208 [1/1] (2.18ns)   --->   "%empty_84 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 208 'read' 'empty_84' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%data_in_row_11_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_84, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 209 'extractvalue' 'data_in_row_11_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%data_in_row_11_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_84, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 210 'extractvalue' 'data_in_row_11_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%data_in_row_11_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_84, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 211 'extractvalue' 'data_in_row_11_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%data_in_row_11_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_84, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 212 'extractvalue' 'data_in_row_11_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%data_in_row_11_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_84, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 213 'extractvalue' 'data_in_row_11_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%data_in_row_11_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_84, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 214 'extractvalue' 'data_in_row_11_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%data_in_row_11_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_84, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 215 'extractvalue' 'data_in_row_11_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%data_in_row_11_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_84, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 216 'extractvalue' 'data_in_row_11_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_9_data_0_V, i32 %data_in_row_9_data_1_V, i32 %data_in_row_9_data_2_V, i32 %data_in_row_9_data_3_V, i32 %data_in_row_9_data_4_V, i32 %data_in_row_9_data_5_V, i32 %data_in_row_9_data_6_V, i32 %data_in_row_9_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 217 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 23 <SV = 22> <Delay = 2.18>
ST_23 : Operation 218 [1/1] (2.18ns)   --->   "%empty_85 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 218 'read' 'empty_85' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%data_in_row_12_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_85, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 219 'extractvalue' 'data_in_row_12_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%data_in_row_12_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_85, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 220 'extractvalue' 'data_in_row_12_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%data_in_row_12_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_85, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 221 'extractvalue' 'data_in_row_12_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%data_in_row_12_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_85, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 222 'extractvalue' 'data_in_row_12_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%data_in_row_12_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_85, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 223 'extractvalue' 'data_in_row_12_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%data_in_row_12_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_85, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 224 'extractvalue' 'data_in_row_12_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%data_in_row_12_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_85, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 225 'extractvalue' 'data_in_row_12_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%data_in_row_12_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_85, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 226 'extractvalue' 'data_in_row_12_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_10_data_0_V, i32 %data_in_row_10_data_1_V, i32 %data_in_row_10_data_2_V, i32 %data_in_row_10_data_3_V, i32 %data_in_row_10_data_4_V, i32 %data_in_row_10_data_5_V, i32 %data_in_row_10_data_6_V, i32 %data_in_row_10_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 227 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 24 <SV = 23> <Delay = 2.18>
ST_24 : Operation 228 [1/1] (2.18ns)   --->   "%empty_86 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 228 'read' 'empty_86' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%data_in_row_13_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_86, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 229 'extractvalue' 'data_in_row_13_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%data_in_row_13_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_86, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 230 'extractvalue' 'data_in_row_13_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%data_in_row_13_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_86, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 231 'extractvalue' 'data_in_row_13_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%data_in_row_13_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_86, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 232 'extractvalue' 'data_in_row_13_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 233 [1/1] (0.00ns)   --->   "%data_in_row_13_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_86, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 233 'extractvalue' 'data_in_row_13_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%data_in_row_13_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_86, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 234 'extractvalue' 'data_in_row_13_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%data_in_row_13_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_86, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 235 'extractvalue' 'data_in_row_13_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%data_in_row_13_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_86, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 236 'extractvalue' 'data_in_row_13_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_10_data_0_V, i32 %data_in_row_10_data_1_V, i32 %data_in_row_10_data_2_V, i32 %data_in_row_10_data_3_V, i32 %data_in_row_10_data_4_V, i32 %data_in_row_10_data_5_V, i32 %data_in_row_10_data_6_V, i32 %data_in_row_10_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 237 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 25 <SV = 24> <Delay = 2.18>
ST_25 : Operation 238 [1/1] (2.18ns)   --->   "%empty_87 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 238 'read' 'empty_87' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_25 : Operation 239 [1/1] (0.00ns)   --->   "%data_in_row_14_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_87, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 239 'extractvalue' 'data_in_row_14_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 240 [1/1] (0.00ns)   --->   "%data_in_row_14_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_87, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 240 'extractvalue' 'data_in_row_14_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 241 [1/1] (0.00ns)   --->   "%data_in_row_14_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_87, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 241 'extractvalue' 'data_in_row_14_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "%data_in_row_14_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_87, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 242 'extractvalue' 'data_in_row_14_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%data_in_row_14_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_87, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 243 'extractvalue' 'data_in_row_14_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%data_in_row_14_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_87, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 244 'extractvalue' 'data_in_row_14_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "%data_in_row_14_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_87, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 245 'extractvalue' 'data_in_row_14_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%data_in_row_14_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_87, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 246 'extractvalue' 'data_in_row_14_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_11_data_0_V, i32 %data_in_row_11_data_1_V, i32 %data_in_row_11_data_2_V, i32 %data_in_row_11_data_3_V, i32 %data_in_row_11_data_4_V, i32 %data_in_row_11_data_5_V, i32 %data_in_row_11_data_6_V, i32 %data_in_row_11_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 247 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 248 [1/1] (2.18ns)   --->   "%empty_88 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %image_V_data_0_V, i32* %image_V_data_1_V, i32* %image_V_data_2_V, i32* %image_V_data_3_V, i32* %image_V_data_4_V, i32* %image_V_data_5_V, i32* %image_V_data_6_V, i32* %image_V_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 248 'read' 'empty_88' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%data_in_row_15_data_0_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_88, 0" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 249 'extractvalue' 'data_in_row_15_data_0_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%data_in_row_15_data_1_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_88, 1" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 250 'extractvalue' 'data_in_row_15_data_1_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%data_in_row_15_data_2_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_88, 2" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 251 'extractvalue' 'data_in_row_15_data_2_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%data_in_row_15_data_3_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_88, 3" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 252 'extractvalue' 'data_in_row_15_data_3_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%data_in_row_15_data_4_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_88, 4" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 253 'extractvalue' 'data_in_row_15_data_4_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%data_in_row_15_data_5_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_88, 5" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 254 'extractvalue' 'data_in_row_15_data_5_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%data_in_row_15_data_6_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_88, 6" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 255 'extractvalue' 'data_in_row_15_data_6_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%data_in_row_15_data_7_V = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_88, 7" [firmware/nnet_utils/nnet_image_stream.h:63]   --->   Operation 256 'extractvalue' 'data_in_row_15_data_7_V' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_11_data_0_V, i32 %data_in_row_11_data_1_V, i32 %data_in_row_11_data_2_V, i32 %data_in_row_11_data_3_V, i32 %data_in_row_11_data_4_V, i32 %data_in_row_11_data_5_V, i32 %data_in_row_11_data_6_V, i32 %data_in_row_11_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 257 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 27 <SV = 26> <Delay = 2.18>
ST_27 : Operation 258 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_12_data_0_V, i32 %data_in_row_12_data_1_V, i32 %data_in_row_12_data_2_V, i32 %data_in_row_12_data_3_V, i32 %data_in_row_12_data_4_V, i32 %data_in_row_12_data_5_V, i32 %data_in_row_12_data_6_V, i32 %data_in_row_12_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 258 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 259 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_12_data_0_V, i32 %data_in_row_12_data_1_V, i32 %data_in_row_12_data_2_V, i32 %data_in_row_12_data_3_V, i32 %data_in_row_12_data_4_V, i32 %data_in_row_12_data_5_V, i32 %data_in_row_12_data_6_V, i32 %data_in_row_12_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 259 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 29 <SV = 28> <Delay = 2.18>
ST_29 : Operation 260 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_13_data_0_V, i32 %data_in_row_13_data_1_V, i32 %data_in_row_13_data_2_V, i32 %data_in_row_13_data_3_V, i32 %data_in_row_13_data_4_V, i32 %data_in_row_13_data_5_V, i32 %data_in_row_13_data_6_V, i32 %data_in_row_13_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 260 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 30 <SV = 29> <Delay = 2.18>
ST_30 : Operation 261 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_13_data_0_V, i32 %data_in_row_13_data_1_V, i32 %data_in_row_13_data_2_V, i32 %data_in_row_13_data_3_V, i32 %data_in_row_13_data_4_V, i32 %data_in_row_13_data_5_V, i32 %data_in_row_13_data_6_V, i32 %data_in_row_13_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 261 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 31 <SV = 30> <Delay = 2.18>
ST_31 : Operation 262 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_14_data_0_V, i32 %data_in_row_14_data_1_V, i32 %data_in_row_14_data_2_V, i32 %data_in_row_14_data_3_V, i32 %data_in_row_14_data_4_V, i32 %data_in_row_14_data_5_V, i32 %data_in_row_14_data_6_V, i32 %data_in_row_14_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 262 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 32 <SV = 31> <Delay = 2.18>
ST_32 : Operation 263 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_14_data_0_V, i32 %data_in_row_14_data_1_V, i32 %data_in_row_14_data_2_V, i32 %data_in_row_14_data_3_V, i32 %data_in_row_14_data_4_V, i32 %data_in_row_14_data_5_V, i32 %data_in_row_14_data_6_V, i32 %data_in_row_14_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 263 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 33 <SV = 32> <Delay = 2.18>
ST_33 : Operation 264 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_15_data_0_V, i32 %data_in_row_15_data_1_V, i32 %data_in_row_15_data_2_V, i32 %data_in_row_15_data_3_V, i32 %data_in_row_15_data_4_V, i32 %data_in_row_15_data_5_V, i32 %data_in_row_15_data_6_V, i32 %data_in_row_15_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 264 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 34 <SV = 33> <Delay = 2.18>
ST_34 : Operation 265 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_15_data_0_V, i32 %data_in_row_15_data_1_V, i32 %data_in_row_15_data_2_V, i32 %data_in_row_15_data_3_V, i32 %data_in_row_15_data_4_V, i32 %data_in_row_15_data_5_V, i32 %data_in_row_15_data_6_V, i32 %data_in_row_15_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 265 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 35 <SV = 34> <Delay = 2.18>
ST_35 : Operation 266 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_0_data_0_V, i32 %data_in_row_0_data_1_V, i32 %data_in_row_0_data_2_V, i32 %data_in_row_0_data_3_V, i32 %data_in_row_0_data_4_V, i32 %data_in_row_0_data_5_V, i32 %data_in_row_0_data_6_V, i32 %data_in_row_0_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 266 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 36 <SV = 35> <Delay = 2.18>
ST_36 : Operation 267 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_0_data_0_V, i32 %data_in_row_0_data_1_V, i32 %data_in_row_0_data_2_V, i32 %data_in_row_0_data_3_V, i32 %data_in_row_0_data_4_V, i32 %data_in_row_0_data_5_V, i32 %data_in_row_0_data_6_V, i32 %data_in_row_0_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 267 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 37 <SV = 36> <Delay = 2.18>
ST_37 : Operation 268 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_1_data_0_V, i32 %data_in_row_1_data_1_V, i32 %data_in_row_1_data_2_V, i32 %data_in_row_1_data_3_V, i32 %data_in_row_1_data_4_V, i32 %data_in_row_1_data_5_V, i32 %data_in_row_1_data_6_V, i32 %data_in_row_1_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 268 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 38 <SV = 37> <Delay = 2.18>
ST_38 : Operation 269 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_1_data_0_V, i32 %data_in_row_1_data_1_V, i32 %data_in_row_1_data_2_V, i32 %data_in_row_1_data_3_V, i32 %data_in_row_1_data_4_V, i32 %data_in_row_1_data_5_V, i32 %data_in_row_1_data_6_V, i32 %data_in_row_1_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 269 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 39 <SV = 38> <Delay = 2.18>
ST_39 : Operation 270 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_2_data_0_V, i32 %data_in_row_2_data_1_V, i32 %data_in_row_2_data_2_V, i32 %data_in_row_2_data_3_V, i32 %data_in_row_2_data_4_V, i32 %data_in_row_2_data_5_V, i32 %data_in_row_2_data_6_V, i32 %data_in_row_2_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 270 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 40 <SV = 39> <Delay = 2.18>
ST_40 : Operation 271 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_2_data_0_V, i32 %data_in_row_2_data_1_V, i32 %data_in_row_2_data_2_V, i32 %data_in_row_2_data_3_V, i32 %data_in_row_2_data_4_V, i32 %data_in_row_2_data_5_V, i32 %data_in_row_2_data_6_V, i32 %data_in_row_2_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 271 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 41 <SV = 40> <Delay = 2.18>
ST_41 : Operation 272 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_3_data_0_V, i32 %data_in_row_3_data_1_V, i32 %data_in_row_3_data_2_V, i32 %data_in_row_3_data_3_V, i32 %data_in_row_3_data_4_V, i32 %data_in_row_3_data_5_V, i32 %data_in_row_3_data_6_V, i32 %data_in_row_3_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 272 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 42 <SV = 41> <Delay = 2.18>
ST_42 : Operation 273 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_3_data_0_V, i32 %data_in_row_3_data_1_V, i32 %data_in_row_3_data_2_V, i32 %data_in_row_3_data_3_V, i32 %data_in_row_3_data_4_V, i32 %data_in_row_3_data_5_V, i32 %data_in_row_3_data_6_V, i32 %data_in_row_3_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 273 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 43 <SV = 42> <Delay = 2.18>
ST_43 : Operation 274 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_4_data_0_V, i32 %data_in_row_4_data_1_V, i32 %data_in_row_4_data_2_V, i32 %data_in_row_4_data_3_V, i32 %data_in_row_4_data_4_V, i32 %data_in_row_4_data_5_V, i32 %data_in_row_4_data_6_V, i32 %data_in_row_4_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 274 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 44 <SV = 43> <Delay = 2.18>
ST_44 : Operation 275 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_4_data_0_V, i32 %data_in_row_4_data_1_V, i32 %data_in_row_4_data_2_V, i32 %data_in_row_4_data_3_V, i32 %data_in_row_4_data_4_V, i32 %data_in_row_4_data_5_V, i32 %data_in_row_4_data_6_V, i32 %data_in_row_4_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 275 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 45 <SV = 44> <Delay = 2.18>
ST_45 : Operation 276 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_5_data_0_V, i32 %data_in_row_5_data_1_V, i32 %data_in_row_5_data_2_V, i32 %data_in_row_5_data_3_V, i32 %data_in_row_5_data_4_V, i32 %data_in_row_5_data_5_V, i32 %data_in_row_5_data_6_V, i32 %data_in_row_5_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 276 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 46 <SV = 45> <Delay = 2.18>
ST_46 : Operation 277 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_5_data_0_V, i32 %data_in_row_5_data_1_V, i32 %data_in_row_5_data_2_V, i32 %data_in_row_5_data_3_V, i32 %data_in_row_5_data_4_V, i32 %data_in_row_5_data_5_V, i32 %data_in_row_5_data_6_V, i32 %data_in_row_5_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 277 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 47 <SV = 46> <Delay = 2.18>
ST_47 : Operation 278 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_6_data_0_V, i32 %data_in_row_6_data_1_V, i32 %data_in_row_6_data_2_V, i32 %data_in_row_6_data_3_V, i32 %data_in_row_6_data_4_V, i32 %data_in_row_6_data_5_V, i32 %data_in_row_6_data_6_V, i32 %data_in_row_6_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 278 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 48 <SV = 47> <Delay = 2.18>
ST_48 : Operation 279 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_6_data_0_V, i32 %data_in_row_6_data_1_V, i32 %data_in_row_6_data_2_V, i32 %data_in_row_6_data_3_V, i32 %data_in_row_6_data_4_V, i32 %data_in_row_6_data_5_V, i32 %data_in_row_6_data_6_V, i32 %data_in_row_6_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 279 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 49 <SV = 48> <Delay = 2.18>
ST_49 : Operation 280 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_7_data_0_V, i32 %data_in_row_7_data_1_V, i32 %data_in_row_7_data_2_V, i32 %data_in_row_7_data_3_V, i32 %data_in_row_7_data_4_V, i32 %data_in_row_7_data_5_V, i32 %data_in_row_7_data_6_V, i32 %data_in_row_7_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 280 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 50 <SV = 49> <Delay = 2.18>
ST_50 : Operation 281 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_7_data_0_V, i32 %data_in_row_7_data_1_V, i32 %data_in_row_7_data_2_V, i32 %data_in_row_7_data_3_V, i32 %data_in_row_7_data_4_V, i32 %data_in_row_7_data_5_V, i32 %data_in_row_7_data_6_V, i32 %data_in_row_7_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 281 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 51 <SV = 50> <Delay = 2.18>
ST_51 : Operation 282 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_8_data_0_V, i32 %data_in_row_8_data_1_V, i32 %data_in_row_8_data_2_V, i32 %data_in_row_8_data_3_V, i32 %data_in_row_8_data_4_V, i32 %data_in_row_8_data_5_V, i32 %data_in_row_8_data_6_V, i32 %data_in_row_8_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 282 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 52 <SV = 51> <Delay = 2.18>
ST_52 : Operation 283 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_8_data_0_V, i32 %data_in_row_8_data_1_V, i32 %data_in_row_8_data_2_V, i32 %data_in_row_8_data_3_V, i32 %data_in_row_8_data_4_V, i32 %data_in_row_8_data_5_V, i32 %data_in_row_8_data_6_V, i32 %data_in_row_8_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 283 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 53 <SV = 52> <Delay = 2.18>
ST_53 : Operation 284 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_9_data_0_V, i32 %data_in_row_9_data_1_V, i32 %data_in_row_9_data_2_V, i32 %data_in_row_9_data_3_V, i32 %data_in_row_9_data_4_V, i32 %data_in_row_9_data_5_V, i32 %data_in_row_9_data_6_V, i32 %data_in_row_9_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 284 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 54 <SV = 53> <Delay = 2.18>
ST_54 : Operation 285 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_9_data_0_V, i32 %data_in_row_9_data_1_V, i32 %data_in_row_9_data_2_V, i32 %data_in_row_9_data_3_V, i32 %data_in_row_9_data_4_V, i32 %data_in_row_9_data_5_V, i32 %data_in_row_9_data_6_V, i32 %data_in_row_9_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 285 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 55 <SV = 54> <Delay = 2.18>
ST_55 : Operation 286 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_10_data_0_V, i32 %data_in_row_10_data_1_V, i32 %data_in_row_10_data_2_V, i32 %data_in_row_10_data_3_V, i32 %data_in_row_10_data_4_V, i32 %data_in_row_10_data_5_V, i32 %data_in_row_10_data_6_V, i32 %data_in_row_10_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 286 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 56 <SV = 55> <Delay = 2.18>
ST_56 : Operation 287 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_10_data_0_V, i32 %data_in_row_10_data_1_V, i32 %data_in_row_10_data_2_V, i32 %data_in_row_10_data_3_V, i32 %data_in_row_10_data_4_V, i32 %data_in_row_10_data_5_V, i32 %data_in_row_10_data_6_V, i32 %data_in_row_10_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 287 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 57 <SV = 56> <Delay = 2.18>
ST_57 : Operation 288 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_11_data_0_V, i32 %data_in_row_11_data_1_V, i32 %data_in_row_11_data_2_V, i32 %data_in_row_11_data_3_V, i32 %data_in_row_11_data_4_V, i32 %data_in_row_11_data_5_V, i32 %data_in_row_11_data_6_V, i32 %data_in_row_11_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 288 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 58 <SV = 57> <Delay = 2.18>
ST_58 : Operation 289 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_11_data_0_V, i32 %data_in_row_11_data_1_V, i32 %data_in_row_11_data_2_V, i32 %data_in_row_11_data_3_V, i32 %data_in_row_11_data_4_V, i32 %data_in_row_11_data_5_V, i32 %data_in_row_11_data_6_V, i32 %data_in_row_11_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 289 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 59 <SV = 58> <Delay = 2.18>
ST_59 : Operation 290 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_12_data_0_V, i32 %data_in_row_12_data_1_V, i32 %data_in_row_12_data_2_V, i32 %data_in_row_12_data_3_V, i32 %data_in_row_12_data_4_V, i32 %data_in_row_12_data_5_V, i32 %data_in_row_12_data_6_V, i32 %data_in_row_12_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 290 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 60 <SV = 59> <Delay = 2.18>
ST_60 : Operation 291 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_12_data_0_V, i32 %data_in_row_12_data_1_V, i32 %data_in_row_12_data_2_V, i32 %data_in_row_12_data_3_V, i32 %data_in_row_12_data_4_V, i32 %data_in_row_12_data_5_V, i32 %data_in_row_12_data_6_V, i32 %data_in_row_12_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 291 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 61 <SV = 60> <Delay = 2.18>
ST_61 : Operation 292 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_13_data_0_V, i32 %data_in_row_13_data_1_V, i32 %data_in_row_13_data_2_V, i32 %data_in_row_13_data_3_V, i32 %data_in_row_13_data_4_V, i32 %data_in_row_13_data_5_V, i32 %data_in_row_13_data_6_V, i32 %data_in_row_13_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 292 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 62 <SV = 61> <Delay = 2.18>
ST_62 : Operation 293 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_13_data_0_V, i32 %data_in_row_13_data_1_V, i32 %data_in_row_13_data_2_V, i32 %data_in_row_13_data_3_V, i32 %data_in_row_13_data_4_V, i32 %data_in_row_13_data_5_V, i32 %data_in_row_13_data_6_V, i32 %data_in_row_13_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 293 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 63 <SV = 62> <Delay = 2.18>
ST_63 : Operation 294 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_14_data_0_V, i32 %data_in_row_14_data_1_V, i32 %data_in_row_14_data_2_V, i32 %data_in_row_14_data_3_V, i32 %data_in_row_14_data_4_V, i32 %data_in_row_14_data_5_V, i32 %data_in_row_14_data_6_V, i32 %data_in_row_14_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 294 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 64 <SV = 63> <Delay = 2.18>
ST_64 : Operation 295 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_14_data_0_V, i32 %data_in_row_14_data_1_V, i32 %data_in_row_14_data_2_V, i32 %data_in_row_14_data_3_V, i32 %data_in_row_14_data_4_V, i32 %data_in_row_14_data_5_V, i32 %data_in_row_14_data_6_V, i32 %data_in_row_14_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 295 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 65 <SV = 64> <Delay = 2.18>
ST_65 : Operation 296 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_15_data_0_V, i32 %data_in_row_15_data_1_V, i32 %data_in_row_15_data_2_V, i32 %data_in_row_15_data_3_V, i32 %data_in_row_15_data_4_V, i32 %data_in_row_15_data_5_V, i32 %data_in_row_15_data_6_V, i32 %data_in_row_15_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 296 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 66 <SV = 65> <Delay = 2.18>
ST_66 : Operation 297 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str81)" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 297 'specregionbegin' 'tmp' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str23) nounwind" [firmware/nnet_utils/nnet_image_stream.h:55]   --->   Operation 298 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 299 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %resized_V_data_0_V, i32* %resized_V_data_1_V, i32* %resized_V_data_2_V, i32* %resized_V_data_3_V, i32* %resized_V_data_4_V, i32* %resized_V_data_5_V, i32* %resized_V_data_6_V, i32* %resized_V_data_7_V, i32 %data_in_row_15_data_0_V, i32 %data_in_row_15_data_1_V, i32 %data_in_row_15_data_2_V, i32 %data_in_row_15_data_3_V, i32 %data_in_row_15_data_4_V, i32 %data_in_row_15_data_5_V, i32 %data_in_row_15_data_6_V, i32 %data_in_row_15_data_7_V)" [firmware/nnet_utils/nnet_image_stream.h:83]   --->   Operation 299 'write' <Predicate = (!icmp_ln54)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_66 : Operation 300 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str81, i32 %tmp)" [firmware/nnet_utils/nnet_image_stream.h:94]   --->   Operation 300 'specregionend' 'empty_89' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_66 : Operation 301 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:54]   --->   Operation 301 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 67 <SV = 2> <Delay = 0.00>
ST_67 : Operation 302 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_image_stream.h:95]   --->   Operation 302 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', firmware/nnet_utils/nnet_image_stream.h:54) [35]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', firmware/nnet_utils/nnet_image_stream.h:54) [35]  (0 ns)
	'add' operation ('h', firmware/nnet_utils/nnet_image_stream.h:54) [38]  (1.78 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [43]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [187]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [188]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [52]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [189]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [190]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [61]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [191]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [192]  (2.19 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [70]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [193]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [194]  (2.19 ns)

 <State 11>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [79]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [195]  (2.19 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [196]  (2.19 ns)

 <State 13>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [88]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [197]  (2.19 ns)

 <State 14>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [198]  (2.19 ns)

 <State 15>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [97]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [199]  (2.19 ns)

 <State 16>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [200]  (2.19 ns)

 <State 17>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [106]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [201]  (2.19 ns)

 <State 18>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [202]  (2.19 ns)

 <State 19>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [115]  (2.19 ns)
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [203]  (2.19 ns)

 <State 20>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [124]  (2.19 ns)

 <State 21>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [133]  (2.19 ns)

 <State 22>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [142]  (2.19 ns)

 <State 23>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [151]  (2.19 ns)

 <State 24>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [160]  (2.19 ns)

 <State 25>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [169]  (2.19 ns)

 <State 26>: 2.19ns
The critical path consists of the following:
	fifo read on port 'image_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:63) [178]  (2.19 ns)

 <State 27>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [211]  (2.19 ns)

 <State 28>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [212]  (2.19 ns)

 <State 29>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [213]  (2.19 ns)

 <State 30>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [214]  (2.19 ns)

 <State 31>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [215]  (2.19 ns)

 <State 32>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [216]  (2.19 ns)

 <State 33>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [217]  (2.19 ns)

 <State 34>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [218]  (2.19 ns)

 <State 35>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [219]  (2.19 ns)

 <State 36>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [220]  (2.19 ns)

 <State 37>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [221]  (2.19 ns)

 <State 38>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [222]  (2.19 ns)

 <State 39>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [223]  (2.19 ns)

 <State 40>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [224]  (2.19 ns)

 <State 41>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [225]  (2.19 ns)

 <State 42>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [226]  (2.19 ns)

 <State 43>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [227]  (2.19 ns)

 <State 44>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [228]  (2.19 ns)

 <State 45>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [229]  (2.19 ns)

 <State 46>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [230]  (2.19 ns)

 <State 47>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [231]  (2.19 ns)

 <State 48>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [232]  (2.19 ns)

 <State 49>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [233]  (2.19 ns)

 <State 50>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [234]  (2.19 ns)

 <State 51>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [235]  (2.19 ns)

 <State 52>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [236]  (2.19 ns)

 <State 53>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [237]  (2.19 ns)

 <State 54>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [238]  (2.19 ns)

 <State 55>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [239]  (2.19 ns)

 <State 56>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [240]  (2.19 ns)

 <State 57>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [241]  (2.19 ns)

 <State 58>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [242]  (2.19 ns)

 <State 59>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [243]  (2.19 ns)

 <State 60>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [244]  (2.19 ns)

 <State 61>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [245]  (2.19 ns)

 <State 62>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [246]  (2.19 ns)

 <State 63>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [247]  (2.19 ns)

 <State 64>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [248]  (2.19 ns)

 <State 65>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [249]  (2.19 ns)

 <State 66>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_data_0_V' (firmware/nnet_utils/nnet_image_stream.h:83) [250]  (2.19 ns)

 <State 67>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
