Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 03:10:05 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Channel/post_route_timing.rpt
| Design       : Channel
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
fifo_mult/rp_reg[0]/C          vec_val_rd_en_reg_reg/D        7.899         
mult_wr_en_reg/C               fifo_mult/wp_reg[0]/D          8.051         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_6_11/RAMA/WE
                                                              8.254         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_6_11/RAMA_D1/WE
                                                              8.254         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_6_11/RAMB/WE
                                                              8.254         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_6_11/RAMB_D1/WE
                                                              8.254         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_6_11/RAMC/WE
                                                              8.254         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_6_11/RAMC_D1/WE
                                                              8.254         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_6_11/RAMD/WE
                                                              8.254         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_6_11/RAMD_D1/WE
                                                              8.254         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[7]/D    8.324         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[9]/D    8.336         
fifo_mult/rp_reg[2]/C          fifo_mult/gb_reg/D             8.344         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[6]/D    8.350         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[8]/D    8.359         
fifo_mult/rp_reg[2]/C          fifo_mult/u0/out_a_reg[11]/D   8.402         
fifo_mult/rp_reg[2]/C          fifo_mult/u0/out_a_reg[10]/D   8.412         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[13]/D   8.440         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[15]/D   8.452         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[12]/D   8.466         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[14]/D   8.475         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_12_15/RAMA/WE
                                                              8.478         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_12_15/RAMA_D1/WE
                                                              8.478         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_12_15/RAMB/WE
                                                              8.478         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_12_15/RAMB_D1/WE
                                                              8.478         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_12_15/RAMC/WE
                                                              8.478         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_12_15/RAMC_D1/WE
                                                              8.478         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_12_15/RAMD/WE
                                                              8.478         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_12_15/RAMD_D1/WE
                                                              8.478         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[1]/D    8.563         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[5]/D    8.573         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[3]/D    8.575         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_0_5/RAMA/WE
                                                              8.585         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_0_5/RAMA_D1/WE
                                                              8.585         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_0_5/RAMB/WE
                                                              8.585         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_0_5/RAMB_D1/WE
                                                              8.585         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_0_5/RAMC/WE
                                                              8.585         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_0_5/RAMC_D1/WE
                                                              8.585         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_0_5/RAMD/WE
                                                              8.585         
mult_wr_en_reg/C               fifo_mult/u0/ram_reg_0_7_0_5/RAMD_D1/WE
                                                              8.585         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[0]/D    8.589         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[4]/D    8.597         
fifo_mult/rp_reg[0]/C          fifo_mult/u0/out_a_reg[2]/D    8.598         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMA/WADR0
                                                              8.646         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMA_D1/WADR0
                                                              8.646         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMB/WADR0
                                                              8.646         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMB_D1/WADR0
                                                              8.646         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMC/WADR0
                                                              8.646         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMC_D1/WADR0
                                                              8.646         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMD/ADR0
                                                              8.646         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMD_D1/ADR0
                                                              8.646         
fifo_mult/wp_reg[2]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMA/WADR2
                                                              8.666         
fifo_mult/wp_reg[2]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMA_D1/WADR2
                                                              8.666         
fifo_mult/wp_reg[2]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMB/WADR2
                                                              8.666         
fifo_mult/wp_reg[2]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMB_D1/WADR2
                                                              8.666         
fifo_mult/wp_reg[2]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMC/WADR2
                                                              8.666         
fifo_mult/wp_reg[2]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMC_D1/WADR2
                                                              8.666         
fifo_mult/wp_reg[2]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMD/ADR2
                                                              8.666         
fifo_mult/wp_reg[2]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMD_D1/ADR2
                                                              8.666         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMA/WADR1
                                                              8.667         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMA_D1/WADR1
                                                              8.667         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMB/WADR1
                                                              8.667         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMB_D1/WADR1
                                                              8.667         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMC/WADR1
                                                              8.667         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMC_D1/WADR1
                                                              8.667         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMD/ADR1
                                                              8.667         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMD_D1/ADR1
                                                              8.667         
vec_val_rd_en_reg_reg/C        mult_reg[15]/CE                8.709         
fifo_mult/rp_reg[0]/C          fifo_mult/rp_reg[1]/D          8.714         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_0_5/RAMA/WADR1
                                                              8.731         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_0_5/RAMA_D1/WADR1
                                                              8.731         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_0_5/RAMB/WADR1
                                                              8.731         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_0_5/RAMB_D1/WADR1
                                                              8.731         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_0_5/RAMC/WADR1
                                                              8.731         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_0_5/RAMC_D1/WADR1
                                                              8.731         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_0_5/RAMD/ADR1
                                                              8.731         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_0_5/RAMD_D1/ADR1
                                                              8.731         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMA/WADR1
                                                              8.739         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMA_D1/WADR1
                                                              8.739         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMB/WADR1
                                                              8.739         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMB_D1/WADR1
                                                              8.739         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMC/WADR1
                                                              8.739         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMC_D1/WADR1
                                                              8.739         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMD/ADR1
                                                              8.739         
fifo_mult/wp_reg[1]/C          fifo_mult/u0/ram_reg_0_7_12_15/RAMD_D1/ADR1
                                                              8.739         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMA/WADR0
                                                              8.740         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMA_D1/WADR0
                                                              8.740         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMB/WADR0
                                                              8.740         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMB_D1/WADR0
                                                              8.740         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMC/WADR0
                                                              8.740         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMC_D1/WADR0
                                                              8.740         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMD/ADR0
                                                              8.740         
fifo_mult/wp_reg[0]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMD_D1/ADR0
                                                              8.740         
vec_val_rd_en_reg_reg/C        mult_reg[0]/CE                 8.744         
vec_val_rd_en_reg_reg/C        mult_reg[1]/CE                 8.744         
vec_val_rd_en_reg_reg/C        mult_reg[2]/CE                 8.744         
fifo_mult/rp_reg[0]/C          fifo_mult/rp_reg[2]/D          8.748         
mult_wr_en_reg/C               fifo_mult/wp_reg[1]/D          8.762         
mult_wr_en_reg/C               fifo_mult/wp_reg[2]/D          8.782         
fifo_mult/wp_reg[2]/C          fifo_mult/u0/ram_reg_0_7_6_11/RAMA/WADR2
                                                              8.793         



