module counter(
	input clk,
	
	output[4:0] tim
);

reg[4:0] r_tim;
reg[4:0] n_tim;

always@(posedge clk)begin
	r_tim <= n_tim;
end

always@(*)begin
	if(r_tim>=19) n_tim = 0;
	else n_tim = r_tim + 1;
end

assign tim = n_tim;

endmodule
