This is a course project, a basic implementation of RISC-V Arch. with 5-stages pipeline structure. Verilog source code and assembly test code are included. 

