// Seed: 3452183794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40
);
  inout wire id_40;
  input wire id_39;
  input wire id_38;
  input wire id_37;
  output wire id_36;
  input wire id_35;
  input wire id_34;
  input wire id_33;
  output wire id_32;
  output wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  assign module_1.id_10 = 0;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout tri0 id_1;
  parameter id_41 = -1'h0;
  assign id_3 = id_8.sum;
  assign id_1 = -1 != 1'b0 + 1'h0;
endmodule
module module_1 #(
    parameter id_12 = 32'd62,
    parameter id_17 = 32'd62,
    parameter id_4  = 32'd83,
    parameter id_9  = 32'd41
) (
    output uwire id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3,
    output uwire _id_4,
    input supply0 id_5,
    input wire id_6,
    output supply1 id_7,
    input tri id_8,
    output tri _id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wor _id_12,
    output tri1 id_13,
    input uwire id_14,
    input wire id_15,
    input tri1 id_16,
    input tri1 _id_17,
    output tri1 id_18,
    output tri id_19,
    input tri0 id_20,
    input supply0 id_21,
    input wand id_22
);
  logic [id_4 : id_12] id_24 = -1;
  logic [id_17 : id_9] id_25;
  ;
  module_0 modCall_1 (
      id_24,
      id_25,
      id_25,
      id_25,
      id_24,
      id_24,
      id_25,
      id_24,
      id_24,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_24,
      id_24,
      id_25,
      id_25,
      id_25,
      id_25,
      id_24,
      id_24,
      id_25,
      id_25,
      id_25,
      id_25,
      id_24,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_24,
      id_25,
      id_24,
      id_24,
      id_25,
      id_24,
      id_24
  );
endmodule
