
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_UK8NHF in circuit pmos_second_stage (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_2XUZHN in circuit pmos_second_stage (0)(4 instances)

Class pmos_second_stage (0):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: pmos_second_stage               |Circuit 2: pmos_second_stage               
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (8->2)             |sky130_fd_pr__pfet_01v8 (8->2)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 3                          |Number of nets: 3                          
---------------------------------------------------------------------------------------
Netlists match uniquely with property errors.
sky130_fd_pr__pfet_01v8_2XUZHN_0/sky130_fd_pr__pfet_01v8:0 vs. sky130_fd_pr__pfet_01v8:M1:
 l circuit1: 0.15   circuit2: 10   (delta=194%, cutoff=1%)

Subcircuit pins:
Circuit 1: pmos_second_stage               |Circuit 2: pmos_second_stage               
-------------------------------------------|-------------------------------------------
D                                          |D                                          
G                                          |G                                          
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_second_stage and pmos_second_stage are equivalent.

Final result: Circuits match uniquely.
Property errors were found.

The following cells had property errors:
 pmos_second_stage
