// Seed: 1641363117
module module_0 ();
  genvar id_1;
  assign id_1 = id_1;
  initial id_1 <= id_1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  uwire id_3,
    output wor   id_4,
    output wor   id_5,
    output tri   id_6
);
  assign id_6 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output tri id_1
    , id_62,
    output wor id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wire id_6,
    input supply1 id_7,
    input uwire id_8,
    input wor id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12,
    input tri1 id_13,
    output supply1 id_14,
    output wand id_15,
    input wor id_16,
    input tri1 id_17,
    input uwire id_18,
    output supply1 id_19,
    input wor id_20,
    output tri id_21,
    output tri0 id_22,
    input uwire id_23,
    input wor id_24,
    input uwire id_25,
    input wire id_26,
    input tri id_27,
    input wand id_28,
    output tri0 id_29,
    output wand id_30,
    input tri1 id_31,
    input wand id_32,
    input tri0 id_33,
    input tri0 id_34,
    input supply0 id_35,
    input tri1 id_36,
    output supply1 id_37
    , id_63,
    input wor id_38,
    input tri id_39,
    input supply0 id_40,
    input wand id_41,
    output wor id_42,
    output tri id_43,
    input uwire id_44
    , id_64,
    output supply0 id_45,
    input supply0 id_46,
    output supply1 id_47,
    input supply0 id_48,
    output tri1 id_49,
    input supply1 id_50,
    input tri1 id_51,
    output uwire id_52,
    input supply1 id_53,
    input tri0 id_54,
    input supply0 id_55,
    input wire id_56,
    input tri1 id_57,
    output wand id_58,
    input uwire id_59,
    input wor id_60
);
  assign id_43 = 1;
  module_0 modCall_1 ();
  assign id_2 = id_0;
endmodule
