Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 10:35:23 2025
| Host         : LaithLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  80          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (185)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 80 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (185)
--------------------------------------------------
 There are 185 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  186          inf        0.000                      0                  186           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U00/output_bit_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.375ns  (logic 1.580ns (21.426%)  route 5.795ns (78.574%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RST_IBUF_inst/O
                         net (fo=46, routed)          5.137     6.593    U00/RST_IBUF
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  U00/output_bit_i_1/O
                         net (fo=1, routed)           0.658     7.375    U00/output_bit1_out
    SLICE_X1Y113         FDRE                                         r  U00/output_bit_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U01/clkcounter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 1.580ns (21.431%)  route 5.793ns (78.569%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=46, routed)          5.127     6.583    U01/SR[0]
    SLICE_X5Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.707 r  U01/clkcounter[0]_i_1/O
                         net (fo=14, routed)          0.666     7.373    U01/clkcounter[0]_i_1_n_0
    SLICE_X4Y115         FDRE                                         r  U01/clkcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U01/clkcounter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 1.580ns (21.431%)  route 5.793ns (78.569%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=46, routed)          5.127     6.583    U01/SR[0]
    SLICE_X5Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.707 r  U01/clkcounter[0]_i_1/O
                         net (fo=14, routed)          0.666     7.373    U01/clkcounter[0]_i_1_n_0
    SLICE_X4Y115         FDRE                                         r  U01/clkcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U01/clkcounter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 1.580ns (21.431%)  route 5.793ns (78.569%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=46, routed)          5.127     6.583    U01/SR[0]
    SLICE_X5Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.707 r  U01/clkcounter[0]_i_1/O
                         net (fo=14, routed)          0.666     7.373    U01/clkcounter[0]_i_1_n_0
    SLICE_X4Y115         FDRE                                         r  U01/clkcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U01/clkcounter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 1.580ns (21.431%)  route 5.793ns (78.569%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=46, routed)          5.127     6.583    U01/SR[0]
    SLICE_X5Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.707 r  U01/clkcounter[0]_i_1/O
                         net (fo=14, routed)          0.666     7.373    U01/clkcounter[0]_i_1_n_0
    SLICE_X4Y115         FDRE                                         r  U01/clkcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U00/clkcounter_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.322ns  (logic 1.580ns (21.581%)  route 5.742ns (78.419%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=46, routed)          4.820     6.276    U00/RST_IBUF
    SLICE_X6Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  U00/clkcounter[0]_i_1__0/O
                         net (fo=14, routed)          0.922     7.322    U00/clkcounter[0]_i_1__0_n_0
    SLICE_X7Y115         FDRE                                         r  U00/clkcounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U00/clkcounter_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.322ns  (logic 1.580ns (21.581%)  route 5.742ns (78.419%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=46, routed)          4.820     6.276    U00/RST_IBUF
    SLICE_X6Y113         LUT2 (Prop_lut2_I0_O)        0.124     6.400 r  U00/clkcounter[0]_i_1__0/O
                         net (fo=14, routed)          0.922     7.322    U00/clkcounter[0]_i_1__0_n_0
    SLICE_X7Y115         FDRE                                         r  U00/clkcounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U01/clkcounter_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.310ns  (logic 1.580ns (21.616%)  route 5.730ns (78.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=46, routed)          5.127     6.583    U01/SR[0]
    SLICE_X5Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.707 r  U01/clkcounter[0]_i_1/O
                         net (fo=14, routed)          0.603     7.310    U01/clkcounter[0]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  U01/clkcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U01/clkcounter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.310ns  (logic 1.580ns (21.616%)  route 5.730ns (78.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=46, routed)          5.127     6.583    U01/SR[0]
    SLICE_X5Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.707 r  U01/clkcounter[0]_i_1/O
                         net (fo=14, routed)          0.603     7.310    U01/clkcounter[0]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  U01/clkcounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U01/clkcounter_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.310ns  (logic 1.580ns (21.616%)  route 5.730ns (78.384%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RST_IBUF_inst/O
                         net (fo=46, routed)          5.127     6.583    U01/SR[0]
    SLICE_X5Y118         LUT2 (Prop_lut2_I0_O)        0.124     6.707 r  U01/clkcounter[0]_i_1/O
                         net (fo=14, routed)          0.603     7.310    U01/clkcounter[0]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  U01/clkcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U01/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U01/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE                         0.000     0.000 r  U01/FSM_onehot_next_state_reg[3]/C
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U01/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.114     0.242    U01/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X5Y118         FDRE                                         r  U01/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U01/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            U01/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDSE                         0.000     0.000 r  U01/FSM_onehot_next_state_reg[0]/C
    SLICE_X3Y118         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  U01/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    U01/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X2Y117         FDRE                                         r  U01/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U01/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U01/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE                         0.000     0.000 r  U01/FSM_onehot_next_state_reg[1]/C
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U01/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    U01/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X5Y118         FDRE                                         r  U01/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U00/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U00/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE                         0.000     0.000 r  U00/FSM_onehot_next_state_reg[2]/C
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U00/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.119     0.260    U00/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X0Y112         FDRE                                         r  U00/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U01/data_input_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U01/final_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE                         0.000     0.000 r  U01/data_input_reg[3]/C
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U01/data_input_reg[3]/Q
                         net (fo=2, routed)           0.121     0.262    U01/data_input[3]
    SLICE_X1Y115         FDRE                                         r  U01/final_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U01/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U01/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE                         0.000     0.000 r  U01/FSM_onehot_state_reg[2]/C
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U01/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.122     0.263    U01/FSM_onehot_state_reg_n_0_[2]
    SLICE_X5Y117         FDRE                                         r  U01/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U01/data_input_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U01/final_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE                         0.000     0.000 r  U01/data_input_reg[6]/C
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U01/data_input_reg[6]/Q
                         net (fo=2, routed)           0.111     0.275    U01/data_input[6]
    SLICE_X1Y115         FDRE                                         r  U01/final_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U00/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U00/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.668%)  route 0.149ns (51.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE                         0.000     0.000 r  U00/FSM_onehot_state_reg[3]/C
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U00/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.149     0.290    U00/FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y114         FDSE                                         r  U00/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U01/data_input_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U01/final_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.511%)  route 0.162ns (53.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE                         0.000     0.000 r  U01/data_input_reg[0]/C
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U01/data_input_reg[0]/Q
                         net (fo=2, routed)           0.162     0.303    U01/data_input[0]
    SLICE_X3Y115         FDRE                                         r  U01/final_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U01/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U01/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE                         0.000     0.000 r  U01/FSM_onehot_state_reg[0]/C
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U01/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.094     0.258    U01/FSM_onehot_state_reg_n_0_[0]
    SLICE_X3Y117         LUT5 (Prop_lut5_I2_O)        0.045     0.303 r  U01/received_i_1/O
                         net (fo=1, routed)           0.000     0.303    U01/received_i_1_n_0
    SLICE_X3Y117         FDRE                                         r  U01/received_reg/D
  -------------------------------------------------------------------    -------------------





