{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 31 22:38:51 2017 " "Info: Processing started: Sun Dec 31 22:38:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off xzqofwb -c xzqofwb --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xzqofwb -c xzqofwb --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "x_out\[0\]\$latch " "Warning: Node \"x_out\[0\]\$latch\" is a latch" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "x_out\[1\]\$latch " "Warning: Node \"x_out\[1\]\$latch\" is a latch" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "x_out\[2\]\$latch " "Warning: Node \"x_out\[2\]\$latch\" is a latch" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "x_out\[3\]\$latch " "Warning: Node \"x_out\[3\]\$latch\" is a latch" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "x_out\[4\]\$latch " "Warning: Node \"x_out\[4\]\$latch\" is a latch" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "x_out\[5\]\$latch " "Warning: Node \"x_out\[5\]\$latch\" is a latch" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "x_out\[6\]\$latch " "Warning: Node \"x_out\[6\]\$latch\" is a latch" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "x_out\[7\]\$latch " "Warning: Node \"x_out\[7\]\$latch\" is a latch" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[1\] " "Info: Assuming node \"madd\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[0\] " "Info: Assuming node \"madd\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[13\] " "Info: Assuming node \"madd\[13\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[3\] " "Info: Assuming node \"madd\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[6\] " "Info: Assuming node \"madd\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[23\] " "Info: Assuming node \"madd\[23\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[30\] " "Info: Assuming node \"madd\[30\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[9\] " "Info: Assuming node \"madd\[9\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[29\] " "Info: Assuming node \"madd\[29\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[17\] " "Info: Assuming node \"madd\[17\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[5\] " "Info: Assuming node \"madd\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[18\] " "Info: Assuming node \"madd\[18\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[12\] " "Info: Assuming node \"madd\[12\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[24\] " "Info: Assuming node \"madd\[24\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[8\] " "Info: Assuming node \"madd\[8\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[4\] " "Info: Assuming node \"madd\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[25\] " "Info: Assuming node \"madd\[25\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[26\] " "Info: Assuming node \"madd\[26\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[15\] " "Info: Assuming node \"madd\[15\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[16\] " "Info: Assuming node \"madd\[16\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[31\] " "Info: Assuming node \"madd\[31\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[2\] " "Info: Assuming node \"madd\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[11\] " "Info: Assuming node \"madd\[11\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[20\] " "Info: Assuming node \"madd\[20\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[27\] " "Info: Assuming node \"madd\[27\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[7\] " "Info: Assuming node \"madd\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[28\] " "Info: Assuming node \"madd\[28\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[14\] " "Info: Assuming node \"madd\[14\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[21\] " "Info: Assuming node \"madd\[21\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[10\] " "Info: Assuming node \"madd\[10\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[19\] " "Info: Assuming node \"madd\[19\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "madd\[22\] " "Info: Assuming node \"madd\[22\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "x_out\[7\]~17 " "Info: Detected gated clock \"x_out\[7\]~17\" as buffer" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "x_out\[7\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~8 " "Info: Detected gated clock \"Equal0~8\" as buffer" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~7 " "Info: Detected gated clock \"Equal0~7\" as buffer" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~6 " "Info: Detected gated clock \"Equal0~6\" as buffer" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~5 " "Info: Detected gated clock \"Equal0~5\" as buffer" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~3 " "Info: Detected gated clock \"Equal0~3\" as buffer" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "x_out\[2\]\$latch madd\[14\] madd\[1\] 10.240 ns register " "Info: tsu for register \"x_out\[2\]\$latch\" (data pin = \"madd\[14\]\", clock pin = \"madd\[1\]\") is 10.240 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.834 ns + Longest pin register " "Info: + Longest pin to register delay is 17.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns madd\[14\] 1 CLK PIN_176 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_176; Fanout = 1; CLK Node = 'madd\[14\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { madd[14] } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.871 ns) + CELL(0.590 ns) 5.930 ns Equal0~5 2 COMB LC_X1_Y19_N2 1 " "Info: 2: + IC(3.871 ns) + CELL(0.590 ns) = 5.930 ns; Loc. = LC_X1_Y19_N2; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { madd[14] Equal0~5 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.442 ns) 8.353 ns Equal0~9 3 COMB LC_X1_Y9_N7 2 " "Info: 3: + IC(1.981 ns) + CELL(0.442 ns) = 8.353 ns; Loc. = LC_X1_Y9_N7; Fanout = 2; COMB Node = 'Equal0~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { Equal0~5 Equal0~9 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 9.094 ns Equal0~10 4 COMB LC_X1_Y9_N8 16 " "Info: 4: + IC(0.449 ns) + CELL(0.292 ns) = 9.094 ns; Loc. = LC_X1_Y9_N8; Fanout = 16; COMB Node = 'Equal0~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Equal0~9 Equal0~10 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.932 ns) + CELL(0.292 ns) 14.318 ns x_out\[2\]~22 5 COMB LC_X28_Y20_N9 1 " "Info: 5: + IC(4.932 ns) + CELL(0.292 ns) = 14.318 ns; Loc. = LC_X28_Y20_N9; Fanout = 1; COMB Node = 'x_out\[2\]~22'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { Equal0~10 x_out[2]~22 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(0.114 ns) 16.812 ns x_out\[2\]~23 6 COMB LC_X25_Y10_N2 1 " "Info: 6: + IC(2.380 ns) + CELL(0.114 ns) = 16.812 ns; Loc. = LC_X25_Y10_N2; Fanout = 1; COMB Node = 'x_out\[2\]~23'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { x_out[2]~22 x_out[2]~23 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.590 ns) 17.834 ns x_out\[2\]\$latch 7 REG LC_X25_Y10_N0 1 " "Info: 7: + IC(0.432 ns) + CELL(0.590 ns) = 17.834 ns; Loc. = LC_X25_Y10_N0; Fanout = 1; REG Node = 'x_out\[2\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { x_out[2]~23 x_out[2]$latch } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.789 ns ( 21.25 % ) " "Info: Total cell delay = 3.789 ns ( 21.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.045 ns ( 78.75 % ) " "Info: Total interconnect delay = 14.045 ns ( 78.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.834 ns" { madd[14] Equal0~5 Equal0~9 Equal0~10 x_out[2]~22 x_out[2]~23 x_out[2]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "17.834 ns" { madd[14] {} madd[14]~out0 {} Equal0~5 {} Equal0~9 {} Equal0~10 {} x_out[2]~22 {} x_out[2]~23 {} x_out[2]$latch {} } { 0.000ns 0.000ns 3.871ns 1.981ns 0.449ns 4.932ns 2.380ns 0.432ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.292ns 0.292ns 0.114ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.829 ns + " "Info: + Micro setup delay of destination is 0.829 ns" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "madd\[1\] destination 8.423 ns - Shortest register " "Info: - Shortest clock path from clock \"madd\[1\]\" to destination register is 8.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns madd\[1\] 1 CLK PIN_67 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_67; Fanout = 2; CLK Node = 'madd\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { madd[1] } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.436 ns) + CELL(0.114 ns) 4.025 ns x_out\[7\]~17 2 COMB LC_X8_Y10_N6 8 " "Info: 2: + IC(2.436 ns) + CELL(0.114 ns) = 4.025 ns; Loc. = LC_X8_Y10_N6; Fanout = 8; COMB Node = 'x_out\[7\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { madd[1] x_out[7]~17 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.106 ns) + CELL(0.292 ns) 8.423 ns x_out\[2\]\$latch 3 REG LC_X25_Y10_N0 1 " "Info: 3: + IC(4.106 ns) + CELL(0.292 ns) = 8.423 ns; Loc. = LC_X25_Y10_N0; Fanout = 1; REG Node = 'x_out\[2\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.398 ns" { x_out[7]~17 x_out[2]$latch } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 22.33 % ) " "Info: Total cell delay = 1.881 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.542 ns ( 77.67 % ) " "Info: Total interconnect delay = 6.542 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.423 ns" { madd[1] x_out[7]~17 x_out[2]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.423 ns" { madd[1] {} madd[1]~out0 {} x_out[7]~17 {} x_out[2]$latch {} } { 0.000ns 0.000ns 2.436ns 4.106ns } { 0.000ns 1.475ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.834 ns" { madd[14] Equal0~5 Equal0~9 Equal0~10 x_out[2]~22 x_out[2]~23 x_out[2]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "17.834 ns" { madd[14] {} madd[14]~out0 {} Equal0~5 {} Equal0~9 {} Equal0~10 {} x_out[2]~22 {} x_out[2]~23 {} x_out[2]$latch {} } { 0.000ns 0.000ns 3.871ns 1.981ns 0.449ns 4.932ns 2.380ns 0.432ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.292ns 0.292ns 0.114ns 0.590ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.423 ns" { madd[1] x_out[7]~17 x_out[2]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.423 ns" { madd[1] {} madd[1]~out0 {} x_out[7]~17 {} x_out[2]$latch {} } { 0.000ns 0.000ns 2.436ns 4.106ns } { 0.000ns 1.475ns 0.114ns 0.292ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "madd\[14\] x_out\[0\] x_out\[0\]\$latch 21.094 ns register " "Info: tco from clock \"madd\[14\]\" to destination pin \"x_out\[0\]\" through register \"x_out\[0\]\$latch\" is 21.094 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "madd\[14\] source 15.072 ns + Longest register " "Info: + Longest clock path from clock \"madd\[14\]\" to source register is 15.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns madd\[14\] 1 CLK PIN_176 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_176; Fanout = 1; CLK Node = 'madd\[14\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { madd[14] } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.871 ns) + CELL(0.590 ns) 5.930 ns Equal0~5 2 COMB LC_X1_Y19_N2 1 " "Info: 2: + IC(3.871 ns) + CELL(0.590 ns) = 5.930 ns; Loc. = LC_X1_Y19_N2; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { madd[14] Equal0~5 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.442 ns) 8.353 ns Equal0~9 3 COMB LC_X1_Y9_N7 2 " "Info: 3: + IC(1.981 ns) + CELL(0.442 ns) = 8.353 ns; Loc. = LC_X1_Y9_N7; Fanout = 2; COMB Node = 'Equal0~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { Equal0~5 Equal0~9 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.442 ns) 10.618 ns x_out\[7\]~17 4 COMB LC_X8_Y10_N6 8 " "Info: 4: + IC(1.823 ns) + CELL(0.442 ns) = 10.618 ns; Loc. = LC_X8_Y10_N6; Fanout = 8; COMB Node = 'x_out\[7\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { Equal0~9 x_out[7]~17 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.162 ns) + CELL(0.292 ns) 15.072 ns x_out\[0\]\$latch 5 REG LC_X28_Y20_N0 1 " "Info: 5: + IC(4.162 ns) + CELL(0.292 ns) = 15.072 ns; Loc. = LC_X28_Y20_N0; Fanout = 1; REG Node = 'x_out\[0\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.454 ns" { x_out[7]~17 x_out[0]$latch } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.235 ns ( 21.46 % ) " "Info: Total cell delay = 3.235 ns ( 21.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.837 ns ( 78.54 % ) " "Info: Total interconnect delay = 11.837 ns ( 78.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.072 ns" { madd[14] Equal0~5 Equal0~9 x_out[7]~17 x_out[0]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "15.072 ns" { madd[14] {} madd[14]~out0 {} Equal0~5 {} Equal0~9 {} x_out[7]~17 {} x_out[0]$latch {} } { 0.000ns 0.000ns 3.871ns 1.981ns 1.823ns 4.162ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.022 ns + Longest register pin " "Info: + Longest register to pin delay is 6.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns x_out\[0\]\$latch 1 REG LC_X28_Y20_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y20_N0; Fanout = 1; REG Node = 'x_out\[0\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_out[0]$latch } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.898 ns) + CELL(2.124 ns) 6.022 ns x_out\[0\] 2 PIN PIN_12 0 " "Info: 2: + IC(3.898 ns) + CELL(2.124 ns) = 6.022 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'x_out\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { x_out[0]$latch x_out[0] } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 35.27 % ) " "Info: Total cell delay = 2.124 ns ( 35.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.898 ns ( 64.73 % ) " "Info: Total interconnect delay = 3.898 ns ( 64.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { x_out[0]$latch x_out[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.022 ns" { x_out[0]$latch {} x_out[0] {} } { 0.000ns 3.898ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.072 ns" { madd[14] Equal0~5 Equal0~9 x_out[7]~17 x_out[0]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "15.072 ns" { madd[14] {} madd[14]~out0 {} Equal0~5 {} Equal0~9 {} x_out[7]~17 {} x_out[0]$latch {} } { 0.000ns 0.000ns 3.871ns 1.981ns 1.823ns 4.162ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.442ns 0.292ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { x_out[0]$latch x_out[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.022 ns" { x_out[0]$latch {} x_out[0] {} } { 0.000ns 3.898ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "x_out\[7\]\$latch madd\[13\] madd\[14\] 7.107 ns register " "Info: th for register \"x_out\[7\]\$latch\" (data pin = \"madd\[13\]\", clock pin = \"madd\[14\]\") is 7.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "madd\[14\] destination 14.742 ns + Longest register " "Info: + Longest clock path from clock \"madd\[14\]\" to destination register is 14.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns madd\[14\] 1 CLK PIN_176 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_176; Fanout = 1; CLK Node = 'madd\[14\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { madd[14] } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.871 ns) + CELL(0.590 ns) 5.930 ns Equal0~5 2 COMB LC_X1_Y19_N2 1 " "Info: 2: + IC(3.871 ns) + CELL(0.590 ns) = 5.930 ns; Loc. = LC_X1_Y19_N2; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { madd[14] Equal0~5 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.442 ns) 8.353 ns Equal0~9 3 COMB LC_X1_Y9_N7 2 " "Info: 3: + IC(1.981 ns) + CELL(0.442 ns) = 8.353 ns; Loc. = LC_X1_Y9_N7; Fanout = 2; COMB Node = 'Equal0~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { Equal0~5 Equal0~9 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.442 ns) 10.618 ns x_out\[7\]~17 4 COMB LC_X8_Y10_N6 8 " "Info: 4: + IC(1.823 ns) + CELL(0.442 ns) = 10.618 ns; Loc. = LC_X8_Y10_N6; Fanout = 8; COMB Node = 'x_out\[7\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.265 ns" { Equal0~9 x_out[7]~17 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.010 ns) + CELL(0.114 ns) 14.742 ns x_out\[7\]\$latch 5 REG LC_X8_Y10_N5 1 " "Info: 5: + IC(4.010 ns) + CELL(0.114 ns) = 14.742 ns; Loc. = LC_X8_Y10_N5; Fanout = 1; REG Node = 'x_out\[7\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.124 ns" { x_out[7]~17 x_out[7]$latch } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.057 ns ( 20.74 % ) " "Info: Total cell delay = 3.057 ns ( 20.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.685 ns ( 79.26 % ) " "Info: Total interconnect delay = 11.685 ns ( 79.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.742 ns" { madd[14] Equal0~5 Equal0~9 x_out[7]~17 x_out[7]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.742 ns" { madd[14] {} madd[14]~out0 {} Equal0~5 {} Equal0~9 {} x_out[7]~17 {} x_out[7]$latch {} } { 0.000ns 0.000ns 3.871ns 1.981ns 1.823ns 4.010ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.635 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns madd\[13\] 1 CLK PIN_45 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'madd\[13\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { madd[13] } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.114 ns) 2.855 ns Equal0~0 2 COMB LC_X1_Y9_N5 1 " "Info: 2: + IC(1.272 ns) + CELL(0.114 ns) = 2.855 ns; Loc. = LC_X1_Y9_N5; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { madd[13] Equal0~0 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.151 ns Equal0~4 3 COMB LC_X1_Y9_N6 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.151 ns; Loc. = LC_X1_Y9_N6; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal0~0 Equal0~4 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.447 ns Equal0~9 4 COMB LC_X1_Y9_N7 2 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 3.447 ns; Loc. = LC_X1_Y9_N7; Fanout = 2; COMB Node = 'Equal0~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal0~4 Equal0~9 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 4.188 ns Equal0~10 5 COMB LC_X1_Y9_N8 16 " "Info: 5: + IC(0.449 ns) + CELL(0.292 ns) = 4.188 ns; Loc. = LC_X1_Y9_N8; Fanout = 16; COMB Node = 'Equal0~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Equal0~9 Equal0~10 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.266 ns) + CELL(0.442 ns) 6.896 ns x_out\[7\]~33 6 COMB LC_X8_Y10_N4 1 " "Info: 6: + IC(2.266 ns) + CELL(0.442 ns) = 6.896 ns; Loc. = LC_X8_Y10_N4; Fanout = 1; COMB Node = 'x_out\[7\]~33'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.708 ns" { Equal0~10 x_out[7]~33 } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.292 ns) 7.635 ns x_out\[7\]\$latch 7 REG LC_X8_Y10_N5 1 " "Info: 7: + IC(0.447 ns) + CELL(0.292 ns) = 7.635 ns; Loc. = LC_X8_Y10_N5; Fanout = 1; REG Node = 'x_out\[7\]\$latch'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { x_out[7]~33 x_out[7]$latch } "NODE_NAME" } } { "xzqofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/xzqofwb/xzqofwb.vhd" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 37.16 % ) " "Info: Total cell delay = 2.837 ns ( 37.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.798 ns ( 62.84 % ) " "Info: Total interconnect delay = 4.798 ns ( 62.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.635 ns" { madd[13] Equal0~0 Equal0~4 Equal0~9 Equal0~10 x_out[7]~33 x_out[7]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.635 ns" { madd[13] {} madd[13]~out0 {} Equal0~0 {} Equal0~4 {} Equal0~9 {} Equal0~10 {} x_out[7]~33 {} x_out[7]$latch {} } { 0.000ns 0.000ns 1.272ns 0.182ns 0.182ns 0.449ns 2.266ns 0.447ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.114ns 0.292ns 0.442ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.742 ns" { madd[14] Equal0~5 Equal0~9 x_out[7]~17 x_out[7]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.742 ns" { madd[14] {} madd[14]~out0 {} Equal0~5 {} Equal0~9 {} x_out[7]~17 {} x_out[7]$latch {} } { 0.000ns 0.000ns 3.871ns 1.981ns 1.823ns 4.010ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.442ns 0.114ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.635 ns" { madd[13] Equal0~0 Equal0~4 Equal0~9 Equal0~10 x_out[7]~33 x_out[7]$latch } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.635 ns" { madd[13] {} madd[13]~out0 {} Equal0~0 {} Equal0~4 {} Equal0~9 {} Equal0~10 {} x_out[7]~33 {} x_out[7]$latch {} } { 0.000ns 0.000ns 1.272ns 0.182ns 0.182ns 0.449ns 2.266ns 0.447ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.114ns 0.292ns 0.442ns 0.292ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 31 22:38:51 2017 " "Info: Processing ended: Sun Dec 31 22:38:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
