#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct 25 20:23:42 2023
# Process ID: 44304
# Current directory: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent62864 C:\Users\BaSO4\Desktop\study\2023-2024\Vivado\Data_selector8\Data_selector8.xpr
# Log file: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/vivado.log
# Journal file: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v w ]
add_files -fileset sim_1 C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Data_selector8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Data_selector8_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sources_1/new/Data_selector8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d79c38165e64fd98865eb89712a73f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Data_selector8_behav xil_defaultlib.Data_selector8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector8
Compiling module xil_defaultlib.glbl
Built simulation snapshot Data_selector8_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim/xsim.dir/Data_selector8_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 25 20:27:27 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Data_selector8_behav -key {Behavioral:sim_1:Functional:Data_selector8} -tclbatch {Data_selector8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Data_selector8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Data_selector8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 970.875 ; gain = 9.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Data_selector8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Data_selector8_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d79c38165e64fd98865eb89712a73f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Data_selector8_behav xil_defaultlib.Data_selector8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Data_selector8_behav -key {Behavioral:sim_1:Functional:Data_selector8} -tclbatch {Data_selector8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Data_selector8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Data_selector8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dataselector8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dataselector8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dataselector8_sim
INFO: [VRFC 10-2458] undeclared symbol C1, assumed default net type wire [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d79c38165e64fd98865eb89712a73f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dataselector8_sim_behav xil_defaultlib.Dataselector8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port P1_4_1 on this module [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dataselector8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dataselector8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sources_1/new/Data_selector8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dataselector8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d79c38165e64fd98865eb89712a73f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dataselector8_sim_behav xil_defaultlib.Dataselector8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector8
Compiling module xil_defaultlib.Dataselector8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Dataselector8_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim/xsim.dir/Dataselector8_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 25 20:33:18 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dataselector8_sim_behav -key {Behavioral:sim_1:Functional:Dataselector8_sim} -tclbatch {Dataselector8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Dataselector8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dataselector8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 996.211 ; gain = 6.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dataselector8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dataselector8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sources_1/new/Data_selector8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dataselector8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d79c38165e64fd98865eb89712a73f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dataselector8_sim_behav xil_defaultlib.Dataselector8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector8
Compiling module xil_defaultlib.Dataselector8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Dataselector8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dataselector8_sim_behav -key {Behavioral:sim_1:Functional:Dataselector8_sim} -tclbatch {Dataselector8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Dataselector8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dataselector8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dataselector8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dataselector8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sources_1/new/Data_selector8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dataselector8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d79c38165e64fd98865eb89712a73f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dataselector8_sim_behav xil_defaultlib.Dataselector8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector8
Compiling module xil_defaultlib.Dataselector8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Dataselector8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dataselector8_sim_behav -key {Behavioral:sim_1:Functional:Dataselector8_sim} -tclbatch {Dataselector8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Dataselector8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dataselector8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dataselector8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dataselector8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sources_1/new/Data_selector8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dataselector8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d79c38165e64fd98865eb89712a73f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dataselector8_sim_behav xil_defaultlib.Dataselector8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector8
Compiling module xil_defaultlib.Dataselector8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Dataselector8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dataselector8_sim_behav -key {Behavioral:sim_1:Functional:Dataselector8_sim} -tclbatch {Dataselector8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Dataselector8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dataselector8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dataselector8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dataselector8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sources_1/new/Data_selector8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dataselector8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d79c38165e64fd98865eb89712a73f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dataselector8_sim_behav xil_defaultlib.Dataselector8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector8
Compiling module xil_defaultlib.Dataselector8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Dataselector8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dataselector8_sim_behav -key {Behavioral:sim_1:Functional:Dataselector8_sim} -tclbatch {Dataselector8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Dataselector8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dataselector8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dataselector8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dataselector8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sources_1/new/Data_selector8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dataselector8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d79c38165e64fd98865eb89712a73f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dataselector8_sim_behav xil_defaultlib.Dataselector8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port D1_8 [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v:36]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port D5_8 [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v:37]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out3_8 [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector8
Compiling module xil_defaultlib.Dataselector8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Dataselector8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dataselector8_sim_behav -key {Behavioral:sim_1:Functional:Dataselector8_sim} -tclbatch {Dataselector8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Dataselector8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dataselector8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dataselector8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dataselector8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sources_1/new/Data_selector8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dataselector8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d79c38165e64fd98865eb89712a73f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dataselector8_sim_behav xil_defaultlib.Dataselector8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port D1_8 [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v:36]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port D5_8 [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v:37]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port out3_8 [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector8
Compiling module xil_defaultlib.Dataselector8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Dataselector8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dataselector8_sim_behav -key {Behavioral:sim_1:Functional:Dataselector8_sim} -tclbatch {Dataselector8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Dataselector8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dataselector8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Dataselector8_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Dataselector8_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sources_1/new/Data_selector8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs/sim_1/new/Dataselector8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dataselector8_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1d79c38165e64fd98865eb89712a73f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Dataselector8_sim_behav xil_defaultlib.Dataselector8_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector8
Compiling module xil_defaultlib.Dataselector8_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Dataselector8_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Dataselector8_sim_behav -key {Behavioral:sim_1:Functional:Dataselector8_sim} -tclbatch {Dataselector8_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Dataselector8_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Dataselector8_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.runs/synth_1

launch_runs impl_1 -jobs 16
[Wed Oct 25 21:01:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.runs/synth_1/runme.log
[Wed Oct 25 21:01:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.runs/impl_1/runme.log
ipx::package_project -root_dir c:/users/baso4/desktop/study/2023-2024/vivado/data_selector8/data_selector8.srcs -vendor xilinx.com -library user -taxonomy /UserIP
set_property supported_families {qvirtex7 Production kintex7l Production qkintex7l Production artix7l Production qartix7 Production qzynq Production spartan7 Production virtexu Production kintexuplus Production kintexu Production virtex7 Production qvirtex7 Production kintex7 Production kintex7l Production qkintex7 Production qkintex7l Production artix7 Production artix7l Production aartix7 Production qartix7 Production zynq Production qzynq Production azynq Production spartan7 Production aspartan7 Production virtexu Production virtexuplus Production kintexuplus Production zynquplus Production kintexu Production virtex7 Beta qvirtex7 Beta kintex7 Beta kintex7l Beta qkintex7 Beta qkintex7l Beta artix7 Beta artix7l Beta aartix7 Beta qartix7 Beta zynq Beta qzynq Beta azynq Beta spartan7 Beta aspartan7 Beta virtexu Beta virtexuplus Beta kintexuplus Beta zynquplus Beta kintexu Beta} [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Data_selector8:1.0'. The one found in IP location 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8' will take precedence over the same IP in location c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\users\baso4\desktop\study\2023-2024\vivado\data_selector8\data_selector8.srcs\xilinx.com_user_Data_selector8_1.0.zip} [ipx::current_core]
ipx::unload_core component_1
ipx::package_project -root_dir C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8 -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8 c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Data_selector8:1.0'. The one found in IP location 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs' will take precedence over the same IP in location c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property supported_families {qvirtex7 Production kintex7l Production qkintex7l Production artix7l Production qartix7 Production qzynq Production spartan7 Production virtexu Production kintexuplus Production kintexu Production virtex7 Production qvirtex7 Production kintex7 Production kintex7l Production qkintex7 Production qkintex7l Production artix7 Production artix7l Production aartix7 Production qartix7 Production zynq Production qzynq Production azynq Production spartan7 Production aspartan7 Production virtexu Production virtexuplus Production kintexuplus Production zynquplus Production kintexu Production virtex7 Beta qvirtex7 Beta kintex7 Beta kintex7l Beta qkintex7 Beta qkintex7l Beta artix7 Beta artix7l Beta aartix7 Beta qartix7 Beta zynq Beta qzynq Beta azynq Beta spartan7 Beta aspartan7 Beta virtexu Beta virtexuplus Beta kintexuplus Beta zynquplus Beta kintexu Beta} [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\BaSO4\Desktop\study\2023-2024\Vivado\Data_selector8\xilinx.com_user_Data_selector8_1.0.zip} [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Data_selector8:1.0'. The one found in IP location 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8' will take precedence over the same IP in location c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector8/Data_selector8.srcs
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 21:15:39 2023...
