// Seed: 2869257549
module module_0 (
    input  tri1 id_0,
    input  tri  id_1
    , id_5,
    output wire id_2,
    output tri1 id_3
);
  id_6(
      .id_0(1), .id_1(1'b0), .id_2((1)), .id_3(1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output tri id_2,
    output tri0 id_3,
    input uwire id_4
);
  id_6 :
  assert property (@(posedge ~id_1) id_4)
  else $display(id_1 + id_6 - 1 - 1, id_0 !=? 1, id_6);
  assign id_6 = 1;
  module_0(
      id_1, id_0, id_2, id_3
  );
  assign id_6 = 1'b0 ? 1 : 1'd0;
  wire id_7;
endmodule
