[View]
Entity=CPU
Architecture=
TopLevelType=3
[file:.\src\1x8uExt.v]
Enabled=1
[file:.\src\8bitRegister.v]
Enabled=1
[file:.\src\Add.v]
Enabled=1
[file:.\src\Add3.v]
Enabled=1
[file:.\src\ALU.v]
Enabled=1
[file:.\src\ControlUnit.v]
Enabled=1
[file:.\src\CPU.bak]
Enabled=1
[file:.\src\CPU.bde]
Enabled=1
[file:.\src\CPU_testbench.v]
Enabled=1
[file:.\src\DataMem.v]
Enabled=1
[file:.\src\InstructionMemory.v]
Enabled=1
[file:.\src\MUX21.v]
Enabled=1
[file:.\src\MUX21_3bit.v]
Enabled=1
[file:.\src\MUX31.v]
Enabled=1
[file:.\src\MUX41.v]
Enabled=1
[file:.\src\MUX41_3bit.v]
Enabled=1
[file:.\src\PC.v]
Enabled=1
[file:.\src\program1.asdb]
Enabled=1
[file:.\src\program1.awc]
Enabled=1
[file:.\src\program2.asdb]
Enabled=1
[file:.\src\program2.awc]
Enabled=1
[file:.\src\RegisterFileCode.v]
Enabled=1
[file:.\src\RG_TestBench.v]
Enabled=1
[file:.\src\shift4x_left.v]
Enabled=1
[file:.\src\signExtend.v]
Enabled=1
[file:.\src\wave.asdb]
Enabled=1
[file:.\compile\CPU.v]
Generated=TRUE
Enabled=1
