// Seed: 575448280
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    inout wand id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    output logic id_6,
    output id_7,
    output logic id_8,
    output id_9,
    output logic id_10,
    input id_11
);
  logic id_12;
  type_22(
      id_7, 1
  );
  logic id_13 = id_2[1];
endmodule
