// Seed: 358493758
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output wor id_2,
    output tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri id_6#(
        .id_28({1, 1}),
        .id_29(1),
        .id_30(1)
    ),
    input wand id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wor id_10,
    input uwire id_11,
    output wand id_12,
    output tri1 id_13
    , id_31,
    input supply0 id_14,
    output wire id_15,
    input supply1 id_16,
    input uwire id_17,
    output tri0 id_18,
    output wor id_19,
    output tri1 id_20,
    output tri0 id_21
    , id_32,
    input wire id_22,
    output tri0 id_23,
    input wire id_24,
    output wor id_25,
    output wire id_26
);
  wire id_33;
  wire id_34;
  wire id_35;
  wire id_36;
  wire [1 : 1 'b0] id_37;
  assign id_9  = id_17 * id_31;
  assign id_12 = -1 * id_16;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4
    , id_6
);
  assign id_6[-1'b0] = id_4;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_2,
      id_1,
      id_4,
      id_0,
      id_1,
      id_1,
      id_3,
      id_2,
      id_0,
      id_4,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_11 = 0;
endmodule
