

================================================================
== Vivado HLS Report for 'comparator'
================================================================
* Date:           Fri Dec 15 12:14:32 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        decoder_working
* Solution:       comparator_optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     50|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    270|
|Register         |        -|      -|      49|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      49|    320|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_179           |    and   |      0|  0|   8|           1|           1|
    |tmp_1_1_fu_340_p2          |   icmp   |      0|  0|  13|          11|          11|
    |tmp_1_fu_334_p2            |   icmp   |      0|  0|  13|          11|          11|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  50|          25|          26|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |in0_index_V_address0  |  15|          3|    1|          3|
    |in0_index_V_address1  |  15|          3|    1|          3|
    |in1_index_V_address0  |  15|          3|    1|          3|
    |in1_index_V_address1  |  15|          3|    1|          3|
    |max_data_V_d0         |  15|          3|   11|         33|
    |max_data_V_d1         |  15|          3|   11|         33|
    |max_index_V_address0  |  15|          3|    1|          3|
    |max_index_V_address1  |  15|          3|    1|          3|
    |max_index_V_d0        |  15|          3|    2|          6|
    |max_index_V_d1        |  15|          3|    2|          6|
    |min_data_V_address0   |  15|          3|    1|          3|
    |min_data_V_address1   |  15|          3|    1|          3|
    |min_data_V_d0         |  15|          3|   11|         33|
    |min_data_V_d1         |  15|          3|   11|         33|
    |min_index_V_address0  |  15|          3|    1|          3|
    |min_index_V_address1  |  15|          3|    1|          3|
    |min_index_V_d0        |  15|          3|    2|          6|
    |min_index_V_d1        |  15|          3|    2|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 270|         54|   62|        186|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |in0_data_V_load_1_reg_402  |  11|   0|   11|          0|
    |in0_data_V_load_reg_366    |  11|   0|   11|          0|
    |in1_data_V_load_1_reg_408  |  11|   0|   11|          0|
    |in1_data_V_load_reg_372    |  11|   0|   11|          0|
    |tmp_1_1_reg_414            |   1|   0|    1|          0|
    |tmp_1_reg_378              |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  49|   0|   49|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  comparator  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  comparator  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  comparator  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  comparator  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  comparator  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  comparator  | return value |
|in0_data_V_address0   | out |    1|  ap_memory |  in0_data_V  |     array    |
|in0_data_V_ce0        | out |    1|  ap_memory |  in0_data_V  |     array    |
|in0_data_V_q0         |  in |   11|  ap_memory |  in0_data_V  |     array    |
|in0_data_V_address1   | out |    1|  ap_memory |  in0_data_V  |     array    |
|in0_data_V_ce1        | out |    1|  ap_memory |  in0_data_V  |     array    |
|in0_data_V_q1         |  in |   11|  ap_memory |  in0_data_V  |     array    |
|in0_index_V_address0  | out |    1|  ap_memory |  in0_index_V |     array    |
|in0_index_V_ce0       | out |    1|  ap_memory |  in0_index_V |     array    |
|in0_index_V_q0        |  in |    2|  ap_memory |  in0_index_V |     array    |
|in0_index_V_address1  | out |    1|  ap_memory |  in0_index_V |     array    |
|in0_index_V_ce1       | out |    1|  ap_memory |  in0_index_V |     array    |
|in0_index_V_q1        |  in |    2|  ap_memory |  in0_index_V |     array    |
|in1_data_V_address0   | out |    1|  ap_memory |  in1_data_V  |     array    |
|in1_data_V_ce0        | out |    1|  ap_memory |  in1_data_V  |     array    |
|in1_data_V_q0         |  in |   11|  ap_memory |  in1_data_V  |     array    |
|in1_data_V_address1   | out |    1|  ap_memory |  in1_data_V  |     array    |
|in1_data_V_ce1        | out |    1|  ap_memory |  in1_data_V  |     array    |
|in1_data_V_q1         |  in |   11|  ap_memory |  in1_data_V  |     array    |
|in1_index_V_address0  | out |    1|  ap_memory |  in1_index_V |     array    |
|in1_index_V_ce0       | out |    1|  ap_memory |  in1_index_V |     array    |
|in1_index_V_q0        |  in |    2|  ap_memory |  in1_index_V |     array    |
|in1_index_V_address1  | out |    1|  ap_memory |  in1_index_V |     array    |
|in1_index_V_ce1       | out |    1|  ap_memory |  in1_index_V |     array    |
|in1_index_V_q1        |  in |    2|  ap_memory |  in1_index_V |     array    |
|max_data_V_address0   | out |    1|  ap_memory |  max_data_V  |     array    |
|max_data_V_ce0        | out |    1|  ap_memory |  max_data_V  |     array    |
|max_data_V_we0        | out |    1|  ap_memory |  max_data_V  |     array    |
|max_data_V_d0         | out |   11|  ap_memory |  max_data_V  |     array    |
|max_data_V_address1   | out |    1|  ap_memory |  max_data_V  |     array    |
|max_data_V_ce1        | out |    1|  ap_memory |  max_data_V  |     array    |
|max_data_V_we1        | out |    1|  ap_memory |  max_data_V  |     array    |
|max_data_V_d1         | out |   11|  ap_memory |  max_data_V  |     array    |
|max_index_V_address0  | out |    1|  ap_memory |  max_index_V |     array    |
|max_index_V_ce0       | out |    1|  ap_memory |  max_index_V |     array    |
|max_index_V_we0       | out |    1|  ap_memory |  max_index_V |     array    |
|max_index_V_d0        | out |    2|  ap_memory |  max_index_V |     array    |
|max_index_V_address1  | out |    1|  ap_memory |  max_index_V |     array    |
|max_index_V_ce1       | out |    1|  ap_memory |  max_index_V |     array    |
|max_index_V_we1       | out |    1|  ap_memory |  max_index_V |     array    |
|max_index_V_d1        | out |    2|  ap_memory |  max_index_V |     array    |
|min_data_V_address0   | out |    1|  ap_memory |  min_data_V  |     array    |
|min_data_V_ce0        | out |    1|  ap_memory |  min_data_V  |     array    |
|min_data_V_we0        | out |    1|  ap_memory |  min_data_V  |     array    |
|min_data_V_d0         | out |   11|  ap_memory |  min_data_V  |     array    |
|min_data_V_address1   | out |    1|  ap_memory |  min_data_V  |     array    |
|min_data_V_ce1        | out |    1|  ap_memory |  min_data_V  |     array    |
|min_data_V_we1        | out |    1|  ap_memory |  min_data_V  |     array    |
|min_data_V_d1         | out |   11|  ap_memory |  min_data_V  |     array    |
|min_index_V_address0  | out |    1|  ap_memory |  min_index_V |     array    |
|min_index_V_ce0       | out |    1|  ap_memory |  min_index_V |     array    |
|min_index_V_we0       | out |    1|  ap_memory |  min_index_V |     array    |
|min_index_V_d0        | out |    2|  ap_memory |  min_index_V |     array    |
|min_index_V_address1  | out |    1|  ap_memory |  min_index_V |     array    |
|min_index_V_ce1       | out |    1|  ap_memory |  min_index_V |     array    |
|min_index_V_we1       | out |    1|  ap_memory |  min_index_V |     array    |
|min_index_V_d1        | out |    2|  ap_memory |  min_index_V |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

