{"vcs1":{"timestamp_begin":1739260055.789131908, "rt":0.27, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739260056.136118458, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739260056.458102216, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739260055.564727351}
{"VCS_COMP_START_TIME": 1739260055.564727351}
{"VCS_COMP_END_TIME": 1739260056.682939938}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150356}}
