// Seed: 34787425
module module_0 (
    output wand id_0,
    output tri0 id_1,
    output tri1 id_2,
    input  wire id_3,
    input  tri1 id_4
);
  assign id_0 = ~1;
  wire id_6;
  assign id_2 = id_4;
  assign id_2 = -1 / 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd8,
    parameter id_6 = 32'd58
) (
    output tri  id_0,
    output tri1 id_1,
    input  tri0 id_2,
    output wor  _id_3,
    input  tri  id_4,
    output tri  id_5,
    output tri1 _id_6,
    input  wire id_7
);
  assign id_5 = (~id_2);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_2,
      id_7
  );
  logic [id_6 : id_3] id_10;
endmodule
