`include "B_DCMAC_defines.vh"

reg [`DCMAC_DATA_SZ-1:0] ATTR [0:`DCMAC_ADDR_N-1];
reg [`DCMAC__C0_CTL_PCS_RX_TS_EN_SZ:1] C0_CTL_PCS_RX_TS_EN_REG = C0_CTL_PCS_RX_TS_EN;
reg [`DCMAC__C0_CTL_RX_CHECK_ACK_SZ:1] C0_CTL_RX_CHECK_ACK_REG = C0_CTL_RX_CHECK_ACK;
reg [`DCMAC__C0_CTL_RX_CHECK_ETYPE_GCP_SZ:1] C0_CTL_RX_CHECK_ETYPE_GCP_REG = C0_CTL_RX_CHECK_ETYPE_GCP;
reg [`DCMAC__C0_CTL_RX_CHECK_ETYPE_GPP_SZ:1] C0_CTL_RX_CHECK_ETYPE_GPP_REG = C0_CTL_RX_CHECK_ETYPE_GPP;
reg [`DCMAC__C0_CTL_RX_CHECK_ETYPE_PCP_SZ:1] C0_CTL_RX_CHECK_ETYPE_PCP_REG = C0_CTL_RX_CHECK_ETYPE_PCP;
reg [`DCMAC__C0_CTL_RX_CHECK_ETYPE_PPP_SZ:1] C0_CTL_RX_CHECK_ETYPE_PPP_REG = C0_CTL_RX_CHECK_ETYPE_PPP;
reg [`DCMAC__C0_CTL_RX_CHECK_MCAST_GCP_SZ:1] C0_CTL_RX_CHECK_MCAST_GCP_REG = C0_CTL_RX_CHECK_MCAST_GCP;
reg [`DCMAC__C0_CTL_RX_CHECK_MCAST_GPP_SZ:1] C0_CTL_RX_CHECK_MCAST_GPP_REG = C0_CTL_RX_CHECK_MCAST_GPP;
reg [`DCMAC__C0_CTL_RX_CHECK_MCAST_PCP_SZ:1] C0_CTL_RX_CHECK_MCAST_PCP_REG = C0_CTL_RX_CHECK_MCAST_PCP;
reg [`DCMAC__C0_CTL_RX_CHECK_MCAST_PPP_SZ:1] C0_CTL_RX_CHECK_MCAST_PPP_REG = C0_CTL_RX_CHECK_MCAST_PPP;
reg [`DCMAC__C0_CTL_RX_CHECK_OPCODE_GCP_SZ:1] C0_CTL_RX_CHECK_OPCODE_GCP_REG = C0_CTL_RX_CHECK_OPCODE_GCP;
reg [`DCMAC__C0_CTL_RX_CHECK_OPCODE_GPP_SZ:1] C0_CTL_RX_CHECK_OPCODE_GPP_REG = C0_CTL_RX_CHECK_OPCODE_GPP;
reg [`DCMAC__C0_CTL_RX_CHECK_OPCODE_PCP_SZ:1] C0_CTL_RX_CHECK_OPCODE_PCP_REG = C0_CTL_RX_CHECK_OPCODE_PCP;
reg [`DCMAC__C0_CTL_RX_CHECK_OPCODE_PPP_SZ:1] C0_CTL_RX_CHECK_OPCODE_PPP_REG = C0_CTL_RX_CHECK_OPCODE_PPP;
reg [`DCMAC__C0_CTL_RX_CHECK_PREAMBLE_SZ:1] C0_CTL_RX_CHECK_PREAMBLE_REG = C0_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C0_CTL_RX_CHECK_SA_GCP_SZ:1] C0_CTL_RX_CHECK_SA_GCP_REG = C0_CTL_RX_CHECK_SA_GCP;
reg [`DCMAC__C0_CTL_RX_CHECK_SA_GPP_SZ:1] C0_CTL_RX_CHECK_SA_GPP_REG = C0_CTL_RX_CHECK_SA_GPP;
reg [`DCMAC__C0_CTL_RX_CHECK_SA_PCP_SZ:1] C0_CTL_RX_CHECK_SA_PCP_REG = C0_CTL_RX_CHECK_SA_PCP;
reg [`DCMAC__C0_CTL_RX_CHECK_SA_PPP_SZ:1] C0_CTL_RX_CHECK_SA_PPP_REG = C0_CTL_RX_CHECK_SA_PPP;
reg [`DCMAC__C0_CTL_RX_CHECK_SFD_SZ:1] C0_CTL_RX_CHECK_SFD_REG = C0_CTL_RX_CHECK_SFD;
reg [`DCMAC__C0_CTL_RX_CHECK_UCAST_GCP_SZ:1] C0_CTL_RX_CHECK_UCAST_GCP_REG = C0_CTL_RX_CHECK_UCAST_GCP;
reg [`DCMAC__C0_CTL_RX_CHECK_UCAST_GPP_SZ:1] C0_CTL_RX_CHECK_UCAST_GPP_REG = C0_CTL_RX_CHECK_UCAST_GPP;
reg [`DCMAC__C0_CTL_RX_CHECK_UCAST_PCP_SZ:1] C0_CTL_RX_CHECK_UCAST_PCP_REG = C0_CTL_RX_CHECK_UCAST_PCP;
reg [`DCMAC__C0_CTL_RX_CHECK_UCAST_PPP_SZ:1] C0_CTL_RX_CHECK_UCAST_PPP_REG = C0_CTL_RX_CHECK_UCAST_PPP;
reg [`DCMAC__C0_CTL_RX_DATA_RATE_SZ-1:0] C0_CTL_RX_DATA_RATE_REG = C0_CTL_RX_DATA_RATE;
reg [`DCMAC__C0_CTL_RX_DEGRADE_ACT_THRESH_SZ-1:0] C0_CTL_RX_DEGRADE_ACT_THRESH_REG = C0_CTL_RX_DEGRADE_ACT_THRESH;
reg [`DCMAC__C0_CTL_RX_DEGRADE_DEACT_THRESH_SZ-1:0] C0_CTL_RX_DEGRADE_DEACT_THRESH_REG = C0_CTL_RX_DEGRADE_DEACT_THRESH;
reg [`DCMAC__C0_CTL_RX_DEGRADE_ENABLE_SZ:1] C0_CTL_RX_DEGRADE_ENABLE_REG = C0_CTL_RX_DEGRADE_ENABLE;
reg [`DCMAC__C0_CTL_RX_DEGRADE_INTERVAL_SZ-1:0] C0_CTL_RX_DEGRADE_INTERVAL_REG = C0_CTL_RX_DEGRADE_INTERVAL;
reg [`DCMAC__C0_CTL_RX_DELETE_FCS_SZ:1] C0_CTL_RX_DELETE_FCS_REG = C0_CTL_RX_DELETE_FCS;
reg [`DCMAC__C0_CTL_RX_ENABLE_GCP_SZ:1] C0_CTL_RX_ENABLE_GCP_REG = C0_CTL_RX_ENABLE_GCP;
reg [`DCMAC__C0_CTL_RX_ENABLE_GPP_SZ:1] C0_CTL_RX_ENABLE_GPP_REG = C0_CTL_RX_ENABLE_GPP;
reg [`DCMAC__C0_CTL_RX_ENABLE_PCP_SZ:1] C0_CTL_RX_ENABLE_PCP_REG = C0_CTL_RX_ENABLE_PCP;
reg [`DCMAC__C0_CTL_RX_ENABLE_PPP_SZ:1] C0_CTL_RX_ENABLE_PPP_REG = C0_CTL_RX_ENABLE_PPP;
reg [`DCMAC__C0_CTL_RX_ETYPE_GCP_SZ-1:0] C0_CTL_RX_ETYPE_GCP_REG = C0_CTL_RX_ETYPE_GCP;
reg [`DCMAC__C0_CTL_RX_ETYPE_GPP_SZ-1:0] C0_CTL_RX_ETYPE_GPP_REG = C0_CTL_RX_ETYPE_GPP;
reg [`DCMAC__C0_CTL_RX_ETYPE_PCP_SZ-1:0] C0_CTL_RX_ETYPE_PCP_REG = C0_CTL_RX_ETYPE_PCP;
reg [`DCMAC__C0_CTL_RX_ETYPE_PPP_SZ-1:0] C0_CTL_RX_ETYPE_PPP_REG = C0_CTL_RX_ETYPE_PPP;
reg [`DCMAC__C0_CTL_RX_FEC_ALIGNMENT_BYPASS_SZ:1] C0_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = C0_CTL_RX_FEC_ALIGNMENT_BYPASS;
reg [`DCMAC__C0_CTL_RX_FEC_BYPASS_CORRECTION_SZ:1] C0_CTL_RX_FEC_BYPASS_CORRECTION_REG = C0_CTL_RX_FEC_BYPASS_CORRECTION;
reg [`DCMAC__C0_CTL_RX_FEC_BYPASS_INDICATION_SZ:1] C0_CTL_RX_FEC_BYPASS_INDICATION_REG = C0_CTL_RX_FEC_BYPASS_INDICATION;
reg [`DCMAC__C0_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_SZ:1] C0_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = C0_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
reg [`DCMAC__C0_CTL_RX_FEC_MODE_SZ-1:0] C0_CTL_RX_FEC_MODE_REG = C0_CTL_RX_FEC_MODE;
reg [`DCMAC__C0_CTL_RX_FEC_TRANSCODE_BYPASS_SZ:1] C0_CTL_RX_FEC_TRANSCODE_BYPASS_REG = C0_CTL_RX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C0_CTL_RX_FEC_TRANSCODE_CLAUSE49_SZ:1] C0_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = C0_CTL_RX_FEC_TRANSCODE_CLAUSE49;
reg [`DCMAC__C0_CTL_RX_FLEXIF_PCS_WIDE_MODE_SZ:1] C0_CTL_RX_FLEXIF_PCS_WIDE_MODE_REG = C0_CTL_RX_FLEXIF_PCS_WIDE_MODE;
reg [`DCMAC__C0_CTL_RX_FLEXIF_SELECT_SZ-1:0] C0_CTL_RX_FLEXIF_SELECT_REG = C0_CTL_RX_FLEXIF_SELECT;
reg [`DCMAC__C0_CTL_RX_FORWARD_CONTROL_SZ:1] C0_CTL_RX_FORWARD_CONTROL_REG = C0_CTL_RX_FORWARD_CONTROL;
reg [`DCMAC__C0_CTL_RX_IGNORE_FCS_SZ:1] C0_CTL_RX_IGNORE_FCS_REG = C0_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C0_CTL_RX_IGNORE_INRANGE_SZ:1] C0_CTL_RX_IGNORE_INRANGE_REG = C0_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C0_CTL_RX_IS_CLAUSE_49_SZ:1] C0_CTL_RX_IS_CLAUSE_49_REG = C0_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C0_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C0_CTL_RX_MAX_PACKET_LEN_REG = C0_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C0_CTL_RX_OPCODE_GPP_SZ-1:0] C0_CTL_RX_OPCODE_GPP_REG = C0_CTL_RX_OPCODE_GPP;
reg [`DCMAC__C0_CTL_RX_OPCODE_MAX_GCP_SZ-1:0] C0_CTL_RX_OPCODE_MAX_GCP_REG = C0_CTL_RX_OPCODE_MAX_GCP;
reg [`DCMAC__C0_CTL_RX_OPCODE_MAX_PCP_SZ-1:0] C0_CTL_RX_OPCODE_MAX_PCP_REG = C0_CTL_RX_OPCODE_MAX_PCP;
reg [`DCMAC__C0_CTL_RX_OPCODE_MIN_GCP_SZ-1:0] C0_CTL_RX_OPCODE_MIN_GCP_REG = C0_CTL_RX_OPCODE_MIN_GCP;
reg [`DCMAC__C0_CTL_RX_OPCODE_MIN_PCP_SZ-1:0] C0_CTL_RX_OPCODE_MIN_PCP_REG = C0_CTL_RX_OPCODE_MIN_PCP;
reg [`DCMAC__C0_CTL_RX_OPCODE_PPP_SZ-1:0] C0_CTL_RX_OPCODE_PPP_REG = C0_CTL_RX_OPCODE_PPP;
reg [`DCMAC__C0_CTL_RX_PAUSE_DA_MCAST_SZ-1:0] C0_CTL_RX_PAUSE_DA_MCAST_REG = C0_CTL_RX_PAUSE_DA_MCAST;
reg [`DCMAC__C0_CTL_RX_PAUSE_DA_UCAST_SZ-1:0] C0_CTL_RX_PAUSE_DA_UCAST_REG = C0_CTL_RX_PAUSE_DA_UCAST;
reg [`DCMAC__C0_CTL_RX_PAUSE_SA_SZ-1:0] C0_CTL_RX_PAUSE_SA_REG = C0_CTL_RX_PAUSE_SA;
reg [`DCMAC__C0_CTL_RX_PMA_LANE_MUX_SZ-1:0] C0_CTL_RX_PMA_LANE_MUX_REG = C0_CTL_RX_PMA_LANE_MUX;
reg [`DCMAC__C0_CTL_RX_PROCESS_LFI_SZ:1] C0_CTL_RX_PROCESS_LFI_REG = C0_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C0_CTL_RX_PTP_LATENCY_ADJUST_SZ-1:0] C0_CTL_RX_PTP_LATENCY_ADJUST_REG = C0_CTL_RX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C0_CTL_RX_PTP_ST_OFFSET_SZ-1:0] C0_CTL_RX_PTP_ST_OFFSET_REG = C0_CTL_RX_PTP_ST_OFFSET;
reg [`DCMAC__C0_CTL_RX_TEST_PATTERN_SZ:1] C0_CTL_RX_TEST_PATTERN_REG = C0_CTL_RX_TEST_PATTERN;
reg [`DCMAC__C0_CTL_RX_TICK_REG_MODE_SEL_SZ:1] C0_CTL_RX_TICK_REG_MODE_SEL_REG = C0_CTL_RX_TICK_REG_MODE_SEL;
reg [`DCMAC__C0_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C0_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C0_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C0_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C0_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = C0_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C0_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE_SZ:1] C0_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE_REG = C0_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE;
reg [`DCMAC__C0_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C0_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C0_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C0_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C0_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C0_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C0_CTL_TX_DATA_RATE_SZ-1:0] C0_CTL_TX_DATA_RATE_REG = C0_CTL_TX_DATA_RATE;
reg [`DCMAC__C0_CTL_TX_DA_GPP_SZ-1:0] C0_CTL_TX_DA_GPP_REG = C0_CTL_TX_DA_GPP;
reg [`DCMAC__C0_CTL_TX_DA_PPP_SZ-1:0] C0_CTL_TX_DA_PPP_REG = C0_CTL_TX_DA_PPP;
reg [`DCMAC__C0_CTL_TX_ETHERTYPE_GPP_SZ-1:0] C0_CTL_TX_ETHERTYPE_GPP_REG = C0_CTL_TX_ETHERTYPE_GPP;
reg [`DCMAC__C0_CTL_TX_ETHERTYPE_PPP_SZ-1:0] C0_CTL_TX_ETHERTYPE_PPP_REG = C0_CTL_TX_ETHERTYPE_PPP;
reg [`DCMAC__C0_CTL_TX_FCS_INS_ENABLE_SZ:1] C0_CTL_TX_FCS_INS_ENABLE_REG = C0_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C0_CTL_TX_FEC_FOUR_LANE_PMD_SZ:1] C0_CTL_TX_FEC_FOUR_LANE_PMD_REG = C0_CTL_TX_FEC_FOUR_LANE_PMD;
reg [`DCMAC__C0_CTL_TX_FEC_MODE_SZ-1:0] C0_CTL_TX_FEC_MODE_REG = C0_CTL_TX_FEC_MODE;
reg [`DCMAC__C0_CTL_TX_FEC_TRANSCODE_BYPASS_SZ:1] C0_CTL_TX_FEC_TRANSCODE_BYPASS_REG = C0_CTL_TX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C0_CTL_TX_FLEXIF_AM_MODE_SZ:1] C0_CTL_TX_FLEXIF_AM_MODE_REG = C0_CTL_TX_FLEXIF_AM_MODE;
reg [`DCMAC__C0_CTL_TX_FLEXIF_PCS_WIDE_MODE_SZ:1] C0_CTL_TX_FLEXIF_PCS_WIDE_MODE_REG = C0_CTL_TX_FLEXIF_PCS_WIDE_MODE;
reg [`DCMAC__C0_CTL_TX_FLEXIF_SELECT_SZ-1:0] C0_CTL_TX_FLEXIF_SELECT_REG = C0_CTL_TX_FLEXIF_SELECT;
reg [`DCMAC__C0_CTL_TX_IGNORE_FCS_SZ:1] C0_CTL_TX_IGNORE_FCS_REG = C0_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C0_CTL_TX_IPG_VALUE_SZ-1:0] C0_CTL_TX_IPG_VALUE_REG = C0_CTL_TX_IPG_VALUE;
reg [`DCMAC__C0_CTL_TX_OPCODE_GPP_SZ-1:0] C0_CTL_TX_OPCODE_GPP_REG = C0_CTL_TX_OPCODE_GPP;
reg [`DCMAC__C0_CTL_TX_OPCODE_PPP_SZ-1:0] C0_CTL_TX_OPCODE_PPP_REG = C0_CTL_TX_OPCODE_PPP;
reg [`DCMAC__C0_CTL_TX_PAUSE_QUANTA0_SZ-1:0] C0_CTL_TX_PAUSE_QUANTA0_REG = C0_CTL_TX_PAUSE_QUANTA0;
reg [`DCMAC__C0_CTL_TX_PAUSE_QUANTA1_SZ-1:0] C0_CTL_TX_PAUSE_QUANTA1_REG = C0_CTL_TX_PAUSE_QUANTA1;
reg [`DCMAC__C0_CTL_TX_PAUSE_QUANTA2_SZ-1:0] C0_CTL_TX_PAUSE_QUANTA2_REG = C0_CTL_TX_PAUSE_QUANTA2;
reg [`DCMAC__C0_CTL_TX_PAUSE_QUANTA3_SZ-1:0] C0_CTL_TX_PAUSE_QUANTA3_REG = C0_CTL_TX_PAUSE_QUANTA3;
reg [`DCMAC__C0_CTL_TX_PAUSE_QUANTA4_SZ-1:0] C0_CTL_TX_PAUSE_QUANTA4_REG = C0_CTL_TX_PAUSE_QUANTA4;
reg [`DCMAC__C0_CTL_TX_PAUSE_QUANTA5_SZ-1:0] C0_CTL_TX_PAUSE_QUANTA5_REG = C0_CTL_TX_PAUSE_QUANTA5;
reg [`DCMAC__C0_CTL_TX_PAUSE_QUANTA6_SZ-1:0] C0_CTL_TX_PAUSE_QUANTA6_REG = C0_CTL_TX_PAUSE_QUANTA6;
reg [`DCMAC__C0_CTL_TX_PAUSE_QUANTA7_SZ-1:0] C0_CTL_TX_PAUSE_QUANTA7_REG = C0_CTL_TX_PAUSE_QUANTA7;
reg [`DCMAC__C0_CTL_TX_PAUSE_QUANTA8_SZ-1:0] C0_CTL_TX_PAUSE_QUANTA8_REG = C0_CTL_TX_PAUSE_QUANTA8;
reg [`DCMAC__C0_CTL_TX_PAUSE_REFRESH_TIMER_SZ-1:0] C0_CTL_TX_PAUSE_REFRESH_TIMER_REG = C0_CTL_TX_PAUSE_REFRESH_TIMER;
reg [`DCMAC__C0_CTL_TX_PMA_LANE_MUX_SZ-1:0] C0_CTL_TX_PMA_LANE_MUX_REG = C0_CTL_TX_PMA_LANE_MUX;
reg [`DCMAC__C0_CTL_TX_PTP_1STEP_ENABLE_SZ:1] C0_CTL_TX_PTP_1STEP_ENABLE_REG = C0_CTL_TX_PTP_1STEP_ENABLE;
reg [`DCMAC__C0_CTL_TX_PTP_LATENCY_ADJUST_SZ-1:0] C0_CTL_TX_PTP_LATENCY_ADJUST_REG = C0_CTL_TX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C0_CTL_TX_PTP_SAT_ENABLE_SZ-1:0] C0_CTL_TX_PTP_SAT_ENABLE_REG = C0_CTL_TX_PTP_SAT_ENABLE;
reg [`DCMAC__C0_CTL_TX_PTP_ST_OFFSET_SZ-1:0] C0_CTL_TX_PTP_ST_OFFSET_REG = C0_CTL_TX_PTP_ST_OFFSET;
reg [`DCMAC__C0_CTL_TX_SA_GPP_SZ-1:0] C0_CTL_TX_SA_GPP_REG = C0_CTL_TX_SA_GPP;
reg [`DCMAC__C0_CTL_TX_SA_PPP_SZ-1:0] C0_CTL_TX_SA_PPP_REG = C0_CTL_TX_SA_PPP;
reg [`DCMAC__C0_CTL_TX_SEND_IDLE_SZ:1] C0_CTL_TX_SEND_IDLE_REG = C0_CTL_TX_SEND_IDLE;
reg [`DCMAC__C0_CTL_TX_SEND_LFI_SZ:1] C0_CTL_TX_SEND_LFI_REG = C0_CTL_TX_SEND_LFI;
reg [`DCMAC__C0_CTL_TX_SEND_RFI_SZ:1] C0_CTL_TX_SEND_RFI_REG = C0_CTL_TX_SEND_RFI;
reg [`DCMAC__C0_CTL_TX_TICK_REG_MODE_SEL_SZ:1] C0_CTL_TX_TICK_REG_MODE_SEL_REG = C0_CTL_TX_TICK_REG_MODE_SEL;
reg [`DCMAC__C0_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C0_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C0_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C0_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C0_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = C0_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C10_CTL_RX_CHECK_PREAMBLE_SZ:1] C10_CTL_RX_CHECK_PREAMBLE_REG = C10_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C10_CTL_RX_CHECK_SFD_SZ:1] C10_CTL_RX_CHECK_SFD_REG = C10_CTL_RX_CHECK_SFD;
reg [`DCMAC__C10_CTL_RX_DELETE_FCS_SZ:1] C10_CTL_RX_DELETE_FCS_REG = C10_CTL_RX_DELETE_FCS;
reg [`DCMAC__C10_CTL_RX_IGNORE_FCS_SZ:1] C10_CTL_RX_IGNORE_FCS_REG = C10_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C10_CTL_RX_IGNORE_INRANGE_SZ:1] C10_CTL_RX_IGNORE_INRANGE_REG = C10_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C10_CTL_RX_IS_CLAUSE_49_SZ:1] C10_CTL_RX_IS_CLAUSE_49_REG = C10_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C10_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C10_CTL_RX_MAX_PACKET_LEN_REG = C10_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C10_CTL_RX_PROCESS_LFI_SZ:1] C10_CTL_RX_PROCESS_LFI_REG = C10_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C10_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C10_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C10_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C10_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C10_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C10_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C10_CTL_TX_FCS_INS_ENABLE_SZ:1] C10_CTL_TX_FCS_INS_ENABLE_REG = C10_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C10_CTL_TX_IGNORE_FCS_SZ:1] C10_CTL_TX_IGNORE_FCS_REG = C10_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C10_CTL_TX_IPG_VALUE_SZ-1:0] C10_CTL_TX_IPG_VALUE_REG = C10_CTL_TX_IPG_VALUE;
reg [`DCMAC__C10_CTL_TX_SEND_IDLE_SZ:1] C10_CTL_TX_SEND_IDLE_REG = C10_CTL_TX_SEND_IDLE;
reg [`DCMAC__C10_CTL_TX_SEND_LFI_SZ:1] C10_CTL_TX_SEND_LFI_REG = C10_CTL_TX_SEND_LFI;
reg [`DCMAC__C10_CTL_TX_SEND_RFI_SZ:1] C10_CTL_TX_SEND_RFI_REG = C10_CTL_TX_SEND_RFI;
reg [`DCMAC__C11_CTL_RX_CHECK_PREAMBLE_SZ:1] C11_CTL_RX_CHECK_PREAMBLE_REG = C11_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C11_CTL_RX_CHECK_SFD_SZ:1] C11_CTL_RX_CHECK_SFD_REG = C11_CTL_RX_CHECK_SFD;
reg [`DCMAC__C11_CTL_RX_DELETE_FCS_SZ:1] C11_CTL_RX_DELETE_FCS_REG = C11_CTL_RX_DELETE_FCS;
reg [`DCMAC__C11_CTL_RX_IGNORE_FCS_SZ:1] C11_CTL_RX_IGNORE_FCS_REG = C11_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C11_CTL_RX_IGNORE_INRANGE_SZ:1] C11_CTL_RX_IGNORE_INRANGE_REG = C11_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C11_CTL_RX_IS_CLAUSE_49_SZ:1] C11_CTL_RX_IS_CLAUSE_49_REG = C11_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C11_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C11_CTL_RX_MAX_PACKET_LEN_REG = C11_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C11_CTL_RX_PROCESS_LFI_SZ:1] C11_CTL_RX_PROCESS_LFI_REG = C11_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C11_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C11_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C11_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C11_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C11_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C11_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C11_CTL_TX_FCS_INS_ENABLE_SZ:1] C11_CTL_TX_FCS_INS_ENABLE_REG = C11_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C11_CTL_TX_IGNORE_FCS_SZ:1] C11_CTL_TX_IGNORE_FCS_REG = C11_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C11_CTL_TX_IPG_VALUE_SZ-1:0] C11_CTL_TX_IPG_VALUE_REG = C11_CTL_TX_IPG_VALUE;
reg [`DCMAC__C11_CTL_TX_SEND_IDLE_SZ:1] C11_CTL_TX_SEND_IDLE_REG = C11_CTL_TX_SEND_IDLE;
reg [`DCMAC__C11_CTL_TX_SEND_LFI_SZ:1] C11_CTL_TX_SEND_LFI_REG = C11_CTL_TX_SEND_LFI;
reg [`DCMAC__C11_CTL_TX_SEND_RFI_SZ:1] C11_CTL_TX_SEND_RFI_REG = C11_CTL_TX_SEND_RFI;
reg [`DCMAC__C12_CTL_RX_CHECK_PREAMBLE_SZ:1] C12_CTL_RX_CHECK_PREAMBLE_REG = C12_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C12_CTL_RX_CHECK_SFD_SZ:1] C12_CTL_RX_CHECK_SFD_REG = C12_CTL_RX_CHECK_SFD;
reg [`DCMAC__C12_CTL_RX_DELETE_FCS_SZ:1] C12_CTL_RX_DELETE_FCS_REG = C12_CTL_RX_DELETE_FCS;
reg [`DCMAC__C12_CTL_RX_IGNORE_FCS_SZ:1] C12_CTL_RX_IGNORE_FCS_REG = C12_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C12_CTL_RX_IGNORE_INRANGE_SZ:1] C12_CTL_RX_IGNORE_INRANGE_REG = C12_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C12_CTL_RX_IS_CLAUSE_49_SZ:1] C12_CTL_RX_IS_CLAUSE_49_REG = C12_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C12_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C12_CTL_RX_MAX_PACKET_LEN_REG = C12_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C12_CTL_RX_PROCESS_LFI_SZ:1] C12_CTL_RX_PROCESS_LFI_REG = C12_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C12_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C12_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C12_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C12_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C12_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C12_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C12_CTL_TX_FCS_INS_ENABLE_SZ:1] C12_CTL_TX_FCS_INS_ENABLE_REG = C12_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C12_CTL_TX_IGNORE_FCS_SZ:1] C12_CTL_TX_IGNORE_FCS_REG = C12_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C12_CTL_TX_IPG_VALUE_SZ-1:0] C12_CTL_TX_IPG_VALUE_REG = C12_CTL_TX_IPG_VALUE;
reg [`DCMAC__C12_CTL_TX_SEND_IDLE_SZ:1] C12_CTL_TX_SEND_IDLE_REG = C12_CTL_TX_SEND_IDLE;
reg [`DCMAC__C12_CTL_TX_SEND_LFI_SZ:1] C12_CTL_TX_SEND_LFI_REG = C12_CTL_TX_SEND_LFI;
reg [`DCMAC__C12_CTL_TX_SEND_RFI_SZ:1] C12_CTL_TX_SEND_RFI_REG = C12_CTL_TX_SEND_RFI;
reg [`DCMAC__C13_CTL_RX_CHECK_PREAMBLE_SZ:1] C13_CTL_RX_CHECK_PREAMBLE_REG = C13_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C13_CTL_RX_CHECK_SFD_SZ:1] C13_CTL_RX_CHECK_SFD_REG = C13_CTL_RX_CHECK_SFD;
reg [`DCMAC__C13_CTL_RX_DELETE_FCS_SZ:1] C13_CTL_RX_DELETE_FCS_REG = C13_CTL_RX_DELETE_FCS;
reg [`DCMAC__C13_CTL_RX_IGNORE_FCS_SZ:1] C13_CTL_RX_IGNORE_FCS_REG = C13_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C13_CTL_RX_IGNORE_INRANGE_SZ:1] C13_CTL_RX_IGNORE_INRANGE_REG = C13_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C13_CTL_RX_IS_CLAUSE_49_SZ:1] C13_CTL_RX_IS_CLAUSE_49_REG = C13_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C13_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C13_CTL_RX_MAX_PACKET_LEN_REG = C13_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C13_CTL_RX_PROCESS_LFI_SZ:1] C13_CTL_RX_PROCESS_LFI_REG = C13_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C13_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C13_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C13_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C13_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C13_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C13_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C13_CTL_TX_FCS_INS_ENABLE_SZ:1] C13_CTL_TX_FCS_INS_ENABLE_REG = C13_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C13_CTL_TX_IGNORE_FCS_SZ:1] C13_CTL_TX_IGNORE_FCS_REG = C13_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C13_CTL_TX_IPG_VALUE_SZ-1:0] C13_CTL_TX_IPG_VALUE_REG = C13_CTL_TX_IPG_VALUE;
reg [`DCMAC__C13_CTL_TX_SEND_IDLE_SZ:1] C13_CTL_TX_SEND_IDLE_REG = C13_CTL_TX_SEND_IDLE;
reg [`DCMAC__C13_CTL_TX_SEND_LFI_SZ:1] C13_CTL_TX_SEND_LFI_REG = C13_CTL_TX_SEND_LFI;
reg [`DCMAC__C13_CTL_TX_SEND_RFI_SZ:1] C13_CTL_TX_SEND_RFI_REG = C13_CTL_TX_SEND_RFI;
reg [`DCMAC__C14_CTL_RX_CHECK_PREAMBLE_SZ:1] C14_CTL_RX_CHECK_PREAMBLE_REG = C14_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C14_CTL_RX_CHECK_SFD_SZ:1] C14_CTL_RX_CHECK_SFD_REG = C14_CTL_RX_CHECK_SFD;
reg [`DCMAC__C14_CTL_RX_DELETE_FCS_SZ:1] C14_CTL_RX_DELETE_FCS_REG = C14_CTL_RX_DELETE_FCS;
reg [`DCMAC__C14_CTL_RX_IGNORE_FCS_SZ:1] C14_CTL_RX_IGNORE_FCS_REG = C14_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C14_CTL_RX_IGNORE_INRANGE_SZ:1] C14_CTL_RX_IGNORE_INRANGE_REG = C14_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C14_CTL_RX_IS_CLAUSE_49_SZ:1] C14_CTL_RX_IS_CLAUSE_49_REG = C14_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C14_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C14_CTL_RX_MAX_PACKET_LEN_REG = C14_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C14_CTL_RX_PROCESS_LFI_SZ:1] C14_CTL_RX_PROCESS_LFI_REG = C14_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C14_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C14_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C14_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C14_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C14_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C14_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C14_CTL_TX_FCS_INS_ENABLE_SZ:1] C14_CTL_TX_FCS_INS_ENABLE_REG = C14_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C14_CTL_TX_IGNORE_FCS_SZ:1] C14_CTL_TX_IGNORE_FCS_REG = C14_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C14_CTL_TX_IPG_VALUE_SZ-1:0] C14_CTL_TX_IPG_VALUE_REG = C14_CTL_TX_IPG_VALUE;
reg [`DCMAC__C14_CTL_TX_SEND_IDLE_SZ:1] C14_CTL_TX_SEND_IDLE_REG = C14_CTL_TX_SEND_IDLE;
reg [`DCMAC__C14_CTL_TX_SEND_LFI_SZ:1] C14_CTL_TX_SEND_LFI_REG = C14_CTL_TX_SEND_LFI;
reg [`DCMAC__C14_CTL_TX_SEND_RFI_SZ:1] C14_CTL_TX_SEND_RFI_REG = C14_CTL_TX_SEND_RFI;
reg [`DCMAC__C15_CTL_RX_CHECK_PREAMBLE_SZ:1] C15_CTL_RX_CHECK_PREAMBLE_REG = C15_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C15_CTL_RX_CHECK_SFD_SZ:1] C15_CTL_RX_CHECK_SFD_REG = C15_CTL_RX_CHECK_SFD;
reg [`DCMAC__C15_CTL_RX_DELETE_FCS_SZ:1] C15_CTL_RX_DELETE_FCS_REG = C15_CTL_RX_DELETE_FCS;
reg [`DCMAC__C15_CTL_RX_IGNORE_FCS_SZ:1] C15_CTL_RX_IGNORE_FCS_REG = C15_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C15_CTL_RX_IGNORE_INRANGE_SZ:1] C15_CTL_RX_IGNORE_INRANGE_REG = C15_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C15_CTL_RX_IS_CLAUSE_49_SZ:1] C15_CTL_RX_IS_CLAUSE_49_REG = C15_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C15_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C15_CTL_RX_MAX_PACKET_LEN_REG = C15_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C15_CTL_RX_PROCESS_LFI_SZ:1] C15_CTL_RX_PROCESS_LFI_REG = C15_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C15_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C15_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C15_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C15_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C15_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C15_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C15_CTL_TX_FCS_INS_ENABLE_SZ:1] C15_CTL_TX_FCS_INS_ENABLE_REG = C15_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C15_CTL_TX_IGNORE_FCS_SZ:1] C15_CTL_TX_IGNORE_FCS_REG = C15_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C15_CTL_TX_IPG_VALUE_SZ-1:0] C15_CTL_TX_IPG_VALUE_REG = C15_CTL_TX_IPG_VALUE;
reg [`DCMAC__C15_CTL_TX_SEND_IDLE_SZ:1] C15_CTL_TX_SEND_IDLE_REG = C15_CTL_TX_SEND_IDLE;
reg [`DCMAC__C15_CTL_TX_SEND_LFI_SZ:1] C15_CTL_TX_SEND_LFI_REG = C15_CTL_TX_SEND_LFI;
reg [`DCMAC__C15_CTL_TX_SEND_RFI_SZ:1] C15_CTL_TX_SEND_RFI_REG = C15_CTL_TX_SEND_RFI;
reg [`DCMAC__C16_CTL_RX_CHECK_PREAMBLE_SZ:1] C16_CTL_RX_CHECK_PREAMBLE_REG = C16_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C16_CTL_RX_CHECK_SFD_SZ:1] C16_CTL_RX_CHECK_SFD_REG = C16_CTL_RX_CHECK_SFD;
reg [`DCMAC__C16_CTL_RX_DELETE_FCS_SZ:1] C16_CTL_RX_DELETE_FCS_REG = C16_CTL_RX_DELETE_FCS;
reg [`DCMAC__C16_CTL_RX_IGNORE_FCS_SZ:1] C16_CTL_RX_IGNORE_FCS_REG = C16_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C16_CTL_RX_IGNORE_INRANGE_SZ:1] C16_CTL_RX_IGNORE_INRANGE_REG = C16_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C16_CTL_RX_IS_CLAUSE_49_SZ:1] C16_CTL_RX_IS_CLAUSE_49_REG = C16_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C16_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C16_CTL_RX_MAX_PACKET_LEN_REG = C16_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C16_CTL_RX_PROCESS_LFI_SZ:1] C16_CTL_RX_PROCESS_LFI_REG = C16_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C16_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C16_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C16_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C16_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C16_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C16_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C16_CTL_TX_FCS_INS_ENABLE_SZ:1] C16_CTL_TX_FCS_INS_ENABLE_REG = C16_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C16_CTL_TX_IGNORE_FCS_SZ:1] C16_CTL_TX_IGNORE_FCS_REG = C16_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C16_CTL_TX_IPG_VALUE_SZ-1:0] C16_CTL_TX_IPG_VALUE_REG = C16_CTL_TX_IPG_VALUE;
reg [`DCMAC__C16_CTL_TX_SEND_IDLE_SZ:1] C16_CTL_TX_SEND_IDLE_REG = C16_CTL_TX_SEND_IDLE;
reg [`DCMAC__C16_CTL_TX_SEND_LFI_SZ:1] C16_CTL_TX_SEND_LFI_REG = C16_CTL_TX_SEND_LFI;
reg [`DCMAC__C16_CTL_TX_SEND_RFI_SZ:1] C16_CTL_TX_SEND_RFI_REG = C16_CTL_TX_SEND_RFI;
reg [`DCMAC__C17_CTL_RX_CHECK_PREAMBLE_SZ:1] C17_CTL_RX_CHECK_PREAMBLE_REG = C17_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C17_CTL_RX_CHECK_SFD_SZ:1] C17_CTL_RX_CHECK_SFD_REG = C17_CTL_RX_CHECK_SFD;
reg [`DCMAC__C17_CTL_RX_DELETE_FCS_SZ:1] C17_CTL_RX_DELETE_FCS_REG = C17_CTL_RX_DELETE_FCS;
reg [`DCMAC__C17_CTL_RX_IGNORE_FCS_SZ:1] C17_CTL_RX_IGNORE_FCS_REG = C17_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C17_CTL_RX_IGNORE_INRANGE_SZ:1] C17_CTL_RX_IGNORE_INRANGE_REG = C17_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C17_CTL_RX_IS_CLAUSE_49_SZ:1] C17_CTL_RX_IS_CLAUSE_49_REG = C17_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C17_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C17_CTL_RX_MAX_PACKET_LEN_REG = C17_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C17_CTL_RX_PROCESS_LFI_SZ:1] C17_CTL_RX_PROCESS_LFI_REG = C17_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C17_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C17_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C17_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C17_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C17_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C17_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C17_CTL_TX_FCS_INS_ENABLE_SZ:1] C17_CTL_TX_FCS_INS_ENABLE_REG = C17_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C17_CTL_TX_IGNORE_FCS_SZ:1] C17_CTL_TX_IGNORE_FCS_REG = C17_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C17_CTL_TX_IPG_VALUE_SZ-1:0] C17_CTL_TX_IPG_VALUE_REG = C17_CTL_TX_IPG_VALUE;
reg [`DCMAC__C17_CTL_TX_SEND_IDLE_SZ:1] C17_CTL_TX_SEND_IDLE_REG = C17_CTL_TX_SEND_IDLE;
reg [`DCMAC__C17_CTL_TX_SEND_LFI_SZ:1] C17_CTL_TX_SEND_LFI_REG = C17_CTL_TX_SEND_LFI;
reg [`DCMAC__C17_CTL_TX_SEND_RFI_SZ:1] C17_CTL_TX_SEND_RFI_REG = C17_CTL_TX_SEND_RFI;
reg [`DCMAC__C18_CTL_RX_CHECK_PREAMBLE_SZ:1] C18_CTL_RX_CHECK_PREAMBLE_REG = C18_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C18_CTL_RX_CHECK_SFD_SZ:1] C18_CTL_RX_CHECK_SFD_REG = C18_CTL_RX_CHECK_SFD;
reg [`DCMAC__C18_CTL_RX_DELETE_FCS_SZ:1] C18_CTL_RX_DELETE_FCS_REG = C18_CTL_RX_DELETE_FCS;
reg [`DCMAC__C18_CTL_RX_IGNORE_FCS_SZ:1] C18_CTL_RX_IGNORE_FCS_REG = C18_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C18_CTL_RX_IGNORE_INRANGE_SZ:1] C18_CTL_RX_IGNORE_INRANGE_REG = C18_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C18_CTL_RX_IS_CLAUSE_49_SZ:1] C18_CTL_RX_IS_CLAUSE_49_REG = C18_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C18_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C18_CTL_RX_MAX_PACKET_LEN_REG = C18_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C18_CTL_RX_PROCESS_LFI_SZ:1] C18_CTL_RX_PROCESS_LFI_REG = C18_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C18_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C18_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C18_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C18_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C18_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C18_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C18_CTL_TX_FCS_INS_ENABLE_SZ:1] C18_CTL_TX_FCS_INS_ENABLE_REG = C18_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C18_CTL_TX_IGNORE_FCS_SZ:1] C18_CTL_TX_IGNORE_FCS_REG = C18_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C18_CTL_TX_IPG_VALUE_SZ-1:0] C18_CTL_TX_IPG_VALUE_REG = C18_CTL_TX_IPG_VALUE;
reg [`DCMAC__C18_CTL_TX_SEND_IDLE_SZ:1] C18_CTL_TX_SEND_IDLE_REG = C18_CTL_TX_SEND_IDLE;
reg [`DCMAC__C18_CTL_TX_SEND_LFI_SZ:1] C18_CTL_TX_SEND_LFI_REG = C18_CTL_TX_SEND_LFI;
reg [`DCMAC__C18_CTL_TX_SEND_RFI_SZ:1] C18_CTL_TX_SEND_RFI_REG = C18_CTL_TX_SEND_RFI;
reg [`DCMAC__C19_CTL_RX_CHECK_PREAMBLE_SZ:1] C19_CTL_RX_CHECK_PREAMBLE_REG = C19_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C19_CTL_RX_CHECK_SFD_SZ:1] C19_CTL_RX_CHECK_SFD_REG = C19_CTL_RX_CHECK_SFD;
reg [`DCMAC__C19_CTL_RX_DELETE_FCS_SZ:1] C19_CTL_RX_DELETE_FCS_REG = C19_CTL_RX_DELETE_FCS;
reg [`DCMAC__C19_CTL_RX_IGNORE_FCS_SZ:1] C19_CTL_RX_IGNORE_FCS_REG = C19_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C19_CTL_RX_IGNORE_INRANGE_SZ:1] C19_CTL_RX_IGNORE_INRANGE_REG = C19_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C19_CTL_RX_IS_CLAUSE_49_SZ:1] C19_CTL_RX_IS_CLAUSE_49_REG = C19_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C19_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C19_CTL_RX_MAX_PACKET_LEN_REG = C19_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C19_CTL_RX_PROCESS_LFI_SZ:1] C19_CTL_RX_PROCESS_LFI_REG = C19_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C19_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C19_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C19_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C19_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C19_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C19_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C19_CTL_TX_FCS_INS_ENABLE_SZ:1] C19_CTL_TX_FCS_INS_ENABLE_REG = C19_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C19_CTL_TX_IGNORE_FCS_SZ:1] C19_CTL_TX_IGNORE_FCS_REG = C19_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C19_CTL_TX_IPG_VALUE_SZ-1:0] C19_CTL_TX_IPG_VALUE_REG = C19_CTL_TX_IPG_VALUE;
reg [`DCMAC__C19_CTL_TX_SEND_IDLE_SZ:1] C19_CTL_TX_SEND_IDLE_REG = C19_CTL_TX_SEND_IDLE;
reg [`DCMAC__C19_CTL_TX_SEND_LFI_SZ:1] C19_CTL_TX_SEND_LFI_REG = C19_CTL_TX_SEND_LFI;
reg [`DCMAC__C19_CTL_TX_SEND_RFI_SZ:1] C19_CTL_TX_SEND_RFI_REG = C19_CTL_TX_SEND_RFI;
reg [`DCMAC__C1_CTL_PCS_RX_TS_EN_SZ:1] C1_CTL_PCS_RX_TS_EN_REG = C1_CTL_PCS_RX_TS_EN;
reg [`DCMAC__C1_CTL_RX_CHECK_ACK_SZ:1] C1_CTL_RX_CHECK_ACK_REG = C1_CTL_RX_CHECK_ACK;
reg [`DCMAC__C1_CTL_RX_CHECK_ETYPE_GCP_SZ:1] C1_CTL_RX_CHECK_ETYPE_GCP_REG = C1_CTL_RX_CHECK_ETYPE_GCP;
reg [`DCMAC__C1_CTL_RX_CHECK_ETYPE_GPP_SZ:1] C1_CTL_RX_CHECK_ETYPE_GPP_REG = C1_CTL_RX_CHECK_ETYPE_GPP;
reg [`DCMAC__C1_CTL_RX_CHECK_ETYPE_PCP_SZ:1] C1_CTL_RX_CHECK_ETYPE_PCP_REG = C1_CTL_RX_CHECK_ETYPE_PCP;
reg [`DCMAC__C1_CTL_RX_CHECK_ETYPE_PPP_SZ:1] C1_CTL_RX_CHECK_ETYPE_PPP_REG = C1_CTL_RX_CHECK_ETYPE_PPP;
reg [`DCMAC__C1_CTL_RX_CHECK_MCAST_GCP_SZ:1] C1_CTL_RX_CHECK_MCAST_GCP_REG = C1_CTL_RX_CHECK_MCAST_GCP;
reg [`DCMAC__C1_CTL_RX_CHECK_MCAST_GPP_SZ:1] C1_CTL_RX_CHECK_MCAST_GPP_REG = C1_CTL_RX_CHECK_MCAST_GPP;
reg [`DCMAC__C1_CTL_RX_CHECK_MCAST_PCP_SZ:1] C1_CTL_RX_CHECK_MCAST_PCP_REG = C1_CTL_RX_CHECK_MCAST_PCP;
reg [`DCMAC__C1_CTL_RX_CHECK_MCAST_PPP_SZ:1] C1_CTL_RX_CHECK_MCAST_PPP_REG = C1_CTL_RX_CHECK_MCAST_PPP;
reg [`DCMAC__C1_CTL_RX_CHECK_OPCODE_GCP_SZ:1] C1_CTL_RX_CHECK_OPCODE_GCP_REG = C1_CTL_RX_CHECK_OPCODE_GCP;
reg [`DCMAC__C1_CTL_RX_CHECK_OPCODE_GPP_SZ:1] C1_CTL_RX_CHECK_OPCODE_GPP_REG = C1_CTL_RX_CHECK_OPCODE_GPP;
reg [`DCMAC__C1_CTL_RX_CHECK_OPCODE_PCP_SZ:1] C1_CTL_RX_CHECK_OPCODE_PCP_REG = C1_CTL_RX_CHECK_OPCODE_PCP;
reg [`DCMAC__C1_CTL_RX_CHECK_OPCODE_PPP_SZ:1] C1_CTL_RX_CHECK_OPCODE_PPP_REG = C1_CTL_RX_CHECK_OPCODE_PPP;
reg [`DCMAC__C1_CTL_RX_CHECK_PREAMBLE_SZ:1] C1_CTL_RX_CHECK_PREAMBLE_REG = C1_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C1_CTL_RX_CHECK_SA_GCP_SZ:1] C1_CTL_RX_CHECK_SA_GCP_REG = C1_CTL_RX_CHECK_SA_GCP;
reg [`DCMAC__C1_CTL_RX_CHECK_SA_GPP_SZ:1] C1_CTL_RX_CHECK_SA_GPP_REG = C1_CTL_RX_CHECK_SA_GPP;
reg [`DCMAC__C1_CTL_RX_CHECK_SA_PCP_SZ:1] C1_CTL_RX_CHECK_SA_PCP_REG = C1_CTL_RX_CHECK_SA_PCP;
reg [`DCMAC__C1_CTL_RX_CHECK_SA_PPP_SZ:1] C1_CTL_RX_CHECK_SA_PPP_REG = C1_CTL_RX_CHECK_SA_PPP;
reg [`DCMAC__C1_CTL_RX_CHECK_SFD_SZ:1] C1_CTL_RX_CHECK_SFD_REG = C1_CTL_RX_CHECK_SFD;
reg [`DCMAC__C1_CTL_RX_CHECK_UCAST_GCP_SZ:1] C1_CTL_RX_CHECK_UCAST_GCP_REG = C1_CTL_RX_CHECK_UCAST_GCP;
reg [`DCMAC__C1_CTL_RX_CHECK_UCAST_GPP_SZ:1] C1_CTL_RX_CHECK_UCAST_GPP_REG = C1_CTL_RX_CHECK_UCAST_GPP;
reg [`DCMAC__C1_CTL_RX_CHECK_UCAST_PCP_SZ:1] C1_CTL_RX_CHECK_UCAST_PCP_REG = C1_CTL_RX_CHECK_UCAST_PCP;
reg [`DCMAC__C1_CTL_RX_CHECK_UCAST_PPP_SZ:1] C1_CTL_RX_CHECK_UCAST_PPP_REG = C1_CTL_RX_CHECK_UCAST_PPP;
reg [`DCMAC__C1_CTL_RX_DEGRADE_ACT_THRESH_SZ-1:0] C1_CTL_RX_DEGRADE_ACT_THRESH_REG = C1_CTL_RX_DEGRADE_ACT_THRESH;
reg [`DCMAC__C1_CTL_RX_DEGRADE_DEACT_THRESH_SZ-1:0] C1_CTL_RX_DEGRADE_DEACT_THRESH_REG = C1_CTL_RX_DEGRADE_DEACT_THRESH;
reg [`DCMAC__C1_CTL_RX_DEGRADE_ENABLE_SZ:1] C1_CTL_RX_DEGRADE_ENABLE_REG = C1_CTL_RX_DEGRADE_ENABLE;
reg [`DCMAC__C1_CTL_RX_DEGRADE_INTERVAL_SZ-1:0] C1_CTL_RX_DEGRADE_INTERVAL_REG = C1_CTL_RX_DEGRADE_INTERVAL;
reg [`DCMAC__C1_CTL_RX_DELETE_FCS_SZ:1] C1_CTL_RX_DELETE_FCS_REG = C1_CTL_RX_DELETE_FCS;
reg [`DCMAC__C1_CTL_RX_ENABLE_GCP_SZ:1] C1_CTL_RX_ENABLE_GCP_REG = C1_CTL_RX_ENABLE_GCP;
reg [`DCMAC__C1_CTL_RX_ENABLE_GPP_SZ:1] C1_CTL_RX_ENABLE_GPP_REG = C1_CTL_RX_ENABLE_GPP;
reg [`DCMAC__C1_CTL_RX_ENABLE_PCP_SZ:1] C1_CTL_RX_ENABLE_PCP_REG = C1_CTL_RX_ENABLE_PCP;
reg [`DCMAC__C1_CTL_RX_ENABLE_PPP_SZ:1] C1_CTL_RX_ENABLE_PPP_REG = C1_CTL_RX_ENABLE_PPP;
reg [`DCMAC__C1_CTL_RX_ETYPE_GCP_SZ-1:0] C1_CTL_RX_ETYPE_GCP_REG = C1_CTL_RX_ETYPE_GCP;
reg [`DCMAC__C1_CTL_RX_ETYPE_GPP_SZ-1:0] C1_CTL_RX_ETYPE_GPP_REG = C1_CTL_RX_ETYPE_GPP;
reg [`DCMAC__C1_CTL_RX_ETYPE_PCP_SZ-1:0] C1_CTL_RX_ETYPE_PCP_REG = C1_CTL_RX_ETYPE_PCP;
reg [`DCMAC__C1_CTL_RX_ETYPE_PPP_SZ-1:0] C1_CTL_RX_ETYPE_PPP_REG = C1_CTL_RX_ETYPE_PPP;
reg [`DCMAC__C1_CTL_RX_FEC_ALIGNMENT_BYPASS_SZ:1] C1_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = C1_CTL_RX_FEC_ALIGNMENT_BYPASS;
reg [`DCMAC__C1_CTL_RX_FEC_BYPASS_CORRECTION_SZ:1] C1_CTL_RX_FEC_BYPASS_CORRECTION_REG = C1_CTL_RX_FEC_BYPASS_CORRECTION;
reg [`DCMAC__C1_CTL_RX_FEC_BYPASS_INDICATION_SZ:1] C1_CTL_RX_FEC_BYPASS_INDICATION_REG = C1_CTL_RX_FEC_BYPASS_INDICATION;
reg [`DCMAC__C1_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_SZ:1] C1_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = C1_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
reg [`DCMAC__C1_CTL_RX_FEC_MODE_SZ-1:0] C1_CTL_RX_FEC_MODE_REG = C1_CTL_RX_FEC_MODE;
reg [`DCMAC__C1_CTL_RX_FEC_TRANSCODE_BYPASS_SZ:1] C1_CTL_RX_FEC_TRANSCODE_BYPASS_REG = C1_CTL_RX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C1_CTL_RX_FEC_TRANSCODE_CLAUSE49_SZ:1] C1_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = C1_CTL_RX_FEC_TRANSCODE_CLAUSE49;
reg [`DCMAC__C1_CTL_RX_FLEXIF_PCS_WIDE_MODE_SZ:1] C1_CTL_RX_FLEXIF_PCS_WIDE_MODE_REG = C1_CTL_RX_FLEXIF_PCS_WIDE_MODE;
reg [`DCMAC__C1_CTL_RX_FLEXIF_SELECT_SZ-1:0] C1_CTL_RX_FLEXIF_SELECT_REG = C1_CTL_RX_FLEXIF_SELECT;
reg [`DCMAC__C1_CTL_RX_FORWARD_CONTROL_SZ:1] C1_CTL_RX_FORWARD_CONTROL_REG = C1_CTL_RX_FORWARD_CONTROL;
reg [`DCMAC__C1_CTL_RX_IGNORE_FCS_SZ:1] C1_CTL_RX_IGNORE_FCS_REG = C1_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C1_CTL_RX_IGNORE_INRANGE_SZ:1] C1_CTL_RX_IGNORE_INRANGE_REG = C1_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C1_CTL_RX_IS_CLAUSE_49_SZ:1] C1_CTL_RX_IS_CLAUSE_49_REG = C1_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C1_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C1_CTL_RX_MAX_PACKET_LEN_REG = C1_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C1_CTL_RX_OPCODE_GPP_SZ-1:0] C1_CTL_RX_OPCODE_GPP_REG = C1_CTL_RX_OPCODE_GPP;
reg [`DCMAC__C1_CTL_RX_OPCODE_MAX_GCP_SZ-1:0] C1_CTL_RX_OPCODE_MAX_GCP_REG = C1_CTL_RX_OPCODE_MAX_GCP;
reg [`DCMAC__C1_CTL_RX_OPCODE_MAX_PCP_SZ-1:0] C1_CTL_RX_OPCODE_MAX_PCP_REG = C1_CTL_RX_OPCODE_MAX_PCP;
reg [`DCMAC__C1_CTL_RX_OPCODE_MIN_GCP_SZ-1:0] C1_CTL_RX_OPCODE_MIN_GCP_REG = C1_CTL_RX_OPCODE_MIN_GCP;
reg [`DCMAC__C1_CTL_RX_OPCODE_MIN_PCP_SZ-1:0] C1_CTL_RX_OPCODE_MIN_PCP_REG = C1_CTL_RX_OPCODE_MIN_PCP;
reg [`DCMAC__C1_CTL_RX_OPCODE_PPP_SZ-1:0] C1_CTL_RX_OPCODE_PPP_REG = C1_CTL_RX_OPCODE_PPP;
reg [`DCMAC__C1_CTL_RX_PAUSE_DA_MCAST_SZ-1:0] C1_CTL_RX_PAUSE_DA_MCAST_REG = C1_CTL_RX_PAUSE_DA_MCAST;
reg [`DCMAC__C1_CTL_RX_PAUSE_DA_UCAST_SZ-1:0] C1_CTL_RX_PAUSE_DA_UCAST_REG = C1_CTL_RX_PAUSE_DA_UCAST;
reg [`DCMAC__C1_CTL_RX_PAUSE_SA_SZ-1:0] C1_CTL_RX_PAUSE_SA_REG = C1_CTL_RX_PAUSE_SA;
reg [`DCMAC__C1_CTL_RX_PMA_LANE_MUX_SZ-1:0] C1_CTL_RX_PMA_LANE_MUX_REG = C1_CTL_RX_PMA_LANE_MUX;
reg [`DCMAC__C1_CTL_RX_PROCESS_LFI_SZ:1] C1_CTL_RX_PROCESS_LFI_REG = C1_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C1_CTL_RX_PTP_LATENCY_ADJUST_SZ-1:0] C1_CTL_RX_PTP_LATENCY_ADJUST_REG = C1_CTL_RX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C1_CTL_RX_PTP_ST_OFFSET_SZ-1:0] C1_CTL_RX_PTP_ST_OFFSET_REG = C1_CTL_RX_PTP_ST_OFFSET;
reg [`DCMAC__C1_CTL_RX_TEST_PATTERN_SZ:1] C1_CTL_RX_TEST_PATTERN_REG = C1_CTL_RX_TEST_PATTERN;
reg [`DCMAC__C1_CTL_RX_TICK_REG_MODE_SEL_SZ:1] C1_CTL_RX_TICK_REG_MODE_SEL_REG = C1_CTL_RX_TICK_REG_MODE_SEL;
reg [`DCMAC__C1_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C1_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C1_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C1_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C1_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = C1_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C1_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C1_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C1_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C1_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C1_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C1_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C1_CTL_TX_DA_GPP_SZ-1:0] C1_CTL_TX_DA_GPP_REG = C1_CTL_TX_DA_GPP;
reg [`DCMAC__C1_CTL_TX_DA_PPP_SZ-1:0] C1_CTL_TX_DA_PPP_REG = C1_CTL_TX_DA_PPP;
reg [`DCMAC__C1_CTL_TX_ETHERTYPE_GPP_SZ-1:0] C1_CTL_TX_ETHERTYPE_GPP_REG = C1_CTL_TX_ETHERTYPE_GPP;
reg [`DCMAC__C1_CTL_TX_ETHERTYPE_PPP_SZ-1:0] C1_CTL_TX_ETHERTYPE_PPP_REG = C1_CTL_TX_ETHERTYPE_PPP;
reg [`DCMAC__C1_CTL_TX_FCS_INS_ENABLE_SZ:1] C1_CTL_TX_FCS_INS_ENABLE_REG = C1_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C1_CTL_TX_FEC_FOUR_LANE_PMD_SZ:1] C1_CTL_TX_FEC_FOUR_LANE_PMD_REG = C1_CTL_TX_FEC_FOUR_LANE_PMD;
reg [`DCMAC__C1_CTL_TX_FEC_MODE_SZ-1:0] C1_CTL_TX_FEC_MODE_REG = C1_CTL_TX_FEC_MODE;
reg [`DCMAC__C1_CTL_TX_FEC_TRANSCODE_BYPASS_SZ:1] C1_CTL_TX_FEC_TRANSCODE_BYPASS_REG = C1_CTL_TX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C1_CTL_TX_FLEXIF_AM_MODE_SZ:1] C1_CTL_TX_FLEXIF_AM_MODE_REG = C1_CTL_TX_FLEXIF_AM_MODE;
reg [`DCMAC__C1_CTL_TX_FLEXIF_PCS_WIDE_MODE_SZ:1] C1_CTL_TX_FLEXIF_PCS_WIDE_MODE_REG = C1_CTL_TX_FLEXIF_PCS_WIDE_MODE;
reg [`DCMAC__C1_CTL_TX_FLEXIF_SELECT_SZ-1:0] C1_CTL_TX_FLEXIF_SELECT_REG = C1_CTL_TX_FLEXIF_SELECT;
reg [`DCMAC__C1_CTL_TX_IGNORE_FCS_SZ:1] C1_CTL_TX_IGNORE_FCS_REG = C1_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C1_CTL_TX_IPG_VALUE_SZ-1:0] C1_CTL_TX_IPG_VALUE_REG = C1_CTL_TX_IPG_VALUE;
reg [`DCMAC__C1_CTL_TX_OPCODE_GPP_SZ-1:0] C1_CTL_TX_OPCODE_GPP_REG = C1_CTL_TX_OPCODE_GPP;
reg [`DCMAC__C1_CTL_TX_OPCODE_PPP_SZ-1:0] C1_CTL_TX_OPCODE_PPP_REG = C1_CTL_TX_OPCODE_PPP;
reg [`DCMAC__C1_CTL_TX_PAUSE_QUANTA0_SZ-1:0] C1_CTL_TX_PAUSE_QUANTA0_REG = C1_CTL_TX_PAUSE_QUANTA0;
reg [`DCMAC__C1_CTL_TX_PAUSE_QUANTA1_SZ-1:0] C1_CTL_TX_PAUSE_QUANTA1_REG = C1_CTL_TX_PAUSE_QUANTA1;
reg [`DCMAC__C1_CTL_TX_PAUSE_QUANTA2_SZ-1:0] C1_CTL_TX_PAUSE_QUANTA2_REG = C1_CTL_TX_PAUSE_QUANTA2;
reg [`DCMAC__C1_CTL_TX_PAUSE_QUANTA3_SZ-1:0] C1_CTL_TX_PAUSE_QUANTA3_REG = C1_CTL_TX_PAUSE_QUANTA3;
reg [`DCMAC__C1_CTL_TX_PAUSE_QUANTA4_SZ-1:0] C1_CTL_TX_PAUSE_QUANTA4_REG = C1_CTL_TX_PAUSE_QUANTA4;
reg [`DCMAC__C1_CTL_TX_PAUSE_QUANTA5_SZ-1:0] C1_CTL_TX_PAUSE_QUANTA5_REG = C1_CTL_TX_PAUSE_QUANTA5;
reg [`DCMAC__C1_CTL_TX_PAUSE_QUANTA6_SZ-1:0] C1_CTL_TX_PAUSE_QUANTA6_REG = C1_CTL_TX_PAUSE_QUANTA6;
reg [`DCMAC__C1_CTL_TX_PAUSE_QUANTA7_SZ-1:0] C1_CTL_TX_PAUSE_QUANTA7_REG = C1_CTL_TX_PAUSE_QUANTA7;
reg [`DCMAC__C1_CTL_TX_PAUSE_QUANTA8_SZ-1:0] C1_CTL_TX_PAUSE_QUANTA8_REG = C1_CTL_TX_PAUSE_QUANTA8;
reg [`DCMAC__C1_CTL_TX_PAUSE_REFRESH_TIMER_SZ-1:0] C1_CTL_TX_PAUSE_REFRESH_TIMER_REG = C1_CTL_TX_PAUSE_REFRESH_TIMER;
reg [`DCMAC__C1_CTL_TX_PMA_LANE_MUX_SZ-1:0] C1_CTL_TX_PMA_LANE_MUX_REG = C1_CTL_TX_PMA_LANE_MUX;
reg [`DCMAC__C1_CTL_TX_PTP_1STEP_ENABLE_SZ:1] C1_CTL_TX_PTP_1STEP_ENABLE_REG = C1_CTL_TX_PTP_1STEP_ENABLE;
reg [`DCMAC__C1_CTL_TX_PTP_LATENCY_ADJUST_SZ-1:0] C1_CTL_TX_PTP_LATENCY_ADJUST_REG = C1_CTL_TX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C1_CTL_TX_PTP_SAT_ENABLE_SZ-1:0] C1_CTL_TX_PTP_SAT_ENABLE_REG = C1_CTL_TX_PTP_SAT_ENABLE;
reg [`DCMAC__C1_CTL_TX_PTP_ST_OFFSET_SZ-1:0] C1_CTL_TX_PTP_ST_OFFSET_REG = C1_CTL_TX_PTP_ST_OFFSET;
reg [`DCMAC__C1_CTL_TX_SA_GPP_SZ-1:0] C1_CTL_TX_SA_GPP_REG = C1_CTL_TX_SA_GPP;
reg [`DCMAC__C1_CTL_TX_SA_PPP_SZ-1:0] C1_CTL_TX_SA_PPP_REG = C1_CTL_TX_SA_PPP;
reg [`DCMAC__C1_CTL_TX_SEND_IDLE_SZ:1] C1_CTL_TX_SEND_IDLE_REG = C1_CTL_TX_SEND_IDLE;
reg [`DCMAC__C1_CTL_TX_SEND_LFI_SZ:1] C1_CTL_TX_SEND_LFI_REG = C1_CTL_TX_SEND_LFI;
reg [`DCMAC__C1_CTL_TX_SEND_RFI_SZ:1] C1_CTL_TX_SEND_RFI_REG = C1_CTL_TX_SEND_RFI;
reg [`DCMAC__C1_CTL_TX_TICK_REG_MODE_SEL_SZ:1] C1_CTL_TX_TICK_REG_MODE_SEL_REG = C1_CTL_TX_TICK_REG_MODE_SEL;
reg [`DCMAC__C1_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C1_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C1_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C1_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C1_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = C1_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C20_CTL_RX_CHECK_PREAMBLE_SZ:1] C20_CTL_RX_CHECK_PREAMBLE_REG = C20_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C20_CTL_RX_CHECK_SFD_SZ:1] C20_CTL_RX_CHECK_SFD_REG = C20_CTL_RX_CHECK_SFD;
reg [`DCMAC__C20_CTL_RX_DELETE_FCS_SZ:1] C20_CTL_RX_DELETE_FCS_REG = C20_CTL_RX_DELETE_FCS;
reg [`DCMAC__C20_CTL_RX_IGNORE_FCS_SZ:1] C20_CTL_RX_IGNORE_FCS_REG = C20_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C20_CTL_RX_IGNORE_INRANGE_SZ:1] C20_CTL_RX_IGNORE_INRANGE_REG = C20_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C20_CTL_RX_IS_CLAUSE_49_SZ:1] C20_CTL_RX_IS_CLAUSE_49_REG = C20_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C20_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C20_CTL_RX_MAX_PACKET_LEN_REG = C20_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C20_CTL_RX_PROCESS_LFI_SZ:1] C20_CTL_RX_PROCESS_LFI_REG = C20_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C20_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C20_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C20_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C20_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C20_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C20_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C20_CTL_TX_FCS_INS_ENABLE_SZ:1] C20_CTL_TX_FCS_INS_ENABLE_REG = C20_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C20_CTL_TX_IGNORE_FCS_SZ:1] C20_CTL_TX_IGNORE_FCS_REG = C20_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C20_CTL_TX_IPG_VALUE_SZ-1:0] C20_CTL_TX_IPG_VALUE_REG = C20_CTL_TX_IPG_VALUE;
reg [`DCMAC__C20_CTL_TX_SEND_IDLE_SZ:1] C20_CTL_TX_SEND_IDLE_REG = C20_CTL_TX_SEND_IDLE;
reg [`DCMAC__C20_CTL_TX_SEND_LFI_SZ:1] C20_CTL_TX_SEND_LFI_REG = C20_CTL_TX_SEND_LFI;
reg [`DCMAC__C20_CTL_TX_SEND_RFI_SZ:1] C20_CTL_TX_SEND_RFI_REG = C20_CTL_TX_SEND_RFI;
reg [`DCMAC__C21_CTL_RX_CHECK_PREAMBLE_SZ:1] C21_CTL_RX_CHECK_PREAMBLE_REG = C21_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C21_CTL_RX_CHECK_SFD_SZ:1] C21_CTL_RX_CHECK_SFD_REG = C21_CTL_RX_CHECK_SFD;
reg [`DCMAC__C21_CTL_RX_DELETE_FCS_SZ:1] C21_CTL_RX_DELETE_FCS_REG = C21_CTL_RX_DELETE_FCS;
reg [`DCMAC__C21_CTL_RX_IGNORE_FCS_SZ:1] C21_CTL_RX_IGNORE_FCS_REG = C21_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C21_CTL_RX_IGNORE_INRANGE_SZ:1] C21_CTL_RX_IGNORE_INRANGE_REG = C21_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C21_CTL_RX_IS_CLAUSE_49_SZ:1] C21_CTL_RX_IS_CLAUSE_49_REG = C21_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C21_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C21_CTL_RX_MAX_PACKET_LEN_REG = C21_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C21_CTL_RX_PROCESS_LFI_SZ:1] C21_CTL_RX_PROCESS_LFI_REG = C21_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C21_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C21_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C21_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C21_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C21_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C21_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C21_CTL_TX_FCS_INS_ENABLE_SZ:1] C21_CTL_TX_FCS_INS_ENABLE_REG = C21_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C21_CTL_TX_IGNORE_FCS_SZ:1] C21_CTL_TX_IGNORE_FCS_REG = C21_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C21_CTL_TX_IPG_VALUE_SZ-1:0] C21_CTL_TX_IPG_VALUE_REG = C21_CTL_TX_IPG_VALUE;
reg [`DCMAC__C21_CTL_TX_SEND_IDLE_SZ:1] C21_CTL_TX_SEND_IDLE_REG = C21_CTL_TX_SEND_IDLE;
reg [`DCMAC__C21_CTL_TX_SEND_LFI_SZ:1] C21_CTL_TX_SEND_LFI_REG = C21_CTL_TX_SEND_LFI;
reg [`DCMAC__C21_CTL_TX_SEND_RFI_SZ:1] C21_CTL_TX_SEND_RFI_REG = C21_CTL_TX_SEND_RFI;
reg [`DCMAC__C22_CTL_RX_CHECK_PREAMBLE_SZ:1] C22_CTL_RX_CHECK_PREAMBLE_REG = C22_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C22_CTL_RX_CHECK_SFD_SZ:1] C22_CTL_RX_CHECK_SFD_REG = C22_CTL_RX_CHECK_SFD;
reg [`DCMAC__C22_CTL_RX_DELETE_FCS_SZ:1] C22_CTL_RX_DELETE_FCS_REG = C22_CTL_RX_DELETE_FCS;
reg [`DCMAC__C22_CTL_RX_IGNORE_FCS_SZ:1] C22_CTL_RX_IGNORE_FCS_REG = C22_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C22_CTL_RX_IGNORE_INRANGE_SZ:1] C22_CTL_RX_IGNORE_INRANGE_REG = C22_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C22_CTL_RX_IS_CLAUSE_49_SZ:1] C22_CTL_RX_IS_CLAUSE_49_REG = C22_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C22_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C22_CTL_RX_MAX_PACKET_LEN_REG = C22_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C22_CTL_RX_PROCESS_LFI_SZ:1] C22_CTL_RX_PROCESS_LFI_REG = C22_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C22_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C22_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C22_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C22_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C22_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C22_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C22_CTL_TX_FCS_INS_ENABLE_SZ:1] C22_CTL_TX_FCS_INS_ENABLE_REG = C22_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C22_CTL_TX_IGNORE_FCS_SZ:1] C22_CTL_TX_IGNORE_FCS_REG = C22_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C22_CTL_TX_IPG_VALUE_SZ-1:0] C22_CTL_TX_IPG_VALUE_REG = C22_CTL_TX_IPG_VALUE;
reg [`DCMAC__C22_CTL_TX_SEND_IDLE_SZ:1] C22_CTL_TX_SEND_IDLE_REG = C22_CTL_TX_SEND_IDLE;
reg [`DCMAC__C22_CTL_TX_SEND_LFI_SZ:1] C22_CTL_TX_SEND_LFI_REG = C22_CTL_TX_SEND_LFI;
reg [`DCMAC__C22_CTL_TX_SEND_RFI_SZ:1] C22_CTL_TX_SEND_RFI_REG = C22_CTL_TX_SEND_RFI;
reg [`DCMAC__C23_CTL_RX_CHECK_PREAMBLE_SZ:1] C23_CTL_RX_CHECK_PREAMBLE_REG = C23_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C23_CTL_RX_CHECK_SFD_SZ:1] C23_CTL_RX_CHECK_SFD_REG = C23_CTL_RX_CHECK_SFD;
reg [`DCMAC__C23_CTL_RX_DELETE_FCS_SZ:1] C23_CTL_RX_DELETE_FCS_REG = C23_CTL_RX_DELETE_FCS;
reg [`DCMAC__C23_CTL_RX_IGNORE_FCS_SZ:1] C23_CTL_RX_IGNORE_FCS_REG = C23_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C23_CTL_RX_IGNORE_INRANGE_SZ:1] C23_CTL_RX_IGNORE_INRANGE_REG = C23_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C23_CTL_RX_IS_CLAUSE_49_SZ:1] C23_CTL_RX_IS_CLAUSE_49_REG = C23_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C23_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C23_CTL_RX_MAX_PACKET_LEN_REG = C23_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C23_CTL_RX_PROCESS_LFI_SZ:1] C23_CTL_RX_PROCESS_LFI_REG = C23_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C23_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C23_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C23_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C23_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C23_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C23_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C23_CTL_TX_FCS_INS_ENABLE_SZ:1] C23_CTL_TX_FCS_INS_ENABLE_REG = C23_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C23_CTL_TX_IGNORE_FCS_SZ:1] C23_CTL_TX_IGNORE_FCS_REG = C23_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C23_CTL_TX_IPG_VALUE_SZ-1:0] C23_CTL_TX_IPG_VALUE_REG = C23_CTL_TX_IPG_VALUE;
reg [`DCMAC__C23_CTL_TX_SEND_IDLE_SZ:1] C23_CTL_TX_SEND_IDLE_REG = C23_CTL_TX_SEND_IDLE;
reg [`DCMAC__C23_CTL_TX_SEND_LFI_SZ:1] C23_CTL_TX_SEND_LFI_REG = C23_CTL_TX_SEND_LFI;
reg [`DCMAC__C23_CTL_TX_SEND_RFI_SZ:1] C23_CTL_TX_SEND_RFI_REG = C23_CTL_TX_SEND_RFI;
reg [`DCMAC__C24_CTL_RX_CHECK_PREAMBLE_SZ:1] C24_CTL_RX_CHECK_PREAMBLE_REG = C24_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C24_CTL_RX_CHECK_SFD_SZ:1] C24_CTL_RX_CHECK_SFD_REG = C24_CTL_RX_CHECK_SFD;
reg [`DCMAC__C24_CTL_RX_DELETE_FCS_SZ:1] C24_CTL_RX_DELETE_FCS_REG = C24_CTL_RX_DELETE_FCS;
reg [`DCMAC__C24_CTL_RX_IGNORE_FCS_SZ:1] C24_CTL_RX_IGNORE_FCS_REG = C24_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C24_CTL_RX_IGNORE_INRANGE_SZ:1] C24_CTL_RX_IGNORE_INRANGE_REG = C24_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C24_CTL_RX_IS_CLAUSE_49_SZ:1] C24_CTL_RX_IS_CLAUSE_49_REG = C24_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C24_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C24_CTL_RX_MAX_PACKET_LEN_REG = C24_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C24_CTL_RX_PROCESS_LFI_SZ:1] C24_CTL_RX_PROCESS_LFI_REG = C24_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C24_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C24_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C24_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C24_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C24_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C24_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C24_CTL_TX_FCS_INS_ENABLE_SZ:1] C24_CTL_TX_FCS_INS_ENABLE_REG = C24_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C24_CTL_TX_IGNORE_FCS_SZ:1] C24_CTL_TX_IGNORE_FCS_REG = C24_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C24_CTL_TX_IPG_VALUE_SZ-1:0] C24_CTL_TX_IPG_VALUE_REG = C24_CTL_TX_IPG_VALUE;
reg [`DCMAC__C24_CTL_TX_SEND_IDLE_SZ:1] C24_CTL_TX_SEND_IDLE_REG = C24_CTL_TX_SEND_IDLE;
reg [`DCMAC__C24_CTL_TX_SEND_LFI_SZ:1] C24_CTL_TX_SEND_LFI_REG = C24_CTL_TX_SEND_LFI;
reg [`DCMAC__C24_CTL_TX_SEND_RFI_SZ:1] C24_CTL_TX_SEND_RFI_REG = C24_CTL_TX_SEND_RFI;
reg [`DCMAC__C25_CTL_RX_CHECK_PREAMBLE_SZ:1] C25_CTL_RX_CHECK_PREAMBLE_REG = C25_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C25_CTL_RX_CHECK_SFD_SZ:1] C25_CTL_RX_CHECK_SFD_REG = C25_CTL_RX_CHECK_SFD;
reg [`DCMAC__C25_CTL_RX_DELETE_FCS_SZ:1] C25_CTL_RX_DELETE_FCS_REG = C25_CTL_RX_DELETE_FCS;
reg [`DCMAC__C25_CTL_RX_IGNORE_FCS_SZ:1] C25_CTL_RX_IGNORE_FCS_REG = C25_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C25_CTL_RX_IGNORE_INRANGE_SZ:1] C25_CTL_RX_IGNORE_INRANGE_REG = C25_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C25_CTL_RX_IS_CLAUSE_49_SZ:1] C25_CTL_RX_IS_CLAUSE_49_REG = C25_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C25_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C25_CTL_RX_MAX_PACKET_LEN_REG = C25_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C25_CTL_RX_PROCESS_LFI_SZ:1] C25_CTL_RX_PROCESS_LFI_REG = C25_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C25_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C25_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C25_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C25_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C25_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C25_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C25_CTL_TX_FCS_INS_ENABLE_SZ:1] C25_CTL_TX_FCS_INS_ENABLE_REG = C25_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C25_CTL_TX_IGNORE_FCS_SZ:1] C25_CTL_TX_IGNORE_FCS_REG = C25_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C25_CTL_TX_IPG_VALUE_SZ-1:0] C25_CTL_TX_IPG_VALUE_REG = C25_CTL_TX_IPG_VALUE;
reg [`DCMAC__C25_CTL_TX_SEND_IDLE_SZ:1] C25_CTL_TX_SEND_IDLE_REG = C25_CTL_TX_SEND_IDLE;
reg [`DCMAC__C25_CTL_TX_SEND_LFI_SZ:1] C25_CTL_TX_SEND_LFI_REG = C25_CTL_TX_SEND_LFI;
reg [`DCMAC__C25_CTL_TX_SEND_RFI_SZ:1] C25_CTL_TX_SEND_RFI_REG = C25_CTL_TX_SEND_RFI;
reg [`DCMAC__C26_CTL_RX_CHECK_PREAMBLE_SZ:1] C26_CTL_RX_CHECK_PREAMBLE_REG = C26_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C26_CTL_RX_CHECK_SFD_SZ:1] C26_CTL_RX_CHECK_SFD_REG = C26_CTL_RX_CHECK_SFD;
reg [`DCMAC__C26_CTL_RX_DELETE_FCS_SZ:1] C26_CTL_RX_DELETE_FCS_REG = C26_CTL_RX_DELETE_FCS;
reg [`DCMAC__C26_CTL_RX_IGNORE_FCS_SZ:1] C26_CTL_RX_IGNORE_FCS_REG = C26_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C26_CTL_RX_IGNORE_INRANGE_SZ:1] C26_CTL_RX_IGNORE_INRANGE_REG = C26_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C26_CTL_RX_IS_CLAUSE_49_SZ:1] C26_CTL_RX_IS_CLAUSE_49_REG = C26_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C26_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C26_CTL_RX_MAX_PACKET_LEN_REG = C26_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C26_CTL_RX_PROCESS_LFI_SZ:1] C26_CTL_RX_PROCESS_LFI_REG = C26_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C26_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C26_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C26_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C26_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C26_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C26_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C26_CTL_TX_FCS_INS_ENABLE_SZ:1] C26_CTL_TX_FCS_INS_ENABLE_REG = C26_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C26_CTL_TX_IGNORE_FCS_SZ:1] C26_CTL_TX_IGNORE_FCS_REG = C26_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C26_CTL_TX_IPG_VALUE_SZ-1:0] C26_CTL_TX_IPG_VALUE_REG = C26_CTL_TX_IPG_VALUE;
reg [`DCMAC__C26_CTL_TX_SEND_IDLE_SZ:1] C26_CTL_TX_SEND_IDLE_REG = C26_CTL_TX_SEND_IDLE;
reg [`DCMAC__C26_CTL_TX_SEND_LFI_SZ:1] C26_CTL_TX_SEND_LFI_REG = C26_CTL_TX_SEND_LFI;
reg [`DCMAC__C26_CTL_TX_SEND_RFI_SZ:1] C26_CTL_TX_SEND_RFI_REG = C26_CTL_TX_SEND_RFI;
reg [`DCMAC__C27_CTL_RX_CHECK_PREAMBLE_SZ:1] C27_CTL_RX_CHECK_PREAMBLE_REG = C27_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C27_CTL_RX_CHECK_SFD_SZ:1] C27_CTL_RX_CHECK_SFD_REG = C27_CTL_RX_CHECK_SFD;
reg [`DCMAC__C27_CTL_RX_DELETE_FCS_SZ:1] C27_CTL_RX_DELETE_FCS_REG = C27_CTL_RX_DELETE_FCS;
reg [`DCMAC__C27_CTL_RX_IGNORE_FCS_SZ:1] C27_CTL_RX_IGNORE_FCS_REG = C27_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C27_CTL_RX_IGNORE_INRANGE_SZ:1] C27_CTL_RX_IGNORE_INRANGE_REG = C27_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C27_CTL_RX_IS_CLAUSE_49_SZ:1] C27_CTL_RX_IS_CLAUSE_49_REG = C27_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C27_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C27_CTL_RX_MAX_PACKET_LEN_REG = C27_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C27_CTL_RX_PROCESS_LFI_SZ:1] C27_CTL_RX_PROCESS_LFI_REG = C27_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C27_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C27_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C27_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C27_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C27_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C27_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C27_CTL_TX_FCS_INS_ENABLE_SZ:1] C27_CTL_TX_FCS_INS_ENABLE_REG = C27_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C27_CTL_TX_IGNORE_FCS_SZ:1] C27_CTL_TX_IGNORE_FCS_REG = C27_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C27_CTL_TX_IPG_VALUE_SZ-1:0] C27_CTL_TX_IPG_VALUE_REG = C27_CTL_TX_IPG_VALUE;
reg [`DCMAC__C27_CTL_TX_SEND_IDLE_SZ:1] C27_CTL_TX_SEND_IDLE_REG = C27_CTL_TX_SEND_IDLE;
reg [`DCMAC__C27_CTL_TX_SEND_LFI_SZ:1] C27_CTL_TX_SEND_LFI_REG = C27_CTL_TX_SEND_LFI;
reg [`DCMAC__C27_CTL_TX_SEND_RFI_SZ:1] C27_CTL_TX_SEND_RFI_REG = C27_CTL_TX_SEND_RFI;
reg [`DCMAC__C28_CTL_RX_CHECK_PREAMBLE_SZ:1] C28_CTL_RX_CHECK_PREAMBLE_REG = C28_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C28_CTL_RX_CHECK_SFD_SZ:1] C28_CTL_RX_CHECK_SFD_REG = C28_CTL_RX_CHECK_SFD;
reg [`DCMAC__C28_CTL_RX_DELETE_FCS_SZ:1] C28_CTL_RX_DELETE_FCS_REG = C28_CTL_RX_DELETE_FCS;
reg [`DCMAC__C28_CTL_RX_IGNORE_FCS_SZ:1] C28_CTL_RX_IGNORE_FCS_REG = C28_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C28_CTL_RX_IGNORE_INRANGE_SZ:1] C28_CTL_RX_IGNORE_INRANGE_REG = C28_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C28_CTL_RX_IS_CLAUSE_49_SZ:1] C28_CTL_RX_IS_CLAUSE_49_REG = C28_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C28_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C28_CTL_RX_MAX_PACKET_LEN_REG = C28_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C28_CTL_RX_PROCESS_LFI_SZ:1] C28_CTL_RX_PROCESS_LFI_REG = C28_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C28_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C28_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C28_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C28_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C28_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C28_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C28_CTL_TX_FCS_INS_ENABLE_SZ:1] C28_CTL_TX_FCS_INS_ENABLE_REG = C28_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C28_CTL_TX_IGNORE_FCS_SZ:1] C28_CTL_TX_IGNORE_FCS_REG = C28_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C28_CTL_TX_IPG_VALUE_SZ-1:0] C28_CTL_TX_IPG_VALUE_REG = C28_CTL_TX_IPG_VALUE;
reg [`DCMAC__C28_CTL_TX_SEND_IDLE_SZ:1] C28_CTL_TX_SEND_IDLE_REG = C28_CTL_TX_SEND_IDLE;
reg [`DCMAC__C28_CTL_TX_SEND_LFI_SZ:1] C28_CTL_TX_SEND_LFI_REG = C28_CTL_TX_SEND_LFI;
reg [`DCMAC__C28_CTL_TX_SEND_RFI_SZ:1] C28_CTL_TX_SEND_RFI_REG = C28_CTL_TX_SEND_RFI;
reg [`DCMAC__C29_CTL_RX_CHECK_PREAMBLE_SZ:1] C29_CTL_RX_CHECK_PREAMBLE_REG = C29_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C29_CTL_RX_CHECK_SFD_SZ:1] C29_CTL_RX_CHECK_SFD_REG = C29_CTL_RX_CHECK_SFD;
reg [`DCMAC__C29_CTL_RX_DELETE_FCS_SZ:1] C29_CTL_RX_DELETE_FCS_REG = C29_CTL_RX_DELETE_FCS;
reg [`DCMAC__C29_CTL_RX_IGNORE_FCS_SZ:1] C29_CTL_RX_IGNORE_FCS_REG = C29_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C29_CTL_RX_IGNORE_INRANGE_SZ:1] C29_CTL_RX_IGNORE_INRANGE_REG = C29_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C29_CTL_RX_IS_CLAUSE_49_SZ:1] C29_CTL_RX_IS_CLAUSE_49_REG = C29_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C29_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C29_CTL_RX_MAX_PACKET_LEN_REG = C29_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C29_CTL_RX_PROCESS_LFI_SZ:1] C29_CTL_RX_PROCESS_LFI_REG = C29_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C29_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C29_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C29_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C29_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C29_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C29_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C29_CTL_TX_FCS_INS_ENABLE_SZ:1] C29_CTL_TX_FCS_INS_ENABLE_REG = C29_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C29_CTL_TX_IGNORE_FCS_SZ:1] C29_CTL_TX_IGNORE_FCS_REG = C29_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C29_CTL_TX_IPG_VALUE_SZ-1:0] C29_CTL_TX_IPG_VALUE_REG = C29_CTL_TX_IPG_VALUE;
reg [`DCMAC__C29_CTL_TX_SEND_IDLE_SZ:1] C29_CTL_TX_SEND_IDLE_REG = C29_CTL_TX_SEND_IDLE;
reg [`DCMAC__C29_CTL_TX_SEND_LFI_SZ:1] C29_CTL_TX_SEND_LFI_REG = C29_CTL_TX_SEND_LFI;
reg [`DCMAC__C29_CTL_TX_SEND_RFI_SZ:1] C29_CTL_TX_SEND_RFI_REG = C29_CTL_TX_SEND_RFI;
reg [`DCMAC__C2_CTL_PCS_RX_TS_EN_SZ:1] C2_CTL_PCS_RX_TS_EN_REG = C2_CTL_PCS_RX_TS_EN;
reg [`DCMAC__C2_CTL_RX_CHECK_ACK_SZ:1] C2_CTL_RX_CHECK_ACK_REG = C2_CTL_RX_CHECK_ACK;
reg [`DCMAC__C2_CTL_RX_CHECK_ETYPE_GCP_SZ:1] C2_CTL_RX_CHECK_ETYPE_GCP_REG = C2_CTL_RX_CHECK_ETYPE_GCP;
reg [`DCMAC__C2_CTL_RX_CHECK_ETYPE_GPP_SZ:1] C2_CTL_RX_CHECK_ETYPE_GPP_REG = C2_CTL_RX_CHECK_ETYPE_GPP;
reg [`DCMAC__C2_CTL_RX_CHECK_ETYPE_PCP_SZ:1] C2_CTL_RX_CHECK_ETYPE_PCP_REG = C2_CTL_RX_CHECK_ETYPE_PCP;
reg [`DCMAC__C2_CTL_RX_CHECK_ETYPE_PPP_SZ:1] C2_CTL_RX_CHECK_ETYPE_PPP_REG = C2_CTL_RX_CHECK_ETYPE_PPP;
reg [`DCMAC__C2_CTL_RX_CHECK_MCAST_GCP_SZ:1] C2_CTL_RX_CHECK_MCAST_GCP_REG = C2_CTL_RX_CHECK_MCAST_GCP;
reg [`DCMAC__C2_CTL_RX_CHECK_MCAST_GPP_SZ:1] C2_CTL_RX_CHECK_MCAST_GPP_REG = C2_CTL_RX_CHECK_MCAST_GPP;
reg [`DCMAC__C2_CTL_RX_CHECK_MCAST_PCP_SZ:1] C2_CTL_RX_CHECK_MCAST_PCP_REG = C2_CTL_RX_CHECK_MCAST_PCP;
reg [`DCMAC__C2_CTL_RX_CHECK_MCAST_PPP_SZ:1] C2_CTL_RX_CHECK_MCAST_PPP_REG = C2_CTL_RX_CHECK_MCAST_PPP;
reg [`DCMAC__C2_CTL_RX_CHECK_OPCODE_GCP_SZ:1] C2_CTL_RX_CHECK_OPCODE_GCP_REG = C2_CTL_RX_CHECK_OPCODE_GCP;
reg [`DCMAC__C2_CTL_RX_CHECK_OPCODE_GPP_SZ:1] C2_CTL_RX_CHECK_OPCODE_GPP_REG = C2_CTL_RX_CHECK_OPCODE_GPP;
reg [`DCMAC__C2_CTL_RX_CHECK_OPCODE_PCP_SZ:1] C2_CTL_RX_CHECK_OPCODE_PCP_REG = C2_CTL_RX_CHECK_OPCODE_PCP;
reg [`DCMAC__C2_CTL_RX_CHECK_OPCODE_PPP_SZ:1] C2_CTL_RX_CHECK_OPCODE_PPP_REG = C2_CTL_RX_CHECK_OPCODE_PPP;
reg [`DCMAC__C2_CTL_RX_CHECK_PREAMBLE_SZ:1] C2_CTL_RX_CHECK_PREAMBLE_REG = C2_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C2_CTL_RX_CHECK_SA_GCP_SZ:1] C2_CTL_RX_CHECK_SA_GCP_REG = C2_CTL_RX_CHECK_SA_GCP;
reg [`DCMAC__C2_CTL_RX_CHECK_SA_GPP_SZ:1] C2_CTL_RX_CHECK_SA_GPP_REG = C2_CTL_RX_CHECK_SA_GPP;
reg [`DCMAC__C2_CTL_RX_CHECK_SA_PCP_SZ:1] C2_CTL_RX_CHECK_SA_PCP_REG = C2_CTL_RX_CHECK_SA_PCP;
reg [`DCMAC__C2_CTL_RX_CHECK_SA_PPP_SZ:1] C2_CTL_RX_CHECK_SA_PPP_REG = C2_CTL_RX_CHECK_SA_PPP;
reg [`DCMAC__C2_CTL_RX_CHECK_SFD_SZ:1] C2_CTL_RX_CHECK_SFD_REG = C2_CTL_RX_CHECK_SFD;
reg [`DCMAC__C2_CTL_RX_CHECK_UCAST_GCP_SZ:1] C2_CTL_RX_CHECK_UCAST_GCP_REG = C2_CTL_RX_CHECK_UCAST_GCP;
reg [`DCMAC__C2_CTL_RX_CHECK_UCAST_GPP_SZ:1] C2_CTL_RX_CHECK_UCAST_GPP_REG = C2_CTL_RX_CHECK_UCAST_GPP;
reg [`DCMAC__C2_CTL_RX_CHECK_UCAST_PCP_SZ:1] C2_CTL_RX_CHECK_UCAST_PCP_REG = C2_CTL_RX_CHECK_UCAST_PCP;
reg [`DCMAC__C2_CTL_RX_CHECK_UCAST_PPP_SZ:1] C2_CTL_RX_CHECK_UCAST_PPP_REG = C2_CTL_RX_CHECK_UCAST_PPP;
reg C2_CTL_RX_DATA_RATE_REG = C2_CTL_RX_DATA_RATE;
reg [`DCMAC__C2_CTL_RX_DEGRADE_ACT_THRESH_SZ-1:0] C2_CTL_RX_DEGRADE_ACT_THRESH_REG = C2_CTL_RX_DEGRADE_ACT_THRESH;
reg [`DCMAC__C2_CTL_RX_DEGRADE_DEACT_THRESH_SZ-1:0] C2_CTL_RX_DEGRADE_DEACT_THRESH_REG = C2_CTL_RX_DEGRADE_DEACT_THRESH;
reg [`DCMAC__C2_CTL_RX_DEGRADE_ENABLE_SZ:1] C2_CTL_RX_DEGRADE_ENABLE_REG = C2_CTL_RX_DEGRADE_ENABLE;
reg [`DCMAC__C2_CTL_RX_DEGRADE_INTERVAL_SZ-1:0] C2_CTL_RX_DEGRADE_INTERVAL_REG = C2_CTL_RX_DEGRADE_INTERVAL;
reg [`DCMAC__C2_CTL_RX_DELETE_FCS_SZ:1] C2_CTL_RX_DELETE_FCS_REG = C2_CTL_RX_DELETE_FCS;
reg [`DCMAC__C2_CTL_RX_ENABLE_GCP_SZ:1] C2_CTL_RX_ENABLE_GCP_REG = C2_CTL_RX_ENABLE_GCP;
reg [`DCMAC__C2_CTL_RX_ENABLE_GPP_SZ:1] C2_CTL_RX_ENABLE_GPP_REG = C2_CTL_RX_ENABLE_GPP;
reg [`DCMAC__C2_CTL_RX_ENABLE_PCP_SZ:1] C2_CTL_RX_ENABLE_PCP_REG = C2_CTL_RX_ENABLE_PCP;
reg [`DCMAC__C2_CTL_RX_ENABLE_PPP_SZ:1] C2_CTL_RX_ENABLE_PPP_REG = C2_CTL_RX_ENABLE_PPP;
reg [`DCMAC__C2_CTL_RX_ETYPE_GCP_SZ-1:0] C2_CTL_RX_ETYPE_GCP_REG = C2_CTL_RX_ETYPE_GCP;
reg [`DCMAC__C2_CTL_RX_ETYPE_GPP_SZ-1:0] C2_CTL_RX_ETYPE_GPP_REG = C2_CTL_RX_ETYPE_GPP;
reg [`DCMAC__C2_CTL_RX_ETYPE_PCP_SZ-1:0] C2_CTL_RX_ETYPE_PCP_REG = C2_CTL_RX_ETYPE_PCP;
reg [`DCMAC__C2_CTL_RX_ETYPE_PPP_SZ-1:0] C2_CTL_RX_ETYPE_PPP_REG = C2_CTL_RX_ETYPE_PPP;
reg [`DCMAC__C2_CTL_RX_FEC_ALIGNMENT_BYPASS_SZ:1] C2_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = C2_CTL_RX_FEC_ALIGNMENT_BYPASS;
reg [`DCMAC__C2_CTL_RX_FEC_BYPASS_CORRECTION_SZ:1] C2_CTL_RX_FEC_BYPASS_CORRECTION_REG = C2_CTL_RX_FEC_BYPASS_CORRECTION;
reg [`DCMAC__C2_CTL_RX_FEC_BYPASS_INDICATION_SZ:1] C2_CTL_RX_FEC_BYPASS_INDICATION_REG = C2_CTL_RX_FEC_BYPASS_INDICATION;
reg [`DCMAC__C2_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_SZ:1] C2_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = C2_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
reg [`DCMAC__C2_CTL_RX_FEC_MODE_SZ-1:0] C2_CTL_RX_FEC_MODE_REG = C2_CTL_RX_FEC_MODE;
reg [`DCMAC__C2_CTL_RX_FEC_TRANSCODE_BYPASS_SZ:1] C2_CTL_RX_FEC_TRANSCODE_BYPASS_REG = C2_CTL_RX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C2_CTL_RX_FEC_TRANSCODE_CLAUSE49_SZ:1] C2_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = C2_CTL_RX_FEC_TRANSCODE_CLAUSE49;
reg [`DCMAC__C2_CTL_RX_FLEXIF_PCS_WIDE_MODE_SZ:1] C2_CTL_RX_FLEXIF_PCS_WIDE_MODE_REG = C2_CTL_RX_FLEXIF_PCS_WIDE_MODE;
reg [`DCMAC__C2_CTL_RX_FLEXIF_SELECT_SZ-1:0] C2_CTL_RX_FLEXIF_SELECT_REG = C2_CTL_RX_FLEXIF_SELECT;
reg [`DCMAC__C2_CTL_RX_FORWARD_CONTROL_SZ:1] C2_CTL_RX_FORWARD_CONTROL_REG = C2_CTL_RX_FORWARD_CONTROL;
reg [`DCMAC__C2_CTL_RX_IGNORE_FCS_SZ:1] C2_CTL_RX_IGNORE_FCS_REG = C2_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C2_CTL_RX_IGNORE_INRANGE_SZ:1] C2_CTL_RX_IGNORE_INRANGE_REG = C2_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C2_CTL_RX_IS_CLAUSE_49_SZ:1] C2_CTL_RX_IS_CLAUSE_49_REG = C2_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C2_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C2_CTL_RX_MAX_PACKET_LEN_REG = C2_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C2_CTL_RX_OPCODE_GPP_SZ-1:0] C2_CTL_RX_OPCODE_GPP_REG = C2_CTL_RX_OPCODE_GPP;
reg [`DCMAC__C2_CTL_RX_OPCODE_MAX_GCP_SZ-1:0] C2_CTL_RX_OPCODE_MAX_GCP_REG = C2_CTL_RX_OPCODE_MAX_GCP;
reg [`DCMAC__C2_CTL_RX_OPCODE_MAX_PCP_SZ-1:0] C2_CTL_RX_OPCODE_MAX_PCP_REG = C2_CTL_RX_OPCODE_MAX_PCP;
reg [`DCMAC__C2_CTL_RX_OPCODE_MIN_GCP_SZ-1:0] C2_CTL_RX_OPCODE_MIN_GCP_REG = C2_CTL_RX_OPCODE_MIN_GCP;
reg [`DCMAC__C2_CTL_RX_OPCODE_MIN_PCP_SZ-1:0] C2_CTL_RX_OPCODE_MIN_PCP_REG = C2_CTL_RX_OPCODE_MIN_PCP;
reg [`DCMAC__C2_CTL_RX_OPCODE_PPP_SZ-1:0] C2_CTL_RX_OPCODE_PPP_REG = C2_CTL_RX_OPCODE_PPP;
reg [`DCMAC__C2_CTL_RX_PAUSE_DA_MCAST_SZ-1:0] C2_CTL_RX_PAUSE_DA_MCAST_REG = C2_CTL_RX_PAUSE_DA_MCAST;
reg [`DCMAC__C2_CTL_RX_PAUSE_DA_UCAST_SZ-1:0] C2_CTL_RX_PAUSE_DA_UCAST_REG = C2_CTL_RX_PAUSE_DA_UCAST;
reg [`DCMAC__C2_CTL_RX_PAUSE_SA_SZ-1:0] C2_CTL_RX_PAUSE_SA_REG = C2_CTL_RX_PAUSE_SA;
reg [`DCMAC__C2_CTL_RX_PMA_LANE_MUX_SZ-1:0] C2_CTL_RX_PMA_LANE_MUX_REG = C2_CTL_RX_PMA_LANE_MUX;
reg [`DCMAC__C2_CTL_RX_PROCESS_LFI_SZ:1] C2_CTL_RX_PROCESS_LFI_REG = C2_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C2_CTL_RX_PTP_LATENCY_ADJUST_SZ-1:0] C2_CTL_RX_PTP_LATENCY_ADJUST_REG = C2_CTL_RX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C2_CTL_RX_PTP_ST_OFFSET_SZ-1:0] C2_CTL_RX_PTP_ST_OFFSET_REG = C2_CTL_RX_PTP_ST_OFFSET;
reg [`DCMAC__C2_CTL_RX_TEST_PATTERN_SZ:1] C2_CTL_RX_TEST_PATTERN_REG = C2_CTL_RX_TEST_PATTERN;
reg [`DCMAC__C2_CTL_RX_TICK_REG_MODE_SEL_SZ:1] C2_CTL_RX_TICK_REG_MODE_SEL_REG = C2_CTL_RX_TICK_REG_MODE_SEL;
reg [`DCMAC__C2_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C2_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C2_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C2_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C2_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = C2_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C2_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE_SZ:1] C2_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE_REG = C2_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE;
reg [`DCMAC__C2_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C2_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C2_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C2_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C2_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C2_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg C2_CTL_TX_DATA_RATE_REG = C2_CTL_TX_DATA_RATE;
reg [`DCMAC__C2_CTL_TX_DA_GPP_SZ-1:0] C2_CTL_TX_DA_GPP_REG = C2_CTL_TX_DA_GPP;
reg [`DCMAC__C2_CTL_TX_DA_PPP_SZ-1:0] C2_CTL_TX_DA_PPP_REG = C2_CTL_TX_DA_PPP;
reg [`DCMAC__C2_CTL_TX_ETHERTYPE_GPP_SZ-1:0] C2_CTL_TX_ETHERTYPE_GPP_REG = C2_CTL_TX_ETHERTYPE_GPP;
reg [`DCMAC__C2_CTL_TX_ETHERTYPE_PPP_SZ-1:0] C2_CTL_TX_ETHERTYPE_PPP_REG = C2_CTL_TX_ETHERTYPE_PPP;
reg [`DCMAC__C2_CTL_TX_FCS_INS_ENABLE_SZ:1] C2_CTL_TX_FCS_INS_ENABLE_REG = C2_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C2_CTL_TX_FEC_FOUR_LANE_PMD_SZ:1] C2_CTL_TX_FEC_FOUR_LANE_PMD_REG = C2_CTL_TX_FEC_FOUR_LANE_PMD;
reg [`DCMAC__C2_CTL_TX_FEC_MODE_SZ-1:0] C2_CTL_TX_FEC_MODE_REG = C2_CTL_TX_FEC_MODE;
reg [`DCMAC__C2_CTL_TX_FEC_TRANSCODE_BYPASS_SZ:1] C2_CTL_TX_FEC_TRANSCODE_BYPASS_REG = C2_CTL_TX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C2_CTL_TX_FLEXIF_AM_MODE_SZ:1] C2_CTL_TX_FLEXIF_AM_MODE_REG = C2_CTL_TX_FLEXIF_AM_MODE;
reg [`DCMAC__C2_CTL_TX_FLEXIF_PCS_WIDE_MODE_SZ:1] C2_CTL_TX_FLEXIF_PCS_WIDE_MODE_REG = C2_CTL_TX_FLEXIF_PCS_WIDE_MODE;
reg [`DCMAC__C2_CTL_TX_FLEXIF_SELECT_SZ-1:0] C2_CTL_TX_FLEXIF_SELECT_REG = C2_CTL_TX_FLEXIF_SELECT;
reg [`DCMAC__C2_CTL_TX_IGNORE_FCS_SZ:1] C2_CTL_TX_IGNORE_FCS_REG = C2_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C2_CTL_TX_IPG_VALUE_SZ-1:0] C2_CTL_TX_IPG_VALUE_REG = C2_CTL_TX_IPG_VALUE;
reg [`DCMAC__C2_CTL_TX_OPCODE_GPP_SZ-1:0] C2_CTL_TX_OPCODE_GPP_REG = C2_CTL_TX_OPCODE_GPP;
reg [`DCMAC__C2_CTL_TX_OPCODE_PPP_SZ-1:0] C2_CTL_TX_OPCODE_PPP_REG = C2_CTL_TX_OPCODE_PPP;
reg [`DCMAC__C2_CTL_TX_PAUSE_QUANTA0_SZ-1:0] C2_CTL_TX_PAUSE_QUANTA0_REG = C2_CTL_TX_PAUSE_QUANTA0;
reg [`DCMAC__C2_CTL_TX_PAUSE_QUANTA1_SZ-1:0] C2_CTL_TX_PAUSE_QUANTA1_REG = C2_CTL_TX_PAUSE_QUANTA1;
reg [`DCMAC__C2_CTL_TX_PAUSE_QUANTA2_SZ-1:0] C2_CTL_TX_PAUSE_QUANTA2_REG = C2_CTL_TX_PAUSE_QUANTA2;
reg [`DCMAC__C2_CTL_TX_PAUSE_QUANTA3_SZ-1:0] C2_CTL_TX_PAUSE_QUANTA3_REG = C2_CTL_TX_PAUSE_QUANTA3;
reg [`DCMAC__C2_CTL_TX_PAUSE_QUANTA4_SZ-1:0] C2_CTL_TX_PAUSE_QUANTA4_REG = C2_CTL_TX_PAUSE_QUANTA4;
reg [`DCMAC__C2_CTL_TX_PAUSE_QUANTA5_SZ-1:0] C2_CTL_TX_PAUSE_QUANTA5_REG = C2_CTL_TX_PAUSE_QUANTA5;
reg [`DCMAC__C2_CTL_TX_PAUSE_QUANTA6_SZ-1:0] C2_CTL_TX_PAUSE_QUANTA6_REG = C2_CTL_TX_PAUSE_QUANTA6;
reg [`DCMAC__C2_CTL_TX_PAUSE_QUANTA7_SZ-1:0] C2_CTL_TX_PAUSE_QUANTA7_REG = C2_CTL_TX_PAUSE_QUANTA7;
reg [`DCMAC__C2_CTL_TX_PAUSE_QUANTA8_SZ-1:0] C2_CTL_TX_PAUSE_QUANTA8_REG = C2_CTL_TX_PAUSE_QUANTA8;
reg [`DCMAC__C2_CTL_TX_PAUSE_REFRESH_TIMER_SZ-1:0] C2_CTL_TX_PAUSE_REFRESH_TIMER_REG = C2_CTL_TX_PAUSE_REFRESH_TIMER;
reg [`DCMAC__C2_CTL_TX_PMA_LANE_MUX_SZ-1:0] C2_CTL_TX_PMA_LANE_MUX_REG = C2_CTL_TX_PMA_LANE_MUX;
reg [`DCMAC__C2_CTL_TX_PTP_1STEP_ENABLE_SZ:1] C2_CTL_TX_PTP_1STEP_ENABLE_REG = C2_CTL_TX_PTP_1STEP_ENABLE;
reg [`DCMAC__C2_CTL_TX_PTP_LATENCY_ADJUST_SZ-1:0] C2_CTL_TX_PTP_LATENCY_ADJUST_REG = C2_CTL_TX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C2_CTL_TX_PTP_SAT_ENABLE_SZ-1:0] C2_CTL_TX_PTP_SAT_ENABLE_REG = C2_CTL_TX_PTP_SAT_ENABLE;
reg [`DCMAC__C2_CTL_TX_PTP_ST_OFFSET_SZ-1:0] C2_CTL_TX_PTP_ST_OFFSET_REG = C2_CTL_TX_PTP_ST_OFFSET;
reg [`DCMAC__C2_CTL_TX_SA_GPP_SZ-1:0] C2_CTL_TX_SA_GPP_REG = C2_CTL_TX_SA_GPP;
reg [`DCMAC__C2_CTL_TX_SA_PPP_SZ-1:0] C2_CTL_TX_SA_PPP_REG = C2_CTL_TX_SA_PPP;
reg [`DCMAC__C2_CTL_TX_SEND_IDLE_SZ:1] C2_CTL_TX_SEND_IDLE_REG = C2_CTL_TX_SEND_IDLE;
reg [`DCMAC__C2_CTL_TX_SEND_LFI_SZ:1] C2_CTL_TX_SEND_LFI_REG = C2_CTL_TX_SEND_LFI;
reg [`DCMAC__C2_CTL_TX_SEND_RFI_SZ:1] C2_CTL_TX_SEND_RFI_REG = C2_CTL_TX_SEND_RFI;
reg [`DCMAC__C2_CTL_TX_TICK_REG_MODE_SEL_SZ:1] C2_CTL_TX_TICK_REG_MODE_SEL_REG = C2_CTL_TX_TICK_REG_MODE_SEL;
reg [`DCMAC__C2_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C2_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C2_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C2_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C2_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = C2_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C30_CTL_RX_CHECK_PREAMBLE_SZ:1] C30_CTL_RX_CHECK_PREAMBLE_REG = C30_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C30_CTL_RX_CHECK_SFD_SZ:1] C30_CTL_RX_CHECK_SFD_REG = C30_CTL_RX_CHECK_SFD;
reg [`DCMAC__C30_CTL_RX_DELETE_FCS_SZ:1] C30_CTL_RX_DELETE_FCS_REG = C30_CTL_RX_DELETE_FCS;
reg [`DCMAC__C30_CTL_RX_IGNORE_FCS_SZ:1] C30_CTL_RX_IGNORE_FCS_REG = C30_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C30_CTL_RX_IGNORE_INRANGE_SZ:1] C30_CTL_RX_IGNORE_INRANGE_REG = C30_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C30_CTL_RX_IS_CLAUSE_49_SZ:1] C30_CTL_RX_IS_CLAUSE_49_REG = C30_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C30_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C30_CTL_RX_MAX_PACKET_LEN_REG = C30_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C30_CTL_RX_PROCESS_LFI_SZ:1] C30_CTL_RX_PROCESS_LFI_REG = C30_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C30_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C30_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C30_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C30_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C30_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C30_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C30_CTL_TX_FCS_INS_ENABLE_SZ:1] C30_CTL_TX_FCS_INS_ENABLE_REG = C30_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C30_CTL_TX_IGNORE_FCS_SZ:1] C30_CTL_TX_IGNORE_FCS_REG = C30_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C30_CTL_TX_IPG_VALUE_SZ-1:0] C30_CTL_TX_IPG_VALUE_REG = C30_CTL_TX_IPG_VALUE;
reg [`DCMAC__C30_CTL_TX_SEND_IDLE_SZ:1] C30_CTL_TX_SEND_IDLE_REG = C30_CTL_TX_SEND_IDLE;
reg [`DCMAC__C30_CTL_TX_SEND_LFI_SZ:1] C30_CTL_TX_SEND_LFI_REG = C30_CTL_TX_SEND_LFI;
reg [`DCMAC__C30_CTL_TX_SEND_RFI_SZ:1] C30_CTL_TX_SEND_RFI_REG = C30_CTL_TX_SEND_RFI;
reg [`DCMAC__C31_CTL_RX_CHECK_PREAMBLE_SZ:1] C31_CTL_RX_CHECK_PREAMBLE_REG = C31_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C31_CTL_RX_CHECK_SFD_SZ:1] C31_CTL_RX_CHECK_SFD_REG = C31_CTL_RX_CHECK_SFD;
reg [`DCMAC__C31_CTL_RX_DELETE_FCS_SZ:1] C31_CTL_RX_DELETE_FCS_REG = C31_CTL_RX_DELETE_FCS;
reg [`DCMAC__C31_CTL_RX_IGNORE_FCS_SZ:1] C31_CTL_RX_IGNORE_FCS_REG = C31_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C31_CTL_RX_IGNORE_INRANGE_SZ:1] C31_CTL_RX_IGNORE_INRANGE_REG = C31_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C31_CTL_RX_IS_CLAUSE_49_SZ:1] C31_CTL_RX_IS_CLAUSE_49_REG = C31_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C31_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C31_CTL_RX_MAX_PACKET_LEN_REG = C31_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C31_CTL_RX_PROCESS_LFI_SZ:1] C31_CTL_RX_PROCESS_LFI_REG = C31_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C31_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C31_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C31_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C31_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C31_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C31_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C31_CTL_TX_FCS_INS_ENABLE_SZ:1] C31_CTL_TX_FCS_INS_ENABLE_REG = C31_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C31_CTL_TX_IGNORE_FCS_SZ:1] C31_CTL_TX_IGNORE_FCS_REG = C31_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C31_CTL_TX_IPG_VALUE_SZ-1:0] C31_CTL_TX_IPG_VALUE_REG = C31_CTL_TX_IPG_VALUE;
reg [`DCMAC__C31_CTL_TX_SEND_IDLE_SZ:1] C31_CTL_TX_SEND_IDLE_REG = C31_CTL_TX_SEND_IDLE;
reg [`DCMAC__C31_CTL_TX_SEND_LFI_SZ:1] C31_CTL_TX_SEND_LFI_REG = C31_CTL_TX_SEND_LFI;
reg [`DCMAC__C31_CTL_TX_SEND_RFI_SZ:1] C31_CTL_TX_SEND_RFI_REG = C31_CTL_TX_SEND_RFI;
reg [`DCMAC__C32_CTL_RX_CHECK_PREAMBLE_SZ:1] C32_CTL_RX_CHECK_PREAMBLE_REG = C32_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C32_CTL_RX_CHECK_SFD_SZ:1] C32_CTL_RX_CHECK_SFD_REG = C32_CTL_RX_CHECK_SFD;
reg [`DCMAC__C32_CTL_RX_DELETE_FCS_SZ:1] C32_CTL_RX_DELETE_FCS_REG = C32_CTL_RX_DELETE_FCS;
reg [`DCMAC__C32_CTL_RX_IGNORE_FCS_SZ:1] C32_CTL_RX_IGNORE_FCS_REG = C32_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C32_CTL_RX_IGNORE_INRANGE_SZ:1] C32_CTL_RX_IGNORE_INRANGE_REG = C32_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C32_CTL_RX_IS_CLAUSE_49_SZ:1] C32_CTL_RX_IS_CLAUSE_49_REG = C32_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C32_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C32_CTL_RX_MAX_PACKET_LEN_REG = C32_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C32_CTL_RX_PROCESS_LFI_SZ:1] C32_CTL_RX_PROCESS_LFI_REG = C32_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C32_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C32_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C32_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C32_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C32_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C32_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C32_CTL_TX_FCS_INS_ENABLE_SZ:1] C32_CTL_TX_FCS_INS_ENABLE_REG = C32_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C32_CTL_TX_IGNORE_FCS_SZ:1] C32_CTL_TX_IGNORE_FCS_REG = C32_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C32_CTL_TX_IPG_VALUE_SZ-1:0] C32_CTL_TX_IPG_VALUE_REG = C32_CTL_TX_IPG_VALUE;
reg [`DCMAC__C32_CTL_TX_SEND_IDLE_SZ:1] C32_CTL_TX_SEND_IDLE_REG = C32_CTL_TX_SEND_IDLE;
reg [`DCMAC__C32_CTL_TX_SEND_LFI_SZ:1] C32_CTL_TX_SEND_LFI_REG = C32_CTL_TX_SEND_LFI;
reg [`DCMAC__C32_CTL_TX_SEND_RFI_SZ:1] C32_CTL_TX_SEND_RFI_REG = C32_CTL_TX_SEND_RFI;
reg [`DCMAC__C33_CTL_RX_CHECK_PREAMBLE_SZ:1] C33_CTL_RX_CHECK_PREAMBLE_REG = C33_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C33_CTL_RX_CHECK_SFD_SZ:1] C33_CTL_RX_CHECK_SFD_REG = C33_CTL_RX_CHECK_SFD;
reg [`DCMAC__C33_CTL_RX_DELETE_FCS_SZ:1] C33_CTL_RX_DELETE_FCS_REG = C33_CTL_RX_DELETE_FCS;
reg [`DCMAC__C33_CTL_RX_IGNORE_FCS_SZ:1] C33_CTL_RX_IGNORE_FCS_REG = C33_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C33_CTL_RX_IGNORE_INRANGE_SZ:1] C33_CTL_RX_IGNORE_INRANGE_REG = C33_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C33_CTL_RX_IS_CLAUSE_49_SZ:1] C33_CTL_RX_IS_CLAUSE_49_REG = C33_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C33_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C33_CTL_RX_MAX_PACKET_LEN_REG = C33_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C33_CTL_RX_PROCESS_LFI_SZ:1] C33_CTL_RX_PROCESS_LFI_REG = C33_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C33_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C33_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C33_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C33_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C33_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C33_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C33_CTL_TX_FCS_INS_ENABLE_SZ:1] C33_CTL_TX_FCS_INS_ENABLE_REG = C33_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C33_CTL_TX_IGNORE_FCS_SZ:1] C33_CTL_TX_IGNORE_FCS_REG = C33_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C33_CTL_TX_IPG_VALUE_SZ-1:0] C33_CTL_TX_IPG_VALUE_REG = C33_CTL_TX_IPG_VALUE;
reg [`DCMAC__C33_CTL_TX_SEND_IDLE_SZ:1] C33_CTL_TX_SEND_IDLE_REG = C33_CTL_TX_SEND_IDLE;
reg [`DCMAC__C33_CTL_TX_SEND_LFI_SZ:1] C33_CTL_TX_SEND_LFI_REG = C33_CTL_TX_SEND_LFI;
reg [`DCMAC__C33_CTL_TX_SEND_RFI_SZ:1] C33_CTL_TX_SEND_RFI_REG = C33_CTL_TX_SEND_RFI;
reg [`DCMAC__C34_CTL_RX_CHECK_PREAMBLE_SZ:1] C34_CTL_RX_CHECK_PREAMBLE_REG = C34_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C34_CTL_RX_CHECK_SFD_SZ:1] C34_CTL_RX_CHECK_SFD_REG = C34_CTL_RX_CHECK_SFD;
reg [`DCMAC__C34_CTL_RX_DELETE_FCS_SZ:1] C34_CTL_RX_DELETE_FCS_REG = C34_CTL_RX_DELETE_FCS;
reg [`DCMAC__C34_CTL_RX_IGNORE_FCS_SZ:1] C34_CTL_RX_IGNORE_FCS_REG = C34_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C34_CTL_RX_IGNORE_INRANGE_SZ:1] C34_CTL_RX_IGNORE_INRANGE_REG = C34_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C34_CTL_RX_IS_CLAUSE_49_SZ:1] C34_CTL_RX_IS_CLAUSE_49_REG = C34_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C34_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C34_CTL_RX_MAX_PACKET_LEN_REG = C34_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C34_CTL_RX_PROCESS_LFI_SZ:1] C34_CTL_RX_PROCESS_LFI_REG = C34_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C34_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C34_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C34_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C34_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C34_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C34_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C34_CTL_TX_FCS_INS_ENABLE_SZ:1] C34_CTL_TX_FCS_INS_ENABLE_REG = C34_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C34_CTL_TX_IGNORE_FCS_SZ:1] C34_CTL_TX_IGNORE_FCS_REG = C34_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C34_CTL_TX_IPG_VALUE_SZ-1:0] C34_CTL_TX_IPG_VALUE_REG = C34_CTL_TX_IPG_VALUE;
reg [`DCMAC__C34_CTL_TX_SEND_IDLE_SZ:1] C34_CTL_TX_SEND_IDLE_REG = C34_CTL_TX_SEND_IDLE;
reg [`DCMAC__C34_CTL_TX_SEND_LFI_SZ:1] C34_CTL_TX_SEND_LFI_REG = C34_CTL_TX_SEND_LFI;
reg [`DCMAC__C34_CTL_TX_SEND_RFI_SZ:1] C34_CTL_TX_SEND_RFI_REG = C34_CTL_TX_SEND_RFI;
reg [`DCMAC__C35_CTL_RX_CHECK_PREAMBLE_SZ:1] C35_CTL_RX_CHECK_PREAMBLE_REG = C35_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C35_CTL_RX_CHECK_SFD_SZ:1] C35_CTL_RX_CHECK_SFD_REG = C35_CTL_RX_CHECK_SFD;
reg [`DCMAC__C35_CTL_RX_DELETE_FCS_SZ:1] C35_CTL_RX_DELETE_FCS_REG = C35_CTL_RX_DELETE_FCS;
reg [`DCMAC__C35_CTL_RX_IGNORE_FCS_SZ:1] C35_CTL_RX_IGNORE_FCS_REG = C35_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C35_CTL_RX_IGNORE_INRANGE_SZ:1] C35_CTL_RX_IGNORE_INRANGE_REG = C35_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C35_CTL_RX_IS_CLAUSE_49_SZ:1] C35_CTL_RX_IS_CLAUSE_49_REG = C35_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C35_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C35_CTL_RX_MAX_PACKET_LEN_REG = C35_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C35_CTL_RX_PROCESS_LFI_SZ:1] C35_CTL_RX_PROCESS_LFI_REG = C35_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C35_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C35_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C35_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C35_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C35_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C35_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C35_CTL_TX_FCS_INS_ENABLE_SZ:1] C35_CTL_TX_FCS_INS_ENABLE_REG = C35_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C35_CTL_TX_IGNORE_FCS_SZ:1] C35_CTL_TX_IGNORE_FCS_REG = C35_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C35_CTL_TX_IPG_VALUE_SZ-1:0] C35_CTL_TX_IPG_VALUE_REG = C35_CTL_TX_IPG_VALUE;
reg [`DCMAC__C35_CTL_TX_SEND_IDLE_SZ:1] C35_CTL_TX_SEND_IDLE_REG = C35_CTL_TX_SEND_IDLE;
reg [`DCMAC__C35_CTL_TX_SEND_LFI_SZ:1] C35_CTL_TX_SEND_LFI_REG = C35_CTL_TX_SEND_LFI;
reg [`DCMAC__C35_CTL_TX_SEND_RFI_SZ:1] C35_CTL_TX_SEND_RFI_REG = C35_CTL_TX_SEND_RFI;
reg [`DCMAC__C36_CTL_RX_CHECK_PREAMBLE_SZ:1] C36_CTL_RX_CHECK_PREAMBLE_REG = C36_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C36_CTL_RX_CHECK_SFD_SZ:1] C36_CTL_RX_CHECK_SFD_REG = C36_CTL_RX_CHECK_SFD;
reg [`DCMAC__C36_CTL_RX_DELETE_FCS_SZ:1] C36_CTL_RX_DELETE_FCS_REG = C36_CTL_RX_DELETE_FCS;
reg [`DCMAC__C36_CTL_RX_IGNORE_FCS_SZ:1] C36_CTL_RX_IGNORE_FCS_REG = C36_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C36_CTL_RX_IGNORE_INRANGE_SZ:1] C36_CTL_RX_IGNORE_INRANGE_REG = C36_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C36_CTL_RX_IS_CLAUSE_49_SZ:1] C36_CTL_RX_IS_CLAUSE_49_REG = C36_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C36_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C36_CTL_RX_MAX_PACKET_LEN_REG = C36_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C36_CTL_RX_PROCESS_LFI_SZ:1] C36_CTL_RX_PROCESS_LFI_REG = C36_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C36_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C36_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C36_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C36_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C36_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C36_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C36_CTL_TX_FCS_INS_ENABLE_SZ:1] C36_CTL_TX_FCS_INS_ENABLE_REG = C36_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C36_CTL_TX_IGNORE_FCS_SZ:1] C36_CTL_TX_IGNORE_FCS_REG = C36_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C36_CTL_TX_IPG_VALUE_SZ-1:0] C36_CTL_TX_IPG_VALUE_REG = C36_CTL_TX_IPG_VALUE;
reg [`DCMAC__C36_CTL_TX_SEND_IDLE_SZ:1] C36_CTL_TX_SEND_IDLE_REG = C36_CTL_TX_SEND_IDLE;
reg [`DCMAC__C36_CTL_TX_SEND_LFI_SZ:1] C36_CTL_TX_SEND_LFI_REG = C36_CTL_TX_SEND_LFI;
reg [`DCMAC__C36_CTL_TX_SEND_RFI_SZ:1] C36_CTL_TX_SEND_RFI_REG = C36_CTL_TX_SEND_RFI;
reg [`DCMAC__C37_CTL_RX_CHECK_PREAMBLE_SZ:1] C37_CTL_RX_CHECK_PREAMBLE_REG = C37_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C37_CTL_RX_CHECK_SFD_SZ:1] C37_CTL_RX_CHECK_SFD_REG = C37_CTL_RX_CHECK_SFD;
reg [`DCMAC__C37_CTL_RX_DELETE_FCS_SZ:1] C37_CTL_RX_DELETE_FCS_REG = C37_CTL_RX_DELETE_FCS;
reg [`DCMAC__C37_CTL_RX_IGNORE_FCS_SZ:1] C37_CTL_RX_IGNORE_FCS_REG = C37_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C37_CTL_RX_IGNORE_INRANGE_SZ:1] C37_CTL_RX_IGNORE_INRANGE_REG = C37_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C37_CTL_RX_IS_CLAUSE_49_SZ:1] C37_CTL_RX_IS_CLAUSE_49_REG = C37_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C37_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C37_CTL_RX_MAX_PACKET_LEN_REG = C37_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C37_CTL_RX_PROCESS_LFI_SZ:1] C37_CTL_RX_PROCESS_LFI_REG = C37_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C37_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C37_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C37_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C37_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C37_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C37_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C37_CTL_TX_FCS_INS_ENABLE_SZ:1] C37_CTL_TX_FCS_INS_ENABLE_REG = C37_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C37_CTL_TX_IGNORE_FCS_SZ:1] C37_CTL_TX_IGNORE_FCS_REG = C37_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C37_CTL_TX_IPG_VALUE_SZ-1:0] C37_CTL_TX_IPG_VALUE_REG = C37_CTL_TX_IPG_VALUE;
reg [`DCMAC__C37_CTL_TX_SEND_IDLE_SZ:1] C37_CTL_TX_SEND_IDLE_REG = C37_CTL_TX_SEND_IDLE;
reg [`DCMAC__C37_CTL_TX_SEND_LFI_SZ:1] C37_CTL_TX_SEND_LFI_REG = C37_CTL_TX_SEND_LFI;
reg [`DCMAC__C37_CTL_TX_SEND_RFI_SZ:1] C37_CTL_TX_SEND_RFI_REG = C37_CTL_TX_SEND_RFI;
reg [`DCMAC__C38_CTL_RX_CHECK_PREAMBLE_SZ:1] C38_CTL_RX_CHECK_PREAMBLE_REG = C38_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C38_CTL_RX_CHECK_SFD_SZ:1] C38_CTL_RX_CHECK_SFD_REG = C38_CTL_RX_CHECK_SFD;
reg [`DCMAC__C38_CTL_RX_DELETE_FCS_SZ:1] C38_CTL_RX_DELETE_FCS_REG = C38_CTL_RX_DELETE_FCS;
reg [`DCMAC__C38_CTL_RX_IGNORE_FCS_SZ:1] C38_CTL_RX_IGNORE_FCS_REG = C38_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C38_CTL_RX_IGNORE_INRANGE_SZ:1] C38_CTL_RX_IGNORE_INRANGE_REG = C38_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C38_CTL_RX_IS_CLAUSE_49_SZ:1] C38_CTL_RX_IS_CLAUSE_49_REG = C38_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C38_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C38_CTL_RX_MAX_PACKET_LEN_REG = C38_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C38_CTL_RX_PROCESS_LFI_SZ:1] C38_CTL_RX_PROCESS_LFI_REG = C38_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C38_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C38_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C38_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C38_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C38_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C38_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C38_CTL_TX_FCS_INS_ENABLE_SZ:1] C38_CTL_TX_FCS_INS_ENABLE_REG = C38_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C38_CTL_TX_IGNORE_FCS_SZ:1] C38_CTL_TX_IGNORE_FCS_REG = C38_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C38_CTL_TX_IPG_VALUE_SZ-1:0] C38_CTL_TX_IPG_VALUE_REG = C38_CTL_TX_IPG_VALUE;
reg [`DCMAC__C38_CTL_TX_SEND_IDLE_SZ:1] C38_CTL_TX_SEND_IDLE_REG = C38_CTL_TX_SEND_IDLE;
reg [`DCMAC__C38_CTL_TX_SEND_LFI_SZ:1] C38_CTL_TX_SEND_LFI_REG = C38_CTL_TX_SEND_LFI;
reg [`DCMAC__C38_CTL_TX_SEND_RFI_SZ:1] C38_CTL_TX_SEND_RFI_REG = C38_CTL_TX_SEND_RFI;
reg [`DCMAC__C39_CTL_RX_CHECK_PREAMBLE_SZ:1] C39_CTL_RX_CHECK_PREAMBLE_REG = C39_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C39_CTL_RX_CHECK_SFD_SZ:1] C39_CTL_RX_CHECK_SFD_REG = C39_CTL_RX_CHECK_SFD;
reg [`DCMAC__C39_CTL_RX_DELETE_FCS_SZ:1] C39_CTL_RX_DELETE_FCS_REG = C39_CTL_RX_DELETE_FCS;
reg [`DCMAC__C39_CTL_RX_IGNORE_FCS_SZ:1] C39_CTL_RX_IGNORE_FCS_REG = C39_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C39_CTL_RX_IGNORE_INRANGE_SZ:1] C39_CTL_RX_IGNORE_INRANGE_REG = C39_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C39_CTL_RX_IS_CLAUSE_49_SZ:1] C39_CTL_RX_IS_CLAUSE_49_REG = C39_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C39_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C39_CTL_RX_MAX_PACKET_LEN_REG = C39_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C39_CTL_RX_PROCESS_LFI_SZ:1] C39_CTL_RX_PROCESS_LFI_REG = C39_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C39_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C39_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C39_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C39_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C39_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C39_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C39_CTL_TX_FCS_INS_ENABLE_SZ:1] C39_CTL_TX_FCS_INS_ENABLE_REG = C39_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C39_CTL_TX_IGNORE_FCS_SZ:1] C39_CTL_TX_IGNORE_FCS_REG = C39_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C39_CTL_TX_IPG_VALUE_SZ-1:0] C39_CTL_TX_IPG_VALUE_REG = C39_CTL_TX_IPG_VALUE;
reg [`DCMAC__C39_CTL_TX_SEND_IDLE_SZ:1] C39_CTL_TX_SEND_IDLE_REG = C39_CTL_TX_SEND_IDLE;
reg [`DCMAC__C39_CTL_TX_SEND_LFI_SZ:1] C39_CTL_TX_SEND_LFI_REG = C39_CTL_TX_SEND_LFI;
reg [`DCMAC__C39_CTL_TX_SEND_RFI_SZ:1] C39_CTL_TX_SEND_RFI_REG = C39_CTL_TX_SEND_RFI;
reg [`DCMAC__C3_CTL_PCS_RX_TS_EN_SZ:1] C3_CTL_PCS_RX_TS_EN_REG = C3_CTL_PCS_RX_TS_EN;
reg [`DCMAC__C3_CTL_RX_CHECK_ACK_SZ:1] C3_CTL_RX_CHECK_ACK_REG = C3_CTL_RX_CHECK_ACK;
reg [`DCMAC__C3_CTL_RX_CHECK_ETYPE_GCP_SZ:1] C3_CTL_RX_CHECK_ETYPE_GCP_REG = C3_CTL_RX_CHECK_ETYPE_GCP;
reg [`DCMAC__C3_CTL_RX_CHECK_ETYPE_GPP_SZ:1] C3_CTL_RX_CHECK_ETYPE_GPP_REG = C3_CTL_RX_CHECK_ETYPE_GPP;
reg [`DCMAC__C3_CTL_RX_CHECK_ETYPE_PCP_SZ:1] C3_CTL_RX_CHECK_ETYPE_PCP_REG = C3_CTL_RX_CHECK_ETYPE_PCP;
reg [`DCMAC__C3_CTL_RX_CHECK_ETYPE_PPP_SZ:1] C3_CTL_RX_CHECK_ETYPE_PPP_REG = C3_CTL_RX_CHECK_ETYPE_PPP;
reg [`DCMAC__C3_CTL_RX_CHECK_MCAST_GCP_SZ:1] C3_CTL_RX_CHECK_MCAST_GCP_REG = C3_CTL_RX_CHECK_MCAST_GCP;
reg [`DCMAC__C3_CTL_RX_CHECK_MCAST_GPP_SZ:1] C3_CTL_RX_CHECK_MCAST_GPP_REG = C3_CTL_RX_CHECK_MCAST_GPP;
reg [`DCMAC__C3_CTL_RX_CHECK_MCAST_PCP_SZ:1] C3_CTL_RX_CHECK_MCAST_PCP_REG = C3_CTL_RX_CHECK_MCAST_PCP;
reg [`DCMAC__C3_CTL_RX_CHECK_MCAST_PPP_SZ:1] C3_CTL_RX_CHECK_MCAST_PPP_REG = C3_CTL_RX_CHECK_MCAST_PPP;
reg [`DCMAC__C3_CTL_RX_CHECK_OPCODE_GCP_SZ:1] C3_CTL_RX_CHECK_OPCODE_GCP_REG = C3_CTL_RX_CHECK_OPCODE_GCP;
reg [`DCMAC__C3_CTL_RX_CHECK_OPCODE_GPP_SZ:1] C3_CTL_RX_CHECK_OPCODE_GPP_REG = C3_CTL_RX_CHECK_OPCODE_GPP;
reg [`DCMAC__C3_CTL_RX_CHECK_OPCODE_PCP_SZ:1] C3_CTL_RX_CHECK_OPCODE_PCP_REG = C3_CTL_RX_CHECK_OPCODE_PCP;
reg [`DCMAC__C3_CTL_RX_CHECK_OPCODE_PPP_SZ:1] C3_CTL_RX_CHECK_OPCODE_PPP_REG = C3_CTL_RX_CHECK_OPCODE_PPP;
reg [`DCMAC__C3_CTL_RX_CHECK_PREAMBLE_SZ:1] C3_CTL_RX_CHECK_PREAMBLE_REG = C3_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C3_CTL_RX_CHECK_SA_GCP_SZ:1] C3_CTL_RX_CHECK_SA_GCP_REG = C3_CTL_RX_CHECK_SA_GCP;
reg [`DCMAC__C3_CTL_RX_CHECK_SA_GPP_SZ:1] C3_CTL_RX_CHECK_SA_GPP_REG = C3_CTL_RX_CHECK_SA_GPP;
reg [`DCMAC__C3_CTL_RX_CHECK_SA_PCP_SZ:1] C3_CTL_RX_CHECK_SA_PCP_REG = C3_CTL_RX_CHECK_SA_PCP;
reg [`DCMAC__C3_CTL_RX_CHECK_SA_PPP_SZ:1] C3_CTL_RX_CHECK_SA_PPP_REG = C3_CTL_RX_CHECK_SA_PPP;
reg [`DCMAC__C3_CTL_RX_CHECK_SFD_SZ:1] C3_CTL_RX_CHECK_SFD_REG = C3_CTL_RX_CHECK_SFD;
reg [`DCMAC__C3_CTL_RX_CHECK_UCAST_GCP_SZ:1] C3_CTL_RX_CHECK_UCAST_GCP_REG = C3_CTL_RX_CHECK_UCAST_GCP;
reg [`DCMAC__C3_CTL_RX_CHECK_UCAST_GPP_SZ:1] C3_CTL_RX_CHECK_UCAST_GPP_REG = C3_CTL_RX_CHECK_UCAST_GPP;
reg [`DCMAC__C3_CTL_RX_CHECK_UCAST_PCP_SZ:1] C3_CTL_RX_CHECK_UCAST_PCP_REG = C3_CTL_RX_CHECK_UCAST_PCP;
reg [`DCMAC__C3_CTL_RX_CHECK_UCAST_PPP_SZ:1] C3_CTL_RX_CHECK_UCAST_PPP_REG = C3_CTL_RX_CHECK_UCAST_PPP;
reg [`DCMAC__C3_CTL_RX_DEGRADE_ACT_THRESH_SZ-1:0] C3_CTL_RX_DEGRADE_ACT_THRESH_REG = C3_CTL_RX_DEGRADE_ACT_THRESH;
reg [`DCMAC__C3_CTL_RX_DEGRADE_DEACT_THRESH_SZ-1:0] C3_CTL_RX_DEGRADE_DEACT_THRESH_REG = C3_CTL_RX_DEGRADE_DEACT_THRESH;
reg [`DCMAC__C3_CTL_RX_DEGRADE_ENABLE_SZ:1] C3_CTL_RX_DEGRADE_ENABLE_REG = C3_CTL_RX_DEGRADE_ENABLE;
reg [`DCMAC__C3_CTL_RX_DEGRADE_INTERVAL_SZ-1:0] C3_CTL_RX_DEGRADE_INTERVAL_REG = C3_CTL_RX_DEGRADE_INTERVAL;
reg [`DCMAC__C3_CTL_RX_DELETE_FCS_SZ:1] C3_CTL_RX_DELETE_FCS_REG = C3_CTL_RX_DELETE_FCS;
reg [`DCMAC__C3_CTL_RX_ENABLE_GCP_SZ:1] C3_CTL_RX_ENABLE_GCP_REG = C3_CTL_RX_ENABLE_GCP;
reg [`DCMAC__C3_CTL_RX_ENABLE_GPP_SZ:1] C3_CTL_RX_ENABLE_GPP_REG = C3_CTL_RX_ENABLE_GPP;
reg [`DCMAC__C3_CTL_RX_ENABLE_PCP_SZ:1] C3_CTL_RX_ENABLE_PCP_REG = C3_CTL_RX_ENABLE_PCP;
reg [`DCMAC__C3_CTL_RX_ENABLE_PPP_SZ:1] C3_CTL_RX_ENABLE_PPP_REG = C3_CTL_RX_ENABLE_PPP;
reg [`DCMAC__C3_CTL_RX_ETYPE_GCP_SZ-1:0] C3_CTL_RX_ETYPE_GCP_REG = C3_CTL_RX_ETYPE_GCP;
reg [`DCMAC__C3_CTL_RX_ETYPE_GPP_SZ-1:0] C3_CTL_RX_ETYPE_GPP_REG = C3_CTL_RX_ETYPE_GPP;
reg [`DCMAC__C3_CTL_RX_ETYPE_PCP_SZ-1:0] C3_CTL_RX_ETYPE_PCP_REG = C3_CTL_RX_ETYPE_PCP;
reg [`DCMAC__C3_CTL_RX_ETYPE_PPP_SZ-1:0] C3_CTL_RX_ETYPE_PPP_REG = C3_CTL_RX_ETYPE_PPP;
reg [`DCMAC__C3_CTL_RX_FEC_ALIGNMENT_BYPASS_SZ:1] C3_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = C3_CTL_RX_FEC_ALIGNMENT_BYPASS;
reg [`DCMAC__C3_CTL_RX_FEC_BYPASS_CORRECTION_SZ:1] C3_CTL_RX_FEC_BYPASS_CORRECTION_REG = C3_CTL_RX_FEC_BYPASS_CORRECTION;
reg [`DCMAC__C3_CTL_RX_FEC_BYPASS_INDICATION_SZ:1] C3_CTL_RX_FEC_BYPASS_INDICATION_REG = C3_CTL_RX_FEC_BYPASS_INDICATION;
reg [`DCMAC__C3_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_SZ:1] C3_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = C3_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
reg [`DCMAC__C3_CTL_RX_FEC_MODE_SZ-1:0] C3_CTL_RX_FEC_MODE_REG = C3_CTL_RX_FEC_MODE;
reg [`DCMAC__C3_CTL_RX_FEC_TRANSCODE_BYPASS_SZ:1] C3_CTL_RX_FEC_TRANSCODE_BYPASS_REG = C3_CTL_RX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C3_CTL_RX_FEC_TRANSCODE_CLAUSE49_SZ:1] C3_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = C3_CTL_RX_FEC_TRANSCODE_CLAUSE49;
reg [`DCMAC__C3_CTL_RX_FLEXIF_PCS_WIDE_MODE_SZ:1] C3_CTL_RX_FLEXIF_PCS_WIDE_MODE_REG = C3_CTL_RX_FLEXIF_PCS_WIDE_MODE;
reg [`DCMAC__C3_CTL_RX_FLEXIF_SELECT_SZ-1:0] C3_CTL_RX_FLEXIF_SELECT_REG = C3_CTL_RX_FLEXIF_SELECT;
reg [`DCMAC__C3_CTL_RX_FORWARD_CONTROL_SZ:1] C3_CTL_RX_FORWARD_CONTROL_REG = C3_CTL_RX_FORWARD_CONTROL;
reg [`DCMAC__C3_CTL_RX_IGNORE_FCS_SZ:1] C3_CTL_RX_IGNORE_FCS_REG = C3_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C3_CTL_RX_IGNORE_INRANGE_SZ:1] C3_CTL_RX_IGNORE_INRANGE_REG = C3_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C3_CTL_RX_IS_CLAUSE_49_SZ:1] C3_CTL_RX_IS_CLAUSE_49_REG = C3_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C3_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C3_CTL_RX_MAX_PACKET_LEN_REG = C3_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C3_CTL_RX_OPCODE_GPP_SZ-1:0] C3_CTL_RX_OPCODE_GPP_REG = C3_CTL_RX_OPCODE_GPP;
reg [`DCMAC__C3_CTL_RX_OPCODE_MAX_GCP_SZ-1:0] C3_CTL_RX_OPCODE_MAX_GCP_REG = C3_CTL_RX_OPCODE_MAX_GCP;
reg [`DCMAC__C3_CTL_RX_OPCODE_MAX_PCP_SZ-1:0] C3_CTL_RX_OPCODE_MAX_PCP_REG = C3_CTL_RX_OPCODE_MAX_PCP;
reg [`DCMAC__C3_CTL_RX_OPCODE_MIN_GCP_SZ-1:0] C3_CTL_RX_OPCODE_MIN_GCP_REG = C3_CTL_RX_OPCODE_MIN_GCP;
reg [`DCMAC__C3_CTL_RX_OPCODE_MIN_PCP_SZ-1:0] C3_CTL_RX_OPCODE_MIN_PCP_REG = C3_CTL_RX_OPCODE_MIN_PCP;
reg [`DCMAC__C3_CTL_RX_OPCODE_PPP_SZ-1:0] C3_CTL_RX_OPCODE_PPP_REG = C3_CTL_RX_OPCODE_PPP;
reg [`DCMAC__C3_CTL_RX_PAUSE_DA_MCAST_SZ-1:0] C3_CTL_RX_PAUSE_DA_MCAST_REG = C3_CTL_RX_PAUSE_DA_MCAST;
reg [`DCMAC__C3_CTL_RX_PAUSE_DA_UCAST_SZ-1:0] C3_CTL_RX_PAUSE_DA_UCAST_REG = C3_CTL_RX_PAUSE_DA_UCAST;
reg [`DCMAC__C3_CTL_RX_PAUSE_SA_SZ-1:0] C3_CTL_RX_PAUSE_SA_REG = C3_CTL_RX_PAUSE_SA;
reg [`DCMAC__C3_CTL_RX_PMA_LANE_MUX_SZ-1:0] C3_CTL_RX_PMA_LANE_MUX_REG = C3_CTL_RX_PMA_LANE_MUX;
reg [`DCMAC__C3_CTL_RX_PROCESS_LFI_SZ:1] C3_CTL_RX_PROCESS_LFI_REG = C3_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C3_CTL_RX_PTP_LATENCY_ADJUST_SZ-1:0] C3_CTL_RX_PTP_LATENCY_ADJUST_REG = C3_CTL_RX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C3_CTL_RX_PTP_ST_OFFSET_SZ-1:0] C3_CTL_RX_PTP_ST_OFFSET_REG = C3_CTL_RX_PTP_ST_OFFSET;
reg [`DCMAC__C3_CTL_RX_TEST_PATTERN_SZ:1] C3_CTL_RX_TEST_PATTERN_REG = C3_CTL_RX_TEST_PATTERN;
reg [`DCMAC__C3_CTL_RX_TICK_REG_MODE_SEL_SZ:1] C3_CTL_RX_TICK_REG_MODE_SEL_REG = C3_CTL_RX_TICK_REG_MODE_SEL;
reg [`DCMAC__C3_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C3_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C3_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C3_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C3_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = C3_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C3_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C3_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C3_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C3_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C3_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C3_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C3_CTL_TX_DA_GPP_SZ-1:0] C3_CTL_TX_DA_GPP_REG = C3_CTL_TX_DA_GPP;
reg [`DCMAC__C3_CTL_TX_DA_PPP_SZ-1:0] C3_CTL_TX_DA_PPP_REG = C3_CTL_TX_DA_PPP;
reg [`DCMAC__C3_CTL_TX_ETHERTYPE_GPP_SZ-1:0] C3_CTL_TX_ETHERTYPE_GPP_REG = C3_CTL_TX_ETHERTYPE_GPP;
reg [`DCMAC__C3_CTL_TX_ETHERTYPE_PPP_SZ-1:0] C3_CTL_TX_ETHERTYPE_PPP_REG = C3_CTL_TX_ETHERTYPE_PPP;
reg [`DCMAC__C3_CTL_TX_FCS_INS_ENABLE_SZ:1] C3_CTL_TX_FCS_INS_ENABLE_REG = C3_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C3_CTL_TX_FEC_FOUR_LANE_PMD_SZ:1] C3_CTL_TX_FEC_FOUR_LANE_PMD_REG = C3_CTL_TX_FEC_FOUR_LANE_PMD;
reg [`DCMAC__C3_CTL_TX_FEC_MODE_SZ-1:0] C3_CTL_TX_FEC_MODE_REG = C3_CTL_TX_FEC_MODE;
reg [`DCMAC__C3_CTL_TX_FEC_TRANSCODE_BYPASS_SZ:1] C3_CTL_TX_FEC_TRANSCODE_BYPASS_REG = C3_CTL_TX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C3_CTL_TX_FLEXIF_AM_MODE_SZ:1] C3_CTL_TX_FLEXIF_AM_MODE_REG = C3_CTL_TX_FLEXIF_AM_MODE;
reg [`DCMAC__C3_CTL_TX_FLEXIF_PCS_WIDE_MODE_SZ:1] C3_CTL_TX_FLEXIF_PCS_WIDE_MODE_REG = C3_CTL_TX_FLEXIF_PCS_WIDE_MODE;
reg [`DCMAC__C3_CTL_TX_FLEXIF_SELECT_SZ-1:0] C3_CTL_TX_FLEXIF_SELECT_REG = C3_CTL_TX_FLEXIF_SELECT;
reg [`DCMAC__C3_CTL_TX_IGNORE_FCS_SZ:1] C3_CTL_TX_IGNORE_FCS_REG = C3_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C3_CTL_TX_IPG_VALUE_SZ-1:0] C3_CTL_TX_IPG_VALUE_REG = C3_CTL_TX_IPG_VALUE;
reg [`DCMAC__C3_CTL_TX_OPCODE_GPP_SZ-1:0] C3_CTL_TX_OPCODE_GPP_REG = C3_CTL_TX_OPCODE_GPP;
reg [`DCMAC__C3_CTL_TX_OPCODE_PPP_SZ-1:0] C3_CTL_TX_OPCODE_PPP_REG = C3_CTL_TX_OPCODE_PPP;
reg [`DCMAC__C3_CTL_TX_PAUSE_QUANTA0_SZ-1:0] C3_CTL_TX_PAUSE_QUANTA0_REG = C3_CTL_TX_PAUSE_QUANTA0;
reg [`DCMAC__C3_CTL_TX_PAUSE_QUANTA1_SZ-1:0] C3_CTL_TX_PAUSE_QUANTA1_REG = C3_CTL_TX_PAUSE_QUANTA1;
reg [`DCMAC__C3_CTL_TX_PAUSE_QUANTA2_SZ-1:0] C3_CTL_TX_PAUSE_QUANTA2_REG = C3_CTL_TX_PAUSE_QUANTA2;
reg [`DCMAC__C3_CTL_TX_PAUSE_QUANTA3_SZ-1:0] C3_CTL_TX_PAUSE_QUANTA3_REG = C3_CTL_TX_PAUSE_QUANTA3;
reg [`DCMAC__C3_CTL_TX_PAUSE_QUANTA4_SZ-1:0] C3_CTL_TX_PAUSE_QUANTA4_REG = C3_CTL_TX_PAUSE_QUANTA4;
reg [`DCMAC__C3_CTL_TX_PAUSE_QUANTA5_SZ-1:0] C3_CTL_TX_PAUSE_QUANTA5_REG = C3_CTL_TX_PAUSE_QUANTA5;
reg [`DCMAC__C3_CTL_TX_PAUSE_QUANTA6_SZ-1:0] C3_CTL_TX_PAUSE_QUANTA6_REG = C3_CTL_TX_PAUSE_QUANTA6;
reg [`DCMAC__C3_CTL_TX_PAUSE_QUANTA7_SZ-1:0] C3_CTL_TX_PAUSE_QUANTA7_REG = C3_CTL_TX_PAUSE_QUANTA7;
reg [`DCMAC__C3_CTL_TX_PAUSE_QUANTA8_SZ-1:0] C3_CTL_TX_PAUSE_QUANTA8_REG = C3_CTL_TX_PAUSE_QUANTA8;
reg [`DCMAC__C3_CTL_TX_PAUSE_REFRESH_TIMER_SZ-1:0] C3_CTL_TX_PAUSE_REFRESH_TIMER_REG = C3_CTL_TX_PAUSE_REFRESH_TIMER;
reg [`DCMAC__C3_CTL_TX_PMA_LANE_MUX_SZ-1:0] C3_CTL_TX_PMA_LANE_MUX_REG = C3_CTL_TX_PMA_LANE_MUX;
reg [`DCMAC__C3_CTL_TX_PTP_1STEP_ENABLE_SZ:1] C3_CTL_TX_PTP_1STEP_ENABLE_REG = C3_CTL_TX_PTP_1STEP_ENABLE;
reg [`DCMAC__C3_CTL_TX_PTP_LATENCY_ADJUST_SZ-1:0] C3_CTL_TX_PTP_LATENCY_ADJUST_REG = C3_CTL_TX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C3_CTL_TX_PTP_SAT_ENABLE_SZ-1:0] C3_CTL_TX_PTP_SAT_ENABLE_REG = C3_CTL_TX_PTP_SAT_ENABLE;
reg [`DCMAC__C3_CTL_TX_PTP_ST_OFFSET_SZ-1:0] C3_CTL_TX_PTP_ST_OFFSET_REG = C3_CTL_TX_PTP_ST_OFFSET;
reg [`DCMAC__C3_CTL_TX_SA_GPP_SZ-1:0] C3_CTL_TX_SA_GPP_REG = C3_CTL_TX_SA_GPP;
reg [`DCMAC__C3_CTL_TX_SA_PPP_SZ-1:0] C3_CTL_TX_SA_PPP_REG = C3_CTL_TX_SA_PPP;
reg [`DCMAC__C3_CTL_TX_SEND_IDLE_SZ:1] C3_CTL_TX_SEND_IDLE_REG = C3_CTL_TX_SEND_IDLE;
reg [`DCMAC__C3_CTL_TX_SEND_LFI_SZ:1] C3_CTL_TX_SEND_LFI_REG = C3_CTL_TX_SEND_LFI;
reg [`DCMAC__C3_CTL_TX_SEND_RFI_SZ:1] C3_CTL_TX_SEND_RFI_REG = C3_CTL_TX_SEND_RFI;
reg [`DCMAC__C3_CTL_TX_TICK_REG_MODE_SEL_SZ:1] C3_CTL_TX_TICK_REG_MODE_SEL_REG = C3_CTL_TX_TICK_REG_MODE_SEL;
reg [`DCMAC__C3_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C3_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C3_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C3_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C3_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = C3_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C4_CTL_PCS_RX_TS_EN_SZ:1] C4_CTL_PCS_RX_TS_EN_REG = C4_CTL_PCS_RX_TS_EN;
reg [`DCMAC__C4_CTL_RX_CHECK_ACK_SZ:1] C4_CTL_RX_CHECK_ACK_REG = C4_CTL_RX_CHECK_ACK;
reg [`DCMAC__C4_CTL_RX_CHECK_ETYPE_GCP_SZ:1] C4_CTL_RX_CHECK_ETYPE_GCP_REG = C4_CTL_RX_CHECK_ETYPE_GCP;
reg [`DCMAC__C4_CTL_RX_CHECK_ETYPE_GPP_SZ:1] C4_CTL_RX_CHECK_ETYPE_GPP_REG = C4_CTL_RX_CHECK_ETYPE_GPP;
reg [`DCMAC__C4_CTL_RX_CHECK_ETYPE_PCP_SZ:1] C4_CTL_RX_CHECK_ETYPE_PCP_REG = C4_CTL_RX_CHECK_ETYPE_PCP;
reg [`DCMAC__C4_CTL_RX_CHECK_ETYPE_PPP_SZ:1] C4_CTL_RX_CHECK_ETYPE_PPP_REG = C4_CTL_RX_CHECK_ETYPE_PPP;
reg [`DCMAC__C4_CTL_RX_CHECK_MCAST_GCP_SZ:1] C4_CTL_RX_CHECK_MCAST_GCP_REG = C4_CTL_RX_CHECK_MCAST_GCP;
reg [`DCMAC__C4_CTL_RX_CHECK_MCAST_GPP_SZ:1] C4_CTL_RX_CHECK_MCAST_GPP_REG = C4_CTL_RX_CHECK_MCAST_GPP;
reg [`DCMAC__C4_CTL_RX_CHECK_MCAST_PCP_SZ:1] C4_CTL_RX_CHECK_MCAST_PCP_REG = C4_CTL_RX_CHECK_MCAST_PCP;
reg [`DCMAC__C4_CTL_RX_CHECK_MCAST_PPP_SZ:1] C4_CTL_RX_CHECK_MCAST_PPP_REG = C4_CTL_RX_CHECK_MCAST_PPP;
reg [`DCMAC__C4_CTL_RX_CHECK_OPCODE_GCP_SZ:1] C4_CTL_RX_CHECK_OPCODE_GCP_REG = C4_CTL_RX_CHECK_OPCODE_GCP;
reg [`DCMAC__C4_CTL_RX_CHECK_OPCODE_GPP_SZ:1] C4_CTL_RX_CHECK_OPCODE_GPP_REG = C4_CTL_RX_CHECK_OPCODE_GPP;
reg [`DCMAC__C4_CTL_RX_CHECK_OPCODE_PCP_SZ:1] C4_CTL_RX_CHECK_OPCODE_PCP_REG = C4_CTL_RX_CHECK_OPCODE_PCP;
reg [`DCMAC__C4_CTL_RX_CHECK_OPCODE_PPP_SZ:1] C4_CTL_RX_CHECK_OPCODE_PPP_REG = C4_CTL_RX_CHECK_OPCODE_PPP;
reg [`DCMAC__C4_CTL_RX_CHECK_PREAMBLE_SZ:1] C4_CTL_RX_CHECK_PREAMBLE_REG = C4_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C4_CTL_RX_CHECK_SA_GCP_SZ:1] C4_CTL_RX_CHECK_SA_GCP_REG = C4_CTL_RX_CHECK_SA_GCP;
reg [`DCMAC__C4_CTL_RX_CHECK_SA_GPP_SZ:1] C4_CTL_RX_CHECK_SA_GPP_REG = C4_CTL_RX_CHECK_SA_GPP;
reg [`DCMAC__C4_CTL_RX_CHECK_SA_PCP_SZ:1] C4_CTL_RX_CHECK_SA_PCP_REG = C4_CTL_RX_CHECK_SA_PCP;
reg [`DCMAC__C4_CTL_RX_CHECK_SA_PPP_SZ:1] C4_CTL_RX_CHECK_SA_PPP_REG = C4_CTL_RX_CHECK_SA_PPP;
reg [`DCMAC__C4_CTL_RX_CHECK_SFD_SZ:1] C4_CTL_RX_CHECK_SFD_REG = C4_CTL_RX_CHECK_SFD;
reg [`DCMAC__C4_CTL_RX_CHECK_UCAST_GCP_SZ:1] C4_CTL_RX_CHECK_UCAST_GCP_REG = C4_CTL_RX_CHECK_UCAST_GCP;
reg [`DCMAC__C4_CTL_RX_CHECK_UCAST_GPP_SZ:1] C4_CTL_RX_CHECK_UCAST_GPP_REG = C4_CTL_RX_CHECK_UCAST_GPP;
reg [`DCMAC__C4_CTL_RX_CHECK_UCAST_PCP_SZ:1] C4_CTL_RX_CHECK_UCAST_PCP_REG = C4_CTL_RX_CHECK_UCAST_PCP;
reg [`DCMAC__C4_CTL_RX_CHECK_UCAST_PPP_SZ:1] C4_CTL_RX_CHECK_UCAST_PPP_REG = C4_CTL_RX_CHECK_UCAST_PPP;
reg C4_CTL_RX_DATA_RATE_REG = C4_CTL_RX_DATA_RATE;
reg [`DCMAC__C4_CTL_RX_DEGRADE_ACT_THRESH_SZ-1:0] C4_CTL_RX_DEGRADE_ACT_THRESH_REG = C4_CTL_RX_DEGRADE_ACT_THRESH;
reg [`DCMAC__C4_CTL_RX_DEGRADE_DEACT_THRESH_SZ-1:0] C4_CTL_RX_DEGRADE_DEACT_THRESH_REG = C4_CTL_RX_DEGRADE_DEACT_THRESH;
reg [`DCMAC__C4_CTL_RX_DEGRADE_ENABLE_SZ:1] C4_CTL_RX_DEGRADE_ENABLE_REG = C4_CTL_RX_DEGRADE_ENABLE;
reg [`DCMAC__C4_CTL_RX_DEGRADE_INTERVAL_SZ-1:0] C4_CTL_RX_DEGRADE_INTERVAL_REG = C4_CTL_RX_DEGRADE_INTERVAL;
reg [`DCMAC__C4_CTL_RX_DELETE_FCS_SZ:1] C4_CTL_RX_DELETE_FCS_REG = C4_CTL_RX_DELETE_FCS;
reg [`DCMAC__C4_CTL_RX_ENABLE_GCP_SZ:1] C4_CTL_RX_ENABLE_GCP_REG = C4_CTL_RX_ENABLE_GCP;
reg [`DCMAC__C4_CTL_RX_ENABLE_GPP_SZ:1] C4_CTL_RX_ENABLE_GPP_REG = C4_CTL_RX_ENABLE_GPP;
reg [`DCMAC__C4_CTL_RX_ENABLE_PCP_SZ:1] C4_CTL_RX_ENABLE_PCP_REG = C4_CTL_RX_ENABLE_PCP;
reg [`DCMAC__C4_CTL_RX_ENABLE_PPP_SZ:1] C4_CTL_RX_ENABLE_PPP_REG = C4_CTL_RX_ENABLE_PPP;
reg [`DCMAC__C4_CTL_RX_ETYPE_GCP_SZ-1:0] C4_CTL_RX_ETYPE_GCP_REG = C4_CTL_RX_ETYPE_GCP;
reg [`DCMAC__C4_CTL_RX_ETYPE_GPP_SZ-1:0] C4_CTL_RX_ETYPE_GPP_REG = C4_CTL_RX_ETYPE_GPP;
reg [`DCMAC__C4_CTL_RX_ETYPE_PCP_SZ-1:0] C4_CTL_RX_ETYPE_PCP_REG = C4_CTL_RX_ETYPE_PCP;
reg [`DCMAC__C4_CTL_RX_ETYPE_PPP_SZ-1:0] C4_CTL_RX_ETYPE_PPP_REG = C4_CTL_RX_ETYPE_PPP;
reg [`DCMAC__C4_CTL_RX_FEC_ALIGNMENT_BYPASS_SZ:1] C4_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = C4_CTL_RX_FEC_ALIGNMENT_BYPASS;
reg [`DCMAC__C4_CTL_RX_FEC_BYPASS_CORRECTION_SZ:1] C4_CTL_RX_FEC_BYPASS_CORRECTION_REG = C4_CTL_RX_FEC_BYPASS_CORRECTION;
reg [`DCMAC__C4_CTL_RX_FEC_BYPASS_INDICATION_SZ:1] C4_CTL_RX_FEC_BYPASS_INDICATION_REG = C4_CTL_RX_FEC_BYPASS_INDICATION;
reg [`DCMAC__C4_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_SZ:1] C4_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = C4_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
reg [`DCMAC__C4_CTL_RX_FEC_MODE_SZ-1:0] C4_CTL_RX_FEC_MODE_REG = C4_CTL_RX_FEC_MODE;
reg [`DCMAC__C4_CTL_RX_FEC_TRANSCODE_BYPASS_SZ:1] C4_CTL_RX_FEC_TRANSCODE_BYPASS_REG = C4_CTL_RX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C4_CTL_RX_FEC_TRANSCODE_CLAUSE49_SZ:1] C4_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = C4_CTL_RX_FEC_TRANSCODE_CLAUSE49;
reg [`DCMAC__C4_CTL_RX_FLEXIF_SELECT_SZ-1:0] C4_CTL_RX_FLEXIF_SELECT_REG = C4_CTL_RX_FLEXIF_SELECT;
reg [`DCMAC__C4_CTL_RX_FORWARD_CONTROL_SZ:1] C4_CTL_RX_FORWARD_CONTROL_REG = C4_CTL_RX_FORWARD_CONTROL;
reg [`DCMAC__C4_CTL_RX_IGNORE_FCS_SZ:1] C4_CTL_RX_IGNORE_FCS_REG = C4_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C4_CTL_RX_IGNORE_INRANGE_SZ:1] C4_CTL_RX_IGNORE_INRANGE_REG = C4_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C4_CTL_RX_IS_CLAUSE_49_SZ:1] C4_CTL_RX_IS_CLAUSE_49_REG = C4_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C4_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C4_CTL_RX_MAX_PACKET_LEN_REG = C4_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C4_CTL_RX_OPCODE_GPP_SZ-1:0] C4_CTL_RX_OPCODE_GPP_REG = C4_CTL_RX_OPCODE_GPP;
reg [`DCMAC__C4_CTL_RX_OPCODE_MAX_GCP_SZ-1:0] C4_CTL_RX_OPCODE_MAX_GCP_REG = C4_CTL_RX_OPCODE_MAX_GCP;
reg [`DCMAC__C4_CTL_RX_OPCODE_MAX_PCP_SZ-1:0] C4_CTL_RX_OPCODE_MAX_PCP_REG = C4_CTL_RX_OPCODE_MAX_PCP;
reg [`DCMAC__C4_CTL_RX_OPCODE_MIN_GCP_SZ-1:0] C4_CTL_RX_OPCODE_MIN_GCP_REG = C4_CTL_RX_OPCODE_MIN_GCP;
reg [`DCMAC__C4_CTL_RX_OPCODE_MIN_PCP_SZ-1:0] C4_CTL_RX_OPCODE_MIN_PCP_REG = C4_CTL_RX_OPCODE_MIN_PCP;
reg [`DCMAC__C4_CTL_RX_OPCODE_PPP_SZ-1:0] C4_CTL_RX_OPCODE_PPP_REG = C4_CTL_RX_OPCODE_PPP;
reg [`DCMAC__C4_CTL_RX_PAUSE_DA_MCAST_SZ-1:0] C4_CTL_RX_PAUSE_DA_MCAST_REG = C4_CTL_RX_PAUSE_DA_MCAST;
reg [`DCMAC__C4_CTL_RX_PAUSE_DA_UCAST_SZ-1:0] C4_CTL_RX_PAUSE_DA_UCAST_REG = C4_CTL_RX_PAUSE_DA_UCAST;
reg [`DCMAC__C4_CTL_RX_PAUSE_SA_SZ-1:0] C4_CTL_RX_PAUSE_SA_REG = C4_CTL_RX_PAUSE_SA;
reg [`DCMAC__C4_CTL_RX_PMA_LANE_MUX_SZ-1:0] C4_CTL_RX_PMA_LANE_MUX_REG = C4_CTL_RX_PMA_LANE_MUX;
reg [`DCMAC__C4_CTL_RX_PROCESS_LFI_SZ:1] C4_CTL_RX_PROCESS_LFI_REG = C4_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C4_CTL_RX_PTP_LATENCY_ADJUST_SZ-1:0] C4_CTL_RX_PTP_LATENCY_ADJUST_REG = C4_CTL_RX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C4_CTL_RX_PTP_ST_OFFSET_SZ-1:0] C4_CTL_RX_PTP_ST_OFFSET_REG = C4_CTL_RX_PTP_ST_OFFSET;
reg [`DCMAC__C4_CTL_RX_TEST_PATTERN_SZ:1] C4_CTL_RX_TEST_PATTERN_REG = C4_CTL_RX_TEST_PATTERN;
reg [`DCMAC__C4_CTL_RX_TICK_REG_MODE_SEL_SZ:1] C4_CTL_RX_TICK_REG_MODE_SEL_REG = C4_CTL_RX_TICK_REG_MODE_SEL;
reg [`DCMAC__C4_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C4_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C4_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C4_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C4_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = C4_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C4_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE_SZ:1] C4_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE_REG = C4_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE;
reg [`DCMAC__C4_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C4_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C4_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C4_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C4_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C4_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg C4_CTL_TX_DATA_RATE_REG = C4_CTL_TX_DATA_RATE;
reg [`DCMAC__C4_CTL_TX_DA_GPP_SZ-1:0] C4_CTL_TX_DA_GPP_REG = C4_CTL_TX_DA_GPP;
reg [`DCMAC__C4_CTL_TX_DA_PPP_SZ-1:0] C4_CTL_TX_DA_PPP_REG = C4_CTL_TX_DA_PPP;
reg [`DCMAC__C4_CTL_TX_ETHERTYPE_GPP_SZ-1:0] C4_CTL_TX_ETHERTYPE_GPP_REG = C4_CTL_TX_ETHERTYPE_GPP;
reg [`DCMAC__C4_CTL_TX_ETHERTYPE_PPP_SZ-1:0] C4_CTL_TX_ETHERTYPE_PPP_REG = C4_CTL_TX_ETHERTYPE_PPP;
reg [`DCMAC__C4_CTL_TX_FCS_INS_ENABLE_SZ:1] C4_CTL_TX_FCS_INS_ENABLE_REG = C4_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C4_CTL_TX_FEC_FOUR_LANE_PMD_SZ:1] C4_CTL_TX_FEC_FOUR_LANE_PMD_REG = C4_CTL_TX_FEC_FOUR_LANE_PMD;
reg [`DCMAC__C4_CTL_TX_FEC_MODE_SZ-1:0] C4_CTL_TX_FEC_MODE_REG = C4_CTL_TX_FEC_MODE;
reg [`DCMAC__C4_CTL_TX_FEC_TRANSCODE_BYPASS_SZ:1] C4_CTL_TX_FEC_TRANSCODE_BYPASS_REG = C4_CTL_TX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C4_CTL_TX_FLEXIF_AM_MODE_SZ:1] C4_CTL_TX_FLEXIF_AM_MODE_REG = C4_CTL_TX_FLEXIF_AM_MODE;
reg [`DCMAC__C4_CTL_TX_FLEXIF_SELECT_SZ-1:0] C4_CTL_TX_FLEXIF_SELECT_REG = C4_CTL_TX_FLEXIF_SELECT;
reg [`DCMAC__C4_CTL_TX_IGNORE_FCS_SZ:1] C4_CTL_TX_IGNORE_FCS_REG = C4_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C4_CTL_TX_IPG_VALUE_SZ-1:0] C4_CTL_TX_IPG_VALUE_REG = C4_CTL_TX_IPG_VALUE;
reg [`DCMAC__C4_CTL_TX_OPCODE_GPP_SZ-1:0] C4_CTL_TX_OPCODE_GPP_REG = C4_CTL_TX_OPCODE_GPP;
reg [`DCMAC__C4_CTL_TX_OPCODE_PPP_SZ-1:0] C4_CTL_TX_OPCODE_PPP_REG = C4_CTL_TX_OPCODE_PPP;
reg [`DCMAC__C4_CTL_TX_PAUSE_QUANTA0_SZ-1:0] C4_CTL_TX_PAUSE_QUANTA0_REG = C4_CTL_TX_PAUSE_QUANTA0;
reg [`DCMAC__C4_CTL_TX_PAUSE_QUANTA1_SZ-1:0] C4_CTL_TX_PAUSE_QUANTA1_REG = C4_CTL_TX_PAUSE_QUANTA1;
reg [`DCMAC__C4_CTL_TX_PAUSE_QUANTA2_SZ-1:0] C4_CTL_TX_PAUSE_QUANTA2_REG = C4_CTL_TX_PAUSE_QUANTA2;
reg [`DCMAC__C4_CTL_TX_PAUSE_QUANTA3_SZ-1:0] C4_CTL_TX_PAUSE_QUANTA3_REG = C4_CTL_TX_PAUSE_QUANTA3;
reg [`DCMAC__C4_CTL_TX_PAUSE_QUANTA4_SZ-1:0] C4_CTL_TX_PAUSE_QUANTA4_REG = C4_CTL_TX_PAUSE_QUANTA4;
reg [`DCMAC__C4_CTL_TX_PAUSE_QUANTA5_SZ-1:0] C4_CTL_TX_PAUSE_QUANTA5_REG = C4_CTL_TX_PAUSE_QUANTA5;
reg [`DCMAC__C4_CTL_TX_PAUSE_QUANTA6_SZ-1:0] C4_CTL_TX_PAUSE_QUANTA6_REG = C4_CTL_TX_PAUSE_QUANTA6;
reg [`DCMAC__C4_CTL_TX_PAUSE_QUANTA7_SZ-1:0] C4_CTL_TX_PAUSE_QUANTA7_REG = C4_CTL_TX_PAUSE_QUANTA7;
reg [`DCMAC__C4_CTL_TX_PAUSE_QUANTA8_SZ-1:0] C4_CTL_TX_PAUSE_QUANTA8_REG = C4_CTL_TX_PAUSE_QUANTA8;
reg [`DCMAC__C4_CTL_TX_PAUSE_REFRESH_TIMER_SZ-1:0] C4_CTL_TX_PAUSE_REFRESH_TIMER_REG = C4_CTL_TX_PAUSE_REFRESH_TIMER;
reg [`DCMAC__C4_CTL_TX_PMA_LANE_MUX_SZ-1:0] C4_CTL_TX_PMA_LANE_MUX_REG = C4_CTL_TX_PMA_LANE_MUX;
reg [`DCMAC__C4_CTL_TX_PTP_1STEP_ENABLE_SZ:1] C4_CTL_TX_PTP_1STEP_ENABLE_REG = C4_CTL_TX_PTP_1STEP_ENABLE;
reg [`DCMAC__C4_CTL_TX_PTP_LATENCY_ADJUST_SZ-1:0] C4_CTL_TX_PTP_LATENCY_ADJUST_REG = C4_CTL_TX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C4_CTL_TX_PTP_SAT_ENABLE_SZ-1:0] C4_CTL_TX_PTP_SAT_ENABLE_REG = C4_CTL_TX_PTP_SAT_ENABLE;
reg [`DCMAC__C4_CTL_TX_PTP_ST_OFFSET_SZ-1:0] C4_CTL_TX_PTP_ST_OFFSET_REG = C4_CTL_TX_PTP_ST_OFFSET;
reg [`DCMAC__C4_CTL_TX_SA_GPP_SZ-1:0] C4_CTL_TX_SA_GPP_REG = C4_CTL_TX_SA_GPP;
reg [`DCMAC__C4_CTL_TX_SA_PPP_SZ-1:0] C4_CTL_TX_SA_PPP_REG = C4_CTL_TX_SA_PPP;
reg [`DCMAC__C4_CTL_TX_SEND_IDLE_SZ:1] C4_CTL_TX_SEND_IDLE_REG = C4_CTL_TX_SEND_IDLE;
reg [`DCMAC__C4_CTL_TX_SEND_LFI_SZ:1] C4_CTL_TX_SEND_LFI_REG = C4_CTL_TX_SEND_LFI;
reg [`DCMAC__C4_CTL_TX_SEND_RFI_SZ:1] C4_CTL_TX_SEND_RFI_REG = C4_CTL_TX_SEND_RFI;
reg [`DCMAC__C4_CTL_TX_TICK_REG_MODE_SEL_SZ:1] C4_CTL_TX_TICK_REG_MODE_SEL_REG = C4_CTL_TX_TICK_REG_MODE_SEL;
reg [`DCMAC__C4_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C4_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C4_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C4_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C4_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = C4_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C5_CTL_PCS_RX_TS_EN_SZ:1] C5_CTL_PCS_RX_TS_EN_REG = C5_CTL_PCS_RX_TS_EN;
reg [`DCMAC__C5_CTL_RX_CHECK_ACK_SZ:1] C5_CTL_RX_CHECK_ACK_REG = C5_CTL_RX_CHECK_ACK;
reg [`DCMAC__C5_CTL_RX_CHECK_ETYPE_GCP_SZ:1] C5_CTL_RX_CHECK_ETYPE_GCP_REG = C5_CTL_RX_CHECK_ETYPE_GCP;
reg [`DCMAC__C5_CTL_RX_CHECK_ETYPE_GPP_SZ:1] C5_CTL_RX_CHECK_ETYPE_GPP_REG = C5_CTL_RX_CHECK_ETYPE_GPP;
reg [`DCMAC__C5_CTL_RX_CHECK_ETYPE_PCP_SZ:1] C5_CTL_RX_CHECK_ETYPE_PCP_REG = C5_CTL_RX_CHECK_ETYPE_PCP;
reg [`DCMAC__C5_CTL_RX_CHECK_ETYPE_PPP_SZ:1] C5_CTL_RX_CHECK_ETYPE_PPP_REG = C5_CTL_RX_CHECK_ETYPE_PPP;
reg [`DCMAC__C5_CTL_RX_CHECK_MCAST_GCP_SZ:1] C5_CTL_RX_CHECK_MCAST_GCP_REG = C5_CTL_RX_CHECK_MCAST_GCP;
reg [`DCMAC__C5_CTL_RX_CHECK_MCAST_GPP_SZ:1] C5_CTL_RX_CHECK_MCAST_GPP_REG = C5_CTL_RX_CHECK_MCAST_GPP;
reg [`DCMAC__C5_CTL_RX_CHECK_MCAST_PCP_SZ:1] C5_CTL_RX_CHECK_MCAST_PCP_REG = C5_CTL_RX_CHECK_MCAST_PCP;
reg [`DCMAC__C5_CTL_RX_CHECK_MCAST_PPP_SZ:1] C5_CTL_RX_CHECK_MCAST_PPP_REG = C5_CTL_RX_CHECK_MCAST_PPP;
reg [`DCMAC__C5_CTL_RX_CHECK_OPCODE_GCP_SZ:1] C5_CTL_RX_CHECK_OPCODE_GCP_REG = C5_CTL_RX_CHECK_OPCODE_GCP;
reg [`DCMAC__C5_CTL_RX_CHECK_OPCODE_GPP_SZ:1] C5_CTL_RX_CHECK_OPCODE_GPP_REG = C5_CTL_RX_CHECK_OPCODE_GPP;
reg [`DCMAC__C5_CTL_RX_CHECK_OPCODE_PCP_SZ:1] C5_CTL_RX_CHECK_OPCODE_PCP_REG = C5_CTL_RX_CHECK_OPCODE_PCP;
reg [`DCMAC__C5_CTL_RX_CHECK_OPCODE_PPP_SZ:1] C5_CTL_RX_CHECK_OPCODE_PPP_REG = C5_CTL_RX_CHECK_OPCODE_PPP;
reg [`DCMAC__C5_CTL_RX_CHECK_PREAMBLE_SZ:1] C5_CTL_RX_CHECK_PREAMBLE_REG = C5_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C5_CTL_RX_CHECK_SA_GCP_SZ:1] C5_CTL_RX_CHECK_SA_GCP_REG = C5_CTL_RX_CHECK_SA_GCP;
reg [`DCMAC__C5_CTL_RX_CHECK_SA_GPP_SZ:1] C5_CTL_RX_CHECK_SA_GPP_REG = C5_CTL_RX_CHECK_SA_GPP;
reg [`DCMAC__C5_CTL_RX_CHECK_SA_PCP_SZ:1] C5_CTL_RX_CHECK_SA_PCP_REG = C5_CTL_RX_CHECK_SA_PCP;
reg [`DCMAC__C5_CTL_RX_CHECK_SA_PPP_SZ:1] C5_CTL_RX_CHECK_SA_PPP_REG = C5_CTL_RX_CHECK_SA_PPP;
reg [`DCMAC__C5_CTL_RX_CHECK_SFD_SZ:1] C5_CTL_RX_CHECK_SFD_REG = C5_CTL_RX_CHECK_SFD;
reg [`DCMAC__C5_CTL_RX_CHECK_UCAST_GCP_SZ:1] C5_CTL_RX_CHECK_UCAST_GCP_REG = C5_CTL_RX_CHECK_UCAST_GCP;
reg [`DCMAC__C5_CTL_RX_CHECK_UCAST_GPP_SZ:1] C5_CTL_RX_CHECK_UCAST_GPP_REG = C5_CTL_RX_CHECK_UCAST_GPP;
reg [`DCMAC__C5_CTL_RX_CHECK_UCAST_PCP_SZ:1] C5_CTL_RX_CHECK_UCAST_PCP_REG = C5_CTL_RX_CHECK_UCAST_PCP;
reg [`DCMAC__C5_CTL_RX_CHECK_UCAST_PPP_SZ:1] C5_CTL_RX_CHECK_UCAST_PPP_REG = C5_CTL_RX_CHECK_UCAST_PPP;
reg [`DCMAC__C5_CTL_RX_DEGRADE_ACT_THRESH_SZ-1:0] C5_CTL_RX_DEGRADE_ACT_THRESH_REG = C5_CTL_RX_DEGRADE_ACT_THRESH;
reg [`DCMAC__C5_CTL_RX_DEGRADE_DEACT_THRESH_SZ-1:0] C5_CTL_RX_DEGRADE_DEACT_THRESH_REG = C5_CTL_RX_DEGRADE_DEACT_THRESH;
reg [`DCMAC__C5_CTL_RX_DEGRADE_ENABLE_SZ:1] C5_CTL_RX_DEGRADE_ENABLE_REG = C5_CTL_RX_DEGRADE_ENABLE;
reg [`DCMAC__C5_CTL_RX_DEGRADE_INTERVAL_SZ-1:0] C5_CTL_RX_DEGRADE_INTERVAL_REG = C5_CTL_RX_DEGRADE_INTERVAL;
reg [`DCMAC__C5_CTL_RX_DELETE_FCS_SZ:1] C5_CTL_RX_DELETE_FCS_REG = C5_CTL_RX_DELETE_FCS;
reg [`DCMAC__C5_CTL_RX_ENABLE_GCP_SZ:1] C5_CTL_RX_ENABLE_GCP_REG = C5_CTL_RX_ENABLE_GCP;
reg [`DCMAC__C5_CTL_RX_ENABLE_GPP_SZ:1] C5_CTL_RX_ENABLE_GPP_REG = C5_CTL_RX_ENABLE_GPP;
reg [`DCMAC__C5_CTL_RX_ENABLE_PCP_SZ:1] C5_CTL_RX_ENABLE_PCP_REG = C5_CTL_RX_ENABLE_PCP;
reg [`DCMAC__C5_CTL_RX_ENABLE_PPP_SZ:1] C5_CTL_RX_ENABLE_PPP_REG = C5_CTL_RX_ENABLE_PPP;
reg [`DCMAC__C5_CTL_RX_ETYPE_GCP_SZ-1:0] C5_CTL_RX_ETYPE_GCP_REG = C5_CTL_RX_ETYPE_GCP;
reg [`DCMAC__C5_CTL_RX_ETYPE_GPP_SZ-1:0] C5_CTL_RX_ETYPE_GPP_REG = C5_CTL_RX_ETYPE_GPP;
reg [`DCMAC__C5_CTL_RX_ETYPE_PCP_SZ-1:0] C5_CTL_RX_ETYPE_PCP_REG = C5_CTL_RX_ETYPE_PCP;
reg [`DCMAC__C5_CTL_RX_ETYPE_PPP_SZ-1:0] C5_CTL_RX_ETYPE_PPP_REG = C5_CTL_RX_ETYPE_PPP;
reg [`DCMAC__C5_CTL_RX_FEC_ALIGNMENT_BYPASS_SZ:1] C5_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = C5_CTL_RX_FEC_ALIGNMENT_BYPASS;
reg [`DCMAC__C5_CTL_RX_FEC_BYPASS_CORRECTION_SZ:1] C5_CTL_RX_FEC_BYPASS_CORRECTION_REG = C5_CTL_RX_FEC_BYPASS_CORRECTION;
reg [`DCMAC__C5_CTL_RX_FEC_BYPASS_INDICATION_SZ:1] C5_CTL_RX_FEC_BYPASS_INDICATION_REG = C5_CTL_RX_FEC_BYPASS_INDICATION;
reg [`DCMAC__C5_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_SZ:1] C5_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = C5_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
reg [`DCMAC__C5_CTL_RX_FEC_MODE_SZ-1:0] C5_CTL_RX_FEC_MODE_REG = C5_CTL_RX_FEC_MODE;
reg [`DCMAC__C5_CTL_RX_FEC_TRANSCODE_BYPASS_SZ:1] C5_CTL_RX_FEC_TRANSCODE_BYPASS_REG = C5_CTL_RX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C5_CTL_RX_FEC_TRANSCODE_CLAUSE49_SZ:1] C5_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = C5_CTL_RX_FEC_TRANSCODE_CLAUSE49;
reg [`DCMAC__C5_CTL_RX_FLEXIF_SELECT_SZ-1:0] C5_CTL_RX_FLEXIF_SELECT_REG = C5_CTL_RX_FLEXIF_SELECT;
reg [`DCMAC__C5_CTL_RX_FORWARD_CONTROL_SZ:1] C5_CTL_RX_FORWARD_CONTROL_REG = C5_CTL_RX_FORWARD_CONTROL;
reg [`DCMAC__C5_CTL_RX_IGNORE_FCS_SZ:1] C5_CTL_RX_IGNORE_FCS_REG = C5_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C5_CTL_RX_IGNORE_INRANGE_SZ:1] C5_CTL_RX_IGNORE_INRANGE_REG = C5_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C5_CTL_RX_IS_CLAUSE_49_SZ:1] C5_CTL_RX_IS_CLAUSE_49_REG = C5_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C5_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C5_CTL_RX_MAX_PACKET_LEN_REG = C5_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C5_CTL_RX_OPCODE_GPP_SZ-1:0] C5_CTL_RX_OPCODE_GPP_REG = C5_CTL_RX_OPCODE_GPP;
reg [`DCMAC__C5_CTL_RX_OPCODE_MAX_GCP_SZ-1:0] C5_CTL_RX_OPCODE_MAX_GCP_REG = C5_CTL_RX_OPCODE_MAX_GCP;
reg [`DCMAC__C5_CTL_RX_OPCODE_MAX_PCP_SZ-1:0] C5_CTL_RX_OPCODE_MAX_PCP_REG = C5_CTL_RX_OPCODE_MAX_PCP;
reg [`DCMAC__C5_CTL_RX_OPCODE_MIN_GCP_SZ-1:0] C5_CTL_RX_OPCODE_MIN_GCP_REG = C5_CTL_RX_OPCODE_MIN_GCP;
reg [`DCMAC__C5_CTL_RX_OPCODE_MIN_PCP_SZ-1:0] C5_CTL_RX_OPCODE_MIN_PCP_REG = C5_CTL_RX_OPCODE_MIN_PCP;
reg [`DCMAC__C5_CTL_RX_OPCODE_PPP_SZ-1:0] C5_CTL_RX_OPCODE_PPP_REG = C5_CTL_RX_OPCODE_PPP;
reg [`DCMAC__C5_CTL_RX_PAUSE_DA_MCAST_SZ-1:0] C5_CTL_RX_PAUSE_DA_MCAST_REG = C5_CTL_RX_PAUSE_DA_MCAST;
reg [`DCMAC__C5_CTL_RX_PAUSE_DA_UCAST_SZ-1:0] C5_CTL_RX_PAUSE_DA_UCAST_REG = C5_CTL_RX_PAUSE_DA_UCAST;
reg [`DCMAC__C5_CTL_RX_PAUSE_SA_SZ-1:0] C5_CTL_RX_PAUSE_SA_REG = C5_CTL_RX_PAUSE_SA;
reg [`DCMAC__C5_CTL_RX_PMA_LANE_MUX_SZ-1:0] C5_CTL_RX_PMA_LANE_MUX_REG = C5_CTL_RX_PMA_LANE_MUX;
reg [`DCMAC__C5_CTL_RX_PROCESS_LFI_SZ:1] C5_CTL_RX_PROCESS_LFI_REG = C5_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C5_CTL_RX_PTP_LATENCY_ADJUST_SZ-1:0] C5_CTL_RX_PTP_LATENCY_ADJUST_REG = C5_CTL_RX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C5_CTL_RX_PTP_ST_OFFSET_SZ-1:0] C5_CTL_RX_PTP_ST_OFFSET_REG = C5_CTL_RX_PTP_ST_OFFSET;
reg [`DCMAC__C5_CTL_RX_TEST_PATTERN_SZ:1] C5_CTL_RX_TEST_PATTERN_REG = C5_CTL_RX_TEST_PATTERN;
reg [`DCMAC__C5_CTL_RX_TICK_REG_MODE_SEL_SZ:1] C5_CTL_RX_TICK_REG_MODE_SEL_REG = C5_CTL_RX_TICK_REG_MODE_SEL;
reg [`DCMAC__C5_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C5_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C5_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C5_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C5_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = C5_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C5_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C5_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C5_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C5_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C5_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C5_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C5_CTL_TX_DA_GPP_SZ-1:0] C5_CTL_TX_DA_GPP_REG = C5_CTL_TX_DA_GPP;
reg [`DCMAC__C5_CTL_TX_DA_PPP_SZ-1:0] C5_CTL_TX_DA_PPP_REG = C5_CTL_TX_DA_PPP;
reg [`DCMAC__C5_CTL_TX_ETHERTYPE_GPP_SZ-1:0] C5_CTL_TX_ETHERTYPE_GPP_REG = C5_CTL_TX_ETHERTYPE_GPP;
reg [`DCMAC__C5_CTL_TX_ETHERTYPE_PPP_SZ-1:0] C5_CTL_TX_ETHERTYPE_PPP_REG = C5_CTL_TX_ETHERTYPE_PPP;
reg [`DCMAC__C5_CTL_TX_FCS_INS_ENABLE_SZ:1] C5_CTL_TX_FCS_INS_ENABLE_REG = C5_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C5_CTL_TX_FEC_FOUR_LANE_PMD_SZ:1] C5_CTL_TX_FEC_FOUR_LANE_PMD_REG = C5_CTL_TX_FEC_FOUR_LANE_PMD;
reg [`DCMAC__C5_CTL_TX_FEC_MODE_SZ-1:0] C5_CTL_TX_FEC_MODE_REG = C5_CTL_TX_FEC_MODE;
reg [`DCMAC__C5_CTL_TX_FEC_TRANSCODE_BYPASS_SZ:1] C5_CTL_TX_FEC_TRANSCODE_BYPASS_REG = C5_CTL_TX_FEC_TRANSCODE_BYPASS;
reg [`DCMAC__C5_CTL_TX_FLEXIF_AM_MODE_SZ:1] C5_CTL_TX_FLEXIF_AM_MODE_REG = C5_CTL_TX_FLEXIF_AM_MODE;
reg [`DCMAC__C5_CTL_TX_FLEXIF_SELECT_SZ-1:0] C5_CTL_TX_FLEXIF_SELECT_REG = C5_CTL_TX_FLEXIF_SELECT;
reg [`DCMAC__C5_CTL_TX_IGNORE_FCS_SZ:1] C5_CTL_TX_IGNORE_FCS_REG = C5_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C5_CTL_TX_IPG_VALUE_SZ-1:0] C5_CTL_TX_IPG_VALUE_REG = C5_CTL_TX_IPG_VALUE;
reg [`DCMAC__C5_CTL_TX_OPCODE_GPP_SZ-1:0] C5_CTL_TX_OPCODE_GPP_REG = C5_CTL_TX_OPCODE_GPP;
reg [`DCMAC__C5_CTL_TX_OPCODE_PPP_SZ-1:0] C5_CTL_TX_OPCODE_PPP_REG = C5_CTL_TX_OPCODE_PPP;
reg [`DCMAC__C5_CTL_TX_PAUSE_QUANTA0_SZ-1:0] C5_CTL_TX_PAUSE_QUANTA0_REG = C5_CTL_TX_PAUSE_QUANTA0;
reg [`DCMAC__C5_CTL_TX_PAUSE_QUANTA1_SZ-1:0] C5_CTL_TX_PAUSE_QUANTA1_REG = C5_CTL_TX_PAUSE_QUANTA1;
reg [`DCMAC__C5_CTL_TX_PAUSE_QUANTA2_SZ-1:0] C5_CTL_TX_PAUSE_QUANTA2_REG = C5_CTL_TX_PAUSE_QUANTA2;
reg [`DCMAC__C5_CTL_TX_PAUSE_QUANTA3_SZ-1:0] C5_CTL_TX_PAUSE_QUANTA3_REG = C5_CTL_TX_PAUSE_QUANTA3;
reg [`DCMAC__C5_CTL_TX_PAUSE_QUANTA4_SZ-1:0] C5_CTL_TX_PAUSE_QUANTA4_REG = C5_CTL_TX_PAUSE_QUANTA4;
reg [`DCMAC__C5_CTL_TX_PAUSE_QUANTA5_SZ-1:0] C5_CTL_TX_PAUSE_QUANTA5_REG = C5_CTL_TX_PAUSE_QUANTA5;
reg [`DCMAC__C5_CTL_TX_PAUSE_QUANTA6_SZ-1:0] C5_CTL_TX_PAUSE_QUANTA6_REG = C5_CTL_TX_PAUSE_QUANTA6;
reg [`DCMAC__C5_CTL_TX_PAUSE_QUANTA7_SZ-1:0] C5_CTL_TX_PAUSE_QUANTA7_REG = C5_CTL_TX_PAUSE_QUANTA7;
reg [`DCMAC__C5_CTL_TX_PAUSE_QUANTA8_SZ-1:0] C5_CTL_TX_PAUSE_QUANTA8_REG = C5_CTL_TX_PAUSE_QUANTA8;
reg [`DCMAC__C5_CTL_TX_PAUSE_REFRESH_TIMER_SZ-1:0] C5_CTL_TX_PAUSE_REFRESH_TIMER_REG = C5_CTL_TX_PAUSE_REFRESH_TIMER;
reg [`DCMAC__C5_CTL_TX_PMA_LANE_MUX_SZ-1:0] C5_CTL_TX_PMA_LANE_MUX_REG = C5_CTL_TX_PMA_LANE_MUX;
reg [`DCMAC__C5_CTL_TX_PTP_1STEP_ENABLE_SZ:1] C5_CTL_TX_PTP_1STEP_ENABLE_REG = C5_CTL_TX_PTP_1STEP_ENABLE;
reg [`DCMAC__C5_CTL_TX_PTP_LATENCY_ADJUST_SZ-1:0] C5_CTL_TX_PTP_LATENCY_ADJUST_REG = C5_CTL_TX_PTP_LATENCY_ADJUST;
reg [`DCMAC__C5_CTL_TX_PTP_SAT_ENABLE_SZ-1:0] C5_CTL_TX_PTP_SAT_ENABLE_REG = C5_CTL_TX_PTP_SAT_ENABLE;
reg [`DCMAC__C5_CTL_TX_PTP_ST_OFFSET_SZ-1:0] C5_CTL_TX_PTP_ST_OFFSET_REG = C5_CTL_TX_PTP_ST_OFFSET;
reg [`DCMAC__C5_CTL_TX_SA_GPP_SZ-1:0] C5_CTL_TX_SA_GPP_REG = C5_CTL_TX_SA_GPP;
reg [`DCMAC__C5_CTL_TX_SA_PPP_SZ-1:0] C5_CTL_TX_SA_PPP_REG = C5_CTL_TX_SA_PPP;
reg [`DCMAC__C5_CTL_TX_SEND_IDLE_SZ:1] C5_CTL_TX_SEND_IDLE_REG = C5_CTL_TX_SEND_IDLE;
reg [`DCMAC__C5_CTL_TX_SEND_LFI_SZ:1] C5_CTL_TX_SEND_LFI_REG = C5_CTL_TX_SEND_LFI;
reg [`DCMAC__C5_CTL_TX_SEND_RFI_SZ:1] C5_CTL_TX_SEND_RFI_REG = C5_CTL_TX_SEND_RFI;
reg [`DCMAC__C5_CTL_TX_TICK_REG_MODE_SEL_SZ:1] C5_CTL_TX_TICK_REG_MODE_SEL_REG = C5_CTL_TX_TICK_REG_MODE_SEL;
reg [`DCMAC__C5_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_SZ:1] C5_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = C5_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
reg [`DCMAC__C5_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_SZ:1] C5_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = C5_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
reg [`DCMAC__C6_CTL_RX_CHECK_PREAMBLE_SZ:1] C6_CTL_RX_CHECK_PREAMBLE_REG = C6_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C6_CTL_RX_CHECK_SFD_SZ:1] C6_CTL_RX_CHECK_SFD_REG = C6_CTL_RX_CHECK_SFD;
reg [`DCMAC__C6_CTL_RX_DELETE_FCS_SZ:1] C6_CTL_RX_DELETE_FCS_REG = C6_CTL_RX_DELETE_FCS;
reg [`DCMAC__C6_CTL_RX_IGNORE_FCS_SZ:1] C6_CTL_RX_IGNORE_FCS_REG = C6_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C6_CTL_RX_IGNORE_INRANGE_SZ:1] C6_CTL_RX_IGNORE_INRANGE_REG = C6_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C6_CTL_RX_IS_CLAUSE_49_SZ:1] C6_CTL_RX_IS_CLAUSE_49_REG = C6_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C6_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C6_CTL_RX_MAX_PACKET_LEN_REG = C6_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C6_CTL_RX_PROCESS_LFI_SZ:1] C6_CTL_RX_PROCESS_LFI_REG = C6_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C6_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C6_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C6_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C6_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C6_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C6_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C6_CTL_TX_FCS_INS_ENABLE_SZ:1] C6_CTL_TX_FCS_INS_ENABLE_REG = C6_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C6_CTL_TX_IGNORE_FCS_SZ:1] C6_CTL_TX_IGNORE_FCS_REG = C6_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C6_CTL_TX_IPG_VALUE_SZ-1:0] C6_CTL_TX_IPG_VALUE_REG = C6_CTL_TX_IPG_VALUE;
reg [`DCMAC__C6_CTL_TX_SEND_IDLE_SZ:1] C6_CTL_TX_SEND_IDLE_REG = C6_CTL_TX_SEND_IDLE;
reg [`DCMAC__C6_CTL_TX_SEND_LFI_SZ:1] C6_CTL_TX_SEND_LFI_REG = C6_CTL_TX_SEND_LFI;
reg [`DCMAC__C6_CTL_TX_SEND_RFI_SZ:1] C6_CTL_TX_SEND_RFI_REG = C6_CTL_TX_SEND_RFI;
reg [`DCMAC__C7_CTL_RX_CHECK_PREAMBLE_SZ:1] C7_CTL_RX_CHECK_PREAMBLE_REG = C7_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C7_CTL_RX_CHECK_SFD_SZ:1] C7_CTL_RX_CHECK_SFD_REG = C7_CTL_RX_CHECK_SFD;
reg [`DCMAC__C7_CTL_RX_DELETE_FCS_SZ:1] C7_CTL_RX_DELETE_FCS_REG = C7_CTL_RX_DELETE_FCS;
reg [`DCMAC__C7_CTL_RX_IGNORE_FCS_SZ:1] C7_CTL_RX_IGNORE_FCS_REG = C7_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C7_CTL_RX_IGNORE_INRANGE_SZ:1] C7_CTL_RX_IGNORE_INRANGE_REG = C7_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C7_CTL_RX_IS_CLAUSE_49_SZ:1] C7_CTL_RX_IS_CLAUSE_49_REG = C7_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C7_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C7_CTL_RX_MAX_PACKET_LEN_REG = C7_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C7_CTL_RX_PROCESS_LFI_SZ:1] C7_CTL_RX_PROCESS_LFI_REG = C7_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C7_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C7_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C7_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C7_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C7_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C7_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C7_CTL_TX_FCS_INS_ENABLE_SZ:1] C7_CTL_TX_FCS_INS_ENABLE_REG = C7_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C7_CTL_TX_IGNORE_FCS_SZ:1] C7_CTL_TX_IGNORE_FCS_REG = C7_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C7_CTL_TX_IPG_VALUE_SZ-1:0] C7_CTL_TX_IPG_VALUE_REG = C7_CTL_TX_IPG_VALUE;
reg [`DCMAC__C7_CTL_TX_SEND_IDLE_SZ:1] C7_CTL_TX_SEND_IDLE_REG = C7_CTL_TX_SEND_IDLE;
reg [`DCMAC__C7_CTL_TX_SEND_LFI_SZ:1] C7_CTL_TX_SEND_LFI_REG = C7_CTL_TX_SEND_LFI;
reg [`DCMAC__C7_CTL_TX_SEND_RFI_SZ:1] C7_CTL_TX_SEND_RFI_REG = C7_CTL_TX_SEND_RFI;
reg [`DCMAC__C8_CTL_RX_CHECK_PREAMBLE_SZ:1] C8_CTL_RX_CHECK_PREAMBLE_REG = C8_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C8_CTL_RX_CHECK_SFD_SZ:1] C8_CTL_RX_CHECK_SFD_REG = C8_CTL_RX_CHECK_SFD;
reg [`DCMAC__C8_CTL_RX_DELETE_FCS_SZ:1] C8_CTL_RX_DELETE_FCS_REG = C8_CTL_RX_DELETE_FCS;
reg [`DCMAC__C8_CTL_RX_IGNORE_FCS_SZ:1] C8_CTL_RX_IGNORE_FCS_REG = C8_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C8_CTL_RX_IGNORE_INRANGE_SZ:1] C8_CTL_RX_IGNORE_INRANGE_REG = C8_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C8_CTL_RX_IS_CLAUSE_49_SZ:1] C8_CTL_RX_IS_CLAUSE_49_REG = C8_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C8_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C8_CTL_RX_MAX_PACKET_LEN_REG = C8_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C8_CTL_RX_PROCESS_LFI_SZ:1] C8_CTL_RX_PROCESS_LFI_REG = C8_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C8_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C8_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C8_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C8_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C8_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C8_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C8_CTL_TX_FCS_INS_ENABLE_SZ:1] C8_CTL_TX_FCS_INS_ENABLE_REG = C8_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C8_CTL_TX_IGNORE_FCS_SZ:1] C8_CTL_TX_IGNORE_FCS_REG = C8_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C8_CTL_TX_IPG_VALUE_SZ-1:0] C8_CTL_TX_IPG_VALUE_REG = C8_CTL_TX_IPG_VALUE;
reg [`DCMAC__C8_CTL_TX_SEND_IDLE_SZ:1] C8_CTL_TX_SEND_IDLE_REG = C8_CTL_TX_SEND_IDLE;
reg [`DCMAC__C8_CTL_TX_SEND_LFI_SZ:1] C8_CTL_TX_SEND_LFI_REG = C8_CTL_TX_SEND_LFI;
reg [`DCMAC__C8_CTL_TX_SEND_RFI_SZ:1] C8_CTL_TX_SEND_RFI_REG = C8_CTL_TX_SEND_RFI;
reg [`DCMAC__C9_CTL_RX_CHECK_PREAMBLE_SZ:1] C9_CTL_RX_CHECK_PREAMBLE_REG = C9_CTL_RX_CHECK_PREAMBLE;
reg [`DCMAC__C9_CTL_RX_CHECK_SFD_SZ:1] C9_CTL_RX_CHECK_SFD_REG = C9_CTL_RX_CHECK_SFD;
reg [`DCMAC__C9_CTL_RX_DELETE_FCS_SZ:1] C9_CTL_RX_DELETE_FCS_REG = C9_CTL_RX_DELETE_FCS;
reg [`DCMAC__C9_CTL_RX_IGNORE_FCS_SZ:1] C9_CTL_RX_IGNORE_FCS_REG = C9_CTL_RX_IGNORE_FCS;
reg [`DCMAC__C9_CTL_RX_IGNORE_INRANGE_SZ:1] C9_CTL_RX_IGNORE_INRANGE_REG = C9_CTL_RX_IGNORE_INRANGE;
reg [`DCMAC__C9_CTL_RX_IS_CLAUSE_49_SZ:1] C9_CTL_RX_IS_CLAUSE_49_REG = C9_CTL_RX_IS_CLAUSE_49;
reg [`DCMAC__C9_CTL_RX_MAX_PACKET_LEN_SZ-1:0] C9_CTL_RX_MAX_PACKET_LEN_REG = C9_CTL_RX_MAX_PACKET_LEN;
reg [`DCMAC__C9_CTL_RX_PROCESS_LFI_SZ:1] C9_CTL_RX_PROCESS_LFI_REG = C9_CTL_RX_PROCESS_LFI;
reg [`DCMAC__C9_CTL_TX_CORRUPT_FCS_ON_ERR_SZ-1:0] C9_CTL_TX_CORRUPT_FCS_ON_ERR_REG = C9_CTL_TX_CORRUPT_FCS_ON_ERR;
reg [`DCMAC__C9_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SZ:1] C9_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = C9_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
reg [`DCMAC__C9_CTL_TX_FCS_INS_ENABLE_SZ:1] C9_CTL_TX_FCS_INS_ENABLE_REG = C9_CTL_TX_FCS_INS_ENABLE;
reg [`DCMAC__C9_CTL_TX_IGNORE_FCS_SZ:1] C9_CTL_TX_IGNORE_FCS_REG = C9_CTL_TX_IGNORE_FCS;
reg [`DCMAC__C9_CTL_TX_IPG_VALUE_SZ-1:0] C9_CTL_TX_IPG_VALUE_REG = C9_CTL_TX_IPG_VALUE;
reg [`DCMAC__C9_CTL_TX_SEND_IDLE_SZ:1] C9_CTL_TX_SEND_IDLE_REG = C9_CTL_TX_SEND_IDLE;
reg [`DCMAC__C9_CTL_TX_SEND_LFI_SZ:1] C9_CTL_TX_SEND_LFI_REG = C9_CTL_TX_SEND_LFI;
reg [`DCMAC__C9_CTL_TX_SEND_RFI_SZ:1] C9_CTL_TX_SEND_RFI_REG = C9_CTL_TX_SEND_RFI;
reg [`DCMAC__CTL_AXI_AF_THRESH_OVERRIDE_SZ-1:0] CTL_AXI_AF_THRESH_OVERRIDE_REG = CTL_AXI_AF_THRESH_OVERRIDE;
reg [`DCMAC__CTL_MEM_CTRL_SZ-1:0] CTL_MEM_CTRL_REG = CTL_MEM_CTRL;
reg [`DCMAC__CTL_MEM_DISABLE_RX_AXI_CLK_SZ:1] CTL_MEM_DISABLE_RX_AXI_CLK_REG = CTL_MEM_DISABLE_RX_AXI_CLK;
reg [`DCMAC__CTL_MEM_DISABLE_RX_CORE_CLK_SZ:1] CTL_MEM_DISABLE_RX_CORE_CLK_REG = CTL_MEM_DISABLE_RX_CORE_CLK;
reg [`DCMAC__CTL_MEM_DISABLE_RX_FLEXIF_CLK_SZ-1:0] CTL_MEM_DISABLE_RX_FLEXIF_CLK_REG = CTL_MEM_DISABLE_RX_FLEXIF_CLK;
reg [`DCMAC__CTL_MEM_DISABLE_RX_MACIF_CLK_SZ:1] CTL_MEM_DISABLE_RX_MACIF_CLK_REG = CTL_MEM_DISABLE_RX_MACIF_CLK;
reg [`DCMAC__CTL_MEM_DISABLE_RX_PCS_ALIGN_BUFFER_SZ-1:0] CTL_MEM_DISABLE_RX_PCS_ALIGN_BUFFER_REG = CTL_MEM_DISABLE_RX_PCS_ALIGN_BUFFER;
reg [`DCMAC__CTL_MEM_DISABLE_RX_PCS_CPCS_SZ-1:0] CTL_MEM_DISABLE_RX_PCS_CPCS_REG = CTL_MEM_DISABLE_RX_PCS_CPCS;
reg [`DCMAC__CTL_MEM_DISABLE_RX_PCS_DECODER_SZ:1] CTL_MEM_DISABLE_RX_PCS_DECODER_REG = CTL_MEM_DISABLE_RX_PCS_DECODER;
reg [`DCMAC__CTL_MEM_DISABLE_RX_SERDES_CLK_SZ-1:0] CTL_MEM_DISABLE_RX_SERDES_CLK_REG = CTL_MEM_DISABLE_RX_SERDES_CLK;
reg [`DCMAC__CTL_MEM_DISABLE_TX_AXI_CLK_SZ:1] CTL_MEM_DISABLE_TX_AXI_CLK_REG = CTL_MEM_DISABLE_TX_AXI_CLK;
reg [`DCMAC__CTL_MEM_DISABLE_TX_CORE_CLK_SZ:1] CTL_MEM_DISABLE_TX_CORE_CLK_REG = CTL_MEM_DISABLE_TX_CORE_CLK;
reg [`DCMAC__CTL_MEM_DISABLE_TX_FLEXIF_CLK_SZ-1:0] CTL_MEM_DISABLE_TX_FLEXIF_CLK_REG = CTL_MEM_DISABLE_TX_FLEXIF_CLK;
reg [`DCMAC__CTL_MEM_DISABLE_TX_MACIF_CLK_SZ:1] CTL_MEM_DISABLE_TX_MACIF_CLK_REG = CTL_MEM_DISABLE_TX_MACIF_CLK;
reg [`DCMAC__CTL_MEM_DISABLE_TX_PCS_CPCS_SZ-1:0] CTL_MEM_DISABLE_TX_PCS_CPCS_REG = CTL_MEM_DISABLE_TX_PCS_CPCS;
reg [`DCMAC__CTL_MEM_DISABLE_TX_PCS_ENCODER_SZ:1] CTL_MEM_DISABLE_TX_PCS_ENCODER_REG = CTL_MEM_DISABLE_TX_PCS_ENCODER;
reg [`DCMAC__CTL_MEM_DISABLE_TX_SERDES_CLK_SZ-1:0] CTL_MEM_DISABLE_TX_SERDES_CLK_REG = CTL_MEM_DISABLE_TX_SERDES_CLK;
reg [`DCMAC__CTL_MEM_DISABLE_TX_TS2PHY_SZ:1] CTL_MEM_DISABLE_TX_TS2PHY_REG = CTL_MEM_DISABLE_TX_TS2PHY;
reg [`DCMAC__CTL_REVISION_SZ-1:0] CTL_REVISION_REG = CTL_REVISION;
reg [`DCMAC__CTL_RSVD0_SZ-1:0] CTL_RSVD0_REG = CTL_RSVD0;
reg [`DCMAC__CTL_RSVD1_SZ-1:0] CTL_RSVD1_REG = CTL_RSVD1;
reg [`DCMAC__CTL_RSVD2_SZ-1:0] CTL_RSVD2_REG = CTL_RSVD2;
reg [`DCMAC__CTL_RSVD3_SZ-1:0] CTL_RSVD3_REG = CTL_RSVD3;
reg [`DCMAC__CTL_RSVD4_SZ-1:0] CTL_RSVD4_REG = CTL_RSVD4;
reg [`DCMAC__CTL_RSVD5_SZ-1:0] CTL_RSVD5_REG = CTL_RSVD5;
reg [`DCMAC__CTL_RSVD6_SZ-1:0] CTL_RSVD6_REG = CTL_RSVD6;
reg [`DCMAC__CTL_RSVD7_SZ-1:0] CTL_RSVD7_REG = CTL_RSVD7;
reg [`DCMAC__CTL_RX_ALL_CH_TICK_REG_MODE_SEL_SZ:1] CTL_RX_ALL_CH_TICK_REG_MODE_SEL_REG = CTL_RX_ALL_CH_TICK_REG_MODE_SEL;
reg [`DCMAC__CTL_RX_AXIS_CFG_SZ:1] CTL_RX_AXIS_CFG_REG = CTL_RX_AXIS_CFG;
reg CTL_RX_ECC_ERR_CLEAR_REG = CTL_RX_ECC_ERR_CLEAR;
reg [`DCMAC__CTL_RX_FEC_CK_UNIQUE_FLIP_SZ:1] CTL_RX_FEC_CK_UNIQUE_FLIP_REG = CTL_RX_FEC_CK_UNIQUE_FLIP;
reg [`DCMAC__CTL_RX_FEC_ERRIND_MODE_SZ:1] CTL_RX_FEC_ERRIND_MODE_REG = CTL_RX_FEC_ERRIND_MODE;
reg [`DCMAC__CTL_RX_INDEPENDENT_TSMAC_AND_PHY_MODE_SZ:1] CTL_RX_INDEPENDENT_TSMAC_AND_PHY_MODE_REG = CTL_RX_INDEPENDENT_TSMAC_AND_PHY_MODE;
reg [`DCMAC__CTL_RX_MAC_DEBUG_SELECT_SZ-1:0] CTL_RX_MAC_DEBUG_SELECT_REG = CTL_RX_MAC_DEBUG_SELECT;
reg [`DCMAC__CTL_RX_PCS_ACTIVE_PORTS_SZ-1:0] CTL_RX_PCS_ACTIVE_PORTS_REG = CTL_RX_PCS_ACTIVE_PORTS;
reg [`DCMAC__CTL_RX_PHY_DEBUG_SELECT_SZ-1:0] CTL_RX_PHY_DEBUG_SELECT_REG = CTL_RX_PHY_DEBUG_SELECT;
reg [`DCMAC__CTL_TEST_MODE_MEMCEL_SZ-1:0] CTL_TEST_MODE_MEMCEL_REG = CTL_TEST_MODE_MEMCEL;
reg [`DCMAC__CTL_TX_ALL_CH_TICK_REG_MODE_SEL_SZ:1] CTL_TX_ALL_CH_TICK_REG_MODE_SEL_REG = CTL_TX_ALL_CH_TICK_REG_MODE_SEL;
reg [`DCMAC__CTL_TX_AXIS_CFG_SZ:1] CTL_TX_AXIS_CFG_REG = CTL_TX_AXIS_CFG;
reg CTL_TX_ECC_ERR_CLEAR_REG = CTL_TX_ECC_ERR_CLEAR;
reg CTL_TX_ECC_ERR_COUNT_TICK_REG = CTL_TX_ECC_ERR_COUNT_TICK;
reg [`DCMAC__CTL_TX_FEC_CK_UNIQUE_FLIP_SZ:1] CTL_TX_FEC_CK_UNIQUE_FLIP_REG = CTL_TX_FEC_CK_UNIQUE_FLIP;
reg [`DCMAC__CTL_TX_INDEPENDENT_TSMAC_AND_PHY_MODE_SZ:1] CTL_TX_INDEPENDENT_TSMAC_AND_PHY_MODE_REG = CTL_TX_INDEPENDENT_TSMAC_AND_PHY_MODE;
reg [`DCMAC__CTL_TX_MAC_DEBUG_SELECT_SZ-1:0] CTL_TX_MAC_DEBUG_SELECT_REG = CTL_TX_MAC_DEBUG_SELECT;
reg [`DCMAC__CTL_TX_PCS_ACTIVE_PORTS_SZ-1:0] CTL_TX_PCS_ACTIVE_PORTS_REG = CTL_TX_PCS_ACTIVE_PORTS;
reg [`DCMAC__CTL_TX_PHY_DEBUG_SELECT_SZ-1:0] CTL_TX_PHY_DEBUG_SELECT_REG = CTL_TX_PHY_DEBUG_SELECT;
reg [`DCMAC__LANE_CONNECTIVITY_SZ:1] LANE_CONNECTIVITY_REG = LANE_CONNECTIVITY;
real MAC_ACTIVITY_FACTOR_REG = MAC_ACTIVITY_FACTOR;
reg [`DCMAC__NUM_100G_FEC_NOPCS_PORTS_SZ-1:0] NUM_100G_FEC_NOPCS_PORTS_REG = NUM_100G_FEC_NOPCS_PORTS;
reg [`DCMAC__NUM_100G_PCS_NOFEC_PORTS_SZ-1:0] NUM_100G_PCS_NOFEC_PORTS_REG = NUM_100G_PCS_NOFEC_PORTS;
reg [`DCMAC__NUM_100G_PCS_WITH_FEC_PORTS_SZ-1:0] NUM_100G_PCS_WITH_FEC_PORTS_REG = NUM_100G_PCS_WITH_FEC_PORTS;
reg [`DCMAC__NUM_200G_PORTS_SZ-1:0] NUM_200G_PORTS_REG = NUM_200G_PORTS;
reg NUM_400G_PORTS_REG = NUM_400G_PORTS;
reg [`DCMAC__NUM_50G_FEC_NOPCS_PORTS_SZ-1:0] NUM_50G_FEC_NOPCS_PORTS_REG = NUM_50G_FEC_NOPCS_PORTS;
reg RXMAC_ACTIVE_REG = RXMAC_ACTIVE;
reg [`DCMAC__SIM_VERSION_SZ-1:0] SIM_VERSION_REG = SIM_VERSION;
reg TXMAC_ACTIVE_REG = TXMAC_ACTIVE;

initial begin
  ATTR[`DCMAC__C0_CTL_PCS_RX_TS_EN] = C0_CTL_PCS_RX_TS_EN;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_ACK] = C0_CTL_RX_CHECK_ACK;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_ETYPE_GCP] = C0_CTL_RX_CHECK_ETYPE_GCP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_ETYPE_GPP] = C0_CTL_RX_CHECK_ETYPE_GPP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_ETYPE_PCP] = C0_CTL_RX_CHECK_ETYPE_PCP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_ETYPE_PPP] = C0_CTL_RX_CHECK_ETYPE_PPP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_MCAST_GCP] = C0_CTL_RX_CHECK_MCAST_GCP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_MCAST_GPP] = C0_CTL_RX_CHECK_MCAST_GPP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_MCAST_PCP] = C0_CTL_RX_CHECK_MCAST_PCP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_MCAST_PPP] = C0_CTL_RX_CHECK_MCAST_PPP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_OPCODE_GCP] = C0_CTL_RX_CHECK_OPCODE_GCP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_OPCODE_GPP] = C0_CTL_RX_CHECK_OPCODE_GPP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_OPCODE_PCP] = C0_CTL_RX_CHECK_OPCODE_PCP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_OPCODE_PPP] = C0_CTL_RX_CHECK_OPCODE_PPP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_PREAMBLE] = C0_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_SA_GCP] = C0_CTL_RX_CHECK_SA_GCP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_SA_GPP] = C0_CTL_RX_CHECK_SA_GPP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_SA_PCP] = C0_CTL_RX_CHECK_SA_PCP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_SA_PPP] = C0_CTL_RX_CHECK_SA_PPP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_SFD] = C0_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_UCAST_GCP] = C0_CTL_RX_CHECK_UCAST_GCP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_UCAST_GPP] = C0_CTL_RX_CHECK_UCAST_GPP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_UCAST_PCP] = C0_CTL_RX_CHECK_UCAST_PCP;
  ATTR[`DCMAC__C0_CTL_RX_CHECK_UCAST_PPP] = C0_CTL_RX_CHECK_UCAST_PPP;
  ATTR[`DCMAC__C0_CTL_RX_DATA_RATE] = C0_CTL_RX_DATA_RATE;
  ATTR[`DCMAC__C0_CTL_RX_DEGRADE_ACT_THRESH] = C0_CTL_RX_DEGRADE_ACT_THRESH;
  ATTR[`DCMAC__C0_CTL_RX_DEGRADE_DEACT_THRESH] = C0_CTL_RX_DEGRADE_DEACT_THRESH;
  ATTR[`DCMAC__C0_CTL_RX_DEGRADE_ENABLE] = C0_CTL_RX_DEGRADE_ENABLE;
  ATTR[`DCMAC__C0_CTL_RX_DEGRADE_INTERVAL] = C0_CTL_RX_DEGRADE_INTERVAL;
  ATTR[`DCMAC__C0_CTL_RX_DELETE_FCS] = C0_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C0_CTL_RX_ENABLE_GCP] = C0_CTL_RX_ENABLE_GCP;
  ATTR[`DCMAC__C0_CTL_RX_ENABLE_GPP] = C0_CTL_RX_ENABLE_GPP;
  ATTR[`DCMAC__C0_CTL_RX_ENABLE_PCP] = C0_CTL_RX_ENABLE_PCP;
  ATTR[`DCMAC__C0_CTL_RX_ENABLE_PPP] = C0_CTL_RX_ENABLE_PPP;
  ATTR[`DCMAC__C0_CTL_RX_ETYPE_GCP] = C0_CTL_RX_ETYPE_GCP;
  ATTR[`DCMAC__C0_CTL_RX_ETYPE_GPP] = C0_CTL_RX_ETYPE_GPP;
  ATTR[`DCMAC__C0_CTL_RX_ETYPE_PCP] = C0_CTL_RX_ETYPE_PCP;
  ATTR[`DCMAC__C0_CTL_RX_ETYPE_PPP] = C0_CTL_RX_ETYPE_PPP;
  ATTR[`DCMAC__C0_CTL_RX_FEC_ALIGNMENT_BYPASS] = C0_CTL_RX_FEC_ALIGNMENT_BYPASS;
  ATTR[`DCMAC__C0_CTL_RX_FEC_BYPASS_CORRECTION] = C0_CTL_RX_FEC_BYPASS_CORRECTION;
  ATTR[`DCMAC__C0_CTL_RX_FEC_BYPASS_INDICATION] = C0_CTL_RX_FEC_BYPASS_INDICATION;
  ATTR[`DCMAC__C0_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE] = C0_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
  ATTR[`DCMAC__C0_CTL_RX_FEC_MODE] = C0_CTL_RX_FEC_MODE;
  ATTR[`DCMAC__C0_CTL_RX_FEC_TRANSCODE_BYPASS] = C0_CTL_RX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C0_CTL_RX_FEC_TRANSCODE_CLAUSE49] = C0_CTL_RX_FEC_TRANSCODE_CLAUSE49;
  ATTR[`DCMAC__C0_CTL_RX_FLEXIF_PCS_WIDE_MODE] = C0_CTL_RX_FLEXIF_PCS_WIDE_MODE;
  ATTR[`DCMAC__C0_CTL_RX_FLEXIF_SELECT] = C0_CTL_RX_FLEXIF_SELECT;
  ATTR[`DCMAC__C0_CTL_RX_FORWARD_CONTROL] = C0_CTL_RX_FORWARD_CONTROL;
  ATTR[`DCMAC__C0_CTL_RX_IGNORE_FCS] = C0_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C0_CTL_RX_IGNORE_INRANGE] = C0_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C0_CTL_RX_IS_CLAUSE_49] = C0_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C0_CTL_RX_MAX_PACKET_LEN] = C0_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C0_CTL_RX_OPCODE_GPP] = C0_CTL_RX_OPCODE_GPP;
  ATTR[`DCMAC__C0_CTL_RX_OPCODE_MAX_GCP] = C0_CTL_RX_OPCODE_MAX_GCP;
  ATTR[`DCMAC__C0_CTL_RX_OPCODE_MAX_PCP] = C0_CTL_RX_OPCODE_MAX_PCP;
  ATTR[`DCMAC__C0_CTL_RX_OPCODE_MIN_GCP] = C0_CTL_RX_OPCODE_MIN_GCP;
  ATTR[`DCMAC__C0_CTL_RX_OPCODE_MIN_PCP] = C0_CTL_RX_OPCODE_MIN_PCP;
  ATTR[`DCMAC__C0_CTL_RX_OPCODE_PPP] = C0_CTL_RX_OPCODE_PPP;
  ATTR[`DCMAC__C0_CTL_RX_PAUSE_DA_MCAST] = C0_CTL_RX_PAUSE_DA_MCAST;
  ATTR[`DCMAC__C0_CTL_RX_PAUSE_DA_UCAST] = C0_CTL_RX_PAUSE_DA_UCAST;
  ATTR[`DCMAC__C0_CTL_RX_PAUSE_SA] = C0_CTL_RX_PAUSE_SA;
  ATTR[`DCMAC__C0_CTL_RX_PMA_LANE_MUX] = C0_CTL_RX_PMA_LANE_MUX;
  ATTR[`DCMAC__C0_CTL_RX_PROCESS_LFI] = C0_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C0_CTL_RX_PTP_LATENCY_ADJUST] = C0_CTL_RX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C0_CTL_RX_PTP_ST_OFFSET] = C0_CTL_RX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C0_CTL_RX_TEST_PATTERN] = C0_CTL_RX_TEST_PATTERN;
  ATTR[`DCMAC__C0_CTL_RX_TICK_REG_MODE_SEL] = C0_CTL_RX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C0_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1] = C0_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C0_CTL_RX_USE_CUSTOM_VL_MARKER_IDS] = C0_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C0_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE] = C0_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE;
  ATTR[`DCMAC__C0_CTL_TX_CORRUPT_FCS_ON_ERR] = C0_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C0_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C0_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C0_CTL_TX_DATA_RATE] = C0_CTL_TX_DATA_RATE;
  ATTR[`DCMAC__C0_CTL_TX_DA_GPP] = C0_CTL_TX_DA_GPP;
  ATTR[`DCMAC__C0_CTL_TX_DA_PPP] = C0_CTL_TX_DA_PPP;
  ATTR[`DCMAC__C0_CTL_TX_ETHERTYPE_GPP] = C0_CTL_TX_ETHERTYPE_GPP;
  ATTR[`DCMAC__C0_CTL_TX_ETHERTYPE_PPP] = C0_CTL_TX_ETHERTYPE_PPP;
  ATTR[`DCMAC__C0_CTL_TX_FCS_INS_ENABLE] = C0_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C0_CTL_TX_FEC_FOUR_LANE_PMD] = C0_CTL_TX_FEC_FOUR_LANE_PMD;
  ATTR[`DCMAC__C0_CTL_TX_FEC_MODE] = C0_CTL_TX_FEC_MODE;
  ATTR[`DCMAC__C0_CTL_TX_FEC_TRANSCODE_BYPASS] = C0_CTL_TX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C0_CTL_TX_FLEXIF_AM_MODE] = C0_CTL_TX_FLEXIF_AM_MODE;
  ATTR[`DCMAC__C0_CTL_TX_FLEXIF_PCS_WIDE_MODE] = C0_CTL_TX_FLEXIF_PCS_WIDE_MODE;
  ATTR[`DCMAC__C0_CTL_TX_FLEXIF_SELECT] = C0_CTL_TX_FLEXIF_SELECT;
  ATTR[`DCMAC__C0_CTL_TX_IGNORE_FCS] = C0_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C0_CTL_TX_IPG_VALUE] = C0_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C0_CTL_TX_OPCODE_GPP] = C0_CTL_TX_OPCODE_GPP;
  ATTR[`DCMAC__C0_CTL_TX_OPCODE_PPP] = C0_CTL_TX_OPCODE_PPP;
  ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA0] = C0_CTL_TX_PAUSE_QUANTA0;
  ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA1] = C0_CTL_TX_PAUSE_QUANTA1;
  ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA2] = C0_CTL_TX_PAUSE_QUANTA2;
  ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA3] = C0_CTL_TX_PAUSE_QUANTA3;
  ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA4] = C0_CTL_TX_PAUSE_QUANTA4;
  ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA5] = C0_CTL_TX_PAUSE_QUANTA5;
  ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA6] = C0_CTL_TX_PAUSE_QUANTA6;
  ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA7] = C0_CTL_TX_PAUSE_QUANTA7;
  ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA8] = C0_CTL_TX_PAUSE_QUANTA8;
  ATTR[`DCMAC__C0_CTL_TX_PAUSE_REFRESH_TIMER] = C0_CTL_TX_PAUSE_REFRESH_TIMER;
  ATTR[`DCMAC__C0_CTL_TX_PMA_LANE_MUX] = C0_CTL_TX_PMA_LANE_MUX;
  ATTR[`DCMAC__C0_CTL_TX_PTP_1STEP_ENABLE] = C0_CTL_TX_PTP_1STEP_ENABLE;
  ATTR[`DCMAC__C0_CTL_TX_PTP_LATENCY_ADJUST] = C0_CTL_TX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C0_CTL_TX_PTP_SAT_ENABLE] = C0_CTL_TX_PTP_SAT_ENABLE;
  ATTR[`DCMAC__C0_CTL_TX_PTP_ST_OFFSET] = C0_CTL_TX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C0_CTL_TX_SA_GPP] = C0_CTL_TX_SA_GPP;
  ATTR[`DCMAC__C0_CTL_TX_SA_PPP] = C0_CTL_TX_SA_PPP;
  ATTR[`DCMAC__C0_CTL_TX_SEND_IDLE] = C0_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C0_CTL_TX_SEND_LFI] = C0_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C0_CTL_TX_SEND_RFI] = C0_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C0_CTL_TX_TICK_REG_MODE_SEL] = C0_CTL_TX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C0_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1] = C0_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C0_CTL_TX_USE_CUSTOM_VL_MARKER_IDS] = C0_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C10_CTL_RX_CHECK_PREAMBLE] = C10_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C10_CTL_RX_CHECK_SFD] = C10_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C10_CTL_RX_DELETE_FCS] = C10_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C10_CTL_RX_IGNORE_FCS] = C10_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C10_CTL_RX_IGNORE_INRANGE] = C10_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C10_CTL_RX_IS_CLAUSE_49] = C10_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C10_CTL_RX_MAX_PACKET_LEN] = C10_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C10_CTL_RX_PROCESS_LFI] = C10_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C10_CTL_TX_CORRUPT_FCS_ON_ERR] = C10_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C10_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C10_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C10_CTL_TX_FCS_INS_ENABLE] = C10_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C10_CTL_TX_IGNORE_FCS] = C10_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C10_CTL_TX_IPG_VALUE] = C10_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C10_CTL_TX_SEND_IDLE] = C10_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C10_CTL_TX_SEND_LFI] = C10_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C10_CTL_TX_SEND_RFI] = C10_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C11_CTL_RX_CHECK_PREAMBLE] = C11_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C11_CTL_RX_CHECK_SFD] = C11_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C11_CTL_RX_DELETE_FCS] = C11_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C11_CTL_RX_IGNORE_FCS] = C11_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C11_CTL_RX_IGNORE_INRANGE] = C11_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C11_CTL_RX_IS_CLAUSE_49] = C11_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C11_CTL_RX_MAX_PACKET_LEN] = C11_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C11_CTL_RX_PROCESS_LFI] = C11_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C11_CTL_TX_CORRUPT_FCS_ON_ERR] = C11_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C11_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C11_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C11_CTL_TX_FCS_INS_ENABLE] = C11_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C11_CTL_TX_IGNORE_FCS] = C11_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C11_CTL_TX_IPG_VALUE] = C11_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C11_CTL_TX_SEND_IDLE] = C11_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C11_CTL_TX_SEND_LFI] = C11_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C11_CTL_TX_SEND_RFI] = C11_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C12_CTL_RX_CHECK_PREAMBLE] = C12_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C12_CTL_RX_CHECK_SFD] = C12_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C12_CTL_RX_DELETE_FCS] = C12_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C12_CTL_RX_IGNORE_FCS] = C12_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C12_CTL_RX_IGNORE_INRANGE] = C12_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C12_CTL_RX_IS_CLAUSE_49] = C12_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C12_CTL_RX_MAX_PACKET_LEN] = C12_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C12_CTL_RX_PROCESS_LFI] = C12_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C12_CTL_TX_CORRUPT_FCS_ON_ERR] = C12_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C12_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C12_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C12_CTL_TX_FCS_INS_ENABLE] = C12_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C12_CTL_TX_IGNORE_FCS] = C12_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C12_CTL_TX_IPG_VALUE] = C12_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C12_CTL_TX_SEND_IDLE] = C12_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C12_CTL_TX_SEND_LFI] = C12_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C12_CTL_TX_SEND_RFI] = C12_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C13_CTL_RX_CHECK_PREAMBLE] = C13_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C13_CTL_RX_CHECK_SFD] = C13_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C13_CTL_RX_DELETE_FCS] = C13_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C13_CTL_RX_IGNORE_FCS] = C13_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C13_CTL_RX_IGNORE_INRANGE] = C13_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C13_CTL_RX_IS_CLAUSE_49] = C13_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C13_CTL_RX_MAX_PACKET_LEN] = C13_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C13_CTL_RX_PROCESS_LFI] = C13_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C13_CTL_TX_CORRUPT_FCS_ON_ERR] = C13_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C13_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C13_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C13_CTL_TX_FCS_INS_ENABLE] = C13_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C13_CTL_TX_IGNORE_FCS] = C13_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C13_CTL_TX_IPG_VALUE] = C13_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C13_CTL_TX_SEND_IDLE] = C13_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C13_CTL_TX_SEND_LFI] = C13_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C13_CTL_TX_SEND_RFI] = C13_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C14_CTL_RX_CHECK_PREAMBLE] = C14_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C14_CTL_RX_CHECK_SFD] = C14_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C14_CTL_RX_DELETE_FCS] = C14_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C14_CTL_RX_IGNORE_FCS] = C14_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C14_CTL_RX_IGNORE_INRANGE] = C14_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C14_CTL_RX_IS_CLAUSE_49] = C14_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C14_CTL_RX_MAX_PACKET_LEN] = C14_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C14_CTL_RX_PROCESS_LFI] = C14_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C14_CTL_TX_CORRUPT_FCS_ON_ERR] = C14_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C14_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C14_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C14_CTL_TX_FCS_INS_ENABLE] = C14_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C14_CTL_TX_IGNORE_FCS] = C14_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C14_CTL_TX_IPG_VALUE] = C14_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C14_CTL_TX_SEND_IDLE] = C14_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C14_CTL_TX_SEND_LFI] = C14_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C14_CTL_TX_SEND_RFI] = C14_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C15_CTL_RX_CHECK_PREAMBLE] = C15_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C15_CTL_RX_CHECK_SFD] = C15_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C15_CTL_RX_DELETE_FCS] = C15_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C15_CTL_RX_IGNORE_FCS] = C15_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C15_CTL_RX_IGNORE_INRANGE] = C15_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C15_CTL_RX_IS_CLAUSE_49] = C15_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C15_CTL_RX_MAX_PACKET_LEN] = C15_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C15_CTL_RX_PROCESS_LFI] = C15_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C15_CTL_TX_CORRUPT_FCS_ON_ERR] = C15_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C15_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C15_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C15_CTL_TX_FCS_INS_ENABLE] = C15_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C15_CTL_TX_IGNORE_FCS] = C15_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C15_CTL_TX_IPG_VALUE] = C15_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C15_CTL_TX_SEND_IDLE] = C15_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C15_CTL_TX_SEND_LFI] = C15_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C15_CTL_TX_SEND_RFI] = C15_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C16_CTL_RX_CHECK_PREAMBLE] = C16_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C16_CTL_RX_CHECK_SFD] = C16_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C16_CTL_RX_DELETE_FCS] = C16_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C16_CTL_RX_IGNORE_FCS] = C16_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C16_CTL_RX_IGNORE_INRANGE] = C16_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C16_CTL_RX_IS_CLAUSE_49] = C16_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C16_CTL_RX_MAX_PACKET_LEN] = C16_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C16_CTL_RX_PROCESS_LFI] = C16_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C16_CTL_TX_CORRUPT_FCS_ON_ERR] = C16_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C16_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C16_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C16_CTL_TX_FCS_INS_ENABLE] = C16_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C16_CTL_TX_IGNORE_FCS] = C16_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C16_CTL_TX_IPG_VALUE] = C16_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C16_CTL_TX_SEND_IDLE] = C16_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C16_CTL_TX_SEND_LFI] = C16_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C16_CTL_TX_SEND_RFI] = C16_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C17_CTL_RX_CHECK_PREAMBLE] = C17_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C17_CTL_RX_CHECK_SFD] = C17_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C17_CTL_RX_DELETE_FCS] = C17_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C17_CTL_RX_IGNORE_FCS] = C17_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C17_CTL_RX_IGNORE_INRANGE] = C17_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C17_CTL_RX_IS_CLAUSE_49] = C17_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C17_CTL_RX_MAX_PACKET_LEN] = C17_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C17_CTL_RX_PROCESS_LFI] = C17_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C17_CTL_TX_CORRUPT_FCS_ON_ERR] = C17_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C17_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C17_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C17_CTL_TX_FCS_INS_ENABLE] = C17_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C17_CTL_TX_IGNORE_FCS] = C17_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C17_CTL_TX_IPG_VALUE] = C17_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C17_CTL_TX_SEND_IDLE] = C17_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C17_CTL_TX_SEND_LFI] = C17_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C17_CTL_TX_SEND_RFI] = C17_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C18_CTL_RX_CHECK_PREAMBLE] = C18_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C18_CTL_RX_CHECK_SFD] = C18_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C18_CTL_RX_DELETE_FCS] = C18_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C18_CTL_RX_IGNORE_FCS] = C18_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C18_CTL_RX_IGNORE_INRANGE] = C18_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C18_CTL_RX_IS_CLAUSE_49] = C18_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C18_CTL_RX_MAX_PACKET_LEN] = C18_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C18_CTL_RX_PROCESS_LFI] = C18_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C18_CTL_TX_CORRUPT_FCS_ON_ERR] = C18_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C18_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C18_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C18_CTL_TX_FCS_INS_ENABLE] = C18_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C18_CTL_TX_IGNORE_FCS] = C18_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C18_CTL_TX_IPG_VALUE] = C18_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C18_CTL_TX_SEND_IDLE] = C18_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C18_CTL_TX_SEND_LFI] = C18_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C18_CTL_TX_SEND_RFI] = C18_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C19_CTL_RX_CHECK_PREAMBLE] = C19_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C19_CTL_RX_CHECK_SFD] = C19_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C19_CTL_RX_DELETE_FCS] = C19_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C19_CTL_RX_IGNORE_FCS] = C19_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C19_CTL_RX_IGNORE_INRANGE] = C19_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C19_CTL_RX_IS_CLAUSE_49] = C19_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C19_CTL_RX_MAX_PACKET_LEN] = C19_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C19_CTL_RX_PROCESS_LFI] = C19_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C19_CTL_TX_CORRUPT_FCS_ON_ERR] = C19_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C19_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C19_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C19_CTL_TX_FCS_INS_ENABLE] = C19_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C19_CTL_TX_IGNORE_FCS] = C19_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C19_CTL_TX_IPG_VALUE] = C19_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C19_CTL_TX_SEND_IDLE] = C19_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C19_CTL_TX_SEND_LFI] = C19_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C19_CTL_TX_SEND_RFI] = C19_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C1_CTL_PCS_RX_TS_EN] = C1_CTL_PCS_RX_TS_EN;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_ACK] = C1_CTL_RX_CHECK_ACK;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_ETYPE_GCP] = C1_CTL_RX_CHECK_ETYPE_GCP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_ETYPE_GPP] = C1_CTL_RX_CHECK_ETYPE_GPP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_ETYPE_PCP] = C1_CTL_RX_CHECK_ETYPE_PCP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_ETYPE_PPP] = C1_CTL_RX_CHECK_ETYPE_PPP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_MCAST_GCP] = C1_CTL_RX_CHECK_MCAST_GCP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_MCAST_GPP] = C1_CTL_RX_CHECK_MCAST_GPP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_MCAST_PCP] = C1_CTL_RX_CHECK_MCAST_PCP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_MCAST_PPP] = C1_CTL_RX_CHECK_MCAST_PPP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_OPCODE_GCP] = C1_CTL_RX_CHECK_OPCODE_GCP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_OPCODE_GPP] = C1_CTL_RX_CHECK_OPCODE_GPP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_OPCODE_PCP] = C1_CTL_RX_CHECK_OPCODE_PCP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_OPCODE_PPP] = C1_CTL_RX_CHECK_OPCODE_PPP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_PREAMBLE] = C1_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_SA_GCP] = C1_CTL_RX_CHECK_SA_GCP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_SA_GPP] = C1_CTL_RX_CHECK_SA_GPP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_SA_PCP] = C1_CTL_RX_CHECK_SA_PCP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_SA_PPP] = C1_CTL_RX_CHECK_SA_PPP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_SFD] = C1_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_UCAST_GCP] = C1_CTL_RX_CHECK_UCAST_GCP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_UCAST_GPP] = C1_CTL_RX_CHECK_UCAST_GPP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_UCAST_PCP] = C1_CTL_RX_CHECK_UCAST_PCP;
  ATTR[`DCMAC__C1_CTL_RX_CHECK_UCAST_PPP] = C1_CTL_RX_CHECK_UCAST_PPP;
  ATTR[`DCMAC__C1_CTL_RX_DEGRADE_ACT_THRESH] = C1_CTL_RX_DEGRADE_ACT_THRESH;
  ATTR[`DCMAC__C1_CTL_RX_DEGRADE_DEACT_THRESH] = C1_CTL_RX_DEGRADE_DEACT_THRESH;
  ATTR[`DCMAC__C1_CTL_RX_DEGRADE_ENABLE] = C1_CTL_RX_DEGRADE_ENABLE;
  ATTR[`DCMAC__C1_CTL_RX_DEGRADE_INTERVAL] = C1_CTL_RX_DEGRADE_INTERVAL;
  ATTR[`DCMAC__C1_CTL_RX_DELETE_FCS] = C1_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C1_CTL_RX_ENABLE_GCP] = C1_CTL_RX_ENABLE_GCP;
  ATTR[`DCMAC__C1_CTL_RX_ENABLE_GPP] = C1_CTL_RX_ENABLE_GPP;
  ATTR[`DCMAC__C1_CTL_RX_ENABLE_PCP] = C1_CTL_RX_ENABLE_PCP;
  ATTR[`DCMAC__C1_CTL_RX_ENABLE_PPP] = C1_CTL_RX_ENABLE_PPP;
  ATTR[`DCMAC__C1_CTL_RX_ETYPE_GCP] = C1_CTL_RX_ETYPE_GCP;
  ATTR[`DCMAC__C1_CTL_RX_ETYPE_GPP] = C1_CTL_RX_ETYPE_GPP;
  ATTR[`DCMAC__C1_CTL_RX_ETYPE_PCP] = C1_CTL_RX_ETYPE_PCP;
  ATTR[`DCMAC__C1_CTL_RX_ETYPE_PPP] = C1_CTL_RX_ETYPE_PPP;
  ATTR[`DCMAC__C1_CTL_RX_FEC_ALIGNMENT_BYPASS] = C1_CTL_RX_FEC_ALIGNMENT_BYPASS;
  ATTR[`DCMAC__C1_CTL_RX_FEC_BYPASS_CORRECTION] = C1_CTL_RX_FEC_BYPASS_CORRECTION;
  ATTR[`DCMAC__C1_CTL_RX_FEC_BYPASS_INDICATION] = C1_CTL_RX_FEC_BYPASS_INDICATION;
  ATTR[`DCMAC__C1_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE] = C1_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
  ATTR[`DCMAC__C1_CTL_RX_FEC_MODE] = C1_CTL_RX_FEC_MODE;
  ATTR[`DCMAC__C1_CTL_RX_FEC_TRANSCODE_BYPASS] = C1_CTL_RX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C1_CTL_RX_FEC_TRANSCODE_CLAUSE49] = C1_CTL_RX_FEC_TRANSCODE_CLAUSE49;
  ATTR[`DCMAC__C1_CTL_RX_FLEXIF_PCS_WIDE_MODE] = C1_CTL_RX_FLEXIF_PCS_WIDE_MODE;
  ATTR[`DCMAC__C1_CTL_RX_FLEXIF_SELECT] = C1_CTL_RX_FLEXIF_SELECT;
  ATTR[`DCMAC__C1_CTL_RX_FORWARD_CONTROL] = C1_CTL_RX_FORWARD_CONTROL;
  ATTR[`DCMAC__C1_CTL_RX_IGNORE_FCS] = C1_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C1_CTL_RX_IGNORE_INRANGE] = C1_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C1_CTL_RX_IS_CLAUSE_49] = C1_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C1_CTL_RX_MAX_PACKET_LEN] = C1_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C1_CTL_RX_OPCODE_GPP] = C1_CTL_RX_OPCODE_GPP;
  ATTR[`DCMAC__C1_CTL_RX_OPCODE_MAX_GCP] = C1_CTL_RX_OPCODE_MAX_GCP;
  ATTR[`DCMAC__C1_CTL_RX_OPCODE_MAX_PCP] = C1_CTL_RX_OPCODE_MAX_PCP;
  ATTR[`DCMAC__C1_CTL_RX_OPCODE_MIN_GCP] = C1_CTL_RX_OPCODE_MIN_GCP;
  ATTR[`DCMAC__C1_CTL_RX_OPCODE_MIN_PCP] = C1_CTL_RX_OPCODE_MIN_PCP;
  ATTR[`DCMAC__C1_CTL_RX_OPCODE_PPP] = C1_CTL_RX_OPCODE_PPP;
  ATTR[`DCMAC__C1_CTL_RX_PAUSE_DA_MCAST] = C1_CTL_RX_PAUSE_DA_MCAST;
  ATTR[`DCMAC__C1_CTL_RX_PAUSE_DA_UCAST] = C1_CTL_RX_PAUSE_DA_UCAST;
  ATTR[`DCMAC__C1_CTL_RX_PAUSE_SA] = C1_CTL_RX_PAUSE_SA;
  ATTR[`DCMAC__C1_CTL_RX_PMA_LANE_MUX] = C1_CTL_RX_PMA_LANE_MUX;
  ATTR[`DCMAC__C1_CTL_RX_PROCESS_LFI] = C1_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C1_CTL_RX_PTP_LATENCY_ADJUST] = C1_CTL_RX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C1_CTL_RX_PTP_ST_OFFSET] = C1_CTL_RX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C1_CTL_RX_TEST_PATTERN] = C1_CTL_RX_TEST_PATTERN;
  ATTR[`DCMAC__C1_CTL_RX_TICK_REG_MODE_SEL] = C1_CTL_RX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C1_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1] = C1_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C1_CTL_RX_USE_CUSTOM_VL_MARKER_IDS] = C1_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C1_CTL_TX_CORRUPT_FCS_ON_ERR] = C1_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C1_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C1_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C1_CTL_TX_DA_GPP] = C1_CTL_TX_DA_GPP;
  ATTR[`DCMAC__C1_CTL_TX_DA_PPP] = C1_CTL_TX_DA_PPP;
  ATTR[`DCMAC__C1_CTL_TX_ETHERTYPE_GPP] = C1_CTL_TX_ETHERTYPE_GPP;
  ATTR[`DCMAC__C1_CTL_TX_ETHERTYPE_PPP] = C1_CTL_TX_ETHERTYPE_PPP;
  ATTR[`DCMAC__C1_CTL_TX_FCS_INS_ENABLE] = C1_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C1_CTL_TX_FEC_FOUR_LANE_PMD] = C1_CTL_TX_FEC_FOUR_LANE_PMD;
  ATTR[`DCMAC__C1_CTL_TX_FEC_MODE] = C1_CTL_TX_FEC_MODE;
  ATTR[`DCMAC__C1_CTL_TX_FEC_TRANSCODE_BYPASS] = C1_CTL_TX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C1_CTL_TX_FLEXIF_AM_MODE] = C1_CTL_TX_FLEXIF_AM_MODE;
  ATTR[`DCMAC__C1_CTL_TX_FLEXIF_PCS_WIDE_MODE] = C1_CTL_TX_FLEXIF_PCS_WIDE_MODE;
  ATTR[`DCMAC__C1_CTL_TX_FLEXIF_SELECT] = C1_CTL_TX_FLEXIF_SELECT;
  ATTR[`DCMAC__C1_CTL_TX_IGNORE_FCS] = C1_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C1_CTL_TX_IPG_VALUE] = C1_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C1_CTL_TX_OPCODE_GPP] = C1_CTL_TX_OPCODE_GPP;
  ATTR[`DCMAC__C1_CTL_TX_OPCODE_PPP] = C1_CTL_TX_OPCODE_PPP;
  ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA0] = C1_CTL_TX_PAUSE_QUANTA0;
  ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA1] = C1_CTL_TX_PAUSE_QUANTA1;
  ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA2] = C1_CTL_TX_PAUSE_QUANTA2;
  ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA3] = C1_CTL_TX_PAUSE_QUANTA3;
  ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA4] = C1_CTL_TX_PAUSE_QUANTA4;
  ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA5] = C1_CTL_TX_PAUSE_QUANTA5;
  ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA6] = C1_CTL_TX_PAUSE_QUANTA6;
  ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA7] = C1_CTL_TX_PAUSE_QUANTA7;
  ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA8] = C1_CTL_TX_PAUSE_QUANTA8;
  ATTR[`DCMAC__C1_CTL_TX_PAUSE_REFRESH_TIMER] = C1_CTL_TX_PAUSE_REFRESH_TIMER;
  ATTR[`DCMAC__C1_CTL_TX_PMA_LANE_MUX] = C1_CTL_TX_PMA_LANE_MUX;
  ATTR[`DCMAC__C1_CTL_TX_PTP_1STEP_ENABLE] = C1_CTL_TX_PTP_1STEP_ENABLE;
  ATTR[`DCMAC__C1_CTL_TX_PTP_LATENCY_ADJUST] = C1_CTL_TX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C1_CTL_TX_PTP_SAT_ENABLE] = C1_CTL_TX_PTP_SAT_ENABLE;
  ATTR[`DCMAC__C1_CTL_TX_PTP_ST_OFFSET] = C1_CTL_TX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C1_CTL_TX_SA_GPP] = C1_CTL_TX_SA_GPP;
  ATTR[`DCMAC__C1_CTL_TX_SA_PPP] = C1_CTL_TX_SA_PPP;
  ATTR[`DCMAC__C1_CTL_TX_SEND_IDLE] = C1_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C1_CTL_TX_SEND_LFI] = C1_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C1_CTL_TX_SEND_RFI] = C1_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C1_CTL_TX_TICK_REG_MODE_SEL] = C1_CTL_TX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C1_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1] = C1_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C1_CTL_TX_USE_CUSTOM_VL_MARKER_IDS] = C1_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C20_CTL_RX_CHECK_PREAMBLE] = C20_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C20_CTL_RX_CHECK_SFD] = C20_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C20_CTL_RX_DELETE_FCS] = C20_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C20_CTL_RX_IGNORE_FCS] = C20_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C20_CTL_RX_IGNORE_INRANGE] = C20_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C20_CTL_RX_IS_CLAUSE_49] = C20_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C20_CTL_RX_MAX_PACKET_LEN] = C20_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C20_CTL_RX_PROCESS_LFI] = C20_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C20_CTL_TX_CORRUPT_FCS_ON_ERR] = C20_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C20_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C20_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C20_CTL_TX_FCS_INS_ENABLE] = C20_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C20_CTL_TX_IGNORE_FCS] = C20_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C20_CTL_TX_IPG_VALUE] = C20_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C20_CTL_TX_SEND_IDLE] = C20_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C20_CTL_TX_SEND_LFI] = C20_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C20_CTL_TX_SEND_RFI] = C20_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C21_CTL_RX_CHECK_PREAMBLE] = C21_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C21_CTL_RX_CHECK_SFD] = C21_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C21_CTL_RX_DELETE_FCS] = C21_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C21_CTL_RX_IGNORE_FCS] = C21_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C21_CTL_RX_IGNORE_INRANGE] = C21_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C21_CTL_RX_IS_CLAUSE_49] = C21_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C21_CTL_RX_MAX_PACKET_LEN] = C21_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C21_CTL_RX_PROCESS_LFI] = C21_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C21_CTL_TX_CORRUPT_FCS_ON_ERR] = C21_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C21_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C21_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C21_CTL_TX_FCS_INS_ENABLE] = C21_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C21_CTL_TX_IGNORE_FCS] = C21_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C21_CTL_TX_IPG_VALUE] = C21_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C21_CTL_TX_SEND_IDLE] = C21_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C21_CTL_TX_SEND_LFI] = C21_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C21_CTL_TX_SEND_RFI] = C21_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C22_CTL_RX_CHECK_PREAMBLE] = C22_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C22_CTL_RX_CHECK_SFD] = C22_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C22_CTL_RX_DELETE_FCS] = C22_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C22_CTL_RX_IGNORE_FCS] = C22_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C22_CTL_RX_IGNORE_INRANGE] = C22_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C22_CTL_RX_IS_CLAUSE_49] = C22_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C22_CTL_RX_MAX_PACKET_LEN] = C22_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C22_CTL_RX_PROCESS_LFI] = C22_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C22_CTL_TX_CORRUPT_FCS_ON_ERR] = C22_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C22_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C22_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C22_CTL_TX_FCS_INS_ENABLE] = C22_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C22_CTL_TX_IGNORE_FCS] = C22_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C22_CTL_TX_IPG_VALUE] = C22_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C22_CTL_TX_SEND_IDLE] = C22_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C22_CTL_TX_SEND_LFI] = C22_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C22_CTL_TX_SEND_RFI] = C22_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C23_CTL_RX_CHECK_PREAMBLE] = C23_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C23_CTL_RX_CHECK_SFD] = C23_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C23_CTL_RX_DELETE_FCS] = C23_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C23_CTL_RX_IGNORE_FCS] = C23_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C23_CTL_RX_IGNORE_INRANGE] = C23_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C23_CTL_RX_IS_CLAUSE_49] = C23_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C23_CTL_RX_MAX_PACKET_LEN] = C23_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C23_CTL_RX_PROCESS_LFI] = C23_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C23_CTL_TX_CORRUPT_FCS_ON_ERR] = C23_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C23_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C23_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C23_CTL_TX_FCS_INS_ENABLE] = C23_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C23_CTL_TX_IGNORE_FCS] = C23_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C23_CTL_TX_IPG_VALUE] = C23_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C23_CTL_TX_SEND_IDLE] = C23_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C23_CTL_TX_SEND_LFI] = C23_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C23_CTL_TX_SEND_RFI] = C23_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C24_CTL_RX_CHECK_PREAMBLE] = C24_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C24_CTL_RX_CHECK_SFD] = C24_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C24_CTL_RX_DELETE_FCS] = C24_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C24_CTL_RX_IGNORE_FCS] = C24_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C24_CTL_RX_IGNORE_INRANGE] = C24_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C24_CTL_RX_IS_CLAUSE_49] = C24_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C24_CTL_RX_MAX_PACKET_LEN] = C24_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C24_CTL_RX_PROCESS_LFI] = C24_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C24_CTL_TX_CORRUPT_FCS_ON_ERR] = C24_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C24_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C24_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C24_CTL_TX_FCS_INS_ENABLE] = C24_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C24_CTL_TX_IGNORE_FCS] = C24_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C24_CTL_TX_IPG_VALUE] = C24_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C24_CTL_TX_SEND_IDLE] = C24_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C24_CTL_TX_SEND_LFI] = C24_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C24_CTL_TX_SEND_RFI] = C24_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C25_CTL_RX_CHECK_PREAMBLE] = C25_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C25_CTL_RX_CHECK_SFD] = C25_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C25_CTL_RX_DELETE_FCS] = C25_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C25_CTL_RX_IGNORE_FCS] = C25_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C25_CTL_RX_IGNORE_INRANGE] = C25_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C25_CTL_RX_IS_CLAUSE_49] = C25_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C25_CTL_RX_MAX_PACKET_LEN] = C25_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C25_CTL_RX_PROCESS_LFI] = C25_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C25_CTL_TX_CORRUPT_FCS_ON_ERR] = C25_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C25_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C25_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C25_CTL_TX_FCS_INS_ENABLE] = C25_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C25_CTL_TX_IGNORE_FCS] = C25_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C25_CTL_TX_IPG_VALUE] = C25_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C25_CTL_TX_SEND_IDLE] = C25_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C25_CTL_TX_SEND_LFI] = C25_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C25_CTL_TX_SEND_RFI] = C25_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C26_CTL_RX_CHECK_PREAMBLE] = C26_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C26_CTL_RX_CHECK_SFD] = C26_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C26_CTL_RX_DELETE_FCS] = C26_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C26_CTL_RX_IGNORE_FCS] = C26_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C26_CTL_RX_IGNORE_INRANGE] = C26_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C26_CTL_RX_IS_CLAUSE_49] = C26_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C26_CTL_RX_MAX_PACKET_LEN] = C26_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C26_CTL_RX_PROCESS_LFI] = C26_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C26_CTL_TX_CORRUPT_FCS_ON_ERR] = C26_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C26_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C26_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C26_CTL_TX_FCS_INS_ENABLE] = C26_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C26_CTL_TX_IGNORE_FCS] = C26_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C26_CTL_TX_IPG_VALUE] = C26_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C26_CTL_TX_SEND_IDLE] = C26_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C26_CTL_TX_SEND_LFI] = C26_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C26_CTL_TX_SEND_RFI] = C26_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C27_CTL_RX_CHECK_PREAMBLE] = C27_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C27_CTL_RX_CHECK_SFD] = C27_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C27_CTL_RX_DELETE_FCS] = C27_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C27_CTL_RX_IGNORE_FCS] = C27_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C27_CTL_RX_IGNORE_INRANGE] = C27_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C27_CTL_RX_IS_CLAUSE_49] = C27_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C27_CTL_RX_MAX_PACKET_LEN] = C27_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C27_CTL_RX_PROCESS_LFI] = C27_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C27_CTL_TX_CORRUPT_FCS_ON_ERR] = C27_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C27_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C27_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C27_CTL_TX_FCS_INS_ENABLE] = C27_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C27_CTL_TX_IGNORE_FCS] = C27_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C27_CTL_TX_IPG_VALUE] = C27_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C27_CTL_TX_SEND_IDLE] = C27_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C27_CTL_TX_SEND_LFI] = C27_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C27_CTL_TX_SEND_RFI] = C27_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C28_CTL_RX_CHECK_PREAMBLE] = C28_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C28_CTL_RX_CHECK_SFD] = C28_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C28_CTL_RX_DELETE_FCS] = C28_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C28_CTL_RX_IGNORE_FCS] = C28_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C28_CTL_RX_IGNORE_INRANGE] = C28_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C28_CTL_RX_IS_CLAUSE_49] = C28_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C28_CTL_RX_MAX_PACKET_LEN] = C28_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C28_CTL_RX_PROCESS_LFI] = C28_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C28_CTL_TX_CORRUPT_FCS_ON_ERR] = C28_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C28_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C28_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C28_CTL_TX_FCS_INS_ENABLE] = C28_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C28_CTL_TX_IGNORE_FCS] = C28_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C28_CTL_TX_IPG_VALUE] = C28_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C28_CTL_TX_SEND_IDLE] = C28_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C28_CTL_TX_SEND_LFI] = C28_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C28_CTL_TX_SEND_RFI] = C28_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C29_CTL_RX_CHECK_PREAMBLE] = C29_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C29_CTL_RX_CHECK_SFD] = C29_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C29_CTL_RX_DELETE_FCS] = C29_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C29_CTL_RX_IGNORE_FCS] = C29_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C29_CTL_RX_IGNORE_INRANGE] = C29_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C29_CTL_RX_IS_CLAUSE_49] = C29_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C29_CTL_RX_MAX_PACKET_LEN] = C29_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C29_CTL_RX_PROCESS_LFI] = C29_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C29_CTL_TX_CORRUPT_FCS_ON_ERR] = C29_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C29_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C29_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C29_CTL_TX_FCS_INS_ENABLE] = C29_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C29_CTL_TX_IGNORE_FCS] = C29_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C29_CTL_TX_IPG_VALUE] = C29_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C29_CTL_TX_SEND_IDLE] = C29_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C29_CTL_TX_SEND_LFI] = C29_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C29_CTL_TX_SEND_RFI] = C29_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C2_CTL_PCS_RX_TS_EN] = C2_CTL_PCS_RX_TS_EN;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_ACK] = C2_CTL_RX_CHECK_ACK;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_ETYPE_GCP] = C2_CTL_RX_CHECK_ETYPE_GCP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_ETYPE_GPP] = C2_CTL_RX_CHECK_ETYPE_GPP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_ETYPE_PCP] = C2_CTL_RX_CHECK_ETYPE_PCP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_ETYPE_PPP] = C2_CTL_RX_CHECK_ETYPE_PPP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_MCAST_GCP] = C2_CTL_RX_CHECK_MCAST_GCP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_MCAST_GPP] = C2_CTL_RX_CHECK_MCAST_GPP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_MCAST_PCP] = C2_CTL_RX_CHECK_MCAST_PCP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_MCAST_PPP] = C2_CTL_RX_CHECK_MCAST_PPP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_OPCODE_GCP] = C2_CTL_RX_CHECK_OPCODE_GCP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_OPCODE_GPP] = C2_CTL_RX_CHECK_OPCODE_GPP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_OPCODE_PCP] = C2_CTL_RX_CHECK_OPCODE_PCP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_OPCODE_PPP] = C2_CTL_RX_CHECK_OPCODE_PPP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_PREAMBLE] = C2_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_SA_GCP] = C2_CTL_RX_CHECK_SA_GCP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_SA_GPP] = C2_CTL_RX_CHECK_SA_GPP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_SA_PCP] = C2_CTL_RX_CHECK_SA_PCP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_SA_PPP] = C2_CTL_RX_CHECK_SA_PPP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_SFD] = C2_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_UCAST_GCP] = C2_CTL_RX_CHECK_UCAST_GCP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_UCAST_GPP] = C2_CTL_RX_CHECK_UCAST_GPP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_UCAST_PCP] = C2_CTL_RX_CHECK_UCAST_PCP;
  ATTR[`DCMAC__C2_CTL_RX_CHECK_UCAST_PPP] = C2_CTL_RX_CHECK_UCAST_PPP;
  ATTR[`DCMAC__C2_CTL_RX_DATA_RATE] = C2_CTL_RX_DATA_RATE;
  ATTR[`DCMAC__C2_CTL_RX_DEGRADE_ACT_THRESH] = C2_CTL_RX_DEGRADE_ACT_THRESH;
  ATTR[`DCMAC__C2_CTL_RX_DEGRADE_DEACT_THRESH] = C2_CTL_RX_DEGRADE_DEACT_THRESH;
  ATTR[`DCMAC__C2_CTL_RX_DEGRADE_ENABLE] = C2_CTL_RX_DEGRADE_ENABLE;
  ATTR[`DCMAC__C2_CTL_RX_DEGRADE_INTERVAL] = C2_CTL_RX_DEGRADE_INTERVAL;
  ATTR[`DCMAC__C2_CTL_RX_DELETE_FCS] = C2_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C2_CTL_RX_ENABLE_GCP] = C2_CTL_RX_ENABLE_GCP;
  ATTR[`DCMAC__C2_CTL_RX_ENABLE_GPP] = C2_CTL_RX_ENABLE_GPP;
  ATTR[`DCMAC__C2_CTL_RX_ENABLE_PCP] = C2_CTL_RX_ENABLE_PCP;
  ATTR[`DCMAC__C2_CTL_RX_ENABLE_PPP] = C2_CTL_RX_ENABLE_PPP;
  ATTR[`DCMAC__C2_CTL_RX_ETYPE_GCP] = C2_CTL_RX_ETYPE_GCP;
  ATTR[`DCMAC__C2_CTL_RX_ETYPE_GPP] = C2_CTL_RX_ETYPE_GPP;
  ATTR[`DCMAC__C2_CTL_RX_ETYPE_PCP] = C2_CTL_RX_ETYPE_PCP;
  ATTR[`DCMAC__C2_CTL_RX_ETYPE_PPP] = C2_CTL_RX_ETYPE_PPP;
  ATTR[`DCMAC__C2_CTL_RX_FEC_ALIGNMENT_BYPASS] = C2_CTL_RX_FEC_ALIGNMENT_BYPASS;
  ATTR[`DCMAC__C2_CTL_RX_FEC_BYPASS_CORRECTION] = C2_CTL_RX_FEC_BYPASS_CORRECTION;
  ATTR[`DCMAC__C2_CTL_RX_FEC_BYPASS_INDICATION] = C2_CTL_RX_FEC_BYPASS_INDICATION;
  ATTR[`DCMAC__C2_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE] = C2_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
  ATTR[`DCMAC__C2_CTL_RX_FEC_MODE] = C2_CTL_RX_FEC_MODE;
  ATTR[`DCMAC__C2_CTL_RX_FEC_TRANSCODE_BYPASS] = C2_CTL_RX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C2_CTL_RX_FEC_TRANSCODE_CLAUSE49] = C2_CTL_RX_FEC_TRANSCODE_CLAUSE49;
  ATTR[`DCMAC__C2_CTL_RX_FLEXIF_PCS_WIDE_MODE] = C2_CTL_RX_FLEXIF_PCS_WIDE_MODE;
  ATTR[`DCMAC__C2_CTL_RX_FLEXIF_SELECT] = C2_CTL_RX_FLEXIF_SELECT;
  ATTR[`DCMAC__C2_CTL_RX_FORWARD_CONTROL] = C2_CTL_RX_FORWARD_CONTROL;
  ATTR[`DCMAC__C2_CTL_RX_IGNORE_FCS] = C2_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C2_CTL_RX_IGNORE_INRANGE] = C2_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C2_CTL_RX_IS_CLAUSE_49] = C2_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C2_CTL_RX_MAX_PACKET_LEN] = C2_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C2_CTL_RX_OPCODE_GPP] = C2_CTL_RX_OPCODE_GPP;
  ATTR[`DCMAC__C2_CTL_RX_OPCODE_MAX_GCP] = C2_CTL_RX_OPCODE_MAX_GCP;
  ATTR[`DCMAC__C2_CTL_RX_OPCODE_MAX_PCP] = C2_CTL_RX_OPCODE_MAX_PCP;
  ATTR[`DCMAC__C2_CTL_RX_OPCODE_MIN_GCP] = C2_CTL_RX_OPCODE_MIN_GCP;
  ATTR[`DCMAC__C2_CTL_RX_OPCODE_MIN_PCP] = C2_CTL_RX_OPCODE_MIN_PCP;
  ATTR[`DCMAC__C2_CTL_RX_OPCODE_PPP] = C2_CTL_RX_OPCODE_PPP;
  ATTR[`DCMAC__C2_CTL_RX_PAUSE_DA_MCAST] = C2_CTL_RX_PAUSE_DA_MCAST;
  ATTR[`DCMAC__C2_CTL_RX_PAUSE_DA_UCAST] = C2_CTL_RX_PAUSE_DA_UCAST;
  ATTR[`DCMAC__C2_CTL_RX_PAUSE_SA] = C2_CTL_RX_PAUSE_SA;
  ATTR[`DCMAC__C2_CTL_RX_PMA_LANE_MUX] = C2_CTL_RX_PMA_LANE_MUX;
  ATTR[`DCMAC__C2_CTL_RX_PROCESS_LFI] = C2_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C2_CTL_RX_PTP_LATENCY_ADJUST] = C2_CTL_RX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C2_CTL_RX_PTP_ST_OFFSET] = C2_CTL_RX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C2_CTL_RX_TEST_PATTERN] = C2_CTL_RX_TEST_PATTERN;
  ATTR[`DCMAC__C2_CTL_RX_TICK_REG_MODE_SEL] = C2_CTL_RX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C2_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1] = C2_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C2_CTL_RX_USE_CUSTOM_VL_MARKER_IDS] = C2_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C2_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE] = C2_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE;
  ATTR[`DCMAC__C2_CTL_TX_CORRUPT_FCS_ON_ERR] = C2_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C2_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C2_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C2_CTL_TX_DATA_RATE] = C2_CTL_TX_DATA_RATE;
  ATTR[`DCMAC__C2_CTL_TX_DA_GPP] = C2_CTL_TX_DA_GPP;
  ATTR[`DCMAC__C2_CTL_TX_DA_PPP] = C2_CTL_TX_DA_PPP;
  ATTR[`DCMAC__C2_CTL_TX_ETHERTYPE_GPP] = C2_CTL_TX_ETHERTYPE_GPP;
  ATTR[`DCMAC__C2_CTL_TX_ETHERTYPE_PPP] = C2_CTL_TX_ETHERTYPE_PPP;
  ATTR[`DCMAC__C2_CTL_TX_FCS_INS_ENABLE] = C2_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C2_CTL_TX_FEC_FOUR_LANE_PMD] = C2_CTL_TX_FEC_FOUR_LANE_PMD;
  ATTR[`DCMAC__C2_CTL_TX_FEC_MODE] = C2_CTL_TX_FEC_MODE;
  ATTR[`DCMAC__C2_CTL_TX_FEC_TRANSCODE_BYPASS] = C2_CTL_TX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C2_CTL_TX_FLEXIF_AM_MODE] = C2_CTL_TX_FLEXIF_AM_MODE;
  ATTR[`DCMAC__C2_CTL_TX_FLEXIF_PCS_WIDE_MODE] = C2_CTL_TX_FLEXIF_PCS_WIDE_MODE;
  ATTR[`DCMAC__C2_CTL_TX_FLEXIF_SELECT] = C2_CTL_TX_FLEXIF_SELECT;
  ATTR[`DCMAC__C2_CTL_TX_IGNORE_FCS] = C2_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C2_CTL_TX_IPG_VALUE] = C2_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C2_CTL_TX_OPCODE_GPP] = C2_CTL_TX_OPCODE_GPP;
  ATTR[`DCMAC__C2_CTL_TX_OPCODE_PPP] = C2_CTL_TX_OPCODE_PPP;
  ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA0] = C2_CTL_TX_PAUSE_QUANTA0;
  ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA1] = C2_CTL_TX_PAUSE_QUANTA1;
  ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA2] = C2_CTL_TX_PAUSE_QUANTA2;
  ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA3] = C2_CTL_TX_PAUSE_QUANTA3;
  ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA4] = C2_CTL_TX_PAUSE_QUANTA4;
  ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA5] = C2_CTL_TX_PAUSE_QUANTA5;
  ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA6] = C2_CTL_TX_PAUSE_QUANTA6;
  ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA7] = C2_CTL_TX_PAUSE_QUANTA7;
  ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA8] = C2_CTL_TX_PAUSE_QUANTA8;
  ATTR[`DCMAC__C2_CTL_TX_PAUSE_REFRESH_TIMER] = C2_CTL_TX_PAUSE_REFRESH_TIMER;
  ATTR[`DCMAC__C2_CTL_TX_PMA_LANE_MUX] = C2_CTL_TX_PMA_LANE_MUX;
  ATTR[`DCMAC__C2_CTL_TX_PTP_1STEP_ENABLE] = C2_CTL_TX_PTP_1STEP_ENABLE;
  ATTR[`DCMAC__C2_CTL_TX_PTP_LATENCY_ADJUST] = C2_CTL_TX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C2_CTL_TX_PTP_SAT_ENABLE] = C2_CTL_TX_PTP_SAT_ENABLE;
  ATTR[`DCMAC__C2_CTL_TX_PTP_ST_OFFSET] = C2_CTL_TX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C2_CTL_TX_SA_GPP] = C2_CTL_TX_SA_GPP;
  ATTR[`DCMAC__C2_CTL_TX_SA_PPP] = C2_CTL_TX_SA_PPP;
  ATTR[`DCMAC__C2_CTL_TX_SEND_IDLE] = C2_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C2_CTL_TX_SEND_LFI] = C2_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C2_CTL_TX_SEND_RFI] = C2_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C2_CTL_TX_TICK_REG_MODE_SEL] = C2_CTL_TX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C2_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1] = C2_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C2_CTL_TX_USE_CUSTOM_VL_MARKER_IDS] = C2_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C30_CTL_RX_CHECK_PREAMBLE] = C30_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C30_CTL_RX_CHECK_SFD] = C30_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C30_CTL_RX_DELETE_FCS] = C30_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C30_CTL_RX_IGNORE_FCS] = C30_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C30_CTL_RX_IGNORE_INRANGE] = C30_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C30_CTL_RX_IS_CLAUSE_49] = C30_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C30_CTL_RX_MAX_PACKET_LEN] = C30_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C30_CTL_RX_PROCESS_LFI] = C30_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C30_CTL_TX_CORRUPT_FCS_ON_ERR] = C30_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C30_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C30_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C30_CTL_TX_FCS_INS_ENABLE] = C30_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C30_CTL_TX_IGNORE_FCS] = C30_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C30_CTL_TX_IPG_VALUE] = C30_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C30_CTL_TX_SEND_IDLE] = C30_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C30_CTL_TX_SEND_LFI] = C30_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C30_CTL_TX_SEND_RFI] = C30_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C31_CTL_RX_CHECK_PREAMBLE] = C31_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C31_CTL_RX_CHECK_SFD] = C31_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C31_CTL_RX_DELETE_FCS] = C31_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C31_CTL_RX_IGNORE_FCS] = C31_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C31_CTL_RX_IGNORE_INRANGE] = C31_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C31_CTL_RX_IS_CLAUSE_49] = C31_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C31_CTL_RX_MAX_PACKET_LEN] = C31_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C31_CTL_RX_PROCESS_LFI] = C31_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C31_CTL_TX_CORRUPT_FCS_ON_ERR] = C31_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C31_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C31_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C31_CTL_TX_FCS_INS_ENABLE] = C31_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C31_CTL_TX_IGNORE_FCS] = C31_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C31_CTL_TX_IPG_VALUE] = C31_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C31_CTL_TX_SEND_IDLE] = C31_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C31_CTL_TX_SEND_LFI] = C31_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C31_CTL_TX_SEND_RFI] = C31_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C32_CTL_RX_CHECK_PREAMBLE] = C32_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C32_CTL_RX_CHECK_SFD] = C32_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C32_CTL_RX_DELETE_FCS] = C32_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C32_CTL_RX_IGNORE_FCS] = C32_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C32_CTL_RX_IGNORE_INRANGE] = C32_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C32_CTL_RX_IS_CLAUSE_49] = C32_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C32_CTL_RX_MAX_PACKET_LEN] = C32_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C32_CTL_RX_PROCESS_LFI] = C32_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C32_CTL_TX_CORRUPT_FCS_ON_ERR] = C32_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C32_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C32_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C32_CTL_TX_FCS_INS_ENABLE] = C32_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C32_CTL_TX_IGNORE_FCS] = C32_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C32_CTL_TX_IPG_VALUE] = C32_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C32_CTL_TX_SEND_IDLE] = C32_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C32_CTL_TX_SEND_LFI] = C32_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C32_CTL_TX_SEND_RFI] = C32_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C33_CTL_RX_CHECK_PREAMBLE] = C33_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C33_CTL_RX_CHECK_SFD] = C33_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C33_CTL_RX_DELETE_FCS] = C33_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C33_CTL_RX_IGNORE_FCS] = C33_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C33_CTL_RX_IGNORE_INRANGE] = C33_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C33_CTL_RX_IS_CLAUSE_49] = C33_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C33_CTL_RX_MAX_PACKET_LEN] = C33_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C33_CTL_RX_PROCESS_LFI] = C33_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C33_CTL_TX_CORRUPT_FCS_ON_ERR] = C33_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C33_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C33_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C33_CTL_TX_FCS_INS_ENABLE] = C33_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C33_CTL_TX_IGNORE_FCS] = C33_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C33_CTL_TX_IPG_VALUE] = C33_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C33_CTL_TX_SEND_IDLE] = C33_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C33_CTL_TX_SEND_LFI] = C33_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C33_CTL_TX_SEND_RFI] = C33_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C34_CTL_RX_CHECK_PREAMBLE] = C34_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C34_CTL_RX_CHECK_SFD] = C34_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C34_CTL_RX_DELETE_FCS] = C34_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C34_CTL_RX_IGNORE_FCS] = C34_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C34_CTL_RX_IGNORE_INRANGE] = C34_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C34_CTL_RX_IS_CLAUSE_49] = C34_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C34_CTL_RX_MAX_PACKET_LEN] = C34_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C34_CTL_RX_PROCESS_LFI] = C34_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C34_CTL_TX_CORRUPT_FCS_ON_ERR] = C34_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C34_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C34_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C34_CTL_TX_FCS_INS_ENABLE] = C34_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C34_CTL_TX_IGNORE_FCS] = C34_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C34_CTL_TX_IPG_VALUE] = C34_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C34_CTL_TX_SEND_IDLE] = C34_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C34_CTL_TX_SEND_LFI] = C34_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C34_CTL_TX_SEND_RFI] = C34_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C35_CTL_RX_CHECK_PREAMBLE] = C35_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C35_CTL_RX_CHECK_SFD] = C35_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C35_CTL_RX_DELETE_FCS] = C35_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C35_CTL_RX_IGNORE_FCS] = C35_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C35_CTL_RX_IGNORE_INRANGE] = C35_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C35_CTL_RX_IS_CLAUSE_49] = C35_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C35_CTL_RX_MAX_PACKET_LEN] = C35_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C35_CTL_RX_PROCESS_LFI] = C35_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C35_CTL_TX_CORRUPT_FCS_ON_ERR] = C35_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C35_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C35_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C35_CTL_TX_FCS_INS_ENABLE] = C35_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C35_CTL_TX_IGNORE_FCS] = C35_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C35_CTL_TX_IPG_VALUE] = C35_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C35_CTL_TX_SEND_IDLE] = C35_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C35_CTL_TX_SEND_LFI] = C35_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C35_CTL_TX_SEND_RFI] = C35_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C36_CTL_RX_CHECK_PREAMBLE] = C36_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C36_CTL_RX_CHECK_SFD] = C36_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C36_CTL_RX_DELETE_FCS] = C36_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C36_CTL_RX_IGNORE_FCS] = C36_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C36_CTL_RX_IGNORE_INRANGE] = C36_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C36_CTL_RX_IS_CLAUSE_49] = C36_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C36_CTL_RX_MAX_PACKET_LEN] = C36_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C36_CTL_RX_PROCESS_LFI] = C36_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C36_CTL_TX_CORRUPT_FCS_ON_ERR] = C36_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C36_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C36_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C36_CTL_TX_FCS_INS_ENABLE] = C36_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C36_CTL_TX_IGNORE_FCS] = C36_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C36_CTL_TX_IPG_VALUE] = C36_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C36_CTL_TX_SEND_IDLE] = C36_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C36_CTL_TX_SEND_LFI] = C36_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C36_CTL_TX_SEND_RFI] = C36_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C37_CTL_RX_CHECK_PREAMBLE] = C37_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C37_CTL_RX_CHECK_SFD] = C37_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C37_CTL_RX_DELETE_FCS] = C37_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C37_CTL_RX_IGNORE_FCS] = C37_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C37_CTL_RX_IGNORE_INRANGE] = C37_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C37_CTL_RX_IS_CLAUSE_49] = C37_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C37_CTL_RX_MAX_PACKET_LEN] = C37_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C37_CTL_RX_PROCESS_LFI] = C37_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C37_CTL_TX_CORRUPT_FCS_ON_ERR] = C37_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C37_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C37_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C37_CTL_TX_FCS_INS_ENABLE] = C37_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C37_CTL_TX_IGNORE_FCS] = C37_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C37_CTL_TX_IPG_VALUE] = C37_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C37_CTL_TX_SEND_IDLE] = C37_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C37_CTL_TX_SEND_LFI] = C37_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C37_CTL_TX_SEND_RFI] = C37_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C38_CTL_RX_CHECK_PREAMBLE] = C38_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C38_CTL_RX_CHECK_SFD] = C38_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C38_CTL_RX_DELETE_FCS] = C38_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C38_CTL_RX_IGNORE_FCS] = C38_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C38_CTL_RX_IGNORE_INRANGE] = C38_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C38_CTL_RX_IS_CLAUSE_49] = C38_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C38_CTL_RX_MAX_PACKET_LEN] = C38_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C38_CTL_RX_PROCESS_LFI] = C38_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C38_CTL_TX_CORRUPT_FCS_ON_ERR] = C38_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C38_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C38_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C38_CTL_TX_FCS_INS_ENABLE] = C38_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C38_CTL_TX_IGNORE_FCS] = C38_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C38_CTL_TX_IPG_VALUE] = C38_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C38_CTL_TX_SEND_IDLE] = C38_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C38_CTL_TX_SEND_LFI] = C38_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C38_CTL_TX_SEND_RFI] = C38_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C39_CTL_RX_CHECK_PREAMBLE] = C39_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C39_CTL_RX_CHECK_SFD] = C39_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C39_CTL_RX_DELETE_FCS] = C39_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C39_CTL_RX_IGNORE_FCS] = C39_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C39_CTL_RX_IGNORE_INRANGE] = C39_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C39_CTL_RX_IS_CLAUSE_49] = C39_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C39_CTL_RX_MAX_PACKET_LEN] = C39_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C39_CTL_RX_PROCESS_LFI] = C39_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C39_CTL_TX_CORRUPT_FCS_ON_ERR] = C39_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C39_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C39_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C39_CTL_TX_FCS_INS_ENABLE] = C39_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C39_CTL_TX_IGNORE_FCS] = C39_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C39_CTL_TX_IPG_VALUE] = C39_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C39_CTL_TX_SEND_IDLE] = C39_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C39_CTL_TX_SEND_LFI] = C39_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C39_CTL_TX_SEND_RFI] = C39_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C3_CTL_PCS_RX_TS_EN] = C3_CTL_PCS_RX_TS_EN;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_ACK] = C3_CTL_RX_CHECK_ACK;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_ETYPE_GCP] = C3_CTL_RX_CHECK_ETYPE_GCP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_ETYPE_GPP] = C3_CTL_RX_CHECK_ETYPE_GPP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_ETYPE_PCP] = C3_CTL_RX_CHECK_ETYPE_PCP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_ETYPE_PPP] = C3_CTL_RX_CHECK_ETYPE_PPP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_MCAST_GCP] = C3_CTL_RX_CHECK_MCAST_GCP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_MCAST_GPP] = C3_CTL_RX_CHECK_MCAST_GPP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_MCAST_PCP] = C3_CTL_RX_CHECK_MCAST_PCP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_MCAST_PPP] = C3_CTL_RX_CHECK_MCAST_PPP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_OPCODE_GCP] = C3_CTL_RX_CHECK_OPCODE_GCP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_OPCODE_GPP] = C3_CTL_RX_CHECK_OPCODE_GPP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_OPCODE_PCP] = C3_CTL_RX_CHECK_OPCODE_PCP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_OPCODE_PPP] = C3_CTL_RX_CHECK_OPCODE_PPP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_PREAMBLE] = C3_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_SA_GCP] = C3_CTL_RX_CHECK_SA_GCP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_SA_GPP] = C3_CTL_RX_CHECK_SA_GPP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_SA_PCP] = C3_CTL_RX_CHECK_SA_PCP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_SA_PPP] = C3_CTL_RX_CHECK_SA_PPP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_SFD] = C3_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_UCAST_GCP] = C3_CTL_RX_CHECK_UCAST_GCP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_UCAST_GPP] = C3_CTL_RX_CHECK_UCAST_GPP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_UCAST_PCP] = C3_CTL_RX_CHECK_UCAST_PCP;
  ATTR[`DCMAC__C3_CTL_RX_CHECK_UCAST_PPP] = C3_CTL_RX_CHECK_UCAST_PPP;
  ATTR[`DCMAC__C3_CTL_RX_DEGRADE_ACT_THRESH] = C3_CTL_RX_DEGRADE_ACT_THRESH;
  ATTR[`DCMAC__C3_CTL_RX_DEGRADE_DEACT_THRESH] = C3_CTL_RX_DEGRADE_DEACT_THRESH;
  ATTR[`DCMAC__C3_CTL_RX_DEGRADE_ENABLE] = C3_CTL_RX_DEGRADE_ENABLE;
  ATTR[`DCMAC__C3_CTL_RX_DEGRADE_INTERVAL] = C3_CTL_RX_DEGRADE_INTERVAL;
  ATTR[`DCMAC__C3_CTL_RX_DELETE_FCS] = C3_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C3_CTL_RX_ENABLE_GCP] = C3_CTL_RX_ENABLE_GCP;
  ATTR[`DCMAC__C3_CTL_RX_ENABLE_GPP] = C3_CTL_RX_ENABLE_GPP;
  ATTR[`DCMAC__C3_CTL_RX_ENABLE_PCP] = C3_CTL_RX_ENABLE_PCP;
  ATTR[`DCMAC__C3_CTL_RX_ENABLE_PPP] = C3_CTL_RX_ENABLE_PPP;
  ATTR[`DCMAC__C3_CTL_RX_ETYPE_GCP] = C3_CTL_RX_ETYPE_GCP;
  ATTR[`DCMAC__C3_CTL_RX_ETYPE_GPP] = C3_CTL_RX_ETYPE_GPP;
  ATTR[`DCMAC__C3_CTL_RX_ETYPE_PCP] = C3_CTL_RX_ETYPE_PCP;
  ATTR[`DCMAC__C3_CTL_RX_ETYPE_PPP] = C3_CTL_RX_ETYPE_PPP;
  ATTR[`DCMAC__C3_CTL_RX_FEC_ALIGNMENT_BYPASS] = C3_CTL_RX_FEC_ALIGNMENT_BYPASS;
  ATTR[`DCMAC__C3_CTL_RX_FEC_BYPASS_CORRECTION] = C3_CTL_RX_FEC_BYPASS_CORRECTION;
  ATTR[`DCMAC__C3_CTL_RX_FEC_BYPASS_INDICATION] = C3_CTL_RX_FEC_BYPASS_INDICATION;
  ATTR[`DCMAC__C3_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE] = C3_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
  ATTR[`DCMAC__C3_CTL_RX_FEC_MODE] = C3_CTL_RX_FEC_MODE;
  ATTR[`DCMAC__C3_CTL_RX_FEC_TRANSCODE_BYPASS] = C3_CTL_RX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C3_CTL_RX_FEC_TRANSCODE_CLAUSE49] = C3_CTL_RX_FEC_TRANSCODE_CLAUSE49;
  ATTR[`DCMAC__C3_CTL_RX_FLEXIF_PCS_WIDE_MODE] = C3_CTL_RX_FLEXIF_PCS_WIDE_MODE;
  ATTR[`DCMAC__C3_CTL_RX_FLEXIF_SELECT] = C3_CTL_RX_FLEXIF_SELECT;
  ATTR[`DCMAC__C3_CTL_RX_FORWARD_CONTROL] = C3_CTL_RX_FORWARD_CONTROL;
  ATTR[`DCMAC__C3_CTL_RX_IGNORE_FCS] = C3_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C3_CTL_RX_IGNORE_INRANGE] = C3_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C3_CTL_RX_IS_CLAUSE_49] = C3_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C3_CTL_RX_MAX_PACKET_LEN] = C3_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C3_CTL_RX_OPCODE_GPP] = C3_CTL_RX_OPCODE_GPP;
  ATTR[`DCMAC__C3_CTL_RX_OPCODE_MAX_GCP] = C3_CTL_RX_OPCODE_MAX_GCP;
  ATTR[`DCMAC__C3_CTL_RX_OPCODE_MAX_PCP] = C3_CTL_RX_OPCODE_MAX_PCP;
  ATTR[`DCMAC__C3_CTL_RX_OPCODE_MIN_GCP] = C3_CTL_RX_OPCODE_MIN_GCP;
  ATTR[`DCMAC__C3_CTL_RX_OPCODE_MIN_PCP] = C3_CTL_RX_OPCODE_MIN_PCP;
  ATTR[`DCMAC__C3_CTL_RX_OPCODE_PPP] = C3_CTL_RX_OPCODE_PPP;
  ATTR[`DCMAC__C3_CTL_RX_PAUSE_DA_MCAST] = C3_CTL_RX_PAUSE_DA_MCAST;
  ATTR[`DCMAC__C3_CTL_RX_PAUSE_DA_UCAST] = C3_CTL_RX_PAUSE_DA_UCAST;
  ATTR[`DCMAC__C3_CTL_RX_PAUSE_SA] = C3_CTL_RX_PAUSE_SA;
  ATTR[`DCMAC__C3_CTL_RX_PMA_LANE_MUX] = C3_CTL_RX_PMA_LANE_MUX;
  ATTR[`DCMAC__C3_CTL_RX_PROCESS_LFI] = C3_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C3_CTL_RX_PTP_LATENCY_ADJUST] = C3_CTL_RX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C3_CTL_RX_PTP_ST_OFFSET] = C3_CTL_RX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C3_CTL_RX_TEST_PATTERN] = C3_CTL_RX_TEST_PATTERN;
  ATTR[`DCMAC__C3_CTL_RX_TICK_REG_MODE_SEL] = C3_CTL_RX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C3_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1] = C3_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C3_CTL_RX_USE_CUSTOM_VL_MARKER_IDS] = C3_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C3_CTL_TX_CORRUPT_FCS_ON_ERR] = C3_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C3_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C3_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C3_CTL_TX_DA_GPP] = C3_CTL_TX_DA_GPP;
  ATTR[`DCMAC__C3_CTL_TX_DA_PPP] = C3_CTL_TX_DA_PPP;
  ATTR[`DCMAC__C3_CTL_TX_ETHERTYPE_GPP] = C3_CTL_TX_ETHERTYPE_GPP;
  ATTR[`DCMAC__C3_CTL_TX_ETHERTYPE_PPP] = C3_CTL_TX_ETHERTYPE_PPP;
  ATTR[`DCMAC__C3_CTL_TX_FCS_INS_ENABLE] = C3_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C3_CTL_TX_FEC_FOUR_LANE_PMD] = C3_CTL_TX_FEC_FOUR_LANE_PMD;
  ATTR[`DCMAC__C3_CTL_TX_FEC_MODE] = C3_CTL_TX_FEC_MODE;
  ATTR[`DCMAC__C3_CTL_TX_FEC_TRANSCODE_BYPASS] = C3_CTL_TX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C3_CTL_TX_FLEXIF_AM_MODE] = C3_CTL_TX_FLEXIF_AM_MODE;
  ATTR[`DCMAC__C3_CTL_TX_FLEXIF_PCS_WIDE_MODE] = C3_CTL_TX_FLEXIF_PCS_WIDE_MODE;
  ATTR[`DCMAC__C3_CTL_TX_FLEXIF_SELECT] = C3_CTL_TX_FLEXIF_SELECT;
  ATTR[`DCMAC__C3_CTL_TX_IGNORE_FCS] = C3_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C3_CTL_TX_IPG_VALUE] = C3_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C3_CTL_TX_OPCODE_GPP] = C3_CTL_TX_OPCODE_GPP;
  ATTR[`DCMAC__C3_CTL_TX_OPCODE_PPP] = C3_CTL_TX_OPCODE_PPP;
  ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA0] = C3_CTL_TX_PAUSE_QUANTA0;
  ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA1] = C3_CTL_TX_PAUSE_QUANTA1;
  ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA2] = C3_CTL_TX_PAUSE_QUANTA2;
  ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA3] = C3_CTL_TX_PAUSE_QUANTA3;
  ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA4] = C3_CTL_TX_PAUSE_QUANTA4;
  ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA5] = C3_CTL_TX_PAUSE_QUANTA5;
  ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA6] = C3_CTL_TX_PAUSE_QUANTA6;
  ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA7] = C3_CTL_TX_PAUSE_QUANTA7;
  ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA8] = C3_CTL_TX_PAUSE_QUANTA8;
  ATTR[`DCMAC__C3_CTL_TX_PAUSE_REFRESH_TIMER] = C3_CTL_TX_PAUSE_REFRESH_TIMER;
  ATTR[`DCMAC__C3_CTL_TX_PMA_LANE_MUX] = C3_CTL_TX_PMA_LANE_MUX;
  ATTR[`DCMAC__C3_CTL_TX_PTP_1STEP_ENABLE] = C3_CTL_TX_PTP_1STEP_ENABLE;
  ATTR[`DCMAC__C3_CTL_TX_PTP_LATENCY_ADJUST] = C3_CTL_TX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C3_CTL_TX_PTP_SAT_ENABLE] = C3_CTL_TX_PTP_SAT_ENABLE;
  ATTR[`DCMAC__C3_CTL_TX_PTP_ST_OFFSET] = C3_CTL_TX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C3_CTL_TX_SA_GPP] = C3_CTL_TX_SA_GPP;
  ATTR[`DCMAC__C3_CTL_TX_SA_PPP] = C3_CTL_TX_SA_PPP;
  ATTR[`DCMAC__C3_CTL_TX_SEND_IDLE] = C3_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C3_CTL_TX_SEND_LFI] = C3_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C3_CTL_TX_SEND_RFI] = C3_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C3_CTL_TX_TICK_REG_MODE_SEL] = C3_CTL_TX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C3_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1] = C3_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C3_CTL_TX_USE_CUSTOM_VL_MARKER_IDS] = C3_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C4_CTL_PCS_RX_TS_EN] = C4_CTL_PCS_RX_TS_EN;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_ACK] = C4_CTL_RX_CHECK_ACK;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_ETYPE_GCP] = C4_CTL_RX_CHECK_ETYPE_GCP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_ETYPE_GPP] = C4_CTL_RX_CHECK_ETYPE_GPP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_ETYPE_PCP] = C4_CTL_RX_CHECK_ETYPE_PCP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_ETYPE_PPP] = C4_CTL_RX_CHECK_ETYPE_PPP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_MCAST_GCP] = C4_CTL_RX_CHECK_MCAST_GCP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_MCAST_GPP] = C4_CTL_RX_CHECK_MCAST_GPP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_MCAST_PCP] = C4_CTL_RX_CHECK_MCAST_PCP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_MCAST_PPP] = C4_CTL_RX_CHECK_MCAST_PPP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_OPCODE_GCP] = C4_CTL_RX_CHECK_OPCODE_GCP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_OPCODE_GPP] = C4_CTL_RX_CHECK_OPCODE_GPP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_OPCODE_PCP] = C4_CTL_RX_CHECK_OPCODE_PCP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_OPCODE_PPP] = C4_CTL_RX_CHECK_OPCODE_PPP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_PREAMBLE] = C4_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_SA_GCP] = C4_CTL_RX_CHECK_SA_GCP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_SA_GPP] = C4_CTL_RX_CHECK_SA_GPP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_SA_PCP] = C4_CTL_RX_CHECK_SA_PCP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_SA_PPP] = C4_CTL_RX_CHECK_SA_PPP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_SFD] = C4_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_UCAST_GCP] = C4_CTL_RX_CHECK_UCAST_GCP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_UCAST_GPP] = C4_CTL_RX_CHECK_UCAST_GPP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_UCAST_PCP] = C4_CTL_RX_CHECK_UCAST_PCP;
  ATTR[`DCMAC__C4_CTL_RX_CHECK_UCAST_PPP] = C4_CTL_RX_CHECK_UCAST_PPP;
  ATTR[`DCMAC__C4_CTL_RX_DATA_RATE] = C4_CTL_RX_DATA_RATE;
  ATTR[`DCMAC__C4_CTL_RX_DEGRADE_ACT_THRESH] = C4_CTL_RX_DEGRADE_ACT_THRESH;
  ATTR[`DCMAC__C4_CTL_RX_DEGRADE_DEACT_THRESH] = C4_CTL_RX_DEGRADE_DEACT_THRESH;
  ATTR[`DCMAC__C4_CTL_RX_DEGRADE_ENABLE] = C4_CTL_RX_DEGRADE_ENABLE;
  ATTR[`DCMAC__C4_CTL_RX_DEGRADE_INTERVAL] = C4_CTL_RX_DEGRADE_INTERVAL;
  ATTR[`DCMAC__C4_CTL_RX_DELETE_FCS] = C4_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C4_CTL_RX_ENABLE_GCP] = C4_CTL_RX_ENABLE_GCP;
  ATTR[`DCMAC__C4_CTL_RX_ENABLE_GPP] = C4_CTL_RX_ENABLE_GPP;
  ATTR[`DCMAC__C4_CTL_RX_ENABLE_PCP] = C4_CTL_RX_ENABLE_PCP;
  ATTR[`DCMAC__C4_CTL_RX_ENABLE_PPP] = C4_CTL_RX_ENABLE_PPP;
  ATTR[`DCMAC__C4_CTL_RX_ETYPE_GCP] = C4_CTL_RX_ETYPE_GCP;
  ATTR[`DCMAC__C4_CTL_RX_ETYPE_GPP] = C4_CTL_RX_ETYPE_GPP;
  ATTR[`DCMAC__C4_CTL_RX_ETYPE_PCP] = C4_CTL_RX_ETYPE_PCP;
  ATTR[`DCMAC__C4_CTL_RX_ETYPE_PPP] = C4_CTL_RX_ETYPE_PPP;
  ATTR[`DCMAC__C4_CTL_RX_FEC_ALIGNMENT_BYPASS] = C4_CTL_RX_FEC_ALIGNMENT_BYPASS;
  ATTR[`DCMAC__C4_CTL_RX_FEC_BYPASS_CORRECTION] = C4_CTL_RX_FEC_BYPASS_CORRECTION;
  ATTR[`DCMAC__C4_CTL_RX_FEC_BYPASS_INDICATION] = C4_CTL_RX_FEC_BYPASS_INDICATION;
  ATTR[`DCMAC__C4_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE] = C4_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
  ATTR[`DCMAC__C4_CTL_RX_FEC_MODE] = C4_CTL_RX_FEC_MODE;
  ATTR[`DCMAC__C4_CTL_RX_FEC_TRANSCODE_BYPASS] = C4_CTL_RX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C4_CTL_RX_FEC_TRANSCODE_CLAUSE49] = C4_CTL_RX_FEC_TRANSCODE_CLAUSE49;
  ATTR[`DCMAC__C4_CTL_RX_FLEXIF_SELECT] = C4_CTL_RX_FLEXIF_SELECT;
  ATTR[`DCMAC__C4_CTL_RX_FORWARD_CONTROL] = C4_CTL_RX_FORWARD_CONTROL;
  ATTR[`DCMAC__C4_CTL_RX_IGNORE_FCS] = C4_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C4_CTL_RX_IGNORE_INRANGE] = C4_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C4_CTL_RX_IS_CLAUSE_49] = C4_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C4_CTL_RX_MAX_PACKET_LEN] = C4_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C4_CTL_RX_OPCODE_GPP] = C4_CTL_RX_OPCODE_GPP;
  ATTR[`DCMAC__C4_CTL_RX_OPCODE_MAX_GCP] = C4_CTL_RX_OPCODE_MAX_GCP;
  ATTR[`DCMAC__C4_CTL_RX_OPCODE_MAX_PCP] = C4_CTL_RX_OPCODE_MAX_PCP;
  ATTR[`DCMAC__C4_CTL_RX_OPCODE_MIN_GCP] = C4_CTL_RX_OPCODE_MIN_GCP;
  ATTR[`DCMAC__C4_CTL_RX_OPCODE_MIN_PCP] = C4_CTL_RX_OPCODE_MIN_PCP;
  ATTR[`DCMAC__C4_CTL_RX_OPCODE_PPP] = C4_CTL_RX_OPCODE_PPP;
  ATTR[`DCMAC__C4_CTL_RX_PAUSE_DA_MCAST] = C4_CTL_RX_PAUSE_DA_MCAST;
  ATTR[`DCMAC__C4_CTL_RX_PAUSE_DA_UCAST] = C4_CTL_RX_PAUSE_DA_UCAST;
  ATTR[`DCMAC__C4_CTL_RX_PAUSE_SA] = C4_CTL_RX_PAUSE_SA;
  ATTR[`DCMAC__C4_CTL_RX_PMA_LANE_MUX] = C4_CTL_RX_PMA_LANE_MUX;
  ATTR[`DCMAC__C4_CTL_RX_PROCESS_LFI] = C4_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C4_CTL_RX_PTP_LATENCY_ADJUST] = C4_CTL_RX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C4_CTL_RX_PTP_ST_OFFSET] = C4_CTL_RX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C4_CTL_RX_TEST_PATTERN] = C4_CTL_RX_TEST_PATTERN;
  ATTR[`DCMAC__C4_CTL_RX_TICK_REG_MODE_SEL] = C4_CTL_RX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C4_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1] = C4_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C4_CTL_RX_USE_CUSTOM_VL_MARKER_IDS] = C4_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C4_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE] = C4_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE;
  ATTR[`DCMAC__C4_CTL_TX_CORRUPT_FCS_ON_ERR] = C4_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C4_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C4_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C4_CTL_TX_DATA_RATE] = C4_CTL_TX_DATA_RATE;
  ATTR[`DCMAC__C4_CTL_TX_DA_GPP] = C4_CTL_TX_DA_GPP;
  ATTR[`DCMAC__C4_CTL_TX_DA_PPP] = C4_CTL_TX_DA_PPP;
  ATTR[`DCMAC__C4_CTL_TX_ETHERTYPE_GPP] = C4_CTL_TX_ETHERTYPE_GPP;
  ATTR[`DCMAC__C4_CTL_TX_ETHERTYPE_PPP] = C4_CTL_TX_ETHERTYPE_PPP;
  ATTR[`DCMAC__C4_CTL_TX_FCS_INS_ENABLE] = C4_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C4_CTL_TX_FEC_FOUR_LANE_PMD] = C4_CTL_TX_FEC_FOUR_LANE_PMD;
  ATTR[`DCMAC__C4_CTL_TX_FEC_MODE] = C4_CTL_TX_FEC_MODE;
  ATTR[`DCMAC__C4_CTL_TX_FEC_TRANSCODE_BYPASS] = C4_CTL_TX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C4_CTL_TX_FLEXIF_AM_MODE] = C4_CTL_TX_FLEXIF_AM_MODE;
  ATTR[`DCMAC__C4_CTL_TX_FLEXIF_SELECT] = C4_CTL_TX_FLEXIF_SELECT;
  ATTR[`DCMAC__C4_CTL_TX_IGNORE_FCS] = C4_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C4_CTL_TX_IPG_VALUE] = C4_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C4_CTL_TX_OPCODE_GPP] = C4_CTL_TX_OPCODE_GPP;
  ATTR[`DCMAC__C4_CTL_TX_OPCODE_PPP] = C4_CTL_TX_OPCODE_PPP;
  ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA0] = C4_CTL_TX_PAUSE_QUANTA0;
  ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA1] = C4_CTL_TX_PAUSE_QUANTA1;
  ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA2] = C4_CTL_TX_PAUSE_QUANTA2;
  ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA3] = C4_CTL_TX_PAUSE_QUANTA3;
  ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA4] = C4_CTL_TX_PAUSE_QUANTA4;
  ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA5] = C4_CTL_TX_PAUSE_QUANTA5;
  ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA6] = C4_CTL_TX_PAUSE_QUANTA6;
  ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA7] = C4_CTL_TX_PAUSE_QUANTA7;
  ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA8] = C4_CTL_TX_PAUSE_QUANTA8;
  ATTR[`DCMAC__C4_CTL_TX_PAUSE_REFRESH_TIMER] = C4_CTL_TX_PAUSE_REFRESH_TIMER;
  ATTR[`DCMAC__C4_CTL_TX_PMA_LANE_MUX] = C4_CTL_TX_PMA_LANE_MUX;
  ATTR[`DCMAC__C4_CTL_TX_PTP_1STEP_ENABLE] = C4_CTL_TX_PTP_1STEP_ENABLE;
  ATTR[`DCMAC__C4_CTL_TX_PTP_LATENCY_ADJUST] = C4_CTL_TX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C4_CTL_TX_PTP_SAT_ENABLE] = C4_CTL_TX_PTP_SAT_ENABLE;
  ATTR[`DCMAC__C4_CTL_TX_PTP_ST_OFFSET] = C4_CTL_TX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C4_CTL_TX_SA_GPP] = C4_CTL_TX_SA_GPP;
  ATTR[`DCMAC__C4_CTL_TX_SA_PPP] = C4_CTL_TX_SA_PPP;
  ATTR[`DCMAC__C4_CTL_TX_SEND_IDLE] = C4_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C4_CTL_TX_SEND_LFI] = C4_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C4_CTL_TX_SEND_RFI] = C4_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C4_CTL_TX_TICK_REG_MODE_SEL] = C4_CTL_TX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C4_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1] = C4_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C4_CTL_TX_USE_CUSTOM_VL_MARKER_IDS] = C4_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C5_CTL_PCS_RX_TS_EN] = C5_CTL_PCS_RX_TS_EN;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_ACK] = C5_CTL_RX_CHECK_ACK;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_ETYPE_GCP] = C5_CTL_RX_CHECK_ETYPE_GCP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_ETYPE_GPP] = C5_CTL_RX_CHECK_ETYPE_GPP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_ETYPE_PCP] = C5_CTL_RX_CHECK_ETYPE_PCP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_ETYPE_PPP] = C5_CTL_RX_CHECK_ETYPE_PPP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_MCAST_GCP] = C5_CTL_RX_CHECK_MCAST_GCP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_MCAST_GPP] = C5_CTL_RX_CHECK_MCAST_GPP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_MCAST_PCP] = C5_CTL_RX_CHECK_MCAST_PCP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_MCAST_PPP] = C5_CTL_RX_CHECK_MCAST_PPP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_OPCODE_GCP] = C5_CTL_RX_CHECK_OPCODE_GCP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_OPCODE_GPP] = C5_CTL_RX_CHECK_OPCODE_GPP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_OPCODE_PCP] = C5_CTL_RX_CHECK_OPCODE_PCP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_OPCODE_PPP] = C5_CTL_RX_CHECK_OPCODE_PPP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_PREAMBLE] = C5_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_SA_GCP] = C5_CTL_RX_CHECK_SA_GCP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_SA_GPP] = C5_CTL_RX_CHECK_SA_GPP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_SA_PCP] = C5_CTL_RX_CHECK_SA_PCP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_SA_PPP] = C5_CTL_RX_CHECK_SA_PPP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_SFD] = C5_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_UCAST_GCP] = C5_CTL_RX_CHECK_UCAST_GCP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_UCAST_GPP] = C5_CTL_RX_CHECK_UCAST_GPP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_UCAST_PCP] = C5_CTL_RX_CHECK_UCAST_PCP;
  ATTR[`DCMAC__C5_CTL_RX_CHECK_UCAST_PPP] = C5_CTL_RX_CHECK_UCAST_PPP;
  ATTR[`DCMAC__C5_CTL_RX_DEGRADE_ACT_THRESH] = C5_CTL_RX_DEGRADE_ACT_THRESH;
  ATTR[`DCMAC__C5_CTL_RX_DEGRADE_DEACT_THRESH] = C5_CTL_RX_DEGRADE_DEACT_THRESH;
  ATTR[`DCMAC__C5_CTL_RX_DEGRADE_ENABLE] = C5_CTL_RX_DEGRADE_ENABLE;
  ATTR[`DCMAC__C5_CTL_RX_DEGRADE_INTERVAL] = C5_CTL_RX_DEGRADE_INTERVAL;
  ATTR[`DCMAC__C5_CTL_RX_DELETE_FCS] = C5_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C5_CTL_RX_ENABLE_GCP] = C5_CTL_RX_ENABLE_GCP;
  ATTR[`DCMAC__C5_CTL_RX_ENABLE_GPP] = C5_CTL_RX_ENABLE_GPP;
  ATTR[`DCMAC__C5_CTL_RX_ENABLE_PCP] = C5_CTL_RX_ENABLE_PCP;
  ATTR[`DCMAC__C5_CTL_RX_ENABLE_PPP] = C5_CTL_RX_ENABLE_PPP;
  ATTR[`DCMAC__C5_CTL_RX_ETYPE_GCP] = C5_CTL_RX_ETYPE_GCP;
  ATTR[`DCMAC__C5_CTL_RX_ETYPE_GPP] = C5_CTL_RX_ETYPE_GPP;
  ATTR[`DCMAC__C5_CTL_RX_ETYPE_PCP] = C5_CTL_RX_ETYPE_PCP;
  ATTR[`DCMAC__C5_CTL_RX_ETYPE_PPP] = C5_CTL_RX_ETYPE_PPP;
  ATTR[`DCMAC__C5_CTL_RX_FEC_ALIGNMENT_BYPASS] = C5_CTL_RX_FEC_ALIGNMENT_BYPASS;
  ATTR[`DCMAC__C5_CTL_RX_FEC_BYPASS_CORRECTION] = C5_CTL_RX_FEC_BYPASS_CORRECTION;
  ATTR[`DCMAC__C5_CTL_RX_FEC_BYPASS_INDICATION] = C5_CTL_RX_FEC_BYPASS_INDICATION;
  ATTR[`DCMAC__C5_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE] = C5_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE;
  ATTR[`DCMAC__C5_CTL_RX_FEC_MODE] = C5_CTL_RX_FEC_MODE;
  ATTR[`DCMAC__C5_CTL_RX_FEC_TRANSCODE_BYPASS] = C5_CTL_RX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C5_CTL_RX_FEC_TRANSCODE_CLAUSE49] = C5_CTL_RX_FEC_TRANSCODE_CLAUSE49;
  ATTR[`DCMAC__C5_CTL_RX_FLEXIF_SELECT] = C5_CTL_RX_FLEXIF_SELECT;
  ATTR[`DCMAC__C5_CTL_RX_FORWARD_CONTROL] = C5_CTL_RX_FORWARD_CONTROL;
  ATTR[`DCMAC__C5_CTL_RX_IGNORE_FCS] = C5_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C5_CTL_RX_IGNORE_INRANGE] = C5_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C5_CTL_RX_IS_CLAUSE_49] = C5_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C5_CTL_RX_MAX_PACKET_LEN] = C5_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C5_CTL_RX_OPCODE_GPP] = C5_CTL_RX_OPCODE_GPP;
  ATTR[`DCMAC__C5_CTL_RX_OPCODE_MAX_GCP] = C5_CTL_RX_OPCODE_MAX_GCP;
  ATTR[`DCMAC__C5_CTL_RX_OPCODE_MAX_PCP] = C5_CTL_RX_OPCODE_MAX_PCP;
  ATTR[`DCMAC__C5_CTL_RX_OPCODE_MIN_GCP] = C5_CTL_RX_OPCODE_MIN_GCP;
  ATTR[`DCMAC__C5_CTL_RX_OPCODE_MIN_PCP] = C5_CTL_RX_OPCODE_MIN_PCP;
  ATTR[`DCMAC__C5_CTL_RX_OPCODE_PPP] = C5_CTL_RX_OPCODE_PPP;
  ATTR[`DCMAC__C5_CTL_RX_PAUSE_DA_MCAST] = C5_CTL_RX_PAUSE_DA_MCAST;
  ATTR[`DCMAC__C5_CTL_RX_PAUSE_DA_UCAST] = C5_CTL_RX_PAUSE_DA_UCAST;
  ATTR[`DCMAC__C5_CTL_RX_PAUSE_SA] = C5_CTL_RX_PAUSE_SA;
  ATTR[`DCMAC__C5_CTL_RX_PMA_LANE_MUX] = C5_CTL_RX_PMA_LANE_MUX;
  ATTR[`DCMAC__C5_CTL_RX_PROCESS_LFI] = C5_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C5_CTL_RX_PTP_LATENCY_ADJUST] = C5_CTL_RX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C5_CTL_RX_PTP_ST_OFFSET] = C5_CTL_RX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C5_CTL_RX_TEST_PATTERN] = C5_CTL_RX_TEST_PATTERN;
  ATTR[`DCMAC__C5_CTL_RX_TICK_REG_MODE_SEL] = C5_CTL_RX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C5_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1] = C5_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C5_CTL_RX_USE_CUSTOM_VL_MARKER_IDS] = C5_CTL_RX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C5_CTL_TX_CORRUPT_FCS_ON_ERR] = C5_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C5_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C5_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C5_CTL_TX_DA_GPP] = C5_CTL_TX_DA_GPP;
  ATTR[`DCMAC__C5_CTL_TX_DA_PPP] = C5_CTL_TX_DA_PPP;
  ATTR[`DCMAC__C5_CTL_TX_ETHERTYPE_GPP] = C5_CTL_TX_ETHERTYPE_GPP;
  ATTR[`DCMAC__C5_CTL_TX_ETHERTYPE_PPP] = C5_CTL_TX_ETHERTYPE_PPP;
  ATTR[`DCMAC__C5_CTL_TX_FCS_INS_ENABLE] = C5_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C5_CTL_TX_FEC_FOUR_LANE_PMD] = C5_CTL_TX_FEC_FOUR_LANE_PMD;
  ATTR[`DCMAC__C5_CTL_TX_FEC_MODE] = C5_CTL_TX_FEC_MODE;
  ATTR[`DCMAC__C5_CTL_TX_FEC_TRANSCODE_BYPASS] = C5_CTL_TX_FEC_TRANSCODE_BYPASS;
  ATTR[`DCMAC__C5_CTL_TX_FLEXIF_AM_MODE] = C5_CTL_TX_FLEXIF_AM_MODE;
  ATTR[`DCMAC__C5_CTL_TX_FLEXIF_SELECT] = C5_CTL_TX_FLEXIF_SELECT;
  ATTR[`DCMAC__C5_CTL_TX_IGNORE_FCS] = C5_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C5_CTL_TX_IPG_VALUE] = C5_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C5_CTL_TX_OPCODE_GPP] = C5_CTL_TX_OPCODE_GPP;
  ATTR[`DCMAC__C5_CTL_TX_OPCODE_PPP] = C5_CTL_TX_OPCODE_PPP;
  ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA0] = C5_CTL_TX_PAUSE_QUANTA0;
  ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA1] = C5_CTL_TX_PAUSE_QUANTA1;
  ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA2] = C5_CTL_TX_PAUSE_QUANTA2;
  ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA3] = C5_CTL_TX_PAUSE_QUANTA3;
  ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA4] = C5_CTL_TX_PAUSE_QUANTA4;
  ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA5] = C5_CTL_TX_PAUSE_QUANTA5;
  ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA6] = C5_CTL_TX_PAUSE_QUANTA6;
  ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA7] = C5_CTL_TX_PAUSE_QUANTA7;
  ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA8] = C5_CTL_TX_PAUSE_QUANTA8;
  ATTR[`DCMAC__C5_CTL_TX_PAUSE_REFRESH_TIMER] = C5_CTL_TX_PAUSE_REFRESH_TIMER;
  ATTR[`DCMAC__C5_CTL_TX_PMA_LANE_MUX] = C5_CTL_TX_PMA_LANE_MUX;
  ATTR[`DCMAC__C5_CTL_TX_PTP_1STEP_ENABLE] = C5_CTL_TX_PTP_1STEP_ENABLE;
  ATTR[`DCMAC__C5_CTL_TX_PTP_LATENCY_ADJUST] = C5_CTL_TX_PTP_LATENCY_ADJUST;
  ATTR[`DCMAC__C5_CTL_TX_PTP_SAT_ENABLE] = C5_CTL_TX_PTP_SAT_ENABLE;
  ATTR[`DCMAC__C5_CTL_TX_PTP_ST_OFFSET] = C5_CTL_TX_PTP_ST_OFFSET;
  ATTR[`DCMAC__C5_CTL_TX_SA_GPP] = C5_CTL_TX_SA_GPP;
  ATTR[`DCMAC__C5_CTL_TX_SA_PPP] = C5_CTL_TX_SA_PPP;
  ATTR[`DCMAC__C5_CTL_TX_SEND_IDLE] = C5_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C5_CTL_TX_SEND_LFI] = C5_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C5_CTL_TX_SEND_RFI] = C5_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C5_CTL_TX_TICK_REG_MODE_SEL] = C5_CTL_TX_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__C5_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1] = C5_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1;
  ATTR[`DCMAC__C5_CTL_TX_USE_CUSTOM_VL_MARKER_IDS] = C5_CTL_TX_USE_CUSTOM_VL_MARKER_IDS;
  ATTR[`DCMAC__C6_CTL_RX_CHECK_PREAMBLE] = C6_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C6_CTL_RX_CHECK_SFD] = C6_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C6_CTL_RX_DELETE_FCS] = C6_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C6_CTL_RX_IGNORE_FCS] = C6_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C6_CTL_RX_IGNORE_INRANGE] = C6_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C6_CTL_RX_IS_CLAUSE_49] = C6_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C6_CTL_RX_MAX_PACKET_LEN] = C6_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C6_CTL_RX_PROCESS_LFI] = C6_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C6_CTL_TX_CORRUPT_FCS_ON_ERR] = C6_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C6_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C6_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C6_CTL_TX_FCS_INS_ENABLE] = C6_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C6_CTL_TX_IGNORE_FCS] = C6_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C6_CTL_TX_IPG_VALUE] = C6_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C6_CTL_TX_SEND_IDLE] = C6_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C6_CTL_TX_SEND_LFI] = C6_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C6_CTL_TX_SEND_RFI] = C6_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C7_CTL_RX_CHECK_PREAMBLE] = C7_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C7_CTL_RX_CHECK_SFD] = C7_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C7_CTL_RX_DELETE_FCS] = C7_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C7_CTL_RX_IGNORE_FCS] = C7_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C7_CTL_RX_IGNORE_INRANGE] = C7_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C7_CTL_RX_IS_CLAUSE_49] = C7_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C7_CTL_RX_MAX_PACKET_LEN] = C7_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C7_CTL_RX_PROCESS_LFI] = C7_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C7_CTL_TX_CORRUPT_FCS_ON_ERR] = C7_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C7_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C7_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C7_CTL_TX_FCS_INS_ENABLE] = C7_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C7_CTL_TX_IGNORE_FCS] = C7_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C7_CTL_TX_IPG_VALUE] = C7_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C7_CTL_TX_SEND_IDLE] = C7_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C7_CTL_TX_SEND_LFI] = C7_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C7_CTL_TX_SEND_RFI] = C7_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C8_CTL_RX_CHECK_PREAMBLE] = C8_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C8_CTL_RX_CHECK_SFD] = C8_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C8_CTL_RX_DELETE_FCS] = C8_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C8_CTL_RX_IGNORE_FCS] = C8_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C8_CTL_RX_IGNORE_INRANGE] = C8_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C8_CTL_RX_IS_CLAUSE_49] = C8_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C8_CTL_RX_MAX_PACKET_LEN] = C8_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C8_CTL_RX_PROCESS_LFI] = C8_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C8_CTL_TX_CORRUPT_FCS_ON_ERR] = C8_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C8_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C8_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C8_CTL_TX_FCS_INS_ENABLE] = C8_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C8_CTL_TX_IGNORE_FCS] = C8_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C8_CTL_TX_IPG_VALUE] = C8_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C8_CTL_TX_SEND_IDLE] = C8_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C8_CTL_TX_SEND_LFI] = C8_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C8_CTL_TX_SEND_RFI] = C8_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__C9_CTL_RX_CHECK_PREAMBLE] = C9_CTL_RX_CHECK_PREAMBLE;
  ATTR[`DCMAC__C9_CTL_RX_CHECK_SFD] = C9_CTL_RX_CHECK_SFD;
  ATTR[`DCMAC__C9_CTL_RX_DELETE_FCS] = C9_CTL_RX_DELETE_FCS;
  ATTR[`DCMAC__C9_CTL_RX_IGNORE_FCS] = C9_CTL_RX_IGNORE_FCS;
  ATTR[`DCMAC__C9_CTL_RX_IGNORE_INRANGE] = C9_CTL_RX_IGNORE_INRANGE;
  ATTR[`DCMAC__C9_CTL_RX_IS_CLAUSE_49] = C9_CTL_RX_IS_CLAUSE_49;
  ATTR[`DCMAC__C9_CTL_RX_MAX_PACKET_LEN] = C9_CTL_RX_MAX_PACKET_LEN;
  ATTR[`DCMAC__C9_CTL_RX_PROCESS_LFI] = C9_CTL_RX_PROCESS_LFI;
  ATTR[`DCMAC__C9_CTL_TX_CORRUPT_FCS_ON_ERR] = C9_CTL_TX_CORRUPT_FCS_ON_ERR;
  ATTR[`DCMAC__C9_CTL_TX_CUSTOM_PREAMBLE_ENABLE] = C9_CTL_TX_CUSTOM_PREAMBLE_ENABLE;
  ATTR[`DCMAC__C9_CTL_TX_FCS_INS_ENABLE] = C9_CTL_TX_FCS_INS_ENABLE;
  ATTR[`DCMAC__C9_CTL_TX_IGNORE_FCS] = C9_CTL_TX_IGNORE_FCS;
  ATTR[`DCMAC__C9_CTL_TX_IPG_VALUE] = C9_CTL_TX_IPG_VALUE;
  ATTR[`DCMAC__C9_CTL_TX_SEND_IDLE] = C9_CTL_TX_SEND_IDLE;
  ATTR[`DCMAC__C9_CTL_TX_SEND_LFI] = C9_CTL_TX_SEND_LFI;
  ATTR[`DCMAC__C9_CTL_TX_SEND_RFI] = C9_CTL_TX_SEND_RFI;
  ATTR[`DCMAC__CTL_AXI_AF_THRESH_OVERRIDE] = CTL_AXI_AF_THRESH_OVERRIDE;
  ATTR[`DCMAC__CTL_MEM_CTRL] = CTL_MEM_CTRL;
  ATTR[`DCMAC__CTL_MEM_DISABLE_RX_AXI_CLK] = CTL_MEM_DISABLE_RX_AXI_CLK;
  ATTR[`DCMAC__CTL_MEM_DISABLE_RX_CORE_CLK] = CTL_MEM_DISABLE_RX_CORE_CLK;
  ATTR[`DCMAC__CTL_MEM_DISABLE_RX_FLEXIF_CLK] = CTL_MEM_DISABLE_RX_FLEXIF_CLK;
  ATTR[`DCMAC__CTL_MEM_DISABLE_RX_MACIF_CLK] = CTL_MEM_DISABLE_RX_MACIF_CLK;
  ATTR[`DCMAC__CTL_MEM_DISABLE_RX_PCS_ALIGN_BUFFER] = CTL_MEM_DISABLE_RX_PCS_ALIGN_BUFFER;
  ATTR[`DCMAC__CTL_MEM_DISABLE_RX_PCS_CPCS] = CTL_MEM_DISABLE_RX_PCS_CPCS;
  ATTR[`DCMAC__CTL_MEM_DISABLE_RX_PCS_DECODER] = CTL_MEM_DISABLE_RX_PCS_DECODER;
  ATTR[`DCMAC__CTL_MEM_DISABLE_RX_SERDES_CLK] = CTL_MEM_DISABLE_RX_SERDES_CLK;
  ATTR[`DCMAC__CTL_MEM_DISABLE_TX_AXI_CLK] = CTL_MEM_DISABLE_TX_AXI_CLK;
  ATTR[`DCMAC__CTL_MEM_DISABLE_TX_CORE_CLK] = CTL_MEM_DISABLE_TX_CORE_CLK;
  ATTR[`DCMAC__CTL_MEM_DISABLE_TX_FLEXIF_CLK] = CTL_MEM_DISABLE_TX_FLEXIF_CLK;
  ATTR[`DCMAC__CTL_MEM_DISABLE_TX_MACIF_CLK] = CTL_MEM_DISABLE_TX_MACIF_CLK;
  ATTR[`DCMAC__CTL_MEM_DISABLE_TX_PCS_CPCS] = CTL_MEM_DISABLE_TX_PCS_CPCS;
  ATTR[`DCMAC__CTL_MEM_DISABLE_TX_PCS_ENCODER] = CTL_MEM_DISABLE_TX_PCS_ENCODER;
  ATTR[`DCMAC__CTL_MEM_DISABLE_TX_SERDES_CLK] = CTL_MEM_DISABLE_TX_SERDES_CLK;
  ATTR[`DCMAC__CTL_MEM_DISABLE_TX_TS2PHY] = CTL_MEM_DISABLE_TX_TS2PHY;
  ATTR[`DCMAC__CTL_REVISION] = CTL_REVISION;
  ATTR[`DCMAC__CTL_RSVD0] = CTL_RSVD0;
  ATTR[`DCMAC__CTL_RSVD1] = CTL_RSVD1;
  ATTR[`DCMAC__CTL_RSVD2] = CTL_RSVD2;
  ATTR[`DCMAC__CTL_RSVD3] = CTL_RSVD3;
  ATTR[`DCMAC__CTL_RSVD4] = CTL_RSVD4;
  ATTR[`DCMAC__CTL_RSVD5] = CTL_RSVD5;
  ATTR[`DCMAC__CTL_RSVD6] = CTL_RSVD6;
  ATTR[`DCMAC__CTL_RSVD7] = CTL_RSVD7;
  ATTR[`DCMAC__CTL_RX_ALL_CH_TICK_REG_MODE_SEL] = CTL_RX_ALL_CH_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__CTL_RX_AXIS_CFG] = CTL_RX_AXIS_CFG;
  ATTR[`DCMAC__CTL_RX_ECC_ERR_CLEAR] = CTL_RX_ECC_ERR_CLEAR;
  ATTR[`DCMAC__CTL_RX_FEC_CK_UNIQUE_FLIP] = CTL_RX_FEC_CK_UNIQUE_FLIP;
  ATTR[`DCMAC__CTL_RX_FEC_ERRIND_MODE] = CTL_RX_FEC_ERRIND_MODE;
  ATTR[`DCMAC__CTL_RX_INDEPENDENT_TSMAC_AND_PHY_MODE] = CTL_RX_INDEPENDENT_TSMAC_AND_PHY_MODE;
  ATTR[`DCMAC__CTL_RX_MAC_DEBUG_SELECT] = CTL_RX_MAC_DEBUG_SELECT;
  ATTR[`DCMAC__CTL_RX_PCS_ACTIVE_PORTS] = CTL_RX_PCS_ACTIVE_PORTS;
  ATTR[`DCMAC__CTL_RX_PHY_DEBUG_SELECT] = CTL_RX_PHY_DEBUG_SELECT;
  ATTR[`DCMAC__CTL_TEST_MODE_MEMCEL] = CTL_TEST_MODE_MEMCEL;
  ATTR[`DCMAC__CTL_TX_ALL_CH_TICK_REG_MODE_SEL] = CTL_TX_ALL_CH_TICK_REG_MODE_SEL;
  ATTR[`DCMAC__CTL_TX_AXIS_CFG] = CTL_TX_AXIS_CFG;
  ATTR[`DCMAC__CTL_TX_ECC_ERR_CLEAR] = CTL_TX_ECC_ERR_CLEAR;
  ATTR[`DCMAC__CTL_TX_ECC_ERR_COUNT_TICK] = CTL_TX_ECC_ERR_COUNT_TICK;
  ATTR[`DCMAC__CTL_TX_FEC_CK_UNIQUE_FLIP] = CTL_TX_FEC_CK_UNIQUE_FLIP;
  ATTR[`DCMAC__CTL_TX_INDEPENDENT_TSMAC_AND_PHY_MODE] = CTL_TX_INDEPENDENT_TSMAC_AND_PHY_MODE;
  ATTR[`DCMAC__CTL_TX_MAC_DEBUG_SELECT] = CTL_TX_MAC_DEBUG_SELECT;
  ATTR[`DCMAC__CTL_TX_PCS_ACTIVE_PORTS] = CTL_TX_PCS_ACTIVE_PORTS;
  ATTR[`DCMAC__CTL_TX_PHY_DEBUG_SELECT] = CTL_TX_PHY_DEBUG_SELECT;
  ATTR[`DCMAC__LANE_CONNECTIVITY] = LANE_CONNECTIVITY;
  ATTR[`DCMAC__MAC_ACTIVITY_FACTOR] = $realtobits(MAC_ACTIVITY_FACTOR);
  ATTR[`DCMAC__NUM_100G_FEC_NOPCS_PORTS] = NUM_100G_FEC_NOPCS_PORTS;
  ATTR[`DCMAC__NUM_100G_PCS_NOFEC_PORTS] = NUM_100G_PCS_NOFEC_PORTS;
  ATTR[`DCMAC__NUM_100G_PCS_WITH_FEC_PORTS] = NUM_100G_PCS_WITH_FEC_PORTS;
  ATTR[`DCMAC__NUM_200G_PORTS] = NUM_200G_PORTS;
  ATTR[`DCMAC__NUM_400G_PORTS] = NUM_400G_PORTS;
  ATTR[`DCMAC__NUM_50G_FEC_NOPCS_PORTS] = NUM_50G_FEC_NOPCS_PORTS;
  ATTR[`DCMAC__RXMAC_ACTIVE] = RXMAC_ACTIVE;
  ATTR[`DCMAC__SIM_VERSION] = SIM_VERSION;
  ATTR[`DCMAC__TXMAC_ACTIVE] = TXMAC_ACTIVE;
end

always @(trig_attr) begin
  C0_CTL_PCS_RX_TS_EN_REG = ATTR[`DCMAC__C0_CTL_PCS_RX_TS_EN];
  C0_CTL_RX_CHECK_ACK_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_ACK];
  C0_CTL_RX_CHECK_ETYPE_GCP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_ETYPE_GCP];
  C0_CTL_RX_CHECK_ETYPE_GPP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_ETYPE_GPP];
  C0_CTL_RX_CHECK_ETYPE_PCP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_ETYPE_PCP];
  C0_CTL_RX_CHECK_ETYPE_PPP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_ETYPE_PPP];
  C0_CTL_RX_CHECK_MCAST_GCP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_MCAST_GCP];
  C0_CTL_RX_CHECK_MCAST_GPP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_MCAST_GPP];
  C0_CTL_RX_CHECK_MCAST_PCP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_MCAST_PCP];
  C0_CTL_RX_CHECK_MCAST_PPP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_MCAST_PPP];
  C0_CTL_RX_CHECK_OPCODE_GCP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_OPCODE_GCP];
  C0_CTL_RX_CHECK_OPCODE_GPP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_OPCODE_GPP];
  C0_CTL_RX_CHECK_OPCODE_PCP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_OPCODE_PCP];
  C0_CTL_RX_CHECK_OPCODE_PPP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_OPCODE_PPP];
  C0_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_PREAMBLE];
  C0_CTL_RX_CHECK_SA_GCP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_SA_GCP];
  C0_CTL_RX_CHECK_SA_GPP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_SA_GPP];
  C0_CTL_RX_CHECK_SA_PCP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_SA_PCP];
  C0_CTL_RX_CHECK_SA_PPP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_SA_PPP];
  C0_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_SFD];
  C0_CTL_RX_CHECK_UCAST_GCP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_UCAST_GCP];
  C0_CTL_RX_CHECK_UCAST_GPP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_UCAST_GPP];
  C0_CTL_RX_CHECK_UCAST_PCP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_UCAST_PCP];
  C0_CTL_RX_CHECK_UCAST_PPP_REG = ATTR[`DCMAC__C0_CTL_RX_CHECK_UCAST_PPP];
  C0_CTL_RX_DATA_RATE_REG = ATTR[`DCMAC__C0_CTL_RX_DATA_RATE];
  C0_CTL_RX_DEGRADE_ACT_THRESH_REG = ATTR[`DCMAC__C0_CTL_RX_DEGRADE_ACT_THRESH];
  C0_CTL_RX_DEGRADE_DEACT_THRESH_REG = ATTR[`DCMAC__C0_CTL_RX_DEGRADE_DEACT_THRESH];
  C0_CTL_RX_DEGRADE_ENABLE_REG = ATTR[`DCMAC__C0_CTL_RX_DEGRADE_ENABLE];
  C0_CTL_RX_DEGRADE_INTERVAL_REG = ATTR[`DCMAC__C0_CTL_RX_DEGRADE_INTERVAL];
  C0_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C0_CTL_RX_DELETE_FCS];
  C0_CTL_RX_ENABLE_GCP_REG = ATTR[`DCMAC__C0_CTL_RX_ENABLE_GCP];
  C0_CTL_RX_ENABLE_GPP_REG = ATTR[`DCMAC__C0_CTL_RX_ENABLE_GPP];
  C0_CTL_RX_ENABLE_PCP_REG = ATTR[`DCMAC__C0_CTL_RX_ENABLE_PCP];
  C0_CTL_RX_ENABLE_PPP_REG = ATTR[`DCMAC__C0_CTL_RX_ENABLE_PPP];
  C0_CTL_RX_ETYPE_GCP_REG = ATTR[`DCMAC__C0_CTL_RX_ETYPE_GCP];
  C0_CTL_RX_ETYPE_GPP_REG = ATTR[`DCMAC__C0_CTL_RX_ETYPE_GPP];
  C0_CTL_RX_ETYPE_PCP_REG = ATTR[`DCMAC__C0_CTL_RX_ETYPE_PCP];
  C0_CTL_RX_ETYPE_PPP_REG = ATTR[`DCMAC__C0_CTL_RX_ETYPE_PPP];
  C0_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = ATTR[`DCMAC__C0_CTL_RX_FEC_ALIGNMENT_BYPASS];
  C0_CTL_RX_FEC_BYPASS_CORRECTION_REG = ATTR[`DCMAC__C0_CTL_RX_FEC_BYPASS_CORRECTION];
  C0_CTL_RX_FEC_BYPASS_INDICATION_REG = ATTR[`DCMAC__C0_CTL_RX_FEC_BYPASS_INDICATION];
  C0_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = ATTR[`DCMAC__C0_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE];
  C0_CTL_RX_FEC_MODE_REG = ATTR[`DCMAC__C0_CTL_RX_FEC_MODE];
  C0_CTL_RX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C0_CTL_RX_FEC_TRANSCODE_BYPASS];
  C0_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = ATTR[`DCMAC__C0_CTL_RX_FEC_TRANSCODE_CLAUSE49];
  C0_CTL_RX_FLEXIF_PCS_WIDE_MODE_REG = ATTR[`DCMAC__C0_CTL_RX_FLEXIF_PCS_WIDE_MODE];
  C0_CTL_RX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C0_CTL_RX_FLEXIF_SELECT];
  C0_CTL_RX_FORWARD_CONTROL_REG = ATTR[`DCMAC__C0_CTL_RX_FORWARD_CONTROL];
  C0_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C0_CTL_RX_IGNORE_FCS];
  C0_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C0_CTL_RX_IGNORE_INRANGE];
  C0_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C0_CTL_RX_IS_CLAUSE_49];
  C0_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C0_CTL_RX_MAX_PACKET_LEN];
  C0_CTL_RX_OPCODE_GPP_REG = ATTR[`DCMAC__C0_CTL_RX_OPCODE_GPP];
  C0_CTL_RX_OPCODE_MAX_GCP_REG = ATTR[`DCMAC__C0_CTL_RX_OPCODE_MAX_GCP];
  C0_CTL_RX_OPCODE_MAX_PCP_REG = ATTR[`DCMAC__C0_CTL_RX_OPCODE_MAX_PCP];
  C0_CTL_RX_OPCODE_MIN_GCP_REG = ATTR[`DCMAC__C0_CTL_RX_OPCODE_MIN_GCP];
  C0_CTL_RX_OPCODE_MIN_PCP_REG = ATTR[`DCMAC__C0_CTL_RX_OPCODE_MIN_PCP];
  C0_CTL_RX_OPCODE_PPP_REG = ATTR[`DCMAC__C0_CTL_RX_OPCODE_PPP];
  C0_CTL_RX_PAUSE_DA_MCAST_REG = ATTR[`DCMAC__C0_CTL_RX_PAUSE_DA_MCAST];
  C0_CTL_RX_PAUSE_DA_UCAST_REG = ATTR[`DCMAC__C0_CTL_RX_PAUSE_DA_UCAST];
  C0_CTL_RX_PAUSE_SA_REG = ATTR[`DCMAC__C0_CTL_RX_PAUSE_SA];
  C0_CTL_RX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C0_CTL_RX_PMA_LANE_MUX];
  C0_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C0_CTL_RX_PROCESS_LFI];
  C0_CTL_RX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C0_CTL_RX_PTP_LATENCY_ADJUST];
  C0_CTL_RX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C0_CTL_RX_PTP_ST_OFFSET];
  C0_CTL_RX_TEST_PATTERN_REG = ATTR[`DCMAC__C0_CTL_RX_TEST_PATTERN];
  C0_CTL_RX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C0_CTL_RX_TICK_REG_MODE_SEL];
  C0_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C0_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C0_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C0_CTL_RX_USE_CUSTOM_VL_MARKER_IDS];
  C0_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE_REG = ATTR[`DCMAC__C0_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE];
  C0_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C0_CTL_TX_CORRUPT_FCS_ON_ERR];
  C0_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C0_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C0_CTL_TX_DATA_RATE_REG = ATTR[`DCMAC__C0_CTL_TX_DATA_RATE];
  C0_CTL_TX_DA_GPP_REG = ATTR[`DCMAC__C0_CTL_TX_DA_GPP];
  C0_CTL_TX_DA_PPP_REG = ATTR[`DCMAC__C0_CTL_TX_DA_PPP];
  C0_CTL_TX_ETHERTYPE_GPP_REG = ATTR[`DCMAC__C0_CTL_TX_ETHERTYPE_GPP];
  C0_CTL_TX_ETHERTYPE_PPP_REG = ATTR[`DCMAC__C0_CTL_TX_ETHERTYPE_PPP];
  C0_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C0_CTL_TX_FCS_INS_ENABLE];
  C0_CTL_TX_FEC_FOUR_LANE_PMD_REG = ATTR[`DCMAC__C0_CTL_TX_FEC_FOUR_LANE_PMD];
  C0_CTL_TX_FEC_MODE_REG = ATTR[`DCMAC__C0_CTL_TX_FEC_MODE];
  C0_CTL_TX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C0_CTL_TX_FEC_TRANSCODE_BYPASS];
  C0_CTL_TX_FLEXIF_AM_MODE_REG = ATTR[`DCMAC__C0_CTL_TX_FLEXIF_AM_MODE];
  C0_CTL_TX_FLEXIF_PCS_WIDE_MODE_REG = ATTR[`DCMAC__C0_CTL_TX_FLEXIF_PCS_WIDE_MODE];
  C0_CTL_TX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C0_CTL_TX_FLEXIF_SELECT];
  C0_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C0_CTL_TX_IGNORE_FCS];
  C0_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C0_CTL_TX_IPG_VALUE];
  C0_CTL_TX_OPCODE_GPP_REG = ATTR[`DCMAC__C0_CTL_TX_OPCODE_GPP];
  C0_CTL_TX_OPCODE_PPP_REG = ATTR[`DCMAC__C0_CTL_TX_OPCODE_PPP];
  C0_CTL_TX_PAUSE_QUANTA0_REG = ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA0];
  C0_CTL_TX_PAUSE_QUANTA1_REG = ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA1];
  C0_CTL_TX_PAUSE_QUANTA2_REG = ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA2];
  C0_CTL_TX_PAUSE_QUANTA3_REG = ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA3];
  C0_CTL_TX_PAUSE_QUANTA4_REG = ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA4];
  C0_CTL_TX_PAUSE_QUANTA5_REG = ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA5];
  C0_CTL_TX_PAUSE_QUANTA6_REG = ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA6];
  C0_CTL_TX_PAUSE_QUANTA7_REG = ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA7];
  C0_CTL_TX_PAUSE_QUANTA8_REG = ATTR[`DCMAC__C0_CTL_TX_PAUSE_QUANTA8];
  C0_CTL_TX_PAUSE_REFRESH_TIMER_REG = ATTR[`DCMAC__C0_CTL_TX_PAUSE_REFRESH_TIMER];
  C0_CTL_TX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C0_CTL_TX_PMA_LANE_MUX];
  C0_CTL_TX_PTP_1STEP_ENABLE_REG = ATTR[`DCMAC__C0_CTL_TX_PTP_1STEP_ENABLE];
  C0_CTL_TX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C0_CTL_TX_PTP_LATENCY_ADJUST];
  C0_CTL_TX_PTP_SAT_ENABLE_REG = ATTR[`DCMAC__C0_CTL_TX_PTP_SAT_ENABLE];
  C0_CTL_TX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C0_CTL_TX_PTP_ST_OFFSET];
  C0_CTL_TX_SA_GPP_REG = ATTR[`DCMAC__C0_CTL_TX_SA_GPP];
  C0_CTL_TX_SA_PPP_REG = ATTR[`DCMAC__C0_CTL_TX_SA_PPP];
  C0_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C0_CTL_TX_SEND_IDLE];
  C0_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C0_CTL_TX_SEND_LFI];
  C0_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C0_CTL_TX_SEND_RFI];
  C0_CTL_TX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C0_CTL_TX_TICK_REG_MODE_SEL];
  C0_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C0_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C0_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C0_CTL_TX_USE_CUSTOM_VL_MARKER_IDS];
  C10_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C10_CTL_RX_CHECK_PREAMBLE];
  C10_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C10_CTL_RX_CHECK_SFD];
  C10_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C10_CTL_RX_DELETE_FCS];
  C10_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C10_CTL_RX_IGNORE_FCS];
  C10_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C10_CTL_RX_IGNORE_INRANGE];
  C10_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C10_CTL_RX_IS_CLAUSE_49];
  C10_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C10_CTL_RX_MAX_PACKET_LEN];
  C10_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C10_CTL_RX_PROCESS_LFI];
  C10_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C10_CTL_TX_CORRUPT_FCS_ON_ERR];
  C10_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C10_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C10_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C10_CTL_TX_FCS_INS_ENABLE];
  C10_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C10_CTL_TX_IGNORE_FCS];
  C10_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C10_CTL_TX_IPG_VALUE];
  C10_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C10_CTL_TX_SEND_IDLE];
  C10_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C10_CTL_TX_SEND_LFI];
  C10_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C10_CTL_TX_SEND_RFI];
  C11_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C11_CTL_RX_CHECK_PREAMBLE];
  C11_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C11_CTL_RX_CHECK_SFD];
  C11_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C11_CTL_RX_DELETE_FCS];
  C11_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C11_CTL_RX_IGNORE_FCS];
  C11_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C11_CTL_RX_IGNORE_INRANGE];
  C11_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C11_CTL_RX_IS_CLAUSE_49];
  C11_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C11_CTL_RX_MAX_PACKET_LEN];
  C11_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C11_CTL_RX_PROCESS_LFI];
  C11_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C11_CTL_TX_CORRUPT_FCS_ON_ERR];
  C11_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C11_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C11_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C11_CTL_TX_FCS_INS_ENABLE];
  C11_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C11_CTL_TX_IGNORE_FCS];
  C11_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C11_CTL_TX_IPG_VALUE];
  C11_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C11_CTL_TX_SEND_IDLE];
  C11_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C11_CTL_TX_SEND_LFI];
  C11_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C11_CTL_TX_SEND_RFI];
  C12_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C12_CTL_RX_CHECK_PREAMBLE];
  C12_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C12_CTL_RX_CHECK_SFD];
  C12_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C12_CTL_RX_DELETE_FCS];
  C12_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C12_CTL_RX_IGNORE_FCS];
  C12_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C12_CTL_RX_IGNORE_INRANGE];
  C12_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C12_CTL_RX_IS_CLAUSE_49];
  C12_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C12_CTL_RX_MAX_PACKET_LEN];
  C12_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C12_CTL_RX_PROCESS_LFI];
  C12_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C12_CTL_TX_CORRUPT_FCS_ON_ERR];
  C12_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C12_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C12_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C12_CTL_TX_FCS_INS_ENABLE];
  C12_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C12_CTL_TX_IGNORE_FCS];
  C12_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C12_CTL_TX_IPG_VALUE];
  C12_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C12_CTL_TX_SEND_IDLE];
  C12_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C12_CTL_TX_SEND_LFI];
  C12_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C12_CTL_TX_SEND_RFI];
  C13_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C13_CTL_RX_CHECK_PREAMBLE];
  C13_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C13_CTL_RX_CHECK_SFD];
  C13_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C13_CTL_RX_DELETE_FCS];
  C13_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C13_CTL_RX_IGNORE_FCS];
  C13_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C13_CTL_RX_IGNORE_INRANGE];
  C13_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C13_CTL_RX_IS_CLAUSE_49];
  C13_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C13_CTL_RX_MAX_PACKET_LEN];
  C13_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C13_CTL_RX_PROCESS_LFI];
  C13_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C13_CTL_TX_CORRUPT_FCS_ON_ERR];
  C13_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C13_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C13_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C13_CTL_TX_FCS_INS_ENABLE];
  C13_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C13_CTL_TX_IGNORE_FCS];
  C13_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C13_CTL_TX_IPG_VALUE];
  C13_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C13_CTL_TX_SEND_IDLE];
  C13_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C13_CTL_TX_SEND_LFI];
  C13_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C13_CTL_TX_SEND_RFI];
  C14_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C14_CTL_RX_CHECK_PREAMBLE];
  C14_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C14_CTL_RX_CHECK_SFD];
  C14_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C14_CTL_RX_DELETE_FCS];
  C14_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C14_CTL_RX_IGNORE_FCS];
  C14_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C14_CTL_RX_IGNORE_INRANGE];
  C14_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C14_CTL_RX_IS_CLAUSE_49];
  C14_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C14_CTL_RX_MAX_PACKET_LEN];
  C14_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C14_CTL_RX_PROCESS_LFI];
  C14_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C14_CTL_TX_CORRUPT_FCS_ON_ERR];
  C14_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C14_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C14_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C14_CTL_TX_FCS_INS_ENABLE];
  C14_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C14_CTL_TX_IGNORE_FCS];
  C14_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C14_CTL_TX_IPG_VALUE];
  C14_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C14_CTL_TX_SEND_IDLE];
  C14_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C14_CTL_TX_SEND_LFI];
  C14_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C14_CTL_TX_SEND_RFI];
  C15_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C15_CTL_RX_CHECK_PREAMBLE];
  C15_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C15_CTL_RX_CHECK_SFD];
  C15_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C15_CTL_RX_DELETE_FCS];
  C15_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C15_CTL_RX_IGNORE_FCS];
  C15_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C15_CTL_RX_IGNORE_INRANGE];
  C15_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C15_CTL_RX_IS_CLAUSE_49];
  C15_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C15_CTL_RX_MAX_PACKET_LEN];
  C15_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C15_CTL_RX_PROCESS_LFI];
  C15_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C15_CTL_TX_CORRUPT_FCS_ON_ERR];
  C15_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C15_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C15_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C15_CTL_TX_FCS_INS_ENABLE];
  C15_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C15_CTL_TX_IGNORE_FCS];
  C15_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C15_CTL_TX_IPG_VALUE];
  C15_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C15_CTL_TX_SEND_IDLE];
  C15_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C15_CTL_TX_SEND_LFI];
  C15_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C15_CTL_TX_SEND_RFI];
  C16_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C16_CTL_RX_CHECK_PREAMBLE];
  C16_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C16_CTL_RX_CHECK_SFD];
  C16_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C16_CTL_RX_DELETE_FCS];
  C16_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C16_CTL_RX_IGNORE_FCS];
  C16_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C16_CTL_RX_IGNORE_INRANGE];
  C16_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C16_CTL_RX_IS_CLAUSE_49];
  C16_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C16_CTL_RX_MAX_PACKET_LEN];
  C16_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C16_CTL_RX_PROCESS_LFI];
  C16_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C16_CTL_TX_CORRUPT_FCS_ON_ERR];
  C16_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C16_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C16_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C16_CTL_TX_FCS_INS_ENABLE];
  C16_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C16_CTL_TX_IGNORE_FCS];
  C16_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C16_CTL_TX_IPG_VALUE];
  C16_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C16_CTL_TX_SEND_IDLE];
  C16_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C16_CTL_TX_SEND_LFI];
  C16_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C16_CTL_TX_SEND_RFI];
  C17_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C17_CTL_RX_CHECK_PREAMBLE];
  C17_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C17_CTL_RX_CHECK_SFD];
  C17_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C17_CTL_RX_DELETE_FCS];
  C17_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C17_CTL_RX_IGNORE_FCS];
  C17_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C17_CTL_RX_IGNORE_INRANGE];
  C17_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C17_CTL_RX_IS_CLAUSE_49];
  C17_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C17_CTL_RX_MAX_PACKET_LEN];
  C17_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C17_CTL_RX_PROCESS_LFI];
  C17_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C17_CTL_TX_CORRUPT_FCS_ON_ERR];
  C17_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C17_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C17_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C17_CTL_TX_FCS_INS_ENABLE];
  C17_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C17_CTL_TX_IGNORE_FCS];
  C17_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C17_CTL_TX_IPG_VALUE];
  C17_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C17_CTL_TX_SEND_IDLE];
  C17_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C17_CTL_TX_SEND_LFI];
  C17_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C17_CTL_TX_SEND_RFI];
  C18_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C18_CTL_RX_CHECK_PREAMBLE];
  C18_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C18_CTL_RX_CHECK_SFD];
  C18_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C18_CTL_RX_DELETE_FCS];
  C18_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C18_CTL_RX_IGNORE_FCS];
  C18_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C18_CTL_RX_IGNORE_INRANGE];
  C18_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C18_CTL_RX_IS_CLAUSE_49];
  C18_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C18_CTL_RX_MAX_PACKET_LEN];
  C18_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C18_CTL_RX_PROCESS_LFI];
  C18_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C18_CTL_TX_CORRUPT_FCS_ON_ERR];
  C18_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C18_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C18_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C18_CTL_TX_FCS_INS_ENABLE];
  C18_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C18_CTL_TX_IGNORE_FCS];
  C18_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C18_CTL_TX_IPG_VALUE];
  C18_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C18_CTL_TX_SEND_IDLE];
  C18_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C18_CTL_TX_SEND_LFI];
  C18_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C18_CTL_TX_SEND_RFI];
  C19_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C19_CTL_RX_CHECK_PREAMBLE];
  C19_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C19_CTL_RX_CHECK_SFD];
  C19_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C19_CTL_RX_DELETE_FCS];
  C19_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C19_CTL_RX_IGNORE_FCS];
  C19_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C19_CTL_RX_IGNORE_INRANGE];
  C19_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C19_CTL_RX_IS_CLAUSE_49];
  C19_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C19_CTL_RX_MAX_PACKET_LEN];
  C19_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C19_CTL_RX_PROCESS_LFI];
  C19_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C19_CTL_TX_CORRUPT_FCS_ON_ERR];
  C19_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C19_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C19_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C19_CTL_TX_FCS_INS_ENABLE];
  C19_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C19_CTL_TX_IGNORE_FCS];
  C19_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C19_CTL_TX_IPG_VALUE];
  C19_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C19_CTL_TX_SEND_IDLE];
  C19_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C19_CTL_TX_SEND_LFI];
  C19_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C19_CTL_TX_SEND_RFI];
  C1_CTL_PCS_RX_TS_EN_REG = ATTR[`DCMAC__C1_CTL_PCS_RX_TS_EN];
  C1_CTL_RX_CHECK_ACK_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_ACK];
  C1_CTL_RX_CHECK_ETYPE_GCP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_ETYPE_GCP];
  C1_CTL_RX_CHECK_ETYPE_GPP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_ETYPE_GPP];
  C1_CTL_RX_CHECK_ETYPE_PCP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_ETYPE_PCP];
  C1_CTL_RX_CHECK_ETYPE_PPP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_ETYPE_PPP];
  C1_CTL_RX_CHECK_MCAST_GCP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_MCAST_GCP];
  C1_CTL_RX_CHECK_MCAST_GPP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_MCAST_GPP];
  C1_CTL_RX_CHECK_MCAST_PCP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_MCAST_PCP];
  C1_CTL_RX_CHECK_MCAST_PPP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_MCAST_PPP];
  C1_CTL_RX_CHECK_OPCODE_GCP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_OPCODE_GCP];
  C1_CTL_RX_CHECK_OPCODE_GPP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_OPCODE_GPP];
  C1_CTL_RX_CHECK_OPCODE_PCP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_OPCODE_PCP];
  C1_CTL_RX_CHECK_OPCODE_PPP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_OPCODE_PPP];
  C1_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_PREAMBLE];
  C1_CTL_RX_CHECK_SA_GCP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_SA_GCP];
  C1_CTL_RX_CHECK_SA_GPP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_SA_GPP];
  C1_CTL_RX_CHECK_SA_PCP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_SA_PCP];
  C1_CTL_RX_CHECK_SA_PPP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_SA_PPP];
  C1_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_SFD];
  C1_CTL_RX_CHECK_UCAST_GCP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_UCAST_GCP];
  C1_CTL_RX_CHECK_UCAST_GPP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_UCAST_GPP];
  C1_CTL_RX_CHECK_UCAST_PCP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_UCAST_PCP];
  C1_CTL_RX_CHECK_UCAST_PPP_REG = ATTR[`DCMAC__C1_CTL_RX_CHECK_UCAST_PPP];
  C1_CTL_RX_DEGRADE_ACT_THRESH_REG = ATTR[`DCMAC__C1_CTL_RX_DEGRADE_ACT_THRESH];
  C1_CTL_RX_DEGRADE_DEACT_THRESH_REG = ATTR[`DCMAC__C1_CTL_RX_DEGRADE_DEACT_THRESH];
  C1_CTL_RX_DEGRADE_ENABLE_REG = ATTR[`DCMAC__C1_CTL_RX_DEGRADE_ENABLE];
  C1_CTL_RX_DEGRADE_INTERVAL_REG = ATTR[`DCMAC__C1_CTL_RX_DEGRADE_INTERVAL];
  C1_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C1_CTL_RX_DELETE_FCS];
  C1_CTL_RX_ENABLE_GCP_REG = ATTR[`DCMAC__C1_CTL_RX_ENABLE_GCP];
  C1_CTL_RX_ENABLE_GPP_REG = ATTR[`DCMAC__C1_CTL_RX_ENABLE_GPP];
  C1_CTL_RX_ENABLE_PCP_REG = ATTR[`DCMAC__C1_CTL_RX_ENABLE_PCP];
  C1_CTL_RX_ENABLE_PPP_REG = ATTR[`DCMAC__C1_CTL_RX_ENABLE_PPP];
  C1_CTL_RX_ETYPE_GCP_REG = ATTR[`DCMAC__C1_CTL_RX_ETYPE_GCP];
  C1_CTL_RX_ETYPE_GPP_REG = ATTR[`DCMAC__C1_CTL_RX_ETYPE_GPP];
  C1_CTL_RX_ETYPE_PCP_REG = ATTR[`DCMAC__C1_CTL_RX_ETYPE_PCP];
  C1_CTL_RX_ETYPE_PPP_REG = ATTR[`DCMAC__C1_CTL_RX_ETYPE_PPP];
  C1_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = ATTR[`DCMAC__C1_CTL_RX_FEC_ALIGNMENT_BYPASS];
  C1_CTL_RX_FEC_BYPASS_CORRECTION_REG = ATTR[`DCMAC__C1_CTL_RX_FEC_BYPASS_CORRECTION];
  C1_CTL_RX_FEC_BYPASS_INDICATION_REG = ATTR[`DCMAC__C1_CTL_RX_FEC_BYPASS_INDICATION];
  C1_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = ATTR[`DCMAC__C1_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE];
  C1_CTL_RX_FEC_MODE_REG = ATTR[`DCMAC__C1_CTL_RX_FEC_MODE];
  C1_CTL_RX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C1_CTL_RX_FEC_TRANSCODE_BYPASS];
  C1_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = ATTR[`DCMAC__C1_CTL_RX_FEC_TRANSCODE_CLAUSE49];
  C1_CTL_RX_FLEXIF_PCS_WIDE_MODE_REG = ATTR[`DCMAC__C1_CTL_RX_FLEXIF_PCS_WIDE_MODE];
  C1_CTL_RX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C1_CTL_RX_FLEXIF_SELECT];
  C1_CTL_RX_FORWARD_CONTROL_REG = ATTR[`DCMAC__C1_CTL_RX_FORWARD_CONTROL];
  C1_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C1_CTL_RX_IGNORE_FCS];
  C1_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C1_CTL_RX_IGNORE_INRANGE];
  C1_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C1_CTL_RX_IS_CLAUSE_49];
  C1_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C1_CTL_RX_MAX_PACKET_LEN];
  C1_CTL_RX_OPCODE_GPP_REG = ATTR[`DCMAC__C1_CTL_RX_OPCODE_GPP];
  C1_CTL_RX_OPCODE_MAX_GCP_REG = ATTR[`DCMAC__C1_CTL_RX_OPCODE_MAX_GCP];
  C1_CTL_RX_OPCODE_MAX_PCP_REG = ATTR[`DCMAC__C1_CTL_RX_OPCODE_MAX_PCP];
  C1_CTL_RX_OPCODE_MIN_GCP_REG = ATTR[`DCMAC__C1_CTL_RX_OPCODE_MIN_GCP];
  C1_CTL_RX_OPCODE_MIN_PCP_REG = ATTR[`DCMAC__C1_CTL_RX_OPCODE_MIN_PCP];
  C1_CTL_RX_OPCODE_PPP_REG = ATTR[`DCMAC__C1_CTL_RX_OPCODE_PPP];
  C1_CTL_RX_PAUSE_DA_MCAST_REG = ATTR[`DCMAC__C1_CTL_RX_PAUSE_DA_MCAST];
  C1_CTL_RX_PAUSE_DA_UCAST_REG = ATTR[`DCMAC__C1_CTL_RX_PAUSE_DA_UCAST];
  C1_CTL_RX_PAUSE_SA_REG = ATTR[`DCMAC__C1_CTL_RX_PAUSE_SA];
  C1_CTL_RX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C1_CTL_RX_PMA_LANE_MUX];
  C1_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C1_CTL_RX_PROCESS_LFI];
  C1_CTL_RX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C1_CTL_RX_PTP_LATENCY_ADJUST];
  C1_CTL_RX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C1_CTL_RX_PTP_ST_OFFSET];
  C1_CTL_RX_TEST_PATTERN_REG = ATTR[`DCMAC__C1_CTL_RX_TEST_PATTERN];
  C1_CTL_RX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C1_CTL_RX_TICK_REG_MODE_SEL];
  C1_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C1_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C1_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C1_CTL_RX_USE_CUSTOM_VL_MARKER_IDS];
  C1_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C1_CTL_TX_CORRUPT_FCS_ON_ERR];
  C1_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C1_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C1_CTL_TX_DA_GPP_REG = ATTR[`DCMAC__C1_CTL_TX_DA_GPP];
  C1_CTL_TX_DA_PPP_REG = ATTR[`DCMAC__C1_CTL_TX_DA_PPP];
  C1_CTL_TX_ETHERTYPE_GPP_REG = ATTR[`DCMAC__C1_CTL_TX_ETHERTYPE_GPP];
  C1_CTL_TX_ETHERTYPE_PPP_REG = ATTR[`DCMAC__C1_CTL_TX_ETHERTYPE_PPP];
  C1_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C1_CTL_TX_FCS_INS_ENABLE];
  C1_CTL_TX_FEC_FOUR_LANE_PMD_REG = ATTR[`DCMAC__C1_CTL_TX_FEC_FOUR_LANE_PMD];
  C1_CTL_TX_FEC_MODE_REG = ATTR[`DCMAC__C1_CTL_TX_FEC_MODE];
  C1_CTL_TX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C1_CTL_TX_FEC_TRANSCODE_BYPASS];
  C1_CTL_TX_FLEXIF_AM_MODE_REG = ATTR[`DCMAC__C1_CTL_TX_FLEXIF_AM_MODE];
  C1_CTL_TX_FLEXIF_PCS_WIDE_MODE_REG = ATTR[`DCMAC__C1_CTL_TX_FLEXIF_PCS_WIDE_MODE];
  C1_CTL_TX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C1_CTL_TX_FLEXIF_SELECT];
  C1_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C1_CTL_TX_IGNORE_FCS];
  C1_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C1_CTL_TX_IPG_VALUE];
  C1_CTL_TX_OPCODE_GPP_REG = ATTR[`DCMAC__C1_CTL_TX_OPCODE_GPP];
  C1_CTL_TX_OPCODE_PPP_REG = ATTR[`DCMAC__C1_CTL_TX_OPCODE_PPP];
  C1_CTL_TX_PAUSE_QUANTA0_REG = ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA0];
  C1_CTL_TX_PAUSE_QUANTA1_REG = ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA1];
  C1_CTL_TX_PAUSE_QUANTA2_REG = ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA2];
  C1_CTL_TX_PAUSE_QUANTA3_REG = ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA3];
  C1_CTL_TX_PAUSE_QUANTA4_REG = ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA4];
  C1_CTL_TX_PAUSE_QUANTA5_REG = ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA5];
  C1_CTL_TX_PAUSE_QUANTA6_REG = ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA6];
  C1_CTL_TX_PAUSE_QUANTA7_REG = ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA7];
  C1_CTL_TX_PAUSE_QUANTA8_REG = ATTR[`DCMAC__C1_CTL_TX_PAUSE_QUANTA8];
  C1_CTL_TX_PAUSE_REFRESH_TIMER_REG = ATTR[`DCMAC__C1_CTL_TX_PAUSE_REFRESH_TIMER];
  C1_CTL_TX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C1_CTL_TX_PMA_LANE_MUX];
  C1_CTL_TX_PTP_1STEP_ENABLE_REG = ATTR[`DCMAC__C1_CTL_TX_PTP_1STEP_ENABLE];
  C1_CTL_TX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C1_CTL_TX_PTP_LATENCY_ADJUST];
  C1_CTL_TX_PTP_SAT_ENABLE_REG = ATTR[`DCMAC__C1_CTL_TX_PTP_SAT_ENABLE];
  C1_CTL_TX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C1_CTL_TX_PTP_ST_OFFSET];
  C1_CTL_TX_SA_GPP_REG = ATTR[`DCMAC__C1_CTL_TX_SA_GPP];
  C1_CTL_TX_SA_PPP_REG = ATTR[`DCMAC__C1_CTL_TX_SA_PPP];
  C1_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C1_CTL_TX_SEND_IDLE];
  C1_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C1_CTL_TX_SEND_LFI];
  C1_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C1_CTL_TX_SEND_RFI];
  C1_CTL_TX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C1_CTL_TX_TICK_REG_MODE_SEL];
  C1_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C1_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C1_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C1_CTL_TX_USE_CUSTOM_VL_MARKER_IDS];
  C20_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C20_CTL_RX_CHECK_PREAMBLE];
  C20_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C20_CTL_RX_CHECK_SFD];
  C20_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C20_CTL_RX_DELETE_FCS];
  C20_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C20_CTL_RX_IGNORE_FCS];
  C20_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C20_CTL_RX_IGNORE_INRANGE];
  C20_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C20_CTL_RX_IS_CLAUSE_49];
  C20_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C20_CTL_RX_MAX_PACKET_LEN];
  C20_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C20_CTL_RX_PROCESS_LFI];
  C20_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C20_CTL_TX_CORRUPT_FCS_ON_ERR];
  C20_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C20_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C20_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C20_CTL_TX_FCS_INS_ENABLE];
  C20_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C20_CTL_TX_IGNORE_FCS];
  C20_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C20_CTL_TX_IPG_VALUE];
  C20_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C20_CTL_TX_SEND_IDLE];
  C20_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C20_CTL_TX_SEND_LFI];
  C20_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C20_CTL_TX_SEND_RFI];
  C21_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C21_CTL_RX_CHECK_PREAMBLE];
  C21_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C21_CTL_RX_CHECK_SFD];
  C21_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C21_CTL_RX_DELETE_FCS];
  C21_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C21_CTL_RX_IGNORE_FCS];
  C21_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C21_CTL_RX_IGNORE_INRANGE];
  C21_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C21_CTL_RX_IS_CLAUSE_49];
  C21_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C21_CTL_RX_MAX_PACKET_LEN];
  C21_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C21_CTL_RX_PROCESS_LFI];
  C21_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C21_CTL_TX_CORRUPT_FCS_ON_ERR];
  C21_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C21_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C21_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C21_CTL_TX_FCS_INS_ENABLE];
  C21_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C21_CTL_TX_IGNORE_FCS];
  C21_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C21_CTL_TX_IPG_VALUE];
  C21_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C21_CTL_TX_SEND_IDLE];
  C21_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C21_CTL_TX_SEND_LFI];
  C21_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C21_CTL_TX_SEND_RFI];
  C22_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C22_CTL_RX_CHECK_PREAMBLE];
  C22_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C22_CTL_RX_CHECK_SFD];
  C22_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C22_CTL_RX_DELETE_FCS];
  C22_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C22_CTL_RX_IGNORE_FCS];
  C22_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C22_CTL_RX_IGNORE_INRANGE];
  C22_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C22_CTL_RX_IS_CLAUSE_49];
  C22_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C22_CTL_RX_MAX_PACKET_LEN];
  C22_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C22_CTL_RX_PROCESS_LFI];
  C22_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C22_CTL_TX_CORRUPT_FCS_ON_ERR];
  C22_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C22_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C22_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C22_CTL_TX_FCS_INS_ENABLE];
  C22_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C22_CTL_TX_IGNORE_FCS];
  C22_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C22_CTL_TX_IPG_VALUE];
  C22_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C22_CTL_TX_SEND_IDLE];
  C22_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C22_CTL_TX_SEND_LFI];
  C22_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C22_CTL_TX_SEND_RFI];
  C23_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C23_CTL_RX_CHECK_PREAMBLE];
  C23_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C23_CTL_RX_CHECK_SFD];
  C23_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C23_CTL_RX_DELETE_FCS];
  C23_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C23_CTL_RX_IGNORE_FCS];
  C23_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C23_CTL_RX_IGNORE_INRANGE];
  C23_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C23_CTL_RX_IS_CLAUSE_49];
  C23_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C23_CTL_RX_MAX_PACKET_LEN];
  C23_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C23_CTL_RX_PROCESS_LFI];
  C23_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C23_CTL_TX_CORRUPT_FCS_ON_ERR];
  C23_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C23_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C23_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C23_CTL_TX_FCS_INS_ENABLE];
  C23_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C23_CTL_TX_IGNORE_FCS];
  C23_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C23_CTL_TX_IPG_VALUE];
  C23_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C23_CTL_TX_SEND_IDLE];
  C23_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C23_CTL_TX_SEND_LFI];
  C23_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C23_CTL_TX_SEND_RFI];
  C24_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C24_CTL_RX_CHECK_PREAMBLE];
  C24_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C24_CTL_RX_CHECK_SFD];
  C24_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C24_CTL_RX_DELETE_FCS];
  C24_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C24_CTL_RX_IGNORE_FCS];
  C24_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C24_CTL_RX_IGNORE_INRANGE];
  C24_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C24_CTL_RX_IS_CLAUSE_49];
  C24_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C24_CTL_RX_MAX_PACKET_LEN];
  C24_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C24_CTL_RX_PROCESS_LFI];
  C24_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C24_CTL_TX_CORRUPT_FCS_ON_ERR];
  C24_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C24_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C24_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C24_CTL_TX_FCS_INS_ENABLE];
  C24_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C24_CTL_TX_IGNORE_FCS];
  C24_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C24_CTL_TX_IPG_VALUE];
  C24_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C24_CTL_TX_SEND_IDLE];
  C24_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C24_CTL_TX_SEND_LFI];
  C24_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C24_CTL_TX_SEND_RFI];
  C25_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C25_CTL_RX_CHECK_PREAMBLE];
  C25_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C25_CTL_RX_CHECK_SFD];
  C25_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C25_CTL_RX_DELETE_FCS];
  C25_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C25_CTL_RX_IGNORE_FCS];
  C25_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C25_CTL_RX_IGNORE_INRANGE];
  C25_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C25_CTL_RX_IS_CLAUSE_49];
  C25_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C25_CTL_RX_MAX_PACKET_LEN];
  C25_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C25_CTL_RX_PROCESS_LFI];
  C25_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C25_CTL_TX_CORRUPT_FCS_ON_ERR];
  C25_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C25_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C25_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C25_CTL_TX_FCS_INS_ENABLE];
  C25_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C25_CTL_TX_IGNORE_FCS];
  C25_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C25_CTL_TX_IPG_VALUE];
  C25_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C25_CTL_TX_SEND_IDLE];
  C25_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C25_CTL_TX_SEND_LFI];
  C25_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C25_CTL_TX_SEND_RFI];
  C26_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C26_CTL_RX_CHECK_PREAMBLE];
  C26_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C26_CTL_RX_CHECK_SFD];
  C26_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C26_CTL_RX_DELETE_FCS];
  C26_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C26_CTL_RX_IGNORE_FCS];
  C26_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C26_CTL_RX_IGNORE_INRANGE];
  C26_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C26_CTL_RX_IS_CLAUSE_49];
  C26_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C26_CTL_RX_MAX_PACKET_LEN];
  C26_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C26_CTL_RX_PROCESS_LFI];
  C26_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C26_CTL_TX_CORRUPT_FCS_ON_ERR];
  C26_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C26_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C26_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C26_CTL_TX_FCS_INS_ENABLE];
  C26_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C26_CTL_TX_IGNORE_FCS];
  C26_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C26_CTL_TX_IPG_VALUE];
  C26_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C26_CTL_TX_SEND_IDLE];
  C26_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C26_CTL_TX_SEND_LFI];
  C26_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C26_CTL_TX_SEND_RFI];
  C27_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C27_CTL_RX_CHECK_PREAMBLE];
  C27_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C27_CTL_RX_CHECK_SFD];
  C27_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C27_CTL_RX_DELETE_FCS];
  C27_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C27_CTL_RX_IGNORE_FCS];
  C27_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C27_CTL_RX_IGNORE_INRANGE];
  C27_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C27_CTL_RX_IS_CLAUSE_49];
  C27_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C27_CTL_RX_MAX_PACKET_LEN];
  C27_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C27_CTL_RX_PROCESS_LFI];
  C27_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C27_CTL_TX_CORRUPT_FCS_ON_ERR];
  C27_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C27_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C27_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C27_CTL_TX_FCS_INS_ENABLE];
  C27_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C27_CTL_TX_IGNORE_FCS];
  C27_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C27_CTL_TX_IPG_VALUE];
  C27_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C27_CTL_TX_SEND_IDLE];
  C27_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C27_CTL_TX_SEND_LFI];
  C27_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C27_CTL_TX_SEND_RFI];
  C28_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C28_CTL_RX_CHECK_PREAMBLE];
  C28_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C28_CTL_RX_CHECK_SFD];
  C28_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C28_CTL_RX_DELETE_FCS];
  C28_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C28_CTL_RX_IGNORE_FCS];
  C28_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C28_CTL_RX_IGNORE_INRANGE];
  C28_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C28_CTL_RX_IS_CLAUSE_49];
  C28_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C28_CTL_RX_MAX_PACKET_LEN];
  C28_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C28_CTL_RX_PROCESS_LFI];
  C28_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C28_CTL_TX_CORRUPT_FCS_ON_ERR];
  C28_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C28_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C28_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C28_CTL_TX_FCS_INS_ENABLE];
  C28_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C28_CTL_TX_IGNORE_FCS];
  C28_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C28_CTL_TX_IPG_VALUE];
  C28_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C28_CTL_TX_SEND_IDLE];
  C28_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C28_CTL_TX_SEND_LFI];
  C28_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C28_CTL_TX_SEND_RFI];
  C29_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C29_CTL_RX_CHECK_PREAMBLE];
  C29_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C29_CTL_RX_CHECK_SFD];
  C29_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C29_CTL_RX_DELETE_FCS];
  C29_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C29_CTL_RX_IGNORE_FCS];
  C29_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C29_CTL_RX_IGNORE_INRANGE];
  C29_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C29_CTL_RX_IS_CLAUSE_49];
  C29_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C29_CTL_RX_MAX_PACKET_LEN];
  C29_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C29_CTL_RX_PROCESS_LFI];
  C29_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C29_CTL_TX_CORRUPT_FCS_ON_ERR];
  C29_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C29_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C29_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C29_CTL_TX_FCS_INS_ENABLE];
  C29_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C29_CTL_TX_IGNORE_FCS];
  C29_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C29_CTL_TX_IPG_VALUE];
  C29_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C29_CTL_TX_SEND_IDLE];
  C29_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C29_CTL_TX_SEND_LFI];
  C29_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C29_CTL_TX_SEND_RFI];
  C2_CTL_PCS_RX_TS_EN_REG = ATTR[`DCMAC__C2_CTL_PCS_RX_TS_EN];
  C2_CTL_RX_CHECK_ACK_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_ACK];
  C2_CTL_RX_CHECK_ETYPE_GCP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_ETYPE_GCP];
  C2_CTL_RX_CHECK_ETYPE_GPP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_ETYPE_GPP];
  C2_CTL_RX_CHECK_ETYPE_PCP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_ETYPE_PCP];
  C2_CTL_RX_CHECK_ETYPE_PPP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_ETYPE_PPP];
  C2_CTL_RX_CHECK_MCAST_GCP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_MCAST_GCP];
  C2_CTL_RX_CHECK_MCAST_GPP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_MCAST_GPP];
  C2_CTL_RX_CHECK_MCAST_PCP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_MCAST_PCP];
  C2_CTL_RX_CHECK_MCAST_PPP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_MCAST_PPP];
  C2_CTL_RX_CHECK_OPCODE_GCP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_OPCODE_GCP];
  C2_CTL_RX_CHECK_OPCODE_GPP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_OPCODE_GPP];
  C2_CTL_RX_CHECK_OPCODE_PCP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_OPCODE_PCP];
  C2_CTL_RX_CHECK_OPCODE_PPP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_OPCODE_PPP];
  C2_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_PREAMBLE];
  C2_CTL_RX_CHECK_SA_GCP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_SA_GCP];
  C2_CTL_RX_CHECK_SA_GPP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_SA_GPP];
  C2_CTL_RX_CHECK_SA_PCP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_SA_PCP];
  C2_CTL_RX_CHECK_SA_PPP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_SA_PPP];
  C2_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_SFD];
  C2_CTL_RX_CHECK_UCAST_GCP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_UCAST_GCP];
  C2_CTL_RX_CHECK_UCAST_GPP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_UCAST_GPP];
  C2_CTL_RX_CHECK_UCAST_PCP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_UCAST_PCP];
  C2_CTL_RX_CHECK_UCAST_PPP_REG = ATTR[`DCMAC__C2_CTL_RX_CHECK_UCAST_PPP];
  C2_CTL_RX_DATA_RATE_REG = ATTR[`DCMAC__C2_CTL_RX_DATA_RATE];
  C2_CTL_RX_DEGRADE_ACT_THRESH_REG = ATTR[`DCMAC__C2_CTL_RX_DEGRADE_ACT_THRESH];
  C2_CTL_RX_DEGRADE_DEACT_THRESH_REG = ATTR[`DCMAC__C2_CTL_RX_DEGRADE_DEACT_THRESH];
  C2_CTL_RX_DEGRADE_ENABLE_REG = ATTR[`DCMAC__C2_CTL_RX_DEGRADE_ENABLE];
  C2_CTL_RX_DEGRADE_INTERVAL_REG = ATTR[`DCMAC__C2_CTL_RX_DEGRADE_INTERVAL];
  C2_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C2_CTL_RX_DELETE_FCS];
  C2_CTL_RX_ENABLE_GCP_REG = ATTR[`DCMAC__C2_CTL_RX_ENABLE_GCP];
  C2_CTL_RX_ENABLE_GPP_REG = ATTR[`DCMAC__C2_CTL_RX_ENABLE_GPP];
  C2_CTL_RX_ENABLE_PCP_REG = ATTR[`DCMAC__C2_CTL_RX_ENABLE_PCP];
  C2_CTL_RX_ENABLE_PPP_REG = ATTR[`DCMAC__C2_CTL_RX_ENABLE_PPP];
  C2_CTL_RX_ETYPE_GCP_REG = ATTR[`DCMAC__C2_CTL_RX_ETYPE_GCP];
  C2_CTL_RX_ETYPE_GPP_REG = ATTR[`DCMAC__C2_CTL_RX_ETYPE_GPP];
  C2_CTL_RX_ETYPE_PCP_REG = ATTR[`DCMAC__C2_CTL_RX_ETYPE_PCP];
  C2_CTL_RX_ETYPE_PPP_REG = ATTR[`DCMAC__C2_CTL_RX_ETYPE_PPP];
  C2_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = ATTR[`DCMAC__C2_CTL_RX_FEC_ALIGNMENT_BYPASS];
  C2_CTL_RX_FEC_BYPASS_CORRECTION_REG = ATTR[`DCMAC__C2_CTL_RX_FEC_BYPASS_CORRECTION];
  C2_CTL_RX_FEC_BYPASS_INDICATION_REG = ATTR[`DCMAC__C2_CTL_RX_FEC_BYPASS_INDICATION];
  C2_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = ATTR[`DCMAC__C2_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE];
  C2_CTL_RX_FEC_MODE_REG = ATTR[`DCMAC__C2_CTL_RX_FEC_MODE];
  C2_CTL_RX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C2_CTL_RX_FEC_TRANSCODE_BYPASS];
  C2_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = ATTR[`DCMAC__C2_CTL_RX_FEC_TRANSCODE_CLAUSE49];
  C2_CTL_RX_FLEXIF_PCS_WIDE_MODE_REG = ATTR[`DCMAC__C2_CTL_RX_FLEXIF_PCS_WIDE_MODE];
  C2_CTL_RX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C2_CTL_RX_FLEXIF_SELECT];
  C2_CTL_RX_FORWARD_CONTROL_REG = ATTR[`DCMAC__C2_CTL_RX_FORWARD_CONTROL];
  C2_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C2_CTL_RX_IGNORE_FCS];
  C2_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C2_CTL_RX_IGNORE_INRANGE];
  C2_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C2_CTL_RX_IS_CLAUSE_49];
  C2_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C2_CTL_RX_MAX_PACKET_LEN];
  C2_CTL_RX_OPCODE_GPP_REG = ATTR[`DCMAC__C2_CTL_RX_OPCODE_GPP];
  C2_CTL_RX_OPCODE_MAX_GCP_REG = ATTR[`DCMAC__C2_CTL_RX_OPCODE_MAX_GCP];
  C2_CTL_RX_OPCODE_MAX_PCP_REG = ATTR[`DCMAC__C2_CTL_RX_OPCODE_MAX_PCP];
  C2_CTL_RX_OPCODE_MIN_GCP_REG = ATTR[`DCMAC__C2_CTL_RX_OPCODE_MIN_GCP];
  C2_CTL_RX_OPCODE_MIN_PCP_REG = ATTR[`DCMAC__C2_CTL_RX_OPCODE_MIN_PCP];
  C2_CTL_RX_OPCODE_PPP_REG = ATTR[`DCMAC__C2_CTL_RX_OPCODE_PPP];
  C2_CTL_RX_PAUSE_DA_MCAST_REG = ATTR[`DCMAC__C2_CTL_RX_PAUSE_DA_MCAST];
  C2_CTL_RX_PAUSE_DA_UCAST_REG = ATTR[`DCMAC__C2_CTL_RX_PAUSE_DA_UCAST];
  C2_CTL_RX_PAUSE_SA_REG = ATTR[`DCMAC__C2_CTL_RX_PAUSE_SA];
  C2_CTL_RX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C2_CTL_RX_PMA_LANE_MUX];
  C2_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C2_CTL_RX_PROCESS_LFI];
  C2_CTL_RX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C2_CTL_RX_PTP_LATENCY_ADJUST];
  C2_CTL_RX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C2_CTL_RX_PTP_ST_OFFSET];
  C2_CTL_RX_TEST_PATTERN_REG = ATTR[`DCMAC__C2_CTL_RX_TEST_PATTERN];
  C2_CTL_RX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C2_CTL_RX_TICK_REG_MODE_SEL];
  C2_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C2_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C2_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C2_CTL_RX_USE_CUSTOM_VL_MARKER_IDS];
  C2_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE_REG = ATTR[`DCMAC__C2_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE];
  C2_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C2_CTL_TX_CORRUPT_FCS_ON_ERR];
  C2_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C2_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C2_CTL_TX_DATA_RATE_REG = ATTR[`DCMAC__C2_CTL_TX_DATA_RATE];
  C2_CTL_TX_DA_GPP_REG = ATTR[`DCMAC__C2_CTL_TX_DA_GPP];
  C2_CTL_TX_DA_PPP_REG = ATTR[`DCMAC__C2_CTL_TX_DA_PPP];
  C2_CTL_TX_ETHERTYPE_GPP_REG = ATTR[`DCMAC__C2_CTL_TX_ETHERTYPE_GPP];
  C2_CTL_TX_ETHERTYPE_PPP_REG = ATTR[`DCMAC__C2_CTL_TX_ETHERTYPE_PPP];
  C2_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C2_CTL_TX_FCS_INS_ENABLE];
  C2_CTL_TX_FEC_FOUR_LANE_PMD_REG = ATTR[`DCMAC__C2_CTL_TX_FEC_FOUR_LANE_PMD];
  C2_CTL_TX_FEC_MODE_REG = ATTR[`DCMAC__C2_CTL_TX_FEC_MODE];
  C2_CTL_TX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C2_CTL_TX_FEC_TRANSCODE_BYPASS];
  C2_CTL_TX_FLEXIF_AM_MODE_REG = ATTR[`DCMAC__C2_CTL_TX_FLEXIF_AM_MODE];
  C2_CTL_TX_FLEXIF_PCS_WIDE_MODE_REG = ATTR[`DCMAC__C2_CTL_TX_FLEXIF_PCS_WIDE_MODE];
  C2_CTL_TX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C2_CTL_TX_FLEXIF_SELECT];
  C2_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C2_CTL_TX_IGNORE_FCS];
  C2_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C2_CTL_TX_IPG_VALUE];
  C2_CTL_TX_OPCODE_GPP_REG = ATTR[`DCMAC__C2_CTL_TX_OPCODE_GPP];
  C2_CTL_TX_OPCODE_PPP_REG = ATTR[`DCMAC__C2_CTL_TX_OPCODE_PPP];
  C2_CTL_TX_PAUSE_QUANTA0_REG = ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA0];
  C2_CTL_TX_PAUSE_QUANTA1_REG = ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA1];
  C2_CTL_TX_PAUSE_QUANTA2_REG = ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA2];
  C2_CTL_TX_PAUSE_QUANTA3_REG = ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA3];
  C2_CTL_TX_PAUSE_QUANTA4_REG = ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA4];
  C2_CTL_TX_PAUSE_QUANTA5_REG = ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA5];
  C2_CTL_TX_PAUSE_QUANTA6_REG = ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA6];
  C2_CTL_TX_PAUSE_QUANTA7_REG = ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA7];
  C2_CTL_TX_PAUSE_QUANTA8_REG = ATTR[`DCMAC__C2_CTL_TX_PAUSE_QUANTA8];
  C2_CTL_TX_PAUSE_REFRESH_TIMER_REG = ATTR[`DCMAC__C2_CTL_TX_PAUSE_REFRESH_TIMER];
  C2_CTL_TX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C2_CTL_TX_PMA_LANE_MUX];
  C2_CTL_TX_PTP_1STEP_ENABLE_REG = ATTR[`DCMAC__C2_CTL_TX_PTP_1STEP_ENABLE];
  C2_CTL_TX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C2_CTL_TX_PTP_LATENCY_ADJUST];
  C2_CTL_TX_PTP_SAT_ENABLE_REG = ATTR[`DCMAC__C2_CTL_TX_PTP_SAT_ENABLE];
  C2_CTL_TX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C2_CTL_TX_PTP_ST_OFFSET];
  C2_CTL_TX_SA_GPP_REG = ATTR[`DCMAC__C2_CTL_TX_SA_GPP];
  C2_CTL_TX_SA_PPP_REG = ATTR[`DCMAC__C2_CTL_TX_SA_PPP];
  C2_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C2_CTL_TX_SEND_IDLE];
  C2_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C2_CTL_TX_SEND_LFI];
  C2_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C2_CTL_TX_SEND_RFI];
  C2_CTL_TX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C2_CTL_TX_TICK_REG_MODE_SEL];
  C2_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C2_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C2_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C2_CTL_TX_USE_CUSTOM_VL_MARKER_IDS];
  C30_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C30_CTL_RX_CHECK_PREAMBLE];
  C30_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C30_CTL_RX_CHECK_SFD];
  C30_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C30_CTL_RX_DELETE_FCS];
  C30_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C30_CTL_RX_IGNORE_FCS];
  C30_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C30_CTL_RX_IGNORE_INRANGE];
  C30_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C30_CTL_RX_IS_CLAUSE_49];
  C30_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C30_CTL_RX_MAX_PACKET_LEN];
  C30_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C30_CTL_RX_PROCESS_LFI];
  C30_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C30_CTL_TX_CORRUPT_FCS_ON_ERR];
  C30_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C30_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C30_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C30_CTL_TX_FCS_INS_ENABLE];
  C30_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C30_CTL_TX_IGNORE_FCS];
  C30_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C30_CTL_TX_IPG_VALUE];
  C30_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C30_CTL_TX_SEND_IDLE];
  C30_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C30_CTL_TX_SEND_LFI];
  C30_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C30_CTL_TX_SEND_RFI];
  C31_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C31_CTL_RX_CHECK_PREAMBLE];
  C31_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C31_CTL_RX_CHECK_SFD];
  C31_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C31_CTL_RX_DELETE_FCS];
  C31_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C31_CTL_RX_IGNORE_FCS];
  C31_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C31_CTL_RX_IGNORE_INRANGE];
  C31_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C31_CTL_RX_IS_CLAUSE_49];
  C31_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C31_CTL_RX_MAX_PACKET_LEN];
  C31_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C31_CTL_RX_PROCESS_LFI];
  C31_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C31_CTL_TX_CORRUPT_FCS_ON_ERR];
  C31_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C31_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C31_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C31_CTL_TX_FCS_INS_ENABLE];
  C31_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C31_CTL_TX_IGNORE_FCS];
  C31_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C31_CTL_TX_IPG_VALUE];
  C31_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C31_CTL_TX_SEND_IDLE];
  C31_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C31_CTL_TX_SEND_LFI];
  C31_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C31_CTL_TX_SEND_RFI];
  C32_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C32_CTL_RX_CHECK_PREAMBLE];
  C32_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C32_CTL_RX_CHECK_SFD];
  C32_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C32_CTL_RX_DELETE_FCS];
  C32_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C32_CTL_RX_IGNORE_FCS];
  C32_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C32_CTL_RX_IGNORE_INRANGE];
  C32_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C32_CTL_RX_IS_CLAUSE_49];
  C32_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C32_CTL_RX_MAX_PACKET_LEN];
  C32_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C32_CTL_RX_PROCESS_LFI];
  C32_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C32_CTL_TX_CORRUPT_FCS_ON_ERR];
  C32_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C32_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C32_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C32_CTL_TX_FCS_INS_ENABLE];
  C32_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C32_CTL_TX_IGNORE_FCS];
  C32_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C32_CTL_TX_IPG_VALUE];
  C32_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C32_CTL_TX_SEND_IDLE];
  C32_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C32_CTL_TX_SEND_LFI];
  C32_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C32_CTL_TX_SEND_RFI];
  C33_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C33_CTL_RX_CHECK_PREAMBLE];
  C33_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C33_CTL_RX_CHECK_SFD];
  C33_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C33_CTL_RX_DELETE_FCS];
  C33_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C33_CTL_RX_IGNORE_FCS];
  C33_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C33_CTL_RX_IGNORE_INRANGE];
  C33_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C33_CTL_RX_IS_CLAUSE_49];
  C33_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C33_CTL_RX_MAX_PACKET_LEN];
  C33_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C33_CTL_RX_PROCESS_LFI];
  C33_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C33_CTL_TX_CORRUPT_FCS_ON_ERR];
  C33_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C33_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C33_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C33_CTL_TX_FCS_INS_ENABLE];
  C33_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C33_CTL_TX_IGNORE_FCS];
  C33_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C33_CTL_TX_IPG_VALUE];
  C33_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C33_CTL_TX_SEND_IDLE];
  C33_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C33_CTL_TX_SEND_LFI];
  C33_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C33_CTL_TX_SEND_RFI];
  C34_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C34_CTL_RX_CHECK_PREAMBLE];
  C34_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C34_CTL_RX_CHECK_SFD];
  C34_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C34_CTL_RX_DELETE_FCS];
  C34_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C34_CTL_RX_IGNORE_FCS];
  C34_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C34_CTL_RX_IGNORE_INRANGE];
  C34_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C34_CTL_RX_IS_CLAUSE_49];
  C34_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C34_CTL_RX_MAX_PACKET_LEN];
  C34_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C34_CTL_RX_PROCESS_LFI];
  C34_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C34_CTL_TX_CORRUPT_FCS_ON_ERR];
  C34_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C34_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C34_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C34_CTL_TX_FCS_INS_ENABLE];
  C34_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C34_CTL_TX_IGNORE_FCS];
  C34_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C34_CTL_TX_IPG_VALUE];
  C34_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C34_CTL_TX_SEND_IDLE];
  C34_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C34_CTL_TX_SEND_LFI];
  C34_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C34_CTL_TX_SEND_RFI];
  C35_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C35_CTL_RX_CHECK_PREAMBLE];
  C35_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C35_CTL_RX_CHECK_SFD];
  C35_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C35_CTL_RX_DELETE_FCS];
  C35_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C35_CTL_RX_IGNORE_FCS];
  C35_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C35_CTL_RX_IGNORE_INRANGE];
  C35_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C35_CTL_RX_IS_CLAUSE_49];
  C35_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C35_CTL_RX_MAX_PACKET_LEN];
  C35_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C35_CTL_RX_PROCESS_LFI];
  C35_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C35_CTL_TX_CORRUPT_FCS_ON_ERR];
  C35_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C35_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C35_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C35_CTL_TX_FCS_INS_ENABLE];
  C35_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C35_CTL_TX_IGNORE_FCS];
  C35_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C35_CTL_TX_IPG_VALUE];
  C35_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C35_CTL_TX_SEND_IDLE];
  C35_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C35_CTL_TX_SEND_LFI];
  C35_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C35_CTL_TX_SEND_RFI];
  C36_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C36_CTL_RX_CHECK_PREAMBLE];
  C36_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C36_CTL_RX_CHECK_SFD];
  C36_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C36_CTL_RX_DELETE_FCS];
  C36_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C36_CTL_RX_IGNORE_FCS];
  C36_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C36_CTL_RX_IGNORE_INRANGE];
  C36_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C36_CTL_RX_IS_CLAUSE_49];
  C36_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C36_CTL_RX_MAX_PACKET_LEN];
  C36_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C36_CTL_RX_PROCESS_LFI];
  C36_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C36_CTL_TX_CORRUPT_FCS_ON_ERR];
  C36_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C36_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C36_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C36_CTL_TX_FCS_INS_ENABLE];
  C36_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C36_CTL_TX_IGNORE_FCS];
  C36_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C36_CTL_TX_IPG_VALUE];
  C36_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C36_CTL_TX_SEND_IDLE];
  C36_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C36_CTL_TX_SEND_LFI];
  C36_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C36_CTL_TX_SEND_RFI];
  C37_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C37_CTL_RX_CHECK_PREAMBLE];
  C37_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C37_CTL_RX_CHECK_SFD];
  C37_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C37_CTL_RX_DELETE_FCS];
  C37_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C37_CTL_RX_IGNORE_FCS];
  C37_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C37_CTL_RX_IGNORE_INRANGE];
  C37_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C37_CTL_RX_IS_CLAUSE_49];
  C37_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C37_CTL_RX_MAX_PACKET_LEN];
  C37_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C37_CTL_RX_PROCESS_LFI];
  C37_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C37_CTL_TX_CORRUPT_FCS_ON_ERR];
  C37_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C37_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C37_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C37_CTL_TX_FCS_INS_ENABLE];
  C37_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C37_CTL_TX_IGNORE_FCS];
  C37_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C37_CTL_TX_IPG_VALUE];
  C37_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C37_CTL_TX_SEND_IDLE];
  C37_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C37_CTL_TX_SEND_LFI];
  C37_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C37_CTL_TX_SEND_RFI];
  C38_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C38_CTL_RX_CHECK_PREAMBLE];
  C38_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C38_CTL_RX_CHECK_SFD];
  C38_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C38_CTL_RX_DELETE_FCS];
  C38_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C38_CTL_RX_IGNORE_FCS];
  C38_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C38_CTL_RX_IGNORE_INRANGE];
  C38_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C38_CTL_RX_IS_CLAUSE_49];
  C38_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C38_CTL_RX_MAX_PACKET_LEN];
  C38_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C38_CTL_RX_PROCESS_LFI];
  C38_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C38_CTL_TX_CORRUPT_FCS_ON_ERR];
  C38_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C38_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C38_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C38_CTL_TX_FCS_INS_ENABLE];
  C38_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C38_CTL_TX_IGNORE_FCS];
  C38_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C38_CTL_TX_IPG_VALUE];
  C38_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C38_CTL_TX_SEND_IDLE];
  C38_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C38_CTL_TX_SEND_LFI];
  C38_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C38_CTL_TX_SEND_RFI];
  C39_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C39_CTL_RX_CHECK_PREAMBLE];
  C39_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C39_CTL_RX_CHECK_SFD];
  C39_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C39_CTL_RX_DELETE_FCS];
  C39_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C39_CTL_RX_IGNORE_FCS];
  C39_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C39_CTL_RX_IGNORE_INRANGE];
  C39_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C39_CTL_RX_IS_CLAUSE_49];
  C39_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C39_CTL_RX_MAX_PACKET_LEN];
  C39_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C39_CTL_RX_PROCESS_LFI];
  C39_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C39_CTL_TX_CORRUPT_FCS_ON_ERR];
  C39_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C39_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C39_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C39_CTL_TX_FCS_INS_ENABLE];
  C39_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C39_CTL_TX_IGNORE_FCS];
  C39_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C39_CTL_TX_IPG_VALUE];
  C39_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C39_CTL_TX_SEND_IDLE];
  C39_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C39_CTL_TX_SEND_LFI];
  C39_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C39_CTL_TX_SEND_RFI];
  C3_CTL_PCS_RX_TS_EN_REG = ATTR[`DCMAC__C3_CTL_PCS_RX_TS_EN];
  C3_CTL_RX_CHECK_ACK_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_ACK];
  C3_CTL_RX_CHECK_ETYPE_GCP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_ETYPE_GCP];
  C3_CTL_RX_CHECK_ETYPE_GPP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_ETYPE_GPP];
  C3_CTL_RX_CHECK_ETYPE_PCP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_ETYPE_PCP];
  C3_CTL_RX_CHECK_ETYPE_PPP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_ETYPE_PPP];
  C3_CTL_RX_CHECK_MCAST_GCP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_MCAST_GCP];
  C3_CTL_RX_CHECK_MCAST_GPP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_MCAST_GPP];
  C3_CTL_RX_CHECK_MCAST_PCP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_MCAST_PCP];
  C3_CTL_RX_CHECK_MCAST_PPP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_MCAST_PPP];
  C3_CTL_RX_CHECK_OPCODE_GCP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_OPCODE_GCP];
  C3_CTL_RX_CHECK_OPCODE_GPP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_OPCODE_GPP];
  C3_CTL_RX_CHECK_OPCODE_PCP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_OPCODE_PCP];
  C3_CTL_RX_CHECK_OPCODE_PPP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_OPCODE_PPP];
  C3_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_PREAMBLE];
  C3_CTL_RX_CHECK_SA_GCP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_SA_GCP];
  C3_CTL_RX_CHECK_SA_GPP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_SA_GPP];
  C3_CTL_RX_CHECK_SA_PCP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_SA_PCP];
  C3_CTL_RX_CHECK_SA_PPP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_SA_PPP];
  C3_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_SFD];
  C3_CTL_RX_CHECK_UCAST_GCP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_UCAST_GCP];
  C3_CTL_RX_CHECK_UCAST_GPP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_UCAST_GPP];
  C3_CTL_RX_CHECK_UCAST_PCP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_UCAST_PCP];
  C3_CTL_RX_CHECK_UCAST_PPP_REG = ATTR[`DCMAC__C3_CTL_RX_CHECK_UCAST_PPP];
  C3_CTL_RX_DEGRADE_ACT_THRESH_REG = ATTR[`DCMAC__C3_CTL_RX_DEGRADE_ACT_THRESH];
  C3_CTL_RX_DEGRADE_DEACT_THRESH_REG = ATTR[`DCMAC__C3_CTL_RX_DEGRADE_DEACT_THRESH];
  C3_CTL_RX_DEGRADE_ENABLE_REG = ATTR[`DCMAC__C3_CTL_RX_DEGRADE_ENABLE];
  C3_CTL_RX_DEGRADE_INTERVAL_REG = ATTR[`DCMAC__C3_CTL_RX_DEGRADE_INTERVAL];
  C3_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C3_CTL_RX_DELETE_FCS];
  C3_CTL_RX_ENABLE_GCP_REG = ATTR[`DCMAC__C3_CTL_RX_ENABLE_GCP];
  C3_CTL_RX_ENABLE_GPP_REG = ATTR[`DCMAC__C3_CTL_RX_ENABLE_GPP];
  C3_CTL_RX_ENABLE_PCP_REG = ATTR[`DCMAC__C3_CTL_RX_ENABLE_PCP];
  C3_CTL_RX_ENABLE_PPP_REG = ATTR[`DCMAC__C3_CTL_RX_ENABLE_PPP];
  C3_CTL_RX_ETYPE_GCP_REG = ATTR[`DCMAC__C3_CTL_RX_ETYPE_GCP];
  C3_CTL_RX_ETYPE_GPP_REG = ATTR[`DCMAC__C3_CTL_RX_ETYPE_GPP];
  C3_CTL_RX_ETYPE_PCP_REG = ATTR[`DCMAC__C3_CTL_RX_ETYPE_PCP];
  C3_CTL_RX_ETYPE_PPP_REG = ATTR[`DCMAC__C3_CTL_RX_ETYPE_PPP];
  C3_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = ATTR[`DCMAC__C3_CTL_RX_FEC_ALIGNMENT_BYPASS];
  C3_CTL_RX_FEC_BYPASS_CORRECTION_REG = ATTR[`DCMAC__C3_CTL_RX_FEC_BYPASS_CORRECTION];
  C3_CTL_RX_FEC_BYPASS_INDICATION_REG = ATTR[`DCMAC__C3_CTL_RX_FEC_BYPASS_INDICATION];
  C3_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = ATTR[`DCMAC__C3_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE];
  C3_CTL_RX_FEC_MODE_REG = ATTR[`DCMAC__C3_CTL_RX_FEC_MODE];
  C3_CTL_RX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C3_CTL_RX_FEC_TRANSCODE_BYPASS];
  C3_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = ATTR[`DCMAC__C3_CTL_RX_FEC_TRANSCODE_CLAUSE49];
  C3_CTL_RX_FLEXIF_PCS_WIDE_MODE_REG = ATTR[`DCMAC__C3_CTL_RX_FLEXIF_PCS_WIDE_MODE];
  C3_CTL_RX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C3_CTL_RX_FLEXIF_SELECT];
  C3_CTL_RX_FORWARD_CONTROL_REG = ATTR[`DCMAC__C3_CTL_RX_FORWARD_CONTROL];
  C3_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C3_CTL_RX_IGNORE_FCS];
  C3_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C3_CTL_RX_IGNORE_INRANGE];
  C3_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C3_CTL_RX_IS_CLAUSE_49];
  C3_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C3_CTL_RX_MAX_PACKET_LEN];
  C3_CTL_RX_OPCODE_GPP_REG = ATTR[`DCMAC__C3_CTL_RX_OPCODE_GPP];
  C3_CTL_RX_OPCODE_MAX_GCP_REG = ATTR[`DCMAC__C3_CTL_RX_OPCODE_MAX_GCP];
  C3_CTL_RX_OPCODE_MAX_PCP_REG = ATTR[`DCMAC__C3_CTL_RX_OPCODE_MAX_PCP];
  C3_CTL_RX_OPCODE_MIN_GCP_REG = ATTR[`DCMAC__C3_CTL_RX_OPCODE_MIN_GCP];
  C3_CTL_RX_OPCODE_MIN_PCP_REG = ATTR[`DCMAC__C3_CTL_RX_OPCODE_MIN_PCP];
  C3_CTL_RX_OPCODE_PPP_REG = ATTR[`DCMAC__C3_CTL_RX_OPCODE_PPP];
  C3_CTL_RX_PAUSE_DA_MCAST_REG = ATTR[`DCMAC__C3_CTL_RX_PAUSE_DA_MCAST];
  C3_CTL_RX_PAUSE_DA_UCAST_REG = ATTR[`DCMAC__C3_CTL_RX_PAUSE_DA_UCAST];
  C3_CTL_RX_PAUSE_SA_REG = ATTR[`DCMAC__C3_CTL_RX_PAUSE_SA];
  C3_CTL_RX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C3_CTL_RX_PMA_LANE_MUX];
  C3_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C3_CTL_RX_PROCESS_LFI];
  C3_CTL_RX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C3_CTL_RX_PTP_LATENCY_ADJUST];
  C3_CTL_RX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C3_CTL_RX_PTP_ST_OFFSET];
  C3_CTL_RX_TEST_PATTERN_REG = ATTR[`DCMAC__C3_CTL_RX_TEST_PATTERN];
  C3_CTL_RX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C3_CTL_RX_TICK_REG_MODE_SEL];
  C3_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C3_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C3_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C3_CTL_RX_USE_CUSTOM_VL_MARKER_IDS];
  C3_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C3_CTL_TX_CORRUPT_FCS_ON_ERR];
  C3_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C3_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C3_CTL_TX_DA_GPP_REG = ATTR[`DCMAC__C3_CTL_TX_DA_GPP];
  C3_CTL_TX_DA_PPP_REG = ATTR[`DCMAC__C3_CTL_TX_DA_PPP];
  C3_CTL_TX_ETHERTYPE_GPP_REG = ATTR[`DCMAC__C3_CTL_TX_ETHERTYPE_GPP];
  C3_CTL_TX_ETHERTYPE_PPP_REG = ATTR[`DCMAC__C3_CTL_TX_ETHERTYPE_PPP];
  C3_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C3_CTL_TX_FCS_INS_ENABLE];
  C3_CTL_TX_FEC_FOUR_LANE_PMD_REG = ATTR[`DCMAC__C3_CTL_TX_FEC_FOUR_LANE_PMD];
  C3_CTL_TX_FEC_MODE_REG = ATTR[`DCMAC__C3_CTL_TX_FEC_MODE];
  C3_CTL_TX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C3_CTL_TX_FEC_TRANSCODE_BYPASS];
  C3_CTL_TX_FLEXIF_AM_MODE_REG = ATTR[`DCMAC__C3_CTL_TX_FLEXIF_AM_MODE];
  C3_CTL_TX_FLEXIF_PCS_WIDE_MODE_REG = ATTR[`DCMAC__C3_CTL_TX_FLEXIF_PCS_WIDE_MODE];
  C3_CTL_TX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C3_CTL_TX_FLEXIF_SELECT];
  C3_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C3_CTL_TX_IGNORE_FCS];
  C3_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C3_CTL_TX_IPG_VALUE];
  C3_CTL_TX_OPCODE_GPP_REG = ATTR[`DCMAC__C3_CTL_TX_OPCODE_GPP];
  C3_CTL_TX_OPCODE_PPP_REG = ATTR[`DCMAC__C3_CTL_TX_OPCODE_PPP];
  C3_CTL_TX_PAUSE_QUANTA0_REG = ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA0];
  C3_CTL_TX_PAUSE_QUANTA1_REG = ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA1];
  C3_CTL_TX_PAUSE_QUANTA2_REG = ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA2];
  C3_CTL_TX_PAUSE_QUANTA3_REG = ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA3];
  C3_CTL_TX_PAUSE_QUANTA4_REG = ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA4];
  C3_CTL_TX_PAUSE_QUANTA5_REG = ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA5];
  C3_CTL_TX_PAUSE_QUANTA6_REG = ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA6];
  C3_CTL_TX_PAUSE_QUANTA7_REG = ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA7];
  C3_CTL_TX_PAUSE_QUANTA8_REG = ATTR[`DCMAC__C3_CTL_TX_PAUSE_QUANTA8];
  C3_CTL_TX_PAUSE_REFRESH_TIMER_REG = ATTR[`DCMAC__C3_CTL_TX_PAUSE_REFRESH_TIMER];
  C3_CTL_TX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C3_CTL_TX_PMA_LANE_MUX];
  C3_CTL_TX_PTP_1STEP_ENABLE_REG = ATTR[`DCMAC__C3_CTL_TX_PTP_1STEP_ENABLE];
  C3_CTL_TX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C3_CTL_TX_PTP_LATENCY_ADJUST];
  C3_CTL_TX_PTP_SAT_ENABLE_REG = ATTR[`DCMAC__C3_CTL_TX_PTP_SAT_ENABLE];
  C3_CTL_TX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C3_CTL_TX_PTP_ST_OFFSET];
  C3_CTL_TX_SA_GPP_REG = ATTR[`DCMAC__C3_CTL_TX_SA_GPP];
  C3_CTL_TX_SA_PPP_REG = ATTR[`DCMAC__C3_CTL_TX_SA_PPP];
  C3_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C3_CTL_TX_SEND_IDLE];
  C3_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C3_CTL_TX_SEND_LFI];
  C3_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C3_CTL_TX_SEND_RFI];
  C3_CTL_TX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C3_CTL_TX_TICK_REG_MODE_SEL];
  C3_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C3_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C3_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C3_CTL_TX_USE_CUSTOM_VL_MARKER_IDS];
  C4_CTL_PCS_RX_TS_EN_REG = ATTR[`DCMAC__C4_CTL_PCS_RX_TS_EN];
  C4_CTL_RX_CHECK_ACK_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_ACK];
  C4_CTL_RX_CHECK_ETYPE_GCP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_ETYPE_GCP];
  C4_CTL_RX_CHECK_ETYPE_GPP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_ETYPE_GPP];
  C4_CTL_RX_CHECK_ETYPE_PCP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_ETYPE_PCP];
  C4_CTL_RX_CHECK_ETYPE_PPP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_ETYPE_PPP];
  C4_CTL_RX_CHECK_MCAST_GCP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_MCAST_GCP];
  C4_CTL_RX_CHECK_MCAST_GPP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_MCAST_GPP];
  C4_CTL_RX_CHECK_MCAST_PCP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_MCAST_PCP];
  C4_CTL_RX_CHECK_MCAST_PPP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_MCAST_PPP];
  C4_CTL_RX_CHECK_OPCODE_GCP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_OPCODE_GCP];
  C4_CTL_RX_CHECK_OPCODE_GPP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_OPCODE_GPP];
  C4_CTL_RX_CHECK_OPCODE_PCP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_OPCODE_PCP];
  C4_CTL_RX_CHECK_OPCODE_PPP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_OPCODE_PPP];
  C4_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_PREAMBLE];
  C4_CTL_RX_CHECK_SA_GCP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_SA_GCP];
  C4_CTL_RX_CHECK_SA_GPP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_SA_GPP];
  C4_CTL_RX_CHECK_SA_PCP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_SA_PCP];
  C4_CTL_RX_CHECK_SA_PPP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_SA_PPP];
  C4_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_SFD];
  C4_CTL_RX_CHECK_UCAST_GCP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_UCAST_GCP];
  C4_CTL_RX_CHECK_UCAST_GPP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_UCAST_GPP];
  C4_CTL_RX_CHECK_UCAST_PCP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_UCAST_PCP];
  C4_CTL_RX_CHECK_UCAST_PPP_REG = ATTR[`DCMAC__C4_CTL_RX_CHECK_UCAST_PPP];
  C4_CTL_RX_DATA_RATE_REG = ATTR[`DCMAC__C4_CTL_RX_DATA_RATE];
  C4_CTL_RX_DEGRADE_ACT_THRESH_REG = ATTR[`DCMAC__C4_CTL_RX_DEGRADE_ACT_THRESH];
  C4_CTL_RX_DEGRADE_DEACT_THRESH_REG = ATTR[`DCMAC__C4_CTL_RX_DEGRADE_DEACT_THRESH];
  C4_CTL_RX_DEGRADE_ENABLE_REG = ATTR[`DCMAC__C4_CTL_RX_DEGRADE_ENABLE];
  C4_CTL_RX_DEGRADE_INTERVAL_REG = ATTR[`DCMAC__C4_CTL_RX_DEGRADE_INTERVAL];
  C4_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C4_CTL_RX_DELETE_FCS];
  C4_CTL_RX_ENABLE_GCP_REG = ATTR[`DCMAC__C4_CTL_RX_ENABLE_GCP];
  C4_CTL_RX_ENABLE_GPP_REG = ATTR[`DCMAC__C4_CTL_RX_ENABLE_GPP];
  C4_CTL_RX_ENABLE_PCP_REG = ATTR[`DCMAC__C4_CTL_RX_ENABLE_PCP];
  C4_CTL_RX_ENABLE_PPP_REG = ATTR[`DCMAC__C4_CTL_RX_ENABLE_PPP];
  C4_CTL_RX_ETYPE_GCP_REG = ATTR[`DCMAC__C4_CTL_RX_ETYPE_GCP];
  C4_CTL_RX_ETYPE_GPP_REG = ATTR[`DCMAC__C4_CTL_RX_ETYPE_GPP];
  C4_CTL_RX_ETYPE_PCP_REG = ATTR[`DCMAC__C4_CTL_RX_ETYPE_PCP];
  C4_CTL_RX_ETYPE_PPP_REG = ATTR[`DCMAC__C4_CTL_RX_ETYPE_PPP];
  C4_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = ATTR[`DCMAC__C4_CTL_RX_FEC_ALIGNMENT_BYPASS];
  C4_CTL_RX_FEC_BYPASS_CORRECTION_REG = ATTR[`DCMAC__C4_CTL_RX_FEC_BYPASS_CORRECTION];
  C4_CTL_RX_FEC_BYPASS_INDICATION_REG = ATTR[`DCMAC__C4_CTL_RX_FEC_BYPASS_INDICATION];
  C4_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = ATTR[`DCMAC__C4_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE];
  C4_CTL_RX_FEC_MODE_REG = ATTR[`DCMAC__C4_CTL_RX_FEC_MODE];
  C4_CTL_RX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C4_CTL_RX_FEC_TRANSCODE_BYPASS];
  C4_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = ATTR[`DCMAC__C4_CTL_RX_FEC_TRANSCODE_CLAUSE49];
  C4_CTL_RX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C4_CTL_RX_FLEXIF_SELECT];
  C4_CTL_RX_FORWARD_CONTROL_REG = ATTR[`DCMAC__C4_CTL_RX_FORWARD_CONTROL];
  C4_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C4_CTL_RX_IGNORE_FCS];
  C4_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C4_CTL_RX_IGNORE_INRANGE];
  C4_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C4_CTL_RX_IS_CLAUSE_49];
  C4_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C4_CTL_RX_MAX_PACKET_LEN];
  C4_CTL_RX_OPCODE_GPP_REG = ATTR[`DCMAC__C4_CTL_RX_OPCODE_GPP];
  C4_CTL_RX_OPCODE_MAX_GCP_REG = ATTR[`DCMAC__C4_CTL_RX_OPCODE_MAX_GCP];
  C4_CTL_RX_OPCODE_MAX_PCP_REG = ATTR[`DCMAC__C4_CTL_RX_OPCODE_MAX_PCP];
  C4_CTL_RX_OPCODE_MIN_GCP_REG = ATTR[`DCMAC__C4_CTL_RX_OPCODE_MIN_GCP];
  C4_CTL_RX_OPCODE_MIN_PCP_REG = ATTR[`DCMAC__C4_CTL_RX_OPCODE_MIN_PCP];
  C4_CTL_RX_OPCODE_PPP_REG = ATTR[`DCMAC__C4_CTL_RX_OPCODE_PPP];
  C4_CTL_RX_PAUSE_DA_MCAST_REG = ATTR[`DCMAC__C4_CTL_RX_PAUSE_DA_MCAST];
  C4_CTL_RX_PAUSE_DA_UCAST_REG = ATTR[`DCMAC__C4_CTL_RX_PAUSE_DA_UCAST];
  C4_CTL_RX_PAUSE_SA_REG = ATTR[`DCMAC__C4_CTL_RX_PAUSE_SA];
  C4_CTL_RX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C4_CTL_RX_PMA_LANE_MUX];
  C4_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C4_CTL_RX_PROCESS_LFI];
  C4_CTL_RX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C4_CTL_RX_PTP_LATENCY_ADJUST];
  C4_CTL_RX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C4_CTL_RX_PTP_ST_OFFSET];
  C4_CTL_RX_TEST_PATTERN_REG = ATTR[`DCMAC__C4_CTL_RX_TEST_PATTERN];
  C4_CTL_RX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C4_CTL_RX_TICK_REG_MODE_SEL];
  C4_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C4_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C4_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C4_CTL_RX_USE_CUSTOM_VL_MARKER_IDS];
  C4_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE_REG = ATTR[`DCMAC__C4_CTL_TX_ALT_SERDES_CLK_MUX_DISABLE];
  C4_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C4_CTL_TX_CORRUPT_FCS_ON_ERR];
  C4_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C4_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C4_CTL_TX_DATA_RATE_REG = ATTR[`DCMAC__C4_CTL_TX_DATA_RATE];
  C4_CTL_TX_DA_GPP_REG = ATTR[`DCMAC__C4_CTL_TX_DA_GPP];
  C4_CTL_TX_DA_PPP_REG = ATTR[`DCMAC__C4_CTL_TX_DA_PPP];
  C4_CTL_TX_ETHERTYPE_GPP_REG = ATTR[`DCMAC__C4_CTL_TX_ETHERTYPE_GPP];
  C4_CTL_TX_ETHERTYPE_PPP_REG = ATTR[`DCMAC__C4_CTL_TX_ETHERTYPE_PPP];
  C4_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C4_CTL_TX_FCS_INS_ENABLE];
  C4_CTL_TX_FEC_FOUR_LANE_PMD_REG = ATTR[`DCMAC__C4_CTL_TX_FEC_FOUR_LANE_PMD];
  C4_CTL_TX_FEC_MODE_REG = ATTR[`DCMAC__C4_CTL_TX_FEC_MODE];
  C4_CTL_TX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C4_CTL_TX_FEC_TRANSCODE_BYPASS];
  C4_CTL_TX_FLEXIF_AM_MODE_REG = ATTR[`DCMAC__C4_CTL_TX_FLEXIF_AM_MODE];
  C4_CTL_TX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C4_CTL_TX_FLEXIF_SELECT];
  C4_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C4_CTL_TX_IGNORE_FCS];
  C4_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C4_CTL_TX_IPG_VALUE];
  C4_CTL_TX_OPCODE_GPP_REG = ATTR[`DCMAC__C4_CTL_TX_OPCODE_GPP];
  C4_CTL_TX_OPCODE_PPP_REG = ATTR[`DCMAC__C4_CTL_TX_OPCODE_PPP];
  C4_CTL_TX_PAUSE_QUANTA0_REG = ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA0];
  C4_CTL_TX_PAUSE_QUANTA1_REG = ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA1];
  C4_CTL_TX_PAUSE_QUANTA2_REG = ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA2];
  C4_CTL_TX_PAUSE_QUANTA3_REG = ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA3];
  C4_CTL_TX_PAUSE_QUANTA4_REG = ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA4];
  C4_CTL_TX_PAUSE_QUANTA5_REG = ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA5];
  C4_CTL_TX_PAUSE_QUANTA6_REG = ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA6];
  C4_CTL_TX_PAUSE_QUANTA7_REG = ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA7];
  C4_CTL_TX_PAUSE_QUANTA8_REG = ATTR[`DCMAC__C4_CTL_TX_PAUSE_QUANTA8];
  C4_CTL_TX_PAUSE_REFRESH_TIMER_REG = ATTR[`DCMAC__C4_CTL_TX_PAUSE_REFRESH_TIMER];
  C4_CTL_TX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C4_CTL_TX_PMA_LANE_MUX];
  C4_CTL_TX_PTP_1STEP_ENABLE_REG = ATTR[`DCMAC__C4_CTL_TX_PTP_1STEP_ENABLE];
  C4_CTL_TX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C4_CTL_TX_PTP_LATENCY_ADJUST];
  C4_CTL_TX_PTP_SAT_ENABLE_REG = ATTR[`DCMAC__C4_CTL_TX_PTP_SAT_ENABLE];
  C4_CTL_TX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C4_CTL_TX_PTP_ST_OFFSET];
  C4_CTL_TX_SA_GPP_REG = ATTR[`DCMAC__C4_CTL_TX_SA_GPP];
  C4_CTL_TX_SA_PPP_REG = ATTR[`DCMAC__C4_CTL_TX_SA_PPP];
  C4_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C4_CTL_TX_SEND_IDLE];
  C4_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C4_CTL_TX_SEND_LFI];
  C4_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C4_CTL_TX_SEND_RFI];
  C4_CTL_TX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C4_CTL_TX_TICK_REG_MODE_SEL];
  C4_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C4_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C4_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C4_CTL_TX_USE_CUSTOM_VL_MARKER_IDS];
  C5_CTL_PCS_RX_TS_EN_REG = ATTR[`DCMAC__C5_CTL_PCS_RX_TS_EN];
  C5_CTL_RX_CHECK_ACK_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_ACK];
  C5_CTL_RX_CHECK_ETYPE_GCP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_ETYPE_GCP];
  C5_CTL_RX_CHECK_ETYPE_GPP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_ETYPE_GPP];
  C5_CTL_RX_CHECK_ETYPE_PCP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_ETYPE_PCP];
  C5_CTL_RX_CHECK_ETYPE_PPP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_ETYPE_PPP];
  C5_CTL_RX_CHECK_MCAST_GCP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_MCAST_GCP];
  C5_CTL_RX_CHECK_MCAST_GPP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_MCAST_GPP];
  C5_CTL_RX_CHECK_MCAST_PCP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_MCAST_PCP];
  C5_CTL_RX_CHECK_MCAST_PPP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_MCAST_PPP];
  C5_CTL_RX_CHECK_OPCODE_GCP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_OPCODE_GCP];
  C5_CTL_RX_CHECK_OPCODE_GPP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_OPCODE_GPP];
  C5_CTL_RX_CHECK_OPCODE_PCP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_OPCODE_PCP];
  C5_CTL_RX_CHECK_OPCODE_PPP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_OPCODE_PPP];
  C5_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_PREAMBLE];
  C5_CTL_RX_CHECK_SA_GCP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_SA_GCP];
  C5_CTL_RX_CHECK_SA_GPP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_SA_GPP];
  C5_CTL_RX_CHECK_SA_PCP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_SA_PCP];
  C5_CTL_RX_CHECK_SA_PPP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_SA_PPP];
  C5_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_SFD];
  C5_CTL_RX_CHECK_UCAST_GCP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_UCAST_GCP];
  C5_CTL_RX_CHECK_UCAST_GPP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_UCAST_GPP];
  C5_CTL_RX_CHECK_UCAST_PCP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_UCAST_PCP];
  C5_CTL_RX_CHECK_UCAST_PPP_REG = ATTR[`DCMAC__C5_CTL_RX_CHECK_UCAST_PPP];
  C5_CTL_RX_DEGRADE_ACT_THRESH_REG = ATTR[`DCMAC__C5_CTL_RX_DEGRADE_ACT_THRESH];
  C5_CTL_RX_DEGRADE_DEACT_THRESH_REG = ATTR[`DCMAC__C5_CTL_RX_DEGRADE_DEACT_THRESH];
  C5_CTL_RX_DEGRADE_ENABLE_REG = ATTR[`DCMAC__C5_CTL_RX_DEGRADE_ENABLE];
  C5_CTL_RX_DEGRADE_INTERVAL_REG = ATTR[`DCMAC__C5_CTL_RX_DEGRADE_INTERVAL];
  C5_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C5_CTL_RX_DELETE_FCS];
  C5_CTL_RX_ENABLE_GCP_REG = ATTR[`DCMAC__C5_CTL_RX_ENABLE_GCP];
  C5_CTL_RX_ENABLE_GPP_REG = ATTR[`DCMAC__C5_CTL_RX_ENABLE_GPP];
  C5_CTL_RX_ENABLE_PCP_REG = ATTR[`DCMAC__C5_CTL_RX_ENABLE_PCP];
  C5_CTL_RX_ENABLE_PPP_REG = ATTR[`DCMAC__C5_CTL_RX_ENABLE_PPP];
  C5_CTL_RX_ETYPE_GCP_REG = ATTR[`DCMAC__C5_CTL_RX_ETYPE_GCP];
  C5_CTL_RX_ETYPE_GPP_REG = ATTR[`DCMAC__C5_CTL_RX_ETYPE_GPP];
  C5_CTL_RX_ETYPE_PCP_REG = ATTR[`DCMAC__C5_CTL_RX_ETYPE_PCP];
  C5_CTL_RX_ETYPE_PPP_REG = ATTR[`DCMAC__C5_CTL_RX_ETYPE_PPP];
  C5_CTL_RX_FEC_ALIGNMENT_BYPASS_REG = ATTR[`DCMAC__C5_CTL_RX_FEC_ALIGNMENT_BYPASS];
  C5_CTL_RX_FEC_BYPASS_CORRECTION_REG = ATTR[`DCMAC__C5_CTL_RX_FEC_BYPASS_CORRECTION];
  C5_CTL_RX_FEC_BYPASS_INDICATION_REG = ATTR[`DCMAC__C5_CTL_RX_FEC_BYPASS_INDICATION];
  C5_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE_REG = ATTR[`DCMAC__C5_CTL_RX_FEC_EXT_ALIGN_BUFF_ENABLE];
  C5_CTL_RX_FEC_MODE_REG = ATTR[`DCMAC__C5_CTL_RX_FEC_MODE];
  C5_CTL_RX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C5_CTL_RX_FEC_TRANSCODE_BYPASS];
  C5_CTL_RX_FEC_TRANSCODE_CLAUSE49_REG = ATTR[`DCMAC__C5_CTL_RX_FEC_TRANSCODE_CLAUSE49];
  C5_CTL_RX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C5_CTL_RX_FLEXIF_SELECT];
  C5_CTL_RX_FORWARD_CONTROL_REG = ATTR[`DCMAC__C5_CTL_RX_FORWARD_CONTROL];
  C5_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C5_CTL_RX_IGNORE_FCS];
  C5_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C5_CTL_RX_IGNORE_INRANGE];
  C5_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C5_CTL_RX_IS_CLAUSE_49];
  C5_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C5_CTL_RX_MAX_PACKET_LEN];
  C5_CTL_RX_OPCODE_GPP_REG = ATTR[`DCMAC__C5_CTL_RX_OPCODE_GPP];
  C5_CTL_RX_OPCODE_MAX_GCP_REG = ATTR[`DCMAC__C5_CTL_RX_OPCODE_MAX_GCP];
  C5_CTL_RX_OPCODE_MAX_PCP_REG = ATTR[`DCMAC__C5_CTL_RX_OPCODE_MAX_PCP];
  C5_CTL_RX_OPCODE_MIN_GCP_REG = ATTR[`DCMAC__C5_CTL_RX_OPCODE_MIN_GCP];
  C5_CTL_RX_OPCODE_MIN_PCP_REG = ATTR[`DCMAC__C5_CTL_RX_OPCODE_MIN_PCP];
  C5_CTL_RX_OPCODE_PPP_REG = ATTR[`DCMAC__C5_CTL_RX_OPCODE_PPP];
  C5_CTL_RX_PAUSE_DA_MCAST_REG = ATTR[`DCMAC__C5_CTL_RX_PAUSE_DA_MCAST];
  C5_CTL_RX_PAUSE_DA_UCAST_REG = ATTR[`DCMAC__C5_CTL_RX_PAUSE_DA_UCAST];
  C5_CTL_RX_PAUSE_SA_REG = ATTR[`DCMAC__C5_CTL_RX_PAUSE_SA];
  C5_CTL_RX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C5_CTL_RX_PMA_LANE_MUX];
  C5_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C5_CTL_RX_PROCESS_LFI];
  C5_CTL_RX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C5_CTL_RX_PTP_LATENCY_ADJUST];
  C5_CTL_RX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C5_CTL_RX_PTP_ST_OFFSET];
  C5_CTL_RX_TEST_PATTERN_REG = ATTR[`DCMAC__C5_CTL_RX_TEST_PATTERN];
  C5_CTL_RX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C5_CTL_RX_TICK_REG_MODE_SEL];
  C5_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C5_CTL_RX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C5_CTL_RX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C5_CTL_RX_USE_CUSTOM_VL_MARKER_IDS];
  C5_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C5_CTL_TX_CORRUPT_FCS_ON_ERR];
  C5_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C5_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C5_CTL_TX_DA_GPP_REG = ATTR[`DCMAC__C5_CTL_TX_DA_GPP];
  C5_CTL_TX_DA_PPP_REG = ATTR[`DCMAC__C5_CTL_TX_DA_PPP];
  C5_CTL_TX_ETHERTYPE_GPP_REG = ATTR[`DCMAC__C5_CTL_TX_ETHERTYPE_GPP];
  C5_CTL_TX_ETHERTYPE_PPP_REG = ATTR[`DCMAC__C5_CTL_TX_ETHERTYPE_PPP];
  C5_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C5_CTL_TX_FCS_INS_ENABLE];
  C5_CTL_TX_FEC_FOUR_LANE_PMD_REG = ATTR[`DCMAC__C5_CTL_TX_FEC_FOUR_LANE_PMD];
  C5_CTL_TX_FEC_MODE_REG = ATTR[`DCMAC__C5_CTL_TX_FEC_MODE];
  C5_CTL_TX_FEC_TRANSCODE_BYPASS_REG = ATTR[`DCMAC__C5_CTL_TX_FEC_TRANSCODE_BYPASS];
  C5_CTL_TX_FLEXIF_AM_MODE_REG = ATTR[`DCMAC__C5_CTL_TX_FLEXIF_AM_MODE];
  C5_CTL_TX_FLEXIF_SELECT_REG = ATTR[`DCMAC__C5_CTL_TX_FLEXIF_SELECT];
  C5_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C5_CTL_TX_IGNORE_FCS];
  C5_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C5_CTL_TX_IPG_VALUE];
  C5_CTL_TX_OPCODE_GPP_REG = ATTR[`DCMAC__C5_CTL_TX_OPCODE_GPP];
  C5_CTL_TX_OPCODE_PPP_REG = ATTR[`DCMAC__C5_CTL_TX_OPCODE_PPP];
  C5_CTL_TX_PAUSE_QUANTA0_REG = ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA0];
  C5_CTL_TX_PAUSE_QUANTA1_REG = ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA1];
  C5_CTL_TX_PAUSE_QUANTA2_REG = ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA2];
  C5_CTL_TX_PAUSE_QUANTA3_REG = ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA3];
  C5_CTL_TX_PAUSE_QUANTA4_REG = ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA4];
  C5_CTL_TX_PAUSE_QUANTA5_REG = ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA5];
  C5_CTL_TX_PAUSE_QUANTA6_REG = ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA6];
  C5_CTL_TX_PAUSE_QUANTA7_REG = ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA7];
  C5_CTL_TX_PAUSE_QUANTA8_REG = ATTR[`DCMAC__C5_CTL_TX_PAUSE_QUANTA8];
  C5_CTL_TX_PAUSE_REFRESH_TIMER_REG = ATTR[`DCMAC__C5_CTL_TX_PAUSE_REFRESH_TIMER];
  C5_CTL_TX_PMA_LANE_MUX_REG = ATTR[`DCMAC__C5_CTL_TX_PMA_LANE_MUX];
  C5_CTL_TX_PTP_1STEP_ENABLE_REG = ATTR[`DCMAC__C5_CTL_TX_PTP_1STEP_ENABLE];
  C5_CTL_TX_PTP_LATENCY_ADJUST_REG = ATTR[`DCMAC__C5_CTL_TX_PTP_LATENCY_ADJUST];
  C5_CTL_TX_PTP_SAT_ENABLE_REG = ATTR[`DCMAC__C5_CTL_TX_PTP_SAT_ENABLE];
  C5_CTL_TX_PTP_ST_OFFSET_REG = ATTR[`DCMAC__C5_CTL_TX_PTP_ST_OFFSET];
  C5_CTL_TX_SA_GPP_REG = ATTR[`DCMAC__C5_CTL_TX_SA_GPP];
  C5_CTL_TX_SA_PPP_REG = ATTR[`DCMAC__C5_CTL_TX_SA_PPP];
  C5_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C5_CTL_TX_SEND_IDLE];
  C5_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C5_CTL_TX_SEND_LFI];
  C5_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C5_CTL_TX_SEND_RFI];
  C5_CTL_TX_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__C5_CTL_TX_TICK_REG_MODE_SEL];
  C5_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1_REG = ATTR[`DCMAC__C5_CTL_TX_USE_CUSTOM_VL_LENGTH_MINUS1];
  C5_CTL_TX_USE_CUSTOM_VL_MARKER_IDS_REG = ATTR[`DCMAC__C5_CTL_TX_USE_CUSTOM_VL_MARKER_IDS];
  C6_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C6_CTL_RX_CHECK_PREAMBLE];
  C6_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C6_CTL_RX_CHECK_SFD];
  C6_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C6_CTL_RX_DELETE_FCS];
  C6_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C6_CTL_RX_IGNORE_FCS];
  C6_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C6_CTL_RX_IGNORE_INRANGE];
  C6_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C6_CTL_RX_IS_CLAUSE_49];
  C6_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C6_CTL_RX_MAX_PACKET_LEN];
  C6_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C6_CTL_RX_PROCESS_LFI];
  C6_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C6_CTL_TX_CORRUPT_FCS_ON_ERR];
  C6_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C6_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C6_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C6_CTL_TX_FCS_INS_ENABLE];
  C6_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C6_CTL_TX_IGNORE_FCS];
  C6_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C6_CTL_TX_IPG_VALUE];
  C6_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C6_CTL_TX_SEND_IDLE];
  C6_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C6_CTL_TX_SEND_LFI];
  C6_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C6_CTL_TX_SEND_RFI];
  C7_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C7_CTL_RX_CHECK_PREAMBLE];
  C7_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C7_CTL_RX_CHECK_SFD];
  C7_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C7_CTL_RX_DELETE_FCS];
  C7_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C7_CTL_RX_IGNORE_FCS];
  C7_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C7_CTL_RX_IGNORE_INRANGE];
  C7_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C7_CTL_RX_IS_CLAUSE_49];
  C7_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C7_CTL_RX_MAX_PACKET_LEN];
  C7_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C7_CTL_RX_PROCESS_LFI];
  C7_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C7_CTL_TX_CORRUPT_FCS_ON_ERR];
  C7_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C7_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C7_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C7_CTL_TX_FCS_INS_ENABLE];
  C7_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C7_CTL_TX_IGNORE_FCS];
  C7_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C7_CTL_TX_IPG_VALUE];
  C7_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C7_CTL_TX_SEND_IDLE];
  C7_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C7_CTL_TX_SEND_LFI];
  C7_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C7_CTL_TX_SEND_RFI];
  C8_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C8_CTL_RX_CHECK_PREAMBLE];
  C8_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C8_CTL_RX_CHECK_SFD];
  C8_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C8_CTL_RX_DELETE_FCS];
  C8_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C8_CTL_RX_IGNORE_FCS];
  C8_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C8_CTL_RX_IGNORE_INRANGE];
  C8_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C8_CTL_RX_IS_CLAUSE_49];
  C8_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C8_CTL_RX_MAX_PACKET_LEN];
  C8_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C8_CTL_RX_PROCESS_LFI];
  C8_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C8_CTL_TX_CORRUPT_FCS_ON_ERR];
  C8_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C8_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C8_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C8_CTL_TX_FCS_INS_ENABLE];
  C8_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C8_CTL_TX_IGNORE_FCS];
  C8_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C8_CTL_TX_IPG_VALUE];
  C8_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C8_CTL_TX_SEND_IDLE];
  C8_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C8_CTL_TX_SEND_LFI];
  C8_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C8_CTL_TX_SEND_RFI];
  C9_CTL_RX_CHECK_PREAMBLE_REG = ATTR[`DCMAC__C9_CTL_RX_CHECK_PREAMBLE];
  C9_CTL_RX_CHECK_SFD_REG = ATTR[`DCMAC__C9_CTL_RX_CHECK_SFD];
  C9_CTL_RX_DELETE_FCS_REG = ATTR[`DCMAC__C9_CTL_RX_DELETE_FCS];
  C9_CTL_RX_IGNORE_FCS_REG = ATTR[`DCMAC__C9_CTL_RX_IGNORE_FCS];
  C9_CTL_RX_IGNORE_INRANGE_REG = ATTR[`DCMAC__C9_CTL_RX_IGNORE_INRANGE];
  C9_CTL_RX_IS_CLAUSE_49_REG = ATTR[`DCMAC__C9_CTL_RX_IS_CLAUSE_49];
  C9_CTL_RX_MAX_PACKET_LEN_REG = ATTR[`DCMAC__C9_CTL_RX_MAX_PACKET_LEN];
  C9_CTL_RX_PROCESS_LFI_REG = ATTR[`DCMAC__C9_CTL_RX_PROCESS_LFI];
  C9_CTL_TX_CORRUPT_FCS_ON_ERR_REG = ATTR[`DCMAC__C9_CTL_TX_CORRUPT_FCS_ON_ERR];
  C9_CTL_TX_CUSTOM_PREAMBLE_ENABLE_REG = ATTR[`DCMAC__C9_CTL_TX_CUSTOM_PREAMBLE_ENABLE];
  C9_CTL_TX_FCS_INS_ENABLE_REG = ATTR[`DCMAC__C9_CTL_TX_FCS_INS_ENABLE];
  C9_CTL_TX_IGNORE_FCS_REG = ATTR[`DCMAC__C9_CTL_TX_IGNORE_FCS];
  C9_CTL_TX_IPG_VALUE_REG = ATTR[`DCMAC__C9_CTL_TX_IPG_VALUE];
  C9_CTL_TX_SEND_IDLE_REG = ATTR[`DCMAC__C9_CTL_TX_SEND_IDLE];
  C9_CTL_TX_SEND_LFI_REG = ATTR[`DCMAC__C9_CTL_TX_SEND_LFI];
  C9_CTL_TX_SEND_RFI_REG = ATTR[`DCMAC__C9_CTL_TX_SEND_RFI];
  CTL_AXI_AF_THRESH_OVERRIDE_REG = ATTR[`DCMAC__CTL_AXI_AF_THRESH_OVERRIDE];
  CTL_MEM_CTRL_REG = ATTR[`DCMAC__CTL_MEM_CTRL];
  CTL_MEM_DISABLE_RX_AXI_CLK_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_RX_AXI_CLK];
  CTL_MEM_DISABLE_RX_CORE_CLK_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_RX_CORE_CLK];
  CTL_MEM_DISABLE_RX_FLEXIF_CLK_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_RX_FLEXIF_CLK];
  CTL_MEM_DISABLE_RX_MACIF_CLK_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_RX_MACIF_CLK];
  CTL_MEM_DISABLE_RX_PCS_ALIGN_BUFFER_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_RX_PCS_ALIGN_BUFFER];
  CTL_MEM_DISABLE_RX_PCS_CPCS_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_RX_PCS_CPCS];
  CTL_MEM_DISABLE_RX_PCS_DECODER_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_RX_PCS_DECODER];
  CTL_MEM_DISABLE_RX_SERDES_CLK_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_RX_SERDES_CLK];
  CTL_MEM_DISABLE_TX_AXI_CLK_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_TX_AXI_CLK];
  CTL_MEM_DISABLE_TX_CORE_CLK_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_TX_CORE_CLK];
  CTL_MEM_DISABLE_TX_FLEXIF_CLK_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_TX_FLEXIF_CLK];
  CTL_MEM_DISABLE_TX_MACIF_CLK_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_TX_MACIF_CLK];
  CTL_MEM_DISABLE_TX_PCS_CPCS_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_TX_PCS_CPCS];
  CTL_MEM_DISABLE_TX_PCS_ENCODER_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_TX_PCS_ENCODER];
  CTL_MEM_DISABLE_TX_SERDES_CLK_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_TX_SERDES_CLK];
  CTL_MEM_DISABLE_TX_TS2PHY_REG = ATTR[`DCMAC__CTL_MEM_DISABLE_TX_TS2PHY];
  CTL_REVISION_REG = ATTR[`DCMAC__CTL_REVISION];
  CTL_RSVD0_REG = ATTR[`DCMAC__CTL_RSVD0];
  CTL_RSVD1_REG = ATTR[`DCMAC__CTL_RSVD1];
  CTL_RSVD2_REG = ATTR[`DCMAC__CTL_RSVD2];
  CTL_RSVD3_REG = ATTR[`DCMAC__CTL_RSVD3];
  CTL_RSVD4_REG = ATTR[`DCMAC__CTL_RSVD4];
  CTL_RSVD5_REG = ATTR[`DCMAC__CTL_RSVD5];
  CTL_RSVD6_REG = ATTR[`DCMAC__CTL_RSVD6];
  CTL_RSVD7_REG = ATTR[`DCMAC__CTL_RSVD7];
  CTL_RX_ALL_CH_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__CTL_RX_ALL_CH_TICK_REG_MODE_SEL];
  CTL_RX_AXIS_CFG_REG = ATTR[`DCMAC__CTL_RX_AXIS_CFG];
  CTL_RX_ECC_ERR_CLEAR_REG = ATTR[`DCMAC__CTL_RX_ECC_ERR_CLEAR];
  CTL_RX_FEC_CK_UNIQUE_FLIP_REG = ATTR[`DCMAC__CTL_RX_FEC_CK_UNIQUE_FLIP];
  CTL_RX_FEC_ERRIND_MODE_REG = ATTR[`DCMAC__CTL_RX_FEC_ERRIND_MODE];
  CTL_RX_INDEPENDENT_TSMAC_AND_PHY_MODE_REG = ATTR[`DCMAC__CTL_RX_INDEPENDENT_TSMAC_AND_PHY_MODE];
  CTL_RX_MAC_DEBUG_SELECT_REG = ATTR[`DCMAC__CTL_RX_MAC_DEBUG_SELECT];
  CTL_RX_PCS_ACTIVE_PORTS_REG = ATTR[`DCMAC__CTL_RX_PCS_ACTIVE_PORTS];
  CTL_RX_PHY_DEBUG_SELECT_REG = ATTR[`DCMAC__CTL_RX_PHY_DEBUG_SELECT];
  CTL_TEST_MODE_MEMCEL_REG = ATTR[`DCMAC__CTL_TEST_MODE_MEMCEL];
  CTL_TX_ALL_CH_TICK_REG_MODE_SEL_REG = ATTR[`DCMAC__CTL_TX_ALL_CH_TICK_REG_MODE_SEL];
  CTL_TX_AXIS_CFG_REG = ATTR[`DCMAC__CTL_TX_AXIS_CFG];
  CTL_TX_ECC_ERR_CLEAR_REG = ATTR[`DCMAC__CTL_TX_ECC_ERR_CLEAR];
  CTL_TX_ECC_ERR_COUNT_TICK_REG = ATTR[`DCMAC__CTL_TX_ECC_ERR_COUNT_TICK];
  CTL_TX_FEC_CK_UNIQUE_FLIP_REG = ATTR[`DCMAC__CTL_TX_FEC_CK_UNIQUE_FLIP];
  CTL_TX_INDEPENDENT_TSMAC_AND_PHY_MODE_REG = ATTR[`DCMAC__CTL_TX_INDEPENDENT_TSMAC_AND_PHY_MODE];
  CTL_TX_MAC_DEBUG_SELECT_REG = ATTR[`DCMAC__CTL_TX_MAC_DEBUG_SELECT];
  CTL_TX_PCS_ACTIVE_PORTS_REG = ATTR[`DCMAC__CTL_TX_PCS_ACTIVE_PORTS];
  CTL_TX_PHY_DEBUG_SELECT_REG = ATTR[`DCMAC__CTL_TX_PHY_DEBUG_SELECT];
  LANE_CONNECTIVITY_REG = ATTR[`DCMAC__LANE_CONNECTIVITY];
  MAC_ACTIVITY_FACTOR_REG = $bitstoreal(ATTR[`DCMAC__MAC_ACTIVITY_FACTOR]);
  NUM_100G_FEC_NOPCS_PORTS_REG = ATTR[`DCMAC__NUM_100G_FEC_NOPCS_PORTS];
  NUM_100G_PCS_NOFEC_PORTS_REG = ATTR[`DCMAC__NUM_100G_PCS_NOFEC_PORTS];
  NUM_100G_PCS_WITH_FEC_PORTS_REG = ATTR[`DCMAC__NUM_100G_PCS_WITH_FEC_PORTS];
  NUM_200G_PORTS_REG = ATTR[`DCMAC__NUM_200G_PORTS];
  NUM_400G_PORTS_REG = ATTR[`DCMAC__NUM_400G_PORTS];
  NUM_50G_FEC_NOPCS_PORTS_REG = ATTR[`DCMAC__NUM_50G_FEC_NOPCS_PORTS];
  RXMAC_ACTIVE_REG = ATTR[`DCMAC__RXMAC_ACTIVE];
  SIM_VERSION_REG = ATTR[`DCMAC__SIM_VERSION];
  TXMAC_ACTIVE_REG = ATTR[`DCMAC__TXMAC_ACTIVE];
end

// procedures to override, read attribute values

task write_attr;
  input  [`DCMAC_ADDR_SZ-1:0] addr;
  input  [`DCMAC_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`DCMAC_DATA_SZ-1:0] read_attr;
  input  [`DCMAC_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
