
uart_elf:     file format elf32-littlearm


Disassembly of section .text:

00000020 <__start>:
  20:	ea000012 	b	70 <reset>
  24:	e59ff014 	ldr	pc, [pc, #20]	; 40 <_undefined_instruction>
  28:	e59ff014 	ldr	pc, [pc, #20]	; 44 <_software_interrupt>
  2c:	e59ff014 	ldr	pc, [pc, #20]	; 48 <_prefetch_abort>
  30:	e59ff014 	ldr	pc, [pc, #20]	; 4c <_data_abort>
  34:	e59ff014 	ldr	pc, [pc, #20]	; 50 <_not_used>
  38:	e59ff014 	ldr	pc, [pc, #20]	; 54 <_irq>
  3c:	e59ff014 	ldr	pc, [pc, #20]	; 58 <_fiq>

00000040 <_undefined_instruction>:
  40:	00000040 	andeq	r0, r0, r0, asr #32

00000044 <_software_interrupt>:
  44:	00000044 	andeq	r0, r0, r4, asr #32

00000048 <_prefetch_abort>:
  48:	00000048 	andeq	r0, r0, r8, asr #32

0000004c <_data_abort>:
  4c:	0000004c 	andeq	r0, r0, ip, asr #32

00000050 <_not_used>:
  50:	00000050 	andeq	r0, r0, r0, asr r0

00000054 <_irq>:
  54:	00000054 	andeq	r0, r0, r4, asr r0

00000058 <_fiq>:
  58:	00000058 	andeq	r0, r0, r8, asr r0

0000005c <_pad>:
  5c:	12345678 	eorsne	r5, r4, #125829120	; 0x7800000

00000060 <_TEXT_BASE>:
  60:	4a000000 	bmi	68 <_bss_end_ofs>

00000064 <_bss_start_ofs>:
  64:	4fffffe0 	svcmi	0x00ffffe0

00000068 <_bss_end_ofs>:
  68:	4fffffe0 	svcmi	0x00ffffe0

0000006c <_end_ofs>:
  6c:	00000490 	muleq	r0, r0, r4

00000070 <reset>:
  70:	e10f0000 	mrs	r0, CPSR
  74:	e200101f 	and	r1, r0, #31
  78:	e331001a 	teq	r1, #26
  7c:	13c0001f 	bicne	r0, r0, #31
  80:	13800013 	orrne	r0, r0, #19
  84:	e38000c0 	orr	r0, r0, #192	; 0xc0
  88:	e129f000 	msr	CPSR_fc, r0
  8c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  90:	e3c00a02 	bic	r0, r0, #8192	; 0x2000
  94:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  98:	e59f005c 	ldr	r0, [pc, #92]	; fc <cpu_init_crit+0xc>
  9c:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
  a0:	eb000002 	bl	b0 <cpu_init_cp15>
  a4:	eb000011 	bl	f0 <cpu_init_crit>
  a8:	eb000051 	bl	1f4 <main>
  ac:	e1a00000 	nop			; (mov r0, r0)

000000b0 <cpu_init_cp15>:
  b0:	e3a00000 	mov	r0, #0
  b4:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
  b8:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
  bc:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
  c0:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  c4:	ee070f95 	mcr	15, 0, r0, cr7, cr5, {4}
  c8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  cc:	e3c00a02 	bic	r0, r0, #8192	; 0x2000
  d0:	e3c00007 	bic	r0, r0, #7
  d4:	e3800002 	orr	r0, r0, #2
  d8:	e3800b02 	orr	r0, r0, #2048	; 0x800
  dc:	e3800a01 	orr	r0, r0, #4096	; 0x1000
  e0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  e4:	e1a0f00e 	mov	pc, lr
  e8:	e1a00000 	nop			; (mov r0, r0)
  ec:	e1a00000 	nop			; (mov r0, r0)

000000f0 <cpu_init_crit>:
  f0:	e3a0d902 	mov	sp, #32768	; 0x8000
  f4:	e3cdd007 	bic	sp, sp, #7
  f8:	e1a0f00e 	mov	pc, lr
  fc:	00000020 	andeq	r0, r0, r0, lsr #32

00000100 <watchdog_init>:
 100:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 104:	e28db000 	add	fp, sp, #0
 108:	e59f301c 	ldr	r3, [pc, #28]	; 12c <watchdog_init+0x2c>
 10c:	e3a02000 	mov	r2, #0
 110:	e5832000 	str	r2, [r3]
 114:	e59f3014 	ldr	r3, [pc, #20]	; 130 <watchdog_init+0x30>
 118:	e59f2014 	ldr	r2, [pc, #20]	; 134 <watchdog_init+0x34>
 11c:	e5832000 	str	r2, [r3]
 120:	e28bd000 	add	sp, fp, #0
 124:	e8bd0800 	pop	{fp}
 128:	e12fff1e 	bx	lr
 12c:	01c20c94 	biceq	r0, r2, r4, lsl ip
 130:	01c20c90 	biceq	r0, r2, r0, lsl ip
 134:	000014af 	andeq	r1, r0, pc, lsr #9

00000138 <gpio_init>:
 138:	e92d4800 	push	{fp, lr}
 13c:	e28db004 	add	fp, sp, #4
 140:	e59f305c 	ldr	r3, [pc, #92]	; 1a4 <gpio_init+0x6c>
 144:	e5933000 	ldr	r3, [r3]
 148:	e1a00003 	mov	r0, r3
 14c:	e3a0101c 	mov	r1, #28
 150:	e3a02003 	mov	r2, #3
 154:	e3a03002 	mov	r3, #2
 158:	eb000040 	bl	260 <sr32>
 15c:	e59f3040 	ldr	r3, [pc, #64]	; 1a4 <gpio_init+0x6c>
 160:	e5933000 	ldr	r3, [r3]
 164:	e1a00003 	mov	r0, r3
 168:	e3a01018 	mov	r1, #24
 16c:	e3a02003 	mov	r2, #3
 170:	e3a03002 	mov	r3, #2
 174:	eb000039 	bl	260 <sr32>
 178:	e59f0028 	ldr	r0, [pc, #40]	; 1a8 <gpio_init+0x70>
 17c:	e3a0100c 	mov	r1, #12
 180:	e3a02002 	mov	r2, #2
 184:	e3a03001 	mov	r3, #1
 188:	eb000034 	bl	260 <sr32>
 18c:	e59f0014 	ldr	r0, [pc, #20]	; 1a8 <gpio_init+0x70>
 190:	e3a0100e 	mov	r1, #14
 194:	e3a02002 	mov	r2, #2
 198:	e3a03001 	mov	r3, #1
 19c:	eb00002f 	bl	260 <sr32>
 1a0:	e8bd8800 	pop	{fp, pc}
 1a4:	01c2082c 	biceq	r0, r2, ip, lsr #16
 1a8:	01c20044 	biceq	r0, r2, r4, asr #32

000001ac <delay>:
 1ac:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 1b0:	e28db000 	add	fp, sp, #0
 1b4:	e24dd014 	sub	sp, sp, #20
 1b8:	e50b0010 	str	r0, [fp, #-16]
 1bc:	e51b3010 	ldr	r3, [fp, #-16]
 1c0:	e50b3008 	str	r3, [fp, #-8]
 1c4:	e51b3008 	ldr	r3, [fp, #-8]
 1c8:	e3530000 	cmp	r3, #0
 1cc:	03a02000 	moveq	r2, #0
 1d0:	13a02001 	movne	r2, #1
 1d4:	e20220ff 	and	r2, r2, #255	; 0xff
 1d8:	e2433001 	sub	r3, r3, #1
 1dc:	e50b3008 	str	r3, [fp, #-8]
 1e0:	e3520000 	cmp	r2, #0
 1e4:	1afffff6 	bne	1c4 <delay+0x18>
 1e8:	e28bd000 	add	sp, fp, #0
 1ec:	e8bd0800 	pop	{fp}
 1f0:	e12fff1e 	bx	lr

000001f4 <main>:
 1f4:	e92d4800 	push	{fp, lr}
 1f8:	e28db004 	add	fp, sp, #4
 1fc:	ebffffbf 	bl	100 <watchdog_init>
 200:	eb000081 	bl	40c <clock_init>
 204:	ebffffcb 	bl	138 <gpio_init>
 208:	eb000038 	bl	2f0 <uart_init>
 20c:	e59f001c 	ldr	r0, [pc, #28]	; 230 <main+0x3c>
 210:	ebffffe5 	bl	1ac <delay>
 214:	e3a0004f 	mov	r0, #79	; 0x4f
 218:	eb000069 	bl	3c4 <uart_putchar>
 21c:	e3a0004b 	mov	r0, #75	; 0x4b
 220:	eb000067 	bl	3c4 <uart_putchar>
 224:	e3a0000a 	mov	r0, #10
 228:	eb000065 	bl	3c4 <uart_putchar>
 22c:	eafffff6 	b	20c <main+0x18>
 230:	000186a0 	andeq	r8, r1, r0, lsr #13

00000234 <sdelay>:
 234:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 238:	e28db000 	add	fp, sp, #0
 23c:	e24dd00c 	sub	sp, sp, #12
 240:	e50b0008 	str	r0, [fp, #-8]
 244:	e51b3008 	ldr	r3, [fp, #-8]
 248:	e2533001 	subs	r3, r3, #1
 24c:	1afffffd 	bne	248 <sdelay+0x14>
 250:	e50b3008 	str	r3, [fp, #-8]
 254:	e28bd000 	add	sp, fp, #0
 258:	e8bd0800 	pop	{fp}
 25c:	e12fff1e 	bx	lr

00000260 <sr32>:
 260:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 264:	e28db000 	add	fp, sp, #0
 268:	e24dd01c 	sub	sp, sp, #28
 26c:	e50b0010 	str	r0, [fp, #-16]
 270:	e50b1014 	str	r1, [fp, #-20]
 274:	e50b2018 	str	r2, [fp, #-24]
 278:	e50b301c 	str	r3, [fp, #-28]
 27c:	e3a03000 	mov	r3, #0
 280:	e50b3008 	str	r3, [fp, #-8]
 284:	e51b3018 	ldr	r3, [fp, #-24]
 288:	e3a02001 	mov	r2, #1
 28c:	e1a03312 	lsl	r3, r2, r3
 290:	e50b3008 	str	r3, [fp, #-8]
 294:	e51b3008 	ldr	r3, [fp, #-8]
 298:	e2433001 	sub	r3, r3, #1
 29c:	e50b3008 	str	r3, [fp, #-8]
 2a0:	e51b3010 	ldr	r3, [fp, #-16]
 2a4:	e5932000 	ldr	r2, [r3]
 2a8:	e51b3014 	ldr	r3, [fp, #-20]
 2ac:	e51b1008 	ldr	r1, [fp, #-8]
 2b0:	e1a03311 	lsl	r3, r1, r3
 2b4:	e1e03003 	mvn	r3, r3
 2b8:	e0023003 	and	r3, r2, r3
 2bc:	e50b300c 	str	r3, [fp, #-12]
 2c0:	e51b3014 	ldr	r3, [fp, #-20]
 2c4:	e51b201c 	ldr	r2, [fp, #-28]
 2c8:	e1a03312 	lsl	r3, r2, r3
 2cc:	e51b200c 	ldr	r2, [fp, #-12]
 2d0:	e1823003 	orr	r3, r2, r3
 2d4:	e50b300c 	str	r3, [fp, #-12]
 2d8:	e51b3010 	ldr	r3, [fp, #-16]
 2dc:	e51b200c 	ldr	r2, [fp, #-12]
 2e0:	e5832000 	str	r2, [r3]
 2e4:	e28bd000 	add	sp, fp, #0
 2e8:	e8bd0800 	pop	{fp}
 2ec:	e12fff1e 	bx	lr

000002f0 <uart_init>:
 2f0:	e92d4800 	push	{fp, lr}
 2f4:	e28db004 	add	fp, sp, #4
 2f8:	e59f306c 	ldr	r3, [pc, #108]	; 36c <uart_init+0x7c>
 2fc:	e5933000 	ldr	r3, [r3]
 300:	e2033001 	and	r3, r3, #1
 304:	e20330ff 	and	r3, r3, #255	; 0xff
 308:	e3530000 	cmp	r3, #0
 30c:	1afffff9 	bne	2f8 <uart_init+0x8>
 310:	e59f3058 	ldr	r3, [pc, #88]	; 370 <uart_init+0x80>
 314:	e3a02082 	mov	r2, #130	; 0x82
 318:	e5832000 	str	r2, [r3]
 31c:	e59f3050 	ldr	r3, [pc, #80]	; 374 <uart_init+0x84>
 320:	e3a02000 	mov	r2, #0
 324:	e5832000 	str	r2, [r3]
 328:	e59f3048 	ldr	r3, [pc, #72]	; 378 <uart_init+0x88>
 32c:	e3a0200d 	mov	r2, #13
 330:	e5832000 	str	r2, [r3]
 334:	e3a000c8 	mov	r0, #200	; 0xc8
 338:	ebffffbd 	bl	234 <sdelay>
 33c:	e59f3028 	ldr	r3, [pc, #40]	; 36c <uart_init+0x7c>
 340:	e5933000 	ldr	r3, [r3]
 344:	e2033001 	and	r3, r3, #1
 348:	e20330ff 	and	r3, r3, #255	; 0xff
 34c:	e3530000 	cmp	r3, #0
 350:	1afffff9 	bne	33c <uart_init+0x4c>
 354:	e59f3014 	ldr	r3, [pc, #20]	; 370 <uart_init+0x80>
 358:	e59f2010 	ldr	r2, [pc, #16]	; 370 <uart_init+0x80>
 35c:	e5922000 	ldr	r2, [r2]
 360:	e3c22080 	bic	r2, r2, #128	; 0x80
 364:	e5832000 	str	r2, [r3]
 368:	e8bd8800 	pop	{fp, pc}
 36c:	01c2807c 	biceq	r8, r2, ip, ror r0
 370:	01c2800c 	biceq	r8, r2, ip
 374:	01c28004 	biceq	r8, r2, r4
 378:	01c28000 	biceq	r8, r2, r0

0000037c <uart_getchar>:
 37c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 380:	e28db000 	add	fp, sp, #0
 384:	e24dd00c 	sub	sp, sp, #12
 388:	e59f302c 	ldr	r3, [pc, #44]	; 3bc <uart_getchar+0x40>
 38c:	e5933000 	ldr	r3, [r3]
 390:	e2033001 	and	r3, r3, #1
 394:	e3530000 	cmp	r3, #0
 398:	0afffffa 	beq	388 <uart_getchar+0xc>
 39c:	e59f301c 	ldr	r3, [pc, #28]	; 3c0 <uart_getchar+0x44>
 3a0:	e5933000 	ldr	r3, [r3]
 3a4:	e54b3005 	strb	r3, [fp, #-5]
 3a8:	e55b3005 	ldrb	r3, [fp, #-5]
 3ac:	e1a00003 	mov	r0, r3
 3b0:	e28bd000 	add	sp, fp, #0
 3b4:	e8bd0800 	pop	{fp}
 3b8:	e12fff1e 	bx	lr
 3bc:	01c28014 	biceq	r8, r2, r4, lsl r0
 3c0:	01c28000 	biceq	r8, r2, r0

000003c4 <uart_putchar>:
 3c4:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 3c8:	e28db000 	add	fp, sp, #0
 3cc:	e24dd00c 	sub	sp, sp, #12
 3d0:	e1a03000 	mov	r3, r0
 3d4:	e54b3005 	strb	r3, [fp, #-5]
 3d8:	e59f3024 	ldr	r3, [pc, #36]	; 404 <uart_putchar+0x40>
 3dc:	e55b2005 	ldrb	r2, [fp, #-5]
 3e0:	e5832000 	str	r2, [r3]
 3e4:	e59f301c 	ldr	r3, [pc, #28]	; 408 <uart_putchar+0x44>
 3e8:	e5933000 	ldr	r3, [r3]
 3ec:	e2033020 	and	r3, r3, #32
 3f0:	e3530000 	cmp	r3, #0
 3f4:	0afffffa 	beq	3e4 <uart_putchar+0x20>
 3f8:	e28bd000 	add	sp, fp, #0
 3fc:	e8bd0800 	pop	{fp}
 400:	e12fff1e 	bx	lr
 404:	01c28000 	biceq	r8, r2, r0
 408:	01c28014 	biceq	r8, r2, r4, lsl r0

0000040c <clock_init>:
 40c:	e92d4800 	push	{fp, lr}
 410:	e28db004 	add	fp, sp, #4
 414:	e59f3078 	ldr	r3, [pc, #120]	; 494 <clock_init+0x88>
 418:	e59f2078 	ldr	r2, [pc, #120]	; 498 <clock_init+0x8c>
 41c:	e5832000 	str	r2, [r3]
 420:	e59f3074 	ldr	r3, [pc, #116]	; 49c <clock_init+0x90>
 424:	e59f2074 	ldr	r2, [pc, #116]	; 4a0 <clock_init+0x94>
 428:	e5832000 	str	r2, [r3]
 42c:	e3a000c8 	mov	r0, #200	; 0xc8
 430:	ebffff7f 	bl	234 <sdelay>
 434:	e59f3058 	ldr	r3, [pc, #88]	; 494 <clock_init+0x88>
 438:	e59f2064 	ldr	r2, [pc, #100]	; 4a4 <clock_init+0x98>
 43c:	e5832000 	str	r2, [r3]
 440:	e59f0060 	ldr	r0, [pc, #96]	; 4a8 <clock_init+0x9c>
 444:	e3a01018 	mov	r1, #24
 448:	e3a02002 	mov	r2, #2
 44c:	e3a03000 	mov	r3, #0
 450:	ebffff82 	bl	260 <sr32>
 454:	e59f004c 	ldr	r0, [pc, #76]	; 4a8 <clock_init+0x9c>
 458:	e3a01010 	mov	r1, #16
 45c:	e3a02002 	mov	r2, #2
 460:	e3a03000 	mov	r3, #0
 464:	ebffff7d 	bl	260 <sr32>
 468:	e59f0038 	ldr	r0, [pc, #56]	; 4a8 <clock_init+0x9c>
 46c:	e3a01000 	mov	r1, #0
 470:	e3a02005 	mov	r2, #5
 474:	e3a03000 	mov	r3, #0
 478:	ebffff78 	bl	260 <sr32>
 47c:	e59f0028 	ldr	r0, [pc, #40]	; 4ac <clock_init+0xa0>
 480:	e3a01010 	mov	r1, #16
 484:	e3a02001 	mov	r2, #1
 488:	e3a03001 	mov	r3, #1
 48c:	ebffff73 	bl	260 <sr32>
 490:	e8bd8800 	pop	{fp, pc}
 494:	01c20054 	biceq	r0, r2, r4, asr r0
 498:	00010010 	andeq	r0, r1, r0, lsl r0
 49c:	01c20044 	biceq	r0, r2, r4, asr #32
 4a0:	a1005000 	tstge	r0, r0
 4a4:	00020010 	andeq	r0, r2, r0, lsl r0
 4a8:	01c20058 	biceq	r0, r2, r8, asr r0
 4ac:	01c2006c 	biceq	r0, r2, ip, rrx

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002641 	andeq	r2, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
  10:	45543505 	ldrbmi	r3, [r4, #-1285]	; 0x505
  14:	08040600 	stmdaeq	r4, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0x94c
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337139 	ldfcss	f7, [r3, #-228]!	; 0xffffff1c
  20:	20293736 	eorcs	r3, r9, r6, lsr r7
  24:	2e342e34 	mrccs	14, 1, r2, cr4, cr4, {1}
  28:	47000031 	smladxmi	r0, r1, r0, r0
  2c:	203a4343 	eorscs	r4, sl, r3, asr #6
  30:	756f5328 	strbvc	r5, [pc, #-808]!	; fffffd10 <__bss_end+0xaffffd10>
  34:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  38:	2b472079 	blcs	11c8224 <__image_copy_end+0x11c7d74>
  3c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
  40:	32206574 	eorcc	r6, r0, #486539264	; 0x1d000000
  44:	71393030 	teqvc	r9, r0, lsr r0
  48:	37362d33 	undefined instruction 0x37362d33
  4c:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  50:	00312e34 	eorseq	r2, r1, r4, lsr lr
  54:	43434700 	movtmi	r4, #14080	; 0x3700
  58:	5328203a 	teqpl	r8, #58	; 0x3a
  5c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  60:	20797265 	rsbscs	r7, r9, r5, ror #4
  64:	202b2b47 	eorcs	r2, fp, r7, asr #22
  68:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0x94c
  6c:	30303220 	eorscc	r3, r0, r0, lsr #4
  70:	2d337139 	ldfcss	f7, [r3, #-228]!	; 0xffffff1c
  74:	20293736 	eorcs	r3, r9, r6, lsr r7
  78:	2e342e34 	mrccs	14, 1, r2, cr4, cr4, {1}
  7c:	47000031 	smladxmi	r0, r1, r0, r0
  80:	203a4343 	eorscs	r4, sl, r3, asr #6
  84:	756f5328 	strbvc	r5, [pc, #-808]!	; fffffd64 <__bss_end+0xaffffd64>
  88:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  8c:	2b472079 	blcs	11c8278 <__image_copy_end+0x11c7dc8>
  90:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
  94:	32206574 	eorcc	r6, r0, #486539264	; 0x1d000000
  98:	71393030 	teqvc	r9, r0, lsr r0
  9c:	37362d33 	undefined instruction 0x37362d33
  a0:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  a4:	00312e34 	eorseq	r2, r1, r4, lsr lr
