#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000429fd50 .scope module, "decoder" "decoder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in"
    .port_info 1 /OUTPUT 7 "out"
o000000000429fed8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000042574b0_0 .net "in", 3 0, o000000000429fed8;  0 drivers
v0000000004257730_0 .var "out", 6 0;
E_0000000004248510 .event edge, v00000000042574b0_0;
S_00000000041dceb0 .scope module, "processor" "processor" 3 18;
 .timescale 0 0;
v00000000042ff220_0 .net "ALUControlOutput", 3 0, v00000000042575f0_0;  1 drivers
v00000000042feb40_0 .net "ALUPCPlus4Output", 31 0, v0000000004257550_0;  1 drivers
v00000000042fe500_0 .net "ALUSrcOutput", 31 0, v0000000004257870_0;  1 drivers
v00000000042ff2c0_0 .net "CSignal_ALUOp", 1 0, L_0000000004300c90;  1 drivers
v00000000042ffe00_0 .net "CSignal_ALUSrc", 0 0, v0000000004256b50_0;  1 drivers
v00000000042fe280_0 .net "CSignal_Branch", 0 0, v00000000042568d0_0;  1 drivers
v00000000042fe140_0 .net "CSignal_MemRead", 0 0, v0000000004256970_0;  1 drivers
v00000000042feaa0_0 .net "CSignal_MemWrite", 0 0, v0000000004256a10_0;  1 drivers
v00000000042ffae0_0 .net "CSignal_MemtoReg", 0 0, v0000000004257370_0;  1 drivers
v00000000042ff360_0 .net "CSignal_RegDst", 0 0, v00000000042565b0_0;  1 drivers
v00000000042fe0a0_0 .net "CSignal_RegWrite", 0 0, v0000000004257f50_0;  1 drivers
v00000000042ff7c0_0 .net "PCOutput", 31 0, v00000000042fc2a0_0;  1 drivers
v00000000042febe0_0 .net "PCSrcInput", 31 0, v00000000042fc340_0;  1 drivers
v00000000042ff9a0_0 .net "PIPE_EXMEM_OUT_BranchALUOutput", 31 0, v00000000042f80a0_0;  1 drivers
v00000000042ffb80_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_Branch", 0 0, v00000000042f7ce0_0;  1 drivers
v00000000042ffcc0_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_MRead", 0 0, v00000000042f7240_0;  1 drivers
v00000000042ff4a0_0 .net "PIPE_EXMEM_OUT_CSignal_MEM_MWrite", 0 0, v00000000042f7380_0;  1 drivers
v00000000042fe1e0_0 .net "PIPE_EXMEM_OUT_CSignal_WB_MemtoReg", 0 0, v00000000042f7060_0;  1 drivers
v00000000042fec80_0 .net "PIPE_EXMEM_OUT_CSignal_WB_RegWrite", 0 0, v00000000042f7b00_0;  1 drivers
v00000000042fe780_0 .net "PIPE_EXMEM_OUT_MainALUOutput", 31 0, v00000000042f7c40_0;  1 drivers
v00000000042ffd60_0 .net "PIPE_EXMEM_OUT_ReadData2", 31 0, v00000000042f8b40_0;  1 drivers
v00000000042fe320_0 .net "PIPE_EXMEM_OUT_RegDstOutput", 4 0, v00000000042f7420_0;  1 drivers
v00000000042fed20_0 .net "PIPE_EXMEM_OUT_Zero", 0 0, v00000000042f8c80_0;  1 drivers
v00000000042ffea0_0 .net "PIPE_IDEX_OUT_ALUPCPlus4Output", 31 0, v00000000042f8000_0;  1 drivers
v00000000042ff400_0 .net "PIPE_IDEX_OUT_CSignal_EX_ALUOp", 1 0, v00000000042f88c0_0;  1 drivers
v00000000042fe5a0_0 .net "PIPE_IDEX_OUT_CSignal_EX_ALUSrc", 0 0, v00000000042f8320_0;  1 drivers
v00000000042fe640_0 .net "PIPE_IDEX_OUT_CSignal_EX_RegDst", 0 0, v00000000042f85a0_0;  1 drivers
v00000000042fedc0_0 .net "PIPE_IDEX_OUT_CSignal_MEM_Branch", 0 0, v00000000042f7880_0;  1 drivers
v00000000042fee60_0 .net "PIPE_IDEX_OUT_CSignal_MEM_MRead", 0 0, v00000000042f7600_0;  1 drivers
v00000000042fe6e0_0 .net "PIPE_IDEX_OUT_CSignal_MEM_MWrite", 0 0, v00000000042f83c0_0;  1 drivers
v00000000042fe820_0 .net "PIPE_IDEX_OUT_CSignal_WB_MemtoReg", 0 0, v00000000042f8820_0;  1 drivers
v00000000042fe8c0_0 .net "PIPE_IDEX_OUT_CSignal_WB_RegWrite", 0 0, v00000000042f8960_0;  1 drivers
v0000000004301190_0 .net "PIPE_IDEX_OUT_RD", 4 0, v00000000042f8640_0;  1 drivers
v00000000043008d0_0 .net "PIPE_IDEX_OUT_RT", 4 0, v00000000042f86e0_0;  1 drivers
v00000000043017d0_0 .net "PIPE_IDEX_OUT_ReadData1", 31 0, v00000000042f8780_0;  1 drivers
v0000000004300dd0_0 .net "PIPE_IDEX_OUT_ReadData2", 31 0, v00000000042f76a0_0;  1 drivers
v0000000004301050_0 .net "PIPE_IDEX_OUT_SignExt", 31 0, v00000000042f8f00_0;  1 drivers
v0000000004300ab0_0 .net "PIPE_IFID_ALUPCPlus4Output", 31 0, v00000000042f8dc0_0;  1 drivers
v0000000004300970_0 .net "PIPE_IFID_Instruction", 31 0, v00000000042f8d20_0;  1 drivers
v0000000004301370_0 .net "PIPE_MEMWB_CSignal_MemtoReg", 0 0, v00000000042fba80_0;  1 drivers
v0000000004300b50_0 .net "PIPE_MEMWB_CSignal_RegWrite", 0 0, v00000000042fbf80_0;  1 drivers
v0000000004300a10_0 .net "PIPE_MEMWB_DataMemoryOutput", 31 0, v00000000042fb300_0;  1 drivers
v00000000043014b0_0 .net "PIPE_MEMWB_MainALUOutput", 31 0, v00000000042fbc60_0;  1 drivers
v0000000004301730_0 .net "PIPE_MEMWB_RegDstOutput", 4 0, v00000000042fcf20_0;  1 drivers
v0000000004300f10_0 .net "branchALUOutput", 31 0, v00000000042fc200_0;  1 drivers
v00000000043012d0_0 .net "branchGateOutput", 0 0, v00000000042fefa0_0;  1 drivers
v0000000004301230_0 .var "clk", 0 0;
v00000000043019b0_0 .net "dataMemoryOutput", 31 0, v00000000042ffc20_0;  1 drivers
v0000000004301cd0_0 .net "instruction", 31 0, v00000000042f7100_0;  1 drivers
v0000000004300fb0_0 .net "mainALUOutput", 31 0, v00000000042ff5e0_0;  1 drivers
v0000000004301410_0 .net "memtoRegOutput", 31 0, v00000000042fc520_0;  1 drivers
o00000000042a2998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000043010f0_0 .net "nop", 31 0, o00000000042a2998;  0 drivers
v0000000004300bf0_0 .var "pcInManual", 31 0;
v0000000004301550_0 .net "readData1", 31 0, v00000000042fcb60_0;  1 drivers
v00000000043000b0_0 .net "readData2", 31 0, v00000000042fbb20_0;  1 drivers
v0000000004300d30_0 .net "regDstOutput", 4 0, v00000000042fe960_0;  1 drivers
v00000000043003d0_0 .var "resetManual", 0 0;
v0000000004300e70_0 .net "signExtendOutput", 31 0, v00000000042fbee0_0;  1 drivers
v00000000043001f0_0 .net "sllOutput", 31 0, v00000000042fb6c0_0;  1 drivers
v00000000043015f0_0 .net "zero", 0 0, L_0000000004301d70;  1 drivers
L_0000000004300290 .part v00000000042f8d20_0, 26, 6;
L_0000000004300c90 .concat8 [ 1 1 0 0], v0000000004256790_0, v00000000042581d0_0;
L_0000000004301690 .part v00000000042f8d20_0, 21, 5;
L_0000000004301870 .part v00000000042f8d20_0, 16, 5;
L_0000000004301a50 .part v00000000042f8d20_0, 0, 16;
L_0000000004301af0 .part v00000000042f8d20_0, 16, 5;
L_0000000004301b90 .part v00000000042f8d20_0, 11, 5;
L_0000000004300470 .part v00000000042f8f00_0, 0, 6;
S_00000000041dd030 .scope module, "ALUControl" "alu_control" 3 171, 4 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 4 "aluCtrlOut"
v0000000004257ff0_0 .net "ALUOp", 1 0, v00000000042f88c0_0;  alias, 1 drivers
v00000000042575f0_0 .var "aluCtrlOut", 3 0;
v0000000004258090_0 .var "dontcare", 3 0;
v00000000042577d0_0 .net "funcCode", 5 0, L_0000000004300470;  1 drivers
E_0000000004248550 .event edge, v00000000042577d0_0, v0000000004257ff0_0;
S_00000000041df2c0 .scope module, "ALUPCPlus4" "arithmeticlogicunit" 3 110, 5 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v0000000004256470_0 .net "A", 31 0, v00000000042fc2a0_0;  alias, 1 drivers
L_00000000043020c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000004257190_0 .net "B", 31 0, L_00000000043020c0;  1 drivers
L_0000000004302108 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000000004257230_0 .net "OP", 3 0, L_0000000004302108;  1 drivers
v0000000004257550_0 .var "OUT", 31 0;
L_0000000004302078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000004257050_0 .net/2u *"_s0", 31 0, L_0000000004302078;  1 drivers
v0000000004257d70_0 .var "dontcare", 31 0;
v0000000004257690_0 .net "zero", 0 0, L_0000000004301910;  1 drivers
E_0000000004247c90 .event edge, v0000000004257230_0, v0000000004257190_0, v0000000004256470_0;
L_0000000004301910 .cmp/eq 32, v0000000004257550_0, L_0000000004302078;
S_00000000041df440 .scope module, "ALUSrcMux" "multiplexorALUSrc" 3 167, 6 18 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v0000000004257eb0_0 .net "control", 0 0, v00000000042f8320_0;  alias, 1 drivers
v0000000004256830_0 .var "dontcare", 31 0;
v0000000004256650_0 .net "i0", 31 0, v00000000042f76a0_0;  alias, 1 drivers
v00000000042579b0_0 .net "i1", 31 0, v00000000042f8f00_0;  alias, 1 drivers
v0000000004257870_0 .var "out", 31 0;
E_0000000004247ed0 .event edge, v0000000004257eb0_0, v00000000042579b0_0, v0000000004256650_0;
S_00000000041d8670 .scope module, "ControlUnit" "maincontrolunit" 3 115, 7 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "regDst"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "memtoReg"
    .port_info 4 /OUTPUT 1 "regWrite"
    .port_info 5 /OUTPUT 1 "memRead"
    .port_info 6 /OUTPUT 1 "memWrite"
    .port_info 7 /OUTPUT 1 "branch"
    .port_info 8 /OUTPUT 1 "ALUOp1"
    .port_info 9 /OUTPUT 1 "ALUOp0"
v0000000004256790_0 .var "ALUOp0", 0 0;
v00000000042581d0_0 .var "ALUOp1", 0 0;
v0000000004256b50_0 .var "ALUSrc", 0 0;
v00000000042568d0_0 .var "branch", 0 0;
v00000000042570f0_0 .var "dontcare", 0 0;
v0000000004256970_0 .var "memRead", 0 0;
v0000000004256a10_0 .var "memWrite", 0 0;
v0000000004257370_0 .var "memtoReg", 0 0;
v0000000004256ab0_0 .net "op", 5 0, L_0000000004300290;  1 drivers
v00000000042565b0_0 .var "regDst", 0 0;
v0000000004257f50_0 .var "regWrite", 0 0;
E_00000000042456d0 .event edge, v0000000004256ab0_0;
S_00000000041d87f0 .scope module, "EX_MEM" "PIPE_EX_MEM" 3 175, 8 77 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_MEM_Branch"
    .port_info 2 /INPUT 1 "PIPEIN_MEM_MRead"
    .port_info 3 /INPUT 1 "PIPEIN_MEM_MWrite"
    .port_info 4 /OUTPUT 1 "PIPEOUT_MEM_Branch"
    .port_info 5 /OUTPUT 1 "PIPEOUT_MEM_MRead"
    .port_info 6 /OUTPUT 1 "PIPEOUT_MEM_MWrite"
    .port_info 7 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 8 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 9 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 10 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 11 /INPUT 32 "PIPEIN_BranchALUOutput"
    .port_info 12 /INPUT 1 "PIPEIN_Zero"
    .port_info 13 /INPUT 32 "PIPEIN_ALUResult"
    .port_info 14 /INPUT 32 "PIPEIN_ReadData2"
    .port_info 15 /INPUT 5 "PIPEIN_RegDstOutput"
    .port_info 16 /OUTPUT 32 "PIPEOUT_BranchALUOutput"
    .port_info 17 /OUTPUT 1 "PIPEOUT_Zero"
    .port_info 18 /OUTPUT 32 "PIPEOUT_ALUResult"
    .port_info 19 /OUTPUT 32 "PIPEOUT_ReadData2"
    .port_info 20 /OUTPUT 5 "PIPEOUT_RegDstOutput"
v0000000004258130_0 .net "PIPEIN_ALUResult", 31 0, v00000000042ff5e0_0;  alias, 1 drivers
v0000000004256510_0 .net "PIPEIN_BranchALUOutput", 31 0, v00000000042fc200_0;  alias, 1 drivers
v00000000042572d0_0 .net "PIPEIN_MEM_Branch", 0 0, v00000000042f7880_0;  alias, 1 drivers
v0000000004258310_0 .net "PIPEIN_MEM_MRead", 0 0, v00000000042f7600_0;  alias, 1 drivers
v00000000042566f0_0 .net "PIPEIN_MEM_MWrite", 0 0, v00000000042f83c0_0;  alias, 1 drivers
v0000000004256e70_0 .net "PIPEIN_ReadData2", 31 0, v00000000042f76a0_0;  alias, 1 drivers
v0000000004257a50_0 .net "PIPEIN_RegDstOutput", 4 0, v00000000042fe960_0;  alias, 1 drivers
v000000000424cc50_0 .net "PIPEIN_WB_MemtoReg", 0 0, v00000000042f8820_0;  alias, 1 drivers
v000000000424be90_0 .net "PIPEIN_WB_RegWrite", 0 0, v00000000042f8960_0;  alias, 1 drivers
v00000000042f8e60_0 .net "PIPEIN_Zero", 0 0, L_0000000004301d70;  alias, 1 drivers
v00000000042f7c40_0 .var "PIPEOUT_ALUResult", 31 0;
v00000000042f80a0_0 .var "PIPEOUT_BranchALUOutput", 31 0;
v00000000042f7ce0_0 .var "PIPEOUT_MEM_Branch", 0 0;
v00000000042f7240_0 .var "PIPEOUT_MEM_MRead", 0 0;
v00000000042f7380_0 .var "PIPEOUT_MEM_MWrite", 0 0;
v00000000042f8b40_0 .var "PIPEOUT_ReadData2", 31 0;
v00000000042f7420_0 .var "PIPEOUT_RegDstOutput", 4 0;
v00000000042f7060_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v00000000042f7b00_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v00000000042f8c80_0 .var "PIPEOUT_Zero", 0 0;
v00000000042f74c0_0 .net "clk", 0 0, v0000000004301230_0;  1 drivers
E_0000000004244b50 .event edge, v00000000042f74c0_0;
S_00000000041d6c30 .scope module, "ID_EX" "PIPE_ID_EX" 3 122, 8 17 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_EX_ALUSrc"
    .port_info 2 /INPUT 2 "PIPEIN_EX_ALUOp"
    .port_info 3 /INPUT 1 "PIPEIN_EX_RegDst"
    .port_info 4 /OUTPUT 1 "PIPEOUT_EX_ALUSrc"
    .port_info 5 /OUTPUT 2 "PIPEOUT_EX_ALUOp"
    .port_info 6 /OUTPUT 1 "PIPEOUT_EX_RegDst"
    .port_info 7 /INPUT 1 "PIPEIN_MEM_Branch"
    .port_info 8 /INPUT 1 "PIPEIN_MEM_MRead"
    .port_info 9 /INPUT 1 "PIPEIN_MEM_MWrite"
    .port_info 10 /OUTPUT 1 "PIPEOUT_MEM_Branch"
    .port_info 11 /OUTPUT 1 "PIPEOUT_MEM_MRead"
    .port_info 12 /OUTPUT 1 "PIPEOUT_MEM_MWrite"
    .port_info 13 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 14 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 15 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 16 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 17 /INPUT 32 "PIPEIN_PCPlus4"
    .port_info 18 /INPUT 32 "PIPEIN_ReadData1"
    .port_info 19 /INPUT 32 "PIPEIN_ReadData2"
    .port_info 20 /INPUT 32 "PIPEIN_SignExt"
    .port_info 21 /INPUT 5 "PIPEIN_RT"
    .port_info 22 /INPUT 5 "PIPEIN_RD"
    .port_info 23 /OUTPUT 32 "PIPEOUT_PCPlus4"
    .port_info 24 /OUTPUT 32 "PIPEOUT_ReadData1"
    .port_info 25 /OUTPUT 32 "PIPEOUT_ReadData2"
    .port_info 26 /OUTPUT 32 "PIPEOUT_SignExt"
    .port_info 27 /OUTPUT 5 "PIPEOUT_RT"
    .port_info 28 /OUTPUT 5 "PIPEOUT_RD"
v00000000042f8a00_0 .net "PIPEIN_EX_ALUOp", 1 0, L_0000000004300c90;  alias, 1 drivers
v00000000042f7e20_0 .net "PIPEIN_EX_ALUSrc", 0 0, v0000000004256b50_0;  alias, 1 drivers
v00000000042f8460_0 .net "PIPEIN_EX_RegDst", 0 0, v00000000042565b0_0;  alias, 1 drivers
v00000000042f72e0_0 .net "PIPEIN_MEM_Branch", 0 0, v00000000042568d0_0;  alias, 1 drivers
v00000000042f8140_0 .net "PIPEIN_MEM_MRead", 0 0, v0000000004256970_0;  alias, 1 drivers
v00000000042f79c0_0 .net "PIPEIN_MEM_MWrite", 0 0, v0000000004256a10_0;  alias, 1 drivers
v00000000042f7d80_0 .net "PIPEIN_PCPlus4", 31 0, v00000000042f8dc0_0;  alias, 1 drivers
v00000000042f8280_0 .net "PIPEIN_RD", 4 0, L_0000000004301b90;  1 drivers
v00000000042f7ba0_0 .net "PIPEIN_RT", 4 0, L_0000000004301af0;  1 drivers
v00000000042f7560_0 .net "PIPEIN_ReadData1", 31 0, v00000000042fcb60_0;  alias, 1 drivers
v00000000042f7ec0_0 .net "PIPEIN_ReadData2", 31 0, v00000000042fbb20_0;  alias, 1 drivers
v00000000042f81e0_0 .net "PIPEIN_SignExt", 31 0, v00000000042fbee0_0;  alias, 1 drivers
v00000000042f7f60_0 .net "PIPEIN_WB_MemtoReg", 0 0, v0000000004257370_0;  alias, 1 drivers
v00000000042f8500_0 .net "PIPEIN_WB_RegWrite", 0 0, v0000000004257f50_0;  alias, 1 drivers
v00000000042f88c0_0 .var "PIPEOUT_EX_ALUOp", 1 0;
v00000000042f8320_0 .var "PIPEOUT_EX_ALUSrc", 0 0;
v00000000042f85a0_0 .var "PIPEOUT_EX_RegDst", 0 0;
v00000000042f7880_0 .var "PIPEOUT_MEM_Branch", 0 0;
v00000000042f7600_0 .var "PIPEOUT_MEM_MRead", 0 0;
v00000000042f83c0_0 .var "PIPEOUT_MEM_MWrite", 0 0;
v00000000042f8000_0 .var "PIPEOUT_PCPlus4", 31 0;
v00000000042f8640_0 .var "PIPEOUT_RD", 4 0;
v00000000042f86e0_0 .var "PIPEOUT_RT", 4 0;
v00000000042f8780_0 .var "PIPEOUT_ReadData1", 31 0;
v00000000042f76a0_0 .var "PIPEOUT_ReadData2", 31 0;
v00000000042f8f00_0 .var "PIPEOUT_SignExt", 31 0;
v00000000042f8820_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v00000000042f8960_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v00000000042f7740_0 .net "clk", 0 0, v0000000004301230_0;  alias, 1 drivers
S_00000000041d4990 .scope module, "IF_ID" "PIPE_IF_ID" 3 112, 8 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PIPEIN_PCPlus4"
    .port_info 2 /INPUT 32 "PIPEIN_InsMemory"
    .port_info 3 /OUTPUT 32 "PIPEOUT_PCPlus4"
    .port_info 4 /OUTPUT 32 "PIPEOUT_InsMemory"
v00000000042f8aa0_0 .net "PIPEIN_InsMemory", 31 0, v00000000042f7100_0;  alias, 1 drivers
v00000000042f8be0_0 .net "PIPEIN_PCPlus4", 31 0, v0000000004257550_0;  alias, 1 drivers
v00000000042f8d20_0 .var "PIPEOUT_InsMemory", 31 0;
v00000000042f8dc0_0 .var "PIPEOUT_PCPlus4", 31 0;
v00000000042f77e0_0 .net "clk", 0 0, v0000000004301230_0;  alias, 1 drivers
S_00000000041d4b10 .scope module, "InstructionMemory" "instructionmemory" 3 108, 9 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v00000000042f7920_0 .net "addr", 31 0, v00000000042fc2a0_0;  alias, 1 drivers
v00000000042f7100_0 .var "instruction", 31 0;
v00000000042f7a60 .array "memory", 63 0, 31 0;
E_0000000004244bd0 .event edge, v0000000004256470_0;
S_00000000041cef00 .scope module, "MEM_WB" "PIPE_MEM_WB" 3 210, 8 125 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PIPEIN_WB_RegWrite"
    .port_info 2 /INPUT 1 "PIPEIN_WB_MemtoReg"
    .port_info 3 /OUTPUT 1 "PIPEOUT_WB_RegWrite"
    .port_info 4 /OUTPUT 1 "PIPEOUT_WB_MemtoReg"
    .port_info 5 /INPUT 32 "PIPEIN_DataMemoryOutput"
    .port_info 6 /INPUT 32 "PIPEIN_MainALUOutput"
    .port_info 7 /INPUT 5 "PIPEIN_RegDstOutput"
    .port_info 8 /OUTPUT 32 "PIPEOUT_DataMemoryOutput"
    .port_info 9 /OUTPUT 32 "PIPEOUT_MainALUOutput"
    .port_info 10 /OUTPUT 5 "PIPEOUT_RegDstOutput"
v00000000042f71a0_0 .net "PIPEIN_DataMemoryOutput", 31 0, v00000000042ffc20_0;  alias, 1 drivers
v00000000042fb8a0_0 .net "PIPEIN_MainALUOutput", 31 0, v00000000042f7c40_0;  alias, 1 drivers
v00000000042fbbc0_0 .net "PIPEIN_RegDstOutput", 4 0, v00000000042f7420_0;  alias, 1 drivers
v00000000042fb3a0_0 .net "PIPEIN_WB_MemtoReg", 0 0, v00000000042f7060_0;  alias, 1 drivers
v00000000042fcd40_0 .net "PIPEIN_WB_RegWrite", 0 0, v00000000042f7b00_0;  alias, 1 drivers
v00000000042fb300_0 .var "PIPEOUT_DataMemoryOutput", 31 0;
v00000000042fbc60_0 .var "PIPEOUT_MainALUOutput", 31 0;
v00000000042fcf20_0 .var "PIPEOUT_RegDstOutput", 4 0;
v00000000042fba80_0 .var "PIPEOUT_WB_MemtoReg", 0 0;
v00000000042fbf80_0 .var "PIPEOUT_WB_RegWrite", 0 0;
v00000000042fb800_0 .net "clk", 0 0, v0000000004301230_0;  alias, 1 drivers
S_00000000041cf080 .scope module, "MemtoReg" "multiplexorMemtoReg" 3 231, 6 36 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v00000000042fb440_0 .net "control", 0 0, v00000000042fba80_0;  alias, 1 drivers
v00000000042fbe40_0 .var "dontcare", 31 0;
v00000000042fc5c0_0 .net "i0", 31 0, v00000000042fbc60_0;  alias, 1 drivers
v00000000042fc480_0 .net "i1", 31 0, v00000000042fb300_0;  alias, 1 drivers
v00000000042fc520_0 .var "out", 31 0;
E_0000000004245210 .event edge, v00000000042fba80_0, v00000000042fb300_0, v00000000042fbc60_0;
S_00000000041c3380 .scope module, "PC" "programcounter" 3 106, 10 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 32 "out"
v00000000042fbd00_0 .net "clock", 0 0, v0000000004301230_0;  alias, 1 drivers
v00000000042fc660_0 .net "in", 31 0, v0000000004300bf0_0;  1 drivers
v00000000042fc2a0_0 .var "out", 31 0;
v00000000042fb4e0_0 .net "reset", 0 0, v00000000043003d0_0;  1 drivers
S_00000000041c3500 .scope module, "PCSrc" "multiplexorPCSrc" 3 104, 6 53 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v00000000042fca20_0 .net "control", 0 0, v00000000042fefa0_0;  alias, 1 drivers
v00000000042fb580_0 .var "dontcare", 31 0;
v00000000042fb940_0 .net "i0", 31 0, v0000000004257550_0;  alias, 1 drivers
v00000000042fb9e0_0 .net "i1", 31 0, v00000000042f80a0_0;  alias, 1 drivers
v00000000042fc340_0 .var "out", 31 0;
E_0000000004244d50 .event edge, v00000000042fca20_0, v00000000042f80a0_0, v0000000004257550_0;
S_00000000041c00b0 .scope module, "RegisterFile" "registerfile" 3 117, 11 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "reg1addr"
    .port_info 2 /INPUT 5 "reg2addr"
    .port_info 3 /INPUT 5 "writeRegister"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /INPUT 1 "regWrite"
    .port_info 6 /OUTPUT 32 "reg1content"
    .port_info 7 /OUTPUT 32 "reg2content"
v00000000042fc8e0_0 .net "clk", 0 0, v0000000004301230_0;  alias, 1 drivers
v00000000042fcac0_0 .net "reg1addr", 4 0, L_0000000004301690;  1 drivers
v00000000042fcb60_0 .var "reg1content", 31 0;
v00000000042fc0c0_0 .net "reg2addr", 4 0, L_0000000004301870;  1 drivers
v00000000042fbb20_0 .var "reg2content", 31 0;
v00000000042fb620_0 .net "regWrite", 0 0, v00000000042fbf80_0;  alias, 1 drivers
v00000000042fc700 .array "registers", 31 0, 31 0;
v00000000042fcc00_0 .var "update", 0 0;
v00000000042fc7a0_0 .net "writeData", 31 0, v00000000042fc520_0;  alias, 1 drivers
v00000000042fc840_0 .net "writeRegister", 4 0, v00000000042fcf20_0;  alias, 1 drivers
E_0000000004244c50 .event edge, v00000000042fcc00_0, v00000000042fc0c0_0;
E_0000000004244fd0 .event edge, v00000000042fcac0_0;
S_00000000041c0230 .scope module, "SLL" "shiftlogicalleft" 3 163, 12 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /OUTPUT 32 "out"
v00000000042fbda0_0 .net "i0", 31 0, v00000000042f8f00_0;  alias, 1 drivers
v00000000042fb6c0_0 .var "out", 31 0;
E_0000000004247390 .event edge, v00000000042579b0_0;
S_00000000041bc8c0 .scope module, "SignExt" "signext" 3 119, 13 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i0"
    .port_info 1 /OUTPUT 32 "out"
v00000000042fb760_0 .var "dontcare", 31 0;
v00000000042fb260_0 .net "i0", 15 0, L_0000000004301a50;  1 drivers
v00000000042fbee0_0 .var "out", 31 0;
E_0000000004247150 .event edge, v00000000042fb260_0;
S_00000000042fd510 .scope module, "branchALU" "arithmeticlogicunit" 3 165, 5 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v00000000042fc980_0 .net "A", 31 0, v00000000042f8000_0;  alias, 1 drivers
v00000000042fc020_0 .net "B", 31 0, v00000000042fb6c0_0;  alias, 1 drivers
L_0000000004302198 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000000042fc160_0 .net "OP", 3 0, L_0000000004302198;  1 drivers
v00000000042fc200_0 .var "OUT", 31 0;
L_0000000004302150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000042fc3e0_0 .net/2u *"_s0", 31 0, L_0000000004302150;  1 drivers
v00000000042fcca0_0 .var "dontcare", 31 0;
v00000000042fcde0_0 .net "zero", 0 0, L_0000000004301c30;  1 drivers
E_0000000004247350 .event edge, v00000000042fc160_0, v00000000042fb6c0_0, v00000000042f8000_0;
L_0000000004301c30 .cmp/eq 32, v00000000042fc200_0, L_0000000004302150;
S_00000000042fd090 .scope module, "datamem" "datamemory" 3 208, 14 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 32 "writeData"
    .port_info 3 /INPUT 1 "memRead"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /OUTPUT 32 "readData"
v00000000042fce80_0 .net "addr", 31 0, v00000000042f7c40_0;  alias, 1 drivers
v00000000042fb080_0 .net "clk", 0 0, v0000000004301230_0;  alias, 1 drivers
v00000000042fb120_0 .net "memRead", 0 0, v00000000042f7240_0;  alias, 1 drivers
v00000000042fb1c0_0 .net "memWrite", 0 0, v00000000042f7380_0;  alias, 1 drivers
v00000000042fe460 .array "memory", 63 0, 31 0;
v00000000042ffc20_0 .var "readData", 31 0;
v00000000042fff40_0 .net "writeData", 31 0, v00000000042f8b40_0;  alias, 1 drivers
E_0000000004246fd0 .event edge, v00000000042f7240_0, v00000000042f8b40_0, v00000000042f7c40_0;
S_00000000042fd810 .scope module, "gate" "andgate" 3 206, 15 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /OUTPUT 1 "out"
v00000000042ff0e0_0 .net "i0", 0 0, v00000000042f7ce0_0;  alias, 1 drivers
v00000000042ff720_0 .net "i1", 0 0, v00000000042f8c80_0;  alias, 1 drivers
v00000000042fefa0_0 .var "out", 0 0;
E_0000000004246c50 .event edge, v00000000042f8c80_0, v00000000042f7ce0_0;
S_00000000042fd690 .scope module, "mainALU" "arithmeticlogicunit" 3 169, 5 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v00000000042ff040_0 .net "A", 31 0, v00000000042f8780_0;  alias, 1 drivers
v00000000042ff860_0 .net "B", 31 0, v0000000004257870_0;  alias, 1 drivers
v00000000042ff540_0 .net "OP", 3 0, v00000000042575f0_0;  alias, 1 drivers
v00000000042ff5e0_0 .var "OUT", 31 0;
L_00000000043021e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000042ff680_0 .net/2u *"_s0", 31 0, L_00000000043021e0;  1 drivers
v00000000042fea00_0 .var "dontcare", 31 0;
v00000000042fe3c0_0 .net "zero", 0 0, L_0000000004301d70;  alias, 1 drivers
E_0000000004247250 .event edge, v00000000042575f0_0, v0000000004257870_0, v00000000042f8780_0;
L_0000000004301d70 .cmp/eq 32, v00000000042ff5e0_0, L_00000000043021e0;
S_00000000042fd990 .scope module, "regDstMUX" "multiplexorRegDst" 3 173, 6 1 0, S_00000000041dceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i0"
    .port_info 1 /INPUT 5 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 5 "out"
v00000000042ff900_0 .net "control", 0 0, v00000000042f85a0_0;  alias, 1 drivers
v00000000042fef00_0 .var "dontcare", 4 0;
v00000000042ffa40_0 .net "i0", 4 0, v00000000042f86e0_0;  alias, 1 drivers
v00000000042ff180_0 .net "i1", 4 0, v00000000042f8640_0;  alias, 1 drivers
v00000000042fe960_0 .var "out", 4 0;
E_0000000004247610 .event edge, v00000000042f85a0_0, v00000000042f8640_0, v00000000042f86e0_0;
    .scope S_000000000429fd50;
T_0 ;
    %wait E_0000000004248510;
    %load/vec4 v00000000042574b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0000000004257730_0, 0, 7;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000041c3500;
T_1 ;
    %wait E_0000000004244d50;
    %load/vec4 v00000000042fca20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v00000000042fb580_0;
    %assign/vec4 v00000000042fc340_0, 0;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v00000000042fb940_0;
    %assign/vec4 v00000000042fc340_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v00000000042fb9e0_0;
    %assign/vec4 v00000000042fc340_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000041c3380;
T_2 ;
    %wait E_0000000004244b50;
    %load/vec4 v00000000042fb4e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000000042fc660_0;
    %assign/vec4 v00000000042fc2a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000042fc2a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000041d4b10;
T_3 ;
    %pushi/vec4 17399840, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000042f7a60, 0, 4;
    %pushi/vec4 21727266, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000042f7a60, 0, 4;
    %pushi/vec4 34705440, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000042f7a60, 0, 4;
    %end;
    .thread T_3;
    .scope S_00000000041d4b10;
T_4 ;
    %wait E_0000000004244bd0;
    %ix/getv 4, v00000000042f7920_0;
    %load/vec4a v00000000042f7a60, 4;
    %store/vec4 v00000000042f7100_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000041df2c0;
T_5 ;
    %wait E_0000000004247c90;
    %load/vec4 v0000000004257230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %load/vec4 v0000000004257d70_0;
    %store/vec4 v0000000004257550_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0000000004256470_0;
    %load/vec4 v0000000004257190_0;
    %and;
    %store/vec4 v0000000004257550_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0000000004256470_0;
    %load/vec4 v0000000004257190_0;
    %or;
    %store/vec4 v0000000004257550_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0000000004256470_0;
    %load/vec4 v0000000004257190_0;
    %add;
    %store/vec4 v0000000004257550_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0000000004256470_0;
    %load/vec4 v0000000004257190_0;
    %sub;
    %store/vec4 v0000000004257550_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0000000004256470_0;
    %load/vec4 v0000000004257190_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000000004257550_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000041d4990;
T_6 ;
    %wait E_0000000004244b50;
    %load/vec4 v00000000042f8be0_0;
    %assign/vec4 v00000000042f8dc0_0, 0;
    %load/vec4 v00000000042f8aa0_0;
    %assign/vec4 v00000000042f8d20_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000041d8670;
T_7 ;
    %wait E_00000000042456d0;
    %load/vec4 v0000000004256ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v00000000042570f0_0;
    %assign/vec4 v00000000042565b0_0, 0;
    %load/vec4 v00000000042570f0_0;
    %assign/vec4 v0000000004256b50_0, 0;
    %load/vec4 v00000000042570f0_0;
    %assign/vec4 v0000000004257370_0, 0;
    %load/vec4 v00000000042570f0_0;
    %assign/vec4 v0000000004257f50_0, 0;
    %load/vec4 v00000000042570f0_0;
    %assign/vec4 v0000000004256970_0, 0;
    %load/vec4 v00000000042570f0_0;
    %assign/vec4 v0000000004256a10_0, 0;
    %load/vec4 v00000000042570f0_0;
    %assign/vec4 v00000000042568d0_0, 0;
    %load/vec4 v00000000042570f0_0;
    %assign/vec4 v00000000042581d0_0, 0;
    %load/vec4 v00000000042570f0_0;
    %assign/vec4 v0000000004256790_0, 0;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042565b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004257370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004257f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042568d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042581d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256790_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042565b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004256b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004257370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004257f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004256970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042568d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042581d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256790_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042565b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004256b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004257370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004257f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004256a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042568d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042581d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256790_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042565b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004257370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004257f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004256a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000042568d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042581d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000004256790_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000041c00b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042fc700, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042fc700, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042fc700, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042fc700, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042fc700, 4, 0;
    %pushi/vec4 77, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042fc700, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000042fc700, 4, 0;
    %end;
    .thread T_8;
    .scope S_00000000041c00b0;
T_9 ;
    %wait E_0000000004244fd0;
    %load/vec4 v00000000042fcac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000042fc700, 4;
    %assign/vec4 v00000000042fcb60_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000041c00b0;
T_10 ;
    %wait E_0000000004244c50;
    %load/vec4 v00000000042fc0c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000042fc700, 4;
    %assign/vec4 v00000000042fbb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000042fcc00_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000041c00b0;
T_11 ;
    %wait E_0000000004244b50;
    %load/vec4 v00000000042fb620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000000042fc7a0_0;
    %load/vec4 v00000000042fc840_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000042fc700, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000042fcc00_0, 0, 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000041bc8c0;
T_12 ;
    %wait E_0000000004247150;
    %load/vec4 v00000000042fb260_0;
    %parti/s 1, 15, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %load/vec4 v00000000042fb760_0;
    %store/vec4 v00000000042fbee0_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000042fbee0_0, 0, 32;
    %load/vec4 v00000000042fb260_0;
    %pad/u 32;
    %store/vec4 v00000000042fbee0_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000042fbee0_0, 4, 16;
    %load/vec4 v00000000042fb260_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000042fbee0_0, 4, 16;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000041d6c30;
T_13 ;
    %wait E_0000000004244b50;
    %load/vec4 v00000000042f7e20_0;
    %assign/vec4 v00000000042f8320_0, 0;
    %load/vec4 v00000000042f8a00_0;
    %assign/vec4 v00000000042f88c0_0, 0;
    %load/vec4 v00000000042f8460_0;
    %assign/vec4 v00000000042f85a0_0, 0;
    %load/vec4 v00000000042f72e0_0;
    %assign/vec4 v00000000042f7880_0, 0;
    %load/vec4 v00000000042f8140_0;
    %assign/vec4 v00000000042f7600_0, 0;
    %load/vec4 v00000000042f79c0_0;
    %assign/vec4 v00000000042f83c0_0, 0;
    %load/vec4 v00000000042f8500_0;
    %assign/vec4 v00000000042f8960_0, 0;
    %load/vec4 v00000000042f7f60_0;
    %assign/vec4 v00000000042f8820_0, 0;
    %load/vec4 v00000000042f7d80_0;
    %assign/vec4 v00000000042f8000_0, 0;
    %load/vec4 v00000000042f7560_0;
    %assign/vec4 v00000000042f8780_0, 0;
    %load/vec4 v00000000042f7ec0_0;
    %assign/vec4 v00000000042f76a0_0, 0;
    %load/vec4 v00000000042f81e0_0;
    %assign/vec4 v00000000042f8f00_0, 0;
    %load/vec4 v00000000042f7ba0_0;
    %assign/vec4 v00000000042f86e0_0, 0;
    %load/vec4 v00000000042f8280_0;
    %assign/vec4 v00000000042f8640_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000041c0230;
T_14 ;
    %wait E_0000000004247390;
    %load/vec4 v00000000042fbda0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000042fb6c0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000042fd510;
T_15 ;
    %wait E_0000000004247350;
    %load/vec4 v00000000042fc160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %load/vec4 v00000000042fcca0_0;
    %store/vec4 v00000000042fc200_0, 0, 32;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v00000000042fc980_0;
    %load/vec4 v00000000042fc020_0;
    %and;
    %store/vec4 v00000000042fc200_0, 0, 32;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v00000000042fc980_0;
    %load/vec4 v00000000042fc020_0;
    %or;
    %store/vec4 v00000000042fc200_0, 0, 32;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v00000000042fc980_0;
    %load/vec4 v00000000042fc020_0;
    %add;
    %store/vec4 v00000000042fc200_0, 0, 32;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v00000000042fc980_0;
    %load/vec4 v00000000042fc020_0;
    %sub;
    %store/vec4 v00000000042fc200_0, 0, 32;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v00000000042fc980_0;
    %load/vec4 v00000000042fc020_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000000042fc200_0, 0, 32;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000041df440;
T_16 ;
    %wait E_0000000004247ed0;
    %load/vec4 v0000000004257eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %load/vec4 v0000000004256830_0;
    %assign/vec4 v0000000004257870_0, 0;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0000000004256650_0;
    %assign/vec4 v0000000004257870_0, 0;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v00000000042579b0_0;
    %assign/vec4 v0000000004257870_0, 0;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000000042fd690;
T_17 ;
    %wait E_0000000004247250;
    %load/vec4 v00000000042ff540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %load/vec4 v00000000042fea00_0;
    %store/vec4 v00000000042ff5e0_0, 0, 32;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v00000000042ff040_0;
    %load/vec4 v00000000042ff860_0;
    %and;
    %store/vec4 v00000000042ff5e0_0, 0, 32;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v00000000042ff040_0;
    %load/vec4 v00000000042ff860_0;
    %or;
    %store/vec4 v00000000042ff5e0_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v00000000042ff040_0;
    %load/vec4 v00000000042ff860_0;
    %add;
    %store/vec4 v00000000042ff5e0_0, 0, 32;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v00000000042ff040_0;
    %load/vec4 v00000000042ff860_0;
    %sub;
    %store/vec4 v00000000042ff5e0_0, 0, 32;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v00000000042ff040_0;
    %load/vec4 v00000000042ff860_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000000042ff5e0_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000041dd030;
T_18 ;
    %wait E_0000000004248550;
    %load/vec4 v0000000004257ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %load/vec4 v0000000004258090_0;
    %store/vec4 v00000000042575f0_0, 0, 4;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000042575f0_0, 0, 4;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000042575f0_0, 0, 4;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v00000000042577d0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %jmp T_18.10;
T_18.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000042575f0_0, 0, 4;
    %jmp T_18.10;
T_18.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000042575f0_0, 0, 4;
    %jmp T_18.10;
T_18.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000042575f0_0, 0, 4;
    %jmp T_18.10;
T_18.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000042575f0_0, 0, 4;
    %jmp T_18.10;
T_18.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000042575f0_0, 0, 4;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000000042fd990;
T_19 ;
    %wait E_0000000004247610;
    %load/vec4 v00000000042ff900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %load/vec4 v00000000042fef00_0;
    %assign/vec4 v00000000042fe960_0, 0;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v00000000042ffa40_0;
    %assign/vec4 v00000000042fe960_0, 0;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v00000000042ff180_0;
    %assign/vec4 v00000000042fe960_0, 0;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000041d87f0;
T_20 ;
    %wait E_0000000004244b50;
    %load/vec4 v00000000042572d0_0;
    %assign/vec4 v00000000042f7ce0_0, 0;
    %load/vec4 v0000000004258310_0;
    %assign/vec4 v00000000042f7240_0, 0;
    %load/vec4 v00000000042566f0_0;
    %assign/vec4 v00000000042f7380_0, 0;
    %load/vec4 v000000000424be90_0;
    %assign/vec4 v00000000042f7b00_0, 0;
    %load/vec4 v000000000424cc50_0;
    %assign/vec4 v00000000042f7060_0, 0;
    %load/vec4 v0000000004256510_0;
    %assign/vec4 v00000000042f80a0_0, 0;
    %load/vec4 v00000000042f8e60_0;
    %assign/vec4 v00000000042f8c80_0, 0;
    %load/vec4 v0000000004258130_0;
    %assign/vec4 v00000000042f7c40_0, 0;
    %load/vec4 v0000000004256e70_0;
    %assign/vec4 v00000000042f8b40_0, 0;
    %load/vec4 v0000000004257a50_0;
    %assign/vec4 v00000000042f7420_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000000042fd810;
T_21 ;
    %wait E_0000000004246c50;
    %load/vec4 v00000000042ff0e0_0;
    %load/vec4 v00000000042ff720_0;
    %and;
    %store/vec4 v00000000042fefa0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000042fd090;
T_22 ;
    %wait E_0000000004246fd0;
    %load/vec4 v00000000042fb120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %ix/getv 4, v00000000042fce80_0;
    %load/vec4a v00000000042fe460, 4;
    %assign/vec4 v00000000042ffc20_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000000042fd090;
T_23 ;
    %wait E_0000000004244b50;
    %load/vec4 v00000000042fb1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v00000000042fff40_0;
    %ix/getv 3, v00000000042fce80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000042fe460, 0, 4;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000000041cef00;
T_24 ;
    %wait E_0000000004244b50;
    %load/vec4 v00000000042fcd40_0;
    %assign/vec4 v00000000042fbf80_0, 0;
    %load/vec4 v00000000042fb3a0_0;
    %assign/vec4 v00000000042fba80_0, 0;
    %load/vec4 v00000000042f71a0_0;
    %assign/vec4 v00000000042fb300_0, 0;
    %load/vec4 v00000000042fb8a0_0;
    %assign/vec4 v00000000042fbc60_0, 0;
    %load/vec4 v00000000042fbbc0_0;
    %assign/vec4 v00000000042fcf20_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000000041cf080;
T_25 ;
    %wait E_0000000004245210;
    %load/vec4 v00000000042fb440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %load/vec4 v00000000042fbe40_0;
    %assign/vec4 v00000000042fc520_0, 0;
    %jmp T_25.3;
T_25.0 ;
    %load/vec4 v00000000042fc5c0_0;
    %assign/vec4 v00000000042fc520_0, 0;
    %jmp T_25.3;
T_25.1 ;
    %load/vec4 v00000000042fc480_0;
    %assign/vec4 v00000000042fc520_0, 0;
    %jmp T_25.3;
T_25.3 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000000041dceb0;
T_26 ;
    %wait E_0000000004244b50;
    %delay 50, 0;
    %vpi_call 3 240 "$display", "\012******************************************************************" {0 0 0};
    %vpi_call 3 241 "$display", "Clock               :          Clock       | %b", v0000000004301230_0 {0 0 0};
    %vpi_call 3 242 "$display", "Stage IF:           :           PC         | %b", v00000000042ff7c0_0 {0 0 0};
    %vpi_call 3 243 "$display", "Stage IF:           :         PC + 4       | %b", v00000000042feb40_0 {0 0 0};
    %vpi_call 3 244 "$display", "Stage IF:           :       Instruction    | %b\012", v0000000004301cd0_0 {0 0 0};
    %vpi_call 3 246 "$display", "Stage ID: IF|ID OUT :         PC + 4       | %b", v0000000004300ab0_0 {0 0 0};
    %vpi_call 3 247 "$display", "Stage ID: IF|ID OUT :       Instruction    | %b", v0000000004300970_0 {0 0 0};
    %vpi_call 3 248 "$display", "Stage ID:           :       Read Data 1    | %b", v0000000004301550_0 {0 0 0};
    %vpi_call 3 249 "$display", "Stage ID:           :       Read Data 2    | %b", v00000000043000b0_0 {0 0 0};
    %vpi_call 3 250 "$display", "Stage ID:           :       Sign Extend    | %b", v0000000004300e70_0 {0 0 0};
    %vpi_call 3 251 "$display", "Stage ID:           :            RT        | %b", &PV<v0000000004300970_0, 16, 5> {0 0 0};
    %vpi_call 3 252 "$display", "Stage ID:           :            RD        | %b", &PV<v0000000004300970_0, 11, 5> {0 0 0};
    %vpi_call 3 253 "$display", "Stage ID:           :    C_Signal RegDst   | %b", v00000000042ff360_0 {0 0 0};
    %vpi_call 3 254 "$display", "Stage ID:           :    C_Signal ALUSrc   | %b", v00000000042ffe00_0 {0 0 0};
    %vpi_call 3 255 "$display", "Stage ID:           :    C_Signal MemtoReg | %b", v00000000042ffae0_0 {0 0 0};
    %vpi_call 3 256 "$display", "Stage ID:           :    C_Signal RegWrite | %b", v00000000042fe0a0_0 {0 0 0};
    %vpi_call 3 257 "$display", "Stage ID:           :    C_Signal MemRead  | %b", v00000000042fe140_0 {0 0 0};
    %vpi_call 3 258 "$display", "Stage ID:           :    C_Signal MemWrite | %b", v00000000042feaa0_0 {0 0 0};
    %vpi_call 3 259 "$display", "Stage ID:           :    C_Signal Branch   | %b", v00000000042fe280_0 {0 0 0};
    %vpi_call 3 260 "$display", "Stage ID:           :    C_Signal ALUOp    | %b\012", v00000000042ff2c0_0 {0 0 0};
    %vpi_call 3 262 "$display", "Stage EX:           :         PC + 4       | %b", v00000000042ffea0_0 {0 0 0};
    %vpi_call 3 263 "$display", "Stage EX:           :       ReadData1      | %b", v00000000043017d0_0 {0 0 0};
    %vpi_call 3 264 "$display", "Stage EX:           :       ReadData2      | %b", v0000000004300dd0_0 {0 0 0};
    %vpi_call 3 265 "$display", "Stage EX:           :       SignExtend     | %b", v0000000004301050_0 {0 0 0};
    %vpi_call 3 266 "$display", "Stage EX:           :           RT         | %b", v00000000043008d0_0 {0 0 0};
    %vpi_call 3 267 "$display", "Stage EX:           :           RD         | %b", v0000000004301190_0 {0 0 0};
    %vpi_call 3 268 "$display", "Stage EX:           :           SLL        | %b", v00000000043001f0_0 {0 0 0};
    %vpi_call 3 269 "$display", "Stage EX:           :       Branch ALU     | %b", v0000000004300f10_0 {0 0 0};
    %vpi_call 3 270 "$display", "Stage EX:           :       MUX ALU Src    | %b", v00000000042fe500_0 {0 0 0};
    %vpi_call 3 271 "$display", "Stage EX:           :       Main ALU       | %b", v0000000004300fb0_0 {0 0 0};
    %vpi_call 3 272 "$display", "Stage EX:           :          Zero        | %b", v00000000043015f0_0 {0 0 0};
    %vpi_call 3 273 "$display", "Stage EX:           :  ALU Control Output  | %b", v00000000042ff220_0 {0 0 0};
    %vpi_call 3 274 "$display", "Stage EX:           :       MUX RegDst     | %b", v0000000004300d30_0 {0 0 0};
    %vpi_call 3 275 "$display", "Stage EX:           :   C_Signal RegDst    | %b", v00000000042fe640_0 {0 0 0};
    %vpi_call 3 276 "$display", "Stage EX:           :   C_Signal ALUSrc    | %b", v00000000042fe5a0_0 {0 0 0};
    %vpi_call 3 277 "$display", "Stage EX:           :   C_Signal MemtoReg  | %b", v00000000042fe820_0 {0 0 0};
    %vpi_call 3 278 "$display", "Stage EX:           :   C_Signal RegWrite  | %b", v00000000042fe8c0_0 {0 0 0};
    %vpi_call 3 279 "$display", "Stage EX:           :   C_Signal MemRead   | %b", v00000000042fee60_0 {0 0 0};
    %vpi_call 3 280 "$display", "Stage EX:           :   C_Signal MemWrite  | %b", v00000000042fe6e0_0 {0 0 0};
    %vpi_call 3 281 "$display", "Stage EX:           :   C_Signal Branch    | %b", v00000000042fedc0_0 {0 0 0};
    %vpi_call 3 282 "$display", "Stage EX:           :   C_Signal ALUOp     | %b\012", v00000000042ff400_0 {0 0 0};
    %vpi_call 3 284 "$display", "Stage MEM:           :   C_Signal MemtoReg  | %b", v00000000042fe1e0_0 {0 0 0};
    %vpi_call 3 285 "$display", "Stage MEM:           :   C_Signal RegWrite  | %b", v00000000042fec80_0 {0 0 0};
    %vpi_call 3 286 "$display", "Stage MEM:           :   C_Signal MemRead   | %b", v00000000042ffcc0_0 {0 0 0};
    %vpi_call 3 287 "$display", "Stage MEM:           :   C_Signal MemWrite  | %b", v00000000042ff4a0_0 {0 0 0};
    %vpi_call 3 288 "$display", "Stage MEM:           :   C_Signal Branch    | %b", v00000000042ffb80_0 {0 0 0};
    %vpi_call 3 289 "$display", "Stage MEM:           :   BranchALUOutput    | %b", v00000000042ff9a0_0 {0 0 0};
    %vpi_call 3 290 "$display", "Stage MEM:           :   Zero               | %b", v00000000042fed20_0 {0 0 0};
    %vpi_call 3 291 "$display", "Stage MEM:           :   MainALUOutput      | %b", v00000000042fe780_0 {0 0 0};
    %vpi_call 3 292 "$display", "Stage MEM:           :   ReadData2          | %b", v00000000042ffd60_0 {0 0 0};
    %vpi_call 3 293 "$display", "Stage MEM:           :   RegDstOutput       | %b", v00000000042fe320_0 {0 0 0};
    %vpi_call 3 294 "$display", "Stage MEM:           :   Data Memory Output | %b", v00000000043019b0_0 {0 0 0};
    %vpi_call 3 295 "$display", "Stage MEM:           :   Branch Gate Output | %b\012", v00000000043012d0_0 {0 0 0};
    %vpi_call 3 297 "$display", "Stage WB:           :   C_Signal MemtoReg   | %b", v0000000004301370_0 {0 0 0};
    %vpi_call 3 298 "$display", "Stage WB:           :   C_Signal RegWrite   | %b", v0000000004300b50_0 {0 0 0};
    %vpi_call 3 299 "$display", "Stage WB:           :   Data Memory Output  | %b", v0000000004300a10_0 {0 0 0};
    %vpi_call 3 300 "$display", "Stage WB:           :     Main ALU Result   | %b", v00000000043014b0_0 {0 0 0};
    %vpi_call 3 301 "$display", "Stage WB:           :     Reg Dst Output    | %b", v0000000004301730_0 {0 0 0};
    %vpi_call 3 302 "$display", "Stage WB:           :   Mem to Reg Output   | %b", v0000000004301410_0 {0 0 0};
    %vpi_call 3 304 "$display", "******************************************************************\012" {0 0 0};
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000000041dceb0;
T_27 ;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000043003d0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000004300bf0_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004301230_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000004300bf0_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004301230_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000000043010f0_0;
    %store/vec4 v0000000004300bf0_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004301230_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004301230_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004301230_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004301230_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000000004300bf0_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004301230_0, 0, 1;
    %delay 200, 0;
    %load/vec4 v00000000043010f0_0;
    %store/vec4 v0000000004300bf0_0, 0, 32;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004301230_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004301230_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004301230_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000004301230_0, 0, 1;
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./decoder.v";
    "processor.v";
    "./alu_control.v";
    "./arithmeticlogicunit.v";
    "./multiplexor.v";
    "./maincontrolunit.v";
    "./pipelinestages.v";
    "./instructionmemory.v";
    "./programcounter.v";
    "./registerfile.v";
    "./sll.v";
    "./signext.v";
    "./datamemory.v";
    "./andgate.v";
