Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "G:\Mi unidad\00-Doctorado\09-SSVEP_FPGA\test_uart_m10_v4\processor.qsys" --block-symbol-file --output-directory="G:\Mi unidad\00-Doctorado\09-SSVEP_FPGA\test_uart_m10_v4\processor" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading test_uart_m10_v4/processor.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding datos_muestreados [altera_avalon_fifo 17.1]
Progress: Parameterizing module datos_muestreados
Progress: Adding fifo_1 [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo_1
Progress: Adding fifo_2 [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo_2
Progress: Adding fifo_3 [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo_3
Progress: Adding fifo_4 [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo_4
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor.datos_muestreados: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: processor.fifo_1: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: processor.fifo_2: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: processor.fifo_3: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: processor.fifo_4: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: processor.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: processor.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "G:\Mi unidad\00-Doctorado\09-SSVEP_FPGA\test_uart_m10_v4\processor.qsys" --synthesis=VERILOG --output-directory="G:\Mi unidad\00-Doctorado\09-SSVEP_FPGA\test_uart_m10_v4\processor\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading test_uart_m10_v4/processor.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding datos_muestreados [altera_avalon_fifo 17.1]
Progress: Parameterizing module datos_muestreados
Progress: Adding fifo_1 [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo_1
Progress: Adding fifo_2 [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo_2
Progress: Adding fifo_3 [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo_3
Progress: Adding fifo_4 [altera_avalon_fifo 17.1]
Progress: Parameterizing module fifo_4
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processor.datos_muestreados: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: processor.fifo_1: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: processor.fifo_2: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: processor.fifo_3: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: processor.fifo_4: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: processor.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: processor.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: processor: Generating processor "processor" for QUARTUS_SYNTH
Info: datos_muestreados: Starting RTL generation for module 'processor_datos_muestreados'
Info: datos_muestreados:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=processor_datos_muestreados --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9522_6386075990175195563.dir/0002_datos_muestreados_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9522_6386075990175195563.dir/0002_datos_muestreados_gen//processor_datos_muestreados_component_configuration.pl  --do_build_sim=0  ]
Info: datos_muestreados: Done RTL generation for module 'processor_datos_muestreados'
Info: datos_muestreados: "processor" instantiated altera_avalon_fifo "datos_muestreados"
Info: jtag_uart_0: Starting RTL generation for module 'processor_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart_0 --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9522_6386075990175195563.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9522_6386075990175195563.dir/0003_jtag_uart_0_gen//processor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'processor_jtag_uart_0'
Info: jtag_uart_0: "processor" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'processor_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_nios2_qsys_0 --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9522_6386075990175195563.dir/0004_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9522_6386075990175195563.dir/0004_nios2_qsys_0_gen//processor_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2023.06.14 20:06:27 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2023.06.14 20:06:27 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2023.06.14 20:06:28 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: nios2_qsys_0: # 2023.06.14 20:06:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2023.06.14 20:06:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2023.06.14 20:06:28 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2023.06.14 20:06:28 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2023.06.14 20:06:28 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2023.06.14 20:06:28 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2023.06.14 20:06:29 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2023.06.14 20:06:29 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2023.06.14 20:06:31 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'processor_nios2_qsys_0'
Info: nios2_qsys_0: "processor" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=C:/Users/MATIOL~1/AppData/Local/Temp/alt9522_6386075990175195563.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MATIOL~1/AppData/Local/Temp/alt9522_6386075990175195563.dir/0005_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0'
Info: onchip_memory2_0: "processor" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "processor" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "processor" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "processor" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/processor/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: processor: Done "processor" with 26 modules, 39 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
