#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 19 12:00:53 2023
# Process ID: 7716
# Current directory: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_axis2c_combine_0_1_synth_1
# Command line: vivado -log ebaz4205_axis2c_combine_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_axis2c_combine_0_1.tcl
# Log file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_axis2c_combine_0_1_synth_1/ebaz4205_axis2c_combine_0_1.vds
# Journal file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_axis2c_combine_0_1_synth_1/vivado.jou
# Running On: guido-UM690, OS: Linux, CPU Frequency: 4219.807 MHz, CPU Physical cores: 16, Host memory: 31270 MB
#-----------------------------------------------------------
source ebaz4205_axis2c_combine_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_axis2c_combine_0_1
Command: synth_design -top ebaz4205_axis2c_combine_0_1 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7966
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.777 ; gain = 369.801 ; free physical = 7238 ; free virtual = 11952
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.402; parent = 1118.824; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3051.148; parent = 2049.719; children = 1001.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ebaz4205_axis2c_combine_0_1' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis2c_combine_0_1/synth/ebaz4205_axis2c_combine_0_1.v:53]
INFO: [Synth 8-638] synthesizing module 'axis2c_combine' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_combine.vhd:18]
WARNING: [Synth 8-614] signal 'aresetn' is read in the process but is not in the sensitivity list [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_combine.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axis2c_combine' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/axis2c_combine.vhd:18]
INFO: [Synth 8-6155] done synthesizing module 'ebaz4205_axis2c_combine_0_1' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis2c_combine_0_1/synth/ebaz4205_axis2c_combine_0_1.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2116.684 ; gain = 442.707 ; free physical = 7173 ; free virtual = 11894
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.402; parent = 1118.824; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.117; parent = 2116.688; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2134.496 ; gain = 460.520 ; free physical = 7110 ; free virtual = 11834
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.402; parent = 1118.824; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3135.930; parent = 2134.500; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2134.496 ; gain = 460.520 ; free physical = 7081 ; free virtual = 11806
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.402; parent = 1118.824; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3135.930; parent = 2134.500; children = 1001.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.496 ; gain = 0.000 ; free physical = 7084 ; free virtual = 11808
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.277 ; gain = 0.000 ; free physical = 7296 ; free virtual = 12033
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2264.277 ; gain = 0.000 ; free physical = 7295 ; free virtual = 12033
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 7403 ; free virtual = 12153
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.402; parent = 1118.824; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 7386 ; free virtual = 12138
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.402; parent = 1118.824; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 7365 ; free virtual = 12118
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.402; parent = 1118.824; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 7530 ; free virtual = 12286
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.402; parent = 1118.824; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 7541 ; free virtual = 12335
Synthesis current peak Physical Memory [PSS] (MB): peak = 1242.402; parent = 1118.824; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 6890 ; free virtual = 11704
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.340; parent = 1190.871; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 6881 ; free virtual = 11695
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.373; parent = 1190.904; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 6864 ; free virtual = 11678
Synthesis current peak Physical Memory [PSS] (MB): peak = 1314.526; parent = 1191.058; children = 123.578
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 6731 ; free virtual = 11550
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.004; parent = 1191.857; children = 124.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 6732 ; free virtual = 11551
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.004; parent = 1191.857; children = 124.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 6739 ; free virtual = 11558
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.033; parent = 1191.879; children = 124.154
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 6729 ; free virtual = 11548
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.033; parent = 1191.879; children = 124.154
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 6728 ; free virtual = 11542
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.033; parent = 1191.879; children = 124.154
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 6723 ; free virtual = 11537
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.035; parent = 1191.881; children = 124.154
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    16|
|5     |FDCE |    34|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 6720 ; free virtual = 11534
Synthesis current peak Physical Memory [PSS] (MB): peak = 1316.070; parent = 1191.916; children = 124.154
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.695; parent = 2232.266; children = 1001.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2264.277 ; gain = 460.520 ; free physical = 6756 ; free virtual = 11570
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2264.277 ; gain = 590.301 ; free physical = 6756 ; free virtual = 11570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.277 ; gain = 0.000 ; free physical = 6757 ; free virtual = 11571
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2264.277 ; gain = 0.000 ; free physical = 6737 ; free virtual = 11547
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6d04e4c8
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2264.277 ; gain = 871.699 ; free physical = 6965 ; free virtual = 11775
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_axis2c_combine_0_1_synth_1/ebaz4205_axis2c_combine_0_1.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_axis2c_combine_0_1_synth_1/ebaz4205_axis2c_combine_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_axis2c_combine_0_1_utilization_synth.rpt -pb ebaz4205_axis2c_combine_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 12:01:34 2023...
