============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 01 2025  03:01:04 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-1900 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_decode_opcode_reg[3]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=   10200          200     
                                              
             Setup:-    1291                  
       Uncertainty:-     300                  
     Required Time:=    8609                  
      Launch Clock:-     200                  
         Data Path:-   10309                  
             Slack:=   -1900                  

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  cpu_decode_opcode_reg[3]/CK                  -       -     R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_decode_opcode_reg[3]/Q                   -       CK->Q F     DFFX1          1  55.4   716  2897    3097    (-,-) 
  g26265/Y                                     -       A->Y  R     INVX2          4 244.8   461  1068    4165    (-,-) 
  g26270/Y                                     -       A->Y  F     INVX2          2 110.2   211   412    4577    (-,-) 
  g26330/Y                                     -       B->Y  R     NAND2X2        2  91.3   223   467    5044    (-,-) 
  g28461/Y                                     -       B->Y  F     NAND3X1        1  55.8   499   728    5772    (-,-) 
  g29780/Y                                     -       B->Y  R     NOR2X2         2  69.8   331   732    6504    (-,-) 
  g162/Y                                       -       A->Y  F     AOI21X1        1  54.5   335   569    7073    (-,-) 
  g218/Y                                       -       A->Y  R     NAND2X2        2 113.2   270   596    7669    (-,-) 
  g29785/Y                                     -       B->Y  F     NAND2X2        2 133.5   341   546    8215    (-,-) 
  fopt26293/Y                                  -       A->Y  R     INVX2          2  67.9   163   461    8676    (-,-) 
  g28269/Y                                     -       A->Y  F     NOR2X1         1  54.7   201   376    9052    (-,-) 
  g28268/Y                                     -       A->Y  R     NOR2X2         1  34.9   201   503    9555    (-,-) 
  g487/Y                                       -       A->Y  F     AOI21X1        1  32.7   253   438    9993    (-,-) 
  g486/Y                                       -       C->Y  R     OAI21X1        1  33.0   346   516   10509    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -     R     DFFX1          1     -     -     0   10509    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

