#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x63af89e5b8b0 .scope module, "rv_mc_tb" "rv_mc_tb" 2 3;
 .timescale -9 -12;
v0x63af89e833d0_0 .var "clk", 0 0;
v0x63af89e83470_0 .var "rst", 0 0;
S_0x63af89e498e0 .scope module, "dut" "rv_mc" 2 8, 3 1 0, S_0x63af89e5b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x63af89e82140_0 .net "addr", 31 0, L_0x63af89e83e50;  1 drivers
v0x63af89e82220_0 .net "alu_control", 3 0, v0x63af89e44b00_0;  1 drivers
v0x63af89e822e0_0 .net "clk", 0 0, v0x63af89e833d0_0;  1 drivers
v0x63af89e82380_0 .net "instr", 31 0, v0x63af89e79b80_0;  1 drivers
v0x63af89e82420_0 .net "read_data", 31 0, L_0x63af89e56c80;  1 drivers
v0x63af89e825c0_0 .net "rst", 0 0, v0x63af89e83470_0;  1 drivers
v0x63af89e82660_0 .net "sel_alu_src_a", 1 0, v0x63af89e74780_0;  1 drivers
v0x63af89e827b0_0 .net "sel_alu_src_b", 1 0, v0x63af89e74860_0;  1 drivers
v0x63af89e82900_0 .net "sel_ext", 2 0, v0x63af89e75330_0;  1 drivers
v0x63af89e82ae0_0 .net "sel_mem_addr", 0 0, v0x63af89e74940_0;  1 drivers
v0x63af89e82c10_0 .net "sel_result", 1 0, v0x63af89e74a00_0;  1 drivers
v0x63af89e82d60_0 .net "we_ir", 0 0, v0x63af89e74bc0_0;  1 drivers
v0x63af89e82e00_0 .net "we_mem", 0 0, v0x63af89e74c80_0;  1 drivers
v0x63af89e82ea0_0 .net "we_pc_to_dp", 0 0, L_0x63af89e83950;  1 drivers
v0x63af89e82f40_0 .net "we_rf", 0 0, v0x63af89e74d40_0;  1 drivers
v0x63af89e83070_0 .net "write_data", 31 0, v0x63af89e7b010_0;  1 drivers
v0x63af89e831c0_0 .net "zero", 0 0, L_0x63af89e95bf0;  1 drivers
L_0x63af89e83a50 .part v0x63af89e79b80_0, 0, 7;
L_0x63af89e83b80 .part v0x63af89e79b80_0, 12, 3;
L_0x63af89e83cb0 .part v0x63af89e79b80_0, 30, 1;
S_0x63af89e52dc0 .scope module, "CTRL" "controller" 3 19, 4 3 0, S_0x63af89e498e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 1 "funct7b5";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /OUTPUT 2 "sel_alu_src_a";
    .port_info 7 /OUTPUT 2 "sel_alu_src_b";
    .port_info 8 /OUTPUT 2 "sel_result";
    .port_info 9 /OUTPUT 1 "sel_mem_addr";
    .port_info 10 /OUTPUT 1 "we_mem";
    .port_info 11 /OUTPUT 1 "we_pc";
    .port_info 12 /OUTPUT 1 "we_ir";
    .port_info 13 /OUTPUT 1 "we_rf";
    .port_info 14 /OUTPUT 3 "sel_ext";
    .port_info 15 /OUTPUT 4 "alu_control";
L_0x63af89e838e0 .functor AND 1, v0x63af89e742b0_0, L_0x63af89e95bf0, C4<1>, C4<1>;
L_0x63af89e83950 .functor OR 1, L_0x63af89e838e0, v0x63af89e74600_0, C4<0>, C4<0>;
L_0x71a626c28018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x63af89e75450_0 .net/2u *"_ivl_0", 0 0, L_0x71a626c28018;  1 drivers
L_0x71a626c28060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x63af89e75530_0 .net/2u *"_ivl_2", 4 0, L_0x71a626c28060;  1 drivers
v0x63af89e75610_0 .net *"_ivl_8", 0 0, L_0x63af89e838e0;  1 drivers
v0x63af89e756d0_0 .net "alu_control", 3 0, v0x63af89e44b00_0;  alias, 1 drivers
v0x63af89e75790_0 .net "alu_op", 1 0, v0x63af89e741d0_0;  1 drivers
v0x63af89e758d0_0 .net "branch", 0 0, v0x63af89e742b0_0;  1 drivers
v0x63af89e75970_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
v0x63af89e75a10_0 .net "funct3", 2 0, L_0x63af89e83b80;  1 drivers
v0x63af89e75ab0_0 .net "funct7b5", 0 0, L_0x63af89e83cb0;  1 drivers
v0x63af89e75b50_0 .net "op", 6 0, L_0x63af89e83a50;  1 drivers
v0x63af89e75bf0_0 .net "pc_update", 0 0, v0x63af89e74600_0;  1 drivers
v0x63af89e75c90_0 .net "rst", 0 0, v0x63af89e83470_0;  alias, 1 drivers
v0x63af89e75d30_0 .net "sel_alu_src_a", 1 0, v0x63af89e74780_0;  alias, 1 drivers
v0x63af89e75e00_0 .net "sel_alu_src_b", 1 0, v0x63af89e74860_0;  alias, 1 drivers
v0x63af89e75ed0_0 .net "sel_ext", 2 0, v0x63af89e75330_0;  alias, 1 drivers
v0x63af89e75fa0_0 .net "sel_mem_addr", 0 0, v0x63af89e74940_0;  alias, 1 drivers
v0x63af89e76070_0 .net "sel_result", 1 0, v0x63af89e74a00_0;  alias, 1 drivers
v0x63af89e76140_0 .net "we_ir", 0 0, v0x63af89e74bc0_0;  alias, 1 drivers
v0x63af89e76210_0 .net "we_mem", 0 0, v0x63af89e74c80_0;  alias, 1 drivers
v0x63af89e762e0_0 .net "we_pc", 0 0, L_0x63af89e83950;  alias, 1 drivers
v0x63af89e76380_0 .net "we_rf", 0 0, v0x63af89e74d40_0;  alias, 1 drivers
v0x63af89e76450_0 .net "zero", 0 0, L_0x63af89e95bf0;  alias, 1 drivers
L_0x63af89e837a0 .concat [ 5 1 1 0], L_0x71a626c28060, L_0x63af89e83cb0, L_0x71a626c28018;
L_0x63af89e83840 .part L_0x63af89e83a50, 5, 1;
S_0x63af89e47e90 .scope module, "ALU_DEC" "ALU_Decoder" 4 35, 5 3 0, S_0x63af89e52dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "alu_control";
L_0x63af89e42690 .functor AND 1, L_0x63af89e83700, L_0x63af89e83840, C4<1>, C4<1>;
v0x63af89e43860_0 .net "ALUOp", 1 0, v0x63af89e741d0_0;  alias, 1 drivers
v0x63af89e44a00_0 .net *"_ivl_1", 0 0, L_0x63af89e83700;  1 drivers
v0x63af89e44b00_0 .var "alu_control", 3 0;
v0x63af89e56da0_0 .net "funct3", 2 0, L_0x63af89e83b80;  alias, 1 drivers
v0x63af89e56e40_0 .net "funct7", 6 0, L_0x63af89e837a0;  1 drivers
v0x63af89e427b0_0 .net "opb5", 0 0, L_0x63af89e83840;  1 drivers
v0x63af89e428b0_0 .net "r_sub", 0 0, L_0x63af89e42690;  1 drivers
E_0x63af89dc8410 .event anyedge, v0x63af89e43860_0, v0x63af89e56da0_0, v0x63af89e428b0_0, v0x63af89e56e40_0;
L_0x63af89e83700 .part L_0x63af89e837a0, 5, 1;
S_0x63af89e735e0 .scope module, "FSM" "main_fsm" 4 18, 6 1 0, S_0x63af89e52dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 2 "sel_alu_src_a";
    .port_info 5 /OUTPUT 2 "sel_alu_src_b";
    .port_info 6 /OUTPUT 2 "alu_op";
    .port_info 7 /OUTPUT 2 "sel_result";
    .port_info 8 /OUTPUT 1 "sel_mem_addr";
    .port_info 9 /OUTPUT 1 "we_mem";
    .port_info 10 /OUTPUT 1 "pc_update";
    .port_info 11 /OUTPUT 1 "we_ir";
    .port_info 12 /OUTPUT 1 "we_rf";
    .port_info 13 /OUTPUT 1 "branch";
P_0x63af89e737e0 .param/l "S0_FETCH" 1 6 18, C4<0000>;
P_0x63af89e73820 .param/l "S10_JAL" 1 6 28, C4<1010>;
P_0x63af89e73860 .param/l "S11_LUI" 1 6 29, C4<1011>;
P_0x63af89e738a0 .param/l "S1_DECODE" 1 6 19, C4<0001>;
P_0x63af89e738e0 .param/l "S2_EXE_ADDR" 1 6 20, C4<0010>;
P_0x63af89e73920 .param/l "S3_MEM_RD" 1 6 21, C4<0011>;
P_0x63af89e73960 .param/l "S4_WB_MEM" 1 6 22, C4<0100>;
P_0x63af89e739a0 .param/l "S5_MEM_WR" 1 6 23, C4<0101>;
P_0x63af89e739e0 .param/l "S6_EXE_R" 1 6 24, C4<0110>;
P_0x63af89e73a20 .param/l "S7_WB_ALU" 1 6 25, C4<0111>;
P_0x63af89e73a60 .param/l "S8_BEQ" 1 6 26, C4<1000>;
P_0x63af89e73aa0 .param/l "S9_EXE_I" 1 6 27, C4<1001>;
v0x63af89e741d0_0 .var "alu_op", 1 0;
v0x63af89e742b0_0 .var "branch", 0 0;
v0x63af89e74350_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
v0x63af89e743f0_0 .var "next_state", 3 0;
v0x63af89e744d0_0 .net "op", 6 0, L_0x63af89e83a50;  alias, 1 drivers
v0x63af89e74600_0 .var "pc_update", 0 0;
v0x63af89e746c0_0 .net "rst", 0 0, v0x63af89e83470_0;  alias, 1 drivers
v0x63af89e74780_0 .var "sel_alu_src_a", 1 0;
v0x63af89e74860_0 .var "sel_alu_src_b", 1 0;
v0x63af89e74940_0 .var "sel_mem_addr", 0 0;
v0x63af89e74a00_0 .var "sel_result", 1 0;
v0x63af89e74ae0_0 .var "state", 3 0;
v0x63af89e74bc0_0 .var "we_ir", 0 0;
v0x63af89e74c80_0 .var "we_mem", 0 0;
v0x63af89e74d40_0 .var "we_rf", 0 0;
v0x63af89e74e00_0 .net "zero", 0 0, L_0x63af89e95bf0;  alias, 1 drivers
E_0x63af89e5d750 .event anyedge, v0x63af89e74ae0_0, v0x63af89e744d0_0;
E_0x63af89e5d710/0 .event negedge, v0x63af89e746c0_0;
E_0x63af89e5d710/1 .event posedge, v0x63af89e74350_0;
E_0x63af89e5d710 .event/or E_0x63af89e5d710/0, E_0x63af89e5d710/1;
S_0x63af89e75080 .scope module, "INST_DEC" "Instr_Decoder" 4 43, 7 1 0, S_0x63af89e52dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 3 "sel_ext";
v0x63af89e75250_0 .net "op", 6 0, L_0x63af89e83a50;  alias, 1 drivers
v0x63af89e75330_0 .var "sel_ext", 2 0;
E_0x63af89e5b7d0 .event anyedge, v0x63af89e744d0_0;
S_0x63af89e76660 .scope module, "DP" "datapath" 3 38, 8 1 0, S_0x63af89e498e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "sel_result";
    .port_info 3 /INPUT 1 "we_rf";
    .port_info 4 /INPUT 3 "sel_ext";
    .port_info 5 /INPUT 4 "alu_control";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 32 "instr";
    .port_info 8 /OUTPUT 32 "addr";
    .port_info 9 /OUTPUT 32 "write_data";
    .port_info 10 /INPUT 32 "read_data";
    .port_info 11 /INPUT 1 "we_ir";
    .port_info 12 /INPUT 1 "we_pc";
    .port_info 13 /INPUT 1 "sel_mem_addr";
    .port_info 14 /INPUT 2 "sel_alu_src_a";
    .port_info 15 /INPUT 2 "sel_alu_src_b";
L_0x63af89e83d50 .functor BUFZ 32, L_0x63af89e96260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x63af89e7fab0_0 .net "A", 31 0, v0x63af89e7a980_0;  1 drivers
v0x63af89e7fbe0_0 .net "SrcA", 31 0, L_0x63af89e951a0;  1 drivers
v0x63af89e7fcf0_0 .net "SrcB", 31 0, L_0x63af89e958a0;  1 drivers
v0x63af89e7fde0_0 .net "addr", 31 0, L_0x63af89e83e50;  alias, 1 drivers
v0x63af89e7fea0_0 .net "alu_control", 3 0, v0x63af89e44b00_0;  alias, 1 drivers
v0x63af89e7ff90_0 .net "alu_out_reg", 31 0, v0x63af89e786b0_0;  1 drivers
v0x63af89e800a0_0 .net "alu_result", 31 0, L_0x63af89e95b80;  1 drivers
v0x63af89e80160_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
v0x63af89e80200_0 .net "data_out", 31 0, v0x63af89e78d40_0;  1 drivers
v0x63af89e80350_0 .net "imm_ext", 31 0, v0x63af89e79240_0;  1 drivers
v0x63af89e80460_0 .net "instr", 31 0, v0x63af89e79b80_0;  alias, 1 drivers
v0x63af89e80520_0 .net "old_pc", 31 0, v0x63af89e7a2a0_0;  1 drivers
v0x63af89e80610_0 .net "pc", 31 0, v0x63af89e76f90_0;  1 drivers
v0x63af89e80760_0 .net "pc_next", 31 0, L_0x63af89e83d50;  1 drivers
v0x63af89e80820_0 .net "rd1", 31 0, L_0x63af89e94210;  1 drivers
v0x63af89e808c0_0 .net "rd2", 31 0, L_0x63af89e94700;  1 drivers
v0x63af89e809d0_0 .net "read_data", 31 0, L_0x63af89e56c80;  alias, 1 drivers
v0x63af89e80bf0_0 .net "result", 31 0, L_0x63af89e96260;  1 drivers
v0x63af89e80cb0_0 .net "rst", 0 0, v0x63af89e83470_0;  alias, 1 drivers
v0x63af89e80d50_0 .net "sel_alu_src_a", 1 0, v0x63af89e74780_0;  alias, 1 drivers
v0x63af89e80e10_0 .net "sel_alu_src_b", 1 0, v0x63af89e74860_0;  alias, 1 drivers
v0x63af89e80ed0_0 .net "sel_ext", 2 0, v0x63af89e75330_0;  alias, 1 drivers
v0x63af89e80f90_0 .net "sel_mem_addr", 0 0, v0x63af89e74940_0;  alias, 1 drivers
v0x63af89e81030_0 .net "sel_result", 1 0, v0x63af89e74a00_0;  alias, 1 drivers
v0x63af89e810d0_0 .net "we_ir", 0 0, v0x63af89e74bc0_0;  alias, 1 drivers
v0x63af89e81170_0 .net "we_pc", 0 0, L_0x63af89e83950;  alias, 1 drivers
v0x63af89e81210_0 .net "we_rf", 0 0, v0x63af89e74d40_0;  alias, 1 drivers
v0x63af89e812b0_0 .net "write_data", 31 0, v0x63af89e7b010_0;  alias, 1 drivers
v0x63af89e813c0_0 .net "zero", 0 0, L_0x63af89e95bf0;  alias, 1 drivers
L_0x63af89e948e0 .part v0x63af89e79b80_0, 15, 5;
L_0x63af89e94980 .part v0x63af89e79b80_0, 20, 5;
L_0x63af89e94a20 .part v0x63af89e79b80_0, 7, 5;
L_0x63af89e94bd0 .part v0x63af89e79b80_0, 7, 25;
S_0x63af89e769f0 .scope module, "PC_reg" "flopenr" 8 26, 9 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x63af89e76bd0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0x63af89e76cd0_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
v0x63af89e76de0_0 .net "d", 31 0, L_0x63af89e83d50;  alias, 1 drivers
v0x63af89e76ec0_0 .net "en", 0 0, L_0x63af89e83950;  alias, 1 drivers
v0x63af89e76f90_0 .var "q", 31 0;
v0x63af89e77030_0 .net "rst", 0 0, v0x63af89e83470_0;  alias, 1 drivers
S_0x63af89e77210 .scope module, "addr_mux" "mux2" 8 36, 10 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x63af89e77410 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
v0x63af89e774b0_0 .net "d0", 31 0, v0x63af89e76f90_0;  alias, 1 drivers
v0x63af89e775a0_0 .net "d1", 31 0, L_0x63af89e96260;  alias, 1 drivers
v0x63af89e77660_0 .net "s", 0 0, v0x63af89e74940_0;  alias, 1 drivers
v0x63af89e77780_0 .net "y", 31 0, L_0x63af89e83e50;  alias, 1 drivers
L_0x63af89e83e50 .functor MUXZ 32, v0x63af89e76f90_0, L_0x63af89e96260, v0x63af89e74940_0, C4<>;
S_0x63af89e778c0 .scope module, "alu_inst" "ALU" 8 118, 11 3 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
L_0x63af89e95b80 .functor BUFZ 32, v0x63af89e78130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x63af89e77b30_0 .net/s "A", 31 0, L_0x63af89e951a0;  alias, 1 drivers
v0x63af89e77c30_0 .net/s "B", 31 0, L_0x63af89e958a0;  alias, 1 drivers
v0x63af89e77d10_0 .net "Result", 31 0, L_0x63af89e95b80;  alias, 1 drivers
v0x63af89e77e00_0 .net "Zero", 0 0, L_0x63af89e95bf0;  alias, 1 drivers
L_0x71a626c284e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63af89e77ef0_0 .net/2u *"_ivl_2", 31 0, L_0x71a626c284e0;  1 drivers
v0x63af89e78020_0 .net "alu_control", 3 0, v0x63af89e44b00_0;  alias, 1 drivers
v0x63af89e78130_0 .var "res", 31 0;
E_0x63af89e77ad0 .event anyedge, v0x63af89e44b00_0, v0x63af89e77b30_0, v0x63af89e77c30_0;
L_0x63af89e95bf0 .cmp/eq 32, v0x63af89e78130_0, L_0x71a626c284e0;
S_0x63af89e782b0 .scope module, "alu_reg" "flopr" 8 127, 12 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x63af89e78490 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x63af89e78530_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
v0x63af89e785f0_0 .net "d", 31 0, L_0x63af89e95b80;  alias, 1 drivers
v0x63af89e786b0_0 .var "q", 31 0;
v0x63af89e78780_0 .net "rst", 0 0, v0x63af89e83470_0;  alias, 1 drivers
S_0x63af89e788d0 .scope module, "datSrcA" "flopr" 8 60, 12 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x63af89e78b00 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x63af89e78ba0_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
v0x63af89e78c60_0 .net "d", 31 0, L_0x63af89e56c80;  alias, 1 drivers
v0x63af89e78d40_0 .var "q", 31 0;
v0x63af89e78e30_0 .net "rst", 0 0, v0x63af89e83470_0;  alias, 1 drivers
S_0x63af89e79010 .scope module, "ext" "Sign_Extend" 8 78, 13 3 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Ins";
    .port_info 1 /INPUT 3 "sel_ext";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x63af89e79240_0 .var "ImmExt", 31 0;
v0x63af89e79340_0 .net "Ins", 31 7, L_0x63af89e94bd0;  1 drivers
v0x63af89e79420_0 .net "sel_ext", 2 0, v0x63af89e75330_0;  alias, 1 drivers
E_0x63af89e791c0 .event anyedge, v0x63af89e75330_0, v0x63af89e79340_0;
S_0x63af89e79590 .scope module, "instr_reg" "flopenr" 8 44, 9 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x63af89e79770 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0x63af89e798d0_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
v0x63af89e79970_0 .net "d", 31 0, L_0x63af89e56c80;  alias, 1 drivers
v0x63af89e79a60_0 .net "en", 0 0, v0x63af89e74bc0_0;  alias, 1 drivers
v0x63af89e79b80_0 .var "q", 31 0;
v0x63af89e79c20_0 .net "rst", 0 0, v0x63af89e83470_0;  alias, 1 drivers
S_0x63af89e79db0 .scope module, "old_pc_reg" "flopenr" 8 52, 9 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x63af89e79f90 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0x63af89e7a030_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
v0x63af89e7a0f0_0 .net "d", 31 0, v0x63af89e76f90_0;  alias, 1 drivers
v0x63af89e7a200_0 .net "en", 0 0, v0x63af89e74bc0_0;  alias, 1 drivers
v0x63af89e7a2a0_0 .var "q", 31 0;
v0x63af89e7a360_0 .net "rst", 0 0, v0x63af89e83470_0;  alias, 1 drivers
S_0x63af89e7a4f0 .scope module, "rd1_reg" "flopr" 8 85, 12 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x63af89e78ab0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x63af89e7a7e0_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
v0x63af89e7a8a0_0 .net "d", 31 0, L_0x63af89e94210;  alias, 1 drivers
v0x63af89e7a980_0 .var "q", 31 0;
v0x63af89e7aa70_0 .net "rst", 0 0, v0x63af89e83470_0;  alias, 1 drivers
S_0x63af89e7abc0 .scope module, "rd2_reg" "flopr" 8 92, 12 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x63af89e7ada0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x63af89e7ae70_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
v0x63af89e7af30_0 .net "d", 31 0, L_0x63af89e94700;  alias, 1 drivers
v0x63af89e7b010_0 .var "q", 31 0;
v0x63af89e7b100_0 .net "rst", 0 0, v0x63af89e83470_0;  alias, 1 drivers
S_0x63af89e7b360 .scope module, "res_mux" "mux3" 8 135, 14 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x63af89e7b540 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x71a626c28528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63af89e7b610_0 .net/2u *"_ivl_0", 1 0, L_0x71a626c28528;  1 drivers
v0x63af89e7b710_0 .net *"_ivl_10", 0 0, L_0x63af89e95ec0;  1 drivers
L_0x71a626c28600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63af89e7b7d0_0 .net/2u *"_ivl_12", 31 0, L_0x71a626c28600;  1 drivers
v0x63af89e7b8c0_0 .net *"_ivl_14", 31 0, L_0x63af89e95fb0;  1 drivers
v0x63af89e7b9a0_0 .net *"_ivl_16", 31 0, L_0x63af89e96120;  1 drivers
v0x63af89e7bad0_0 .net *"_ivl_2", 0 0, L_0x63af89e95ce0;  1 drivers
L_0x71a626c28570 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63af89e7bb90_0 .net/2u *"_ivl_4", 1 0, L_0x71a626c28570;  1 drivers
v0x63af89e7bc70_0 .net *"_ivl_6", 0 0, L_0x63af89e95dd0;  1 drivers
L_0x71a626c285b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x63af89e7bd30_0 .net/2u *"_ivl_8", 1 0, L_0x71a626c285b8;  1 drivers
v0x63af89e7be10_0 .net "d0", 31 0, v0x63af89e786b0_0;  alias, 1 drivers
v0x63af89e7bed0_0 .net "d1", 31 0, v0x63af89e78d40_0;  alias, 1 drivers
v0x63af89e7bfa0_0 .net "d2", 31 0, L_0x63af89e95b80;  alias, 1 drivers
v0x63af89e7c040_0 .net "s", 1 0, v0x63af89e74a00_0;  alias, 1 drivers
v0x63af89e7c150_0 .net "y", 31 0, L_0x63af89e96260;  alias, 1 drivers
L_0x63af89e95ce0 .cmp/eq 2, v0x63af89e74a00_0, L_0x71a626c28528;
L_0x63af89e95dd0 .cmp/eq 2, v0x63af89e74a00_0, L_0x71a626c28570;
L_0x63af89e95ec0 .cmp/eq 2, v0x63af89e74a00_0, L_0x71a626c285b8;
L_0x63af89e95fb0 .functor MUXZ 32, L_0x71a626c28600, L_0x63af89e95b80, L_0x63af89e95ec0, C4<>;
L_0x63af89e96120 .functor MUXZ 32, L_0x63af89e95fb0, v0x63af89e78d40_0, L_0x63af89e95dd0, C4<>;
L_0x63af89e96260 .functor MUXZ 32, L_0x63af89e96120, v0x63af89e786b0_0, L_0x63af89e95ce0, C4<>;
S_0x63af89e7c290 .scope module, "rf" "Register_File" 8 67, 15 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x63af89e7c620_0 .net "A1", 4 0, L_0x63af89e948e0;  1 drivers
v0x63af89e7c720_0 .net "A2", 4 0, L_0x63af89e94980;  1 drivers
v0x63af89e7c800_0 .net "A3", 4 0, L_0x63af89e94a20;  1 drivers
v0x63af89e7c8c0_0 .net "RD1", 31 0, L_0x63af89e94210;  alias, 1 drivers
v0x63af89e7c9b0_0 .net "RD2", 31 0, L_0x63af89e94700;  alias, 1 drivers
v0x63af89e7caa0 .array "Register", 0 31, 31 0;
v0x63af89e7cb40_0 .net "WD", 31 0, L_0x63af89e96260;  alias, 1 drivers
v0x63af89e7cc50_0 .net "WE", 0 0, v0x63af89e74d40_0;  alias, 1 drivers
L_0x71a626c280a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x63af89e7cd40_0 .net/2u *"_ivl_0", 4 0, L_0x71a626c280a8;  1 drivers
L_0x71a626c28138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63af89e7ce20_0 .net *"_ivl_11", 1 0, L_0x71a626c28138;  1 drivers
L_0x71a626c28180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x63af89e7cf00_0 .net/2u *"_ivl_14", 4 0, L_0x71a626c28180;  1 drivers
v0x63af89e7cfe0_0 .net *"_ivl_16", 0 0, L_0x63af89e943a0;  1 drivers
L_0x71a626c281c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63af89e7d0a0_0 .net/2u *"_ivl_18", 31 0, L_0x71a626c281c8;  1 drivers
v0x63af89e7d180_0 .net *"_ivl_2", 0 0, L_0x63af89e83f30;  1 drivers
v0x63af89e7d240_0 .net *"_ivl_20", 31 0, L_0x63af89e94490;  1 drivers
v0x63af89e7d320_0 .net *"_ivl_22", 6 0, L_0x63af89e94570;  1 drivers
L_0x71a626c28210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63af89e7d400_0 .net *"_ivl_25", 1 0, L_0x71a626c28210;  1 drivers
L_0x71a626c280f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63af89e7d5f0_0 .net/2u *"_ivl_4", 31 0, L_0x71a626c280f0;  1 drivers
v0x63af89e7d6d0_0 .net *"_ivl_6", 31 0, L_0x63af89e93fe0;  1 drivers
v0x63af89e7d7b0_0 .net *"_ivl_8", 6 0, L_0x63af89e94080;  1 drivers
v0x63af89e7d890_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
v0x63af89e7d930_0 .var/i "i", 31 0;
o0x71a626c72db8 .functor BUFZ 1, C4<z>; HiZ drive
v0x63af89e7da10_0 .net "rst", 0 0, o0x71a626c72db8;  0 drivers
E_0x63af89e7c5a0/0 .event negedge, v0x63af89e7da10_0;
E_0x63af89e7c5a0/1 .event posedge, v0x63af89e74350_0;
E_0x63af89e7c5a0 .event/or E_0x63af89e7c5a0/0, E_0x63af89e7c5a0/1;
L_0x63af89e83f30 .cmp/eq 5, L_0x63af89e948e0, L_0x71a626c280a8;
L_0x63af89e93fe0 .array/port v0x63af89e7caa0, L_0x63af89e94080;
L_0x63af89e94080 .concat [ 5 2 0 0], L_0x63af89e948e0, L_0x71a626c28138;
L_0x63af89e94210 .functor MUXZ 32, L_0x63af89e93fe0, L_0x71a626c280f0, L_0x63af89e83f30, C4<>;
L_0x63af89e943a0 .cmp/eq 5, L_0x63af89e94980, L_0x71a626c28180;
L_0x63af89e94490 .array/port v0x63af89e7caa0, L_0x63af89e94570;
L_0x63af89e94570 .concat [ 5 2 0 0], L_0x63af89e94980, L_0x71a626c28210;
L_0x63af89e94700 .functor MUXZ 32, L_0x63af89e94490, L_0x71a626c281c8, L_0x63af89e943a0, C4<>;
S_0x63af89e7dbf0 .scope module, "src_a_mux" "mux3" 8 100, 14 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x63af89e7dd80 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x71a626c28258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63af89e7dea0_0 .net/2u *"_ivl_0", 1 0, L_0x71a626c28258;  1 drivers
v0x63af89e7dfa0_0 .net *"_ivl_10", 0 0, L_0x63af89e94e00;  1 drivers
L_0x71a626c28330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63af89e7e060_0 .net/2u *"_ivl_12", 31 0, L_0x71a626c28330;  1 drivers
v0x63af89e7e150_0 .net *"_ivl_14", 31 0, L_0x63af89e94ef0;  1 drivers
v0x63af89e7e230_0 .net *"_ivl_16", 31 0, L_0x63af89e95060;  1 drivers
v0x63af89e7e360_0 .net *"_ivl_2", 0 0, L_0x63af89e94c70;  1 drivers
L_0x71a626c282a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63af89e7e420_0 .net/2u *"_ivl_4", 1 0, L_0x71a626c282a0;  1 drivers
v0x63af89e7e500_0 .net *"_ivl_6", 0 0, L_0x63af89e94d10;  1 drivers
L_0x71a626c282e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x63af89e7e5c0_0 .net/2u *"_ivl_8", 1 0, L_0x71a626c282e8;  1 drivers
v0x63af89e7e6a0_0 .net "d0", 31 0, v0x63af89e76f90_0;  alias, 1 drivers
v0x63af89e7e760_0 .net "d1", 31 0, v0x63af89e7a2a0_0;  alias, 1 drivers
v0x63af89e7e820_0 .net "d2", 31 0, v0x63af89e7a980_0;  alias, 1 drivers
v0x63af89e7e8f0_0 .net "s", 1 0, v0x63af89e74780_0;  alias, 1 drivers
v0x63af89e7e990_0 .net "y", 31 0, L_0x63af89e951a0;  alias, 1 drivers
L_0x63af89e94c70 .cmp/eq 2, v0x63af89e74780_0, L_0x71a626c28258;
L_0x63af89e94d10 .cmp/eq 2, v0x63af89e74780_0, L_0x71a626c282a0;
L_0x63af89e94e00 .cmp/eq 2, v0x63af89e74780_0, L_0x71a626c282e8;
L_0x63af89e94ef0 .functor MUXZ 32, L_0x71a626c28330, v0x63af89e7a980_0, L_0x63af89e94e00, C4<>;
L_0x63af89e95060 .functor MUXZ 32, L_0x63af89e94ef0, v0x63af89e7a2a0_0, L_0x63af89e94d10, C4<>;
L_0x63af89e951a0 .functor MUXZ 32, L_0x63af89e95060, v0x63af89e76f90_0, L_0x63af89e94c70, C4<>;
S_0x63af89e7eb00 .scope module, "src_b_mux" "mux3" 8 109, 14 1 0, S_0x63af89e76660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x63af89e7ece0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x71a626c28378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x63af89e7ee30_0 .net/2u *"_ivl_0", 1 0, L_0x71a626c28378;  1 drivers
v0x63af89e7ef30_0 .net *"_ivl_10", 0 0, L_0x63af89e95500;  1 drivers
L_0x71a626c28450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63af89e7eff0_0 .net/2u *"_ivl_12", 31 0, L_0x71a626c28450;  1 drivers
v0x63af89e7f0e0_0 .net *"_ivl_14", 31 0, L_0x63af89e955f0;  1 drivers
v0x63af89e7f1c0_0 .net *"_ivl_16", 31 0, L_0x63af89e95760;  1 drivers
v0x63af89e7f2f0_0 .net *"_ivl_2", 0 0, L_0x63af89e95320;  1 drivers
L_0x71a626c283c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x63af89e7f3b0_0 .net/2u *"_ivl_4", 1 0, L_0x71a626c283c0;  1 drivers
v0x63af89e7f490_0 .net *"_ivl_6", 0 0, L_0x63af89e95410;  1 drivers
L_0x71a626c28408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x63af89e7f550_0 .net/2u *"_ivl_8", 1 0, L_0x71a626c28408;  1 drivers
v0x63af89e7f630_0 .net "d0", 31 0, v0x63af89e7b010_0;  alias, 1 drivers
v0x63af89e7f6f0_0 .net "d1", 31 0, v0x63af89e79240_0;  alias, 1 drivers
L_0x71a626c28498 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x63af89e7f7c0_0 .net "d2", 31 0, L_0x71a626c28498;  1 drivers
v0x63af89e7f880_0 .net "s", 1 0, v0x63af89e74860_0;  alias, 1 drivers
v0x63af89e7f940_0 .net "y", 31 0, L_0x63af89e958a0;  alias, 1 drivers
L_0x63af89e95320 .cmp/eq 2, v0x63af89e74860_0, L_0x71a626c28378;
L_0x63af89e95410 .cmp/eq 2, v0x63af89e74860_0, L_0x71a626c283c0;
L_0x63af89e95500 .cmp/eq 2, v0x63af89e74860_0, L_0x71a626c28408;
L_0x63af89e955f0 .functor MUXZ 32, L_0x71a626c28450, L_0x71a626c28498, L_0x63af89e95500, C4<>;
L_0x63af89e95760 .functor MUXZ 32, L_0x63af89e955f0, v0x63af89e79240_0, L_0x63af89e95410, C4<>;
L_0x63af89e958a0 .functor MUXZ 32, L_0x63af89e95760, v0x63af89e7b010_0, L_0x63af89e95320, C4<>;
S_0x63af89e816f0 .scope module, "MEM" "mem" 3 11, 16 1 0, S_0x63af89e498e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
L_0x63af89e56c80 .functor BUFZ 32, L_0x63af89e83530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x63af89e819b0_0 .net "A", 31 0, L_0x63af89e83e50;  alias, 1 drivers
v0x63af89e81ae0 .array "RAM", 1023 0, 31 0;
v0x63af89e81ba0_0 .net "RD", 31 0, L_0x63af89e56c80;  alias, 1 drivers
v0x63af89e81c40_0 .net "WD", 31 0, v0x63af89e7b010_0;  alias, 1 drivers
v0x63af89e81d00_0 .net "WE", 0 0, v0x63af89e74c80_0;  alias, 1 drivers
v0x63af89e81e40_0 .net *"_ivl_0", 31 0, L_0x63af89e83530;  1 drivers
v0x63af89e81f20_0 .net *"_ivl_3", 29 0, L_0x63af89e835d0;  1 drivers
v0x63af89e82000_0 .net "clk", 0 0, v0x63af89e833d0_0;  alias, 1 drivers
E_0x63af89e81950 .event posedge, v0x63af89e74350_0;
L_0x63af89e83530 .array/port v0x63af89e81ae0, L_0x63af89e835d0;
L_0x63af89e835d0 .part L_0x63af89e83e50, 2, 30;
    .scope S_0x63af89e816f0;
T_0 ;
    %wait E_0x63af89e81950;
    %load/vec4 v0x63af89e81d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x63af89e81c40_0;
    %load/vec4 v0x63af89e819b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63af89e81ae0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x63af89e735e0;
T_1 ;
    %wait E_0x63af89e5d710;
    %load/vec4 v0x63af89e746c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x63af89e74ae0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x63af89e743f0_0;
    %assign/vec4 v0x63af89e74ae0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x63af89e735e0;
T_2 ;
    %wait E_0x63af89e5d750;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74860_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e741d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74a00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63af89e74940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63af89e74c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63af89e74600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63af89e74bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63af89e74d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63af89e742b0_0, 0, 1;
    %load/vec4 v0x63af89e74ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63af89e74940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63af89e74bc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74780_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63af89e74860_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e741d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63af89e74a00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63af89e74600_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63af89e74780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63af89e74860_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e741d0_0, 0, 2;
    %load/vec4 v0x63af89e744d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.21;
T_2.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.21;
T_2.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.21;
T_2.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.21;
T_2.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.21;
T_2.17 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.21;
T_2.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63af89e74780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63af89e74860_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e741d0_0, 0, 2;
    %load/vec4 v0x63af89e744d0_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74a00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63af89e74940_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63af89e74a00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63af89e74d40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74a00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63af89e74940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63af89e74c80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63af89e74780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74860_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63af89e741d0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74a00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63af89e74d40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63af89e74780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63af89e74860_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63af89e741d0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63af89e74780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74860_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63af89e741d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74a00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63af89e742b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63af89e74780_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63af89e74860_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e741d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74a00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63af89e74600_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x63af89e74780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x63af89e74860_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x63af89e741d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x63af89e74a00_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x63af89e743f0_0, 0, 4;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x63af89e47e90;
T_3 ;
    %wait E_0x63af89dc8410;
    %load/vec4 v0x63af89e43860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x63af89e56da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x63af89e428b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
T_3.17 ;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x63af89e56e40_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x63af89e56da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.29;
T_3.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.29;
T_3.21 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.29;
T_3.22 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.29;
T_3.23 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.29;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x63af89e56e40_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_3.30, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_3.31, 8;
T_3.30 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_3.31, 8;
 ; End of false expr.
    %blend;
T_3.31;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.29;
T_3.26 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.29;
T_3.27 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x63af89e44b00_0, 0, 4;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x63af89e75080;
T_4 ;
    %wait E_0x63af89e5b7d0;
    %load/vec4 v0x63af89e75250_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63af89e75330_0, 0, 3;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63af89e75330_0, 0, 3;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x63af89e75330_0, 0, 3;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x63af89e75330_0, 0, 3;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x63af89e75330_0, 0, 3;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x63af89e75330_0, 0, 3;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x63af89e75330_0, 0, 3;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x63af89e769f0;
T_5 ;
    %wait E_0x63af89e5d710;
    %load/vec4 v0x63af89e77030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63af89e76f90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x63af89e76ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x63af89e76de0_0;
    %assign/vec4 v0x63af89e76f90_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x63af89e79590;
T_6 ;
    %wait E_0x63af89e5d710;
    %load/vec4 v0x63af89e79c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63af89e79b80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x63af89e79a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x63af89e79970_0;
    %assign/vec4 v0x63af89e79b80_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x63af89e79db0;
T_7 ;
    %wait E_0x63af89e5d710;
    %load/vec4 v0x63af89e7a360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63af89e7a2a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x63af89e7a200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x63af89e7a0f0_0;
    %assign/vec4 v0x63af89e7a2a0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x63af89e788d0;
T_8 ;
    %wait E_0x63af89e5d710;
    %load/vec4 v0x63af89e78e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63af89e78d40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x63af89e78c60_0;
    %assign/vec4 v0x63af89e78d40_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x63af89e7c290;
T_9 ;
    %wait E_0x63af89e7c5a0;
    %load/vec4 v0x63af89e7da10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63af89e7d930_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x63af89e7d930_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x63af89e7d930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63af89e7caa0, 0, 4;
    %load/vec4 v0x63af89e7d930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x63af89e7d930_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x63af89e7cc50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x63af89e7c800_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x63af89e7cb40_0;
    %load/vec4 v0x63af89e7c800_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x63af89e7caa0, 0, 4;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x63af89e79010;
T_10 ;
    %wait E_0x63af89e791c0;
    %load/vec4 v0x63af89e79420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x63af89e79240_0, 0, 32;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x63af89e79340_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x63af89e79340_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x63af89e79240_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x63af89e79340_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x63af89e79340_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63af89e79340_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x63af89e79240_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x63af89e79340_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x63af89e79340_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63af89e79340_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63af89e79340_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63af89e79340_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x63af89e79240_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x63af89e79340_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x63af89e79240_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x63af89e79340_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x63af89e79340_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63af89e79340_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63af89e79340_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x63af89e79340_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x63af89e79240_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x63af89e7a4f0;
T_11 ;
    %wait E_0x63af89e5d710;
    %load/vec4 v0x63af89e7aa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63af89e7a980_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x63af89e7a8a0_0;
    %assign/vec4 v0x63af89e7a980_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x63af89e7abc0;
T_12 ;
    %wait E_0x63af89e5d710;
    %load/vec4 v0x63af89e7b100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63af89e7b010_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x63af89e7af30_0;
    %assign/vec4 v0x63af89e7b010_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x63af89e778c0;
T_13 ;
    %wait E_0x63af89e77ad0;
    %load/vec4 v0x63af89e78020_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %load/vec4 v0x63af89e77b30_0;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.0 ;
    %load/vec4 v0x63af89e77b30_0;
    %load/vec4 v0x63af89e77c30_0;
    %add;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.1 ;
    %load/vec4 v0x63af89e77b30_0;
    %load/vec4 v0x63af89e77c30_0;
    %sub;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.2 ;
    %load/vec4 v0x63af89e77b30_0;
    %load/vec4 v0x63af89e77c30_0;
    %xor;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.3 ;
    %load/vec4 v0x63af89e77b30_0;
    %load/vec4 v0x63af89e77c30_0;
    %or;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.4 ;
    %load/vec4 v0x63af89e77b30_0;
    %load/vec4 v0x63af89e77c30_0;
    %and;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.5 ;
    %load/vec4 v0x63af89e77b30_0;
    %load/vec4 v0x63af89e77c30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.6 ;
    %load/vec4 v0x63af89e77b30_0;
    %load/vec4 v0x63af89e77c30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.7 ;
    %load/vec4 v0x63af89e77b30_0;
    %load/vec4 v0x63af89e77c30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.8 ;
    %load/vec4 v0x63af89e77b30_0;
    %load/vec4 v0x63af89e77c30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.15, 8;
T_13.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.15, 8;
 ; End of false expr.
    %blend;
T_13.15;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.9 ;
    %load/vec4 v0x63af89e77b30_0;
    %load/vec4 v0x63af89e77c30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.17, 8;
T_13.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.17, 8;
 ; End of false expr.
    %blend;
T_13.17;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.10 ;
    %load/vec4 v0x63af89e77c30_0;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.11 ;
    %load/vec4 v0x63af89e77b30_0;
    %store/vec4 v0x63af89e78130_0, 0, 32;
    %jmp T_13.13;
T_13.13 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x63af89e782b0;
T_14 ;
    %wait E_0x63af89e5d710;
    %load/vec4 v0x63af89e78780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x63af89e786b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x63af89e785f0_0;
    %assign/vec4 v0x63af89e786b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x63af89e5b8b0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63af89e833d0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63af89e833d0_0, 0, 1;
    %delay 100000, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x63af89e5b8b0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63af89e83470_0, 0, 1;
    %vpi_call 2 26 "$readmemh", "./memfile.hex", v0x63af89e81ae0 {0 0 0};
    %vpi_call 2 27 "$display", "--------------------------------------------------" {0 0 0};
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x63af89e83470_0, 0, 1;
    %vpi_call 2 32 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 33 "$display", "Simulation Started: Loading Instructions..." {0 0 0};
    %vpi_call 2 34 "$display", "Time\011PC\011\011Instr\011\011Result" {0 0 0};
    %vpi_call 2 35 "$display", "--------------------------------------------------" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x63af89e5b8b0;
T_17 ;
    %wait E_0x63af89e81950;
    %load/vec4 v0x63af89e83470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call 2 43 "$display", "%0d\011%h\011%h\011%h", $time, v0x63af89e80610_0, v0x63af89e80460_0, v0x63af89e80bf0_0 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x63af89e5b8b0;
T_18 ;
    %delay 10000000, 0;
    %vpi_call 2 50 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 51 "$display", "Simulation Finished." {0 0 0};
    %vpi_call 2 52 "$stop" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "Single_Cycle_Top.v";
    "Controller.v";
    "ALU_Decoder.v";
    "main_fsm.v";
    "Instr_Decoder.v";
    "datapath.v";
    "flopenr.v";
    "mux2.v";
    "ALU.v";
    "flopr.v";
    "Sign_Extend.v";
    "mux3.v";
    "Register_File.v";
    "mem.v";
