// Seed: 2317455797
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_23;
  assign id_21 = 1;
  assign id_21 = 1;
  tri0 id_24 = 1 != 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge id_1[1] or posedge 1'b0) $display(id_6[1'h0 : ~1]);
  assign id_4 = id_3;
  module_0(
      id_4,
      id_2,
      id_7,
      id_4,
      id_4,
      id_4,
      id_7,
      id_5,
      id_3,
      id_5,
      id_4,
      id_5,
      id_7,
      id_7,
      id_2,
      id_7,
      id_7,
      id_4,
      id_3,
      id_7,
      id_2,
      id_4
  );
  assign id_4 = 1;
  wire id_8;
  wire id_9;
endmodule
