<?xml version="1.0" standalone="yes"?>

<!-- ****************************************************************************************** -->
<!-- ******* ADSP-EDN_DUAL-CORE-extended.xml                                                    -->
<!-- ******* Common definition file for extended registers for dual core Edinborough processors -->
<!-- ******* Uppermost elements:                                                                -->
<!-- ******* 	<register-extended-definitions>                                                 -->
<!-- ******* Copyright 2004-2007 Analog Devices, Inc.  All rights reserved.                     -->
<!-- ****************************************************************************************** -->

<visualdsp-extended-xml schema-version="1" name="ADSP-EDN-DUAL-CORE-extended.xml">

<version file-version="0.34"/>

<!-- ************************************************************************ -->
<!-- ******* validation (schema)                                              -->
<!-- ************************************************************************ -->

<!-- ************************************************************************ -->
<!-- ******* Extended register set                                            -->
<!-- ************************************************************************ -->

<register-extended-definitions>

	<register name="PLL_CTL"     group="PLL" read-address="0xFFC00000" write-address="0xFFC00000" mask="FFFFFFFF" type="IO" description="" bit-size="16" def-comment="Clock and System Control"/>
	<register name="PLL_DIV"     group="PLL" read-address="0xFFC00004" write-address="0xFFC00004" mask="FFFFFFFF" type="IO" description="" bit-size="16"/>
	<register name="VR_CTL"      group="PLL" read-address="0xFFC00008" write-address="0xFFC00008" mask="FFFFFFFF" type="IO" description="" bit-size="16"/>
	<register name="PLL_STAT"    group="PLL" read-address="0xFFC0000C" write-address="0xFFC0000C" mask="FFFFFFFF" type="IO" description="" bit-size="16"/>
	<register name="PLL_LOCKCNT" group="PLL" read-address="0xFFC00010" write-address="0xFFC00010" mask="FFFFFFFF" type="IO" description="" bit-size="16"/>

	<register name="CHIPID"      group="Extended Registers" description="" bit-size="32" read-address="0xFFC00014" write-address="0xFFC00014" type="IO" mask="FFFFFFFF" />

	<!-- SPI Controller Registers -->
	<register name="SPI_CTL"    group="SPI" description="" bit-size="16" read-address="0xFFC00500" write-address="0xFFC00500" type="IO" target="EMU"/>
	<register name="SPI_FLG"    group="SPI" description="" bit-size="16" read-address="0xFFC00504" write-address="0xFFC00504" type="IO" target="EMU"/>
	<register name="SPI_STAT"   group="SPI" description="" bit-size="16" read-address="0xFFC00508" write-address="0xFFC00508" type="IO" target="EMU"/>
	<register name="SPI_TDBR"   group="SPI" description="" bit-size="16" read-address="0xFFC0050C" write-address="0xFFC0050C" type="IO" target="EMU"/>
	<register name="SPI_RDBR"   group="SPI" description="" bit-size="16" read-address="0xFFC00510" write-address="0xFFC00510" type="IO" target="EMU"/>
	<register name="SPI_BAUD"   group="SPI" description="" bit-size="16" read-address="0xFFC00514" write-address="0xFFC00514" type="IO" target="EMU"/>
	<register name="SPI_SHADOW" group="SPI" description="" bit-size="16" read-address="0xFFC00518" write-address="0xFFC00518" type="IO" target="EMU"/>

	<!-- Watchdog Timer Registers -->
	<register name="WDOGA_CTL"  group="Watchdog" description="" bit-size="16" read-address="0xFFC00200" write-address="0xFFC00200" type="IO" target="EMU" def-comment="Watchdog Timer Registers for Core A"/>
	<register name="WDOGA_CNT"  group="Watchdog" description="" bit-size="32" read-address="0xFFC00204" write-address="0xFFC00204" type="IO" target="EMU"/>
	<register name="WDOGA_STAT" group="Watchdog" description="" bit-size="32" read-address="0xFFC00208" write-address="0xFFC00208" type="IO" target="EMU"/>
	<register name="WDOGB_CTL"  group="Watchdog" description="" bit-size="16" read-address="0xFFC01200" write-address="0xFFC01200" type="IO" target="EMU" def-comment="Watchdog Timer Registers for Core B"/>
	<register name="WDOGB_CNT"  group="Watchdog" description="" bit-size="32" read-address="0xFFC01204" write-address="0xFFC01204" type="IO" target="EMU"/>
	<register name="WDOGB_STAT" group="Watchdog" description="" bit-size="32" read-address="0xFFC01208" write-address="0xFFC01208" type="IO" target="EMU"/>

	<!--***************************************************-->
	<!--***  DMA 1 Control Registers - Channels 0 - 11  ***-->
	<!--***************************************************-->

	<register name="DMA1_TC_PER" group="DMA Traffic Control" description="Traffic Control Periods" bit-size="16" read-address="0xFFC01B0C" write-address="0xFFC01B0C" mask="FFFF" type="IO" def-comment="DMA 1 Control Registers -- Channels 0 - 11"/>
		<register name="DMA1_TC_PER_DCB_TRAFFIC_PERIOD"      parent="DMA1_TC_PER" bit-position="0"  type="" description="" bit-size="4"/>
		<register name="DMA1_TC_PER_DEB_TRAFFIC_PERIOD"      parent="DMA1_TC_PER" bit-position="4"  type="" description="" bit-size="4"/>
		<register name="DMA1_TC_PER_DAB_TRAFFIC_PERIOD"      parent="DMA1_TC_PER" bit-position="8"  type="" description="" bit-size="3"/>
		<register name="DMA1_TC_PER_MDMA_ROUND_ROBIN_PERIOD" parent="DMA1_TC_PER" bit-position="11" type="" description="" bit-size="5"/>

	<register name="DMA1_TC_CNT" group="DMA Traffic Control" description="Traffic Control Current Counts" bit-size="16" read-address="0xFFC01B10" write-address="0xFFC01B10" mask="FFFF" type="IO" />
		<register name="DMA1_TC_CNT_DCB_TRAFFIC_COUNT"      parent="DMA1_TC_CNT" bit-position="0"  type="" description="" bit-size="4"/>
		<register name="DMA1_TC_CNT_DEB_TRAFFIC_COUNT"      parent="DMA1_TC_CNT" bit-position="4"  type="" description="" bit-size="4"/>
		<register name="DMA1_TC_CNT_DAB_TRAFFIC_COUNT"      parent="DMA1_TC_CNT" bit-position="8"  type="" description="" bit-size="3"/>
		<register name="DMA1_TC_CNT_MDMA_ROUND_ROBIN_COUNT" parent="DMA1_TC_CNT" bit-position="11" type="" description="" bit-size="5"/>

	<!--*****************-->
	<!-- DMA 1 Channel 0 -->
	<!--*****************-->
	<register name="DMA1_0_CONFIG"         group="DMA1 Channel-0" description="" bit-size="16" read-address="0xFFC01C08" write-address="0xFFC01C08" mask="FFFF" type="IO" def-comment="DMA1 Channel 0"/>
	<register name="DMA1_0_NEXT_DESC_PTR"  group="DMA1 Channel-0" description="" bit-size="32" read-address="0xFFC01C00" write-address="0xFFC01C00" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_0_START_ADDR"     group="DMA1 Channel-0" description="" bit-size="32" read-address="0xFFC01C04" write-address="0xFFC01C04" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_0_X_COUNT"        group="DMA1 Channel-0" description="" bit-size="16" read-address="0xFFC01C10" write-address="0xFFC01C10" mask="FFFF" type="IO"/>
	<register name="DMA1_0_Y_COUNT"        group="DMA1 Channel-0" description="" bit-size="16" read-address="0xFFC01C18" write-address="0xFFC01C18" mask="FFFF" type="IO"/>
	<register name="DMA1_0_X_MODIFY"       group="DMA1 Channel-0" description="" bit-size="16" read-address="0xFFC01C14" write-address="0xFFC01C14" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_0_Y_MODIFY"       group="DMA1 Channel-0" description="" bit-size="16" read-address="0xFFC01C1C" write-address="0xFFC01C1C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_0_CURR_DESC_PTR"  group="DMA1 Channel-0" description="" bit-size="32" read-address="0xFFC01C20" write-address="0xFFC01C20" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_0_CURR_ADDR"      group="DMA1 Channel-0" description="" bit-size="32" read-address="0xFFC01C24" write-address="0xFFC01C24" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_0_CURR_X_COUNT"   group="DMA1 Channel-0" description="" bit-size="16" read-address="0xFFC01C30" write-address="0xFFC01C30" mask="FFFF" type="IO"/>
	<register name="DMA1_0_CURR_Y_COUNT"   group="DMA1 Channel-0" description="" bit-size="16" read-address="0xFFC01C38" write-address="0xFFC01C38" mask="FFFF" type="IO"/>
	<register name="DMA1_0_IRQ_STATUS"     group="DMA1 Channel-0" description="" bit-size="16" read-address="0xFFC01C28" write-address="0xFFC01C28" mask="FFFF" type="IO"/>
	<register name="DMA1_0_PERIPHERAL_MAP" group="DMA1 Channel-0" description="" bit-size="16" read-address="0xFFC01C2C" write-address="0xFFC01C2C" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 0 (children) -->
	<register name="DMA1_0_CONFIG_En"             parent="DMA1_0_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_0_CONFIG_Dir"            parent="DMA1_0_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_0_CONFIG_WSize"          parent="DMA1_0_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_0_CONFIG_2DMode"         parent="DMA1_0_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_0_CONFIG_Rstrt"          parent="DMA1_0_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_0_CONFIG_2DIntSel"       parent="DMA1_0_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_0_CONFIG_EnInt"          parent="DMA1_0_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_0_CONFIG_NDSize"         parent="DMA1_0_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_0_CONFIG_Flow"           parent="DMA1_0_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_0_NEXT_DESC_PTR_Low"     parent="DMA1_0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_0_NEXT_DESC_PTR_High"    parent="DMA1_0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_0_START_ADDR_Low"        parent="DMA1_0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_0_START_ADDR_High"       parent="DMA1_0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_0_CURR_DESC_PTR_Low"     parent="DMA1_0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_0_CURR_DESC_PTR_High"    parent="DMA1_0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_0_CURR_ADDR_Low"         parent="DMA1_0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_0_CURR_ADDR_High"        parent="DMA1_0_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_0_IRQ_STATUS_Done"       parent="DMA1_0_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_0_IRQ_STATUS_ERR"        parent="DMA1_0_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_0_IRQ_STATUS_DscFetch"   parent="DMA1_0_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_0_IRQ_STATUS_Run"        parent="DMA1_0_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_0_PERIPHERAL_MAP_CTYPE"  parent="DMA1_0_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_0_PERIPHERAL_MAP_PMAP"   parent="DMA1_0_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 1 Channel 1 -->
	<!--*****************-->
	<register name="DMA1_1_CONFIG"         group="DMA1 Channel-1" description="" bit-size="16" read-address="0xFFC01C48" write-address="0xFFC01C48" mask="FFFF" type="IO" def-comment="DMA1 Channel-1"/>
	<register name="DMA1_1_NEXT_DESC_PTR"  group="DMA1 Channel-1" description="" bit-size="32" read-address="0xFFC01C40" write-address="0xFFC01C40" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_1_START_ADDR"     group="DMA1 Channel-1" description="" bit-size="32" read-address="0xFFC01C44" write-address="0xFFC01C44" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_1_X_COUNT"        group="DMA1 Channel-1" description="" bit-size="16" read-address="0xFFC01C50" write-address="0xFFC01C50" mask="FFFF" type="IO"/>
	<register name="DMA1_1_Y_COUNT"        group="DMA1 Channel-1" description="" bit-size="16" read-address="0xFFC01C58" write-address="0xFFC01C58" mask="FFFF" type="IO"/>
	<register name="DMA1_1_X_MODIFY"       group="DMA1 Channel-1" description="" bit-size="16" read-address="0xFFC01C54" write-address="0xFFC01C54" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_1_Y_MODIFY"       group="DMA1 Channel-1" description="" bit-size="16" read-address="0xFFC01C5C" write-address="0xFFC01C5C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_1_CURR_DESC_PTR"  group="DMA1 Channel-1" description="" bit-size="32" read-address="0xFFC01C60" write-address="0xFFC01C60" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_1_CURR_ADDR"      group="DMA1 Channel-1" description="" bit-size="32" read-address="0xFFC01C64" write-address="0xFFC01C64" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_1_CURR_X_COUNT"   group="DMA1 Channel-1" description="" bit-size="16" read-address="0xFFC01C70" write-address="0xFFC01C70" mask="FFFF" type="IO"/>
	<register name="DMA1_1_CURR_Y_COUNT"   group="DMA1 Channel-1" description="" bit-size="16" read-address="0xFFC01C78" write-address="0xFFC01C78" mask="FFFF" type="IO"/>
	<register name="DMA1_1_IRQ_STATUS"     group="DMA1 Channel-1" description="" bit-size="16" read-address="0xFFC01C68" write-address="0xFFC01C68" mask="FFFF" type="IO"/>
	<register name="DMA1_1_PERIPHERAL_MAP" group="DMA1 Channel-1" description="" bit-size="16" read-address="0xFFC01C6C" write-address="0xFFC01C6C" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 1 (children) -->
	<register name="DMA1_1_CONFIG_En"             parent="DMA1_1_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_1_CONFIG_Dir"            parent="DMA1_1_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_1_CONFIG_WSize"          parent="DMA1_1_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_1_CONFIG_2DMode"         parent="DMA1_1_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_1_CONFIG_Rstrt"          parent="DMA1_1_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_1_CONFIG_2DIntSel"       parent="DMA1_1_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_1_CONFIG_EnInt"          parent="DMA1_1_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_1_CONFIG_NDSize"         parent="DMA1_1_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_1_CONFIG_Flow"           parent="DMA1_1_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_1_NEXT_DESC_PTR_Low"     parent="DMA1_1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_1_NEXT_DESC_PTR_High"    parent="DMA1_1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_1_START_ADDR_Low"        parent="DMA1_1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_1_START_ADDR_High"       parent="DMA1_1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_1_CURR_DESC_PTR_Low"     parent="DMA1_1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_1_CURR_DESC_PTR_High"    parent="DMA1_1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_1_CURR_ADDR_Low"         parent="DMA1_1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_1_CURR_ADDR_High"        parent="DMA1_1_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_1_IRQ_STATUS_Done"       parent="DMA1_1_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_1_IRQ_STATUS_ERR"        parent="DMA1_1_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_1_IRQ_STATUS_DscFetch"   parent="DMA1_1_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_1_IRQ_STATUS_Run"        parent="DMA1_1_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_1_PERIPHERAL_MAP_CTYPE"  parent="DMA1_1_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_1_PERIPHERAL_MAP_PMAP"   parent="DMA1_1_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 1 Channel 2 -->
	<!--*****************-->
	<register name="DMA1_2_CONFIG"         group="DMA1 Channel-2" description="" bit-size="16" read-address="0xFFC01C88" write-address="0xFFC01C88" mask="FFFF" type="IO" def-comment="DMA1 Channel-2"/>
	<register name="DMA1_2_NEXT_DESC_PTR"  group="DMA1 Channel-2" description="" bit-size="32" read-address="0xFFC01C80" write-address="0xFFC01C80" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_2_START_ADDR"     group="DMA1 Channel-2" description="" bit-size="32" read-address="0xFFC01C84" write-address="0xFFC01C84" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_2_X_COUNT"        group="DMA1 Channel-2" description="" bit-size="16" read-address="0xFFC01C90" write-address="0xFFC01C90" mask="FFFF" type="IO"/>
	<register name="DMA1_2_Y_COUNT"        group="DMA1 Channel-2" description="" bit-size="16" read-address="0xFFC01C98" write-address="0xFFC01C98" mask="FFFF" type="IO"/>
	<register name="DMA1_2_X_MODIFY"       group="DMA1 Channel-2" description="" bit-size="16" read-address="0xFFC01C94" write-address="0xFFC01C94" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_2_Y_MODIFY"       group="DMA1 Channel-2" description="" bit-size="16" read-address="0xFFC01C9C" write-address="0xFFC01C9C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_2_CURR_DESC_PTR"  group="DMA1 Channel-2" description="" bit-size="32" read-address="0xFFC01CA0" write-address="0xFFC01CA0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_2_CURR_ADDR"      group="DMA1 Channel-2" description="" bit-size="32" read-address="0xFFC01CA4" write-address="0xFFC01CA4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_2_CURR_X_COUNT"   group="DMA1 Channel-2" description="" bit-size="16" read-address="0xFFC01CB0" write-address="0xFFC01CB0" mask="FFFF" type="IO"/>
	<register name="DMA1_2_CURR_Y_COUNT"   group="DMA1 Channel-2" description="" bit-size="16" read-address="0xFFC01CB8" write-address="0xFFC01CB8" mask="FFFF" type="IO"/>
	<register name="DMA1_2_IRQ_STATUS"     group="DMA1 Channel-2" description="" bit-size="16" read-address="0xFFC01CA8" write-address="0xFFC01CA8" mask="FFFF" type="IO"/>
	<register name="DMA1_2_PERIPHERAL_MAP" group="DMA1 Channel-2" description="" bit-size="16" read-address="0xFFC01CAC" write-address="0xFFC01CAC" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 2 (children) -->
	<register name="DMA1_2_CONFIG_En"             parent="DMA1_2_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_2_CONFIG_Dir"            parent="DMA1_2_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_2_CONFIG_WSize"          parent="DMA1_2_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_2_CONFIG_2DMode"         parent="DMA1_2_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_2_CONFIG_Rstrt"          parent="DMA1_2_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_2_CONFIG_2DIntSel"       parent="DMA1_2_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_2_CONFIG_EnInt"          parent="DMA1_2_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_2_CONFIG_NDSize"         parent="DMA1_2_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_2_CONFIG_Flow"           parent="DMA1_2_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_2_NEXT_DESC_PTR_Low"     parent="DMA1_2_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_2_NEXT_DESC_PTR_High"    parent="DMA1_2_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_2_START_ADDR_Low"        parent="DMA1_2_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_2_START_ADDR_High"       parent="DMA1_2_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_2_CURR_DESC_PTR_Low"     parent="DMA1_2_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_2_CURR_DESC_PTR_High"    parent="DMA1_2_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_2_CURR_ADDR_Low"         parent="DMA1_2_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_2_CURR_ADDR_High"        parent="DMA1_2_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_2_IRQ_STATUS_Done"       parent="DMA1_2_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_2_IRQ_STATUS_ERR"        parent="DMA1_2_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_2_IRQ_STATUS_DscFetch"   parent="DMA1_2_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_2_IRQ_STATUS_Run"        parent="DMA1_2_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_2_PERIPHERAL_MAP_CTYPE"  parent="DMA1_2_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_2_PERIPHERAL_MAP_PMAP"   parent="DMA1_2_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 1 Channel 3 -->
	<!--*****************-->
	<register name="DMA1_3_CONFIG"         group="DMA1 Channel-3" description="" bit-size="16" read-address="0xFFC01CC8" write-address="0xFFC01CC8" mask="FFFF" type="IO" def-comment="DMA1 Channel-3"/>
	<register name="DMA1_3_NEXT_DESC_PTR"  group="DMA1 Channel-3" description="" bit-size="32" read-address="0xFFC01CC0" write-address="0xFFC01CC0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_3_START_ADDR"     group="DMA1 Channel-3" description="" bit-size="32" read-address="0xFFC01CC4" write-address="0xFFC01CC4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_3_X_COUNT"        group="DMA1 Channel-3" description="" bit-size="16" read-address="0xFFC01CD0" write-address="0xFFC01CD0" mask="FFFF" type="IO"/>
	<register name="DMA1_3_Y_COUNT"        group="DMA1 Channel-3" description="" bit-size="16" read-address="0xFFC01CD8" write-address="0xFFC01CD8" mask="FFFF" type="IO"/>
	<register name="DMA1_3_X_MODIFY"       group="DMA1 Channel-3" description="" bit-size="16" read-address="0xFFC01CD4" write-address="0xFFC01CD4" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_3_Y_MODIFY"       group="DMA1 Channel-3" description="" bit-size="16" read-address="0xFFC01CDC" write-address="0xFFC01CDC" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_3_CURR_DESC_PTR"  group="DMA1 Channel-3" description="" bit-size="32" read-address="0xFFC01CE0" write-address="0xFFC01CE0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_3_CURR_ADDR"      group="DMA1 Channel-3" description="" bit-size="32" read-address="0xFFC01CE4" write-address="0xFFC01CE4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_3_CURR_X_COUNT"   group="DMA1 Channel-3" description="" bit-size="16" read-address="0xFFC01CF0" write-address="0xFFC01CF0" mask="FFFF" type="IO"/>
	<register name="DMA1_3_CURR_Y_COUNT"   group="DMA1 Channel-3" description="" bit-size="16" read-address="0xFFC01CF8" write-address="0xFFC01CF8" mask="FFFF" type="IO"/>
	<register name="DMA1_3_IRQ_STATUS"     group="DMA1 Channel-3" description="" bit-size="16" read-address="0xFFC01CE8" write-address="0xFFC01CE8" mask="FFFF" type="IO"/>
	<register name="DMA1_3_PERIPHERAL_MAP" group="DMA1 Channel-3" description="" bit-size="16" read-address="0xFFC01CEC" write-address="0xFFC01CEC" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 3 (children) -->
	<register name="DMA1_3_CONFIG_En"             parent="DMA1_3_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_3_CONFIG_Dir"            parent="DMA1_3_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_3_CONFIG_WSize"          parent="DMA1_3_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_3_CONFIG_2DMode"         parent="DMA1_3_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_3_CONFIG_Rstrt"          parent="DMA1_3_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_3_CONFIG_2DIntSel"       parent="DMA1_3_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_3_CONFIG_EnInt"          parent="DMA1_3_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_3_CONFIG_NDSize"         parent="DMA1_3_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_3_CONFIG_Flow"           parent="DMA1_3_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_3_NEXT_DESC_PTR_Low"     parent="DMA1_3_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_3_NEXT_DESC_PTR_High"    parent="DMA1_3_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_3_START_ADDR_Low"        parent="DMA1_3_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_3_START_ADDR_High"       parent="DMA1_3_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_3_CURR_DESC_PTR_Low"     parent="DMA1_3_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_3_CURR_DESC_PTR_High"    parent="DMA1_3_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_3_CURR_ADDR_Low"         parent="DMA1_3_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_3_CURR_ADDR_High"        parent="DMA1_3_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_3_IRQ_STATUS_Done"       parent="DMA1_3_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_3_IRQ_STATUS_ERR"        parent="DMA1_3_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_3_IRQ_STATUS_DscFetch"   parent="DMA1_3_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_3_IRQ_STATUS_Run"        parent="DMA1_3_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_3_PERIPHERAL_MAP_CTYPE"  parent="DMA1_3_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_3_PERIPHERAL_MAP_PMAP"   parent="DMA1_3_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 1 Channel 4 -->
	<!--*****************-->
	<register name="DMA1_4_CONFIG"         group="DMA1 Channel-4" description="" bit-size="16" read-address="0xFFC01D08" write-address="0xFFC01D08" mask="FFFF" type="IO" def-comment="DMA1 Channel-4"/>
	<register name="DMA1_4_NEXT_DESC_PTR"  group="DMA1 Channel-4" description="" bit-size="32" read-address="0xFFC01D00" write-address="0xFFC01D00" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_4_START_ADDR"     group="DMA1 Channel-4" description="" bit-size="32" read-address="0xFFC01D04" write-address="0xFFC01D04" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_4_X_COUNT"        group="DMA1 Channel-4" description="" bit-size="16" read-address="0xFFC01D10" write-address="0xFFC01D10" mask="FFFF" type="IO"/>
	<register name="DMA1_4_Y_COUNT"        group="DMA1 Channel-4" description="" bit-size="16" read-address="0xFFC01D18" write-address="0xFFC01D18" mask="FFFF" type="IO"/>
	<register name="DMA1_4_X_MODIFY"       group="DMA1 Channel-4" description="" bit-size="16" read-address="0xFFC01D14" write-address="0xFFC01D14" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_4_Y_MODIFY"       group="DMA1 Channel-4" description="" bit-size="16" read-address="0xFFC01D1C" write-address="0xFFC01D1C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_4_CURR_DESC_PTR"  group="DMA1 Channel-4" description="" bit-size="32" read-address="0xFFC01D20" write-address="0xFFC01D20" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_4_CURR_ADDR"      group="DMA1 Channel-4" description="" bit-size="32" read-address="0xFFC01D24" write-address="0xFFC01D24" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_4_CURR_X_COUNT"   group="DMA1 Channel-4" description="" bit-size="16" read-address="0xFFC01D30" write-address="0xFFC01D30" mask="FFFF" type="IO"/>
	<register name="DMA1_4_CURR_Y_COUNT"   group="DMA1 Channel-4" description="" bit-size="16" read-address="0xFFC01D38" write-address="0xFFC01D38" mask="FFFF" type="IO"/>
	<register name="DMA1_4_IRQ_STATUS"     group="DMA1 Channel-4" description="" bit-size="16" read-address="0xFFC01D28" write-address="0xFFC01D28" mask="FFFF" type="IO"/>
	<register name="DMA1_4_PERIPHERAL_MAP" group="DMA1 Channel-4" description="" bit-size="16" read-address="0xFFC01D2C" write-address="0xFFC01D2C" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 4 (children) -->
	<register name="DMA1_4_CONFIG_En"             parent="DMA1_4_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_4_CONFIG_Dir"            parent="DMA1_4_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_4_CONFIG_WSize"          parent="DMA1_4_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_4_CONFIG_2DMode"         parent="DMA1_4_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_4_CONFIG_Rstrt"          parent="DMA1_4_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_4_CONFIG_2DIntSel"       parent="DMA1_4_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_4_CONFIG_EnInt"          parent="DMA1_4_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_4_CONFIG_NDSize"         parent="DMA1_4_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_4_CONFIG_Flow"           parent="DMA1_4_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_4_NEXT_DESC_PTR_Low"     parent="DMA1_4_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_4_NEXT_DESC_PTR_High"    parent="DMA1_4_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_4_START_ADDR_Low"        parent="DMA1_4_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_4_START_ADDR_High"       parent="DMA1_4_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_4_CURR_DESC_PTR_Low"     parent="DMA1_4_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_4_CURR_DESC_PTR_High"    parent="DMA1_4_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_4_CURR_ADDR_Low"         parent="DMA1_4_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_4_CURR_ADDR_High"        parent="DMA1_4_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_4_IRQ_STATUS_Done"       parent="DMA1_4_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_4_IRQ_STATUS_ERR"        parent="DMA1_4_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_4_IRQ_STATUS_DscFetch"   parent="DMA1_4_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_4_IRQ_STATUS_Run"        parent="DMA1_4_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_4_PERIPHERAL_MAP_CTYPE"  parent="DMA1_4_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_4_PERIPHERAL_MAP_PMAP"   parent="DMA1_4_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 1 Channel 5 -->
	<!--*****************-->
	<register name="DMA1_5_CONFIG"         group="DMA1 Channel-5" description="" bit-size="16" read-address="0xFFC01D48" write-address="0xFFC01D48" mask="FFFF" type="IO" def-comment="DMA1 Channel-5"/>
	<register name="DMA1_5_NEXT_DESC_PTR"  group="DMA1 Channel-5" description="" bit-size="32" read-address="0xFFC01D40" write-address="0xFFC01D40" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_5_START_ADDR"     group="DMA1 Channel-5" description="" bit-size="32" read-address="0xFFC01D44" write-address="0xFFC01D44" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_5_X_COUNT"        group="DMA1 Channel-5" description="" bit-size="16" read-address="0xFFC01D50" write-address="0xFFC01D50" mask="FFFF" type="IO"/>
	<register name="DMA1_5_Y_COUNT"        group="DMA1 Channel-5" description="" bit-size="16" read-address="0xFFC01D58" write-address="0xFFC01D58" mask="FFFF" type="IO"/>
	<register name="DMA1_5_X_MODIFY"       group="DMA1 Channel-5" description="" bit-size="16" read-address="0xFFC01D54" write-address="0xFFC01D54" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_5_Y_MODIFY"       group="DMA1 Channel-5" description="" bit-size="16" read-address="0xFFC01D5C" write-address="0xFFC01D5C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_5_CURR_DESC_PTR"  group="DMA1 Channel-5" description="" bit-size="32" read-address="0xFFC01D60" write-address="0xFFC01D60" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_5_CURR_ADDR"      group="DMA1 Channel-5" description="" bit-size="32" read-address="0xFFC01D64" write-address="0xFFC01D64" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_5_CURR_X_COUNT"   group="DMA1 Channel-5" description="" bit-size="16" read-address="0xFFC01D70" write-address="0xFFC01D70" mask="FFFF" type="IO"/>
	<register name="DMA1_5_CURR_Y_COUNT"   group="DMA1 Channel-5" description="" bit-size="16" read-address="0xFFC01D78" write-address="0xFFC01D78" mask="FFFF" type="IO"/>
	<register name="DMA1_5_IRQ_STATUS"     group="DMA1 Channel-5" description="" bit-size="16" read-address="0xFFC01D68" write-address="0xFFC01D68" mask="FFFF" type="IO"/>
	<register name="DMA1_5_PERIPHERAL_MAP" group="DMA1 Channel-5" description="" bit-size="16" read-address="0xFFC01D6C" write-address="0xFFC01D6C" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 5 (children) -->
	<register name="DMA1_5_CONFIG_En"             parent="DMA1_5_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_5_CONFIG_Dir"            parent="DMA1_5_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_5_CONFIG_WSize"          parent="DMA1_5_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_5_CONFIG_2DMode"         parent="DMA1_5_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_5_CONFIG_Rstrt"          parent="DMA1_5_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_5_CONFIG_2DIntSel"       parent="DMA1_5_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_5_CONFIG_EnInt"          parent="DMA1_5_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_5_CONFIG_NDSize"         parent="DMA1_5_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_5_CONFIG_Flow"           parent="DMA1_5_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_5_NEXT_DESC_PTR_Low"     parent="DMA1_5_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_5_NEXT_DESC_PTR_High"    parent="DMA1_5_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_5_START_ADDR_Low"        parent="DMA1_5_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_5_START_ADDR_High"       parent="DMA1_5_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_5_CURR_DESC_PTR_Low"     parent="DMA1_5_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_5_CURR_DESC_PTR_High"    parent="DMA1_5_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_5_CURR_ADDR_Low"         parent="DMA1_5_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_5_CURR_ADDR_High"        parent="DMA1_5_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_5_IRQ_STATUS_Done"       parent="DMA1_5_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_5_IRQ_STATUS_ERR"        parent="DMA1_5_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_5_IRQ_STATUS_DscFetch"   parent="DMA1_5_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_5_IRQ_STATUS_Run"        parent="DMA1_5_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_5_PERIPHERAL_MAP_CTYPE"  parent="DMA1_5_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_5_PERIPHERAL_MAP_PMAP"   parent="DMA1_5_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 1 Channel 6 -->
	<!--*****************-->
	<register name="DMA1_6_CONFIG"         group="DMA1 Channel-6" description="" bit-size="16" read-address="0xFFC01D88" write-address="0xFFC01D88" mask="FFFF" type="IO" def-comment="DMA1 Channel-6"/>
	<register name="DMA1_6_NEXT_DESC_PTR"  group="DMA1 Channel-6" description="" bit-size="32" read-address="0xFFC01D80" write-address="0xFFC01D80" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_6_START_ADDR"     group="DMA1 Channel-6" description="" bit-size="32" read-address="0xFFC01D84" write-address="0xFFC01D84" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_6_X_COUNT"        group="DMA1 Channel-6" description="" bit-size="16" read-address="0xFFC01D90" write-address="0xFFC01D90" mask="FFFF" type="IO"/>
	<register name="DMA1_6_Y_COUNT"        group="DMA1 Channel-6" description="" bit-size="16" read-address="0xFFC01D98" write-address="0xFFC01D98" mask="FFFF" type="IO"/>
	<register name="DMA1_6_X_MODIFY"       group="DMA1 Channel-6" description="" bit-size="16" read-address="0xFFC01D94" write-address="0xFFC01D94" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_6_Y_MODIFY"       group="DMA1 Channel-6" description="" bit-size="16" read-address="0xFFC01D9C" write-address="0xFFC01D9C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_6_CURR_DESC_PTR"  group="DMA1 Channel-6" description="" bit-size="32" read-address="0xFFC01DA0" write-address="0xFFC01DA0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_6_CURR_ADDR"      group="DMA1 Channel-6" description="" bit-size="32" read-address="0xFFC01DA4" write-address="0xFFC01DA4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_6_CURR_X_COUNT"   group="DMA1 Channel-6" description="" bit-size="16" read-address="0xFFC01DB0" write-address="0xFFC01DB0" mask="FFFF" type="IO"/>
	<register name="DMA1_6_CURR_Y_COUNT"   group="DMA1 Channel-6" description="" bit-size="16" read-address="0xFFC01DB8" write-address="0xFFC01DB8" mask="FFFF" type="IO"/>
	<register name="DMA1_6_IRQ_STATUS"     group="DMA1 Channel-6" description="" bit-size="16" read-address="0xFFC01DA8" write-address="0xFFC01DA8" mask="FFFF" type="IO"/>
	<register name="DMA1_6_PERIPHERAL_MAP" group="DMA1 Channel-6" description="" bit-size="16" read-address="0xFFC01DAC" write-address="0xFFC01DAC" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 6 (children) -->
	<register name="DMA1_6_CONFIG_En"             parent="DMA1_6_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_6_CONFIG_Dir"            parent="DMA1_6_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_6_CONFIG_WSize"          parent="DMA1_6_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_6_CONFIG_2DMode"         parent="DMA1_6_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_6_CONFIG_Rstrt"          parent="DMA1_6_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_6_CONFIG_2DIntSel"       parent="DMA1_6_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_6_CONFIG_EnInt"          parent="DMA1_6_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_6_CONFIG_NDSize"         parent="DMA1_6_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_6_CONFIG_Flow"           parent="DMA1_6_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_6_NEXT_DESC_PTR_Low"     parent="DMA1_6_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_6_NEXT_DESC_PTR_High"    parent="DMA1_6_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_6_START_ADDR_Low"        parent="DMA1_6_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_6_START_ADDR_High"       parent="DMA1_6_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_6_CURR_DESC_PTR_Low"     parent="DMA1_6_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_6_CURR_DESC_PTR_High"    parent="DMA1_6_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_6_CURR_ADDR_Low"         parent="DMA1_6_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_6_CURR_ADDR_High"        parent="DMA1_6_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_6_IRQ_STATUS_Done"       parent="DMA1_6_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_6_IRQ_STATUS_ERR"        parent="DMA1_6_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_6_IRQ_STATUS_DscFetch"   parent="DMA1_6_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_6_IRQ_STATUS_Run"        parent="DMA1_6_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_6_PERIPHERAL_MAP_CTYPE"  parent="DMA1_6_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_6_PERIPHERAL_MAP_PMAP"   parent="DMA1_6_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 1 Channel 7 -->
	<!--*****************-->
	<register name="DMA1_7_CONFIG"         group="DMA1 Channel-7" description="" bit-size="16" read-address="0xFFC01DC8" write-address="0xFFC01DC8" mask="FFFF" type="IO" def-comment="DMA1 Channel-7"/>
	<register name="DMA1_7_NEXT_DESC_PTR"  group="DMA1 Channel-7" description="" bit-size="32" read-address="0xFFC01DC0" write-address="0xFFC01DC0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_7_START_ADDR"     group="DMA1 Channel-7" description="" bit-size="32" read-address="0xFFC01DC4" write-address="0xFFC01DC4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_7_X_COUNT"        group="DMA1 Channel-7" description="" bit-size="16" read-address="0xFFC01DD0" write-address="0xFFC01DD0" mask="FFFF" type="IO"/>
	<register name="DMA1_7_Y_COUNT"        group="DMA1 Channel-7" description="" bit-size="16" read-address="0xFFC01DD8" write-address="0xFFC01DD8" mask="FFFF" type="IO"/>
	<register name="DMA1_7_X_MODIFY"       group="DMA1 Channel-7" description="" bit-size="16" read-address="0xFFC01DD4" write-address="0xFFC01DD4" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_7_Y_MODIFY"       group="DMA1 Channel-7" description="" bit-size="16" read-address="0xFFC01DDC" write-address="0xFFC01DDC" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_7_CURR_DESC_PTR"  group="DMA1 Channel-7" description="" bit-size="32" read-address="0xFFC01DE0" write-address="0xFFC01DE0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_7_CURR_ADDR"      group="DMA1 Channel-7" description="" bit-size="32" read-address="0xFFC01DE4" write-address="0xFFC01DE4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_7_CURR_X_COUNT"   group="DMA1 Channel-7" description="" bit-size="16" read-address="0xFFC01DF0" write-address="0xFFC01DF0" mask="FFFF" type="IO"/>
	<register name="DMA1_7_CURR_Y_COUNT"   group="DMA1 Channel-7" description="" bit-size="16" read-address="0xFFC01DF8" write-address="0xFFC01DF8" mask="FFFF" type="IO"/>
	<register name="DMA1_7_IRQ_STATUS"     group="DMA1 Channel-7" description="" bit-size="16" read-address="0xFFC01DE8" write-address="0xFFC01DE8" mask="FFFF" type="IO"/>
	<register name="DMA1_7_PERIPHERAL_MAP" group="DMA1 Channel-7" description="" bit-size="16" read-address="0xFFC01DEC" write-address="0xFFC01DEC" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 7 (children) -->
	<register name="DMA1_7_CONFIG_En"             parent="DMA1_7_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_7_CONFIG_Dir"            parent="DMA1_7_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_7_CONFIG_WSize"          parent="DMA1_7_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_7_CONFIG_2DMode"         parent="DMA1_7_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_7_CONFIG_Rstrt"          parent="DMA1_7_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_7_CONFIG_2DIntSel"       parent="DMA1_7_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_7_CONFIG_EnInt"          parent="DMA1_7_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_7_CONFIG_NDSize"         parent="DMA1_7_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_7_CONFIG_Flow"           parent="DMA1_7_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_7_NEXT_DESC_PTR_Low"     parent="DMA1_7_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_7_NEXT_DESC_PTR_High"    parent="DMA1_7_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_7_START_ADDR_Low"        parent="DMA1_7_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_7_START_ADDR_High"       parent="DMA1_7_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_7_CURR_DESC_PTR_Low"     parent="DMA1_7_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_7_CURR_DESC_PTR_High"    parent="DMA1_7_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_7_CURR_ADDR_Low"         parent="DMA1_7_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_7_CURR_ADDR_High"        parent="DMA1_7_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_7_IRQ_STATUS_Done"       parent="DMA1_7_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_7_IRQ_STATUS_ERR"        parent="DMA1_7_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_7_IRQ_STATUS_DscFetch"   parent="DMA1_7_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_7_IRQ_STATUS_Run"        parent="DMA1_7_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_7_PERIPHERAL_MAP_CTYPE"  parent="DMA1_7_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_7_PERIPHERAL_MAP_PMAP"   parent="DMA1_7_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 1 Channel 8 -->
	<!--*****************-->
	<register name="DMA1_8_CONFIG"         group="DMA1 Channel-8" description="" bit-size="16" read-address="0xFFC01E08" write-address="0xFFC01E08" mask="FFFF" type="IO" def-comment="DMA1 Channel-8"/>
	<register name="DMA1_8_NEXT_DESC_PTR"  group="DMA1 Channel-8" description="" bit-size="32" read-address="0xFFC01E00" write-address="0xFFC01E00" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_8_START_ADDR"     group="DMA1 Channel-8" description="" bit-size="32" read-address="0xFFC01E04" write-address="0xFFC01E04" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_8_X_COUNT"        group="DMA1 Channel-8" description="" bit-size="16" read-address="0xFFC01E10" write-address="0xFFC01E10" mask="FFFF" type="IO"/>
	<register name="DMA1_8_Y_COUNT"        group="DMA1 Channel-8" description="" bit-size="16" read-address="0xFFC01E18" write-address="0xFFC01E18" mask="FFFF" type="IO"/>
	<register name="DMA1_8_X_MODIFY"       group="DMA1 Channel-8" description="" bit-size="16" read-address="0xFFC01E14" write-address="0xFFC01E14" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_8_Y_MODIFY"       group="DMA1 Channel-8" description="" bit-size="16" read-address="0xFFC01E1C" write-address="0xFFC01E1C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_8_CURR_DESC_PTR"  group="DMA1 Channel-8" description="" bit-size="32" read-address="0xFFC01E20" write-address="0xFFC01E20" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_8_CURR_ADDR"      group="DMA1 Channel-8" description="" bit-size="32" read-address="0xFFC01E24" write-address="0xFFC01E24" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_8_CURR_X_COUNT"   group="DMA1 Channel-8" description="" bit-size="16" read-address="0xFFC01E30" write-address="0xFFC01E30" mask="FFFF" type="IO"/>
	<register name="DMA1_8_CURR_Y_COUNT"   group="DMA1 Channel-8" description="" bit-size="16" read-address="0xFFC01E38" write-address="0xFFC01E38" mask="FFFF" type="IO"/>
	<register name="DMA1_8_IRQ_STATUS"     group="DMA1 Channel-8" description="" bit-size="16" read-address="0xFFC01E28" write-address="0xFFC01E28" mask="FFFF" type="IO"/>
	<register name="DMA1_8_PERIPHERAL_MAP" group="DMA1 Channel-8" description="" bit-size="16" read-address="0xFFC01E2C" write-address="0xFFC01E2C" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 8 (children) -->
	<register name="DMA1_8_CONFIG_En"             parent="DMA1_8_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_8_CONFIG_Dir"            parent="DMA1_8_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_8_CONFIG_WSize"          parent="DMA1_8_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_8_CONFIG_2DMode"         parent="DMA1_8_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_8_CONFIG_Rstrt"          parent="DMA1_8_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_8_CONFIG_2DIntSel"       parent="DMA1_8_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_8_CONFIG_EnInt"          parent="DMA1_8_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_8_CONFIG_NDSize"         parent="DMA1_8_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_8_CONFIG_Flow"           parent="DMA1_8_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_8_NEXT_DESC_PTR_Low"     parent="DMA1_8_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_8_NEXT_DESC_PTR_High"    parent="DMA1_8_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_8_START_ADDR_Low"        parent="DMA1_8_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_8_START_ADDR_High"       parent="DMA1_8_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_8_CURR_DESC_PTR_Low"     parent="DMA1_8_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_8_CURR_DESC_PTR_High"    parent="DMA1_8_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_8_CURR_ADDR_Low"         parent="DMA1_8_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_8_CURR_ADDR_High"        parent="DMA1_8_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_8_IRQ_STATUS_Done"       parent="DMA1_8_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_8_IRQ_STATUS_ERR"        parent="DMA1_8_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_8_IRQ_STATUS_DscFetch"   parent="DMA1_8_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_8_IRQ_STATUS_Run"        parent="DMA1_8_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_8_PERIPHERAL_MAP_CTYPE"  parent="DMA1_8_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_8_PERIPHERAL_MAP_PMAP"   parent="DMA1_8_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 1 Channel 9 -->
	<!--*****************-->
	<register name="DMA1_9_CONFIG"         group="DMA1 Channel-9" description="" bit-size="16" read-address="0xFFC01E48" write-address="0xFFC01E48" mask="FFFF" type="IO" def-comment="DMA1 Channel-9"/>
	<register name="DMA1_9_NEXT_DESC_PTR"  group="DMA1 Channel-9" description="" bit-size="32" read-address="0xFFC01E40" write-address="0xFFC01E40" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_9_START_ADDR"     group="DMA1 Channel-9" description="" bit-size="32" read-address="0xFFC01E44" write-address="0xFFC01E44" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_9_X_COUNT"        group="DMA1 Channel-9" description="" bit-size="16" read-address="0xFFC01E50" write-address="0xFFC01E50" mask="FFFF" type="IO"/>
	<register name="DMA1_9_Y_COUNT"        group="DMA1 Channel-9" description="" bit-size="16" read-address="0xFFC01E58" write-address="0xFFC01E58" mask="FFFF" type="IO"/>
	<register name="DMA1_9_X_MODIFY"       group="DMA1 Channel-9" description="" bit-size="16" read-address="0xFFC01E54" write-address="0xFFC01E54" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_9_Y_MODIFY"       group="DMA1 Channel-9" description="" bit-size="16" read-address="0xFFC01E5C" write-address="0xFFC01E5C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_9_CURR_DESC_PTR"  group="DMA1 Channel-9" description="" bit-size="32" read-address="0xFFC01E60" write-address="0xFFC01E60" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_9_CURR_ADDR"      group="DMA1 Channel-9" description="" bit-size="32" read-address="0xFFC01E64" write-address="0xFFC01E64" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_9_CURR_X_COUNT"   group="DMA1 Channel-9" description="" bit-size="16" read-address="0xFFC01E70" write-address="0xFFC01E70" mask="FFFF" type="IO"/>
	<register name="DMA1_9_CURR_Y_COUNT"   group="DMA1 Channel-9" description="" bit-size="16" read-address="0xFFC01E78" write-address="0xFFC01E78" mask="FFFF" type="IO"/>
	<register name="DMA1_9_IRQ_STATUS"     group="DMA1 Channel-9" description="" bit-size="16" read-address="0xFFC01E68" write-address="0xFFC01E68" mask="FFFF" type="IO"/>
	<register name="DMA1_9_PERIPHERAL_MAP" group="DMA1 Channel-9" description="" bit-size="16" read-address="0xFFC01E6C" write-address="0xFFC01E6C" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 9 (children) -->
	<register name="DMA1_9_CONFIG_En"             parent="DMA1_9_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_9_CONFIG_Dir"            parent="DMA1_9_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_9_CONFIG_WSize"          parent="DMA1_9_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_9_CONFIG_2DMode"         parent="DMA1_9_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_9_CONFIG_Rstrt"          parent="DMA1_9_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_9_CONFIG_2DIntSel"       parent="DMA1_9_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_9_CONFIG_EnInt"          parent="DMA1_9_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_9_CONFIG_NDSize"         parent="DMA1_9_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_9_CONFIG_Flow"           parent="DMA1_9_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_9_NEXT_DESC_PTR_Low"     parent="DMA1_9_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_9_NEXT_DESC_PTR_High"    parent="DMA1_9_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_9_START_ADDR_Low"        parent="DMA1_9_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_9_START_ADDR_High"       parent="DMA1_9_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_9_CURR_DESC_PTR_Low"     parent="DMA1_9_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_9_CURR_DESC_PTR_High"    parent="DMA1_9_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_9_CURR_ADDR_Low"         parent="DMA1_9_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_9_CURR_ADDR_High"        parent="DMA1_9_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_9_IRQ_STATUS_Done"       parent="DMA1_9_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_9_IRQ_STATUS_ERR"        parent="DMA1_9_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_9_IRQ_STATUS_DscFetch"   parent="DMA1_9_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_9_IRQ_STATUS_Run"        parent="DMA1_9_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_9_PERIPHERAL_MAP_CTYPE"  parent="DMA1_9_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_9_PERIPHERAL_MAP_PMAP"   parent="DMA1_9_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--******************-->
	<!-- DMA 1 Channel 10 -->
	<!--******************-->
	<register name="DMA1_10_CONFIG"         group="DMA1 Channel-10" description="" bit-size="16" read-address="0xFFC01E88" write-address="0xFFC01E88" mask="FFFF" type="IO" def-comment="DMA1 Channel-10"/>
	<register name="DMA1_10_NEXT_DESC_PTR"  group="DMA1 Channel-10" description="" bit-size="32" read-address="0xFFC01E80" write-address="0xFFC01E80" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_10_START_ADDR"     group="DMA1 Channel-10" description="" bit-size="32" read-address="0xFFC01E84" write-address="0xFFC01E84" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_10_X_COUNT"        group="DMA1 Channel-10" description="" bit-size="16" read-address="0xFFC01E90" write-address="0xFFC01E90" mask="FFFF" type="IO"/>
	<register name="DMA1_10_Y_COUNT"        group="DMA1 Channel-10" description="" bit-size="16" read-address="0xFFC01E98" write-address="0xFFC01E98" mask="FFFF" type="IO"/>
	<register name="DMA1_10_X_MODIFY"       group="DMA1 Channel-10" description="" bit-size="16" read-address="0xFFC01E94" write-address="0xFFC01E94" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_10_Y_MODIFY"       group="DMA1 Channel-10" description="" bit-size="16" read-address="0xFFC01E9C" write-address="0xFFC01E9C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_10_CURR_DESC_PTR"  group="DMA1 Channel-10" description="" bit-size="32" read-address="0xFFC01EA0" write-address="0xFFC01EA0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_10_CURR_ADDR"   	group="DMA1 Channel-10" description="" bit-size="32" read-address="0xFFC01EA4" write-address="0xFFC01EA4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_10_CURR_X_COUNT"   group="DMA1 Channel-10" description="" bit-size="16" read-address="0xFFC01EB0" write-address="0xFFC01EB0" mask="FFFF" type="IO"/>
	<register name="DMA1_10_CURR_Y_COUNT"   group="DMA1 Channel-10" description="" bit-size="16" read-address="0xFFC01EB8" write-address="0xFFC01EB8" mask="FFFF" type="IO"/>
	<register name="DMA1_10_IRQ_STATUS"     group="DMA1 Channel-10" description="" bit-size="16" read-address="0xFFC01EA8" write-address="0xFFC01EA8" mask="FFFF" type="IO"/>
	<register name="DMA1_10_PERIPHERAL_MAP" group="DMA1 Channel-10" description="" bit-size="16" read-address="0xFFC01EAC" write-address="0xFFC01EAC" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 10 (children) -->
	<register name="DMA1_10_CONFIG_En"            parent="DMA1_10_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_10_CONFIG_Dir"           parent="DMA1_10_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_10_CONFIG_WSize"         parent="DMA1_10_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_10_CONFIG_2DMode"        parent="DMA1_10_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_10_CONFIG_Rstrt"         parent="DMA1_10_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_10_CONFIG_2DIntSel"      parent="DMA1_10_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_10_CONFIG_EnInt"         parent="DMA1_10_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_10_CONFIG_NDSize"        parent="DMA1_10_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_10_CONFIG_Flow"          parent="DMA1_10_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_10_NEXT_DESC_PTR_Low"    parent="DMA1_10_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_10_NEXT_DESC_PTR_High"   parent="DMA1_10_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_10_START_ADDR_Low"       parent="DMA1_10_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_10_START_ADDR_High"      parent="DMA1_10_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_10_CURR_DESC_PTR_Low"    parent="DMA1_10_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_10_CURR_DESC_PTR_High"   parent="DMA1_10_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_10_CURR_ADDR_Low"        parent="DMA1_10_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_10_CURR_ADDR_High"       parent="DMA1_10_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_10_IRQ_STATUS_Done"      parent="DMA1_10_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_10_IRQ_STATUS_ERR"       parent="DMA1_10_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_10_IRQ_STATUS_DscFetch"  parent="DMA1_10_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_10_IRQ_STATUS_Run"       parent="DMA1_10_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_10_PERIPHERAL_MAP_CTYPE" parent="DMA1_10_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_10_PERIPHERAL_MAP_PMAP"  parent="DMA1_10_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--******************-->
	<!-- DMA 1 Channel 11 -->
	<!--******************-->
	<register name="DMA1_11_CONFIG"         group="DMA1 Channel-11" description="" bit-size="16" read-address="0xFFC01EC8" write-address="0xFFC01EC8" mask="FFFF" type="IO" def-comment="DMA1 Channel-11"/>
	<register name="DMA1_11_NEXT_DESC_PTR"  group="DMA1 Channel-11" description="" bit-size="32" read-address="0xFFC01EC0" write-address="0xFFC01EC0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_11_START_ADDR"     group="DMA1 Channel-11" description="" bit-size="32" read-address="0xFFC01EC4" write-address="0xFFC01EC4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_11_X_COUNT"        group="DMA1 Channel-11" description="" bit-size="16" read-address="0xFFC01ED0" write-address="0xFFC01ED0" mask="FFFF" type="IO"/>
	<register name="DMA1_11_Y_COUNT"        group="DMA1 Channel-11" description="" bit-size="16" read-address="0xFFC01ED8" write-address="0xFFC01ED8" mask="FFFF" type="IO"/>
	<register name="DMA1_11_X_MODIFY"   	group="DMA1 Channel-11" description="" bit-size="16" read-address="0xFFC01ED4" write-address="0xFFC01ED4" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_11_Y_MODIFY"   	group="DMA1 Channel-11" description="" bit-size="16" read-address="0xFFC01EDC" write-address="0xFFC01EDC" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA1_11_CURR_DESC_PTR"  group="DMA1 Channel-11" description="" bit-size="32" read-address="0xFFC01EE0" write-address="0xFFC01EE0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_11_CURR_ADDR"   	group="DMA1 Channel-11" description="" bit-size="32" read-address="0xFFC01EE4" write-address="0xFFC01EE4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA1_11_CURR_X_COUNT"   group="DMA1 Channel-11" description="" bit-size="16" read-address="0xFFC01EF0" write-address="0xFFC01EF0" mask="FFFF" type="IO"/>
	<register name="DMA1_11_CURR_Y_COUNT"   group="DMA1 Channel-11" description="" bit-size="16" read-address="0xFFC01EF8" write-address="0xFFC01EF8" mask="FFFF" type="IO"/>
	<register name="DMA1_11_IRQ_STATUS"   	group="DMA1 Channel-11" description="" bit-size="16" read-address="0xFFC01EE8" write-address="0xFFC01EE8" mask="FFFF" type="IO"/>
	<register name="DMA1_11_PERIPHERAL_MAP" group="DMA1 Channel-11" description="" bit-size="16" read-address="0xFFC01EEC" write-address="0xFFC01EEC" mask="FFFF" type="IO"/>

	<!-- DMA 1 Channel 11 (children) -->
	<register name="DMA1_11_CONFIG_En"            parent="DMA1_11_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA1_11_CONFIG_Dir"           parent="DMA1_11_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA1_11_CONFIG_WSize"         parent="DMA1_11_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA1_11_CONFIG_2DMode"        parent="DMA1_11_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA1_11_CONFIG_Rstrt"         parent="DMA1_11_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA1_11_CONFIG_2DIntSel"      parent="DMA1_11_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA1_11_CONFIG_EnInt"         parent="DMA1_11_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA1_11_CONFIG_NDSize"        parent="DMA1_11_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA1_11_CONFIG_Flow"          parent="DMA1_11_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA1_11_NEXT_DESC_PTR_Low"    parent="DMA1_11_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_11_NEXT_DESC_PTR_High"   parent="DMA1_11_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_11_START_ADDR_Low"       parent="DMA1_11_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA1_11_START_ADDR_High"      parent="DMA1_11_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA1_11_CURR_DESC_PTR_Low"    parent="DMA1_11_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA1_11_CURR_DESC_PTR_High"   parent="DMA1_11_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA1_11_CURR_ADDR_Low"        parent="DMA1_11_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA1_11_CURR_ADDR_High"       parent="DMA1_11_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA1_11_IRQ_STATUS_Done"      parent="DMA1_11_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA1_11_IRQ_STATUS_ERR"       parent="DMA1_11_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA1_11_IRQ_STATUS_DscFetch"  parent="DMA1_11_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA1_11_IRQ_STATUS_Run"       parent="DMA1_11_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA1_11_PERIPHERAL_MAP_CTYPE" parent="DMA1_11_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA1_11_PERIPHERAL_MAP_PMAP"  parent="DMA1_11_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />


	<!--***************************************************-->
	<!--***  DMA 2 Control Registers - Channels 0 - 11  ***-->
	<!--***************************************************-->

	<register name="DMA2_TC_PER"      group="DMA Traffic Control" read-address="0xFFC00B0C" write-address="0xFFC00B0C" mask="FFFF" type="IO" description="" bit-size="16"/>
		<register name="DMA2_TC_PER_DCB_TRAFFIC_PERIOD"      parent="DMA2_TC_PER" bit-position="0"  type="" description="" bit-size="4"/>
		<register name="DMA2_TC_PER_DEB_TRAFFIC_PERIOD"      parent="DMA2_TC_PER" bit-position="4"  type="" description="" bit-size="4"/>
		<register name="DMA2_TC_PER_DAB_TRAFFIC_PERIOD"      parent="DMA2_TC_PER" bit-position="8"  type="" description="" bit-size="3"/>
		<register name="DMA2_TC_PER_MDMA_ROUND_ROBIN_PERIOD" parent="DMA2_TC_PER" bit-position="11" type="" description="" bit-size="5"/>

	<register name="DMA2_TC_CNT" group="DMA Traffic Control" description="Traffic Control Current Counts" bit-size="16" read-address="0xFFC01B10" write-address="0xFFC01B10" mask="FFFF" type="IO" />
		<register name="DMA2_TC_CNT_DCB_TRAFFIC_COUNT"      parent="DMA2_TC_CNT" bit-position="0"  type="" description="" bit-size="4"/>
		<register name="DMA2_TC_CNT_DEB_TRAFFIC_COUNT"      parent="DMA2_TC_CNT" bit-position="4"  type="" description="" bit-size="4"/>
		<register name="DMA2_TC_CNT_DAB_TRAFFIC_COUNT"      parent="DMA2_TC_CNT" bit-position="8"  type="" description="" bit-size="3"/>
		<register name="DMA2_TC_CNT_MDMA_ROUND_ROBIN_COUNT" parent="DMA2_TC_CNT" bit-position="11" type="" description="" bit-size="5"/>

	<!--*****************-->
	<!-- DMA 2 Channel 0 -->
	<!--*****************-->
	<register name="DMA2_0_CONFIG"          group="DMA2 Channel 0" description="" bit-size="16" read-address="0xFFC00C08" write-address="0xFFC00C08" mask="FFFF" type="IO" def-comment="DMA2 Channel-0"/>
	<register name="DMA2_0_NEXT_DESC_PTR"   group="DMA2 Channel 0" description="" bit-size="32" read-address="0xFFC00C00" write-address="0xFFC00C00" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_0_START_ADDR"      group="DMA2 Channel 0" description="" bit-size="32" read-address="0xFFC00C04" write-address="0xFFC00C04" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_0_X_COUNT"         group="DMA2 Channel 0" description="" bit-size="16" read-address="0xFFC00C10" write-address="0xFFC00C10" mask="FFFF" type="IO"/>
	<register name="DMA2_0_Y_COUNT"         group="DMA2 Channel 0" description="" bit-size="16" read-address="0xFFC00C18" write-address="0xFFC00C18" mask="FFFF" type="IO"/>
	<register name="DMA2_0_X_MODIFY"        group="DMA2 Channel 0" description="" bit-size="16" read-address="0xFFC00C14" write-address="0xFFC00C14" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_0_Y_MODIFY"        group="DMA2 Channel 0" description="" bit-size="16" read-address="0xFFC00C1C" write-address="0xFFC00C1C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_0_CURR_DESC_PTR"   group="DMA2 Channel 0" description="" bit-size="32" read-address="0xFFC00C20" write-address="0xFFC00C20" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_0_CURR_ADDR"       group="DMA2 Channel 0" description="" bit-size="32" read-address="0xFFC00C24" write-address="0xFFC00C24" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_0_CURR_X_COUNT"    group="DMA2 Channel 0" description="" bit-size="16" read-address="0xFFC00C30" write-address="0xFFC00C30" mask="FFFF" type="IO"/>
	<register name="DMA2_0_CURR_Y_COUNT"    group="DMA2 Channel 0" description="" bit-size="16" read-address="0xFFC00C38" write-address="0xFFC00C38" mask="FFFF" type="IO"/>
	<register name="DMA2_0_IRQ_STATUS"      group="DMA2 Channel 0" description="" bit-size="16" read-address="0xFFC00C28" write-address="0xFFC00C28" mask="FFFF" type="IO"/>
	<register name="DMA2_0_PERIPHERAL_MAP"  group="DMA2 Channel 0" description="" bit-size="16" read-address="0xFFC00C2C" write-address="0xFFC00C2C" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 0 (children) -->
	<register name="DMA2_0_CONFIG_En"             parent="DMA2_0_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_0_CONFIG_Dir"            parent="DMA2_0_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_0_CONFIG_WSize"          parent="DMA2_0_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_0_CONFIG_2DMode"         parent="DMA2_0_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_0_CONFIG_Rstrt"          parent="DMA2_0_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_0_CONFIG_2DIntSel"       parent="DMA2_0_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_0_CONFIG_EnInt"          parent="DMA2_0_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_0_CONFIG_NDSize"         parent="DMA2_0_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_0_CONFIG_Flow"           parent="DMA2_0_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_0_NEXT_DESC_PTR_Low"     parent="DMA2_0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_0_NEXT_DESC_PTR_High"    parent="DMA2_0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_0_START_ADDR_Low"        parent="DMA2_0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_0_START_ADDR_High"       parent="DMA2_0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_0_CURR_DESC_PTR_Low"     parent="DMA2_0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_0_CURR_DESC_PTR_High"    parent="DMA2_0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_0_CURR_ADDR_Low"         parent="DMA2_0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_0_CURR_ADDR_High"        parent="DMA2_0_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_0_IRQ_STATUS_Done"       parent="DMA2_0_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_0_IRQ_STATUS_ERR"        parent="DMA2_0_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_0_IRQ_STATUS_DscFetch"   parent="DMA2_0_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_0_IRQ_STATUS_Run"        parent="DMA2_0_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_0_PERIPHERAL_MAP_CTYPE"  parent="DMA2_0_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_0_PERIPHERAL_MAP_PMAP"   parent="DMA2_0_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 2 Channel 1 -->
	<!--*****************-->

	<register name="DMA2_1_CONFIG"          group="DMA2 Channel 1" description="" bit-size="16" read-address="0xFFC00C48" write-address="0xFFC00C48" mask="FFFF" type="IO" def-comment="DMA2 Channel-1"/>
	<register name="DMA2_1_NEXT_DESC_PTR"   group="DMA2 Channel 1" description="" bit-size="32" read-address="0xFFC00C40" write-address="0xFFC00C40" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_1_START_ADDR"      group="DMA2 Channel 1" description="" bit-size="32" read-address="0xFFC00C44" write-address="0xFFC00C44" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_1_X_COUNT"         group="DMA2 Channel 1" description="" bit-size="16" read-address="0xFFC00C50" write-address="0xFFC00C50" mask="FFFF" type="IO"/>
	<register name="DMA2_1_Y_COUNT"         group="DMA2 Channel 1" description="" bit-size="16" read-address="0xFFC00C58" write-address="0xFFC00C58" mask="FFFF" type="IO"/>
	<register name="DMA2_1_X_MODIFY"        group="DMA2 Channel 1" description="" bit-size="16" read-address="0xFFC00C54" write-address="0xFFC00C54" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_1_Y_MODIFY"        group="DMA2 Channel 1" description="" bit-size="16" read-address="0xFFC00C5C" write-address="0xFFC00C5C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_1_CURR_DESC_PTR"   group="DMA2 Channel 1" description="" bit-size="32" read-address="0xFFC00C60" write-address="0xFFC00C60" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_1_CURR_ADDR"       group="DMA2 Channel 1" description="" bit-size="32" read-address="0xFFC00C64" write-address="0xFFC00C64" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_1_CURR_X_COUNT"    group="DMA2 Channel 1" description="" bit-size="16" read-address="0xFFC00C70" write-address="0xFFC00C70" mask="FFFF" type="IO"/>
	<register name="DMA2_1_CURR_Y_COUNT"    group="DMA2 Channel 1" description="" bit-size="16" read-address="0xFFC00C78" write-address="0xFFC00C78" mask="FFFF" type="IO"/>
	<register name="DMA2_1_IRQ_STATUS"      group="DMA2 Channel 1" description="" bit-size="16" read-address="0xFFC00C68" write-address="0xFFC00C68" mask="FFFF" type="IO"/>
	<register name="DMA2_1_PERIPHERAL_MAP"  group="DMA2 Channel 1" description="" bit-size="16" read-address="0xFFC00C6C" write-address="0xFFC00C6C" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 1 (children) -->
	<register name="DMA2_1_CONFIG_En"             parent="DMA2_1_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_1_CONFIG_Dir"            parent="DMA2_1_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_1_CONFIG_WSize"          parent="DMA2_1_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_1_CONFIG_2DMode"         parent="DMA2_1_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_1_CONFIG_Rstrt"          parent="DMA2_1_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_1_CONFIG_2DIntSel"       parent="DMA2_1_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_1_CONFIG_EnInt"          parent="DMA2_1_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_1_CONFIG_NDSize"         parent="DMA2_1_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_1_CONFIG_Flow"           parent="DMA2_1_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_1_NEXT_DESC_PTR_Low"     parent="DMA2_1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_1_NEXT_DESC_PTR_High"    parent="DMA2_1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_1_START_ADDR_Low"        parent="DMA2_1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_1_START_ADDR_High"       parent="DMA2_1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_1_CURR_DESC_PTR_Low"     parent="DMA2_1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_1_CURR_DESC_PTR_High"    parent="DMA2_1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_1_CURR_ADDR_Low"         parent="DMA2_1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_1_CURR_ADDR_High"        parent="DMA2_1_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_1_IRQ_STATUS_Done"       parent="DMA2_1_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_1_IRQ_STATUS_ERR"        parent="DMA2_1_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_1_IRQ_STATUS_DscFetch"   parent="DMA2_1_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_1_IRQ_STATUS_Run"        parent="DMA2_1_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_1_PERIPHERAL_MAP_CTYPE"  parent="DMA2_1_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_1_PERIPHERAL_MAP_PMAP"   parent="DMA2_1_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 2 Channel 2 -->
	<!--*****************-->

	<register name="DMA2_2_CONFIG"          group="DMA2 Channel 2" description="" bit-size="16" read-address="0xFFC00C88" write-address="0xFFC00C88" mask="FFFF" type="IO" def-comment="DMA2 Channel-2"/>
	<register name="DMA2_2_NEXT_DESC_PTR"   group="DMA2 Channel 2" description="" bit-size="32" read-address="0xFFC00C80" write-address="0xFFC00C80" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_2_START_ADDR"      group="DMA2 Channel 2" description="" bit-size="32" read-address="0xFFC00C84" write-address="0xFFC00C84" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_2_X_COUNT"         group="DMA2 Channel 2" description="" bit-size="16" read-address="0xFFC00C90" write-address="0xFFC00C90" mask="FFFF" type="IO"/>
	<register name="DMA2_2_Y_COUNT"         group="DMA2 Channel 2" description="" bit-size="16" read-address="0xFFC00C98" write-address="0xFFC00C98" mask="FFFF" type="IO"/>
	<register name="DMA2_2_X_MODIFY"        group="DMA2 Channel 2" description="" bit-size="16" read-address="0xFFC00C94" write-address="0xFFC00C94" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_2_Y_MODIFY"        group="DMA2 Channel 2" description="" bit-size="16" read-address="0xFFC00C9C" write-address="0xFFC00C9C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_2_CURR_DESC_PTR"   group="DMA2 Channel 2" description="" bit-size="32" read-address="0xFFC00CA0" write-address="0xFFC00CA0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_2_CURR_ADDR"       group="DMA2 Channel 2" description="" bit-size="32" read-address="0xFFC00CA4" write-address="0xFFC00CA4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_2_CURR_X_COUNT"    group="DMA2 Channel 2" description="" bit-size="16" read-address="0xFFC00CB0" write-address="0xFFC00CB0" mask="FFFF" type="IO"/>
	<register name="DMA2_2_CURR_Y_COUNT"    group="DMA2 Channel 2" description="" bit-size="16" read-address="0xFFC00CB8" write-address="0xFFC00CB8" mask="FFFF" type="IO"/>
	<register name="DMA2_2_IRQ_STATUS"      group="DMA2 Channel 2" description="" bit-size="16" read-address="0xFFC00CA8" write-address="0xFFC00CA8" mask="FFFF" type="IO"/>
	<register name="DMA2_2_PERIPHERAL_MAP"  group="DMA2 Channel 2" description="" bit-size="16" read-address="0xFFC00CAC" write-address="0xFFC00CAC" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 2 (children) -->
	<register name="DMA2_2_CONFIG_En"             parent="DMA2_2_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_2_CONFIG_Dir"            parent="DMA2_2_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_2_CONFIG_WSize"          parent="DMA2_2_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_2_CONFIG_2DMode"         parent="DMA2_2_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_2_CONFIG_Rstrt"          parent="DMA2_2_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_2_CONFIG_2DIntSel"       parent="DMA2_2_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_2_CONFIG_EnInt"          parent="DMA2_2_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_2_CONFIG_NDSize"         parent="DMA2_2_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_2_CONFIG_Flow"           parent="DMA2_2_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_2_NEXT_DESC_PTR_Low"     parent="DMA2_2_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_2_NEXT_DESC_PTR_High"    parent="DMA2_2_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_2_START_ADDR_Low"        parent="DMA2_2_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_2_START_ADDR_High"       parent="DMA2_2_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_2_CURR_DESC_PTR_Low"     parent="DMA2_2_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_2_CURR_DESC_PTR_High"    parent="DMA2_2_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_2_CURR_ADDR_Low"         parent="DMA2_2_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_2_CURR_ADDR_High"        parent="DMA2_2_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_2_IRQ_STATUS_Done"       parent="DMA2_2_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_2_IRQ_STATUS_ERR"        parent="DMA2_2_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_2_IRQ_STATUS_DscFetch"   parent="DMA2_2_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_2_IRQ_STATUS_Run"        parent="DMA2_2_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_2_PERIPHERAL_MAP_CTYPE"  parent="DMA2_2_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_2_PERIPHERAL_MAP_PMAP"   parent="DMA2_2_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 2 Channel 3 -->
	<!--*****************-->

	<register name="DMA2_3_CONFIG"          group="DMA2 Channel 3" description="" bit-size="16" read-address="0xFFC00CC8" write-address="0xFFC00CC8" mask="FFFF" type="IO" def-comment="DMA2 Channel-3"/>
	<register name="DMA2_3_NEXT_DESC_PTR"   group="DMA2 Channel 3" description="" bit-size="32" read-address="0xFFC00CC0" write-address="0xFFC00CC0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_3_START_ADDR"      group="DMA2 Channel 3" description="" bit-size="32" read-address="0xFFC00CC4" write-address="0xFFC00CC4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_3_X_COUNT"         group="DMA2 Channel 3" description="" bit-size="16" read-address="0xFFC00CD0" write-address="0xFFC00CD0" mask="FFFF" type="IO"/>
	<register name="DMA2_3_Y_COUNT"         group="DMA2 Channel 3" description="" bit-size="16" read-address="0xFFC00CD8" write-address="0xFFC00CD8" mask="FFFF" type="IO"/>
	<register name="DMA2_3_X_MODIFY"        group="DMA2 Channel 3" description="" bit-size="16" read-address="0xFFC00CD4" write-address="0xFFC00CD4" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_3_Y_MODIFY"        group="DMA2 Channel 3" description="" bit-size="16" read-address="0xFFC00CDC" write-address="0xFFC00CDC" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_3_CURR_DESC_PTR"   group="DMA2 Channel 3" description="" bit-size="32" read-address="0xFFC00CE0" write-address="0xFFC00CE0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_3_CURR_ADDR"       group="DMA2 Channel 3" description="" bit-size="32" read-address="0xFFC00CE4" write-address="0xFFC00CE4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_3_CURR_X_COUNT"    group="DMA2 Channel 3" description="" bit-size="16" read-address="0xFFC00CF0" write-address="0xFFC00CF0" mask="FFFF" type="IO"/>
	<register name="DMA2_3_CURR_Y_COUNT"    group="DMA2 Channel 3" description="" bit-size="16" read-address="0xFFC00CF8" write-address="0xFFC00CF8" mask="FFFF" type="IO"/>
	<register name="DMA2_3_IRQ_STATUS"      group="DMA2 Channel 3" description="" bit-size="16" read-address="0xFFC00CE8" write-address="0xFFC00CE8" mask="FFFF" type="IO"/>
	<register name="DMA2_3_PERIPHERAL_MAP"  group="DMA2 Channel 3" description="" bit-size="16" read-address="0xFFC00CEC" write-address="0xFFC00CEC" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 3 (children) -->
	<register name="DMA2_3_CONFIG_En"             parent="DMA2_3_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_3_CONFIG_Dir"            parent="DMA2_3_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_3_CONFIG_WSize"          parent="DMA2_3_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_3_CONFIG_2DMode"         parent="DMA2_3_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_3_CONFIG_Rstrt"          parent="DMA2_3_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_3_CONFIG_2DIntSel"       parent="DMA2_3_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_3_CONFIG_EnInt"          parent="DMA2_3_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_3_CONFIG_NDSize"         parent="DMA2_3_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_3_CONFIG_Flow"           parent="DMA2_3_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_3_NEXT_DESC_PTR_Low"     parent="DMA2_3_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_3_NEXT_DESC_PTR_High"    parent="DMA2_3_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_3_START_ADDR_Low"        parent="DMA2_3_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_3_START_ADDR_High"       parent="DMA2_3_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_3_CURR_DESC_PTR_Low"     parent="DMA2_3_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_3_CURR_DESC_PTR_High"    parent="DMA2_3_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_3_CURR_ADDR_Low"         parent="DMA2_3_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_3_CURR_ADDR_High"        parent="DMA2_3_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_3_IRQ_STATUS_Done"       parent="DMA2_3_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_3_IRQ_STATUS_ERR"        parent="DMA2_3_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_3_IRQ_STATUS_DscFetch"   parent="DMA2_3_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_3_IRQ_STATUS_Run"        parent="DMA2_3_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_3_PERIPHERAL_MAP_CTYPE"  parent="DMA2_3_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_3_PERIPHERAL_MAP_PMAP"   parent="DMA2_3_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 2 Channel 4 -->
	<!--*****************-->
	<register name="DMA2_4_CONFIG"          group="DMA2 Channel 4" description="" bit-size="16" read-address="0xFFC00D08" write-address="0xFFC00D08" mask="FFFF" type="IO" def-comment="DMA2 Channel-4"/>
	<register name="DMA2_4_NEXT_DESC_PTR"   group="DMA2 Channel 4" description="" bit-size="32" read-address="0xFFC00D00" write-address="0xFFC00D00" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_4_START_ADDR"      group="DMA2 Channel 4" description="" bit-size="32" read-address="0xFFC00D04" write-address="0xFFC00D04" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_4_X_COUNT"         group="DMA2 Channel 4" description="" bit-size="16" read-address="0xFFC00D10" write-address="0xFFC00D10" mask="FFFF" type="IO"/>
	<register name="DMA2_4_Y_COUNT"         group="DMA2 Channel 4" description="" bit-size="16" read-address="0xFFC00D18" write-address="0xFFC00D18" mask="FFFF" type="IO"/>
	<register name="DMA2_4_X_MODIFY"        group="DMA2 Channel 4" description="" bit-size="16" read-address="0xFFC00D14" write-address="0xFFC00D14" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_4_Y_MODIFY"        group="DMA2 Channel 4" description="" bit-size="16" read-address="0xFFC00D1C" write-address="0xFFC00D1C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_4_CURR_DESC_PTR"   group="DMA2 Channel 4" description="" bit-size="32" read-address="0xFFC00D20" write-address="0xFFC00D20" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_4_CURR_ADDR"       group="DMA2 Channel 4" description="" bit-size="32" read-address="0xFFC00D24" write-address="0xFFC00D24" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_4_CURR_X_COUNT"    group="DMA2 Channel 4" description="" bit-size="16" read-address="0xFFC00D30" write-address="0xFFC00D30" mask="FFFF" type="IO"/>
	<register name="DMA2_4_CURR_Y_COUNT"    group="DMA2 Channel 4" description="" bit-size="16" read-address="0xFFC00D38" write-address="0xFFC00D38" mask="FFFF" type="IO"/>
	<register name="DMA2_4_IRQ_STATUS"      group="DMA2 Channel 4" description="" bit-size="16" read-address="0xFFC00D28" write-address="0xFFC00D28" mask="FFFF" type="IO"/>
	<register name="DMA2_4_PERIPHERAL_MAP"  group="DMA2 Channel 4" description="" bit-size="16" read-address="0xFFC00D2C" write-address="0xFFC00D2C" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 4 (children) -->
	<register name="DMA2_4_CONFIG_En"             parent="DMA2_4_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_4_CONFIG_Dir"            parent="DMA2_4_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_4_CONFIG_WSize"          parent="DMA2_4_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_4_CONFIG_2DMode"         parent="DMA2_4_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_4_CONFIG_Rstrt"          parent="DMA2_4_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_4_CONFIG_2DIntSel"       parent="DMA2_4_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_4_CONFIG_EnInt"          parent="DMA2_4_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_4_CONFIG_NDSize"         parent="DMA2_4_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_4_CONFIG_Flow"           parent="DMA2_4_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_4_NEXT_DESC_PTR_Low"     parent="DMA2_4_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_4_NEXT_DESC_PTR_High"    parent="DMA2_4_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_4_START_ADDR_Low"        parent="DMA2_4_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_4_START_ADDR_High"       parent="DMA2_4_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_4_CURR_DESC_PTR_Low"     parent="DMA2_4_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_4_CURR_DESC_PTR_High"    parent="DMA2_4_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_4_CURR_ADDR_Low"         parent="DMA2_4_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_4_CURR_ADDR_High"        parent="DMA2_4_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_4_IRQ_STATUS_Done"       parent="DMA2_4_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_4_IRQ_STATUS_ERR"        parent="DMA2_4_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_4_IRQ_STATUS_DscFetch"   parent="DMA2_4_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_4_IRQ_STATUS_Run"        parent="DMA2_4_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_4_PERIPHERAL_MAP_CTYPE"  parent="DMA2_4_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_4_PERIPHERAL_MAP_PMAP"   parent="DMA2_4_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 2 Channel 5 -->
	<!--*****************-->
	<register name="DMA2_5_CONFIG"          group="DMA2 Channel 5" description="" bit-size="16" read-address="0xFFC00D48" write-address="0xFFC00D48" mask="FFFF" type="IO" def-comment="DMA2 Channel-5"/>
	<register name="DMA2_5_NEXT_DESC_PTR"   group="DMA2 Channel 5" description="" bit-size="32" read-address="0xFFC00D40" write-address="0xFFC00D40" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_5_START_ADDR"      group="DMA2 Channel 5" description="" bit-size="32" read-address="0xFFC00D44" write-address="0xFFC00D44" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_5_X_COUNT"         group="DMA2 Channel 5" description="" bit-size="16" read-address="0xFFC00D50" write-address="0xFFC00D50" mask="FFFF" type="IO"/>
	<register name="DMA2_5_Y_COUNT"         group="DMA2 Channel 5" description="" bit-size="16" read-address="0xFFC00D58" write-address="0xFFC00D58" mask="FFFF" type="IO"/>
	<register name="DMA2_5_X_MODIFY"        group="DMA2 Channel 5" description="" bit-size="16" read-address="0xFFC00D54" write-address="0xFFC00D54" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_5_Y_MODIFY"        group="DMA2 Channel 5" description="" bit-size="16" read-address="0xFFC00D5C" write-address="0xFFC00D5C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_5_CURR_DESC_PTR"   group="DMA2 Channel 5" description="" bit-size="32" read-address="0xFFC00D60" write-address="0xFFC00D60" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_5_CURR_ADDR"       group="DMA2 Channel 5" description="" bit-size="32" read-address="0xFFC00D64" write-address="0xFFC00D64" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_5_CURR_X_COUNT"    group="DMA2 Channel 5" description="" bit-size="16" read-address="0xFFC00D70" write-address="0xFFC00D70" mask="FFFF" type="IO"/>
	<register name="DMA2_5_CURR_Y_COUNT"    group="DMA2 Channel 5" description="" bit-size="16" read-address="0xFFC00D78" write-address="0xFFC00D78" mask="FFFF" type="IO"/>
	<register name="DMA2_5_IRQ_STATUS"      group="DMA2 Channel 5" description="" bit-size="16" read-address="0xFFC00D68" write-address="0xFFC00D68" mask="FFFF" type="IO"/>
	<register name="DMA2_5_PERIPHERAL_MAP"  group="DMA2 Channel 5" description="" bit-size="16" read-address="0xFFC00D6C" write-address="0xFFC00D6C" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 5 (children) -->
	<register name="DMA2_5_CONFIG_En"             parent="DMA2_5_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_5_CONFIG_Dir"            parent="DMA2_5_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_5_CONFIG_WSize"          parent="DMA2_5_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_5_CONFIG_2DMode"         parent="DMA2_5_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_5_CONFIG_Rstrt"          parent="DMA2_5_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_5_CONFIG_2DIntSel"       parent="DMA2_5_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_5_CONFIG_EnInt"          parent="DMA2_5_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_5_CONFIG_NDSize"         parent="DMA2_5_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_5_CONFIG_Flow"           parent="DMA2_5_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_5_NEXT_DESC_PTR_Low"     parent="DMA2_5_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_5_NEXT_DESC_PTR_High"    parent="DMA2_5_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_5_START_ADDR_Low"        parent="DMA2_5_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_5_START_ADDR_High"       parent="DMA2_5_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_5_CURR_DESC_PTR_Low"     parent="DMA2_5_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_5_CURR_DESC_PTR_High"    parent="DMA2_5_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_5_CURR_ADDR_Low"         parent="DMA2_5_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_5_CURR_ADDR_High"        parent="DMA2_5_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_5_IRQ_STATUS_Done"       parent="DMA2_5_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_5_IRQ_STATUS_ERR"        parent="DMA2_5_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_5_IRQ_STATUS_DscFetch"   parent="DMA2_5_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_5_IRQ_STATUS_Run"        parent="DMA2_5_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_5_PERIPHERAL_MAP_CTYPE"  parent="DMA2_5_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_5_PERIPHERAL_MAP_PMAP"   parent="DMA2_5_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 2 Channel 6 -->
	<!--*****************-->
	<register name="DMA2_6_CONFIG"          group="DMA2 Channel 6" description="" bit-size="16" read-address="0xFFC00D88" write-address="0xFFC00D88" mask="FFFF" type="IO" def-comment="DMA2 Channel-6"/>
	<register name="DMA2_6_NEXT_DESC_PTR"   group="DMA2 Channel 6" description="" bit-size="32" read-address="0xFFC00D80" write-address="0xFFC00D80" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_6_START_ADDR"      group="DMA2 Channel 6" description="" bit-size="32" read-address="0xFFC00D84" write-address="0xFFC00D84" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_6_X_COUNT"         group="DMA2 Channel 6" description="" bit-size="16" read-address="0xFFC00D90" write-address="0xFFC00D90" mask="FFFF" type="IO"/>
	<register name="DMA2_6_Y_COUNT"         group="DMA2 Channel 6" description="" bit-size="16" read-address="0xFFC00D98" write-address="0xFFC00D98" mask="FFFF" type="IO"/>
	<register name="DMA2_6_X_MODIFY"        group="DMA2 Channel 6" description="" bit-size="16" read-address="0xFFC00D94" write-address="0xFFC00D94" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_6_Y_MODIFY"        group="DMA2 Channel 6" description="" bit-size="16" read-address="0xFFC00D9C" write-address="0xFFC00D9C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_6_CURR_DESC_PTR"   group="DMA2 Channel 6" description="" bit-size="32" read-address="0xFFC00DA0" write-address="0xFFC00DA0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_6_CURR_ADDR"       group="DMA2 Channel 6" description="" bit-size="32" read-address="0xFFC00DA4" write-address="0xFFC00DA4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_6_CURR_X_COUNT"    group="DMA2 Channel 6" description="" bit-size="16" read-address="0xFFC00DB0" write-address="0xFFC00DB0" mask="FFFF" type="IO"/>
	<register name="DMA2_6_CURR_Y_COUNT"    group="DMA2 Channel 6" description="" bit-size="16" read-address="0xFFC00DB8" write-address="0xFFC00DB8" mask="FFFF" type="IO"/>
	<register name="DMA2_6_IRQ_STATUS"      group="DMA2 Channel 6" description="" bit-size="16" read-address="0xFFC00DA8" write-address="0xFFC00DA8" mask="FFFF" type="IO"/>
	<register name="DMA2_6_PERIPHERAL_MAP"  group="DMA2 Channel 6" description="" bit-size="16" read-address="0xFFC00DAC" write-address="0xFFC00DAC" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 6 (children) -->
	<register name="DMA2_6_CONFIG_En"             parent="DMA2_6_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_6_CONFIG_Dir"            parent="DMA2_6_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_6_CONFIG_WSize"          parent="DMA2_6_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_6_CONFIG_2DMode"         parent="DMA2_6_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_6_CONFIG_Rstrt"          parent="DMA2_6_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_6_CONFIG_2DIntSel"       parent="DMA2_6_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_6_CONFIG_EnInt"          parent="DMA2_6_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_6_CONFIG_NDSize"         parent="DMA2_6_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_6_CONFIG_Flow"           parent="DMA2_6_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_6_NEXT_DESC_PTR_Low"     parent="DMA2_6_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_6_NEXT_DESC_PTR_High"    parent="DMA2_6_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_6_START_ADDR_Low"        parent="DMA2_6_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_6_START_ADDR_High"       parent="DMA2_6_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_6_CURR_DESC_PTR_Low"     parent="DMA2_6_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_6_CURR_DESC_PTR_High"    parent="DMA2_6_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_6_CURR_ADDR_Low"         parent="DMA2_6_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_6_CURR_ADDR_High"        parent="DMA2_6_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_6_IRQ_STATUS_Done"       parent="DMA2_6_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_6_IRQ_STATUS_ERR"        parent="DMA2_6_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_6_IRQ_STATUS_DscFetch"   parent="DMA2_6_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_6_IRQ_STATUS_Run"        parent="DMA2_6_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_6_PERIPHERAL_MAP_CTYPE"  parent="DMA2_6_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_6_PERIPHERAL_MAP_PMAP"   parent="DMA2_6_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 2 Channel 7 -->
	<!--*****************-->
	<register name="DMA2_7_CONFIG"          group="DMA2 Channel 7" description="" bit-size="16" read-address="0xFFC00DC8" write-address="0xFFC00DC8" mask="FFFF" type="IO" def-comment="DMA2 Channel-7"/>
	<register name="DMA2_7_NEXT_DESC_PTR"   group="DMA2 Channel 7" description="" bit-size="32" read-address="0xFFC00DC0" write-address="0xFFC00DC0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_7_START_ADDR"      group="DMA2 Channel 7" description="" bit-size="32" read-address="0xFFC00DC4" write-address="0xFFC00DC4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_7_X_COUNT"         group="DMA2 Channel 7" description="" bit-size="16" read-address="0xFFC00DD0" write-address="0xFFC00DD0" mask="FFFF" type="IO"/>
	<register name="DMA2_7_Y_COUNT"         group="DMA2 Channel 7" description="" bit-size="16" read-address="0xFFC00DD8" write-address="0xFFC00DD8" mask="FFFF" type="IO"/>
	<register name="DMA2_7_X_MODIFY"        group="DMA2 Channel 7" description="" bit-size="16" read-address="0xFFC00DD4" write-address="0xFFC00DD4" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_7_Y_MODIFY"        group="DMA2 Channel 7" description="" bit-size="16" read-address="0xFFC00DDC" write-address="0xFFC00DDC" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_7_CURR_DESC_PTR"   group="DMA2 Channel 7" description="" bit-size="32" read-address="0xFFC00DE0" write-address="0xFFC00DE0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_7_CURR_ADDR"       group="DMA2 Channel 7" description="" bit-size="32" read-address="0xFFC00DE4" write-address="0xFFC00DE4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_7_CURR_X_COUNT"    group="DMA2 Channel 7" description="" bit-size="16" read-address="0xFFC00DF0" write-address="0xFFC00DF0" mask="FFFF" type="IO"/>
	<register name="DMA2_7_CURR_Y_COUNT"    group="DMA2 Channel 7" description="" bit-size="16" read-address="0xFFC00DF8" write-address="0xFFC00DF8" mask="FFFF" type="IO"/>
	<register name="DMA2_7_IRQ_STATUS"      group="DMA2 Channel 7" description="" bit-size="16" read-address="0xFFC00DE8" write-address="0xFFC00DE8" mask="FFFF" type="IO"/>
	<register name="DMA2_7_PERIPHERAL_MAP"  group="DMA2 Channel 7" description="" bit-size="16" read-address="0xFFC00DEC" write-address="0xFFC00DEC" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 7 (children) -->
	<register name="DMA2_7_CONFIG_En"             parent="DMA2_7_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_7_CONFIG_Dir"            parent="DMA2_7_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_7_CONFIG_WSize"          parent="DMA2_7_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_7_CONFIG_2DMode"         parent="DMA2_7_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_7_CONFIG_Rstrt"          parent="DMA2_7_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_7_CONFIG_2DIntSel"       parent="DMA2_7_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_7_CONFIG_EnInt"          parent="DMA2_7_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_7_CONFIG_NDSize"         parent="DMA2_7_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_7_CONFIG_Flow"           parent="DMA2_7_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_7_NEXT_DESC_PTR_Low"     parent="DMA2_7_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_7_NEXT_DESC_PTR_High"    parent="DMA2_7_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_7_START_ADDR_Low"        parent="DMA2_7_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_7_START_ADDR_High"       parent="DMA2_7_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_7_CURR_DESC_PTR_Low"     parent="DMA2_7_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_7_CURR_DESC_PTR_High"    parent="DMA2_7_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_7_CURR_ADDR_Low"         parent="DMA2_7_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_7_CURR_ADDR_High"        parent="DMA2_7_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_7_IRQ_STATUS_Done"       parent="DMA2_7_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_7_IRQ_STATUS_ERR"        parent="DMA2_7_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_7_IRQ_STATUS_DscFetch"   parent="DMA2_7_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_7_IRQ_STATUS_Run"        parent="DMA2_7_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_7_PERIPHERAL_MAP_CTYPE"  parent="DMA2_7_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_7_PERIPHERAL_MAP_PMAP"   parent="DMA2_7_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 2 Channel 8 -->
	<!--*****************-->
	<register name="DMA2_8_CONFIG"          group="DMA2 Channel 8" description="" bit-size="16" read-address="0xFFC00E08" write-address="0xFFC00E08" mask="FFFF" type="IO" def-comment="DMA2 Channel-8"/>
	<register name="DMA2_8_NEXT_DESC_PTR"   group="DMA2 Channel 8" description="" bit-size="32" read-address="0xFFC00E00" write-address="0xFFC00E00" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_8_START_ADDR"      group="DMA2 Channel 8" description="" bit-size="32" read-address="0xFFC00E04" write-address="0xFFC00E04" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_8_X_COUNT"         group="DMA2 Channel 8" description="" bit-size="16" read-address="0xFFC00E10" write-address="0xFFC00E10" mask="FFFF" type="IO"/>
	<register name="DMA2_8_Y_COUNT"         group="DMA2 Channel 8" description="" bit-size="16" read-address="0xFFC00E18" write-address="0xFFC00E18" mask="FFFF" type="IO"/>
	<register name="DMA2_8_X_MODIFY"        group="DMA2 Channel 8" description="" bit-size="16" read-address="0xFFC00E14" write-address="0xFFC00E14" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_8_Y_MODIFY"        group="DMA2 Channel 8" description="" bit-size="16" read-address="0xFFC00E1C" write-address="0xFFC00E1C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_8_CURR_DESC_PTR"   group="DMA2 Channel 8" description="" bit-size="32" read-address="0xFFC00E20" write-address="0xFFC00E20" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_8_CURR_ADDR"       group="DMA2 Channel 8" description="" bit-size="32" read-address="0xFFC00E24" write-address="0xFFC00E24" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_8_CURR_X_COUNT"    group="DMA2 Channel 8" description="" bit-size="16" read-address="0xFFC00E30" write-address="0xFFC00E30" mask="FFFF" type="IO"/>
	<register name="DMA2_8_CURR_Y_COUNT"    group="DMA2 Channel 8" description="" bit-size="16" read-address="0xFFC00E38" write-address="0xFFC00E38" mask="FFFF" type="IO"/>
	<register name="DMA2_8_IRQ_STATUS"      group="DMA2 Channel 8" description="" bit-size="16" read-address="0xFFC00E28" write-address="0xFFC00E28" mask="FFFF" type="IO"/>
	<register name="DMA2_8_PERIPHERAL_MAP"  group="DMA2 Channel 8" description="" bit-size="16" read-address="0xFFC00E2C" write-address="0xFFC00E2C" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 8 (children) -->
	<register name="DMA2_8_CONFIG_En"             parent="DMA2_8_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_8_CONFIG_Dir"            parent="DMA2_8_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_8_CONFIG_WSize"          parent="DMA2_8_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_8_CONFIG_2DMode"         parent="DMA2_8_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_8_CONFIG_Rstrt"          parent="DMA2_8_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_8_CONFIG_2DIntSel"       parent="DMA2_8_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_8_CONFIG_EnInt"          parent="DMA2_8_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_8_CONFIG_NDSize"         parent="DMA2_8_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_8_CONFIG_Flow"           parent="DMA2_8_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_8_NEXT_DESC_PTR_Low"     parent="DMA2_8_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_8_NEXT_DESC_PTR_High"    parent="DMA2_8_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_8_START_ADDR_Low"        parent="DMA2_8_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_8_START_ADDR_High"       parent="DMA2_8_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_8_CURR_DESC_PTR_Low"     parent="DMA2_8_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_8_CURR_DESC_PTR_High"    parent="DMA2_8_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_8_CURR_ADDR_Low"         parent="DMA2_8_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_8_CURR_ADDR_High"        parent="DMA2_8_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_8_IRQ_STATUS_Done"       parent="DMA2_8_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_8_IRQ_STATUS_ERR"        parent="DMA2_8_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_8_IRQ_STATUS_DscFetch"   parent="DMA2_8_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_8_IRQ_STATUS_Run"        parent="DMA2_8_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_8_PERIPHERAL_MAP_CTYPE"  parent="DMA2_8_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_8_PERIPHERAL_MAP_PMAP"   parent="DMA2_8_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- DMA 2 Channel 9 -->
	<!--*****************-->
	<register name="DMA2_9_CONFIG"          group="DMA2 Channel 9" description="" bit-size="16" read-address="0xFFC00E48" write-address="0xFFC00E48" mask="FFFF" type="IO" def-comment="DMA2 Channel-9"/>
	<register name="DMA2_9_NEXT_DESC_PTR"   group="DMA2 Channel 9" description="" bit-size="32" read-address="0xFFC00E40" write-address="0xFFC00E40" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_9_START_ADDR"      group="DMA2 Channel 9" description="" bit-size="32" read-address="0xFFC00E44" write-address="0xFFC00E44" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_9_X_COUNT"         group="DMA2 Channel 9" description="" bit-size="16" read-address="0xFFC00E50" write-address="0xFFC00E50" mask="FFFF" type="IO"/>
	<register name="DMA2_9_Y_COUNT"         group="DMA2 Channel 9" description="" bit-size="16" read-address="0xFFC00E58" write-address="0xFFC00E58" mask="FFFF" type="IO"/>
	<register name="DMA2_9_X_MODIFY"        group="DMA2 Channel 9" description="" bit-size="16" read-address="0xFFC00E54" write-address="0xFFC00E54" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_9_Y_MODIFY"        group="DMA2 Channel 9" description="" bit-size="16" read-address="0xFFC00E5C" write-address="0xFFC00E5C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_9_CURR_DESC_PTR"   group="DMA2 Channel 9" description="" bit-size="32" read-address="0xFFC00E60" write-address="0xFFC00E60" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_9_CURR_ADDR"       group="DMA2 Channel 9" description="" bit-size="32" read-address="0xFFC00E64" write-address="0xFFC00E64" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_9_CURR_X_COUNT"    group="DMA2 Channel 9" description="" bit-size="16" read-address="0xFFC00E70" write-address="0xFFC00E70" mask="FFFF" type="IO"/>
	<register name="DMA2_9_CURR_Y_COUNT"    group="DMA2 Channel 9" description="" bit-size="16" read-address="0xFFC00E78" write-address="0xFFC00E78" mask="FFFF" type="IO"/>
	<register name="DMA2_9_IRQ_STATUS"      group="DMA2 Channel 9" description="" bit-size="16" read-address="0xFFC00E68" write-address="0xFFC00E68" mask="FFFF" type="IO"/>
	<register name="DMA2_9_PERIPHERAL_MAP"  group="DMA2 Channel 9" description="" bit-size="16" read-address="0xFFC00E6C" write-address="0xFFC00E6C" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 9 (children) -->
	<register name="DMA2_9_CONFIG_En"             parent="DMA2_9_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_9_CONFIG_Dir"            parent="DMA2_9_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_9_CONFIG_WSize"          parent="DMA2_9_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_9_CONFIG_2DMode"         parent="DMA2_9_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_9_CONFIG_Rstrt"          parent="DMA2_9_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_9_CONFIG_2DIntSel"       parent="DMA2_9_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_9_CONFIG_EnInt"          parent="DMA2_9_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_9_CONFIG_NDSize"         parent="DMA2_9_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_9_CONFIG_Flow"           parent="DMA2_9_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_9_NEXT_DESC_PTR_Low"     parent="DMA2_9_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_9_NEXT_DESC_PTR_High"    parent="DMA2_9_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_9_START_ADDR_Low"        parent="DMA2_9_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_9_START_ADDR_High"       parent="DMA2_9_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_9_CURR_DESC_PTR_Low"     parent="DMA2_9_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_9_CURR_DESC_PTR_High"    parent="DMA2_9_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_9_CURR_ADDR_Low"         parent="DMA2_9_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_9_CURR_ADDR_High"        parent="DMA2_9_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_9_IRQ_STATUS_Done"       parent="DMA2_9_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_9_IRQ_STATUS_ERR"        parent="DMA2_9_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_9_IRQ_STATUS_DscFetch"   parent="DMA2_9_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_9_IRQ_STATUS_Run"        parent="DMA2_9_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_9_PERIPHERAL_MAP_CTYPE"  parent="DMA2_9_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_9_PERIPHERAL_MAP_PMAP"   parent="DMA2_9_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--******************-->
	<!-- DMA 2 Channel 10 -->
	<!--******************-->
	<register name="DMA2_10_CONFIG"         group="DMA2 Channel 10" description="" bit-size="16" read-address="0xFFC00E88" write-address="0xFFC00E88" mask="FFFF" type="IO" def-comment="DMA2 Channel-10"/>
	<register name="DMA2_10_NEXT_DESC_PTR"  group="DMA2 Channel 10" description="" bit-size="32" read-address="0xFFC00E80" write-address="0xFFC00E80" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_10_START_ADDR"     group="DMA2 Channel 10" description="" bit-size="32" read-address="0xFFC00E84" write-address="0xFFC00E84" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_10_X_COUNT"        group="DMA2 Channel 10" description="" bit-size="16" read-address="0xFFC00E90" write-address="0xFFC00E90" mask="FFFF" type="IO"/>
	<register name="DMA2_10_Y_COUNT"        group="DMA2 Channel 10" description="" bit-size="16" read-address="0xFFC00E98" write-address="0xFFC00E98" mask="FFFF" type="IO"/>
	<register name="DMA2_10_X_MODIFY"       group="DMA2 Channel 10" description="" bit-size="16" read-address="0xFFC00E94" write-address="0xFFC00E94" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_10_Y_MODIFY"       group="DMA2 Channel 10" description="" bit-size="16" read-address="0xFFC00E9C" write-address="0xFFC00E9C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_10_CURR_DESC_PTR"  group="DMA2 Channel 10" description="" bit-size="32" read-address="0xFFC00EA0" write-address="0xFFC00EA0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_10_CURR_ADDR"      group="DMA2 Channel 10" description="" bit-size="32" read-address="0xFFC00EA4" write-address="0xFFC00EA4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_10_CURR_X_COUNT"   group="DMA2 Channel 10" description="" bit-size="16" read-address="0xFFC00EB0" write-address="0xFFC00EB0" mask="FFFF" type="IO"/>
	<register name="DMA2_10_CURR_Y_COUNT"   group="DMA2 Channel 10" description="" bit-size="16" read-address="0xFFC00EB8" write-address="0xFFC00EB8" mask="FFFF" type="IO"/>
	<register name="DMA2_10_IRQ_STATUS"     group="DMA2 Channel 10" description="" bit-size="16" read-address="0xFFC00EA8" write-address="0xFFC00EA8" mask="FFFF" type="IO"/>
	<register name="DMA2_10_PERIPHERAL_MAP" group="DMA2 Channel 10" description="" bit-size="16" read-address="0xFFC00EAC" write-address="0xFFC00EAC" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 10 (children) -->
	<register name="DMA2_10_CONFIG_En"            parent="DMA2_10_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_10_CONFIG_Dir"           parent="DMA2_10_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_10_CONFIG_WSize"         parent="DMA2_10_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_10_CONFIG_2DMode"        parent="DMA2_10_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_10_CONFIG_Rstrt"         parent="DMA2_10_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_10_CONFIG_2DIntSel"      parent="DMA2_10_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_10_CONFIG_EnInt"         parent="DMA2_10_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_10_CONFIG_NDSize"        parent="DMA2_10_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_10_CONFIG_Flow"          parent="DMA2_10_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_10_NEXT_DESC_PTR_Low"    parent="DMA2_10_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_10_NEXT_DESC_PTR_High"   parent="DMA2_10_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_10_START_ADDR_Low"       parent="DMA2_10_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_10_START_ADDR_High"      parent="DMA2_10_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_10_CURR_DESC_PTR_Low"    parent="DMA2_10_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_10_CURR_DESC_PTR_High"   parent="DMA2_10_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_10_CURR_ADDR_Low"        parent="DMA2_10_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_10_CURR_ADDR_High"       parent="DMA2_10_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_10_IRQ_STATUS_Done"      parent="DMA2_10_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_10_IRQ_STATUS_ERR"       parent="DMA2_10_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_10_IRQ_STATUS_DscFetch"  parent="DMA2_10_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_10_IRQ_STATUS_Run"       parent="DMA2_10_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_10_PERIPHERAL_MAP_CTYPE" parent="DMA2_10_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_10_PERIPHERAL_MAP_PMAP"  parent="DMA2_10_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--******************-->
	<!-- DMA 2 Channel 11 -->
	<!--******************-->
	<register name="DMA2_11_CONFIG"         group="DMA2 Channel 11" description="" bit-size="16" read-address="0xFFC00EC8" write-address="0xFFC00EC8" mask="FFFF" type="IO" def-comment="DMA2 Channel-11"/>
	<register name="DMA2_11_NEXT_DESC_PTR"  group="DMA2 Channel 11" description="" bit-size="32" read-address="0xFFC00EC0" write-address="0xFFC00EC0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_11_START_ADDR"     group="DMA2 Channel 11" description="" bit-size="32" read-address="0xFFC00EC4" write-address="0xFFC00EC4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_11_X_COUNT"        group="DMA2 Channel 11" description="" bit-size="16" read-address="0xFFC00ED0" write-address="0xFFC00ED0" mask="FFFF" type="IO"/>
	<register name="DMA2_11_Y_COUNT"        group="DMA2 Channel 11" description="" bit-size="16" read-address="0xFFC00ED8" write-address="0xFFC00ED8" mask="FFFF" type="IO"/>
	<register name="DMA2_11_X_MODIFY"       group="DMA2 Channel 11" description="" bit-size="16" read-address="0xFFC00ED4" write-address="0xFFC00ED4" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_11_Y_MODIFY"       group="DMA2 Channel 11" description="" bit-size="16" read-address="0xFFC00EDC" write-address="0xFFC00EDC" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="DMA2_11_CURR_DESC_PTR"  group="DMA2 Channel 11" description="" bit-size="32" read-address="0xFFC00EE0" write-address="0xFFC00EE0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_11_CURR_ADDR"      group="DMA2 Channel 11" description="" bit-size="32" read-address="0xFFC00EE4" write-address="0xFFC00EE4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="DMA2_11_CURR_X_COUNT"   group="DMA2 Channel 11" description="" bit-size="16" read-address="0xFFC00EF0" write-address="0xFFC00EF0" mask="FFFF" type="IO"/>
	<register name="DMA2_11_CURR_Y_COUNT"   group="DMA2 Channel 11" description="" bit-size="16" read-address="0xFFC00EF8" write-address="0xFFC00EF8" mask="FFFF" type="IO"/>
	<register name="DMA2_11_IRQ_STATUS"     group="DMA2 Channel 11" description="" bit-size="16" read-address="0xFFC00EE8" write-address="0xFFC00EE8" mask="FFFF" type="IO"/>
	<register name="DMA2_11_PERIPHERAL_MAP" group="DMA2 Channel 11" description="" bit-size="16" read-address="0xFFC00EEC" write-address="0xFFC00EEC" mask="FFFF" type="IO"/>
		
	<!-- DMA 2 Channel 11 (children) -->
	<register name="DMA2_11_CONFIG_En"            parent="DMA2_11_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="DMA2_11_CONFIG_Dir"           parent="DMA2_11_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="DMA2_11_CONFIG_WSize"         parent="DMA2_11_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="DMA2_11_CONFIG_2DMode"        parent="DMA2_11_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="DMA2_11_CONFIG_Rstrt"         parent="DMA2_11_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="DMA2_11_CONFIG_2DIntSel"      parent="DMA2_11_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="DMA2_11_CONFIG_EnInt"         parent="DMA2_11_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="DMA2_11_CONFIG_NDSize"        parent="DMA2_11_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="DMA2_11_CONFIG_Flow"          parent="DMA2_11_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="DMA2_11_NEXT_DESC_PTR_Low"    parent="DMA2_11_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_11_NEXT_DESC_PTR_High"   parent="DMA2_11_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_11_START_ADDR_Low"       parent="DMA2_11_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="DMA2_11_START_ADDR_High"      parent="DMA2_11_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="DMA2_11_CURR_DESC_PTR_Low"    parent="DMA2_11_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="DMA2_11_CURR_DESC_PTR_High"   parent="DMA2_11_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="DMA2_11_CURR_ADDR_Low"        parent="DMA2_11_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="DMA2_11_CURR_ADDR_High"       parent="DMA2_11_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="DMA2_11_IRQ_STATUS_Done"      parent="DMA2_11_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="DMA2_11_IRQ_STATUS_ERR"       parent="DMA2_11_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="DMA2_11_IRQ_STATUS_DscFetch"  parent="DMA2_11_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="DMA2_11_IRQ_STATUS_Run"       parent="DMA2_11_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="DMA2_11_PERIPHERAL_MAP_CTYPE" parent="DMA2_11_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="DMA2_11_PERIPHERAL_MAP_PMAP"  parent="DMA2_11_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*******************************-->
	<!-- Internal Memory DMA Registers -->
	<!--*******************************-->

	<!--****************-->
	<!-- IMDMA Source 0 -->
	<!--****************-->
	<register name="IMDMA_S0_CONFIG"        group="IMDMA Source Channel-0" description="" bit-size="16" read-address="0xFFC01848" write-address="0xFFC01848" mask="FFFF" type="IO" def-comment="Internal Memory DMA Source Channel-0"/>
	<register name="IMDMA_S0_NEXT_DESC_PTR" group="IMDMA Source Channel-0" description="" bit-size="32" read-address="0xFFC01840" write-address="0xFFC01840" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_S0_START_ADDR"   	group="IMDMA Source Channel-0" description="" bit-size="32" read-address="0xFFC01844" write-address="0xFFC01844" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_S0_X_COUNT"   	group="IMDMA Source Channel-0" description="" bit-size="16" read-address="0xFFC01850" write-address="0xFFC01850" mask="FFFF" type="IO"/>
	<register name="IMDMA_S0_Y_COUNT"   	group="IMDMA Source Channel-0" description="" bit-size="16" read-address="0xFFC01858" write-address="0xFFC01858" mask="FFFF" type="IO"/>
	<register name="IMDMA_S0_X_MODIFY"   	group="IMDMA Source Channel-0" description="" bit-size="16" read-address="0xFFC01854" write-address="0xFFC01854" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="IMDMA_S0_Y_MODIFY"   	group="IMDMA Source Channel-0" description="" bit-size="16" read-address="0xFFC0185C" write-address="0xFFC0185C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="IMDMA_S0_CURR_DESC_PTR" group="IMDMA Source Channel-0" description="" bit-size="32" read-address="0xFFC01860" write-address="0xFFC01860" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_S0_CURR_ADDR"   	group="IMDMA Source Channel-0" description="" bit-size="32" read-address="0xFFC01864" write-address="0xFFC01864" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_S0_CURR_X_COUNT"  group="IMDMA Source Channel-0" description="" bit-size="16" read-address="0xFFC01870" write-address="0xFFC01870" mask="FFFF" type="IO"/>
	<register name="IMDMA_S0_CURR_Y_COUNT"  group="IMDMA Source Channel-0" description="" bit-size="16" read-address="0xFFC01878" write-address="0xFFC01878" mask="FFFF" type="IO"/>
	<register name="IMDMA_S0_IRQ_STATUS"   	group="IMDMA Source Channel-0" description="" bit-size="16" read-address="0xFFC01868" write-address="0xFFC01868" mask="FFFF" type="IO"/>

	<!-- IMDMA Source Channel 0 (children) -->
	<register name="IMDMA_S0_CONFIG_En"            parent="IMDMA_S0_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="IMDMA_S0_CONFIG_Dir"           parent="IMDMA_S0_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="IMDMA_S0_CONFIG_WSize"         parent="IMDMA_S0_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="IMDMA_S0_CONFIG_2DMode"        parent="IMDMA_S0_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="IMDMA_S0_CONFIG_Rstrt"         parent="IMDMA_S0_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="IMDMA_S0_CONFIG_2DIntSel"      parent="IMDMA_S0_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="IMDMA_S0_CONFIG_EnInt"         parent="IMDMA_S0_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="IMDMA_S0_CONFIG_NDSize"        parent="IMDMA_S0_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="IMDMA_S0_CONFIG_Flow"          parent="IMDMA_S0_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="IMDMA_S0_NEXT_DESC_PTR_Low"    parent="IMDMA_S0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="IMDMA_S0_NEXT_DESC_PTR_High"   parent="IMDMA_S0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="IMDMA_S0_START_ADDR_Low"       parent="IMDMA_S0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="IMDMA_S0_START_ADDR_High"      parent="IMDMA_S0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="IMDMA_S0_CURR_DESC_Low"        parent="IMDMA_S0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="IMDMA_S0_CURR_DESC_High"       parent="IMDMA_S0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="IMDMA_S0_CURR_ADDR_Low"        parent="IMDMA_S0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="IMDMA_S0_CURR_ADDR_High"       parent="IMDMA_S0_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="IMDMA_S0_IRQ_STATUS_Done"      parent="IMDMA_S0_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="IMDMA_S0_IRQ_STATUS_ERR"       parent="IMDMA_S0_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="IMDMA_S0_IRQ_STATUS_DscFetch"  parent="IMDMA_S0_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="IMDMA_S0_IRQ_STATUS_Run"       parent="IMDMA_S0_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
		
	<!--*********************-->
	<!-- IMDMA Destination 0 -->
	<!--*********************-->
	<register name="IMDMA_D0_CONFIG"        group="IMDMA Destination Channel-0" description="" bit-size="16" read-address="0xFFC01808" write-address="0xFFC01808" mask="FFFF" type="IO" def-comment="Internal Memory DMA Destination Channel-0"/>
	<register name="IMDMA_D0_NEXT_DESC_PTR" group="IMDMA Destination Channel-0" description="" bit-size="32" read-address="0xFFC01800" write-address="0xFFC01800" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_D0_START_ADDR"   	group="IMDMA Destination Channel-0" description="" bit-size="32" read-address="0xFFC01804" write-address="0xFFC01804" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_D0_X_COUNT"   	group="IMDMA Destination Channel-0" description="" bit-size="16" read-address="0xFFC01810" write-address="0xFFC01810" mask="FFFF" type="IO"/>
	<register name="IMDMA_D0_Y_COUNT"   	group="IMDMA Destination Channel-0" description="" bit-size="16" read-address="0xFFC01818" write-address="0xFFC01818" mask="FFFF" type="IO"/>
	<register name="IMDMA_D0_X_MODIFY"   	group="IMDMA Destination Channel-0" description="" bit-size="16" read-address="0xFFC01814" write-address="0xFFC01814" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="IMDMA_D0_Y_MODIFY"   	group="IMDMA Destination Channel-0" description="" bit-size="16" read-address="0xFFC0181C" write-address="0xFFC0181C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="IMDMA_D0_CURR_DESC_PTR" group="IMDMA Destination Channel-0" description="" bit-size="32" read-address="0xFFC01820" write-address="0xFFC01820" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_D0_CURR_ADDR"   	group="IMDMA Destination Channel-0" description="" bit-size="32" read-address="0xFFC01824" write-address="0xFFC01824" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_D0_CURR_X_COUNT"  group="IMDMA Destination Channel-0" description="" bit-size="16" read-address="0xFFC01830" write-address="0xFFC01830" mask="FFFF" type="IO"/>
	<register name="IMDMA_D0_CURR_Y_COUNT"  group="IMDMA Destination Channel-0" description="" bit-size="16" read-address="0xFFC01838" write-address="0xFFC01838" mask="FFFF" type="IO"/>
	<register name="IMDMA_D0_IRQ_STATUS"   	group="IMDMA Destination Channel-0" description="" bit-size="16" read-address="0xFFC01828" write-address="0xFFC01828" mask="FFFF" type="IO"/>

	<!-- IMDMA Destination Channel 0 (children) -->
	<register name="IMDMA_D0_CONFIG_En"            parent="IMDMA_D0_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="IMDMA_D0_CONFIG_Dir"           parent="IMDMA_D0_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="IMDMA_D0_CONFIG_WSize"         parent="IMDMA_D0_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="IMDMA_D0_CONFIG_2DMode"        parent="IMDMA_D0_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="IMDMA_D0_CONFIG_Rstrt"         parent="IMDMA_D0_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="IMDMA_D0_CONFIG_2DIntSel"      parent="IMDMA_D0_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="IMDMA_D0_CONFIG_EnInt"         parent="IMDMA_D0_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="IMDMA_D0_CONFIG_NDSize"        parent="IMDMA_D0_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="IMDMA_D0_CONFIG_Flow"          parent="IMDMA_D0_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="IMDMA_D0_NEXT_DESC_PTR_Low"    parent="IMDMA_D0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="IMDMA_D0_NEXT_DESC_PTR_High"   parent="IMDMA_D0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="IMDMA_D0_START_ADDR_Low"       parent="IMDMA_D0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="IMDMA_D0_START_ADDR_High"      parent="IMDMA_D0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="IMDMA_D0_CURR_DESC_Low"        parent="IMDMA_D0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="IMDMA_D0_CURR_DESC_High"       parent="IMDMA_D0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="IMDMA_D0_CURR_ADDR_Low"        parent="IMDMA_D0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="IMDMA_D0_CURR_ADDR_High"       parent="IMDMA_D0_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="IMDMA_D0_IRQ_STATUS_Done"      parent="IMDMA_D0_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="IMDMA_D0_IRQ_STATUS_ERR"       parent="IMDMA_D0_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="IMDMA_D0_IRQ_STATUS_DscFetch"  parent="IMDMA_D0_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="IMDMA_D0_IRQ_STATUS_Run"       parent="IMDMA_D0_IRQ_STATUS"     bit-position="3"  bit-size="1"  />

	<!--****************-->
	<!-- IMDMA Source 1 -->
	<!--****************-->
	<register name="IMDMA_S1_CONFIG"        group="IMDMA Source Channel-1" description="" bit-size="16" read-address="0xFFC018C8" write-address="0xFFC018C8" mask="FFFF" type="IO" def-comment="Internal Memory DMA Source Channel-1"/>
	<register name="IMDMA_S1_NEXT_DESC_PTR" group="IMDMA Source Channel-1" description="" bit-size="32" read-address="0xFFC018C0" write-address="0xFFC018C0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_S1_START_ADDR"   	group="IMDMA Source Channel-1" description="" bit-size="32" read-address="0xFFC018C4" write-address="0xFFC018C4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_S1_X_COUNT"   	group="IMDMA Source Channel-1" description="" bit-size="16" read-address="0xFFC018D0" write-address="0xFFC018D0" mask="FFFF" type="IO"/>
	<register name="IMDMA_S1_Y_COUNT"   	group="IMDMA Source Channel-1" description="" bit-size="16" read-address="0xFFC018D8" write-address="0xFFC018D8" mask="FFFF" type="IO"/>
	<register name="IMDMA_S1_X_MODIFY"   	group="IMDMA Source Channel-1" description="" bit-size="16" read-address="0xFFC018D4" write-address="0xFFC018D4" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="IMDMA_S1_Y_MODIFY"   	group="IMDMA Source Channel-1" description="" bit-size="16" read-address="0xFFC018DC" write-address="0xFFC018DC" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="IMDMA_S1_CURR_DESC_PTR" group="IMDMA Source Channel-1" description="" bit-size="32" read-address="0xFFC018E0" write-address="0xFFC018E0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_S1_CURR_ADDR"   	group="IMDMA Source Channel-1" description="" bit-size="32" read-address="0xFFC018E4" write-address="0xFFC018E4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_S1_CURR_X_COUNT"  group="IMDMA Source Channel-1" description="" bit-size="16" read-address="0xFFC018F0" write-address="0xFFC018F0" mask="FFFF" type="IO"/>
	<register name="IMDMA_S1_CURR_Y_COUNT"  group="IMDMA Source Channel-1" description="" bit-size="16" read-address="0xFFC018F8" write-address="0xFFC018F8" mask="FFFF" type="IO"/>
	<register name="IMDMA_S1_IRQ_STATUS"   	group="IMDMA Source Channel-1" description="" bit-size="16" read-address="0xFFC018E8" write-address="0xFFC018E8" mask="FFFF" type="IO"/>

	<!-- IMDMA Source Channel 1 (children) -->
	<register name="IMDMA_S1_CONFIG_En"            parent="IMDMA_S1_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="IMDMA_S1_CONFIG_Dir"           parent="IMDMA_S1_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="IMDMA_S1_CONFIG_WSize"         parent="IMDMA_S1_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="IMDMA_S1_CONFIG_2DMode"        parent="IMDMA_S1_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="IMDMA_S1_CONFIG_Rstrt"         parent="IMDMA_S1_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="IMDMA_S1_CONFIG_2DIntSel"      parent="IMDMA_S1_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="IMDMA_S1_CONFIG_EnInt"         parent="IMDMA_S1_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="IMDMA_S1_CONFIG_NDSize"        parent="IMDMA_S1_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="IMDMA_S1_CONFIG_Flow"          parent="IMDMA_S1_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="IMDMA_S1_NEXT_DESC_PTR_Low"    parent="IMDMA_S1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="IMDMA_S1_NEXT_DESC_PTR_High"   parent="IMDMA_S1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="IMDMA_S1_START_ADDR_Low"       parent="IMDMA_S1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="IMDMA_S1_START_ADDR_High"      parent="IMDMA_S1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="IMDMA_S1_CURR_DESC_Low"        parent="IMDMA_S1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="IMDMA_S1_CURR_DESC_High"       parent="IMDMA_S1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="IMDMA_S1_CURR_ADDR_Low"        parent="IMDMA_S1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="IMDMA_S1_CURR_ADDR_High"       parent="IMDMA_S1_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="IMDMA_S1_IRQ_STATUS_Done"      parent="IMDMA_S1_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="IMDMA_S1_IRQ_STATUS_ERR"       parent="IMDMA_S1_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="IMDMA_S1_IRQ_STATUS_DscFetch"  parent="IMDMA_S1_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="IMDMA_S1_IRQ_STATUS_Run"       parent="IMDMA_S1_IRQ_STATUS"     bit-position="3"  bit-size="1"  />

	<!--*********************-->
	<!-- IMDMA Destination 1 -->
	<!--*********************-->
	<register name="IMDMA_D1_CONFIG"        group="IMDMA Destination Channel-1" description="" bit-size="16" read-address="0xFFC01888" write-address="0xFFC01888" mask="FFFF" type="IO" def-comment="Internal Memory DMA Destination Channel-1"/>
	<register name="IMDMA_D1_NEXT_DESC_PTR" group="IMDMA Destination Channel-1" description="" bit-size="32" read-address="0xFFC01880" write-address="0xFFC01880" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_D1_START_ADDR"    group="IMDMA Destination Channel-1" description="" bit-size="32" read-address="0xFFC01884" write-address="0xFFC01884" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_D1_X_COUNT"       group="IMDMA Destination Channel-1" description="" bit-size="16" read-address="0xFFC01890" write-address="0xFFC01890" mask="FFFF" type="IO"/>
	<register name="IMDMA_D1_Y_COUNT"       group="IMDMA Destination Channel-1" description="" bit-size="16" read-address="0xFFC01898" write-address="0xFFC01898" mask="FFFF" type="IO"/>
	<register name="IMDMA_D1_X_MODIFY"      group="IMDMA Destination Channel-1" description="" bit-size="16" read-address="0xFFC01894" write-address="0xFFC01894" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="IMDMA_D1_Y_MODIFY"      group="IMDMA Destination Channel-1" description="" bit-size="16" read-address="0xFFC0189C" write-address="0xFFC0189C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="IMDMA_D1_CURR_DESC_PTR" group="IMDMA Destination Channel-1" description="" bit-size="32" read-address="0xFFC018A0" write-address="0xFFC018A0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_D1_CURR_ADDR"     group="IMDMA Destination Channel-1" description="" bit-size="32" read-address="0xFFC018A4" write-address="0xFFC018A4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="IMDMA_D1_CURR_X_COUNT"  group="IMDMA Destination Channel-1" description="" bit-size="16" read-address="0xFFC018B0" write-address="0xFFC018B0" mask="FFFF" type="IO"/>
	<register name="IMDMA_D1_CURR_Y_COUNT"  group="IMDMA Destination Channel-1" description="" bit-size="16" read-address="0xFFC018B8" write-address="0xFFC018B8" mask="FFFF" type="IO"/>
	<register name="IMDMA_D1_IRQ_STATUS"    group="IMDMA Destination Channel-1" description="" bit-size="16" read-address="0xFFC018A8" write-address="0xFFC018A8" mask="FFFF" type="IO"/>

	<!-- IMDMA Destination Channel 1 (children) -->
	<register name="IMDMA_D1_CONFIG_En"            parent="IMDMA_D1_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="IMDMA_D1_CONFIG_Dir"           parent="IMDMA_D1_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="IMDMA_D1_CONFIG_WSize"         parent="IMDMA_D1_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="IMDMA_D1_CONFIG_2DMode"        parent="IMDMA_D1_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="IMDMA_D1_CONFIG_Rstrt"         parent="IMDMA_D1_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="IMDMA_D1_CONFIG_2DIntSel"      parent="IMDMA_D1_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="IMDMA_D1_CONFIG_EnInt"         parent="IMDMA_D1_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="IMDMA_D1_CONFIG_NDSize"        parent="IMDMA_D1_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="IMDMA_D1_CONFIG_Flow"          parent="IMDMA_D1_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="IMDMA_D1_NEXT_DESC_PTR_Low"    parent="IMDMA_D1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="IMDMA_D1_NEXT_DESC_PTR_High"   parent="IMDMA_D1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="IMDMA_D1_START_ADDR_Low"       parent="IMDMA_D1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="IMDMA_D1_START_ADDR_High"      parent="IMDMA_D1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="IMDMA_D1_CURR_DESC_Low"        parent="IMDMA_D1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="IMDMA_D1_CURR_DESC_High"       parent="IMDMA_D1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="IMDMA_D1_CURR_ADDR_Low"        parent="IMDMA_D1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="IMDMA_D1_CURR_ADDR_High"       parent="IMDMA_D1_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="IMDMA_D1_IRQ_STATUS_Done"      parent="IMDMA_D1_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="IMDMA_D1_IRQ_STATUS_ERR"       parent="IMDMA_D1_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="IMDMA_D1_IRQ_STATUS_DscFetch"  parent="IMDMA_D1_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="IMDMA_D1_IRQ_STATUS_Run"       parent="IMDMA_D1_IRQ_STATUS"     bit-position="3"  bit-size="1"  />

	<!--********************************-->
	<!-- Memory DMA 1 Control Registers -->
	<!--********************************-->

	<!--*****************-->
	<!-- MDMA 1 Source 0 -->
	<!--*****************-->
	<register name="MDMA1_S0_CONFIG"         group="MDMA1_0 Source" description="" bit-size="16" read-address="0xFFC01F48" write-address="0xFFC01F48" mask="FFFF" type="IO" def-comment="Memory DMA1 Source Channel-0 Registers"/>
	<register name="MDMA1_S0_NEXT_DESC_PTR"  group="MDMA1_0 Source" description="" bit-size="32" read-address="0xFFC01F40" write-address="0xFFC01F40" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_S0_START_ADDR"     group="MDMA1_0 Source" description="" bit-size="32" read-address="0xFFC01F44" write-address="0xFFC01F44" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_S0_X_COUNT"   	 group="MDMA1_0 Source" description="" bit-size="16" read-address="0xFFC01F50" write-address="0xFFC01F50" mask="FFFF" type="IO"/>
	<register name="MDMA1_S0_Y_COUNT"   	 group="MDMA1_0 Source" description="" bit-size="16" read-address="0xFFC01F58" write-address="0xFFC01F58" mask="FFFF" type="IO"/>
	<register name="MDMA1_S0_X_MODIFY"   	 group="MDMA1_0 Source" description="" bit-size="16" read-address="0xFFC01F54" write-address="0xFFC01F54" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA1_S0_Y_MODIFY"   	 group="MDMA1_0 Source" description="" bit-size="16" read-address="0xFFC01F5C" write-address="0xFFC01F5C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA1_S0_CURR_DESC_PTR"  group="MDMA1_0 Source" description="" bit-size="32" read-address="0xFFC01F60" write-address="0xFFC01F60" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_S0_CURR_ADDR"   	 group="MDMA1_0 Source" description="" bit-size="32" read-address="0xFFC01F64" write-address="0xFFC01F64" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_S0_CURR_X_COUNT"   group="MDMA1_0 Source" description="" bit-size="16" read-address="0xFFC01F70" write-address="0xFFC01F70" mask="FFFF" type="IO"/>
	<register name="MDMA1_S0_CURR_Y_COUNT"   group="MDMA1_0 Source" description="" bit-size="16" read-address="0xFFC01F78" write-address="0xFFC01F78" mask="FFFF" type="IO"/>
	<register name="MDMA1_S0_IRQ_STATUS"   	 group="MDMA1_0 Source" description="" bit-size="16" read-address="0xFFC01F68" write-address="0xFFC01F68" mask="FFFF" type="IO"/>
	<register name="MDMA1_S0_PERIPHERAL_MAP" group="MDMA1_0 Source" description="" bit-size="16" read-address="0xFFC01F6C" write-address="0xFFC01F6C" mask="FFFF" type="IO"/>

	<!-- MDMA 1 Source 0 (children) -->
	<register name="MDMA1_S0_CONFIG_En"            parent="MDMA1_S0_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA1_S0_CONFIG_Dir"           parent="MDMA1_S0_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA1_S0_CONFIG_WSize"         parent="MDMA1_S0_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA1_S0_CONFIG_2DMode"        parent="MDMA1_S0_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA1_S0_CONFIG_Rstrt"         parent="MDMA1_S0_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA1_S0_CONFIG_2DIntSel"      parent="MDMA1_S0_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA1_S0_CONFIG_EnInt"         parent="MDMA1_S0_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA1_S0_CONFIG_NDSize"        parent="MDMA1_S0_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA1_S0_CONFIG_Flow"          parent="MDMA1_S0_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA1_S0_NEXT_DESC_PTR_Low"    parent="MDMA1_S0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA1_S0_NEXT_DESC_PTR_High"   parent="MDMA1_S0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA1_S0_START_ADDR_Low"       parent="MDMA1_S0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA1_S0_START_ADDR_High"      parent="MDMA1_S0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA1_S0_CURR_DESC_Low"        parent="MDMA1_S0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA1_S0_CURR_DESC_High"       parent="MDMA1_S0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA1_S0_CURR_ADDR_Low"        parent="MDMA1_S0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA1_S0_CURR_ADDR_High"       parent="MDMA1_S0_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA1_S0_IRQ_STATUS_Done"      parent="MDMA1_S0_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA1_S0_IRQ_STATUS_ERR"       parent="MDMA1_S0_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA1_S0_IRQ_STATUS_DscFetch"  parent="MDMA1_S0_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA1_S0_IRQ_STATUS_Run"       parent="MDMA1_S0_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA1_S0_PERIPHERAL_MAP_CTYPE" parent="MDMA1_S0_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA1_S0_PERIPHERAL_MAP_PMAP"  parent="MDMA1_S0_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--**********************-->
	<!-- MDMA 1 Destination 0 -->
	<!--**********************-->
	<register name="MDMA1_D0_CONFIG"         group="MDMA1_0 Destination" description="" bit-size="16" read-address="0xFFC01F08" write-address="0xFFC01F08" mask="FFFF" type="IO" def-comment="Memory DMA1 Destination Channel-0 Registers"/>
	<register name="MDMA1_D0_NEXT_DESC_PTR"  group="MDMA1_0 Destination" description="" bit-size="32" read-address="0xFFC01F00" write-address="0xFFC01F00" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_D0_START_ADDR"     group="MDMA1_0 Destination" description="" bit-size="32" read-address="0xFFC01F04" write-address="0xFFC01F04" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_D0_X_COUNT"   	 group="MDMA1_0 Destination" description="" bit-size="16" read-address="0xFFC01F10" write-address="0xFFC01F10" mask="FFFF" type="IO"/>
	<register name="MDMA1_D0_Y_COUNT"   	 group="MDMA1_0 Destination" description="" bit-size="16" read-address="0xFFC01F18" write-address="0xFFC01F18" mask="FFFF" type="IO"/>
	<register name="MDMA1_D0_X_MODIFY"   	 group="MDMA1_0 Destination" description="" bit-size="16" read-address="0xFFC01F14" write-address="0xFFC01F14" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA1_D0_Y_MODIFY"   	 group="MDMA1_0 Destination" description="" bit-size="16" read-address="0xFFC01F1C" write-address="0xFFC01F1C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA1_D0_CURR_DESC_PTR"  group="MDMA1_0 Destination" description="" bit-size="32" read-address="0xFFC01F20" write-address="0xFFC01F20" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_D0_CURR_ADDR"   	 group="MDMA1_0 Destination" description="" bit-size="32" read-address="0xFFC01F24" write-address="0xFFC01F24" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_D0_CURR_X_COUNT"   group="MDMA1_0 Destination" description="" bit-size="16" read-address="0xFFC01F30" write-address="0xFFC01F30" mask="FFFF" type="IO"/>
	<register name="MDMA1_D0_CURR_Y_COUNT"   group="MDMA1_0 Destination" description="" bit-size="16" read-address="0xFFC01F38" write-address="0xFFC01F38" mask="FFFF" type="IO"/>
	<register name="MDMA1_D0_IRQ_STATUS"   	 group="MDMA1_0 Destination" description="" bit-size="16" read-address="0xFFC01F28" write-address="0xFFC01F28" mask="FFFF" type="IO"/>
	<register name="MDMA1_D0_PERIPHERAL_MAP" group="MDMA1_0 Destination" description="" bit-size="16" read-address="0xFFC01F2C" write-address="0xFFC01F2C" mask="FFFF" type="IO"/>

	<!-- MDMA 1 Destination 0 (children) -->
	<register name="MDMA1_D0_CONFIG_En"            parent="MDMA1_D0_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA1_D0_CONFIG_Dir"           parent="MDMA1_D0_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA1_D0_CONFIG_WSize"         parent="MDMA1_D0_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA1_D0_CONFIG_2DMode"        parent="MDMA1_D0_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA1_D0_CONFIG_Rstrt"         parent="MDMA1_D0_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA1_D0_CONFIG_2DIntSel"      parent="MDMA1_D0_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA1_D0_CONFIG_EnInt"         parent="MDMA1_D0_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA1_D0_CONFIG_NDSize"        parent="MDMA1_D0_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA1_D0_CONFIG_Flow"          parent="MDMA1_D0_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA1_D0_NEXT_DESC_PTR_Low"    parent="MDMA1_D0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA1_D0_NEXT_DESC_PTR_High"   parent="MDMA1_D0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA1_D0_START_ADDR_Low"       parent="MDMA1_D0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA1_D0_START_ADDR_High"      parent="MDMA1_D0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA1_D0_CURR_DESC_Low"        parent="MDMA1_D0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA1_D0_CURR_DESC_High"       parent="MDMA1_D0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA1_D0_CURR_ADDR_Low"        parent="MDMA1_D0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA1_D0_CURR_ADDR_High"       parent="MDMA1_D0_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA1_D0_IRQ_STATUS_Done"      parent="MDMA1_D0_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA1_D0_IRQ_STATUS_ERR"       parent="MDMA1_D0_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA1_D0_IRQ_STATUS_DscFetch"  parent="MDMA1_D0_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA1_D0_IRQ_STATUS_Run"       parent="MDMA1_D0_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA1_D0_PERIPHERAL_MAP_CTYPE" parent="MDMA1_D0_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA1_D0_PERIPHERAL_MAP_PMAP"  parent="MDMA1_D0_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- MDMA 1 Source 1 -->
	<!--*****************-->		
	<register name="MDMA1_S1_CONFIG"         group="MDMA1_1 Source" description="" bit-size="16" read-address="0xFFC01FC8" write-address="0xFFC01FC8" mask="FFFF" type="IO" def-comment="Memory DMA1 Source Channel-1 Registers"/>
	<register name="MDMA1_S1_NEXT_DESC_PTR"  group="MDMA1_1 Source" description="" bit-size="32" read-address="0xFFC01FC0" write-address="0xFFC01FC0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_S1_START_ADDR"   	 group="MDMA1_1 Source" description="" bit-size="32" read-address="0xFFC01FC4" write-address="0xFFC01FC4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_S1_X_COUNT"   	 group="MDMA1_1 Source" description="" bit-size="16" read-address="0xFFC01FD0" write-address="0xFFC01FD0" mask="FFFF" type="IO"/>
	<register name="MDMA1_S1_Y_COUNT"   	 group="MDMA1_1 Source" description="" bit-size="16" read-address="0xFFC01FD8" write-address="0xFFC01FD8" mask="FFFF" type="IO"/>
	<register name="MDMA1_S1_X_MODIFY"   	 group="MDMA1_1 Source" description="" bit-size="16" read-address="0xFFC01FD4" write-address="0xFFC01FD4" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA1_S1_Y_MODIFY"   	 group="MDMA1_1 Source" description="" bit-size="16" read-address="0xFFC01FDC" write-address="0xFFC01FDC" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA1_S1_CURR_DESC_PTR"  group="MDMA1_1 Source" description="" bit-size="32" read-address="0xFFC01FE0" write-address="0xFFC01FE0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_S1_CURR_ADDR"   	 group="MDMA1_1 Source" description="" bit-size="32" read-address="0xFFC01FE4" write-address="0xFFC01FE4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_S1_CURR_X_COUNT"   group="MDMA1_1 Source" description="" bit-size="16" read-address="0xFFC01FF0" write-address="0xFFC01FF0" mask="FFFF" type="IO"/>
	<register name="MDMA1_S1_CURR_Y_COUNT"   group="MDMA1_1 Source" description="" bit-size="16" read-address="0xFFC01FF8" write-address="0xFFC01FF8" mask="FFFF" type="IO"/>
	<register name="MDMA1_S1_IRQ_STATUS"   	 group="MDMA1_1 Source" description="" bit-size="16" read-address="0xFFC01FE8" write-address="0xFFC01FE8" mask="FFFF" type="IO"/>
	<register name="MDMA1_S1_PERIPHERAL_MAP" group="MDMA1_1 Source" description="" bit-size="16" read-address="0xFFC01FEC" write-address="0xFFC01FEC" mask="FFFF" type="IO"/>
		
	<!-- MDMA 1 Source 1 (children) -->
	<register name="MDMA1_S1_CONFIG_En"            parent="MDMA1_S1_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA1_S1_CONFIG_Dir"           parent="MDMA1_S1_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA1_S1_CONFIG_WSize"         parent="MDMA1_S1_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA1_S1_CONFIG_2DMode"        parent="MDMA1_S1_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA1_S1_CONFIG_Rstrt"         parent="MDMA1_S1_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA1_S1_CONFIG_2DIntSel"      parent="MDMA1_S1_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA1_S1_CONFIG_EnInt"         parent="MDMA1_S1_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA1_S1_CONFIG_NDSize"        parent="MDMA1_S1_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA1_S1_CONFIG_Flow"          parent="MDMA1_S1_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA1_S1_NEXT_DESC_PTR_Low"    parent="MDMA1_S1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA1_S1_NEXT_DESC_PTR_High"   parent="MDMA1_S1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA1_S1_START_ADDR_Low"       parent="MDMA1_S1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA1_S1_START_ADDR_High"      parent="MDMA1_S1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA1_S1_CURR_DESC_Low"        parent="MDMA1_S1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA1_S1_CURR_DESC_High"       parent="MDMA1_S1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA1_S1_CURR_ADDR_Low"        parent="MDMA1_S1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA1_S1_CURR_ADDR_High"       parent="MDMA1_S1_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA1_S1_IRQ_STATUS_Done"      parent="MDMA1_S1_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA1_S1_IRQ_STATUS_ERR"       parent="MDMA1_S1_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA1_S1_IRQ_STATUS_DscFetch"  parent="MDMA1_S1_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA1_S1_IRQ_STATUS_Run"       parent="MDMA1_S1_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA1_S1_PERIPHERAL_MAP_CTYPE" parent="MDMA1_S1_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA1_S1_PERIPHERAL_MAP_PMAP"  parent="MDMA1_S1_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--**********************-->
	<!-- MDMA 1 Destination 1 -->
	<!--**********************-->		
	<register name="MDMA1_D1_CONFIG"         group="MDMA1_1 Destination" description="" bit-size="16" read-address="0xFFC01F88" write-address="0xFFC01F88" mask="FFFF" type="IO" def-comment="Memory DMA1 Destination Channel-1 Registers"/>
	<register name="MDMA1_D1_NEXT_DESC_PTR"  group="MDMA1_1 Destination" description="" bit-size="32" read-address="0xFFC01F80" write-address="0xFFC01F80" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_D1_START_ADDR"   	 group="MDMA1_1 Destination" description="" bit-size="32" read-address="0xFFC01F84" write-address="0xFFC01F84" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_D1_X_COUNT"   	 group="MDMA1_1 Destination" description="" bit-size="16" read-address="0xFFC01F90" write-address="0xFFC01F90" mask="FFFF" type="IO"/>
	<register name="MDMA1_D1_Y_COUNT"   	 group="MDMA1_1 Destination" description="" bit-size="16" read-address="0xFFC01F98" write-address="0xFFC01F98" mask="FFFF" type="IO"/>
	<register name="MDMA1_D1_X_MODIFY"   	 group="MDMA1_1 Destination" description="" bit-size="16" read-address="0xFFC01F94" write-address="0xFFC01F94" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA1_D1_Y_MODIFY"   	 group="MDMA1_1 Destination" description="" bit-size="16" read-address="0xFFC01F9C" write-address="0xFFC01F9C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA1_D1_CURR_DESC_PTR"  group="MDMA1_1 Destination" description="" bit-size="32" read-address="0xFFC01FA0" write-address="0xFFC01FA0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_D1_CURR_ADDR"   	 group="MDMA1_1 Destination" description="" bit-size="32" read-address="0xFFC01FA4" write-address="0xFFC01FA4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA1_D1_CURR_X_COUNT" 	 group="MDMA1_1 Destination" description="" bit-size="16" read-address="0xFFC01FB0" write-address="0xFFC01FB0" mask="FFFF" type="IO"/>
	<register name="MDMA1_D1_CURR_Y_COUNT"   group="MDMA1_1 Destination" description="" bit-size="16" read-address="0xFFC01FB8" write-address="0xFFC01FB8" mask="FFFF" type="IO"/>
	<register name="MDMA1_D1_IRQ_STATUS"   	 group="MDMA1_1 Destination" description="" bit-size="16" read-address="0xFFC01FA8" write-address="0xFFC01FA8" mask="FFFF" type="IO"/>
	<register name="MDMA1_D1_PERIPHERAL_MAP" group="MDMA1_1 Destination" description="" bit-size="16" read-address="0xFFC01FAC" write-address="0xFFC01FAC" mask="FFFF" type="IO"/>

	<!-- MDMA 1 Destination 1 (children) -->
	<register name="MDMA1_D1_CONFIG_En"            parent="MDMA1_D1_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA1_D1_CONFIG_Dir"           parent="MDMA1_D1_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA1_D1_CONFIG_WSize"         parent="MDMA1_D1_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA1_D1_CONFIG_2DMode"        parent="MDMA1_D1_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA1_D1_CONFIG_Rstrt"         parent="MDMA1_D1_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA1_D1_CONFIG_2DIntSel"      parent="MDMA1_D1_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA1_D1_CONFIG_EnInt"         parent="MDMA1_D1_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA1_D1_CONFIG_NDSize"        parent="MDMA1_D1_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA1_D1_CONFIG_Flow"          parent="MDMA1_D1_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA1_D1_NEXT_DESC_PTR_Low"    parent="MDMA1_D1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA1_D1_NEXT_DESC_PTR_High"   parent="MDMA1_D1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA1_D1_START_ADDR_Low"       parent="MDMA1_D1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA1_D1_START_ADDR_High"      parent="MDMA1_D1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA1_D1_CURR_DESC_Low"        parent="MDMA1_D1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA1_D1_CURR_DESC_High"       parent="MDMA1_D1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA1_D1_CURR_ADDR_Low"        parent="MDMA1_D1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA1_D1_CURR_ADDR_High"       parent="MDMA1_D1_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA1_D1_IRQ_STATUS_Done"      parent="MDMA1_D1_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA1_D1_IRQ_STATUS_ERR"       parent="MDMA1_D1_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA1_D1_IRQ_STATUS_DscFetch"  parent="MDMA1_D1_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA1_D1_IRQ_STATUS_Run"       parent="MDMA1_D1_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA1_D1_PERIPHERAL_MAP_CTYPE" parent="MDMA1_D1_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA1_D1_PERIPHERAL_MAP_PMAP"  parent="MDMA1_D1_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--********************************-->
	<!-- Memory DMA 2 Control Registers -->
	<!--********************************-->

	<!--*****************-->
	<!-- MDMA 2 Source 0 -->
	<!--*****************-->
	<register name="MDMA2_S0_CONFIG"         group="MDMA2_0 Source" description="" bit-size="16" read-address="0xFFC00F48" write-address="0xFFC00F48" mask="FFFF" type="IO" def-comment="Memory DMA2 Source Channel-0 Registers"/>
	<register name="MDMA2_S0_NEXT_DESC_PTR"  group="MDMA2_0 Source" description="" bit-size="32" read-address="0xFFC00F40" write-address="0xFFC00F40" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_S0_START_ADDR"   	 group="MDMA2_0 Source" description="" bit-size="32" read-address="0xFFC00F44" write-address="0xFFC00F44" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_S0_X_COUNT"   	 group="MDMA2_0 Source" description="" bit-size="16" read-address="0xFFC00F50" write-address="0xFFC00F50" mask="FFFF" type="IO"/>
	<register name="MDMA2_S0_Y_COUNT"   	 group="MDMA2_0 Source" description="" bit-size="16" read-address="0xFFC00F58" write-address="0xFFC00F58" mask="FFFF" type="IO"/>
	<register name="MDMA2_S0_X_MODIFY"   	 group="MDMA2_0 Source" description="" bit-size="16" read-address="0xFFC00F54" write-address="0xFFC00F54" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA2_S0_Y_MODIFY"   	 group="MDMA2_0 Source" description="" bit-size="16" read-address="0xFFC00F5C" write-address="0xFFC00F5C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA2_S0_CURR_DESC_PTR"  group="MDMA2_0 Source" description="" bit-size="32" read-address="0xFFC00F60" write-address="0xFFC00F60" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_S0_CURR_ADDR"   	 group="MDMA2_0 Source" description="" bit-size="32" read-address="0xFFC00F64" write-address="0xFFC00F64" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_S0_CURR_X_COUNT"   group="MDMA2_0 Source" description="" bit-size="16" read-address="0xFFC00F70" write-address="0xFFC00F70" mask="FFFF" type="IO"/>
	<register name="MDMA2_S0_CURR_Y_COUNT"   group="MDMA2_0 Source" description="" bit-size="16" read-address="0xFFC00F78" write-address="0xFFC00F78" mask="FFFF" type="IO"/>
	<register name="MDMA2_S0_IRQ_STATUS"   	 group="MDMA2_0 Source" description="" bit-size="16" read-address="0xFFC00F68" write-address="0xFFC00F68" mask="FFFF" type="IO"/>
	<register name="MDMA2_S0_PERIPHERAL_MAP" group="MDMA2_0 Source" description="" bit-size="16" read-address="0xFFC00F6C" write-address="0xFFC00F6C" mask="FFFF" type="IO"/>
		
	<!-- MDMA 2 Source 0 (children) -->
	<register name="MDMA2_S0_CONFIG_En"            parent="MDMA2_S0_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA2_S0_CONFIG_Dir"           parent="MDMA2_S0_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA2_S0_CONFIG_WSize"         parent="MDMA2_S0_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA2_S0_CONFIG_2DMode"        parent="MDMA2_S0_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA2_S0_CONFIG_Rstrt"         parent="MDMA2_S0_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA2_S0_CONFIG_2DIntSel"      parent="MDMA2_S0_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA2_S0_CONFIG_EnInt"         parent="MDMA2_S0_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA2_S0_CONFIG_NDSize"        parent="MDMA2_S0_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA2_S0_CONFIG_Flow"          parent="MDMA2_S0_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA2_S0_NEXT_DESC_PTR_Low"    parent="MDMA2_S0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA2_S0_NEXT_DESC_PTR_High"   parent="MDMA2_S0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA2_S0_START_ADDR_Low"       parent="MDMA2_S0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA2_S0_START_ADDR_High"      parent="MDMA2_S0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA2_S0_CURR_DESC_Low"        parent="MDMA2_S0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA2_S0_CURR_DESC_High"       parent="MDMA2_S0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA2_S0_CURR_ADDR_Low"        parent="MDMA2_S0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA2_S0_CURR_ADDR_High"       parent="MDMA2_S0_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA2_S0_IRQ_STATUS_Done"      parent="MDMA2_S0_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA2_S0_IRQ_STATUS_ERR"       parent="MDMA2_S0_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA2_S0_IRQ_STATUS_DscFetch"  parent="MDMA2_S0_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA2_S0_IRQ_STATUS_Run"       parent="MDMA2_S0_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA2_S0_PERIPHERAL_MAP_CTYPE" parent="MDMA2_S0_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA2_S0_PERIPHERAL_MAP_PMAP"  parent="MDMA2_S0_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--**********************-->
	<!-- MDMA 2 Destination 0 -->
	<!--**********************-->
	<register name="MDMA2_D0_CONFIG"         group="MDMA2_0 Destination" description="" bit-size="16" read-address="0xFFC00F08" write-address="0xFFC00F08" mask="FFFF" type="IO" def-comment="Memory DMA2 Destination Channel-0 Registers"/>
	<register name="MDMA2_D0_NEXT_DESC_PTR"  group="MDMA2_0 Destination" description="" bit-size="32" read-address="0xFFC00F00" write-address="0xFFC00F00" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_D0_START_ADDR"   	 group="MDMA2_0 Destination" description="" bit-size="32" read-address="0xFFC00F04" write-address="0xFFC00F04" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_D0_X_COUNT"   	 group="MDMA2_0 Destination" description="" bit-size="16" read-address="0xFFC00F10" write-address="0xFFC00F10" mask="FFFF" type="IO"/>
	<register name="MDMA2_D0_Y_COUNT"   	 group="MDMA2_0 Destination" description="" bit-size="16" read-address="0xFFC00F18" write-address="0xFFC00F18" mask="FFFF" type="IO"/>
	<register name="MDMA2_D0_X_MODIFY"   	 group="MDMA2_0 Destination" description="" bit-size="16" read-address="0xFFC00F14" write-address="0xFFC00F14" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA2_D0_Y_MODIFY"   	 group="MDMA2_0 Destination" description="" bit-size="16" read-address="0xFFC00F1C" write-address="0xFFC00F1C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA2_D0_CURR_DESC_PTR"  group="MDMA2_0 Destination" description="" bit-size="32" read-address="0xFFC00F20" write-address="0xFFC00F20" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_D0_CURR_ADDR"   	 group="MDMA2_0 Destination" description="" bit-size="32" read-address="0xFFC00F24" write-address="0xFFC00F24" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_D0_CURR_X_COUNT"   group="MDMA2_0 Destination" description="" bit-size="16" read-address="0xFFC00F30" write-address="0xFFC00F30" mask="FFFF" type="IO"/>
	<register name="MDMA2_D0_CURR_Y_COUNT"   group="MDMA2_0 Destination" description="" bit-size="16" read-address="0xFFC00F38" write-address="0xFFC00F38" mask="FFFF" type="IO"/>
	<register name="MDMA2_D0_IRQ_STATUS"   	 group="MDMA2_0 Destination" description="" bit-size="16" read-address="0xFFC00F28" write-address="0xFFC00F28" mask="FFFF" type="IO"/>
	<register name="MDMA2_D0_PERIPHERAL_MAP" group="MDMA2_0 Destination" description="" bit-size="16" read-address="0xFFC00F2C" write-address="0xFFC00F2C" mask="FFFF" type="IO"/>
		
	<!-- MDMA 2 Destination 0 (children) -->
	<register name="MDMA2_D0_CONFIG_En"            parent="MDMA2_D0_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA2_D0_CONFIG_Dir"           parent="MDMA2_D0_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA2_D0_CONFIG_WSize"         parent="MDMA2_D0_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA2_D0_CONFIG_2DMode"        parent="MDMA2_D0_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA2_D0_CONFIG_Rstrt"         parent="MDMA2_D0_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA2_D0_CONFIG_2DIntSel"      parent="MDMA2_D0_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA2_D0_CONFIG_EnInt"         parent="MDMA2_D0_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA2_D0_CONFIG_NDSize"        parent="MDMA2_D0_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA2_D0_CONFIG_Flow"          parent="MDMA2_D0_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA2_D0_NEXT_DESC_PTR_Low"    parent="MDMA2_D0_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA2_D0_NEXT_DESC_PTR_High"   parent="MDMA2_D0_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA2_D0_START_ADDR_Low"       parent="MDMA2_D0_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA2_D0_START_ADDR_High"      parent="MDMA2_D0_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA2_D0_CURR_DESC_Low"        parent="MDMA2_D0_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA2_D0_CURR_DESC_High"       parent="MDMA2_D0_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA2_D0_CURR_ADDR_Low"        parent="MDMA2_D0_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA2_D0_CURR_ADDR_High"       parent="MDMA2_D0_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA2_D0_IRQ_STATUS_Done"      parent="MDMA2_D0_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA2_D0_IRQ_STATUS_ERR"       parent="MDMA2_D0_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA2_D0_IRQ_STATUS_DscFetch"  parent="MDMA2_D0_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA2_D0_IRQ_STATUS_Run"       parent="MDMA2_D0_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA2_D0_PERIPHERAL_MAP_CTYPE" parent="MDMA2_D0_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA2_D0_PERIPHERAL_MAP_PMAP"  parent="MDMA2_D0_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*****************-->
	<!-- MDMA 2 Source 1 -->
	<!--*****************-->		
	<register name="MDMA2_S1_CONFIG"         group="MDMA2_1 Source" description="" bit-size="16" read-address="0xFFC00FC8" write-address="0xFFC00FC8" mask="FFFF" type="IO" def-comment="Memory DMA2 Source Channel-1 Registers"/>
	<register name="MDMA2_S1_NEXT_DESC_PTR"  group="MDMA2_1 Source" description="" bit-size="32" read-address="0xFFC00FC0" write-address="0xFFC00FC0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_S1_START_ADDR"   	 group="MDMA2_1 Source" description="" bit-size="32" read-address="0xFFC00FC4" write-address="0xFFC00FC4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_S1_X_COUNT"   	 group="MDMA2_1 Source" description="" bit-size="16" read-address="0xFFC00FD0" write-address="0xFFC00FD0" mask="FFFF" type="IO"/>
	<register name="MDMA2_S1_Y_COUNT"   	 group="MDMA2_1 Source" description="" bit-size="16" read-address="0xFFC00FD8" write-address="0xFFC00FD8" mask="FFFF" type="IO"/>
	<register name="MDMA2_S1_X_MODIFY"   	 group="MDMA2_1 Source" description="" bit-size="16" read-address="0xFFC00FD4" write-address="0xFFC00FD4" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA2_S1_Y_MODIFY"   	 group="MDMA2_1 Source" description="" bit-size="16" read-address="0xFFC00FDC" write-address="0xFFC00FDC" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA2_S1_CURR_DESC_PTR"  group="MDMA2_1 Source" description="" bit-size="32" read-address="0xFFC00FE0" write-address="0xFFC00FE0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_S1_CURR_ADDR"   	 group="MDMA2_1 Source" description="" bit-size="32" read-address="0xFFC00FE4" write-address="0xFFC00FE4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_S1_CURR_X_COUNT"   group="MDMA2_1 Source" description="" bit-size="16" read-address="0xFFC00FF0" write-address="0xFFC00FF0" mask="FFFF" type="IO"/>
	<register name="MDMA2_S1_CURR_Y_COUNT"   group="MDMA2_1 Source" description="" bit-size="16" read-address="0xFFC00FF8" write-address="0xFFC00FF8" mask="FFFF" type="IO"/>
	<register name="MDMA2_S1_IRQ_STATUS"   	 group="MDMA2_1 Source" description="" bit-size="16" read-address="0xFFC00FE8" write-address="0xFFC00FE8" mask="FFFF" type="IO"/>
	<register name="MDMA2_S1_PERIPHERAL_MAP" group="MDMA2_1 Source" description="" bit-size="16" read-address="0xFFC00FEC" write-address="0xFFC00FEC" mask="FFFF" type="IO"/>
		
	<!-- MDMA 2 Source 1 (children) -->
	<register name="MDMA2_S1_CONFIG_En"            parent="MDMA2_S1_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA2_S1_CONFIG_Dir"           parent="MDMA2_S1_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA2_S1_CONFIG_WSize"         parent="MDMA2_S1_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA2_S1_CONFIG_2DMode"        parent="MDMA2_S1_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA2_S1_CONFIG_Rstrt"         parent="MDMA2_S1_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA2_S1_CONFIG_2DIntSel"      parent="MDMA2_S1_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA2_S1_CONFIG_EnInt"         parent="MDMA2_S1_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA2_S1_CONFIG_NDSize"        parent="MDMA2_S1_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA2_S1_CONFIG_Flow"          parent="MDMA2_S1_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA2_S1_NEXT_DESC_PTR_Low"    parent="MDMA2_S1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA2_S1_NEXT_DESC_PTR_High"   parent="MDMA2_S1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA2_S1_START_ADDR_Low"       parent="MDMA2_S1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA2_S1_START_ADDR_High"      parent="MDMA2_S1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA2_S1_CURR_DESC_Low"        parent="MDMA2_S1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA2_S1_CURR_DESC_High"       parent="MDMA2_S1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA2_S1_CURR_ADDR_Low"        parent="MDMA2_S1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA2_S1_CURR_ADDR_High"       parent="MDMA2_S1_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA2_S1_IRQ_STATUS_Done"      parent="MDMA2_S1_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA2_S1_IRQ_STATUS_ERR"       parent="MDMA2_S1_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA2_S1_IRQ_STATUS_DscFetch"  parent="MDMA2_S1_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA2_S1_IRQ_STATUS_Run"       parent="MDMA2_S1_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA2_S1_PERIPHERAL_MAP_CTYPE" parent="MDMA2_S1_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA2_S1_PERIPHERAL_MAP_PMAP"  parent="MDMA2_S1_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--*********************-->
	<!-- MDMA 2 Destination *-->
	<!--*********************-->		
	<register name="MDMA2_D1_CONFIG"         group="MDMA2_1 Destination" description="" bit-size="16" read-address="0xFFC00F88" write-address="0xFFC00F88" mask="FFFF" type="IO" def-comment="Memory DMA2 Destination Channel-1 Registers"/>
	<register name="MDMA2_D1_NEXT_DESC_PTR"  group="MDMA2_1 Destination" description="" bit-size="32" read-address="0xFFC00F80" write-address="0xFFC00F80" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_D1_START_ADDR"   	 group="MDMA2_1 Destination" description="" bit-size="32" read-address="0xFFC00F84" write-address="0xFFC00F84" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_D1_X_COUNT"   	 group="MDMA2_1 Destination" description="" bit-size="16" read-address="0xFFC00F90" write-address="0xFFC00F90" mask="FFFF" type="IO"/>
	<register name="MDMA2_D1_Y_COUNT"   	 group="MDMA2_1 Destination" description="" bit-size="16" read-address="0xFFC00F98" write-address="0xFFC00F98" mask="FFFF" type="IO"/>
	<register name="MDMA2_D1_X_MODIFY"   	 group="MDMA2_1 Destination" description="" bit-size="16" read-address="0xFFC00F94" write-address="0xFFC00F94" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA2_D1_Y_MODIFY"   	 group="MDMA2_1 Destination" description="" bit-size="16" read-address="0xFFC00F9C" write-address="0xFFC00F9C" mask="FFFF" type="IO" cdef-type="SIGNED"/>
	<register name="MDMA2_D1_CURR_DESC_PTR"  group="MDMA2_1 Destination" description="" bit-size="32" read-address="0xFFC00FA0" write-address="0xFFC00FA0" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_D1_CURR_ADDR"   	 group="MDMA2_1 Destination" description="" bit-size="32" read-address="0xFFC00FA4" write-address="0xFFC00FA4" mask="FFFFFFFF" type="IO" cdef-type="ADDR"/>
	<register name="MDMA2_D1_CURR_X_COUNT"   group="MDMA2_1 Destination" description="" bit-size="16" read-address="0xFFC00FB0" write-address="0xFFC00FB0" mask="FFFF" type="IO"/>
	<register name="MDMA2_D1_CURR_Y_COUNT"   group="MDMA2_1 Destination" description="" bit-size="16" read-address="0xFFC00FB8" write-address="0xFFC00FB8" mask="FFFF" type="IO"/>
	<register name="MDMA2_D1_IRQ_STATUS"   	 group="MDMA2_1 Destination" description="" bit-size="16" read-address="0xFFC00FA8" write-address="0xFFC00FA8" mask="FFFF" type="IO"/>
	<register name="MDMA2_D1_PERIPHERAL_MAP" group="MDMA2_1 Destination" description="" bit-size="16" read-address="0xFFC00FAC" write-address="0xFFC00FAC" mask="FFFF" type="IO"/>
		
	<!-- MDMA 2 Destination 1 (children) -->
	<register name="MDMA2_D1_CONFIG_En"            parent="MDMA2_D1_CONFIG"         bit-position="0"  bit-size="1"  />
	<register name="MDMA2_D1_CONFIG_Dir"           parent="MDMA2_D1_CONFIG"         bit-position="1"  bit-size="1"  />
	<register name="MDMA2_D1_CONFIG_WSize"         parent="MDMA2_D1_CONFIG"         bit-position="2"  bit-size="2"  />
	<register name="MDMA2_D1_CONFIG_2DMode"        parent="MDMA2_D1_CONFIG"         bit-position="4"  bit-size="1"  />
	<register name="MDMA2_D1_CONFIG_Rstrt"         parent="MDMA2_D1_CONFIG"         bit-position="5"  bit-size="1"  />
	<register name="MDMA2_D1_CONFIG_2DIntSel"      parent="MDMA2_D1_CONFIG"         bit-position="6"  bit-size="1"  />
	<register name="MDMA2_D1_CONFIG_EnInt"         parent="MDMA2_D1_CONFIG"         bit-position="7"  bit-size="1"  />
	<register name="MDMA2_D1_CONFIG_NDSize"        parent="MDMA2_D1_CONFIG"         bit-position="8"  bit-size="4"  />
	<register name="MDMA2_D1_CONFIG_Flow"          parent="MDMA2_D1_CONFIG"         bit-position="12" bit-size="3"  />
	<register name="MDMA2_D1_NEXT_DESC_PTR_Low"    parent="MDMA2_D1_NEXT_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA2_D1_NEXT_DESC_PTR_High"   parent="MDMA2_D1_NEXT_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA2_D1_START_ADDR_Low"       parent="MDMA2_D1_START_ADDR"     bit-position="0"  bit-size="16" />
	<register name="MDMA2_D1_START_ADDR_High"      parent="MDMA2_D1_START_ADDR"     bit-position="16" bit-size="16" />
	<register name="MDMA2_D1_CURR_DESC_Low"        parent="MDMA2_D1_CURR_DESC_PTR"  bit-position="0"  bit-size="16" />
	<register name="MDMA2_D1_CURR_DESC_High"       parent="MDMA2_D1_CURR_DESC_PTR"  bit-position="16" bit-size="16" />
	<register name="MDMA2_D1_CURR_ADDR_Low"        parent="MDMA2_D1_CURR_ADDR"      bit-position="0"  bit-size="16" />
	<register name="MDMA2_D1_CURR_ADDR_High"       parent="MDMA2_D1_CURR_ADDR"      bit-position="16" bit-size="16" />
	<register name="MDMA2_D1_IRQ_STATUS_Done"      parent="MDMA2_D1_IRQ_STATUS"     bit-position="0"  bit-size="1"  />
	<register name="MDMA2_D1_IRQ_STATUS_ERR"       parent="MDMA2_D1_IRQ_STATUS"     bit-position="1"  bit-size="1"  />
	<register name="MDMA2_D1_IRQ_STATUS_DscFetch"  parent="MDMA2_D1_IRQ_STATUS"     bit-position="2"  bit-size="1"  />
	<register name="MDMA2_D1_IRQ_STATUS_Run"       parent="MDMA2_D1_IRQ_STATUS"     bit-position="3"  bit-size="1"  />
	<register name="MDMA2_D1_PERIPHERAL_MAP_CTYPE" parent="MDMA2_D1_PERIPHERAL_MAP" bit-position="6"  bit-size="1"  />
	<register name="MDMA2_D1_PERIPHERAL_MAP_PMAP"  parent="MDMA2_D1_PERIPHERAL_MAP" bit-position="12" bit-size="4"  />

	<!--********-->
	<!-- TIMERS -->
	<!--********-->
	<register name="TIMER0_CONFIG"   group="System Timers" description="" bit-size="16" read-address="0xFFC00600" write-address="0xFFC00600" mask="FFFF" type="IO" def-comment="Timer Registers 0-11"/>
	<register name="TIMER0_COUNTER"  group="System Timers" description="" bit-size="32" read-address="0xFFC00604" write-address="0xFFC00604" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER0_PERIOD"   group="System Timers" description="" bit-size="32" read-address="0xFFC00608" write-address="0xFFC00608" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER0_WIDTH"    group="System Timers" description="" bit-size="32" read-address="0xFFC0060C" write-address="0xFFC0060C" mask="FFFFFFFF" type="IO"/>

	<register name="TIMER1_CONFIG"   group="System Timers" description="" bit-size="16" read-address="0xFFC00610" write-address="0xFFC00610" mask="FFFF" type="IO"/>
	<register name="TIMER1_COUNTER"  group="System Timers" description="" bit-size="32" read-address="0xFFC00614" write-address="0xFFC00614" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER1_PERIOD"   group="System Timers" description="" bit-size="32" read-address="0xFFC00618" write-address="0xFFC00618" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER1_WIDTH"    group="System Timers" description="" bit-size="32" read-address="0xFFC0061C" write-address="0xFFC0061C" mask="FFFFFFFF" type="IO"/>

	<register name="TIMER2_CONFIG"   group="System Timers" description="" bit-size="16" read-address="0xFFC00620" write-address="0xFFC00620" mask="FFFF" type="IO"/>
	<register name="TIMER2_COUNTER"  group="System Timers" description="" bit-size="32" read-address="0xFFC00624" write-address="0xFFC00624" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER2_PERIOD"   group="System Timers" description="" bit-size="32" read-address="0xFFC00628" write-address="0xFFC00628" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER2_WIDTH"    group="System Timers" description="" bit-size="32" read-address="0xFFC0062C" write-address="0xFFC0062C" mask="FFFFFFFF" type="IO"/>

	<register name="TIMER3_CONFIG"   group="System Timers" description="" bit-size="16" read-address="0xFFC00630" write-address="0xFFC00630" mask="FFFF" type="IO"/>
	<register name="TIMER3_COUNTER"  group="System Timers" description="" bit-size="32" read-address="0xFFC00634" write-address="0xFFC00634" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER3_PERIOD"   group="System Timers" description="" bit-size="32" read-address="0xFFC00638" write-address="0xFFC00638" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER3_WIDTH"    group="System Timers" description="" bit-size="32" read-address="0xFFC0063C" write-address="0xFFC0063C" mask="FFFFFFFF" type="IO"/>

	<register name="TIMER4_CONFIG"   group="System Timers" description="" bit-size="16" read-address="0xFFC00640" write-address="0xFFC00640" mask="FFFF" type="IO"/>
	<register name="TIMER4_COUNTER"  group="System Timers" description="" bit-size="32" read-address="0xFFC00644" write-address="0xFFC00644" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER4_PERIOD"   group="System Timers" description="" bit-size="32" read-address="0xFFC00648" write-address="0xFFC00648" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER4_WIDTH"    group="System Timers" description="" bit-size="32" read-address="0xFFC0064C" write-address="0xFFC0064C" mask="FFFFFFFF" type="IO"/>

	<register name="TIMER5_CONFIG"   group="System Timers" description="" bit-size="16" read-address="0xFFC00650" write-address="0xFFC00650" mask="FFFF" type="IO"/>
	<register name="TIMER5_COUNTER"  group="System Timers" description="" bit-size="32" read-address="0xFFC00654" write-address="0xFFC00654" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER5_PERIOD"   group="System Timers" description="" bit-size="32" read-address="0xFFC00658" write-address="0xFFC00658" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER5_WIDTH"    group="System Timers" description="" bit-size="32" read-address="0xFFC0065C" write-address="0xFFC0065C" mask="FFFFFFFF" type="IO"/>

	<register name="TIMER6_CONFIG"   group="System Timers" description="" bit-size="16" read-address="0xFFC00660" write-address="0xFFC00660" mask="FFFF" type="IO"/>
	<register name="TIMER6_COUNTER"  group="System Timers" description="" bit-size="32" read-address="0xFFC00664" write-address="0xFFC00664" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER6_PERIOD"   group="System Timers" description="" bit-size="32" read-address="0xFFC00668" write-address="0xFFC00668" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER6_WIDTH"    group="System Timers" description="" bit-size="32" read-address="0xFFC0066C" write-address="0xFFC0066C" mask="FFFFFFFF" type="IO"/>

	<register name="TIMER7_CONFIG"   group="System Timers" description="" bit-size="16" read-address="0xFFC00670" write-address="0xFFC00670" mask="FFFF" type="IO"/>
	<register name="TIMER7_COUNTER"  group="System Timers" description="" bit-size="32" read-address="0xFFC00674" write-address="0xFFC00674" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER7_PERIOD"   group="System Timers" description="" bit-size="32" read-address="0xFFC00678" write-address="0xFFC00678" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER7_WIDTH"    group="System Timers" description="" bit-size="32" read-address="0xFFC0067C" write-address="0xFFC0067C" mask="FFFFFFFF" type="IO"/>

	<register name="TIMER8_CONFIG"   group="System Timers" description="" bit-size="16" read-address="0xFFC01600" write-address="0xFFC01600" mask="FFFF" type="IO"/>
	<register name="TIMER8_COUNTER"  group="System Timers" description="" bit-size="32" read-address="0xFFC01604" write-address="0xFFC01604" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER8_PERIOD"   group="System Timers" description="" bit-size="32" read-address="0xFFC01608" write-address="0xFFC01608" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER8_WIDTH"    group="System Timers" description="" bit-size="32" read-address="0xFFC0160C" write-address="0xFFC0160C" mask="FFFFFFFF" type="IO"/>

	<register name="TIMER9_CONFIG"   group="System Timers" description="" bit-size="16" read-address="0xFFC01610" write-address="0xFFC01610" mask="FFFF" type="IO"/>
	<register name="TIMER9_COUNTER"  group="System Timers" description="" bit-size="32" read-address="0xFFC01614" write-address="0xFFC01614" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER9_PERIOD"   group="System Timers" description="" bit-size="32" read-address="0xFFC01618" write-address="0xFFC01618" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER9_WIDTH"    group="System Timers" description="" bit-size="32" read-address="0xFFC0161C" write-address="0xFFC0161C" mask="FFFFFFFF" type="IO"/>

	<register name="TIMER10_CONFIG"  group="System Timers" description="" bit-size="16" read-address="0xFFC01620" write-address="0xFFC01620" mask="FFFF" type="IO"/>
	<register name="TIMER10_COUNTER" group="System Timers" description="" bit-size="32" read-address="0xFFC01624" write-address="0xFFC01624" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER10_PERIOD"  group="System Timers" description="" bit-size="32" read-address="0xFFC01628" write-address="0xFFC01628" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER10_WIDTH"   group="System Timers" description="" bit-size="32" read-address="0xFFC0162C" write-address="0xFFC0162C" mask="FFFFFFFF" type="IO"/>

	<register name="TIMER11_CONFIG"  group="System Timers" description="" bit-size="16" read-address="0xFFC01630" write-address="0xFFC01630" mask="FFFF" type="IO"/>
	<register name="TIMER11_COUNTER" group="System Timers" description="" bit-size="32" read-address="0xFFC01634" write-address="0xFFC01634" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER11_PERIOD"  group="System Timers" description="" bit-size="32" read-address="0xFFC01638" write-address="0xFFC01638" mask="FFFFFFFF" type="IO"/>
	<register name="TIMER11_WIDTH"   group="System Timers" description="" bit-size="32" read-address="0xFFC0163C" write-address="0xFFC0163C" mask="FFFFFFFF" type="IO"/>

	<register name="TMRS4_ENABLE"    group="System Timers" read-address="0xFFC01640" write-address="0xFFC01640" mask="FFFFFFFF" type="IO" description="" bit-size="32" def-comment="Shared Timer Registers"/>
	<register name="TMRS4_DISABLE"   group="System Timers" read-address="0xFFC01644" write-address="0xFFC01644" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
	<register name="TMRS4_STATUS"    group="System Timers" read-address="0xFFC01648" write-address="0xFFC01648" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
	<register name="TMRS8_ENABLE"    group="System Timers" read-address="0xFFC00680" write-address="0xFFC00680" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
	<register name="TMRS8_DISABLE"   group="System Timers" read-address="0xFFC00684" write-address="0xFFC00684" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
	<register name="TMRS8_STATUS"    group="System Timers" read-address="0xFFC00688" write-address="0xFFC00688" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>

		<!-- Programmable Flag Registers -->
		<!-- Flag 0 -->
		<register name="FIO0_FLAG_D"  group="Flag 0" description="" bit-size="16" read-address="0xFFC00700" write-address="0xFFC00700" type="IO" target="EMU" def-comment="Programmable Flag 0 Registers"/>
		<register name="FIO0_FLAG_C"  group="Flag 0" description="" bit-size="16" read-address="0xFFC00704" write-address="0xFFC00704" type="IO" target="EMU"/>
		<register name="FIO0_FLAG_S"  group="Flag 0" description="" bit-size="16" read-address="0xFFC00708" write-address="0xFFC00708" type="IO" target="EMU"/>
		<register name="FIO0_FLAG_T"  group="Flag 0" description="" bit-size="16" read-address="0xFFC0070C" write-address="0xFFC0070C" type="IO" target="EMU"/>

		<register name="FIO0_MASKA_D" group="Flag 0" description="" bit-size="16" read-address="0xFFC00710" write-address="0xFFC00710" type="IO" target="EMU"/>
		<register name="FIO0_MASKA_C" group="Flag 0" description="" bit-size="16" read-address="0xFFC00714" write-address="0xFFC00714" type="IO" target="EMU"/>
		<register name="FIO0_MASKA_S" group="Flag 0" description="" bit-size="16" read-address="0xFFC00718" write-address="0xFFC00718" type="IO" target="EMU"/>
		<register name="FIO0_MASKA_T" group="Flag 0" description="" bit-size="16" read-address="0xFFC0071C" write-address="0xFFC0071C" type="IO" target="EMU"/>

		<register name="FIO0_MASKB_D" group="Flag 0" description="" bit-size="16" read-address="0xFFC00720" write-address="0xFFC00720" type="IO" target="EMU"/>
		<register name="FIO0_MASKB_C" group="Flag 0" description="" bit-size="16" read-address="0xFFC00724" write-address="0xFFC00724" type="IO" target="EMU"/>
		<register name="FIO0_MASKB_S" group="Flag 0" description="" bit-size="16" read-address="0xFFC00728" write-address="0xFFC00728" type="IO" target="EMU"/>
		<register name="FIO0_MASKB_T" group="Flag 0" description="" bit-size="16" read-address="0xFFC0072C" write-address="0xFFC0072C" type="IO" target="EMU"/>

		<register name="FIO0_DIR"     group="Flag 0" description="" bit-size="16" read-address="0xFFC00730" write-address="0xFFC00730" type="IO" target="EMU"/>
		<register name="FIO0_POLAR"   group="Flag 0" description="" bit-size="16" read-address="0xFFC00734" write-address="0xFFC00734" type="IO" target="EMU"/>
		<register name="FIO0_EDGE"    group="Flag 0" description="" bit-size="16" read-address="0xFFC00738" write-address="0xFFC00738" type="IO" target="EMU"/>
		<register name="FIO0_BOTH"    group="Flag 0" description="" bit-size="16" read-address="0xFFC0073C" write-address="0xFFC0073C" type="IO" target="EMU"/>
		<register name="FIO0_INEN"    group="Flag 0" description="" bit-size="16" read-address="0xFFC00740" write-address="0xFFC00740" type="IO" target="EMU"/>
		
		<!-- Flag 1 -->
		<register name="FIO1_FLAG_D"  group="Flag 1" description="" bit-size="16" read-address="0xFFC01500" write-address="0xFFC01500" type="IO" target="EMU" def-comment="Programmable Flag 1 Registers"/>
		<register name="FIO1_FLAG_C"  group="Flag 1" description="" bit-size="16" read-address="0xFFC01504" write-address="0xFFC01504" type="IO" target="EMU"/>
		<register name="FIO1_FLAG_S"  group="Flag 1" description="" bit-size="16" read-address="0xFFC01508" write-address="0xFFC01508" type="IO" target="EMU"/>
		<register name="FIO1_FLAG_T"  group="Flag 1" description="" bit-size="16" read-address="0xFFC0150C" write-address="0xFFC0150C" type="IO" target="EMU"/>

		<register name="FIO1_MASKA_D" group="Flag 1" description="" bit-size="16" read-address="0xFFC01510" write-address="0xFFC01510" type="IO" target="EMU"/>
		<register name="FIO1_MASKA_C" group="Flag 1" description="" bit-size="16" read-address="0xFFC01514" write-address="0xFFC01514" type="IO" target="EMU"/>
		<register name="FIO1_MASKA_S" group="Flag 1" description="" bit-size="16" read-address="0xFFC01518" write-address="0xFFC01518" type="IO" target="EMU"/>
		<register name="FIO1_MASKA_T" group="Flag 1" description="" bit-size="16" read-address="0xFFC0151C" write-address="0xFFC0151C" type="IO" target="EMU"/>

		<register name="FIO1_MASKB_D" group="Flag 1" description="" bit-size="16" read-address="0xFFC01520" write-address="0xFFC01520" type="IO" target="EMU"/>
		<register name="FIO1_MASKB_C" group="Flag 1" description="" bit-size="16" read-address="0xFFC01524" write-address="0xFFC01524" type="IO" target="EMU"/>
		<register name="FIO1_MASKB_S" group="Flag 1" description="" bit-size="16" read-address="0xFFC01528" write-address="0xFFC01528" type="IO" target="EMU"/>
		<register name="FIO1_MASKB_T" group="Flag 1" description="" bit-size="16" read-address="0xFFC0152C" write-address="0xFFC0152C" type="IO" target="EMU"/>

		<register name="FIO1_DIR"     group="Flag 1" description="" bit-size="16" read-address="0xFFC01530" write-address="0xFFC01530" type="IO" target="EMU"/>
		<register name="FIO1_POLAR"   group="Flag 1" description="" bit-size="16" read-address="0xFFC01534" write-address="0xFFC01534" type="IO" target="EMU"/>
		<register name="FIO1_EDGE"    group="Flag 1" description="" bit-size="16" read-address="0xFFC01538" write-address="0xFFC01538" type="IO" target="EMU"/>
		<register name="FIO1_BOTH"    group="Flag 1" description="" bit-size="16" read-address="0xFFC0153C" write-address="0xFFC0153C" type="IO" target="EMU"/>
		<register name="FIO1_INEN"    group="Flag 1" description="" bit-size="16" read-address="0xFFC01540" write-address="0xFFC01540" type="IO" target="EMU"/>
		
		<!-- Flag 2 -->
		<register name="FIO2_FLAG_D"  group="Flag 2" description="" bit-size="16" read-address="0xFFC01700" write-address="0xFFC01700" type="IO" target="EMU" def-comment="Programmable Flag 2 Registers"/>
		<register name="FIO2_FLAG_C"  group="Flag 2" description="" bit-size="16" read-address="0xFFC01704" write-address="0xFFC01704" type="IO" target="EMU"/>
		<register name="FIO2_FLAG_S"  group="Flag 2" description="" bit-size="16" read-address="0xFFC01708" write-address="0xFFC01708" type="IO" target="EMU"/>
		<register name="FIO2_FLAG_T"  group="Flag 2" description="" bit-size="16" read-address="0xFFC0170C" write-address="0xFFC0170C" type="IO" target="EMU"/>

		<register name="FIO2_MASKA_D" group="Flag 2" description="" bit-size="16" read-address="0xFFC01710" write-address="0xFFC01710" type="IO" target="EMU"/>
		<register name="FIO2_MASKA_C" group="Flag 2" description="" bit-size="16" read-address="0xFFC01714" write-address="0xFFC01714" type="IO" target="EMU"/>
		<register name="FIO2_MASKA_S" group="Flag 2" description="" bit-size="16" read-address="0xFFC01718" write-address="0xFFC01718" type="IO" target="EMU"/>
		<register name="FIO2_MASKA_T" group="Flag 2" description="" bit-size="16" read-address="0xFFC0171C" write-address="0xFFC0171C" type="IO" target="EMU"/>

		<register name="FIO2_MASKB_D" group="Flag 2" description="" bit-size="16" read-address="0xFFC01720" write-address="0xFFC01720" type="IO" target="EMU"/>
		<register name="FIO2_MASKB_C" group="Flag 2" description="" bit-size="16" read-address="0xFFC01724" write-address="0xFFC01724" type="IO" target="EMU"/>
		<register name="FIO2_MASKB_S" group="Flag 2" description="" bit-size="16" read-address="0xFFC01728" write-address="0xFFC01728" type="IO" target="EMU"/>
		<register name="FIO2_MASKB_T" group="Flag 2" description="" bit-size="16" read-address="0xFFC0172C" write-address="0xFFC0172C" type="IO" target="EMU"/>

		<register name="FIO2_DIR"     group="Flag 2" description="" bit-size="16" read-address="0xFFC01730" write-address="0xFFC01730" type="IO" target="EMU"/>
		<register name="FIO2_POLAR"   group="Flag 2" description="" bit-size="16" read-address="0xFFC01734" write-address="0xFFC01734" type="IO" target="EMU"/>
		<register name="FIO2_EDGE"    group="Flag 2" description="" bit-size="16" read-address="0xFFC01738" write-address="0xFFC01738" type="IO" target="EMU"/>
		<register name="FIO2_BOTH"    group="Flag 2" description="" bit-size="16" read-address="0xFFC0173C" write-address="0xFFC0173C" type="IO" target="EMU"/>
		<register name="FIO2_INEN"    group="Flag 2" description="" bit-size="16" read-address="0xFFC01740" write-address="0xFFC01740" type="IO" target="EMU"/>

	<!--*****************************-->
	<!-- SPORT0 Controller Registers -->
	<!--*****************************-->
	<register name="SPORT0_TCR1"    group="SPORT" description="" bit-size="16" read-address="0xFFC00800" write-address="0xFFC00800" type="IO" target="EMU" def-comment="Serial PORT 0 Controller"/>
	<register name="SPORT0_TCR2"    group="SPORT" description="" bit-size="16" read-address="0xFFC00804" write-address="0xFFC00804" type="IO" target="EMU"/>
	<register name="SPORT0_TCLKDIV" group="SPORT" description="" bit-size="16" read-address="0xFFC00808" write-address="0xFFC00808" type="IO" target="EMU"/>
	<register name="SPORT0_TFSDIV"  group="SPORT" description="" bit-size="16" read-address="0xFFC0080C" write-address="0xFFC0080C" type="IO" target="EMU"/>
	<register name="SPORT0_TX"      group="SPORT" description="" bit-size="32" read-address="0xFFC00810" write-address="0xFFC00810" type="IO" target="EMU"/>
	<register name="SPORT0_RX"      group="SPORT" description="" bit-size="32" read-address="0xFFC00818" write-address="0xFFC00818" type="IO" target="EMU"/>
	<register name="SPORT0_RCR1"    group="SPORT" description="" bit-size="16" read-address="0xFFC00820" write-address="0xFFC00820" type="IO" target="EMU"/>
	<register name="SPORT0_RCR2"    group="SPORT" description="" bit-size="16" read-address="0xFFC00824" write-address="0xFFC00824" type="IO" target="EMU"/>
	<register name="SPORT0_RCLKDIV" group="SPORT" description="" bit-size="16" read-address="0xFFC00828" write-address="0xFFC00828" type="IO" target="EMU"/>
	<register name="SPORT0_RFSDIV"  group="SPORT" description="" bit-size="16" read-address="0xFFC0082C" write-address="0xFFC0082C" type="IO" target="EMU"/>
	<register name="SPORT0_STAT"    group="SPORT" description="" bit-size="16" read-address="0xFFC00830" write-address="0xFFC00830" type="IO" target="EMU"/>
	<register name="SPORT0_CHNL"    group="SPORT" description="" bit-size="16" read-address="0xFFC00834" write-address="0xFFC00834" type="IO" target="EMU"/>
	<register name="SPORT0_MCMC1"   group="SPORT" description="" bit-size="16" read-address="0xFFC00838" write-address="0xFFC00838" type="IO" target="EMU"/>
	<register name="SPORT0_MCMC2"   group="SPORT" description="" bit-size="16" read-address="0xFFC0083C" write-address="0xFFC0083C" type="IO" target="EMU"/>
	<register name="SPORT0_MTCS0"   group="SPORT" description="" bit-size="32" read-address="0xFFC00840" write-address="0xFFC00840" type="IO" target="EMU"/>
	<register name="SPORT0_MTCS1"   group="SPORT" description="" bit-size="32" read-address="0xFFC00844" write-address="0xFFC00844" type="IO" target="EMU"/>
	<register name="SPORT0_MTCS2"   group="SPORT" description="" bit-size="32" read-address="0xFFC00848" write-address="0xFFC00848" type="IO" target="EMU"/>
	<register name="SPORT0_MTCS3"   group="SPORT" description="" bit-size="32" read-address="0xFFC0084C" write-address="0xFFC0084C" type="IO" target="EMU"/>
	<register name="SPORT0_MRCS0"   group="SPORT" description="" bit-size="32" read-address="0xFFC00850" write-address="0xFFC00850" type="IO" target="EMU"/>
	<register name="SPORT0_MRCS1"   group="SPORT" description="" bit-size="32" read-address="0xFFC00854" write-address="0xFFC00854" type="IO" target="EMU"/>
	<register name="SPORT0_MRCS2"   group="SPORT" description="" bit-size="32" read-address="0xFFC00858" write-address="0xFFC00858" type="IO" target="EMU"/>
	<register name="SPORT0_MRCS3"   group="SPORT" description="" bit-size="32" read-address="0xFFC0085C" write-address="0xFFC0085C" type="IO" target="EMU"/>

	<!--*****************************-->
	<!-- SPORT1 Controller Registers -->
	<!--*****************************-->
	<register name="SPORT1_TCR1"    group="SPORT" description="" bit-size="16" read-address="0xFFC00900" write-address="0xFFC00900" type="IO" target="EMU" def-comment="Serial PORT 1 Controller"/>
	<register name="SPORT1_TCR2"    group="SPORT" description="" bit-size="16" read-address="0xFFC00904" write-address="0xFFC00904" type="IO" target="EMU"/>
	<register name="SPORT1_TCLKDIV" group="SPORT" description="" bit-size="16" read-address="0xFFC00908" write-address="0xFFC00908" type="IO" target="EMU"/>
	<register name="SPORT1_TFSDIV"  group="SPORT" description="" bit-size="16" read-address="0xFFC0090C" write-address="0xFFC0090C" type="IO" target="EMU"/>
	<register name="SPORT1_TX"      group="SPORT" description="" bit-size="32" read-address="0xFFC00910" write-address="0xFFC00910" type="IO" target="EMU"/>
	<register name="SPORT1_RX"      group="SPORT" description="" bit-size="32" read-address="0xFFC00918" write-address="0xFFC00918" type="IO" target="EMU"/>
	<register name="SPORT1_RCR1"    group="SPORT" description="" bit-size="16" read-address="0xFFC00920" write-address="0xFFC00920" type="IO" target="EMU"/>
	<register name="SPORT1_RCR2"    group="SPORT" description="" bit-size="16" read-address="0xFFC00924" write-address="0xFFC00924" type="IO" target="EMU"/>
	<register name="SPORT1_RCLKDIV" group="SPORT" description="" bit-size="16" read-address="0xFFC00928" write-address="0xFFC00928" type="IO" target="EMU"/>
	<register name="SPORT1_RFSDIV"  group="SPORT" description="" bit-size="16" read-address="0xFFC0092C" write-address="0xFFC0092C" type="IO" target="EMU"/>
	<register name="SPORT1_STAT"    group="SPORT" description="" bit-size="16" read-address="0xFFC00930" write-address="0xFFC00930" type="IO" target="EMU"/>
	<register name="SPORT1_CHNL"    group="SPORT" description="" bit-size="16" read-address="0xFFC00934" write-address="0xFFC00934" type="IO" target="EMU"/>
	<register name="SPORT1_MCMC1"   group="SPORT" description="" bit-size="16" read-address="0xFFC00938" write-address="0xFFC00938" type="IO" target="EMU"/>
	<register name="SPORT1_MCMC2"   group="SPORT" description="" bit-size="16" read-address="0xFFC0093C" write-address="0xFFC0093C" type="IO" target="EMU"/>
	<register name="SPORT1_MTCS0"   group="SPORT" description="" bit-size="32" read-address="0xFFC00940" write-address="0xFFC00940" type="IO" target="EMU"/>
	<register name="SPORT1_MTCS1"   group="SPORT" description="" bit-size="32" read-address="0xFFC00944" write-address="0xFFC00944" type="IO" target="EMU"/>
	<register name="SPORT1_MTCS2"   group="SPORT" description="" bit-size="32" read-address="0xFFC00948" write-address="0xFFC00948" type="IO" target="EMU"/>
	<register name="SPORT1_MTCS3"   group="SPORT" description="" bit-size="32" read-address="0xFFC0094C" write-address="0xFFC0094C" type="IO" target="EMU"/>
	<register name="SPORT1_MRCS0"   group="SPORT" description="" bit-size="32" read-address="0xFFC00950" write-address="0xFFC00950" type="IO" target="EMU"/>
	<register name="SPORT1_MRCS1"   group="SPORT" description="" bit-size="32" read-address="0xFFC00954" write-address="0xFFC00954" type="IO" target="EMU"/>
	<register name="SPORT1_MRCS2"   group="SPORT" description="" bit-size="32" read-address="0xFFC00958" write-address="0xFFC00958" type="IO" target="EMU"/>
	<register name="SPORT1_MRCS3"   group="SPORT" description="" bit-size="32" read-address="0xFFC0095C" write-address="0xFFC0095C" type="IO" target="EMU"/>

<register name="EVT0" group="Event Vectors" read-address="0xFFE02000" write-address="0xFFE02000" mask="FFFFFFFF" type="IO" description="" bit-size="32" def-comment="Event/Interrupt Controller Registers" cdef-type="ADDR"/>
<register name="EVT1" group="Event Vectors" read-address="0xFFE02004" write-address="0xFFE02004" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT2" group="Event Vectors" read-address="0xFFE02008" write-address="0xFFE02008" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT3" group="Event Vectors" read-address="0xFFE0200C" write-address="0xFFE0200C" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT4" group="Event Vectors" read-address="0xFFE02010" write-address="0xFFE02010" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT5" group="Event Vectors" read-address="0xFFE02014" write-address="0xFFE02014" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT6" group="Event Vectors" read-address="0xFFE02018" write-address="0xFFE02018" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT7" group="Event Vectors" read-address="0xFFE0201C" write-address="0xFFE0201C" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT8" group="Event Vectors" read-address="0xFFE02020" write-address="0xFFE02020" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT9" group="Event Vectors" read-address="0xFFE02024" write-address="0xFFE02024" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT10" group="Event Vectors" read-address="0xFFE02028" write-address="0xFFE02028" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT11" group="Event Vectors" read-address="0xFFE0202C" write-address="0xFFE0202C" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT12" group="Event Vectors" read-address="0xFFE02030" write-address="0xFFE02030" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT13" group="Event Vectors" read-address="0xFFE02034" write-address="0xFFE02034" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT14" group="Event Vectors" read-address="0xFFE02038" write-address="0xFFE02038" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>
<register name="EVT15" group="Event Vectors" read-address="0xFFE0203C" write-address="0xFFE0203C" mask="FFFFFFFF" type="IO" description="" bit-size="32" cdef-type="ADDR"/>

<register name="ILAT" group="Interrupt Controller" read-address="0xFFE0210C" write-address="0xFFE0210C" mask="FFFFFFFF" type="IO" description="Interrupt Latch Register" bit-size="32" def-comment="Interrupt Controller"/>
	<register name="ILATbit0"  parent="ILAT" bit-position="0"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit1"  parent="ILAT" bit-position="1"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit2"  parent="ILAT" bit-position="2"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit3"  parent="ILAT" bit-position="3"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit5"  parent="ILAT" bit-position="5"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit6"  parent="ILAT" bit-position="6"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit7"  parent="ILAT" bit-position="7"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit8"  parent="ILAT" bit-position="8"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit9"  parent="ILAT" bit-position="9"  type="" description="child register" bit-size="1"/>
	<register name="ILATbit10" parent="ILAT" bit-position="10" type="" description="child register" bit-size="1"/>
	<register name="ILATbit11" parent="ILAT" bit-position="11" type="" description="child register" bit-size="1"/>
	<register name="ILATbit12" parent="ILAT" bit-position="12" type="" description="child register" bit-size="1"/>
	<register name="ILATbit13" parent="ILAT" bit-position="13" type="" description="child register" bit-size="1"/>
	<register name="ILATbit14" parent="ILAT" bit-position="14" type="" description="child register" bit-size="1"/>
	<register name="ILATbit15" parent="ILAT" bit-position="15" type="" description="child register" bit-size="1"/>

<register name="IMASK" group="Interrupt Controller" read-address="0xFFE02104" write-address="0xFFE02104" mask="FFFFFFFF" type="IO" description="Interrupt Mask Register" bit-size="32"/>
	<register name="IMASKbit0"  parent="IMASK" bit-position="0"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit1"  parent="IMASK" bit-position="1"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit2"  parent="IMASK" bit-position="2"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit3"  parent="IMASK" bit-position="3"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit4"  parent="IMASK" bit-position="4"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit5"  parent="IMASK" bit-position="5"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit6"  parent="IMASK" bit-position="6"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit7"  parent="IMASK" bit-position="7"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit8"  parent="IMASK" bit-position="8"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit9"  parent="IMASK" bit-position="9"  type="" description="child register" bit-size="1"/>
	<register name="IMASKbit10" parent="IMASK" bit-position="10" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit11" parent="IMASK" bit-position="11" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit12" parent="IMASK" bit-position="12" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit13" parent="IMASK" bit-position="13" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit14" parent="IMASK" bit-position="14" type="" description="child register" bit-size="1"/>
	<register name="IMASKbit15" parent="IMASK" bit-position="15" type="" description="child register" bit-size="1"/>

<register name="IPEND" group="Interrupt Controller" read-address="0xFFE02108" write-address="0xFFE02108" mask="FFFFFFFF" type="IO" description="Interrupt Pending Register" bit-size="32"/>
	<register name="IPENDbit0"  parent="IPEND" bit-position="0"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit1"  parent="IPEND" bit-position="1"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit2"  parent="IPEND" bit-position="2"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit3"  parent="IPEND" bit-position="3"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit4"  parent="IPEND" bit-position="4"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit5"  parent="IPEND" bit-position="5"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit6"  parent="IPEND" bit-position="6"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit7"  parent="IPEND" bit-position="7"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit8"  parent="IPEND" bit-position="8"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit9"  parent="IPEND" bit-position="9"  type="" description="child register" bit-size="1"/>
	<register name="IPENDbit10" parent="IPEND" bit-position="10" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit11" parent="IPEND" bit-position="11" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit12" parent="IPEND" bit-position="12" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit13" parent="IPEND" bit-position="13" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit14" parent="IPEND" bit-position="14" type="" description="child register" bit-size="1"/>
	<register name="IPENDbit15" parent="IPEND" bit-position="15" type="" description="child register" bit-size="1"/>

<register name="IPRIO" group="Interrupt Controller" read-address="0xFFE02110" write-address="0xFFE02110" mask="FFFFFFFF" type="IO" description="Interrupt Priority Register" bit-size="32"/>

<register name="TCNTL"   group="Core Timer Register File" read-address="0xFFE03000" write-address="0xFFE03000" mask="FFFFFFFF" type="IO" description="" bit-size="32" def-comment="Core Timer Registers"/>
	<register name="TINT"     parent="TCNTL" bit-position="3"  bit-size="1"/>
	<register name="TAUTORLD" parent="TCNTL" bit-position="2"  bit-size="1"/>
	<register name="TMREN"    parent="TCNTL" bit-position="1"  bit-size="1"/>
	<register name="TMPWR"    parent="TCNTL" bit-position="0"  bit-size="1"/>
<register name="TPERIOD" group="Core Timer Register File" read-address="0xFFE03004" write-address="0xFFE03004" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="TSCALE"  group="Core Timer Register File" read-address="0xFFE03008" write-address="0xFFE03008" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>
<register name="TCOUNT"  group="Core Timer Register File" read-address="0xFFE0300C" write-address="0xFFE0300C" mask="FFFFFFFF" type="IO" description="" bit-size="32"/>

</register-extended-definitions>

</visualdsp-extended-xml>
