<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p835" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_835{left:96px;bottom:47px;letter-spacing:-0.24px;word-spacing:0.14px;}
#t2_835{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_835{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_835{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_835{left:96px;bottom:1038px;}
#t6_835{left:124px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.34px;}
#t7_835{left:124px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.52px;}
#t8_835{left:124px;bottom:996px;letter-spacing:0.14px;word-spacing:4.81px;}
#t9_835{left:124px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_835{left:124px;bottom:947px;}
#tb_835{left:151px;bottom:947px;letter-spacing:0.1px;word-spacing:-0.44px;}
#tc_835{left:151px;bottom:925px;letter-spacing:0.12px;word-spacing:-0.91px;}
#td_835{left:151px;bottom:904px;letter-spacing:0.13px;word-spacing:-0.5px;}
#te_835{left:124px;bottom:876px;}
#tf_835{left:151px;bottom:876px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tg_835{left:151px;bottom:855px;letter-spacing:0.12px;word-spacing:-0.46px;}
#th_835{left:151px;bottom:834px;letter-spacing:0.09px;word-spacing:-0.37px;}
#ti_835{left:124px;bottom:806px;}
#tj_835{left:151px;bottom:806px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_835{left:151px;bottom:785px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_835{left:124px;bottom:757px;}
#tm_835{left:151px;bottom:757px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tn_835{left:96px;bottom:730px;}
#to_835{left:124px;bottom:730px;letter-spacing:0.12px;word-spacing:0.11px;}
#tp_835{left:124px;bottom:708px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_835{left:124px;bottom:681px;}
#tr_835{left:151px;bottom:681px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_835{left:124px;bottom:653px;}
#tt_835{left:151px;bottom:653px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_835{left:124px;bottom:626px;letter-spacing:0.14px;word-spacing:3.66px;}
#tv_835{left:124px;bottom:604px;letter-spacing:0.12px;}
#tw_835{left:175px;bottom:604px;}
#tx_835{left:181px;bottom:604px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_835{left:96px;bottom:577px;}
#tz_835{left:124px;bottom:577px;letter-spacing:0.13px;word-spacing:1.98px;}
#t10_835{left:124px;bottom:555px;letter-spacing:0.11px;word-spacing:-0.67px;}
#t11_835{left:124px;bottom:534px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t12_835{left:96px;bottom:507px;}
#t13_835{left:124px;bottom:507px;letter-spacing:0.13px;word-spacing:3.93px;}
#t14_835{left:124px;bottom:485px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_835{left:124px;bottom:458px;letter-spacing:0.13px;word-spacing:0.52px;}
#t16_835{left:124px;bottom:436px;letter-spacing:0.13px;}
#t17_835{left:124px;bottom:415px;letter-spacing:0.13px;word-spacing:1.85px;}
#t18_835{left:124px;bottom:393px;letter-spacing:0.13px;word-spacing:0.7px;}
#t19_835{left:124px;bottom:372px;letter-spacing:0.12px;word-spacing:0.34px;}
#t1a_835{left:124px;bottom:351px;letter-spacing:0.14px;word-spacing:2.04px;}
#t1b_835{left:124px;bottom:329px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t1c_835{left:124px;bottom:308px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1d_835{left:96px;bottom:280px;}
#t1e_835{left:124px;bottom:280px;letter-spacing:0.12px;word-spacing:-0.88px;}
#t1f_835{left:124px;bottom:259px;letter-spacing:0.12px;word-spacing:0.45px;}
#t1g_835{left:124px;bottom:238px;letter-spacing:0.1px;}
#t1h_835{left:96px;bottom:210px;}
#t1i_835{left:124px;bottom:210px;letter-spacing:0.1px;word-spacing:1.93px;}
#t1j_835{left:124px;bottom:189px;letter-spacing:0.11px;word-spacing:-0.42px;}
#t1k_835{left:96px;bottom:161px;}
#t1l_835{left:124px;bottom:161px;letter-spacing:0.14px;word-spacing:2.75px;}
#t1m_835{left:124px;bottom:140px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1n_835{left:96px;bottom:112px;}
#t1o_835{left:124px;bottom:112px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1p_835{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_835{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_835{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_835{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_835{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_835{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_835{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_835{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts835" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg835Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg835" style="-webkit-user-select: none;"><object width="935" height="1210" data="835/835.svg" type="image/svg+xml" id="pdf835" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_835" class="t s1_835">Task Management </span><span id="t2_835" class="t s2_835">380 </span>
<span id="t3_835" class="t s3_835">24593—Rev. 3.41—June 2023 </span><span id="t4_835" class="t s3_835">AMD64 Technology </span>
<span id="t5_835" class="t s4_835">• </span><span id="t6_835" class="t s5_835">The processor performs privilege-checking to determine whether the currently-executing program </span>
<span id="t7_835" class="t s5_835">is allowed to access the target task. If this check fails, the task switch is aborted without modifying </span>
<span id="t8_835" class="t s5_835">the processor state, and a general-protection exception (#GP) occurs. The privilege checks </span>
<span id="t9_835" class="t s5_835">performed depend on the cause of the task switch: </span>
<span id="ta_835" class="t s5_835">- </span><span id="tb_835" class="t s5_835">If the task switch is initiated by a CALL or JMP instruction through a TSS descriptor, the </span>
<span id="tc_835" class="t s5_835">processor checks that both the currently-executing program CPL and the TSS-selector RPL are </span>
<span id="td_835" class="t s5_835">numerically less-than or equal-to the TSS-descriptor DPL. </span>
<span id="te_835" class="t s5_835">- </span><span id="tf_835" class="t s5_835">If the task switch takes place through a task gate, the CPL and task-gate RPL are compared </span>
<span id="tg_835" class="t s5_835">with the task-gate DPL, and no comparison is made using the TSS-descriptor DPL. See “Task </span>
<span id="th_835" class="t s5_835">Switches Using Task Gates” on page 384. </span>
<span id="ti_835" class="t s5_835">- </span><span id="tj_835" class="t s5_835">Software interrupts, hardware interrupts, and exceptions all transfer control without checking </span>
<span id="tk_835" class="t s5_835">the task-gate DPL. </span>
<span id="tl_835" class="t s5_835">- </span><span id="tm_835" class="t s5_835">The IRET instruction transfers control without checking the TSS-descriptor DPL. </span>
<span id="tn_835" class="t s4_835">• </span><span id="to_835" class="t s5_835">The processor performs limit-checking on the target TSS descriptor to verify that the TSS limit is </span>
<span id="tp_835" class="t s5_835">greater than or equal to: </span>
<span id="tq_835" class="t s5_835">- </span><span id="tr_835" class="t s5_835">67h (at least 104 bytes), when shadow stacks are not enabled (CR4.CET=0). </span>
<span id="ts_835" class="t s5_835">- </span><span id="tt_835" class="t s5_835">6Bh (at least 108 bytes), when shadow stacks are enabled (CR4.CET=1). </span>
<span id="tu_835" class="t s5_835">If this check fails, the task switch is aborted without modifying the processor state, and an </span>
<span id="tv_835" class="t s5_835">invalid</span><span id="tw_835" class="t s6_835">-</span><span id="tx_835" class="t s5_835">TSS exception (#TS) occurs. </span>
<span id="ty_835" class="t s4_835">• </span><span id="tz_835" class="t s5_835">If shadow stacks are enabled at the current CPL and the task switch was initiated by an IRET </span>
<span id="t10_835" class="t s5_835">instruction, the current SSP must be aligned to 8 bytes. If this check fails, the task switch is aborted </span>
<span id="t11_835" class="t s5_835">without modifying the processor state, and an #TS(current task) exception is generated. </span>
<span id="t12_835" class="t s4_835">• </span><span id="t13_835" class="t s5_835">The current-task state is saved in the TSS. This includes the next-instruction pointer (EIP), </span>
<span id="t14_835" class="t s5_835">EFLAGS, the general-purpose registers, and the segment-selector registers. </span>
<span id="t15_835" class="t s5_835">Up to this point, any exception that occurs aborts the task switch without changing the processor </span>
<span id="t16_835" class="t s5_835">state. From this point forward, any exception that occurs does so in the context of the new task. If </span>
<span id="t17_835" class="t s5_835">an exception occurs in the context of the new task during a task switch, the processor finishes </span>
<span id="t18_835" class="t s5_835">loading the new-task state without performing additional checks. The processor transfers control </span>
<span id="t19_835" class="t s5_835">to the #TS handler after this state is loaded, but before the first instruction is executed in the new </span>
<span id="t1a_835" class="t s5_835">task. When a #TS occurs, it is possible that some of the state loaded by the processor did not </span>
<span id="t1b_835" class="t s5_835">participate in segment access checks. The #TS handler must verify that all segments are accessible </span>
<span id="t1c_835" class="t s5_835">before returning to the interrupted task. </span>
<span id="t1d_835" class="t s4_835">• </span><span id="t1e_835" class="t s5_835">The task register (TR) is loaded with the new-task TSS selector, and the hidden portion of the TR is </span>
<span id="t1f_835" class="t s5_835">loaded with the new-task descriptor. The TSS now referenced by the processor is that of the new </span>
<span id="t1g_835" class="t s5_835">task. </span>
<span id="t1h_835" class="t s4_835">• </span><span id="t1i_835" class="t s5_835">The current task is marked as busy. The previous task is marked as available or remains busy, </span>
<span id="t1j_835" class="t s5_835">based on the type of linkage. See “Nesting Tasks” on page 386 for more information. </span>
<span id="t1k_835" class="t s4_835">• </span><span id="t1l_835" class="t s5_835">CR0.TS is set to 1. This bit can be used to save other processor state only when it becomes </span>
<span id="t1m_835" class="t s5_835">necessary. For more information, see the next section, “Saving Other Processor State.” </span>
<span id="t1n_835" class="t s4_835">• </span><span id="t1o_835" class="t s5_835">If shadow stacks are enabled (CR4.CET=1), the following shadow stack actions are performed: </span>
<span id="t1p_835" class="t s7_835">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
