\hypertarget{stm32f10x__rcc_8c}{}\section{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+rcc.c File Reference}
\label{stm32f10x__rcc_8c}\index{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+rcc.\+c@{C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/src/stm32f1-\/stdperiph/stm32f10x\+\_\+rcc.\+c}}


This file provides all the R\+CC firmware functions.  


{\ttfamily \#include \char`\"{}stm32f10x\+\_\+rcc.\+h\char`\"{}}\newline
Include dependency graph for stm32f10x\+\_\+rcc.\+c\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=341pt]{stm32f10x__rcc_8c__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga539e07c3b3c55f1f1d47231341fb11e1}{R\+C\+C\+\_\+\+O\+F\+F\+S\+ET}~(\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE} -\/ \hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE})
\item 
\#define \hyperlink{group___r_c_c___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{C\+R\+\_\+\+O\+F\+F\+S\+ET}~(\hyperlink{group___r_c_c___private___defines_ga539e07c3b3c55f1f1d47231341fb11e1}{R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x00)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga3d3085e491cbef815d223afbe5bf1930}{H\+S\+I\+O\+N\+\_\+\+Bit\+Number}~0x00
\item 
\#define \hyperlink{group___r_c_c___private___defines_gac3290a833c0e35ec17d32c2d494e6133}{C\+R\+\_\+\+H\+S\+I\+O\+N\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___r_c_c___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\hyperlink{group___r_c_c___private___defines_ga3d3085e491cbef815d223afbe5bf1930}{H\+S\+I\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \hyperlink{group___r_c_c___private___defines_gab24d7f5f8e4b3b717fd91b54f393f6a3}{P\+L\+L\+O\+N\+\_\+\+Bit\+Number}~0x18
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga3f1fb2589cb8b5ac2f7121aba1135a5f}{C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___r_c_c___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\hyperlink{group___r_c_c___private___defines_gab24d7f5f8e4b3b717fd91b54f393f6a3}{P\+L\+L\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga253fa44d87aabc55f0cd6628e77a51fd}{C\+S\+S\+O\+N\+\_\+\+Bit\+Number}~0x13
\item 
\#define \hyperlink{group___r_c_c___private___defines_gaca914aed10477ae4090fea0a9639b1ea}{C\+R\+\_\+\+C\+S\+S\+O\+N\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___r_c_c___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\hyperlink{group___r_c_c___private___defines_ga253fa44d87aabc55f0cd6628e77a51fd}{C\+S\+S\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga8682298330c3b9bae1992e4f1a0af985}{C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET}~(\hyperlink{group___r_c_c___private___defines_ga539e07c3b3c55f1f1d47231341fb11e1}{R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x04)
\item 
\#define \hyperlink{group___r_c_c___private___defines_gad758d602b6d2b93a04cb8ada87c20c82}{U\+S\+B\+P\+R\+E\+\_\+\+Bit\+Number}~0x16
\item 
\#define \hyperlink{group___r_c_c___private___defines_gabde4e60349b8412a79611c0aeb27c3a2}{C\+F\+G\+R\+\_\+\+U\+S\+B\+P\+R\+E\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___r_c_c___private___defines_ga8682298330c3b9bae1992e4f1a0af985}{C\+F\+G\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\hyperlink{group___r_c_c___private___defines_gad758d602b6d2b93a04cb8ada87c20c82}{U\+S\+B\+P\+R\+E\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga5f8a0c3cb5f5c835bf7eef09515138ad}{B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET}~(\hyperlink{group___r_c_c___private___defines_ga539e07c3b3c55f1f1d47231341fb11e1}{R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x20)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga9302c551752124766afc4cee65436405}{R\+T\+C\+E\+N\+\_\+\+Bit\+Number}~0x0F
\item 
\#define \hyperlink{group___r_c_c___private___defines_gaf70aaf70b0752ccb3a60307b2fb46038}{B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___r_c_c___private___defines_ga5f8a0c3cb5f5c835bf7eef09515138ad}{B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\hyperlink{group___r_c_c___private___defines_ga9302c551752124766afc4cee65436405}{R\+T\+C\+E\+N\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \hyperlink{group___r_c_c___private___defines_gae6718158034388d8fde8caaa28ffe8b9}{B\+D\+R\+S\+T\+\_\+\+Bit\+Number}~0x10
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga892fdf297b85b85cbaf0723649b31818}{B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___r_c_c___private___defines_ga5f8a0c3cb5f5c835bf7eef09515138ad}{B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\hyperlink{group___r_c_c___private___defines_gae6718158034388d8fde8caaa28ffe8b9}{B\+D\+R\+S\+T\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga984cbe73312b6d3d355c5053763d499a}{C\+S\+R\+\_\+\+O\+F\+F\+S\+ET}~(\hyperlink{group___r_c_c___private___defines_ga539e07c3b3c55f1f1d47231341fb11e1}{R\+C\+C\+\_\+\+O\+F\+F\+S\+ET} + 0x24)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga3f9dbe50769ce2a63ae12520433b9b40}{L\+S\+I\+O\+N\+\_\+\+Bit\+Number}~0x00
\item 
\#define \hyperlink{group___r_c_c___private___defines_gaa253e36e7e5fb02998c0e4d0388abc52}{C\+S\+R\+\_\+\+L\+S\+I\+O\+N\+\_\+\+BB}~(\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE} + (\hyperlink{group___r_c_c___private___defines_ga984cbe73312b6d3d355c5053763d499a}{C\+S\+R\+\_\+\+O\+F\+F\+S\+ET} $\ast$ 32) + (\hyperlink{group___r_c_c___private___defines_ga3f9dbe50769ce2a63ae12520433b9b40}{L\+S\+I\+O\+N\+\_\+\+Bit\+Number} $\ast$ 4))
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga98f5ef520febdb0a1cd8f407f8e5e62f}{C\+R\+\_\+\+H\+S\+E\+B\+Y\+P\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+F\+B\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga84972845ff646ce1d3902d54dd7b9bc6}{C\+R\+\_\+\+H\+S\+E\+B\+Y\+P\+\_\+\+Set}~((uint32\+\_\+t)0x00040000)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga8185e6ea6e9abafcdee0e5f58e62805e}{C\+R\+\_\+\+H\+S\+E\+O\+N\+\_\+\+Reset}~((uint32\+\_\+t)0x\+F\+F\+F\+E\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___r_c_c___private___defines_gaca6ef9e2f11b921355809a5eccfec864}{C\+R\+\_\+\+H\+S\+E\+O\+N\+\_\+\+Set}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___r_c_c___private___defines_gac6a6adccdfb5a34541e2cdf01daf98ce}{C\+R\+\_\+\+H\+S\+I\+T\+R\+I\+M\+\_\+\+Mask}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F07)
\item 
\#define \hyperlink{group___r_c_c___private___defines_gaea605b2eaea5332218130fc2d20d917c}{C\+F\+G\+R\+\_\+\+P\+L\+L\+\_\+\+Mask}~((uint32\+\_\+t)0x\+F\+F\+C0\+F\+F\+F\+F)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga26ac4de307d4c081867dc0344f54c17a}{C\+F\+G\+R\+\_\+\+P\+L\+L\+Mull\+\_\+\+Mask}~((uint32\+\_\+t)0x003\+C0000)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga8fd33db1092dfc565314b7bf395bba23}{C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+R\+C\+\_\+\+Mask}~((uint32\+\_\+t)0x00010000)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga025835ddeb698b8c119ddf355b2fbded}{C\+F\+G\+R\+\_\+\+P\+L\+L\+X\+T\+P\+R\+E\+\_\+\+Mask}~((uint32\+\_\+t)0x00020000)
\item 
\#define \hyperlink{group___r_c_c___private___defines_gaefba904c88a72c7e2c12e8fcef38300a}{C\+F\+G\+R\+\_\+\+S\+W\+S\+\_\+\+Mask}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga41e0b286664f76c2057cffb134809c51}{C\+F\+G\+R\+\_\+\+S\+W\+\_\+\+Mask}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+C)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga55937d93be56562243d92c507145112c}{C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+Reset\+\_\+\+Mask}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F0\+F)
\item 
\#define \hyperlink{group___r_c_c___private___defines_gaca06c6cc484e08423a56cfca6928b9ae}{C\+F\+G\+R\+\_\+\+H\+P\+R\+E\+\_\+\+Set\+\_\+\+Mask}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \hyperlink{group___r_c_c___private___defines_gab02d8032f451eb5a1d139007ff57f22e}{C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+Reset\+\_\+\+Mask}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F8\+F\+F)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga74838e1873c5e4c46eef61a81b1bd2c5}{C\+F\+G\+R\+\_\+\+P\+P\+R\+E1\+\_\+\+Set\+\_\+\+Mask}~((uint32\+\_\+t)0x00000700)
\item 
\#define \hyperlink{group___r_c_c___private___defines_gab2ee73d52f48cb201e493e381928d1ae}{C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+Reset\+\_\+\+Mask}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+C7\+F\+F)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga63883951c986cf6dc1d6a8775f821af7}{C\+F\+G\+R\+\_\+\+P\+P\+R\+E2\+\_\+\+Set\+\_\+\+Mask}~((uint32\+\_\+t)0x00003800)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga12eb3f1b37b9101bf3810374bad68703}{C\+F\+G\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+\+Reset\+\_\+\+Mask}~((uint32\+\_\+t)0x\+F\+F\+F\+F3\+F\+F\+F)
\item 
\#define \hyperlink{group___r_c_c___private___defines_gaead9b35ba6e98274613c28d24bd228cc}{C\+F\+G\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+\+Set\+\_\+\+Mask}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga415e9d29487f0ef4101a9c6e4f20151f}{C\+S\+R\+\_\+\+R\+M\+V\+F\+\_\+\+Set}~((uint32\+\_\+t)0x01000000)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga2be62bf481cd44de9ab604efe5595ff6}{F\+L\+A\+G\+\_\+\+Mask}~((uint8\+\_\+t)0x1\+F)
\item 
\#define \hyperlink{group___r_c_c___private___defines_gaab58c3f3f81bf1ab9a14cf3fececd8c4}{C\+I\+R\+\_\+\+B\+Y\+T\+E2\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)0x40021009)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga43f47430582c9575970901533e525bb5}{C\+I\+R\+\_\+\+B\+Y\+T\+E3\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)0x4002100\+A)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga5fea86b59ec4be059d922db57cca3b3f}{C\+F\+G\+R\+\_\+\+B\+Y\+T\+E4\+\_\+\+A\+D\+D\+R\+E\+SS}~((uint32\+\_\+t)0x40021007)
\item 
\#define \hyperlink{group___r_c_c___private___defines_ga40b5a415d697b6af7babd8a208c92435}{B\+D\+C\+R\+\_\+\+A\+D\+D\+R\+E\+SS}~(\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE} + \hyperlink{group___r_c_c___private___defines_ga5f8a0c3cb5f5c835bf7eef09515138ad}{B\+D\+C\+R\+\_\+\+O\+F\+F\+S\+ET})
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___r_c_c___private___functions_ga413f6422be11b1334abe60b3bff2e062}{R\+C\+C\+\_\+\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Resets the R\+CC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga432b3281546d23345642d55f8670a93d}{R\+C\+C\+\_\+\+H\+S\+E\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+H\+SE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (H\+SE). \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{Error\+Status} \hyperlink{group___r_c_c___private___functions_gae0f15692614dd048ee4110a056f001dc}{R\+C\+C\+\_\+\+Wait\+For\+H\+S\+E\+Start\+Up} (void)
\begin{DoxyCompactList}\small\item\em Waits for H\+SE start-\/up. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_gaa2d6a35f5c2e0f86317c3beb222677fc}{R\+C\+C\+\_\+\+Adjust\+H\+S\+I\+Calibration\+Value} (uint8\+\_\+t H\+S\+I\+Calibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (H\+SI) calibration value. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga0c6772a1e43765909495f57815ef69e2}{R\+C\+C\+\_\+\+H\+S\+I\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (H\+SI). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga0f67634cbe721f2c42f022d2a93229c8}{R\+C\+C\+\_\+\+P\+L\+L\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Source, uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Mul)
\begin{DoxyCompactList}\small\item\em Configures the P\+LL clock source and multiplication factor. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga84dee53c75e58fdb53571716593c2272}{R\+C\+C\+\_\+\+P\+L\+L\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the P\+LL. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga3551a36a8f0a3dc96a74d6b939048337}{R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the system clock (S\+Y\+S\+C\+LK). \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group___r_c_c___private___functions_gaaeb32311c208b2a980841c9c884a41ea}{R\+C\+C\+\_\+\+Get\+S\+Y\+S\+C\+L\+K\+Source} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga9d0aec72e236c6cdf3a3a82dfb525491}{R\+C\+C\+\_\+\+H\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+S\+Y\+S\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the A\+HB clock (H\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga448137346d4292985d4e7a61dd1a824f}{R\+C\+C\+\_\+\+P\+C\+L\+K1\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+H\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed A\+PB clock (P\+C\+L\+K1). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga09f9c010a4adca9e036da42c2ca6126a}{R\+C\+C\+\_\+\+P\+C\+L\+K2\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+H\+C\+LK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed A\+PB clock (P\+C\+L\+K2). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_gaa953aa226e9ce45300d535941e4dfe2f}{R\+C\+C\+\_\+\+I\+T\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+IT, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified R\+CC interrupts. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga895b3ff3d143c990f1cd0146aa260081}{R\+C\+C\+\_\+\+U\+S\+B\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+U\+S\+B\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the U\+SB clock (U\+S\+B\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_gadda89cdb838bf49e5fa10f3f774530a4}{R\+C\+C\+\_\+\+A\+D\+C\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+P\+C\+L\+K2)
\begin{DoxyCompactList}\small\item\em Configures the A\+DC clock (A\+D\+C\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga65209ab5c3589b249c7d70f978735ca6}{R\+C\+C\+\_\+\+L\+S\+E\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+L\+SE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (L\+SE). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga81e3ca29fd154ac2019bba6936d6d5ed}{R\+C\+C\+\_\+\+L\+S\+I\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (L\+SI). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga1473d8a5a020642966359611c44181b0}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Config} (uint32\+\_\+t R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Source)
\begin{DoxyCompactList}\small\item\em Configures the R\+TC clock (R\+T\+C\+C\+LK). \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga9802f84846df2cea8e369234ed13b159}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the R\+TC clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga3e9944fd1ed734275222bbb3e3f29993}{R\+C\+C\+\_\+\+Get\+Clocks\+Freq} (\hyperlink{struct_r_c_c___clocks_type_def}{R\+C\+C\+\_\+\+Clocks\+Type\+Def} $\ast$R\+C\+C\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_gae0b30d8598b8393bdba9c3fefba3a968}{R\+C\+C\+\_\+\+A\+H\+B\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+H\+B\+Periph, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+HB peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga56ff55caf8d835351916b40dd030bc87}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed A\+PB (A\+P\+B2) peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_gaee7cc5d73af7fe1986fceff8afd3973e}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Clock\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed A\+PB (A\+P\+B1) peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_gad94553850ac07106a27ee85fec37efdf}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B2\+Periph, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed A\+PB (A\+P\+B2) peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_gab197ae4369c10b92640a733b40ed2801}{R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd} (uint32\+\_\+t R\+C\+C\+\_\+\+A\+P\+B1\+Periph, \hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed A\+PB (A\+P\+B1) peripheral reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga636c3b72f35391e67f12a551b15fa54a}{R\+C\+C\+\_\+\+Backup\+Reset\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga0ff1fd7b9a8a49cdda11b7d7261c3494}{R\+C\+C\+\_\+\+Clock\+Security\+System\+Cmd} (\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga8f62b86c6ca8ae6585ba1cec79431fe5}{R\+C\+C\+\_\+\+M\+C\+O\+Config} (uint8\+\_\+t R\+C\+C\+\_\+\+M\+CO)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on M\+CO pin. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___r_c_c___private___functions_ga2897bdc52f272031c44fb1f72205d295}{R\+C\+C\+\_\+\+Get\+Flag\+Status} (uint8\+\_\+t R\+C\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified R\+CC flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga53f909dbb15a54124419084ebda97d72}{R\+C\+C\+\_\+\+Clear\+Flag} (void)
\begin{DoxyCompactList}\small\item\em Clears the R\+CC reset flags. \end{DoxyCompactList}\item 
\hyperlink{group___exported__types_gaacbd7ed539db0aacd973a0f6eca34074}{I\+T\+Status} \hyperlink{group___r_c_c___private___functions_ga6126c99f398ee4be410ad76ae3aee18f}{R\+C\+C\+\_\+\+Get\+I\+T\+Status} (uint8\+\_\+t R\+C\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified R\+CC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \hyperlink{group___r_c_c___private___functions_ga529842d165910f8f87e26115da36089b}{R\+C\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit} (uint8\+\_\+t R\+C\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the R\+CC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file provides all the R\+CC firmware functions. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/\+March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }