module dff_sy (input d,  
              input rstn,  
              input clk,  
              output reg q);  
  
  always @ (posedge clk )  
    if (clk)  
          q <= 0;  
       else  
          q <= d;  
endmodule  
