Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Aug 19 19:35:20 2018
| Host         : Vivado-dev running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file lab7_top_control_sets_placed.rpt
| Design       : lab7_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      8 |            1 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              47 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              19 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------+------------------+------------------+----------------+
|     Clock Signal     |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                  |                  |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | theta            | cntr[10]_i_3_n_0 |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | cntr[10]_i_1_n_0 | cntr[10]_i_3_n_0 |                5 |             11 |
|  CLK100MHZ_IBUF_BUFG |                  | BTNC_IBUF        |               15 |             47 |
+----------------------+------------------+------------------+------------------+----------------+


