\section*{}

% Data-------------------------------------------------
\subsection*{Data flow model}
\begin{minted}{verilog}
	%put verilog code here
\end{minted}
\subsubsection*{Schematics : }
\begin{figure}[H]
    \centering
    \includegraphics[width=150 mm]{
		%put path to image here
	}
    \caption{Schematics of the Data flow modelling}
\end{figure}

% Gate-------------------------------------------------
\subsection*{Gate flow model}
\begin{minted}{verilog}
	%verilog code
\end{minted}
\subsubsection*{Schematics : }
\begin{figure}[H]
    \centering
    \includegraphics[width=150 mm]{
		%put path to image here
	}
    \caption{Schematics of the Data flow modelling}
\end{figure}

% Constraints-------------------------------------------------
\subsection*{Constraints on ports of FPGA }
\begin{minted}{csharp}
% put constraints here
\end{minted}

% Testbench-------------------------------------------------
\subsection*{Testbench}
\begin{minted}{verilog}
 %put testbench here
\end{minted}

% Simulation-------------------------------------------------
\subsection*{Simulation :}
\begin{figure}[H]
    \centering
    \includegraphics[width=180 mm]{
		%put wave diagram here
	}
\end{figure}

% Report-------------------------------------------------
\subsection*{Reports :}
\subsubsection*{Resources utilized : }
\begin{itemize}
    \item For this code, the FPGA has used 4 \textbf{SLICE LUT} where LUT is used as a logic and not memory.
    \item We can also infer that we have not used any clocking resources or RAM memory.
    \item As we have not used any clock resources in this experiment, there are no timing constraints.
\end{itemize}
\subsubsection*{Time delays}
\begin{center}
\begin{tabular}{|c|c|c|}\hline
\textit{Type of Path} & \textit{Path taken} & \textbf{Time delay (ns)}\\
\hline
\textit{Max Delay path} 
    & \textbf{} \(\rightarrow\) \textbf{} & \\\cline{2-3}
    & \textbf{} \(\rightarrow\) \textbf{}  & \\\cline{2-3}
    & \textbf{} \(\rightarrow\) \textbf{}  & \\\cline{2-3}
    & \textbf{} \(\rightarrow\) \textbf{}  & \\\cline{2-3}
    & \textbf{} \(\rightarrow\) \textbf{}  & \\\cline{2-3}
    \hline
\textit{Min Delay path}
    & \textbf{} \(\rightarrow\) \textbf{} & \\\cline{2-3}
    & \textbf{} \(\rightarrow\) \textbf{}  & \\\cline{2-3}
    & \textbf{} \(\rightarrow\) \textbf{}  & \\\cline{2-3}
    & \textbf{} \(\rightarrow\) \textbf{}  & \\\cline{2-3}
    & \textbf{} \(\rightarrow\) \textbf{}  & \\\cline{2-3}
    \hline
\end{tabular}
\end{center}
\subsubsection*{Power consumed}
\begin{itemize}
    \item The power consumed by FPGA is \textbf{}
\end{itemize}
