$date
	Mon Nov 18 22:05:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flipflop_testbench $end
$var wire 1 ! output_qbar2 $end
$var wire 1 " output_qbar1 $end
$var wire 1 # output_q2 $end
$var wire 1 $ output_q1 $end
$var reg 1 % clock_signal $end
$var reg 1 & data_input $end
$scope module flipflop_inst1 $end
$var wire 1 & D_input $end
$var wire 1 ' D_inverted $end
$var wire 1 $ Q_output $end
$var wire 1 " Qbar_output $end
$var wire 1 % clk_in $end
$var wire 1 ( clk_inverted $end
$var wire 1 ) node_1 $end
$var wire 1 * node_2 $end
$var wire 1 + node_3 $end
$var wire 1 , node_4 $end
$var wire 1 - node_5 $end
$var wire 1 . node_6 $end
$upscope $end
$scope module flipflop_inst2 $end
$var wire 1 & D_in $end
$var wire 1 / D_not $end
$var wire 1 # Q_out $end
$var wire 1 ! Qbar_out $end
$var wire 1 0 clk_not $end
$var wire 1 % clk_signal $end
$var wire 1 1 net_1 $end
$var wire 1 2 net_2 $end
$var wire 1 3 net_3 $end
$var wire 1 4 net_4 $end
$var wire 1 5 net_5 $end
$var wire 1 6 net_6 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
16
15
14
03
02
11
10
1/
x.
x-
x,
x+
1*
1)
1(
1'
0&
0%
x$
x#
x"
x!
$end
#10000
0#
1-
1.
1+
0,
12
1!
0'
0/
0(
0)
1*
00
06
1&
1%
#20000
0"
04
1$
13
0-
01
1(
1)
10
16
0%
#30000
0+
1,
0!
0*
1-
1#
1'
1/
11
0(
00
05
0&
1%
#40000
0$
03
1"
14
0.
02
1(
1*
10
15
0%
#50000
0,
0#
1.
1+
12
1!
0'
0/
0(
0)
1*
00
06
1&
1%
#60000
0"
04
1$
13
0-
01
1(
1)
10
16
0%
#70000
0!
1-
11
1#
0(
0)
00
05
1%
#80000
03
14
0-
02
1'
1/
1(
1)
10
15
0&
0%
#90000
0#
1-
0,
12
1!
0'
0/
0(
0)
1*
00
06
1&
1%
#100000
04
13
0-
01
1(
1)
10
16
0%
#110000
0!
1-
11
1#
0(
0)
00
05
1%
#120000
0-
01
1(
1)
10
15
0%
#130000
1-
11
0(
0)
00
05
1%
