<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>aesni-gcm-x86_64.S source code [netbsd/crypto/external/bsd/openssl/lib/libcrypto/arch/x86_64/aesni-gcm-x86_64.S] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/crypto/external/bsd/openssl/lib/libcrypto/arch/x86_64/aesni-gcm-x86_64.S'; var root_path = '../../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>netbsd</a>/<a href='../../../../../../..'>crypto</a>/<a href='../../../../../..'>external</a>/<a href='../../../../..'>bsd</a>/<a href='../../../..'>openssl</a>/<a href='../../..'>lib</a>/<a href='../..'>libcrypto</a>/<a href='..'>arch</a>/<a href='./'>x86_64</a>/<a href='aesni-gcm-x86_64.S.html'>aesni-gcm-x86_64.S</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><u>#include <a href="../../../../../../../../objdir.amd64/destdir.amd64/usr/include/amd64/asm.h.html">&lt;machine/asm.h&gt;</a></u></td></tr>
<tr><th id="2">2</th><td><span class='error' title="expected identifier or &apos;(&apos;">.</span>text	</td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td>.type	_aesni_ctr32_ghash_6x,@function</td></tr>
<tr><th id="5">5</th><td>.align	<var>32</var></td></tr>
<tr><th id="6">6</th><td>_aesni_ctr32_ghash_6x:</td></tr>
<tr><th id="7">7</th><td>	vmovdqu	<var>32</var>(%r11),%xmm2</td></tr>
<tr><th id="8">8</th><td>	subq	$<var>6</var>,%rdx</td></tr>
<tr><th id="9">9</th><td>	vpxor	%xmm4,%xmm4,%xmm4</td></tr>
<tr><th id="10">10</th><td>	vmovdqu	<var>0</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="11">11</th><td>	vpaddb	%xmm2,%xmm1,%xmm10</td></tr>
<tr><th id="12">12</th><td>	vpaddb	%xmm2,%xmm10,%xmm11</td></tr>
<tr><th id="13">13</th><td>	vpaddb	%xmm2,%xmm11,%xmm12</td></tr>
<tr><th id="14">14</th><td>	vpaddb	%xmm2,%xmm12,%xmm13</td></tr>
<tr><th id="15">15</th><td>	vpaddb	%xmm2,%xmm13,%xmm14</td></tr>
<tr><th id="16">16</th><td>	vpxor	%xmm15,%xmm1,%xmm9</td></tr>
<tr><th id="17">17</th><td>	vmovdqu	%xmm4,<var>16</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="18">18</th><td>	jmp	.Loop6x</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td>.align	<var>32</var></td></tr>
<tr><th id="21">21</th><td>.Loop6x:</td></tr>
<tr><th id="22">22</th><td>	addl	$<var>100663296</var>,%ebx</td></tr>
<tr><th id="23">23</th><td>	jc	.Lhandle_ctr32</td></tr>
<tr><th id="24">24</th><td>	vmovdqu	<var>0</var>-<var>32</var>(%r9),%xmm3</td></tr>
<tr><th id="25">25</th><td>	vpaddb	%xmm2,%xmm14,%xmm1</td></tr>
<tr><th id="26">26</th><td>	vpxor	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="27">27</th><td>	vpxor	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td>.Lresume_ctr32:</td></tr>
<tr><th id="30">30</th><td>	vmovdqu	%xmm1,(%r8)</td></tr>
<tr><th id="31">31</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm3,%xmm7,%xmm5</td></tr>
<tr><th id="32">32</th><td>	vpxor	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="33">33</th><td>	vmovups	<var>16</var>-<var>128</var>(%rcx),%xmm2</td></tr>
<tr><th id="34">34</th><td>	vpclmulqdq	$<var>0x01</var>,%xmm3,%xmm7,%xmm6</td></tr>
<tr><th id="35">35</th><td>	xorq	%r12,%r12</td></tr>
<tr><th id="36">36</th><td>	cmpq	%r14,%r15</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>	vaesenc	%xmm2,%xmm9,%xmm9</td></tr>
<tr><th id="39">39</th><td>	vmovdqu	<var>48</var>+<var>8</var>(%rsp),%xmm0</td></tr>
<tr><th id="40">40</th><td>	vpxor	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="41">41</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm3,%xmm7,%xmm1</td></tr>
<tr><th id="42">42</th><td>	vaesenc	%xmm2,%xmm10,%xmm10</td></tr>
<tr><th id="43">43</th><td>	vpxor	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="44">44</th><td>	setnc	%r12b</td></tr>
<tr><th id="45">45</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm3,%xmm7,%xmm7</td></tr>
<tr><th id="46">46</th><td>	vaesenc	%xmm2,%xmm11,%xmm11</td></tr>
<tr><th id="47">47</th><td>	vmovdqu	<var>16</var>-<var>32</var>(%r9),%xmm3</td></tr>
<tr><th id="48">48</th><td>	negq	%r12</td></tr>
<tr><th id="49">49</th><td>	vaesenc	%xmm2,%xmm12,%xmm12</td></tr>
<tr><th id="50">50</th><td>	vpxor	%xmm5,%xmm6,%xmm6</td></tr>
<tr><th id="51">51</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm3,%xmm0,%xmm5</td></tr>
<tr><th id="52">52</th><td>	vpxor	%xmm4,%xmm8,%xmm8</td></tr>
<tr><th id="53">53</th><td>	vaesenc	%xmm2,%xmm13,%xmm13</td></tr>
<tr><th id="54">54</th><td>	vpxor	%xmm5,%xmm1,%xmm4</td></tr>
<tr><th id="55">55</th><td>	andq	$<var>0x60</var>,%r12</td></tr>
<tr><th id="56">56</th><td>	vmovups	<var>32</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="57">57</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm3,%xmm0,%xmm1</td></tr>
<tr><th id="58">58</th><td>	vaesenc	%xmm2,%xmm14,%xmm14</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>	vpclmulqdq	$<var>0x01</var>,%xmm3,%xmm0,%xmm2</td></tr>
<tr><th id="61">61</th><td>	leaq	(%r14,%r12,<var>1</var>),%r14</td></tr>
<tr><th id="62">62</th><td>	vaesenc	%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="63">63</th><td>	vpxor	<var>16</var>+<var>8</var>(%rsp),%xmm8,%xmm8</td></tr>
<tr><th id="64">64</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm3,%xmm0,%xmm3</td></tr>
<tr><th id="65">65</th><td>	vmovdqu	<var>64</var>+<var>8</var>(%rsp),%xmm0</td></tr>
<tr><th id="66">66</th><td>	vaesenc	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="67">67</th><td>	movbeq	<var>88</var>(%r14),%r13</td></tr>
<tr><th id="68">68</th><td>	vaesenc	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="69">69</th><td>	movbeq	<var>80</var>(%r14),%r12</td></tr>
<tr><th id="70">70</th><td>	vaesenc	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="71">71</th><td>	movq	%r13,<var>32</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="72">72</th><td>	vaesenc	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="73">73</th><td>	movq	%r12,<var>40</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="74">74</th><td>	vmovdqu	<var>48</var>-<var>32</var>(%r9),%xmm5</td></tr>
<tr><th id="75">75</th><td>	vaesenc	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>	vmovups	<var>48</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="78">78</th><td>	vpxor	%xmm1,%xmm6,%xmm6</td></tr>
<tr><th id="79">79</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm5,%xmm0,%xmm1</td></tr>
<tr><th id="80">80</th><td>	vaesenc	%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="81">81</th><td>	vpxor	%xmm2,%xmm6,%xmm6</td></tr>
<tr><th id="82">82</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm5,%xmm0,%xmm2</td></tr>
<tr><th id="83">83</th><td>	vaesenc	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="84">84</th><td>	vpxor	%xmm3,%xmm7,%xmm7</td></tr>
<tr><th id="85">85</th><td>	vpclmulqdq	$<var>0x01</var>,%xmm5,%xmm0,%xmm3</td></tr>
<tr><th id="86">86</th><td>	vaesenc	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="87">87</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm5,%xmm0,%xmm5</td></tr>
<tr><th id="88">88</th><td>	vmovdqu	<var>80</var>+<var>8</var>(%rsp),%xmm0</td></tr>
<tr><th id="89">89</th><td>	vaesenc	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="90">90</th><td>	vaesenc	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="91">91</th><td>	vpxor	%xmm1,%xmm4,%xmm4</td></tr>
<tr><th id="92">92</th><td>	vmovdqu	<var>64</var>-<var>32</var>(%r9),%xmm1</td></tr>
<tr><th id="93">93</th><td>	vaesenc	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>	vmovups	<var>64</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="96">96</th><td>	vpxor	%xmm2,%xmm6,%xmm6</td></tr>
<tr><th id="97">97</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm1,%xmm0,%xmm2</td></tr>
<tr><th id="98">98</th><td>	vaesenc	%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="99">99</th><td>	vpxor	%xmm3,%xmm6,%xmm6</td></tr>
<tr><th id="100">100</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm1,%xmm0,%xmm3</td></tr>
<tr><th id="101">101</th><td>	vaesenc	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="102">102</th><td>	movbeq	<var>72</var>(%r14),%r13</td></tr>
<tr><th id="103">103</th><td>	vpxor	%xmm5,%xmm7,%xmm7</td></tr>
<tr><th id="104">104</th><td>	vpclmulqdq	$<var>0x01</var>,%xmm1,%xmm0,%xmm5</td></tr>
<tr><th id="105">105</th><td>	vaesenc	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="106">106</th><td>	movbeq	<var>64</var>(%r14),%r12</td></tr>
<tr><th id="107">107</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm1,%xmm0,%xmm1</td></tr>
<tr><th id="108">108</th><td>	vmovdqu	<var>96</var>+<var>8</var>(%rsp),%xmm0</td></tr>
<tr><th id="109">109</th><td>	vaesenc	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="110">110</th><td>	movq	%r13,<var>48</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="111">111</th><td>	vaesenc	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="112">112</th><td>	movq	%r12,<var>56</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="113">113</th><td>	vpxor	%xmm2,%xmm4,%xmm4</td></tr>
<tr><th id="114">114</th><td>	vmovdqu	<var>96</var>-<var>32</var>(%r9),%xmm2</td></tr>
<tr><th id="115">115</th><td>	vaesenc	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>	vmovups	<var>80</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="118">118</th><td>	vpxor	%xmm3,%xmm6,%xmm6</td></tr>
<tr><th id="119">119</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm2,%xmm0,%xmm3</td></tr>
<tr><th id="120">120</th><td>	vaesenc	%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="121">121</th><td>	vpxor	%xmm5,%xmm6,%xmm6</td></tr>
<tr><th id="122">122</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm2,%xmm0,%xmm5</td></tr>
<tr><th id="123">123</th><td>	vaesenc	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="124">124</th><td>	movbeq	<var>56</var>(%r14),%r13</td></tr>
<tr><th id="125">125</th><td>	vpxor	%xmm1,%xmm7,%xmm7</td></tr>
<tr><th id="126">126</th><td>	vpclmulqdq	$<var>0x01</var>,%xmm2,%xmm0,%xmm1</td></tr>
<tr><th id="127">127</th><td>	vpxor	<var>112</var>+<var>8</var>(%rsp),%xmm8,%xmm8</td></tr>
<tr><th id="128">128</th><td>	vaesenc	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="129">129</th><td>	movbeq	<var>48</var>(%r14),%r12</td></tr>
<tr><th id="130">130</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm2,%xmm0,%xmm2</td></tr>
<tr><th id="131">131</th><td>	vaesenc	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="132">132</th><td>	movq	%r13,<var>64</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="133">133</th><td>	vaesenc	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="134">134</th><td>	movq	%r12,<var>72</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="135">135</th><td>	vpxor	%xmm3,%xmm4,%xmm4</td></tr>
<tr><th id="136">136</th><td>	vmovdqu	<var>112</var>-<var>32</var>(%r9),%xmm3</td></tr>
<tr><th id="137">137</th><td>	vaesenc	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>	vmovups	<var>96</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="140">140</th><td>	vpxor	%xmm5,%xmm6,%xmm6</td></tr>
<tr><th id="141">141</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm3,%xmm8,%xmm5</td></tr>
<tr><th id="142">142</th><td>	vaesenc	%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="143">143</th><td>	vpxor	%xmm1,%xmm6,%xmm6</td></tr>
<tr><th id="144">144</th><td>	vpclmulqdq	$<var>0x01</var>,%xmm3,%xmm8,%xmm1</td></tr>
<tr><th id="145">145</th><td>	vaesenc	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="146">146</th><td>	movbeq	<var>40</var>(%r14),%r13</td></tr>
<tr><th id="147">147</th><td>	vpxor	%xmm2,%xmm7,%xmm7</td></tr>
<tr><th id="148">148</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm3,%xmm8,%xmm2</td></tr>
<tr><th id="149">149</th><td>	vaesenc	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="150">150</th><td>	movbeq	<var>32</var>(%r14),%r12</td></tr>
<tr><th id="151">151</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm3,%xmm8,%xmm8</td></tr>
<tr><th id="152">152</th><td>	vaesenc	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="153">153</th><td>	movq	%r13,<var>80</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="154">154</th><td>	vaesenc	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="155">155</th><td>	movq	%r12,<var>88</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="156">156</th><td>	vpxor	%xmm5,%xmm6,%xmm6</td></tr>
<tr><th id="157">157</th><td>	vaesenc	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="158">158</th><td>	vpxor	%xmm1,%xmm6,%xmm6</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>	vmovups	<var>112</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="161">161</th><td>	vpslldq	$<var>8</var>,%xmm6,%xmm5</td></tr>
<tr><th id="162">162</th><td>	vpxor	%xmm2,%xmm4,%xmm4</td></tr>
<tr><th id="163">163</th><td>	vmovdqu	<var>16</var>(%r11),%xmm3</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>	vaesenc	%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="166">166</th><td>	vpxor	%xmm8,%xmm7,%xmm7</td></tr>
<tr><th id="167">167</th><td>	vaesenc	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="168">168</th><td>	vpxor	%xmm5,%xmm4,%xmm4</td></tr>
<tr><th id="169">169</th><td>	movbeq	<var>24</var>(%r14),%r13</td></tr>
<tr><th id="170">170</th><td>	vaesenc	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="171">171</th><td>	movbeq	<var>16</var>(%r14),%r12</td></tr>
<tr><th id="172">172</th><td>	vpalignr	$<var>8</var>,%xmm4,%xmm4,%xmm0</td></tr>
<tr><th id="173">173</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm3,%xmm4,%xmm4</td></tr>
<tr><th id="174">174</th><td>	movq	%r13,<var>96</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="175">175</th><td>	vaesenc	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="176">176</th><td>	movq	%r12,<var>104</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="177">177</th><td>	vaesenc	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="178">178</th><td>	vmovups	<var>128</var>-<var>128</var>(%rcx),%xmm1</td></tr>
<tr><th id="179">179</th><td>	vaesenc	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>	vaesenc	%xmm1,%xmm9,%xmm9</td></tr>
<tr><th id="182">182</th><td>	vmovups	<var>144</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="183">183</th><td>	vaesenc	%xmm1,%xmm10,%xmm10</td></tr>
<tr><th id="184">184</th><td>	vpsrldq	$<var>8</var>,%xmm6,%xmm6</td></tr>
<tr><th id="185">185</th><td>	vaesenc	%xmm1,%xmm11,%xmm11</td></tr>
<tr><th id="186">186</th><td>	vpxor	%xmm6,%xmm7,%xmm7</td></tr>
<tr><th id="187">187</th><td>	vaesenc	%xmm1,%xmm12,%xmm12</td></tr>
<tr><th id="188">188</th><td>	vpxor	%xmm0,%xmm4,%xmm4</td></tr>
<tr><th id="189">189</th><td>	movbeq	<var>8</var>(%r14),%r13</td></tr>
<tr><th id="190">190</th><td>	vaesenc	%xmm1,%xmm13,%xmm13</td></tr>
<tr><th id="191">191</th><td>	movbeq	<var>0</var>(%r14),%r12</td></tr>
<tr><th id="192">192</th><td>	vaesenc	%xmm1,%xmm14,%xmm14</td></tr>
<tr><th id="193">193</th><td>	vmovups	<var>160</var>-<var>128</var>(%rcx),%xmm1</td></tr>
<tr><th id="194">194</th><td>	cmpl	$<var>11</var>,%ebp</td></tr>
<tr><th id="195">195</th><td>	jb	.Lenc_tail</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>	vaesenc	%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="198">198</th><td>	vaesenc	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="199">199</th><td>	vaesenc	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="200">200</th><td>	vaesenc	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="201">201</th><td>	vaesenc	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="202">202</th><td>	vaesenc	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>	vaesenc	%xmm1,%xmm9,%xmm9</td></tr>
<tr><th id="205">205</th><td>	vaesenc	%xmm1,%xmm10,%xmm10</td></tr>
<tr><th id="206">206</th><td>	vaesenc	%xmm1,%xmm11,%xmm11</td></tr>
<tr><th id="207">207</th><td>	vaesenc	%xmm1,%xmm12,%xmm12</td></tr>
<tr><th id="208">208</th><td>	vaesenc	%xmm1,%xmm13,%xmm13</td></tr>
<tr><th id="209">209</th><td>	vmovups	<var>176</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="210">210</th><td>	vaesenc	%xmm1,%xmm14,%xmm14</td></tr>
<tr><th id="211">211</th><td>	vmovups	<var>192</var>-<var>128</var>(%rcx),%xmm1</td></tr>
<tr><th id="212">212</th><td>	je	.Lenc_tail</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>	vaesenc	%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="215">215</th><td>	vaesenc	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="216">216</th><td>	vaesenc	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="217">217</th><td>	vaesenc	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="218">218</th><td>	vaesenc	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="219">219</th><td>	vaesenc	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>	vaesenc	%xmm1,%xmm9,%xmm9</td></tr>
<tr><th id="222">222</th><td>	vaesenc	%xmm1,%xmm10,%xmm10</td></tr>
<tr><th id="223">223</th><td>	vaesenc	%xmm1,%xmm11,%xmm11</td></tr>
<tr><th id="224">224</th><td>	vaesenc	%xmm1,%xmm12,%xmm12</td></tr>
<tr><th id="225">225</th><td>	vaesenc	%xmm1,%xmm13,%xmm13</td></tr>
<tr><th id="226">226</th><td>	vmovups	<var>208</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="227">227</th><td>	vaesenc	%xmm1,%xmm14,%xmm14</td></tr>
<tr><th id="228">228</th><td>	vmovups	<var>224</var>-<var>128</var>(%rcx),%xmm1</td></tr>
<tr><th id="229">229</th><td>	jmp	.Lenc_tail</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>.align	<var>32</var></td></tr>
<tr><th id="232">232</th><td>.Lhandle_ctr32:</td></tr>
<tr><th id="233">233</th><td>	vmovdqu	(%r11),%xmm0</td></tr>
<tr><th id="234">234</th><td>	vpshufb	%xmm0,%xmm1,%xmm6</td></tr>
<tr><th id="235">235</th><td>	vmovdqu	<var>48</var>(%r11),%xmm5</td></tr>
<tr><th id="236">236</th><td>	vpaddd	<var>64</var>(%r11),%xmm6,%xmm10</td></tr>
<tr><th id="237">237</th><td>	vpaddd	%xmm5,%xmm6,%xmm11</td></tr>
<tr><th id="238">238</th><td>	vmovdqu	<var>0</var>-<var>32</var>(%r9),%xmm3</td></tr>
<tr><th id="239">239</th><td>	vpaddd	%xmm5,%xmm10,%xmm12</td></tr>
<tr><th id="240">240</th><td>	vpshufb	%xmm0,%xmm10,%xmm10</td></tr>
<tr><th id="241">241</th><td>	vpaddd	%xmm5,%xmm11,%xmm13</td></tr>
<tr><th id="242">242</th><td>	vpshufb	%xmm0,%xmm11,%xmm11</td></tr>
<tr><th id="243">243</th><td>	vpxor	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="244">244</th><td>	vpaddd	%xmm5,%xmm12,%xmm14</td></tr>
<tr><th id="245">245</th><td>	vpshufb	%xmm0,%xmm12,%xmm12</td></tr>
<tr><th id="246">246</th><td>	vpxor	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="247">247</th><td>	vpaddd	%xmm5,%xmm13,%xmm1</td></tr>
<tr><th id="248">248</th><td>	vpshufb	%xmm0,%xmm13,%xmm13</td></tr>
<tr><th id="249">249</th><td>	vpshufb	%xmm0,%xmm14,%xmm14</td></tr>
<tr><th id="250">250</th><td>	vpshufb	%xmm0,%xmm1,%xmm1</td></tr>
<tr><th id="251">251</th><td>	jmp	.Lresume_ctr32</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>.align	<var>32</var></td></tr>
<tr><th id="254">254</th><td>.Lenc_tail:</td></tr>
<tr><th id="255">255</th><td>	vaesenc	%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="256">256</th><td>	vmovdqu	%xmm7,<var>16</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="257">257</th><td>	vpalignr	$<var>8</var>,%xmm4,%xmm4,%xmm8</td></tr>
<tr><th id="258">258</th><td>	vaesenc	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="259">259</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm3,%xmm4,%xmm4</td></tr>
<tr><th id="260">260</th><td>	vpxor	<var>0</var>(%rdi),%xmm1,%xmm2</td></tr>
<tr><th id="261">261</th><td>	vaesenc	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="262">262</th><td>	vpxor	<var>16</var>(%rdi),%xmm1,%xmm0</td></tr>
<tr><th id="263">263</th><td>	vaesenc	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="264">264</th><td>	vpxor	<var>32</var>(%rdi),%xmm1,%xmm5</td></tr>
<tr><th id="265">265</th><td>	vaesenc	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="266">266</th><td>	vpxor	<var>48</var>(%rdi),%xmm1,%xmm6</td></tr>
<tr><th id="267">267</th><td>	vaesenc	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="268">268</th><td>	vpxor	<var>64</var>(%rdi),%xmm1,%xmm7</td></tr>
<tr><th id="269">269</th><td>	vpxor	<var>80</var>(%rdi),%xmm1,%xmm3</td></tr>
<tr><th id="270">270</th><td>	vmovdqu	(%r8),%xmm1</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>	vaesenclast	%xmm2,%xmm9,%xmm9</td></tr>
<tr><th id="273">273</th><td>	vmovdqu	<var>32</var>(%r11),%xmm2</td></tr>
<tr><th id="274">274</th><td>	vaesenclast	%xmm0,%xmm10,%xmm10</td></tr>
<tr><th id="275">275</th><td>	vpaddb	%xmm2,%xmm1,%xmm0</td></tr>
<tr><th id="276">276</th><td>	movq	%r13,<var>112</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="277">277</th><td>	leaq	<var>96</var>(%rdi),%rdi</td></tr>
<tr><th id="278">278</th><td>	vaesenclast	%xmm5,%xmm11,%xmm11</td></tr>
<tr><th id="279">279</th><td>	vpaddb	%xmm2,%xmm0,%xmm5</td></tr>
<tr><th id="280">280</th><td>	movq	%r12,<var>120</var>+<var>8</var>(%rsp)</td></tr>
<tr><th id="281">281</th><td>	leaq	<var>96</var>(%rsi),%rsi</td></tr>
<tr><th id="282">282</th><td>	vmovdqu	<var>0</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="283">283</th><td>	vaesenclast	%xmm6,%xmm12,%xmm12</td></tr>
<tr><th id="284">284</th><td>	vpaddb	%xmm2,%xmm5,%xmm6</td></tr>
<tr><th id="285">285</th><td>	vaesenclast	%xmm7,%xmm13,%xmm13</td></tr>
<tr><th id="286">286</th><td>	vpaddb	%xmm2,%xmm6,%xmm7</td></tr>
<tr><th id="287">287</th><td>	vaesenclast	%xmm3,%xmm14,%xmm14</td></tr>
<tr><th id="288">288</th><td>	vpaddb	%xmm2,%xmm7,%xmm3</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>	addq	$<var>0x60</var>,%r10</td></tr>
<tr><th id="291">291</th><td>	subq	$<var>0x6</var>,%rdx</td></tr>
<tr><th id="292">292</th><td>	jc	.L6x_done</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>	vmovups	%xmm9,-<var>96</var>(%rsi)</td></tr>
<tr><th id="295">295</th><td>	vpxor	%xmm15,%xmm1,%xmm9</td></tr>
<tr><th id="296">296</th><td>	vmovups	%xmm10,-<var>80</var>(%rsi)</td></tr>
<tr><th id="297">297</th><td>	vmovdqa	%xmm0,%xmm10</td></tr>
<tr><th id="298">298</th><td>	vmovups	%xmm11,-<var>64</var>(%rsi)</td></tr>
<tr><th id="299">299</th><td>	vmovdqa	%xmm5,%xmm11</td></tr>
<tr><th id="300">300</th><td>	vmovups	%xmm12,-<var>48</var>(%rsi)</td></tr>
<tr><th id="301">301</th><td>	vmovdqa	%xmm6,%xmm12</td></tr>
<tr><th id="302">302</th><td>	vmovups	%xmm13,-<var>32</var>(%rsi)</td></tr>
<tr><th id="303">303</th><td>	vmovdqa	%xmm7,%xmm13</td></tr>
<tr><th id="304">304</th><td>	vmovups	%xmm14,-<var>16</var>(%rsi)</td></tr>
<tr><th id="305">305</th><td>	vmovdqa	%xmm3,%xmm14</td></tr>
<tr><th id="306">306</th><td>	vmovdqu	<var>32</var>+<var>8</var>(%rsp),%xmm7</td></tr>
<tr><th id="307">307</th><td>	jmp	.Loop6x</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>.L6x_done:</td></tr>
<tr><th id="310">310</th><td>	vpxor	<var>16</var>+<var>8</var>(%rsp),%xmm8,%xmm8</td></tr>
<tr><th id="311">311</th><td>	vpxor	%xmm4,%xmm8,%xmm8</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>	.byte	<var>0xf3</var>,<var>0xc3</var></td></tr>
<tr><th id="314">314</th><td>.size	_aesni_ctr32_ghash_6x,.-_aesni_ctr32_ghash_6x</td></tr>
<tr><th id="315">315</th><td>.globl	aesni_gcm_decrypt</td></tr>
<tr><th id="316">316</th><td>.type	aesni_gcm_decrypt,@function</td></tr>
<tr><th id="317">317</th><td>.align	<var>32</var></td></tr>
<tr><th id="318">318</th><td>aesni_gcm_decrypt:</td></tr>
<tr><th id="319">319</th><td>.cfi_startproc	</td></tr>
<tr><th id="320">320</th><td>	xorq	%r10,%r10</td></tr>
<tr><th id="321">321</th><td>	cmpq	$<var>0x60</var>,%rdx</td></tr>
<tr><th id="322">322</th><td>	jb	.Lgcm_dec_abort</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>	leaq	(%rsp),%rax</td></tr>
<tr><th id="325">325</th><td>.cfi_def_cfa_register	%rax</td></tr>
<tr><th id="326">326</th><td>	pushq	%rbx</td></tr>
<tr><th id="327">327</th><td>.cfi_offset	%rbx,-<var>16</var></td></tr>
<tr><th id="328">328</th><td>	pushq	%rbp</td></tr>
<tr><th id="329">329</th><td>.cfi_offset	%rbp,-<var>24</var></td></tr>
<tr><th id="330">330</th><td>	pushq	%r12</td></tr>
<tr><th id="331">331</th><td>.cfi_offset	%r12,-<var>32</var></td></tr>
<tr><th id="332">332</th><td>	pushq	%r13</td></tr>
<tr><th id="333">333</th><td>.cfi_offset	%r13,-<var>40</var></td></tr>
<tr><th id="334">334</th><td>	pushq	%r14</td></tr>
<tr><th id="335">335</th><td>.cfi_offset	%r14,-<var>48</var></td></tr>
<tr><th id="336">336</th><td>	pushq	%r15</td></tr>
<tr><th id="337">337</th><td>.cfi_offset	%r15,-<var>56</var></td></tr>
<tr><th id="338">338</th><td>	vzeroupper</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>	vmovdqu	(%r8),%xmm1</td></tr>
<tr><th id="341">341</th><td>	addq	$-<var>128</var>,%rsp</td></tr>
<tr><th id="342">342</th><td>	movl	<var>12</var>(%r8),%ebx</td></tr>
<tr><th id="343">343</th><td>	leaq	.Lbswap_mask(%rip),%r11</td></tr>
<tr><th id="344">344</th><td>	leaq	-<var>128</var>(%rcx),%r14</td></tr>
<tr><th id="345">345</th><td>	movq	$<var>0xf80</var>,%r15</td></tr>
<tr><th id="346">346</th><td>	vmovdqu	(%r9),%xmm8</td></tr>
<tr><th id="347">347</th><td>	andq	$-<var>128</var>,%rsp</td></tr>
<tr><th id="348">348</th><td>	vmovdqu	(%r11),%xmm0</td></tr>
<tr><th id="349">349</th><td>	leaq	<var>128</var>(%rcx),%rcx</td></tr>
<tr><th id="350">350</th><td>	leaq	<var>32</var>+<var>32</var>(%r9),%r9</td></tr>
<tr><th id="351">351</th><td>	movl	<var>240</var>-<var>128</var>(%rcx),%ebp</td></tr>
<tr><th id="352">352</th><td>	vpshufb	%xmm0,%xmm8,%xmm8</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>	andq	%r15,%r14</td></tr>
<tr><th id="355">355</th><td>	andq	%rsp,%r15</td></tr>
<tr><th id="356">356</th><td>	subq	%r14,%r15</td></tr>
<tr><th id="357">357</th><td>	jc	.Ldec_no_key_aliasing</td></tr>
<tr><th id="358">358</th><td>	cmpq	$<var>768</var>,%r15</td></tr>
<tr><th id="359">359</th><td>	jnc	.Ldec_no_key_aliasing</td></tr>
<tr><th id="360">360</th><td>	subq	%r15,%rsp</td></tr>
<tr><th id="361">361</th><td>.Ldec_no_key_aliasing:</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>	vmovdqu	<var>80</var>(%rdi),%xmm7</td></tr>
<tr><th id="364">364</th><td>	leaq	(%rdi),%r14</td></tr>
<tr><th id="365">365</th><td>	vmovdqu	<var>64</var>(%rdi),%xmm4</td></tr>
<tr><th id="366">366</th><td>	leaq	-<var>192</var>(%rdi,%rdx,<var>1</var>),%r15</td></tr>
<tr><th id="367">367</th><td>	vmovdqu	<var>48</var>(%rdi),%xmm5</td></tr>
<tr><th id="368">368</th><td>	shrq	$<var>4</var>,%rdx</td></tr>
<tr><th id="369">369</th><td>	xorq	%r10,%r10</td></tr>
<tr><th id="370">370</th><td>	vmovdqu	<var>32</var>(%rdi),%xmm6</td></tr>
<tr><th id="371">371</th><td>	vpshufb	%xmm0,%xmm7,%xmm7</td></tr>
<tr><th id="372">372</th><td>	vmovdqu	<var>16</var>(%rdi),%xmm2</td></tr>
<tr><th id="373">373</th><td>	vpshufb	%xmm0,%xmm4,%xmm4</td></tr>
<tr><th id="374">374</th><td>	vmovdqu	(%rdi),%xmm3</td></tr>
<tr><th id="375">375</th><td>	vpshufb	%xmm0,%xmm5,%xmm5</td></tr>
<tr><th id="376">376</th><td>	vmovdqu	%xmm4,<var>48</var>(%rsp)</td></tr>
<tr><th id="377">377</th><td>	vpshufb	%xmm0,%xmm6,%xmm6</td></tr>
<tr><th id="378">378</th><td>	vmovdqu	%xmm5,<var>64</var>(%rsp)</td></tr>
<tr><th id="379">379</th><td>	vpshufb	%xmm0,%xmm2,%xmm2</td></tr>
<tr><th id="380">380</th><td>	vmovdqu	%xmm6,<var>80</var>(%rsp)</td></tr>
<tr><th id="381">381</th><td>	vpshufb	%xmm0,%xmm3,%xmm3</td></tr>
<tr><th id="382">382</th><td>	vmovdqu	%xmm2,<var>96</var>(%rsp)</td></tr>
<tr><th id="383">383</th><td>	vmovdqu	%xmm3,<var>112</var>(%rsp)</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>	call	_aesni_ctr32_ghash_6x</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>	vmovups	%xmm9,-<var>96</var>(%rsi)</td></tr>
<tr><th id="388">388</th><td>	vmovups	%xmm10,-<var>80</var>(%rsi)</td></tr>
<tr><th id="389">389</th><td>	vmovups	%xmm11,-<var>64</var>(%rsi)</td></tr>
<tr><th id="390">390</th><td>	vmovups	%xmm12,-<var>48</var>(%rsi)</td></tr>
<tr><th id="391">391</th><td>	vmovups	%xmm13,-<var>32</var>(%rsi)</td></tr>
<tr><th id="392">392</th><td>	vmovups	%xmm14,-<var>16</var>(%rsi)</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>	vpshufb	(%r11),%xmm8,%xmm8</td></tr>
<tr><th id="395">395</th><td>	vmovdqu	%xmm8,-<var>64</var>(%r9)</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>	vzeroupper</td></tr>
<tr><th id="398">398</th><td>	movq	-<var>48</var>(%rax),%r15</td></tr>
<tr><th id="399">399</th><td>.cfi_restore	%r15</td></tr>
<tr><th id="400">400</th><td>	movq	-<var>40</var>(%rax),%r14</td></tr>
<tr><th id="401">401</th><td>.cfi_restore	%r14</td></tr>
<tr><th id="402">402</th><td>	movq	-<var>32</var>(%rax),%r13</td></tr>
<tr><th id="403">403</th><td>.cfi_restore	%r13</td></tr>
<tr><th id="404">404</th><td>	movq	-<var>24</var>(%rax),%r12</td></tr>
<tr><th id="405">405</th><td>.cfi_restore	%r12</td></tr>
<tr><th id="406">406</th><td>	movq	-<var>16</var>(%rax),%rbp</td></tr>
<tr><th id="407">407</th><td>.cfi_restore	%rbp</td></tr>
<tr><th id="408">408</th><td>	movq	-<var>8</var>(%rax),%rbx</td></tr>
<tr><th id="409">409</th><td>.cfi_restore	%rbx</td></tr>
<tr><th id="410">410</th><td>	leaq	(%rax),%rsp</td></tr>
<tr><th id="411">411</th><td>.cfi_def_cfa_register	%rsp</td></tr>
<tr><th id="412">412</th><td>.Lgcm_dec_abort:</td></tr>
<tr><th id="413">413</th><td>	movq	%r10,%rax</td></tr>
<tr><th id="414">414</th><td>	.byte	<var>0xf3</var>,<var>0xc3</var></td></tr>
<tr><th id="415">415</th><td>.cfi_endproc	</td></tr>
<tr><th id="416">416</th><td>.size	aesni_gcm_decrypt,.-aesni_gcm_decrypt</td></tr>
<tr><th id="417">417</th><td>.type	_aesni_ctr32_6x,@function</td></tr>
<tr><th id="418">418</th><td>.align	<var>32</var></td></tr>
<tr><th id="419">419</th><td>_aesni_ctr32_6x:</td></tr>
<tr><th id="420">420</th><td>	vmovdqu	<var>0</var>-<var>128</var>(%rcx),%xmm4</td></tr>
<tr><th id="421">421</th><td>	vmovdqu	<var>32</var>(%r11),%xmm2</td></tr>
<tr><th id="422">422</th><td>	leaq	-<var>1</var>(%rbp),%r13</td></tr>
<tr><th id="423">423</th><td>	vmovups	<var>16</var>-<var>128</var>(%rcx),%xmm15</td></tr>
<tr><th id="424">424</th><td>	leaq	<var>32</var>-<var>128</var>(%rcx),%r12</td></tr>
<tr><th id="425">425</th><td>	vpxor	%xmm4,%xmm1,%xmm9</td></tr>
<tr><th id="426">426</th><td>	addl	$<var>100663296</var>,%ebx</td></tr>
<tr><th id="427">427</th><td>	jc	.Lhandle_ctr32_2</td></tr>
<tr><th id="428">428</th><td>	vpaddb	%xmm2,%xmm1,%xmm10</td></tr>
<tr><th id="429">429</th><td>	vpaddb	%xmm2,%xmm10,%xmm11</td></tr>
<tr><th id="430">430</th><td>	vpxor	%xmm4,%xmm10,%xmm10</td></tr>
<tr><th id="431">431</th><td>	vpaddb	%xmm2,%xmm11,%xmm12</td></tr>
<tr><th id="432">432</th><td>	vpxor	%xmm4,%xmm11,%xmm11</td></tr>
<tr><th id="433">433</th><td>	vpaddb	%xmm2,%xmm12,%xmm13</td></tr>
<tr><th id="434">434</th><td>	vpxor	%xmm4,%xmm12,%xmm12</td></tr>
<tr><th id="435">435</th><td>	vpaddb	%xmm2,%xmm13,%xmm14</td></tr>
<tr><th id="436">436</th><td>	vpxor	%xmm4,%xmm13,%xmm13</td></tr>
<tr><th id="437">437</th><td>	vpaddb	%xmm2,%xmm14,%xmm1</td></tr>
<tr><th id="438">438</th><td>	vpxor	%xmm4,%xmm14,%xmm14</td></tr>
<tr><th id="439">439</th><td>	jmp	.Loop_ctr32</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>.align	<var>16</var></td></tr>
<tr><th id="442">442</th><td>.Loop_ctr32:</td></tr>
<tr><th id="443">443</th><td>	vaesenc	%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="444">444</th><td>	vaesenc	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="445">445</th><td>	vaesenc	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="446">446</th><td>	vaesenc	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="447">447</th><td>	vaesenc	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="448">448</th><td>	vaesenc	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="449">449</th><td>	vmovups	(%r12),%xmm15</td></tr>
<tr><th id="450">450</th><td>	leaq	<var>16</var>(%r12),%r12</td></tr>
<tr><th id="451">451</th><td>	decl	%r13d</td></tr>
<tr><th id="452">452</th><td>	jnz	.Loop_ctr32</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>	vmovdqu	(%r12),%xmm3</td></tr>
<tr><th id="455">455</th><td>	vaesenc	%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="456">456</th><td>	vpxor	<var>0</var>(%rdi),%xmm3,%xmm4</td></tr>
<tr><th id="457">457</th><td>	vaesenc	%xmm15,%xmm10,%xmm10</td></tr>
<tr><th id="458">458</th><td>	vpxor	<var>16</var>(%rdi),%xmm3,%xmm5</td></tr>
<tr><th id="459">459</th><td>	vaesenc	%xmm15,%xmm11,%xmm11</td></tr>
<tr><th id="460">460</th><td>	vpxor	<var>32</var>(%rdi),%xmm3,%xmm6</td></tr>
<tr><th id="461">461</th><td>	vaesenc	%xmm15,%xmm12,%xmm12</td></tr>
<tr><th id="462">462</th><td>	vpxor	<var>48</var>(%rdi),%xmm3,%xmm8</td></tr>
<tr><th id="463">463</th><td>	vaesenc	%xmm15,%xmm13,%xmm13</td></tr>
<tr><th id="464">464</th><td>	vpxor	<var>64</var>(%rdi),%xmm3,%xmm2</td></tr>
<tr><th id="465">465</th><td>	vaesenc	%xmm15,%xmm14,%xmm14</td></tr>
<tr><th id="466">466</th><td>	vpxor	<var>80</var>(%rdi),%xmm3,%xmm3</td></tr>
<tr><th id="467">467</th><td>	leaq	<var>96</var>(%rdi),%rdi</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>	vaesenclast	%xmm4,%xmm9,%xmm9</td></tr>
<tr><th id="470">470</th><td>	vaesenclast	%xmm5,%xmm10,%xmm10</td></tr>
<tr><th id="471">471</th><td>	vaesenclast	%xmm6,%xmm11,%xmm11</td></tr>
<tr><th id="472">472</th><td>	vaesenclast	%xmm8,%xmm12,%xmm12</td></tr>
<tr><th id="473">473</th><td>	vaesenclast	%xmm2,%xmm13,%xmm13</td></tr>
<tr><th id="474">474</th><td>	vaesenclast	%xmm3,%xmm14,%xmm14</td></tr>
<tr><th id="475">475</th><td>	vmovups	%xmm9,<var>0</var>(%rsi)</td></tr>
<tr><th id="476">476</th><td>	vmovups	%xmm10,<var>16</var>(%rsi)</td></tr>
<tr><th id="477">477</th><td>	vmovups	%xmm11,<var>32</var>(%rsi)</td></tr>
<tr><th id="478">478</th><td>	vmovups	%xmm12,<var>48</var>(%rsi)</td></tr>
<tr><th id="479">479</th><td>	vmovups	%xmm13,<var>64</var>(%rsi)</td></tr>
<tr><th id="480">480</th><td>	vmovups	%xmm14,<var>80</var>(%rsi)</td></tr>
<tr><th id="481">481</th><td>	leaq	<var>96</var>(%rsi),%rsi</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>	.byte	<var>0xf3</var>,<var>0xc3</var></td></tr>
<tr><th id="484">484</th><td>.align	<var>32</var></td></tr>
<tr><th id="485">485</th><td>.Lhandle_ctr32_2:</td></tr>
<tr><th id="486">486</th><td>	vpshufb	%xmm0,%xmm1,%xmm6</td></tr>
<tr><th id="487">487</th><td>	vmovdqu	<var>48</var>(%r11),%xmm5</td></tr>
<tr><th id="488">488</th><td>	vpaddd	<var>64</var>(%r11),%xmm6,%xmm10</td></tr>
<tr><th id="489">489</th><td>	vpaddd	%xmm5,%xmm6,%xmm11</td></tr>
<tr><th id="490">490</th><td>	vpaddd	%xmm5,%xmm10,%xmm12</td></tr>
<tr><th id="491">491</th><td>	vpshufb	%xmm0,%xmm10,%xmm10</td></tr>
<tr><th id="492">492</th><td>	vpaddd	%xmm5,%xmm11,%xmm13</td></tr>
<tr><th id="493">493</th><td>	vpshufb	%xmm0,%xmm11,%xmm11</td></tr>
<tr><th id="494">494</th><td>	vpxor	%xmm4,%xmm10,%xmm10</td></tr>
<tr><th id="495">495</th><td>	vpaddd	%xmm5,%xmm12,%xmm14</td></tr>
<tr><th id="496">496</th><td>	vpshufb	%xmm0,%xmm12,%xmm12</td></tr>
<tr><th id="497">497</th><td>	vpxor	%xmm4,%xmm11,%xmm11</td></tr>
<tr><th id="498">498</th><td>	vpaddd	%xmm5,%xmm13,%xmm1</td></tr>
<tr><th id="499">499</th><td>	vpshufb	%xmm0,%xmm13,%xmm13</td></tr>
<tr><th id="500">500</th><td>	vpxor	%xmm4,%xmm12,%xmm12</td></tr>
<tr><th id="501">501</th><td>	vpshufb	%xmm0,%xmm14,%xmm14</td></tr>
<tr><th id="502">502</th><td>	vpxor	%xmm4,%xmm13,%xmm13</td></tr>
<tr><th id="503">503</th><td>	vpshufb	%xmm0,%xmm1,%xmm1</td></tr>
<tr><th id="504">504</th><td>	vpxor	%xmm4,%xmm14,%xmm14</td></tr>
<tr><th id="505">505</th><td>	jmp	.Loop_ctr32</td></tr>
<tr><th id="506">506</th><td>.size	_aesni_ctr32_6x,.-_aesni_ctr32_6x</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>.globl	aesni_gcm_encrypt</td></tr>
<tr><th id="509">509</th><td>.type	aesni_gcm_encrypt,@function</td></tr>
<tr><th id="510">510</th><td>.align	<var>32</var></td></tr>
<tr><th id="511">511</th><td>aesni_gcm_encrypt:</td></tr>
<tr><th id="512">512</th><td>.cfi_startproc	</td></tr>
<tr><th id="513">513</th><td>	xorq	%r10,%r10</td></tr>
<tr><th id="514">514</th><td>	cmpq	$<var>288</var>,%rdx</td></tr>
<tr><th id="515">515</th><td>	jb	.Lgcm_enc_abort</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>	leaq	(%rsp),%rax</td></tr>
<tr><th id="518">518</th><td>.cfi_def_cfa_register	%rax</td></tr>
<tr><th id="519">519</th><td>	pushq	%rbx</td></tr>
<tr><th id="520">520</th><td>.cfi_offset	%rbx,-<var>16</var></td></tr>
<tr><th id="521">521</th><td>	pushq	%rbp</td></tr>
<tr><th id="522">522</th><td>.cfi_offset	%rbp,-<var>24</var></td></tr>
<tr><th id="523">523</th><td>	pushq	%r12</td></tr>
<tr><th id="524">524</th><td>.cfi_offset	%r12,-<var>32</var></td></tr>
<tr><th id="525">525</th><td>	pushq	%r13</td></tr>
<tr><th id="526">526</th><td>.cfi_offset	%r13,-<var>40</var></td></tr>
<tr><th id="527">527</th><td>	pushq	%r14</td></tr>
<tr><th id="528">528</th><td>.cfi_offset	%r14,-<var>48</var></td></tr>
<tr><th id="529">529</th><td>	pushq	%r15</td></tr>
<tr><th id="530">530</th><td>.cfi_offset	%r15,-<var>56</var></td></tr>
<tr><th id="531">531</th><td>	vzeroupper</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>	vmovdqu	(%r8),%xmm1</td></tr>
<tr><th id="534">534</th><td>	addq	$-<var>128</var>,%rsp</td></tr>
<tr><th id="535">535</th><td>	movl	<var>12</var>(%r8),%ebx</td></tr>
<tr><th id="536">536</th><td>	leaq	.Lbswap_mask(%rip),%r11</td></tr>
<tr><th id="537">537</th><td>	leaq	-<var>128</var>(%rcx),%r14</td></tr>
<tr><th id="538">538</th><td>	movq	$<var>0xf80</var>,%r15</td></tr>
<tr><th id="539">539</th><td>	leaq	<var>128</var>(%rcx),%rcx</td></tr>
<tr><th id="540">540</th><td>	vmovdqu	(%r11),%xmm0</td></tr>
<tr><th id="541">541</th><td>	andq	$-<var>128</var>,%rsp</td></tr>
<tr><th id="542">542</th><td>	movl	<var>240</var>-<var>128</var>(%rcx),%ebp</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>	andq	%r15,%r14</td></tr>
<tr><th id="545">545</th><td>	andq	%rsp,%r15</td></tr>
<tr><th id="546">546</th><td>	subq	%r14,%r15</td></tr>
<tr><th id="547">547</th><td>	jc	.Lenc_no_key_aliasing</td></tr>
<tr><th id="548">548</th><td>	cmpq	$<var>768</var>,%r15</td></tr>
<tr><th id="549">549</th><td>	jnc	.Lenc_no_key_aliasing</td></tr>
<tr><th id="550">550</th><td>	subq	%r15,%rsp</td></tr>
<tr><th id="551">551</th><td>.Lenc_no_key_aliasing:</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>	leaq	(%rsi),%r14</td></tr>
<tr><th id="554">554</th><td>	leaq	-<var>192</var>(%rsi,%rdx,<var>1</var>),%r15</td></tr>
<tr><th id="555">555</th><td>	shrq	$<var>4</var>,%rdx</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>	call	_aesni_ctr32_6x</td></tr>
<tr><th id="558">558</th><td>	vpshufb	%xmm0,%xmm9,%xmm8</td></tr>
<tr><th id="559">559</th><td>	vpshufb	%xmm0,%xmm10,%xmm2</td></tr>
<tr><th id="560">560</th><td>	vmovdqu	%xmm8,<var>112</var>(%rsp)</td></tr>
<tr><th id="561">561</th><td>	vpshufb	%xmm0,%xmm11,%xmm4</td></tr>
<tr><th id="562">562</th><td>	vmovdqu	%xmm2,<var>96</var>(%rsp)</td></tr>
<tr><th id="563">563</th><td>	vpshufb	%xmm0,%xmm12,%xmm5</td></tr>
<tr><th id="564">564</th><td>	vmovdqu	%xmm4,<var>80</var>(%rsp)</td></tr>
<tr><th id="565">565</th><td>	vpshufb	%xmm0,%xmm13,%xmm6</td></tr>
<tr><th id="566">566</th><td>	vmovdqu	%xmm5,<var>64</var>(%rsp)</td></tr>
<tr><th id="567">567</th><td>	vpshufb	%xmm0,%xmm14,%xmm7</td></tr>
<tr><th id="568">568</th><td>	vmovdqu	%xmm6,<var>48</var>(%rsp)</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>	call	_aesni_ctr32_6x</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>	vmovdqu	(%r9),%xmm8</td></tr>
<tr><th id="573">573</th><td>	leaq	<var>32</var>+<var>32</var>(%r9),%r9</td></tr>
<tr><th id="574">574</th><td>	subq	$<var>12</var>,%rdx</td></tr>
<tr><th id="575">575</th><td>	movq	$<var>192</var>,%r10</td></tr>
<tr><th id="576">576</th><td>	vpshufb	%xmm0,%xmm8,%xmm8</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>	call	_aesni_ctr32_ghash_6x</td></tr>
<tr><th id="579">579</th><td>	vmovdqu	<var>32</var>(%rsp),%xmm7</td></tr>
<tr><th id="580">580</th><td>	vmovdqu	(%r11),%xmm0</td></tr>
<tr><th id="581">581</th><td>	vmovdqu	<var>0</var>-<var>32</var>(%r9),%xmm3</td></tr>
<tr><th id="582">582</th><td>	vpunpckhqdq	%xmm7,%xmm7,%xmm1</td></tr>
<tr><th id="583">583</th><td>	vmovdqu	<var>32</var>-<var>32</var>(%r9),%xmm15</td></tr>
<tr><th id="584">584</th><td>	vmovups	%xmm9,-<var>96</var>(%rsi)</td></tr>
<tr><th id="585">585</th><td>	vpshufb	%xmm0,%xmm9,%xmm9</td></tr>
<tr><th id="586">586</th><td>	vpxor	%xmm7,%xmm1,%xmm1</td></tr>
<tr><th id="587">587</th><td>	vmovups	%xmm10,-<var>80</var>(%rsi)</td></tr>
<tr><th id="588">588</th><td>	vpshufb	%xmm0,%xmm10,%xmm10</td></tr>
<tr><th id="589">589</th><td>	vmovups	%xmm11,-<var>64</var>(%rsi)</td></tr>
<tr><th id="590">590</th><td>	vpshufb	%xmm0,%xmm11,%xmm11</td></tr>
<tr><th id="591">591</th><td>	vmovups	%xmm12,-<var>48</var>(%rsi)</td></tr>
<tr><th id="592">592</th><td>	vpshufb	%xmm0,%xmm12,%xmm12</td></tr>
<tr><th id="593">593</th><td>	vmovups	%xmm13,-<var>32</var>(%rsi)</td></tr>
<tr><th id="594">594</th><td>	vpshufb	%xmm0,%xmm13,%xmm13</td></tr>
<tr><th id="595">595</th><td>	vmovups	%xmm14,-<var>16</var>(%rsi)</td></tr>
<tr><th id="596">596</th><td>	vpshufb	%xmm0,%xmm14,%xmm14</td></tr>
<tr><th id="597">597</th><td>	vmovdqu	%xmm9,<var>16</var>(%rsp)</td></tr>
<tr><th id="598">598</th><td>	vmovdqu	<var>48</var>(%rsp),%xmm6</td></tr>
<tr><th id="599">599</th><td>	vmovdqu	<var>16</var>-<var>32</var>(%r9),%xmm0</td></tr>
<tr><th id="600">600</th><td>	vpunpckhqdq	%xmm6,%xmm6,%xmm2</td></tr>
<tr><th id="601">601</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm3,%xmm7,%xmm5</td></tr>
<tr><th id="602">602</th><td>	vpxor	%xmm6,%xmm2,%xmm2</td></tr>
<tr><th id="603">603</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm3,%xmm7,%xmm7</td></tr>
<tr><th id="604">604</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm15,%xmm1,%xmm1</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>	vmovdqu	<var>64</var>(%rsp),%xmm9</td></tr>
<tr><th id="607">607</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm0,%xmm6,%xmm4</td></tr>
<tr><th id="608">608</th><td>	vmovdqu	<var>48</var>-<var>32</var>(%r9),%xmm3</td></tr>
<tr><th id="609">609</th><td>	vpxor	%xmm5,%xmm4,%xmm4</td></tr>
<tr><th id="610">610</th><td>	vpunpckhqdq	%xmm9,%xmm9,%xmm5</td></tr>
<tr><th id="611">611</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm0,%xmm6,%xmm6</td></tr>
<tr><th id="612">612</th><td>	vpxor	%xmm9,%xmm5,%xmm5</td></tr>
<tr><th id="613">613</th><td>	vpxor	%xmm7,%xmm6,%xmm6</td></tr>
<tr><th id="614">614</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm15,%xmm2,%xmm2</td></tr>
<tr><th id="615">615</th><td>	vmovdqu	<var>80</var>-<var>32</var>(%r9),%xmm15</td></tr>
<tr><th id="616">616</th><td>	vpxor	%xmm1,%xmm2,%xmm2</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>	vmovdqu	<var>80</var>(%rsp),%xmm1</td></tr>
<tr><th id="619">619</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm3,%xmm9,%xmm7</td></tr>
<tr><th id="620">620</th><td>	vmovdqu	<var>64</var>-<var>32</var>(%r9),%xmm0</td></tr>
<tr><th id="621">621</th><td>	vpxor	%xmm4,%xmm7,%xmm7</td></tr>
<tr><th id="622">622</th><td>	vpunpckhqdq	%xmm1,%xmm1,%xmm4</td></tr>
<tr><th id="623">623</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm3,%xmm9,%xmm9</td></tr>
<tr><th id="624">624</th><td>	vpxor	%xmm1,%xmm4,%xmm4</td></tr>
<tr><th id="625">625</th><td>	vpxor	%xmm6,%xmm9,%xmm9</td></tr>
<tr><th id="626">626</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm15,%xmm5,%xmm5</td></tr>
<tr><th id="627">627</th><td>	vpxor	%xmm2,%xmm5,%xmm5</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>	vmovdqu	<var>96</var>(%rsp),%xmm2</td></tr>
<tr><th id="630">630</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm0,%xmm1,%xmm6</td></tr>
<tr><th id="631">631</th><td>	vmovdqu	<var>96</var>-<var>32</var>(%r9),%xmm3</td></tr>
<tr><th id="632">632</th><td>	vpxor	%xmm7,%xmm6,%xmm6</td></tr>
<tr><th id="633">633</th><td>	vpunpckhqdq	%xmm2,%xmm2,%xmm7</td></tr>
<tr><th id="634">634</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm0,%xmm1,%xmm1</td></tr>
<tr><th id="635">635</th><td>	vpxor	%xmm2,%xmm7,%xmm7</td></tr>
<tr><th id="636">636</th><td>	vpxor	%xmm9,%xmm1,%xmm1</td></tr>
<tr><th id="637">637</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm15,%xmm4,%xmm4</td></tr>
<tr><th id="638">638</th><td>	vmovdqu	<var>128</var>-<var>32</var>(%r9),%xmm15</td></tr>
<tr><th id="639">639</th><td>	vpxor	%xmm5,%xmm4,%xmm4</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>	vpxor	<var>112</var>(%rsp),%xmm8,%xmm8</td></tr>
<tr><th id="642">642</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm3,%xmm2,%xmm5</td></tr>
<tr><th id="643">643</th><td>	vmovdqu	<var>112</var>-<var>32</var>(%r9),%xmm0</td></tr>
<tr><th id="644">644</th><td>	vpunpckhqdq	%xmm8,%xmm8,%xmm9</td></tr>
<tr><th id="645">645</th><td>	vpxor	%xmm6,%xmm5,%xmm5</td></tr>
<tr><th id="646">646</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm3,%xmm2,%xmm2</td></tr>
<tr><th id="647">647</th><td>	vpxor	%xmm8,%xmm9,%xmm9</td></tr>
<tr><th id="648">648</th><td>	vpxor	%xmm1,%xmm2,%xmm2</td></tr>
<tr><th id="649">649</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm15,%xmm7,%xmm7</td></tr>
<tr><th id="650">650</th><td>	vpxor	%xmm4,%xmm7,%xmm4</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm0,%xmm8,%xmm6</td></tr>
<tr><th id="653">653</th><td>	vmovdqu	<var>0</var>-<var>32</var>(%r9),%xmm3</td></tr>
<tr><th id="654">654</th><td>	vpunpckhqdq	%xmm14,%xmm14,%xmm1</td></tr>
<tr><th id="655">655</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm0,%xmm8,%xmm8</td></tr>
<tr><th id="656">656</th><td>	vpxor	%xmm14,%xmm1,%xmm1</td></tr>
<tr><th id="657">657</th><td>	vpxor	%xmm5,%xmm6,%xmm5</td></tr>
<tr><th id="658">658</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="659">659</th><td>	vmovdqu	<var>32</var>-<var>32</var>(%r9),%xmm15</td></tr>
<tr><th id="660">660</th><td>	vpxor	%xmm2,%xmm8,%xmm7</td></tr>
<tr><th id="661">661</th><td>	vpxor	%xmm4,%xmm9,%xmm6</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>	vmovdqu	<var>16</var>-<var>32</var>(%r9),%xmm0</td></tr>
<tr><th id="664">664</th><td>	vpxor	%xmm5,%xmm7,%xmm9</td></tr>
<tr><th id="665">665</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm3,%xmm14,%xmm4</td></tr>
<tr><th id="666">666</th><td>	vpxor	%xmm9,%xmm6,%xmm6</td></tr>
<tr><th id="667">667</th><td>	vpunpckhqdq	%xmm13,%xmm13,%xmm2</td></tr>
<tr><th id="668">668</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm3,%xmm14,%xmm14</td></tr>
<tr><th id="669">669</th><td>	vpxor	%xmm13,%xmm2,%xmm2</td></tr>
<tr><th id="670">670</th><td>	vpslldq	$<var>8</var>,%xmm6,%xmm9</td></tr>
<tr><th id="671">671</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm15,%xmm1,%xmm1</td></tr>
<tr><th id="672">672</th><td>	vpxor	%xmm9,%xmm5,%xmm8</td></tr>
<tr><th id="673">673</th><td>	vpsrldq	$<var>8</var>,%xmm6,%xmm6</td></tr>
<tr><th id="674">674</th><td>	vpxor	%xmm6,%xmm7,%xmm7</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm0,%xmm13,%xmm5</td></tr>
<tr><th id="677">677</th><td>	vmovdqu	<var>48</var>-<var>32</var>(%r9),%xmm3</td></tr>
<tr><th id="678">678</th><td>	vpxor	%xmm4,%xmm5,%xmm5</td></tr>
<tr><th id="679">679</th><td>	vpunpckhqdq	%xmm12,%xmm12,%xmm9</td></tr>
<tr><th id="680">680</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm0,%xmm13,%xmm13</td></tr>
<tr><th id="681">681</th><td>	vpxor	%xmm12,%xmm9,%xmm9</td></tr>
<tr><th id="682">682</th><td>	vpxor	%xmm14,%xmm13,%xmm13</td></tr>
<tr><th id="683">683</th><td>	vpalignr	$<var>8</var>,%xmm8,%xmm8,%xmm14</td></tr>
<tr><th id="684">684</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm15,%xmm2,%xmm2</td></tr>
<tr><th id="685">685</th><td>	vmovdqu	<var>80</var>-<var>32</var>(%r9),%xmm15</td></tr>
<tr><th id="686">686</th><td>	vpxor	%xmm1,%xmm2,%xmm2</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm3,%xmm12,%xmm4</td></tr>
<tr><th id="689">689</th><td>	vmovdqu	<var>64</var>-<var>32</var>(%r9),%xmm0</td></tr>
<tr><th id="690">690</th><td>	vpxor	%xmm5,%xmm4,%xmm4</td></tr>
<tr><th id="691">691</th><td>	vpunpckhqdq	%xmm11,%xmm11,%xmm1</td></tr>
<tr><th id="692">692</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm3,%xmm12,%xmm12</td></tr>
<tr><th id="693">693</th><td>	vpxor	%xmm11,%xmm1,%xmm1</td></tr>
<tr><th id="694">694</th><td>	vpxor	%xmm13,%xmm12,%xmm12</td></tr>
<tr><th id="695">695</th><td>	vxorps	<var>16</var>(%rsp),%xmm7,%xmm7</td></tr>
<tr><th id="696">696</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm15,%xmm9,%xmm9</td></tr>
<tr><th id="697">697</th><td>	vpxor	%xmm2,%xmm9,%xmm9</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>	vpclmulqdq	$<var>0x10</var>,<var>16</var>(%r11),%xmm8,%xmm8</td></tr>
<tr><th id="700">700</th><td>	vxorps	%xmm14,%xmm8,%xmm8</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm0,%xmm11,%xmm5</td></tr>
<tr><th id="703">703</th><td>	vmovdqu	<var>96</var>-<var>32</var>(%r9),%xmm3</td></tr>
<tr><th id="704">704</th><td>	vpxor	%xmm4,%xmm5,%xmm5</td></tr>
<tr><th id="705">705</th><td>	vpunpckhqdq	%xmm10,%xmm10,%xmm2</td></tr>
<tr><th id="706">706</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm0,%xmm11,%xmm11</td></tr>
<tr><th id="707">707</th><td>	vpxor	%xmm10,%xmm2,%xmm2</td></tr>
<tr><th id="708">708</th><td>	vpalignr	$<var>8</var>,%xmm8,%xmm8,%xmm14</td></tr>
<tr><th id="709">709</th><td>	vpxor	%xmm12,%xmm11,%xmm11</td></tr>
<tr><th id="710">710</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm15,%xmm1,%xmm1</td></tr>
<tr><th id="711">711</th><td>	vmovdqu	<var>128</var>-<var>32</var>(%r9),%xmm15</td></tr>
<tr><th id="712">712</th><td>	vpxor	%xmm9,%xmm1,%xmm1</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>	vxorps	%xmm7,%xmm14,%xmm14</td></tr>
<tr><th id="715">715</th><td>	vpclmulqdq	$<var>0x10</var>,<var>16</var>(%r11),%xmm8,%xmm8</td></tr>
<tr><th id="716">716</th><td>	vxorps	%xmm14,%xmm8,%xmm8</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm3,%xmm10,%xmm4</td></tr>
<tr><th id="719">719</th><td>	vmovdqu	<var>112</var>-<var>32</var>(%r9),%xmm0</td></tr>
<tr><th id="720">720</th><td>	vpxor	%xmm5,%xmm4,%xmm4</td></tr>
<tr><th id="721">721</th><td>	vpunpckhqdq	%xmm8,%xmm8,%xmm9</td></tr>
<tr><th id="722">722</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm3,%xmm10,%xmm10</td></tr>
<tr><th id="723">723</th><td>	vpxor	%xmm8,%xmm9,%xmm9</td></tr>
<tr><th id="724">724</th><td>	vpxor	%xmm11,%xmm10,%xmm10</td></tr>
<tr><th id="725">725</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm15,%xmm2,%xmm2</td></tr>
<tr><th id="726">726</th><td>	vpxor	%xmm1,%xmm2,%xmm2</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>	vpclmulqdq	$<var>0x00</var>,%xmm0,%xmm8,%xmm5</td></tr>
<tr><th id="729">729</th><td>	vpclmulqdq	$<var>0x11</var>,%xmm0,%xmm8,%xmm7</td></tr>
<tr><th id="730">730</th><td>	vpxor	%xmm4,%xmm5,%xmm5</td></tr>
<tr><th id="731">731</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm15,%xmm9,%xmm6</td></tr>
<tr><th id="732">732</th><td>	vpxor	%xmm10,%xmm7,%xmm7</td></tr>
<tr><th id="733">733</th><td>	vpxor	%xmm2,%xmm6,%xmm6</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>	vpxor	%xmm5,%xmm7,%xmm4</td></tr>
<tr><th id="736">736</th><td>	vpxor	%xmm4,%xmm6,%xmm6</td></tr>
<tr><th id="737">737</th><td>	vpslldq	$<var>8</var>,%xmm6,%xmm1</td></tr>
<tr><th id="738">738</th><td>	vmovdqu	<var>16</var>(%r11),%xmm3</td></tr>
<tr><th id="739">739</th><td>	vpsrldq	$<var>8</var>,%xmm6,%xmm6</td></tr>
<tr><th id="740">740</th><td>	vpxor	%xmm1,%xmm5,%xmm8</td></tr>
<tr><th id="741">741</th><td>	vpxor	%xmm6,%xmm7,%xmm7</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>	vpalignr	$<var>8</var>,%xmm8,%xmm8,%xmm2</td></tr>
<tr><th id="744">744</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm3,%xmm8,%xmm8</td></tr>
<tr><th id="745">745</th><td>	vpxor	%xmm2,%xmm8,%xmm8</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>	vpalignr	$<var>8</var>,%xmm8,%xmm8,%xmm2</td></tr>
<tr><th id="748">748</th><td>	vpclmulqdq	$<var>0x10</var>,%xmm3,%xmm8,%xmm8</td></tr>
<tr><th id="749">749</th><td>	vpxor	%xmm7,%xmm2,%xmm2</td></tr>
<tr><th id="750">750</th><td>	vpxor	%xmm2,%xmm8,%xmm8</td></tr>
<tr><th id="751">751</th><td>	vpshufb	(%r11),%xmm8,%xmm8</td></tr>
<tr><th id="752">752</th><td>	vmovdqu	%xmm8,-<var>64</var>(%r9)</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>	vzeroupper</td></tr>
<tr><th id="755">755</th><td>	movq	-<var>48</var>(%rax),%r15</td></tr>
<tr><th id="756">756</th><td>.cfi_restore	%r15</td></tr>
<tr><th id="757">757</th><td>	movq	-<var>40</var>(%rax),%r14</td></tr>
<tr><th id="758">758</th><td>.cfi_restore	%r14</td></tr>
<tr><th id="759">759</th><td>	movq	-<var>32</var>(%rax),%r13</td></tr>
<tr><th id="760">760</th><td>.cfi_restore	%r13</td></tr>
<tr><th id="761">761</th><td>	movq	-<var>24</var>(%rax),%r12</td></tr>
<tr><th id="762">762</th><td>.cfi_restore	%r12</td></tr>
<tr><th id="763">763</th><td>	movq	-<var>16</var>(%rax),%rbp</td></tr>
<tr><th id="764">764</th><td>.cfi_restore	%rbp</td></tr>
<tr><th id="765">765</th><td>	movq	-<var>8</var>(%rax),%rbx</td></tr>
<tr><th id="766">766</th><td>.cfi_restore	%rbx</td></tr>
<tr><th id="767">767</th><td>	leaq	(%rax),%rsp</td></tr>
<tr><th id="768">768</th><td>.cfi_def_cfa_register	%rsp</td></tr>
<tr><th id="769">769</th><td>.Lgcm_enc_abort:</td></tr>
<tr><th id="770">770</th><td>	movq	%r10,%rax</td></tr>
<tr><th id="771">771</th><td>	.byte	<var>0xf3</var>,<var>0xc3</var></td></tr>
<tr><th id="772">772</th><td>.cfi_endproc	</td></tr>
<tr><th id="773">773</th><td>.size	aesni_gcm_encrypt,.-aesni_gcm_encrypt</td></tr>
<tr><th id="774">774</th><td>.align	<var>64</var></td></tr>
<tr><th id="775">775</th><td>.Lbswap_mask:</td></tr>
<tr><th id="776">776</th><td>.byte	<var>15</var>,<var>14</var>,<var>13</var>,<var>12</var>,<var>11</var>,<var>10</var>,<var>9</var>,<var>8</var>,<var>7</var>,<var>6</var>,<var>5</var>,<var>4</var>,<var>3</var>,<var>2</var>,<var>1</var>,<var>0</var></td></tr>
<tr><th id="777">777</th><td>.Lpoly:</td></tr>
<tr><th id="778">778</th><td>.byte	<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0xc2</var></td></tr>
<tr><th id="779">779</th><td>.Lone_msb:</td></tr>
<tr><th id="780">780</th><td>.byte	<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>1</var></td></tr>
<tr><th id="781">781</th><td>.Ltwo_lsb:</td></tr>
<tr><th id="782">782</th><td>.byte	<var>2</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var></td></tr>
<tr><th id="783">783</th><td>.Lone_lsb:</td></tr>
<tr><th id="784">784</th><td>.byte	<var>1</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var></td></tr>
<tr><th id="785">785</th><td>.byte	<var>65</var>,<var>69</var>,<var>83</var>,<var>45</var>,<var>78</var>,<var>73</var>,<var>32</var>,<var>71</var>,<var>67</var>,<var>77</var>,<var>32</var>,<var>109</var>,<var>111</var>,<var>100</var>,<var>117</var>,<var>108</var>,<var>101</var>,<var>32</var>,<var>102</var>,<var>111</var>,<var>114</var>,<var>32</var>,<var>120</var>,<var>56</var>,<var>54</var>,<var>95</var>,<var>54</var>,<var>52</var>,<var>44</var>,<var>32</var>,<var>67</var>,<var>82</var>,<var>89</var>,<var>80</var>,<var>84</var>,<var>79</var>,<var>71</var>,<var>65</var>,<var>77</var>,<var>83</var>,<var>32</var>,<var>98</var>,<var>121</var>,<var>32</var>,<var>60</var>,<var>97</var>,<var>112</var>,<var>112</var>,<var>114</var>,<var>111</var>,<var>64</var>,<var>111</var>,<var>112</var>,<var>101</var>,<var>110</var>,<var>115</var>,<var>115</var>,<var>108</var>,<var>46</var>,<var>111</var>,<var>114</var>,<var>103</var>,<var>62</var>,<var>0</var></td></tr>
<tr><th id="786">786</th><td>.align	<var>64</var></td></tr>
<tr><th id="787">787</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
