// Seed: 3004986411
module module_0;
endmodule
module module_1 (
    input  tri1  id_0,
    output wor   id_1,
    output logic id_2
);
  always
    if (1) begin : LABEL_0
      $clog2(56);
      ;
    end else id_2 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_8, id_9;
  xor primCall (id_1, id_10, id_11, id_12, id_2, id_5, id_6, id_7, id_8, id_9);
  localparam id_10 = 1 ? 1 : 1;
  logic id_11;
  wor   id_12 = -1;
  assign id_9[1] = id_12.id_12;
  module_0 modCall_1 ();
  assign id_5 = id_12;
endmodule
