// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _AddWeighted_HH_
#define _AddWeighted_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sobel_accel_dadd_udo.h"
#include "sobel_accel_dmul_vdy.h"
#include "sobel_accel_uitodwdI.h"

namespace ap_rtl {

struct AddWeighted : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > src1_data_stream_V_dout;
    sc_in< sc_logic > src1_data_stream_V_empty_n;
    sc_out< sc_logic > src1_data_stream_V_read;
    sc_in< sc_lv<8> > src2_data_stream_V_dout;
    sc_in< sc_logic > src2_data_stream_V_empty_n;
    sc_out< sc_logic > src2_data_stream_V_read;
    sc_in< sc_lv<12> > dst_rows_V_dout;
    sc_in< sc_logic > dst_rows_V_empty_n;
    sc_out< sc_logic > dst_rows_V_read;
    sc_in< sc_lv<12> > dst_cols_V_dout;
    sc_in< sc_logic > dst_cols_V_empty_n;
    sc_out< sc_logic > dst_cols_V_read;
    sc_out< sc_lv<8> > dst_data_stream_V_din;
    sc_in< sc_logic > dst_data_stream_V_full_n;
    sc_out< sc_logic > dst_data_stream_V_write;
    sc_out< sc_lv<12> > dst_rows_V_out_din;
    sc_in< sc_logic > dst_rows_V_out_full_n;
    sc_out< sc_logic > dst_rows_V_out_write;
    sc_out< sc_lv<12> > dst_cols_V_out_din;
    sc_in< sc_logic > dst_cols_V_out_full_n;
    sc_out< sc_logic > dst_cols_V_out_write;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    AddWeighted(sc_module_name name);
    SC_HAS_PROCESS(AddWeighted);

    ~AddWeighted();

    sc_trace_file* mVcdFile;

    sobel_accel_dadd_udo<1,5,64,64,64>* sobel_accel_dadd_udo_U87;
    sobel_accel_dadd_udo<1,5,64,64,64>* sobel_accel_dadd_udo_U88;
    sobel_accel_dmul_vdy<1,5,64,64,64>* sobel_accel_dmul_vdy_U89;
    sobel_accel_dmul_vdy<1,5,64,64,64>* sobel_accel_dmul_vdy_U90;
    sobel_accel_uitodwdI<1,4,32,64>* sobel_accel_uitodwdI_U91;
    sobel_accel_uitodwdI<1,4,32,64>* sobel_accel_uitodwdI_U92;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > src1_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093;
    sc_signal< sc_logic > src2_data_stream_V_blk_n;
    sc_signal< sc_logic > dst_rows_V_blk_n;
    sc_signal< sc_logic > dst_cols_V_blk_n;
    sc_signal< sc_logic > dst_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter21_reg;
    sc_signal< sc_logic > dst_rows_V_out_blk_n;
    sc_signal< sc_logic > dst_cols_V_out_blk_n;
    sc_signal< sc_lv<32> > t_V_4_reg_262;
    sc_signal< sc_lv<32> > rows_V_fu_298_p1;
    sc_signal< sc_lv<32> > rows_V_reg_1074;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > cols_V_fu_302_p1;
    sc_signal< sc_lv<32> > cols_V_reg_1079;
    sc_signal< sc_lv<1> > icmp_ln354_fu_306_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > i_V_fu_311_p2;
    sc_signal< sc_lv<32> > i_V_reg_1088;
    sc_signal< sc_lv<1> > icmp_ln355_fu_317_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter22;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln355_reg_1093_pp0_iter20_reg;
    sc_signal< sc_lv<32> > j_V_fu_322_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_reg_1102;
    sc_signal< sc_lv<8> > tmp_62_reg_1107;
    sc_signal< sc_lv<64> > grp_fu_292_p1;
    sc_signal< sc_lv<64> > tmp_i_i_reg_1122;
    sc_signal< sc_lv<64> > grp_fu_295_p1;
    sc_signal< sc_lv<64> > tmp_8_i_i_reg_1127;
    sc_signal< sc_lv<64> > grp_fu_282_p2;
    sc_signal< sc_lv<64> > t1_reg_1132;
    sc_signal< sc_lv<64> > grp_fu_287_p2;
    sc_signal< sc_lv<64> > t2_reg_1137;
    sc_signal< sc_lv<64> > grp_fu_273_p2;
    sc_signal< sc_lv<64> > tmp_9_i_i_reg_1142;
    sc_signal< sc_lv<64> > grp_fu_277_p2;
    sc_signal< sc_lv<64> > sum_reg_1147;
    sc_signal< sc_lv<1> > icmp_ln833_fu_353_p2;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1152;
    sc_signal< sc_lv<1> > icmp_ln837_fu_359_p2;
    sc_signal< sc_lv<1> > icmp_ln837_reg_1158;
    sc_signal< sc_lv<1> > icmp_ln571_fu_407_p2;
    sc_signal< sc_lv<1> > icmp_ln571_reg_1164;
    sc_signal< sc_lv<8> > p_Val2_25_fu_659_p3;
    sc_signal< sc_lv<8> > p_Val2_25_reg_1170;
    sc_signal< sc_lv<1> > underflow_fu_963_p3;
    sc_signal< sc_lv<1> > underflow_reg_1176;
    sc_signal< sc_lv<1> > or_ln658_1_fu_977_p2;
    sc_signal< sc_lv<1> > or_ln658_1_reg_1182;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_lv<32> > t_V_reg_251;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_292_p0;
    sc_signal< sc_lv<32> > grp_fu_295_p0;
    sc_signal< sc_lv<12> > rows_V_fu_298_p0;
    sc_signal< sc_lv<12> > cols_V_fu_302_p0;
    sc_signal< sc_lv<64> > p_Val2_22_fu_336_p1;
    sc_signal< sc_lv<11> > tmp_V_fu_339_p4;
    sc_signal< sc_lv<52> > tmp_V_5_fu_349_p1;
    sc_signal< sc_lv<53> > tmp_1_i_fu_381_p3;
    sc_signal< sc_lv<54> > p_Result_21_fu_389_p1;
    sc_signal< sc_lv<1> > p_Result_20_fu_369_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_393_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_365_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_377_p1;
    sc_signal< sc_lv<12> > F2_fu_413_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_419_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_425_p2;
    sc_signal< sc_lv<12> > F2_6_fu_431_p3;
    sc_signal< sc_lv<54> > p_Val2_s_fu_399_p3;
    sc_signal< sc_lv<9> > tmp_64_fu_463_p4;
    sc_signal< sc_lv<32> > sext_ln581_fu_443_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_479_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_483_p2;
    sc_signal< sc_lv<1> > tmp_65_fu_493_p3;
    sc_signal< sc_lv<8> > trunc_ln583_fu_453_p1;
    sc_signal< sc_lv<8> > trunc_ln581_fu_439_p1;
    sc_signal< sc_lv<1> > icmp_ln585_fu_457_p2;
    sc_signal< sc_lv<8> > trunc_ln586_fu_489_p1;
    sc_signal< sc_lv<8> > select_ln588_fu_501_p3;
    sc_signal< sc_lv<12> > add_ln591_fu_529_p2;
    sc_signal< sc_lv<32> > zext_ln591_fu_535_p1;
    sc_signal< sc_lv<1> > icmp_ln591_fu_523_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_539_p3;
    sc_signal< sc_lv<8> > p_Val2_23_fu_515_p3;
    sc_signal< sc_lv<1> > qb_fu_547_p3;
    sc_signal< sc_lv<8> > zext_ln415_fu_563_p1;
    sc_signal< sc_lv<8> > p_Val2_24_fu_567_p2;
    sc_signal< sc_lv<1> > tmp_67_fu_573_p3;
    sc_signal< sc_lv<1> > icmp_ln582_fu_447_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_595_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_601_p2;
    sc_signal< sc_lv<1> > p_Result_22_fu_555_p3;
    sc_signal< sc_lv<1> > and_ln403_fu_607_p2;
    sc_signal< sc_lv<8> > select_ln582_fu_587_p3;
    sc_signal< sc_lv<1> > xor_ln403_fu_621_p2;
    sc_signal< sc_lv<1> > and_ln403_3_fu_627_p2;
    sc_signal< sc_lv<8> > select_ln403_fu_613_p3;
    sc_signal< sc_lv<1> > or_ln581_fu_641_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_473_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_647_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_653_p2;
    sc_signal< sc_lv<8> > shl_ln604_fu_509_p2;
    sc_signal< sc_lv<8> > select_ln403_3_fu_633_p3;
    sc_signal< sc_lv<1> > xor_ln603_fu_667_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_673_p2;
    sc_signal< sc_lv<1> > xor_ln416_fu_581_p2;
    sc_signal< sc_lv<1> > and_ln603_5_fu_679_p2;
    sc_signal< sc_lv<12> > pos1_fu_691_p2;
    sc_signal< sc_lv<12> > pos2_fu_701_p2;
    sc_signal< sc_lv<1> > tmp_69_fu_725_p3;
    sc_signal< sc_lv<32> > sext_ln618_fu_697_p1;
    sc_signal< sc_lv<54> > zext_ln623_fu_739_p1;
    sc_signal< sc_lv<54> > ashr_ln623_fu_743_p2;
    sc_signal< sc_lv<1> > lD_fu_749_p1;
    sc_signal< sc_lv<1> > xor_ln621_3_fu_733_p2;
    sc_signal< sc_lv<1> > and_ln621_fu_753_p2;
    sc_signal< sc_lv<1> > icmp_ln621_fu_719_p2;
    sc_signal< sc_lv<1> > tmp_70_fu_765_p3;
    sc_signal< sc_lv<1> > icmp_ln631_fu_779_p2;
    sc_signal< sc_lv<1> > xor_ln631_fu_773_p2;
    sc_signal< sc_lv<32> > sext_ln619_fu_707_p1;
    sc_signal< sc_lv<54> > zext_ln635_fu_791_p1;
    sc_signal< sc_lv<54> > Range2_V_3_fu_795_p2;
    sc_signal< sc_lv<54> > r_V_fu_801_p2;
    sc_signal< sc_lv<1> > and_ln631_fu_785_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_807_p2;
    sc_signal< sc_lv<1> > select_ln631_fu_813_p3;
    sc_signal< sc_lv<1> > Range1_all_ones_3_fu_759_p2;
    sc_signal< sc_lv<1> > icmp_ln641_fu_833_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_839_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_3_fu_857_p2;
    sc_signal< sc_lv<1> > xor_ln639_3_fu_869_p2;
    sc_signal< sc_lv<1> > icmp_ln642_fu_851_p2;
    sc_signal< sc_lv<1> > or_ln639_fu_875_p2;
    sc_signal< sc_lv<1> > and_ln642_fu_881_p2;
    sc_signal< sc_lv<1> > and_ln639_fu_821_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_827_p2;
    sc_signal< sc_lv<1> > select_ln642_fu_887_p3;
    sc_signal< sc_lv<1> > or_ln645_fu_863_p2;
    sc_signal< sc_lv<1> > and_ln641_fu_845_p2;
    sc_signal< sc_lv<1> > select_ln642_3_fu_903_p3;
    sc_signal< sc_lv<1> > and_ln603_6_fu_685_p2;
    sc_signal< sc_lv<1> > select_ln639_fu_895_p3;
    sc_signal< sc_lv<1> > select_ln639_3_fu_911_p3;
    sc_signal< sc_lv<1> > and_ln654_fu_927_p2;
    sc_signal< sc_lv<1> > p_Result_23_fu_711_p3;
    sc_signal< sc_lv<1> > xor_ln621_fu_939_p2;
    sc_signal< sc_lv<1> > and_ln621_4_fu_945_p2;
    sc_signal< sc_lv<1> > and_ln557_fu_957_p2;
    sc_signal< sc_lv<1> > empty_111_fu_933_p2;
    sc_signal< sc_lv<1> > and_ln621_5_fu_951_p2;
    sc_signal< sc_lv<1> > or_ln658_fu_971_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_919_p3;
    sc_signal< sc_lv<1> > xor_ln340_fu_987_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_997_p2;
    sc_signal< sc_lv<1> > and_ln340_fu_992_p2;
    sc_signal< sc_lv<1> > and_ln428_3_fu_1015_p2;
    sc_signal< sc_lv<1> > xor_ln428_fu_1019_p2;
    sc_signal< sc_lv<1> > and_ln571_fu_1025_p2;
    sc_signal< sc_lv<1> > and_ln428_fu_983_p2;
    sc_signal< sc_lv<1> > or_ln571_fu_1030_p2;
    sc_signal< sc_lv<1> > or_ln571_4_fu_1036_p2;
    sc_signal< sc_lv<1> > or_ln571_3_fu_1048_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_1002_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1053_p2;
    sc_signal< sc_lv<1> > and_ln340_1_fu_1059_p2;
    sc_signal< sc_lv<8> > select_ln340_fu_1008_p3;
    sc_signal< sc_lv<8> > select_ln571_fu_1041_p3;
    sc_signal< sc_logic > grp_fu_273_ce;
    sc_signal< sc_logic > grp_fu_277_ce;
    sc_signal< sc_logic > grp_fu_282_ce;
    sc_signal< sc_logic > grp_fu_287_ce;
    sc_signal< sc_logic > grp_fu_292_ce;
    sc_signal< sc_logic > grp_fu_295_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state26;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_3FE0000000000000;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<11> ap_const_lv11_433;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_9;
    static const sc_lv<54> ap_const_lv54_3FFFFFFFFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_F2_6_fu_431_p3();
    void thread_F2_fu_413_p2();
    void thread_Range1_all_ones_3_fu_759_p2();
    void thread_Range1_all_ones_fu_827_p2();
    void thread_Range1_all_zeros_3_fu_857_p2();
    void thread_Range1_all_zeros_fu_839_p2();
    void thread_Range2_V_3_fu_795_p2();
    void thread_Range2_all_ones_fu_807_p2();
    void thread_add_ln591_fu_529_p2();
    void thread_and_ln340_1_fu_1059_p2();
    void thread_and_ln340_fu_992_p2();
    void thread_and_ln403_3_fu_627_p2();
    void thread_and_ln403_fu_607_p2();
    void thread_and_ln428_3_fu_1015_p2();
    void thread_and_ln428_fu_983_p2();
    void thread_and_ln557_fu_957_p2();
    void thread_and_ln571_fu_1025_p2();
    void thread_and_ln581_fu_601_p2();
    void thread_and_ln603_5_fu_679_p2();
    void thread_and_ln603_6_fu_685_p2();
    void thread_and_ln603_fu_653_p2();
    void thread_and_ln621_4_fu_945_p2();
    void thread_and_ln621_5_fu_951_p2();
    void thread_and_ln621_fu_753_p2();
    void thread_and_ln631_fu_785_p2();
    void thread_and_ln639_fu_821_p2();
    void thread_and_ln641_fu_845_p2();
    void thread_and_ln642_fu_881_p2();
    void thread_and_ln654_fu_927_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state26();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state13_pp0_stage0_iter10();
    void thread_ap_block_state14_pp0_stage0_iter11();
    void thread_ap_block_state15_pp0_stage0_iter12();
    void thread_ap_block_state16_pp0_stage0_iter13();
    void thread_ap_block_state17_pp0_stage0_iter14();
    void thread_ap_block_state18_pp0_stage0_iter15();
    void thread_ap_block_state19_pp0_stage0_iter16();
    void thread_ap_block_state20_pp0_stage0_iter17();
    void thread_ap_block_state21_pp0_stage0_iter18();
    void thread_ap_block_state22_pp0_stage0_iter19();
    void thread_ap_block_state23_pp0_stage0_iter20();
    void thread_ap_block_state24_pp0_stage0_iter21();
    void thread_ap_block_state25_pp0_stage0_iter22();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ashr_ln586_fu_483_p2();
    void thread_ashr_ln623_fu_743_p2();
    void thread_cols_V_fu_302_p0();
    void thread_cols_V_fu_302_p1();
    void thread_deleted_zeros_fu_919_p3();
    void thread_dst_cols_V_blk_n();
    void thread_dst_cols_V_out_blk_n();
    void thread_dst_cols_V_out_din();
    void thread_dst_cols_V_out_write();
    void thread_dst_cols_V_read();
    void thread_dst_data_stream_V_blk_n();
    void thread_dst_data_stream_V_din();
    void thread_dst_data_stream_V_write();
    void thread_dst_rows_V_blk_n();
    void thread_dst_rows_V_out_blk_n();
    void thread_dst_rows_V_out_din();
    void thread_dst_rows_V_out_write();
    void thread_dst_rows_V_read();
    void thread_empty_111_fu_933_p2();
    void thread_grp_fu_273_ce();
    void thread_grp_fu_277_ce();
    void thread_grp_fu_282_ce();
    void thread_grp_fu_287_ce();
    void thread_grp_fu_292_ce();
    void thread_grp_fu_292_p0();
    void thread_grp_fu_295_ce();
    void thread_grp_fu_295_p0();
    void thread_i_V_fu_311_p2();
    void thread_icmp_ln354_fu_306_p2();
    void thread_icmp_ln355_fu_317_p2();
    void thread_icmp_ln571_fu_407_p2();
    void thread_icmp_ln581_fu_419_p2();
    void thread_icmp_ln582_fu_447_p2();
    void thread_icmp_ln585_fu_457_p2();
    void thread_icmp_ln591_fu_523_p2();
    void thread_icmp_ln603_fu_473_p2();
    void thread_icmp_ln621_fu_719_p2();
    void thread_icmp_ln631_fu_779_p2();
    void thread_icmp_ln641_fu_833_p2();
    void thread_icmp_ln642_fu_851_p2();
    void thread_icmp_ln833_fu_353_p2();
    void thread_icmp_ln837_fu_359_p2();
    void thread_internal_ap_ready();
    void thread_j_V_fu_322_p2();
    void thread_lD_fu_749_p1();
    void thread_man_V_1_fu_393_p2();
    void thread_or_ln340_fu_1002_p2();
    void thread_or_ln571_3_fu_1048_p2();
    void thread_or_ln571_4_fu_1036_p2();
    void thread_or_ln571_fu_1030_p2();
    void thread_or_ln581_fu_641_p2();
    void thread_or_ln603_fu_673_p2();
    void thread_or_ln639_fu_875_p2();
    void thread_or_ln645_fu_863_p2();
    void thread_or_ln658_1_fu_977_p2();
    void thread_or_ln658_fu_971_p2();
    void thread_p_Result_20_fu_369_p3();
    void thread_p_Result_21_fu_389_p1();
    void thread_p_Result_22_fu_555_p3();
    void thread_p_Result_23_fu_711_p3();
    void thread_p_Result_s_fu_539_p3();
    void thread_p_Val2_22_fu_336_p1();
    void thread_p_Val2_23_fu_515_p3();
    void thread_p_Val2_24_fu_567_p2();
    void thread_p_Val2_25_fu_659_p3();
    void thread_p_Val2_s_fu_399_p3();
    void thread_pos1_fu_691_p2();
    void thread_pos2_fu_701_p2();
    void thread_qb_fu_547_p3();
    void thread_r_V_fu_801_p2();
    void thread_real_start();
    void thread_rows_V_fu_298_p0();
    void thread_rows_V_fu_298_p1();
    void thread_select_ln340_fu_1008_p3();
    void thread_select_ln403_3_fu_633_p3();
    void thread_select_ln403_fu_613_p3();
    void thread_select_ln571_fu_1041_p3();
    void thread_select_ln582_fu_587_p3();
    void thread_select_ln588_fu_501_p3();
    void thread_select_ln631_fu_813_p3();
    void thread_select_ln639_3_fu_911_p3();
    void thread_select_ln639_fu_895_p3();
    void thread_select_ln642_3_fu_903_p3();
    void thread_select_ln642_fu_887_p3();
    void thread_sext_ln581_fu_443_p1();
    void thread_sext_ln618_fu_697_p1();
    void thread_sext_ln619_fu_707_p1();
    void thread_shl_ln604_fu_509_p2();
    void thread_src1_data_stream_V_blk_n();
    void thread_src1_data_stream_V_read();
    void thread_src2_data_stream_V_blk_n();
    void thread_src2_data_stream_V_read();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln581_fu_425_p2();
    void thread_tmp_1_i_fu_381_p3();
    void thread_tmp_64_fu_463_p4();
    void thread_tmp_65_fu_493_p3();
    void thread_tmp_67_fu_573_p3();
    void thread_tmp_69_fu_725_p3();
    void thread_tmp_70_fu_765_p3();
    void thread_tmp_V_5_fu_349_p1();
    void thread_tmp_V_fu_339_p4();
    void thread_trunc_ln556_fu_365_p1();
    void thread_trunc_ln581_fu_439_p1();
    void thread_trunc_ln583_fu_453_p1();
    void thread_trunc_ln586_fu_489_p1();
    void thread_underflow_fu_963_p3();
    void thread_xor_ln340_1_fu_997_p2();
    void thread_xor_ln340_fu_987_p2();
    void thread_xor_ln403_fu_621_p2();
    void thread_xor_ln416_fu_581_p2();
    void thread_xor_ln428_fu_1019_p2();
    void thread_xor_ln571_fu_1053_p2();
    void thread_xor_ln581_fu_647_p2();
    void thread_xor_ln582_fu_595_p2();
    void thread_xor_ln603_fu_667_p2();
    void thread_xor_ln621_3_fu_733_p2();
    void thread_xor_ln621_fu_939_p2();
    void thread_xor_ln631_fu_773_p2();
    void thread_xor_ln639_3_fu_869_p2();
    void thread_zext_ln415_fu_563_p1();
    void thread_zext_ln461_fu_377_p1();
    void thread_zext_ln586_fu_479_p1();
    void thread_zext_ln591_fu_535_p1();
    void thread_zext_ln623_fu_739_p1();
    void thread_zext_ln635_fu_791_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
