<def f='linux/include/linux/clk-provider.h' l='232' ll='238'/>
<use f='linux/include/linux/clk-provider.h' l='258'/>
<size>40</size>
<doc f='linux/include/linux/clk-provider.h' l='222'>/**
 * struct clk_init_data - holds init data that&apos;s common to all clocks and is
 * shared between the clock provider and the common clock framework.
 *
 * @name: clock name
 * @ops: operations this clock supports
 * @parent_names: array of string names for all possible parents
 * @num_parents: number of possible parents
 * @flags: framework-level hints and quirks
 */</doc>
<mbr r='clk_init_data::name' o='0' t='const char *'/>
<mbr r='clk_init_data::ops' o='64' t='const struct clk_ops *'/>
<mbr r='clk_init_data::parent_names' o='128' t='const char *const *'/>
<mbr r='clk_init_data::num_parents' o='192' t='u8'/>
<mbr r='clk_init_data::flags' o='256' t='unsigned long'/>
<use f='linux/drivers/clk/clk-composite.c' l='222' c='clk_hw_register_composite'/>
<size>40</size>
<use f='linux/drivers/clk/clk-divider.c' l='440' c='_register_divider'/>
<size>40</size>
<use f='linux/drivers/clk/clk-fixed-factor.c' l='77' c='clk_hw_register_fixed_factor'/>
<size>40</size>
<use f='linux/drivers/clk/clk-fixed-rate.c' l='64' c='clk_hw_register_fixed_rate_with_accuracy'/>
<size>40</size>
<use f='linux/drivers/clk/clk-fractional-divider.c' l='137' c='clk_hw_register_fractional_divider'/>
<size>40</size>
<use f='linux/drivers/clk/clk-gate.c' l='131' c='clk_hw_register_gate'/>
<size>40</size>
<use f='linux/drivers/clk/clk-gpio.c' l='101' c='clk_register_gpio'/>
<size>40</size>
<use f='linux/drivers/clk/clk-mux.c' l='124' c='clk_hw_register_mux_table'/>
<size>40</size>
<use f='linux/drivers/clk/x86/clk-pmc-atom.c' l='172' c='plt_clk_register'/>
<size>40</size>
