A systemverilog implementation of a ARM processor for ECE 469: Computer Architecture at the University of Washington

Planned developments include: Single cycle version, 5 stage pipeline, cache
