{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718222873453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718222873454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 22:07:53 2024 " "Processing started: Wed Jun 12 22:07:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718222873454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718222873454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ensamblado_multi -c ensamblado_multi " "Command: quartus_map --read_settings_files=on --write_settings_files=off ensamblado_multi -c ensamblado_multi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718222873455 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718222873612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/componentes_red_pkg/componentes_red_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/componentes_red_pkg/componentes_red_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_red_pkg " "Found design unit 1: componentes_red_pkg" {  } { { "../../RED_ida/componentes_red_pkg/componentes_red_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/componentes_red_pkg/componentes_red_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_memoria_interface_pkg " "Found design unit 1: componentes_memoria_interface_pkg" {  } { { "../../memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_memoria_pkg " "Found design unit 1: componentes_memoria_pkg" {  } { { "../../memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_interfaces_bus_pkg " "Found design unit 1: componentes_interfaces_bus_pkg" {  } { { "../../RED_ida/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_RegDes_pkg " "Found design unit 1: retardos_RegDes_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_otros_pkg " "Found design unit 1: retardos_otros_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_interface_proc_cache_pkg " "Found design unit 1: componentes_interface_proc_cache_pkg" {  } { { "../../../../../LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/interface_cache_bus_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/interface_cache_bus_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_cache_bus_pkg " "Found design unit 1: interface_cache_bus_pkg" {  } { { "../../tipos_constantes_pkg/interface_cache_bus_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/interface_cache_bus_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_memorias_pkg " "Found design unit 1: retardos_memorias_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_memorias_pkg " "Found design unit 1: param_memorias_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_etiq_pkg " "Found design unit 1: componentes_etiq_pkg" {  } { { "../../../../../LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_datos_pkg " "Found design unit 1: componentes_datos_pkg" {  } { { "../../../../../LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_camino_pkg " "Found design unit 1: componentes_camino_pkg" {  } { { "../../../../../LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_controlador_pkg " "Found design unit 1: retardos_controlador_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/controlador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_pkg " "Found design unit 1: controlador_pkg" {  } { { "../../tipos_constantes_pkg/controlador_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/controlador_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 campo_ET_pkg " "Found design unit 1: campo_ET_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 campo_EST_pkg " "Found design unit 1: campo_EST_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 campo_DAT_pkg " "Found design unit 1: campo_DAT_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camino_dat_pkg " "Found design unit 1: camino_dat_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_pkg " "Found design unit 1: cache_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acciones_pkg " "Found design unit 1: acciones_pkg" {  } { { "../../../../../LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes_interfaces_bus_multi_pkg/componentes_interfaces_bus_multi_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes_interfaces_bus_multi_pkg/componentes_interfaces_bus_multi_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_interfaces_bus_multi_pkg " "Found design unit 1: componentes_interfaces_bus_multi_pkg" {  } { { "../../RED_ida/BUS/componentes_interfaces_bus_multi_pkg/componentes_interfaces_bus_multi_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes_interfaces_bus_multi_pkg/componentes_interfaces_bus_multi_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_multi_con_inter_proc_pkg/componentes_cache_multi_con_inter_proc_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_multi_con_inter_proc_pkg/componentes_cache_multi_con_inter_proc_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cache_multi_con_inter_proc_pkg " "Found design unit 1: componentes_cache_multi_con_inter_proc_pkg" {  } { { "../../cache_con_interface_bus/cache_con_interface_proc/componentes_cache_multi_con_inter_proc_pkg/componentes_cache_multi_con_inter_proc_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_multi_con_inter_proc_pkg/componentes_cache_multi_con_inter_proc_pkg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_multi_con_interface_proc_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_multi_con_interface_proc_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_multi_con_interface_proc_pkg " "Found design unit 1: cache_multi_con_interface_proc_pkg" {  } { { "../../cache_con_interface_bus/cache_con_interface_proc_pkg/cache_multi_con_interface_proc_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_multi_con_interface_proc_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_multi_interface_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_multi_interface_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cache_multi_interface_pkg " "Found design unit 1: componentes_cache_multi_interface_pkg" {  } { { "../../cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_multi_interface_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_multi_interface_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB3/proyecto_1/tipos_constantes_pkg/retardos_observador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB3/proyecto_1/tipos_constantes_pkg/retardos_observador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_observador_pkg " "Found design unit 1: retardos_observador_pkg" {  } { { "../../../../../LAB3/proyecto_1/tipos_constantes_pkg/retardos_observador_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB3/proyecto_1/tipos_constantes_pkg/retardos_observador_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB3/proyecto_1/tipos_constantes_pkg/retardos_inter_proc_cache_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB3/proyecto_1/tipos_constantes_pkg/retardos_inter_proc_cache_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_inter_proc_cache_pkg " "Found design unit 1: retardos_inter_proc_cache_pkg" {  } { { "../../../../../LAB3/proyecto_1/tipos_constantes_pkg/retardos_inter_proc_cache_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB3/proyecto_1/tipos_constantes_pkg/retardos_inter_proc_cache_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/procedimientos_controlador_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/procedimientos_controlador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procedimientos_controlador_pkg " "Found design unit 1: procedimientos_controlador_pkg" {  } { { "../../cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/procedimientos_controlador_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/procedimientos_controlador_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873978 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 procedimientos_controlador_pkg-body " "Found design unit 2: procedimientos_controlador_pkg-body" {  } { { "../../cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/procedimientos_controlador_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/procedimientos_controlador_pkg.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/procedimientos_observador_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/procedimientos_observador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procedimientos_observador_pkg " "Found design unit 1: procedimientos_observador_pkg" {  } { { "../../cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/procedimientos_observador_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/procedimientos_observador_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873979 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 procedimientos_observador_pkg-body " "Found design unit 2: procedimientos_observador_pkg-body" {  } { { "../../cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/procedimientos_observador_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/procedimientos_observador_pkg.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/interface_observador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/interface_observador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_observador_pkg " "Found design unit 1: interface_observador_pkg" {  } { { "../../tipos_constantes_pkg/interface_observador_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/interface_observador_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/controlador_Obs_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/controlador_Obs_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_Obs_pkg " "Found design unit 1: controlador_Obs_pkg" {  } { { "../../tipos_constantes_pkg/controlador_Obs_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/controlador_Obs_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes_controlador_cache_multi_pkg/componentes_controlador_cache_multi_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes_controlador_cache_multi_pkg/componentes_controlador_cache_multi_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_controlador_cache_multi_pkg " "Found design unit 1: componentes_controlador_cache_multi_pkg" {  } { { "../../cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes_controlador_cache_multi_pkg/componentes_controlador_cache_multi_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes_controlador_cache_multi_pkg/componentes_controlador_cache_multi_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_multi_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_multi_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cache_multi_pkg " "Found design unit 1: componentes_cache_multi_pkg" {  } { { "../../cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_multi_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_multi_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes_bus_multi_pkg/componentes_bus_multi_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes_bus_multi_pkg/componentes_bus_multi_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_bus_multi_pkg " "Found design unit 1: componentes_bus_multi_pkg" {  } { { "../../RED_ida/BUS/componentes_bus_multi_pkg/componentes_bus_multi_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes_bus_multi_pkg/componentes_bus_multi_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/retardos_bus_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/retardos_bus_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_bus_pkg " "Found design unit 1: retardos_bus_pkg" {  } { { "../../tipos_constantes_pkg/retardos_bus_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/retardos_bus_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/retardos_arbitro_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/retardos_arbitro_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_arbitro_pkg " "Found design unit 1: retardos_arbitro_pkg" {  } { { "../../tipos_constantes_pkg/retardos_arbitro_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/retardos_arbitro_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/multis_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/multis_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multis_pkg " "Found design unit 1: multis_pkg" {  } { { "../../tipos_constantes_pkg/multis_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/multis_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/bus_multi_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/bus_multi_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_multi_pkg " "Found design unit 1: bus_multi_pkg" {  } { { "../../tipos_constantes_pkg/bus_multi_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/tipos_constantes_pkg/bus_multi_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes_arbitro_pkg/componentes_arbitro_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes_arbitro_pkg/componentes_arbitro_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_arbitro_pkg " "Found design unit 1: componentes_arbitro_pkg" {  } { { "../../RED_ida/arbitro/componentes_arbitro_pkg/componentes_arbitro_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes_arbitro_pkg/componentes_arbitro_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes_arbitraje_pkg/componentes_arbitraje_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes_arbitraje_pkg/componentes_arbitraje_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_arbitraje_pkg " "Found design unit 1: componentes_arbitraje_pkg" {  } { { "../../RED_ida/arbitro/componentes_arbitraje_pkg/componentes_arbitraje_pkg.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes_arbitraje_pkg/componentes_arbitraje_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensamblado_multi-estructural " "Found design unit 1: ensamblado_multi-estructural" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873988 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensamblado_multi " "Found entity 1: ensamblado_multi" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222873988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718222873988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ensamblado_multi " "Elaborating entity \"ensamblado_multi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718222874061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_multi_con_interface_bus.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_multi_con_interface_bus.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_multi_con_interface_bus-estructural " "Found design unit 1: cache_multi_con_interface_bus-estructural" {  } { { "cache_multi_con_interface_bus.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_multi_con_interface_bus.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874069 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_multi_con_interface_bus " "Found entity 1: cache_multi_con_interface_bus" {  } { { "cache_multi_con_interface_bus.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_multi_con_interface_bus.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874069 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_multi_con_interface_bus cache_multi_con_interface_bus:\\proc_multi:0:cache " "Elaborating entity \"cache_multi_con_interface_bus\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "\\proc_multi:0:cache" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_observador.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_observador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_observador-estruc " "Found design unit 1: interface_observador-estruc" {  } { { "interface_observador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_observador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874078 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_observador " "Found entity 1: interface_observador" {  } { { "interface_observador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_observador.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_observador cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_observador:obser " "Elaborating entity \"interface_observador\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_observador:obser\"" {  } { { "cache_multi_con_interface_bus.vhd" "obser" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_multi_con_interface_bus.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_observacion.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_observacion.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_observacion-comportamiento " "Found design unit 1: RD_observacion-comportamiento" {  } { { "RD_observacion.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_observacion.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874085 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_observacion " "Found entity 1: RD_observacion" {  } { { "RD_observacion.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_observacion.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_observacion cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_observador:obser\|RD_observacion:reg_obser " "Elaborating entity \"RD_observacion\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_observador:obser\|RD_observacion:reg_obser\"" {  } { { "interface_observador.vhd" "reg_obser" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_observador.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874087 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_pe_obser.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_pe_obser.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_pe_obser-comportamiento " "Found design unit 1: RD_pe_obser-comportamiento" {  } { { "RD_pe_obser.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_pe_obser.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874093 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_pe_obser " "Found entity 1: RD_pe_obser" {  } { { "RD_pe_obser.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_pe_obser.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874093 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_pe_obser cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_observador:obser\|RD_pe_obser:reg_inter_obs " "Elaborating entity \"RD_pe_obser\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_observador:obser\|RD_pe_obser:reg_inter_obs\"" {  } { { "interface_observador.vhd" "reg_inter_obs" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_observador.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874094 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/mux_obser/CODIGO/mux_obser.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/mux_obser/CODIGO/mux_obser.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_obser-compor " "Found design unit 1: mux_obser-compor" {  } { { "mux_obser.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/mux_obser/CODIGO/mux_obser.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874099 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_obser " "Found entity 1: mux_obser" {  } { { "mux_obser.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/mux_obser/CODIGO/mux_obser.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874099 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_obser cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_observador:obser\|mux_obser:mux_inter_obs " "Elaborating entity \"mux_obser\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_observador:obser\|mux_obser:mux_inter_obs\"" {  } { { "interface_observador.vhd" "mux_inter_obs" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_observador.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_multi_con_inter_proc.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_multi_con_inter_proc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_multi_con_inter_proc-estruc " "Found design unit 1: cache_multi_con_inter_proc-estruc" {  } { { "cache_multi_con_inter_proc.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_multi_con_inter_proc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874106 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_multi_con_inter_proc " "Found entity 1: cache_multi_con_inter_proc" {  } { { "cache_multi_con_inter_proc.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_multi_con_inter_proc.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_multi_con_inter_proc cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach " "Elaborating entity \"cache_multi_con_inter_proc\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\"" {  } { { "cache_multi_con_interface_bus.vhd" "cach" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_multi_con_interface_bus.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874108 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_proc_cache-estruc " "Found design unit 1: interface_proc_cache-estruc" {  } { { "interface_proc_cache.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874113 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_proc_cache " "Found entity 1: interface_proc_cache" {  } { { "interface_proc_cache.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_proc_cache cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|interface_proc_cache:inter_Pr_ca " "Elaborating entity \"interface_proc_cache\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|interface_proc_cache:inter_Pr_ca\"" {  } { { "cache_multi_con_inter_proc.vhd" "inter_Pr_ca" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_multi_con_inter_proc.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874114 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_pet-compor " "Found design unit 1: registro_pet-compor" {  } { { "registro_pet.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874119 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_pet " "Found entity 1: registro_pet" {  } { { "registro_pet.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874119 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_pet cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|interface_proc_cache:inter_Pr_ca\|registro_pet:regpet " "Elaborating entity \"registro_pet\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|interface_proc_cache:inter_Pr_ca\|registro_pet:regpet\"" {  } { { "interface_proc_cache.vhd" "regpet" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874120 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_pet-compor " "Found design unit 1: mux_pet-compor" {  } { { "mux_pet.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874125 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_pet " "Found entity 1: mux_pet" {  } { { "mux_pet.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pet cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|interface_proc_cache:inter_Pr_ca\|mux_pet:muxpet " "Elaborating entity \"mux_pet\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|interface_proc_cache:inter_Pr_ca\|mux_pet:muxpet\"" {  } { { "interface_proc_cache.vhd" "muxpet" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874127 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado_multi/CODIGO/cache_multi.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado_multi/CODIGO/cache_multi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_multi-estruc " "Found design unit 1: cache_multi-estruc" {  } { { "cache_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado_multi/CODIGO/cache_multi.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874132 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_multi " "Found entity 1: cache_multi" {  } { { "cache_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado_multi/CODIGO/cache_multi.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874132 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_multi cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin " "Elaborating entity \"cache_multi\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\"" {  } { { "cache_multi_con_inter_proc.vhd" "cache_sin" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_multi_con_inter_proc.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874134 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB3/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_multis/mux_dir/CODIGO/mux_dir.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB3/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_multis/mux_dir/CODIGO/mux_dir.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dir-compor " "Found design unit 1: mux_dir-compor" {  } { { "mux_dir.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB3/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_multis/mux_dir/CODIGO/mux_dir.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874139 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dir " "Found entity 1: mux_dir" {  } { { "mux_dir.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB3/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_multis/mux_dir/CODIGO/mux_dir.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dir cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|mux_dir:mux_O_ret " "Elaborating entity \"mux_dir\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|mux_dir:mux_O_ret\"" {  } { { "cache_multi.vhd" "mux_O_ret" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado_multi/CODIGO/cache_multi.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874140 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dat-compor " "Found design unit 1: mux_dat-compor" {  } { { "mux_dat.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874145 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dat " "Found entity 1: mux_dat" {  } { { "mux_dat.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dat cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|mux_dat:mx " "Elaborating entity \"mux_dat\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|mux_dat:mx\"" {  } { { "cache_multi.vhd" "mx" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado_multi/CODIGO/cache_multi.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camino_datos-estructural " "Found design unit 1: camino_datos-estructural" {  } { { "camino_datos.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874150 ""} { "Info" "ISGN_ENTITY_NAME" "1 camino_datos " "Found entity 1: camino_datos" {  } { { "camino_datos.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camino_datos cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino " "Elaborating entity \"camino_datos\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\"" {  } { { "cache_multi.vhd" "camino" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado_multi/CODIGO/cache_multi.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874153 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etiquetas-estruc " "Found design unit 1: etiquetas-estruc" {  } { { "etiquetas.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874157 ""} { "Info" "ISGN_ENTITY_NAME" "1 etiquetas " "Found entity 1: etiquetas" {  } { { "etiquetas.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etiquetas cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|etiquetas:etiq " "Elaborating entity \"etiquetas\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|etiquetas:etiq\"" {  } { { "camino_datos.vhd" "etiq" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874159 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_ET.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_ET.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_ET-compor " "Found design unit 1: m_ET-compor" {  } { { "m_ET.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_ET.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874163 ""} { "Info" "ISGN_ENTITY_NAME" "1 m_ET " "Found entity 1: m_ET" {  } { { "m_ET.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_ET.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874163 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_ET cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|etiquetas:etiq\|m_ET:ET_Mem " "Elaborating entity \"m_ET\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|etiquetas:etiq\|m_ET:ET_Mem\"" {  } { { "etiquetas.vhd" "ET_Mem" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874165 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_EST.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_EST.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_EST-compor " "Found design unit 1: m_EST-compor" {  } { { "m_EST.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_EST.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874170 ""} { "Info" "ISGN_ENTITY_NAME" "1 m_EST " "Found entity 1: m_EST" {  } { { "m_EST.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_EST.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_EST cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|m_EST:estado " "Elaborating entity \"m_EST\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|m_EST:estado\"" {  } { { "camino_datos.vhd" "estado" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datos-estruc " "Found design unit 1: datos-estruc" {  } { { "datos.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874177 ""} { "Info" "ISGN_ENTITY_NAME" "1 datos " "Found entity 1: datos" {  } { { "datos.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874177 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datos cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|datos:datos_ca " "Elaborating entity \"datos\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|datos:datos_ca\"" {  } { { "camino_datos.vhd" "datos_ca" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874179 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_DAT.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_DAT.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m_DAT-compor " "Found design unit 1: m_DAT-compor" {  } { { "m_DAT.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_DAT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874184 ""} { "Info" "ISGN_ENTITY_NAME" "1 m_DAT " "Found entity 1: m_DAT" {  } { { "m_DAT.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_DAT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_DAT cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|datos:datos_ca\|m_DAT:DAT_Mem " "Elaborating entity \"m_DAT\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|datos:datos_ca\|m_DAT:DAT_Mem\"" {  } { { "datos.vhd" "DAT_Mem" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/ensamblado_controlador/CODIGO/controlador_multi.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/ensamblado_controlador/CODIGO/controlador_multi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_multi-estruc " "Found design unit 1: controlador_multi-estruc" {  } { { "controlador_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/ensamblado_controlador/CODIGO/controlador_multi.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874192 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_multi " "Found entity 1: controlador_multi" {  } { { "controlador_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/ensamblado_controlador/CODIGO/controlador_multi.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874192 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_multi cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro " "Elaborating entity \"controlador_multi\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\"" {  } { { "cache_multi.vhd" "contro" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado_multi/CODIGO/cache_multi.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874194 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-compor " "Found design unit 1: controlador-compor" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874199 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874199 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc " "Elaborating entity \"controlador\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\"" {  } { { "controlador_multi.vhd" "contro_proc" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/ensamblado_controlador/CODIGO/controlador_multi.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874202 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "arb_pet controlador.vhd(19) " "VHDL Signal Declaration warning at controlador.vhd(19): used implicit default value for signal \"arb_pet\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718222874205 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "propia controlador.vhd(37) " "Verilog HDL or VHDL warning at controlador.vhd(37): object \"propia\" assigned a value but never read" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1718222874205 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prxestado controlador.vhd(60) " "VHDL Process Statement warning at controlador.vhd(60): inferring latch(es) for signal or variable \"prxestado\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718222874206 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_arb_pet controlador.vhd(138) " "Verilog HDL or VHDL warning at controlador.vhd(138): object \"v_arb_pet\" assigned a value but never read" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1718222874206 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v_resp controlador.vhd(134) " "VHDL Process Statement warning at controlador.vhd(134): inferring latch(es) for signal or variable \"v_resp\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 134 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718222874207 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v_s_control controlador.vhd(134) " "VHDL Process Statement warning at controlador.vhd(134): inferring latch(es) for signal or variable \"v_s_control\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 134 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718222874207 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v_pet_m controlador.vhd(134) " "VHDL Process Statement warning at controlador.vhd(134): inferring latch(es) for signal or variable \"v_pet_m\", which holds its previous value in one or more paths through the process" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 134 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1718222874207 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_control.DAT_esc controlador.vhd(194) " "Inferred latch for \"s_control.DAT_esc\" at controlador.vhd(194)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874208 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_control.DAT_acc controlador.vhd(194) " "Inferred latch for \"s_control.DAT_acc\" at controlador.vhd(194)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874208 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pet_m.m_esc controlador.vhd(187) " "Inferred latch for \"pet_m.m_esc\" at controlador.vhd(187)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874208 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pet_m.m_pet controlador.vhd(187) " "Inferred latch for \"pet_m.m_pet\" at controlador.vhd(187)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874208 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pet_m.m_acc controlador.vhd(187) " "Inferred latch for \"pet_m.m_acc\" at controlador.vhd(187)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874208 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_control.muxE controlador.vhd(176) " "Inferred latch for \"s_control.muxE\" at controlador.vhd(176)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874208 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_control.ET_esc controlador.vhd(176) " "Inferred latch for \"s_control.ET_esc\" at controlador.vhd(176)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874208 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_control.ET_acc controlador.vhd(176) " "Inferred latch for \"s_control.ET_acc\" at controlador.vhd(176)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874208 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_control.EST_DE controlador.vhd(176) " "Inferred latch for \"s_control.EST_DE\" at controlador.vhd(176)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874208 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_control.EST_esc controlador.vhd(176) " "Inferred latch for \"s_control.EST_esc\" at controlador.vhd(176)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_control.EST_acc controlador.vhd(176) " "Inferred latch for \"s_control.EST_acc\" at controlador.vhd(176)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resp.finalizada controlador.vhd(142) " "Inferred latch for \"resp.finalizada\" at controlador.vhd(142)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resp.listo controlador.vhd(142) " "Inferred latch for \"resp.listo\" at controlador.vhd(142)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.HECHOE controlador.vhd(60) " "Inferred latch for \"prxestado.HECHOE\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.HECHOL controlador.vhd(60) " "Inferred latch for \"prxestado.HECHOL\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESCP controlador.vhd(60) " "Inferred latch for \"prxestado.ESCP\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESB controlador.vhd(60) " "Inferred latch for \"prxestado.ESB\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESPEF controlador.vhd(60) " "Inferred latch for \"prxestado.ESPEF\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESPEA controlador.vhd(60) " "Inferred latch for \"prxestado.ESPEA\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESPL controlador.vhd(60) " "Inferred latch for \"prxestado.ESPL\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.PMEF controlador.vhd(60) " "Inferred latch for \"prxestado.PMEF\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.PMEA controlador.vhd(60) " "Inferred latch for \"prxestado.PMEA\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.PML controlador.vhd(60) " "Inferred latch for \"prxestado.PML\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874209 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.LEC controlador.vhd(60) " "Inferred latch for \"prxestado.LEC\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874210 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.ESCINI controlador.vhd(60) " "Inferred latch for \"prxestado.ESCINI\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874210 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.INI controlador.vhd(60) " "Inferred latch for \"prxestado.INI\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874210 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.CMPETIQ controlador.vhd(60) " "Inferred latch for \"prxestado.CMPETIQ\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874210 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.DES controlador.vhd(60) " "Inferred latch for \"prxestado.DES\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874210 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prxestado.DES0 controlador.vhd(60) " "Inferred latch for \"prxestado.DES0\" at controlador.vhd(60)" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718222874210 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|controlador:contro_proc"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/observador.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/observador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 observador-compor " "Found design unit 1: observador-compor" {  } { { "observador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/observador.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874227 ""} { "Info" "ISGN_ENTITY_NAME" "1 observador " "Found entity 1: observador" {  } { { "observador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/observador.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874227 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "observador cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|observador:contro_obser " "Elaborating entity \"observador\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|observador:contro_obser\"" {  } { { "controlador_multi.vhd" "contro_obser" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/ensamblado_controlador/CODIGO/controlador_multi.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874229 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "observacion observador.vhd(22) " "VHDL Signal Declaration warning at observador.vhd(22): used implicit default value for signal \"observacion\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "observador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/observador.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718222874230 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|observador:contro_obser"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_control observador.vhd(23) " "VHDL Signal Declaration warning at observador.vhd(23): used implicit default value for signal \"s_control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "observador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/observador.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718222874230 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|observador:contro_obser"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resp observador.vhd(24) " "VHDL Signal Declaration warning at observador.vhd(24): used implicit default value for signal \"resp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "observador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/observador.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718222874230 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|observador:contro_obser"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado observador.vhd(31) " "Verilog HDL or VHDL warning at observador.vhd(31): object \"estado\" assigned a value but never read" {  } { { "observador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/observador.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1718222874230 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|observador:contro_obser"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "prxestado observador.vhd(31) " "VHDL Signal Declaration warning at observador.vhd(31): used implicit default value for signal \"prxestado\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "observador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/observador.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1718222874230 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|observador:contro_obser"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "derechos_acceso observador.vhd(33) " "Verilog HDL or VHDL warning at observador.vhd(33): object \"derechos_acceso\" assigned a value but never read" {  } { { "observador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/observador.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1718222874230 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|observador:contro_obser"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "propia observador.vhd(35) " "Verilog HDL or VHDL warning at observador.vhd(35): object \"propia\" assigned a value but never read" {  } { { "observador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/observador/CODIGO/observador.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1718222874230 "|ensamblado_multi|cache_multi_con_interface_bus:\proc_multi:0:cache|cache_multi_con_inter_proc:cach|cache_multi:cache_sin|controlador_multi:contro|observador:contro_obser"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_cache_proc-estruc " "Found design unit 1: interface_cache_proc-estruc" {  } { { "interface_cache_proc.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874236 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_cache_proc " "Found entity 1: interface_cache_proc" {  } { { "interface_cache_proc.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874236 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_cache_proc cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|interface_cache_proc:inter_ca_Pr " "Elaborating entity \"interface_cache_proc\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|interface_cache_proc:inter_ca_Pr\"" {  } { { "cache_multi_con_inter_proc.vhd" "inter_ca_Pr" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_multi_con_inter_proc.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874238 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/registro/CODIGO/RD_1_arbi.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/registro/CODIGO/RD_1_arbi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_1_arbi-comportamiento " "Found design unit 1: RD_1_arbi-comportamiento" {  } { { "RD_1_arbi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/registro/CODIGO/RD_1_arbi.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874243 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_1_arbi " "Found entity 1: RD_1_arbi" {  } { { "RD_1_arbi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/registro/CODIGO/RD_1_arbi.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_1_arbi cache_multi_con_interface_bus:\\proc_multi:0:cache\|RD_1_arbi:reg_arb_pet " "Elaborating entity \"RD_1_arbi\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|RD_1_arbi:reg_arb_pet\"" {  } { { "cache_multi_con_interface_bus.vhd" "reg_arb_pet" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_multi_con_interface_bus.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874244 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_info.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_info.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_cache_red_info-estruc " "Found design unit 1: interface_cache_red_info-estruc" {  } { { "interface_cache_red_info.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_info.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874249 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_cache_red_info " "Found entity 1: interface_cache_red_info" {  } { { "interface_cache_red_info.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_info.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_cache_red_info cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_info:inter_Pr_RED_IN " "Elaborating entity \"interface_cache_red_info\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_info:inter_Pr_RED_IN\"" {  } { { "cache_multi_con_interface_bus.vhd" "inter_Pr_RED_IN" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_multi_con_interface_bus.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_pet_info.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_pet_info.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_pet_info-comportamiento " "Found design unit 1: RD_pet_info-comportamiento" {  } { { "RD_pet_info.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_pet_info.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874255 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_pet_info " "Found entity 1: RD_pet_info" {  } { { "RD_pet_info.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_pet_info.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_pet_info cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_info:inter_Pr_RED_IN\|RD_pet_info:reg_pet_info " "Elaborating entity \"RD_pet_info\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_info:inter_Pr_RED_IN\|RD_pet_info:reg_pet_info\"" {  } { { "interface_cache_red_info.vhd" "reg_pet_info" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_info.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874256 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_resp_info.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_resp_info.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_resp_info-comportamiento " "Found design unit 1: RD_resp_info-comportamiento" {  } { { "RD_resp_info.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_resp_info.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874261 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_resp_info " "Found entity 1: RD_resp_info" {  } { { "RD_resp_info.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RD_resp_info.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874261 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_resp_info cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_info:inter_Pr_RED_IN\|RD_resp_info:reg_resp_mdato " "Elaborating entity \"RD_resp_info\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_info:inter_Pr_RED_IN\|RD_resp_info:reg_resp_mdato\"" {  } { { "interface_cache_red_info.vhd" "reg_resp_mdato" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_info.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874262 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_control.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_cache_red_control-estruc " "Found design unit 1: interface_cache_red_control-estruc" {  } { { "interface_cache_red_control.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874267 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_cache_red_control " "Found entity 1: interface_cache_red_control" {  } { { "interface_cache_red_control.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874267 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_cache_red_control cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_control:inter_Pr_RED_CON " "Elaborating entity \"interface_cache_red_control\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_control:inter_Pr_RED_CON\"" {  } { { "cache_multi_con_interface_bus.vhd" "inter_Pr_RED_CON" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_multi_con_interface_bus.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874269 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RC_pet.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RC_pet.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RC_pet-comportamiento " "Found design unit 1: RC_pet-comportamiento" {  } { { "RC_pet.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RC_pet.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874273 ""} { "Info" "ISGN_ENTITY_NAME" "1 RC_pet " "Found entity 1: RC_pet" {  } { { "RC_pet.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RC_pet.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RC_pet cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_control:inter_Pr_RED_CON\|RC_pet:reg_pet_cntl " "Elaborating entity \"RC_pet\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_control:inter_Pr_RED_CON\|RC_pet:reg_pet_cntl\"" {  } { { "interface_cache_red_control.vhd" "reg_pet_cntl" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_control.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874274 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RC_resp.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RC_resp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RC_resp-comportamiento " "Found design unit 1: RC_resp-comportamiento" {  } { { "RC_resp.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RC_resp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874279 ""} { "Info" "ISGN_ENTITY_NAME" "1 RC_resp " "Found entity 1: RC_resp" {  } { { "RC_resp.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/registros/CODIGO/RC_resp.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RC_resp cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_control:inter_Pr_RED_CON\|RC_resp:reg_resp_cntl " "Elaborating entity \"RC_resp\" for hierarchy \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|interface_cache_red_control:inter_Pr_RED_CON\|RC_resp:reg_resp_cntl\"" {  } { { "interface_cache_red_control.vhd" "reg_resp_cntl" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_cache_red_control.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874280 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/ensamblado_red/CODIGO/ensamblado_red.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/ensamblado_red/CODIGO/ensamblado_red.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensamblado_red-estructural " "Found design unit 1: ensamblado_red-estructural" {  } { { "ensamblado_red.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/ensamblado_red/CODIGO/ensamblado_red.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874325 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensamblado_red " "Found entity 1: ensamblado_red" {  } { { "ensamblado_red.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/ensamblado_red/CODIGO/ensamblado_red.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensamblado_red ensamblado_red:red " "Elaborating entity \"ensamblado_red\" for hierarchy \"ensamblado_red:red\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "red" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874327 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/ensamblado/CODIGO/arbitro.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/ensamblado/CODIGO/arbitro.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbitro-estructural " "Found design unit 1: arbitro-estructural" {  } { { "arbitro.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/ensamblado/CODIGO/arbitro.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874332 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbitro " "Found entity 1: arbitro" {  } { { "arbitro.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/ensamblado/CODIGO/arbitro.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874332 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbitro ensamblado_red:red\|arbitro:arbitraje " "Elaborating entity \"arbitro\" for hierarchy \"ensamblado_red:red\|arbitro:arbitraje\"" {  } { { "ensamblado_red.vhd" "arbitraje" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/ensamblado_red/CODIGO/ensamblado_red.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/arbitraje/CODIGO/arbitraje.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/arbitraje/CODIGO/arbitraje.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbitraje-estruc " "Found design unit 1: arbitraje-estruc" {  } { { "arbitraje.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/arbitraje/CODIGO/arbitraje.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874338 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbitraje " "Found entity 1: arbitraje" {  } { { "arbitraje.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/arbitraje/CODIGO/arbitraje.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbitraje ensamblado_red:red\|arbitro:arbitraje\|arbitraje:arbi " "Elaborating entity \"arbitraje\" for hierarchy \"ensamblado_red:red\|arbitro:arbitraje\|arbitraje:arbi\"" {  } { { "arbitro.vhd" "arbi" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/ensamblado/CODIGO/arbitro.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/registro/CODIGO/RD_arbi.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/registro/CODIGO/RD_arbi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_arbi-comportamiento " "Found design unit 1: RD_arbi-comportamiento" {  } { { "RD_arbi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/registro/CODIGO/RD_arbi.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874345 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_arbi " "Found entity 1: RD_arbi" {  } { { "RD_arbi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/componentes/registro/CODIGO/RD_arbi.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_arbi ensamblado_red:red\|arbitro:arbitraje\|RD_arbi:reg_conc " "Elaborating entity \"RD_arbi\" for hierarchy \"ensamblado_red:red\|arbitro:arbitraje\|RD_arbi:reg_conc\"" {  } { { "arbitro.vhd" "reg_conc" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/arbitro/ensamblado/CODIGO/arbitro.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874346 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/Bus_multi/CODIGO/red_multi.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/Bus_multi/CODIGO/red_multi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 red_multi-comportamiento " "Found design unit 1: red_multi-comportamiento" {  } { { "red_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/Bus_multi/CODIGO/red_multi.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874352 ""} { "Info" "ISGN_ENTITY_NAME" "1 red_multi " "Found entity 1: red_multi" {  } { { "red_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/Bus_multi/CODIGO/red_multi.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red_multi ensamblado_red:red\|red_multi:red_mu " "Elaborating entity \"red_multi\" for hierarchy \"ensamblado_red:red\|red_multi:red_mu\"" {  } { { "ensamblado_red.vhd" "red_mu" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/ensamblado_red/CODIGO/ensamblado_red.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874354 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/AND/CODIGO/and_pet_info.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/AND/CODIGO/and_pet_info.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_pet_info-compor " "Found design unit 1: and_pet_info-compor" {  } { { "and_pet_info.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/AND/CODIGO/and_pet_info.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874359 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_pet_info " "Found entity 1: and_pet_info" {  } { { "and_pet_info.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/AND/CODIGO/and_pet_info.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_pet_info ensamblado_red:red\|red_multi:red_mu\|and_pet_info:and_conc_info " "Elaborating entity \"and_pet_info\" for hierarchy \"ensamblado_red:red\|red_multi:red_mu\|and_pet_info:and_conc_info\"" {  } { { "red_multi.vhd" "and_conc_info" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/Bus_multi/CODIGO/red_multi.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874360 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/AND/CODIGO/and_pet_control.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/AND/CODIGO/and_pet_control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_pet_control-compor " "Found design unit 1: and_pet_control-compor" {  } { { "and_pet_control.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/AND/CODIGO/and_pet_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874366 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_pet_control " "Found entity 1: and_pet_control" {  } { { "and_pet_control.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/componentes/AND/CODIGO/and_pet_control.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_pet_control ensamblado_red:red\|red_multi:red_mu\|and_pet_control:and_conc_cntl " "Elaborating entity \"and_pet_control\" for hierarchy \"ensamblado_red:red\|red_multi:red_mu\|and_pet_control:and_conc_cntl\"" {  } { { "red_multi.vhd" "and_conc_cntl" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/Bus_multi/CODIGO/red_multi.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874368 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_con_interface_bus-estructural " "Found design unit 1: mem_con_interface_bus-estructural" {  } { { "mem_con_interface_bus.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874375 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_con_interface_bus " "Found entity 1: mem_con_interface_bus" {  } { { "mem_con_interface_bus.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_con_interface_bus mem_con_interface_bus:memoria " "Elaborating entity \"mem_con_interface_bus\" for hierarchy \"mem_con_interface_bus:memoria\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "memoria" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_mem_bus_info-estruc " "Found design unit 1: interface_mem_bus_info-estruc" {  } { { "interface_mem_bus_info.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874382 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_mem_bus_info " "Found entity 1: interface_mem_bus_info" {  } { { "interface_mem_bus_info.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_mem_bus_info mem_con_interface_bus:memoria\|interface_mem_bus_info:inter_Mem_BUS_IN " "Elaborating entity \"interface_mem_bus_info\" for hierarchy \"mem_con_interface_bus:memoria\|interface_mem_bus_info:inter_Mem_BUS_IN\"" {  } { { "mem_con_interface_bus.vhd" "inter_Mem_BUS_IN" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874384 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_mem_bus_control-estruc " "Found design unit 1: interface_mem_bus_control-estruc" {  } { { "interface_mem_bus_control.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874391 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_mem_bus_control " "Found entity 1: interface_mem_bus_control" {  } { { "interface_mem_bus_control.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/RED_ida/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_mem_bus_control mem_con_interface_bus:memoria\|interface_mem_bus_control:inter_Mem_BUS_CON_obs " "Elaborating entity \"interface_mem_bus_control\" for hierarchy \"mem_con_interface_bus:memoria\|interface_mem_bus_control:inter_Mem_BUS_CON_obs\"" {  } { { "mem_con_interface_bus.vhd" "inter_Mem_BUS_CON_obs" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensamblado_memoria-estruc " "Found design unit 1: ensamblado_memoria-estruc" {  } { { "ensamblado_memoria.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874401 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensamblado_memoria " "Found entity 1: ensamblado_memoria" {  } { { "ensamblado_memoria.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensamblado_memoria mem_con_interface_bus:memoria\|ensamblado_memoria:memoria " "Elaborating entity \"ensamblado_memoria\" for hierarchy \"mem_con_interface_bus:memoria\|ensamblado_memoria:memoria\"" {  } { { "mem_con_interface_bus.vhd" "memoria" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/RD_obser_cntl_mem.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/RD_obser_cntl_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_obser_cntl_mem-comportamiento " "Found design unit 1: RD_obser_cntl_mem-comportamiento" {  } { { "RD_obser_cntl_mem.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/RD_obser_cntl_mem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874408 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_obser_cntl_mem " "Found entity 1: RD_obser_cntl_mem" {  } { { "RD_obser_cntl_mem.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/RD_obser_cntl_mem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874408 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_obser_cntl_mem mem_con_interface_bus:memoria\|ensamblado_memoria:memoria\|RD_obser_cntl_mem:reg_cntl_mem " "Elaborating entity \"RD_obser_cntl_mem\" for hierarchy \"mem_con_interface_bus:memoria\|ensamblado_memoria:memoria\|RD_obser_cntl_mem:reg_cntl_mem\"" {  } { { "ensamblado_memoria.vhd" "reg_cntl_mem" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874410 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_memo-compor " "Found design unit 1: controlador_memo-compor" {  } { { "controlador_memo.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874415 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_memo " "Found entity 1: controlador_memo" {  } { { "controlador_memo.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_memo mem_con_interface_bus:memoria\|ensamblado_memoria:memoria\|controlador_memo:cnt_mem " "Elaborating entity \"controlador_memo\" for hierarchy \"mem_con_interface_bus:memoria\|ensamblado_memoria:memoria\|controlador_memo:cnt_mem\"" {  } { { "ensamblado_memoria.vhd" "cnt_mem" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd 2 1 " "Using design file /home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_mem-compor " "Found design unit 1: memoria_mem-compor" {  } { { "memoria_mem.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874422 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_mem " "Found entity 1: memoria_mem" {  } { { "memoria_mem.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718222874422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1718222874422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_mem mem_con_interface_bus:memoria\|ensamblado_memoria:memoria\|memoria_mem:mem " "Elaborating entity \"memoria_mem\" for hierarchy \"mem_con_interface_bus:memoria\|ensamblado_memoria:memoria\|memoria_mem:mem\"" {  } { { "ensamblado_memoria.vhd" "mem" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718222874423 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|datos:datos_ca\|m_DAT:DAT_Mem\|DAT_mem " "RAM logic \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|datos:datos_ca\|m_DAT:DAT_Mem\|DAT_mem\" is uninferred due to inappropriate RAM size" {  } { { "m_DAT.vhd" "DAT_mem" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_DAT.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1718222874767 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|datos:datos_ca\|m_DAT:DAT_Mem\|DAT_mem " "RAM logic \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|datos:datos_ca\|m_DAT:DAT_Mem\|DAT_mem\" is uninferred due to inappropriate RAM size" {  } { { "m_DAT.vhd" "DAT_mem" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_DAT.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1718222874767 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|etiquetas:etiq\|m_ET:ET_Mem\|ET_mem " "RAM logic \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|etiquetas:etiq\|m_ET:ET_Mem\|ET_mem\" is uninferred due to inappropriate RAM size" {  } { { "m_ET.vhd" "ET_mem" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_ET.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1718222874767 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|etiquetas:etiq\|m_ET:ET_Mem\|ET_mem " "RAM logic \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|camino_datos:camino\|etiquetas:etiq\|m_ET:ET_Mem\|ET_mem\" is uninferred due to inappropriate RAM size" {  } { { "m_ET.vhd" "ET_mem" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_ET.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1718222874767 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1718222874767 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.DES0_720 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.DES0_720\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.DES_705 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.DES_705\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.CMPETIQ_690 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.CMPETIQ_690\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.INI_675 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.INI_675\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESCINI_660 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESCINI_660\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.LEC_645 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.LEC_645\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.PML_630 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.PML_630\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.PMEF_603 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.PMEF_603\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESPL_588 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESPL_588\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESPEF_561 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESPEF_561\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.HECHOL_519 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.HECHOL_519\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.HECHOE_504 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:1:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.HECHOE_504\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.DES0_720 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.DES0_720\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.DES_705 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.DES_705\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.CMPETIQ_690 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.CMPETIQ_690\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.INI_675 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.INI_675\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESCINI_660 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESCINI_660\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.LEC_645 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.LEC_645\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.PML_630 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.PML_630\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.PMEF_603 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.PMEF_603\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESPL_588 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESPL_588\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESPEF_561 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.ESPEF_561\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.HECHOL_519 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.HECHOL_519\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.HECHOE_504 " "LATCH primitive \"cache_multi_con_interface_bus:\\proc_multi:0:cache\|cache_multi_con_inter_proc:cach\|cache_multi:cache_sin\|controlador_multi:contro\|controlador:contro_proc\|prxestado.HECHOE_504\" is permanently enabled" {  } { { "controlador.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/componentes/procesador/CODIGO/controlador.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1718222874790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[1\].DL\[0\] GND " "Pin \"resp_cache\[1\].DL\[0\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[1].DL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[1\].DL\[1\] GND " "Pin \"resp_cache\[1\].DL\[1\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[1].DL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[1\].DL\[2\] GND " "Pin \"resp_cache\[1\].DL\[2\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[1].DL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[1\].DL\[3\] GND " "Pin \"resp_cache\[1\].DL\[3\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[1].DL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[1\].DL\[4\] GND " "Pin \"resp_cache\[1\].DL\[4\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[1].DL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[1\].DL\[5\] GND " "Pin \"resp_cache\[1\].DL\[5\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[1].DL[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[1\].DL\[6\] GND " "Pin \"resp_cache\[1\].DL\[6\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[1].DL[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[1\].DL\[7\] GND " "Pin \"resp_cache\[1\].DL\[7\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[1].DL[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[0\].DL\[0\] GND " "Pin \"resp_cache\[0\].DL\[0\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[0].DL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[0\].DL\[1\] GND " "Pin \"resp_cache\[0\].DL\[1\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[0].DL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[0\].DL\[2\] GND " "Pin \"resp_cache\[0\].DL\[2\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[0].DL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[0\].DL\[3\] GND " "Pin \"resp_cache\[0\].DL\[3\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[0].DL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[0\].DL\[4\] GND " "Pin \"resp_cache\[0\].DL\[4\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[0].DL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[0\].DL\[5\] GND " "Pin \"resp_cache\[0\].DL\[5\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[0].DL[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[0\].DL\[6\] GND " "Pin \"resp_cache\[0\].DL\[6\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[0].DL[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resp_cache\[0\].DL\[7\] GND " "Pin \"resp_cache\[0\].DL\[7\]\" is stuck at GND" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718222875032 "|ensamblado_multi|resp_cache[0].DL[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718222875032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1718222875140 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1718222875242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718222875418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875418 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "50 " "Design contains 50 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arb_control\[1\] " "No output dependent on input pin \"arb_control\[1\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|arb_control[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "arb_control\[0\] " "No output dependent on input pin \"arb_control\[0\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|arb_control[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[15\] " "No output dependent on input pin \"pet_proc\[1\].dir\[15\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[14\] " "No output dependent on input pin \"pet_proc\[1\].dir\[14\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[13\] " "No output dependent on input pin \"pet_proc\[1\].dir\[13\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[12\] " "No output dependent on input pin \"pet_proc\[1\].dir\[12\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[11\] " "No output dependent on input pin \"pet_proc\[1\].dir\[11\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[10\] " "No output dependent on input pin \"pet_proc\[1\].dir\[10\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[9\] " "No output dependent on input pin \"pet_proc\[1\].dir\[9\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[8\] " "No output dependent on input pin \"pet_proc\[1\].dir\[8\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[7\] " "No output dependent on input pin \"pet_proc\[1\].dir\[7\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[6\] " "No output dependent on input pin \"pet_proc\[1\].dir\[6\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[5\] " "No output dependent on input pin \"pet_proc\[1\].dir\[5\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[4\] " "No output dependent on input pin \"pet_proc\[1\].dir\[4\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[3\] " "No output dependent on input pin \"pet_proc\[1\].dir\[3\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[15\] " "No output dependent on input pin \"pet_proc\[0\].dir\[15\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[14\] " "No output dependent on input pin \"pet_proc\[0\].dir\[14\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[13\] " "No output dependent on input pin \"pet_proc\[0\].dir\[13\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[12\] " "No output dependent on input pin \"pet_proc\[0\].dir\[12\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[11\] " "No output dependent on input pin \"pet_proc\[0\].dir\[11\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[10\] " "No output dependent on input pin \"pet_proc\[0\].dir\[10\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[9\] " "No output dependent on input pin \"pet_proc\[0\].dir\[9\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[8\] " "No output dependent on input pin \"pet_proc\[0\].dir\[8\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[7\] " "No output dependent on input pin \"pet_proc\[0\].dir\[7\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[6\] " "No output dependent on input pin \"pet_proc\[0\].dir\[6\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[5\] " "No output dependent on input pin \"pet_proc\[0\].dir\[5\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[4\] " "No output dependent on input pin \"pet_proc\[0\].dir\[4\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[3\] " "No output dependent on input pin \"pet_proc\[0\].dir\[3\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[0\] " "No output dependent on input pin \"pet_proc\[1\].dir\[0\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[1\] " "No output dependent on input pin \"pet_proc\[1\].dir\[1\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].dir\[2\] " "No output dependent on input pin \"pet_proc\[1\].dir\[2\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].dir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[0\] " "No output dependent on input pin \"pet_proc\[0\].dir\[0\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[1\] " "No output dependent on input pin \"pet_proc\[0\].dir\[1\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].dir\[2\] " "No output dependent on input pin \"pet_proc\[0\].dir\[2\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].dir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].DE\[0\] " "No output dependent on input pin \"pet_proc\[1\].DE\[0\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].DE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].DE\[1\] " "No output dependent on input pin \"pet_proc\[1\].DE\[1\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].DE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].DE\[2\] " "No output dependent on input pin \"pet_proc\[1\].DE\[2\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].DE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].DE\[3\] " "No output dependent on input pin \"pet_proc\[1\].DE\[3\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].DE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].DE\[4\] " "No output dependent on input pin \"pet_proc\[1\].DE\[4\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].DE[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].DE\[5\] " "No output dependent on input pin \"pet_proc\[1\].DE\[5\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].DE[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].DE\[6\] " "No output dependent on input pin \"pet_proc\[1\].DE\[6\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].DE[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[1\].DE\[7\] " "No output dependent on input pin \"pet_proc\[1\].DE\[7\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[1].DE[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].DE\[0\] " "No output dependent on input pin \"pet_proc\[0\].DE\[0\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].DE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].DE\[1\] " "No output dependent on input pin \"pet_proc\[0\].DE\[1\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].DE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].DE\[2\] " "No output dependent on input pin \"pet_proc\[0\].DE\[2\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].DE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].DE\[3\] " "No output dependent on input pin \"pet_proc\[0\].DE\[3\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].DE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].DE\[4\] " "No output dependent on input pin \"pet_proc\[0\].DE\[4\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].DE[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].DE\[5\] " "No output dependent on input pin \"pet_proc\[0\].DE\[5\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].DE[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].DE\[6\] " "No output dependent on input pin \"pet_proc\[0\].DE\[6\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].DE[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pet_proc\[0\].DE\[7\] " "No output dependent on input pin \"pet_proc\[0\].DE\[7\]\"" {  } { { "../CODIGO/ensamblado_multi.vhd" "" { Text "/home/pol/Documents/Uni/Q6/MP/MP/Labs/LAB4/observacion/proyecto_2/ENSAMBLADO/CODIGO/ensamblado_multi.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718222875466 "|ensamblado_multi|pet_proc[0].DE[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1718222875466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718222875467 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718222875467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1718222875467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718222875467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718222875481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 22:07:55 2024 " "Processing ended: Wed Jun 12 22:07:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718222875481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718222875481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718222875481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718222875481 ""}
