Start time: 03:49:48 on Mar 28,2017
qverilog -f example_05-15_run.f 
-- Compiling module unsigned_adder
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
# At   10ns: a=1 (00000001 binary), b=1 (00000001 binary):  EXPECT: sum = 2, ACTUAL: 2 (00000010 binary) OK
# At   20ns: a=1 (00000001 binary), b=255 (11111111 binary):  EXPECT: sum = 0, ACTUAL: 0 (00000000 binary) OK
# At   30ns: a=1 (00000001 binary), b=253 (11111101 binary):  EXPECT: sum = 254, ACTUAL: 254 (11111110 binary) OK
# At   40ns: a=255 (11111111 binary), b=253 (11111101 binary):  EXPECT: sum = 252, ACTUAL: 252 (11111100 binary) OK
# ** Note: $finish    : example_05-15_testbench.sv(34)
#    Time: 45 ns  Iteration: 0  Instance: /top/test
# End time: 03:49:51 on Mar 28,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
