// Seed: 1318253256
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'b0 == id_2;
  assign id_3 = 1;
  always_ff @(negedge 1'b0) disable id_4;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1,
    output wor  id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri1 id_5,
    output tri0 id_6,
    input  wor  id_7
);
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ;
  module_0 modCall_1 (
      id_32,
      id_19
  );
  final $display(1);
  nor primCall (
      id_2,
      id_20,
      id_24,
      id_9,
      id_28,
      id_31,
      id_33,
      id_23,
      id_25,
      id_15,
      id_22,
      id_34,
      id_5,
      id_14,
      id_11,
      id_10
  );
endmodule
