#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 31 09:04:11 2024
# Process ID: 17935
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :2107.372 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :23542 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
open_run impl_1
update_compile_order -fileset sources_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
delete_bd_objs [get_bd_nets lvds_clk_0_p_1] [get_bd_nets lvds_clk_0_n_1] [get_bd_cells lvds_clkin_0_ibuf]
set_property name lvds_clk_1_wis [get_bd_cells clk_wiz_0]
copy_bd_objs /  [get_bd_cells {lvds_clk_1_wis}]
set_property name lvds_clk_0_wiz [get_bd_cells lvds_clk_1_wis1]
set_property name lvds_clk_1_wiz [get_bd_cells lvds_clk_1_wis]
connect_bd_net [get_bd_pins lvds_clk_0_wiz/reset] [get_bd_pins util_vector_logic_0/Res]
set_property location {1 187 1623} [get_bd_cells util_vector_logic_0]
set_property name wiz_logic_reset_not [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins lvds_clk_0_wiz/clk_out1] [get_bd_pins fifo_generator_0/clk]
set_property location {-17 1576} [get_bd_ports lvds_clk_0_p]
connect_bd_net [get_bd_ports lvds_clk_0_p] [get_bd_pins lvds_clk_0_wiz/clk_in1_p]
connect_bd_net [get_bd_ports lvds_clk_0_n] [get_bd_pins lvds_clk_0_wiz/clk_in1_n]
save_bd_design
validate_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_fifo_generator_0_0] }
catch { [ delete_ip_run [get_ips -all main_design_fifo_generator_0_0] ] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_clk_1_wis_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_lvds_clk_1_wis_0_synth_1 -jobs 4
wait_on_run main_design_lvds_clk_1_wis_0_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
refresh_design
place_ports {lvds_clk_0_p[0]} H16
save_constraints
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property part xc7z020clg400-1 [current_project]
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property OFFCHIP_TERM NONE [get_ports [list {lvds_clk_0_p[0]}]]
save_constraints
set_property part xc7z020clg400-2 [current_project]
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
