//verilog

//machine code

//assembly

//c
int main() {
    print("hello");
}

// python
def main(): 
    print('Hello')

// scala
def main() = println("Hello")

