{
    "signed_unsigned/signed_to_signed/no_arch": {
        "test_name": "signed_unsigned/signed_to_signed/no_arch",
        "verilog": "signed_to_signed.v",
        "warnings": [
            "signed_to_signed.v:2:1 [AST] Odin does not handle signed INPUT (a)",
            "signed_to_signed.v:2:1 [AST] Odin does not handle signed ports (a)",
            "signed_to_signed.v:3:1 [AST] Odin does not handle signed OUTPUT (b)",
            "signed_to_signed.v:3:1 [AST] Odin does not handle signed ports (b)"
        ],
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 4,
        "Po": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "signed_unsigned/signed_to_unsigned/no_arch": {
        "test_name": "signed_unsigned/signed_to_unsigned/no_arch",
        "verilog": "signed_to_unsigned.v",
        "warnings": [
            "signed_to_unsigned.v:2:1 [AST] Odin does not handle signed INPUT (a)",
            "signed_to_unsigned.v:2:1 [AST] Odin does not handle signed ports (a)"
        ],
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 4,
        "Po": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "signed_unsigned/unsigned_to_signed/no_arch": {
        "test_name": "signed_unsigned/unsigned_to_signed/no_arch",
        "verilog": "unsigned_to_signed.v",
        "warnings": [
            "unsigned_to_signed.v:3:1 [AST] Odin does not handle signed OUTPUT (b)",
            "unsigned_to_signed.v:3:1 [AST] Odin does not handle signed ports (b)"
        ],
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 4,
        "Po": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "signed_unsigned/unsigned_to_unsigned/no_arch": {
        "test_name": "signed_unsigned/unsigned_to_unsigned/no_arch",
        "verilog": "unsigned_to_unsigned.v",
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 4,
        "Po": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
