============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Spica
   Run Date =   Mon Jul 18 22:44:31 2022

   Run on =     LAPTOP-1TLPN50G
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/jichuang/SDRV4_2_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : clock net ledwater/light_clk_syn_6 will be merged with clock ledwater/light_clk
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1615 feed throughs used by 1081 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/jichuang/SDRV4_2_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  13.146995s wall, 12.875000s user + 0.343750s system = 13.218750s CPU (100.5%)

RUN-1004 : used memory is 856 MB, reserved memory is 853 MB, peak memory is 907 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.811717s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (102.6%)

RUN-1004 : used memory is 941 MB, reserved memory is 927 MB, peak memory is 941 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  3.435799s wall, 3.359375s user + 0.125000s system = 3.484375s CPU (101.4%)

RUN-1004 : used memory is 899 MB, reserved memory is 890 MB, peak memory is 1018 MB
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1181)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1181 in ../rtl/SDR_Pad.v(1205)
HDL-8007 ERROR: syntax error near '.' in ../rtl/SDR_Pad.v(1313)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/SDR_Pad.v(1)
HDL-1007 : Verilog file '../rtl/SDR_Pad.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1181)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1181 in ../rtl/SDR_Pad.v(1205)
HDL-8007 ERROR: cannot find port 'dm' on this module in ../rtl/SDR_Pad.v(1314)
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1181)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1181 in ../rtl/SDR_Pad.v(1205)
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1181)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1181 in ../rtl/SDR_Pad.v(1205)
HDL-1007 : undeclared symbol 'Clk', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1317)
HDL-1007 : undeclared symbol 'Clk_sft', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1318)
HDL-1007 : undeclared symbol 'Rst', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1319)
HDL-1007 : undeclared symbol 'Sdr_init_done', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1321)
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1322)
HDL-1007 : undeclared symbol 'Sdr_busy', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1323)
HDL-1007 : undeclared symbol 'App_wr_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1327)
HDL-1007 : undeclared symbol 'App_wr_addr', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1328)
HDL-1007 : undeclared symbol 'App_wr_dm', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1329)
HDL-1007 : undeclared symbol 'App_wr_din', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1330)
HDL-1007 : undeclared symbol 'App_rd_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1332)
HDL-1007 : undeclared symbol 'App_rd_addr', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1333)
HDL-1007 : undeclared symbol 'Sdr_rd_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1334)
HDL-1007 : undeclared symbol 'Sdr_rd_dout', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1335)
HDL-1007 : undeclared symbol 'SDRAM_CLK', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1337)
HDL-1007 : undeclared symbol 'SDR_RAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1338)
HDL-1007 : undeclared symbol 'SDR_CAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1339)
HDL-1007 : undeclared symbol 'SDR_WE', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1340)
HDL-1007 : undeclared symbol 'SDR_BA', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1341)
HDL-1007 : undeclared symbol 'SDR_ADDR', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1342)
HDL-1007 : undeclared symbol 'SDR_DM', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1343)
HDL-1007 : undeclared symbol 'SDR_DQ', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1344)
GUI-5005 WARNING: Unknown file icon ...
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1181)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1181 in ../rtl/SDR_Pad.v(1205)
HDL-1007 : undeclared symbol 'Clk', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1317)
HDL-1007 : undeclared symbol 'Clk_sft', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1318)
HDL-1007 : undeclared symbol 'Rst', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1319)
HDL-1007 : undeclared symbol 'Sdr_init_done', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1321)
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1322)
HDL-1007 : undeclared symbol 'Sdr_busy', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1323)
HDL-1007 : undeclared symbol 'App_wr_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1327)
HDL-1007 : undeclared symbol 'App_wr_addr', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1328)
HDL-1007 : undeclared symbol 'App_wr_dm', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1329)
HDL-1007 : undeclared symbol 'App_wr_din', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1330)
HDL-1007 : undeclared symbol 'App_rd_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1332)
HDL-1007 : undeclared symbol 'App_rd_addr', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1333)
HDL-1007 : undeclared symbol 'Sdr_rd_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1334)
HDL-1007 : undeclared symbol 'Sdr_rd_dout', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1335)
HDL-1007 : undeclared symbol 'SDRAM_CLK', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1337)
HDL-1007 : undeclared symbol 'SDR_RAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1338)
HDL-1007 : undeclared symbol 'SDR_CAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1339)
HDL-1007 : undeclared symbol 'SDR_WE', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1340)
HDL-1007 : undeclared symbol 'SDR_BA', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1341)
HDL-1007 : undeclared symbol 'SDR_ADDR', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1342)
HDL-1007 : undeclared symbol 'SDR_DM', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1343)
HDL-1007 : undeclared symbol 'SDR_DQ', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1344)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../rtl/PWM.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1181)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1181 in ../rtl/SDR_Pad.v(1205)
HDL-1007 : undeclared symbol 'Clk', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1317)
HDL-1007 : undeclared symbol 'Clk_sft', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1318)
HDL-1007 : undeclared symbol 'Rst', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1319)
HDL-1007 : undeclared symbol 'Sdr_init_done', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1321)
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1322)
HDL-1007 : undeclared symbol 'Sdr_busy', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1323)
HDL-1007 : undeclared symbol 'App_wr_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1327)
HDL-1007 : undeclared symbol 'App_wr_addr', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1328)
HDL-1007 : undeclared symbol 'App_wr_dm', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1329)
HDL-1007 : undeclared symbol 'App_wr_din', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1330)
HDL-1007 : undeclared symbol 'App_rd_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1332)
HDL-1007 : undeclared symbol 'App_rd_addr', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1333)
HDL-1007 : undeclared symbol 'Sdr_rd_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1334)
HDL-1007 : undeclared symbol 'Sdr_rd_dout', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1335)
HDL-1007 : undeclared symbol 'SDRAM_CLK', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1337)
HDL-1007 : undeclared symbol 'SDR_RAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1338)
HDL-1007 : undeclared symbol 'SDR_CAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1339)
HDL-1007 : undeclared symbol 'SDR_WE', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1340)
HDL-1007 : undeclared symbol 'SDR_BA', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1341)
HDL-1007 : undeclared symbol 'SDR_ADDR', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1342)
HDL-1007 : undeclared symbol 'SDR_DM', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1343)
HDL-1007 : undeclared symbol 'SDR_DQ', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1344)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../rtl/Timer.v
HDL-1007 : analyze verilog file ../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../rtl/filter.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../rtl/ethernet/counter_test.v
HDL-1007 : analyze verilog file ../rtl/ethernet/util_gmii_to_rgmii_new.v
HDL-1007 : analyze verilog file ../rtl/led_water/apb_ledwater.v
HDL-1007 : analyze verilog file ../rtl/led_water/ledwater.v
HDL-1007 : analyze verilog file ../rtl/sample_down.v
HDL-5007 WARNING: literal value 'd10 truncated to fit in 3 bits in ../rtl/sample_down.v(16)
HDL-1007 : analyze verilog file ../rtl/sdr_as_ram.enc.v
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : back to file '../rtl/sdr_as_ram.enc.v' in ../rtl/sdr_as_ram.enc.v(142)
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1181)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1181 in ../rtl/SDR_Pad.v(1205)
HDL-1007 : undeclared symbol 'Clk', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1317)
HDL-1007 : undeclared symbol 'Clk_sft', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1318)
HDL-1007 : undeclared symbol 'Rst', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1319)
HDL-1007 : undeclared symbol 'Sdr_init_done', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1321)
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1322)
HDL-1007 : undeclared symbol 'Sdr_busy', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1323)
HDL-1007 : undeclared symbol 'App_wr_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1327)
HDL-1007 : undeclared symbol 'App_wr_addr', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1328)
HDL-1007 : undeclared symbol 'App_wr_dm', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1329)
HDL-1007 : undeclared symbol 'App_wr_din', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1330)
HDL-1007 : undeclared symbol 'App_rd_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1332)
HDL-1007 : undeclared symbol 'App_rd_addr', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1333)
HDL-1007 : undeclared symbol 'Sdr_rd_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1334)
HDL-1007 : undeclared symbol 'Sdr_rd_dout', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1335)
HDL-1007 : undeclared symbol 'SDRAM_CLK', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1337)
HDL-1007 : undeclared symbol 'SDR_RAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1338)
HDL-1007 : undeclared symbol 'SDR_CAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1339)
HDL-1007 : undeclared symbol 'SDR_WE', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1340)
HDL-1007 : undeclared symbol 'SDR_BA', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1341)
HDL-1007 : undeclared symbol 'SDR_ADDR', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1342)
HDL-1007 : undeclared symbol 'SDR_DM', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1343)
HDL-1007 : undeclared symbol 'SDR_DQ', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1344)
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1181)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1181 in ../rtl/SDR_Pad.v(1205)
HDL-1007 : undeclared symbol 'Clk_sft', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1332)
HDL-1007 : undeclared symbol 'Sdr_rd_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1348)
HDL-1007 : undeclared symbol 'Sdr_rd_dout', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1349)
HDL-1007 : undeclared symbol 'SDRAM_CLK', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1351)
HDL-1007 : undeclared symbol 'SDR_RAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1352)
HDL-1007 : undeclared symbol 'SDR_CAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1353)
HDL-1007 : undeclared symbol 'SDR_WE', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1354)
HDL-1007 : undeclared symbol 'SDR_BA', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1355)
HDL-1007 : undeclared symbol 'SDR_ADDR', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1356)
HDL-1007 : undeclared symbol 'SDR_DM', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1357)
HDL-1007 : undeclared symbol 'SDR_DQ', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1358)
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1160)
HDL-1007 : undeclared symbol 'data_down', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1181)
HDL-7007 CRITICAL-WARNING: 'data_down' is already implicitly declared on line 1181 in ../rtl/SDR_Pad.v(1205)
HDL-1007 : undeclared symbol 'Clk_sft', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1332)
HDL-1007 : undeclared symbol 'Sdr_rd_en', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1348)
HDL-1007 : undeclared symbol 'Sdr_rd_dout', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1349)
HDL-1007 : undeclared symbol 'SDRAM_CLK', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1351)
HDL-1007 : undeclared symbol 'SDR_RAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1352)
HDL-1007 : undeclared symbol 'SDR_CAS', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1353)
HDL-1007 : undeclared symbol 'SDR_WE', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1354)
HDL-1007 : undeclared symbol 'SDR_BA', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1355)
HDL-1007 : undeclared symbol 'SDR_ADDR', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1356)
HDL-1007 : undeclared symbol 'SDR_DM', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1357)
HDL-1007 : undeclared symbol 'SDR_DQ', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1358)
