Information: Updating design information... (UID-85)
Warning: Design 'regfile' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : regfile
Version: J-2014.09-SP4
Date   : Wed Mar  9 12:47:46 2016
****************************************


  Timing Path Group 'ref_clk'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          0.23
  Critical Path Slack:           0.74
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               3728
  Buf/Inv Cell Count:             145
  Buf Cell Count:                  39
  Inv Cell Count:                 106
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2672
  Sequential Cell Count:         1056
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6609.268861
  Noncombinational Area:  6977.777893
  Buf/Inv Area:            233.812481
  Total Buffer Area:            99.12
  Total Inverter Area:         134.70
  Macro/Black Box Area:      0.000000
  Net Area:               5133.365467
  -----------------------------------
  Cell Area:             13587.046754
  Design Area:           18720.412222


  Design Rules
  -----------------------------------
  Total Number of Nets:          3777
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.92
  Logic Optimization:                  1.05
  Mapping Optimization:                3.84
  -----------------------------------------
  Overall Compile Time:               21.73
  Overall Compile Wall Clock Time:    25.04

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
