[
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proc IEEE"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "615–638"
    ],
    "title": [
      "The roles of FPGAs in reprogrammable systems"
    ],
    "type": "article-journal",
    "volume": [
      "86"
    ]
  },
  {
    "author": [
      {
        "family": "Roelandts",
        "given": "W."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Xcell J"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "4–8"
    ],
    "title": [
      "15 years of innovation"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Santarini",
        "given": "M."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Xcell J"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "8–13"
    ],
    "title": [
      "Zynq-7000 EPP sets stage for new era of innovations"
    ],
    "type": "article-journal",
    "volume": [
      "75"
    ]
  },
  {
    "author": [
      {
        "family": "Releases",
        "given": "Xilinx Press"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2011"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "Xilinx ships world’s highest capacity FPGA and shatters industry record for number of transistors by 2X"
    ],
    "type": null,
    "url": [
      "http://press.xilinx.com/2011-10-25-Xilinx-Ships-Worlds-Highest-Capacity-FPGA-and-Shatters-Industry-Record-for-Number-of-Transistors-by-2X."
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Altera"
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "pages": [
      "–01199– – –"
    ],
    "title": [
      "Expect a breakthrough advantage in next-generation FPGAs"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Estrin",
        "given": "G."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the western joint computer conference"
    ],
    "date": [
      "1960",
      "1960"
    ],
    "location": [
      "New York"
    ],
    "title": [
      "Organization of computer systems—the fixed plus variable structure computer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Sudnitson",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2012"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Design of FPGA-based circuits using hierarchical finite state machines"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "SourceTech411"
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "Top FPGA companies for 2013"
    ],
    "type": null,
    "url": [
      "http://sourcetech411.com/2013/04/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2012"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "7 series FPGAs configurable logic block"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "Digilent Adept software"
    ],
    "type": null,
    "url": [
      "http://www.digilentinc.com/Products/Detail.cf"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 19 Nov 2013"
    ],
    "title": [
      "AtlysTM board reference manual"
    ],
    "type": null,
    "url": [
      "http://www.digilentinc.com/Data/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "Constraints guide (UG625"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/sw_"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Altera"
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "Stratix V device handbook"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/literature/hb/stratixv/stratix5_handbook.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "Altera"
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "Cyclone-IV devices handbook"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/literature/hb/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2011"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "Spartan-6 FPGA block RAM resources user guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "2012"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "7 series FPGAs memory resources user guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2012"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "pages": [
      "058– – –"
    ],
    "title": [
      "LogiCORE IP block memory generator v7.3 product guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/ip_documentation/blk_mem_gen/v7_3/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2011"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "Spartan-6 FPGA DSP48A1 slice user guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/user_guides/ug369.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "7 series DSP48E1 slice user guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "Spartan-6 FPGA clocking resources user guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "7 series FPGAs clocking resources user guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Srikanth",
        "given": "E."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Xcell J"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "44–49"
    ],
    "title": [
      "How do i reset my FPGA?"
    ],
    "type": "article-journal",
    "volume": [
      "76"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "ISE WebPACK design software"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/products/designtools/ise-design-suite/ise-webpack.htm."
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "2012"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "ISE in-depth tutorial"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/sw_"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Master UCF file for Atlys"
    ],
    "type": null,
    "url": [
      "http://www.digilentinc.com/Data/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 9 Nov 2013"
    ],
    "title": [
      "Nexys-4TM reference manual"
    ],
    "type": null,
    "url": [
      "http://www.digilentinc.com/Data/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "2011"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "Spartan-6 family overview"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/"
    ]
  },
  {
    "citation-number": [
      "28."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "Terasic technologies Inc",
      "DE2-115 user manual"
    ],
    "type": null,
    "url": [
      "http://www.terasic.com.tw/cgi-bin/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 10 Oct 2013"
    ],
    "title": [
      "7 series FPGAs overview"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "2009"
    ],
    "note": [
      "Accessed 9 Nov 2013"
    ],
    "title": [
      "Adept I/O expansion reference design"
    ],
    "type": null,
    "url": [
      "http://www.digilentinc.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Avnet"
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "2013"
    ],
    "title": [
      "ZedBoard (ZynqTM evaluation and development) hardware user’s guide"
    ],
    "type": null,
    "url": [
      "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v1_9.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Ashenden",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2008"
    ],
    "edition": [
      "3rd edn"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "The designer’s guide to VHDL"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ashenden",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2008"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Digital design: an embedded systems approach using VHDL"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 17 Nov 2013"
    ],
    "title": [
      "XST user guide for Virtex-6, Spartan-6, and 7 series devices"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/xst_v6s6.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2009"
    ],
    "note": [
      "Accessed 9 Nov 2013"
    ],
    "title": [
      "Adept I/O expansion reference design"
    ],
    "type": null,
    "url": [
      "http://www.digilentinc.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2011"
    ],
    "note": [
      "Accessed 17 Nov 2013"
    ],
    "title": [
      "ISE In-Depth Tutorial"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/sw_"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2009"
    ],
    "note": [
      "Accessed 17 Nov 2013"
    ],
    "title": [
      "Synthesis and simulation design guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Altera"
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 17 Nov 2013"
    ],
    "title": [
      "Quartus II setting file with pin assignments for DE2-115"
    ],
    "type": null,
    "url": [
      "http://www.altera.com/education/univ/materials/boards/de2-115/unv-de2-115-board.html."
    ]
  },
  {
    "author": [
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Sudnitson",
        "given": "A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2012"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Design of FPGA-based circuits using hierarchical finite state machines"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Parallel processing in FPGA-based digital circuits and systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wakerly",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Upper Saddle River"
    ],
    "publisher": [
      "Pearson Prentice Hall"
    ],
    "title": [
      "Digital design. Principles and practices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Micheli G",
        "particle": "De"
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill, Inc"
    ],
    "title": [
      "Synthesis and optimization of digital circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Parallel processing in FPGA-based digital circuits and systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Sudnitson",
        "given": "A."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2012"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Design of FPGA-based circuits using hierarchical finite state machines"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "P.P."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "John Willey & Sons Inc"
    ],
    "title": [
      "FPGA prototyping using VHDL examples: Xilinx Spartan-3 version"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Ferrari",
        "given": "A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the Euromicro symposium on digital system design"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "location": [
      "Warsaw"
    ],
    "title": [
      "Design and implementation of reconfigurable processor for problems of combinatorial computations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Baranov",
        "given": "S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Dordrecht"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic synthesis for control automata"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Baranov",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Logic and system design of digital systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Int J Innovative Comput Inf Control"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "4825–4849"
    ],
    "title": [
      "Digital hamming weight and distance analyzers for binary vectors and matrices"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Computing"
    ],
    "date": [
      "2013"
    ],
    "doi": [
      "10.1007/s00607-013-0360-y"
    ],
    "title": [
      "Design and implementation of counting networks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Rjabov",
        "given": "A."
      },
      {
        "family": "Sudnitson",
        "given": "A."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the IEEE 56th international Midwest symposium on circuits & systems"
    ],
    "date": [
      "2013",
      "2013"
    ],
    "location": [
      "Columbus, Ohio"
    ],
    "title": [
      "Implementation of parallel operations over streams in extensible processing platforms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Comput Electr Eng"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "2145–2160"
    ],
    "title": [
      "Hardware implementations of software programs based on HFSM models"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Knuth",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Sorting and searching"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The art of computer programming"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Batcher",
        "given": "K.E."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of AFIPS spring joint computer conference"
    ],
    "date": [
      "1968",
      "1968"
    ],
    "location": [
      "USA"
    ],
    "title": [
      "Sorting networks and their applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mueller",
        "given": "R."
      },
      {
        "family": "Teubner",
        "given": "J."
      },
      {
        "family": "Alonso",
        "given": "G."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Int J Very Large Data Bases"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–23"
    ],
    "title": [
      "Sorting networks on FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Zuluada",
        "given": "M."
      },
      {
        "family": "Milder",
        "given": "P."
      },
      {
        "family": "Puschel",
        "given": "M."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the 49th design automation conference"
    ],
    "date": [
      "2012",
      "2012"
    ],
    "location": [
      "San Francisco"
    ],
    "title": [
      "Computer generation of streaming sorting networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 21 Nov 2013"
    ],
    "title": [
      "Zynq-7000 All Programmable SoC Overview"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "222–228"
    ],
    "title": [
      "Hierarchical finite-state machines and their use for digital control"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Rosen",
        "given": "K.H."
      },
      {
        "family": "Michaels",
        "given": "J.G."
      },
      {
        "family": "Gross",
        "given": "J.L."
      },
      {
        "family": "Grossman",
        "given": "J.W."
      },
      {
        "given": "Shier"
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "given": "D.R."
      }
    ],
    "location": [
      "Florida"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Handbook of discrete and combinatorial mathematics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ortiz",
        "given": "J."
      },
      {
        "family": "Andrews",
        "given": "D."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of IEEE international symposium on parallel & distributed processing"
    ],
    "date": [
      "2010",
      "2010"
    ],
    "location": [
      "Phoenix"
    ],
    "title": [
      "A configurable high-throughput linear sorter system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mueller",
        "given": "R."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "2010"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "publisher": [
      "Swiss Federal Institute of Technology"
    ],
    "title": [
      "Data stream processing on embedded devices"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Kipfer",
        "given": "P."
      },
      {
        "family": "Westermann",
        "given": "R."
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "Pharr",
        "given": "M."
      },
      {
        "family": "Fernando",
        "given": "R."
      }
    ],
    "note": [
      "Accessed 21 Nov 2013"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Improved GPU sorting",
      "GPU gems 2: programming techniques for high-performance graphics and general-purpose computation"
    ],
    "type": null,
    "url": [
      "http://developer.nvidia.com/GPUGems2/gpugems2_"
    ]
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Adv Electr Comput Eng"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "47–50"
    ],
    "title": [
      "Fast regular circuits for network-based parallel data processing"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Zakrevskij",
        "given": "A."
      },
      {
        "family": "Pottosin",
        "given": "Y."
      },
      {
        "family": "Cheremisiniva",
        "given": "L."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Combinatorial algorithms of discrete mathematics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Parhami",
        "given": "B."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Trans Circuits Syst II: Express Briefs"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "167–171"
    ],
    "title": [
      "Efficient hamming weight comparators for binary Vectors based on accumulative and up/down parallel counters"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Piestrak",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Electron Lett"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "611–612"
    ],
    "title": [
      "Efficient hamming weight comparators of binary vectors"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Mihhailov",
        "given": "D."
      },
      {
        "family": "Sudnitson",
        "given": "A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the 21st international conference on field-­ programmable logic and applications"
    ],
    "date": [
      "2011",
      "2011"
    ],
    "location": [
      "Crete"
    ],
    "title": [
      "Implementation in FPGA of address-based data sorting"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pedroni",
        "given": "V.A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Electron Lett"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "24"
    ],
    "pages": [
      "1705–1706"
    ],
    "title": [
      "Compact fixed-threshold and two-vector Hamming comparators"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Pedroni",
        "given": "V.A."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the IEEE international symposium on circuits and systems"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "location": [
      "Vancouver"
    ],
    "title": [
      "Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 16 Nov 2013"
    ],
    "title": [
      "7 Series DSP48E1 Slice User Guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "2011"
    ],
    "note": [
      "Accessed 21 Nov 2013"
    ],
    "title": [
      "Xilinx 7 series FPGA libraries guide for HDL designs"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_3/7series_hdl.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J.D."
      },
      {
        "family": "Tan",
        "given": "Z."
      },
      {
        "family": "Yu",
        "given": "F."
      },
      {
        "family": "Zhang",
        "given": "L."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of the 45th ACM/IEEE design automation conference"
    ],
    "date": [
      "2008",
      "2008-06"
    ],
    "location": [
      "Anaheim, California"
    ],
    "title": [
      "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 9 Nov 2013"
    ],
    "title": [
      "Nexys-4 reference manual"
    ],
    "type": null,
    "url": [
      "http://www.digilentinc.com/Data/Products/"
    ]
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "P.P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "Willey"
    ],
    "title": [
      "FPGA prototyping using VHDL examples: Xilinx Spartan-3 version"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Parallel processing in FPGA-based digital circuits and systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 16 Nov 2013"
    ],
    "title": [
      "7 series DSP48E1 slice user guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Computing"
    ],
    "date": [
      "2013"
    ],
    "doi": [
      "10.1007/s00607-013-0360-y"
    ],
    "title": [
      "Design and implementation of counting networks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Parhami",
        "given": "B."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans Circuits Syst—II: Express Briefs"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "167–171"
    ],
    "title": [
      "Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2004"
    ],
    "note": [
      "Accessed 9 Nov 2013"
    ],
    "title": [
      "Digilent parallel interface model reference manual"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2009"
    ],
    "note": [
      "Accessed 9 Nov 2013"
    ],
    "title": [
      "Adept I/O expansion reference design"
    ],
    "type": null,
    "url": [
      "http://www.digilentinc.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2007"
    ],
    "note": [
      "Accessed 9 Nov 2013"
    ],
    "title": [
      "Adept SDK API"
    ],
    "type": null,
    "url": [
      "http://www.digilentinc.com/Products/Detail.cfm?NavP"
    ]
  },
  {
    "citation-number": [
      "10."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 9 Nov 2013"
    ],
    "title": [
      "Future Technology Devices International Ltd",
      "Virtual COM port drivers"
    ],
    "type": null,
    "url": [
      "http://www.ft"
    ]
  },
  {
    "author": [
      {
        "family": "Teich",
        "given": "J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc IEEE"
    ],
    "date": [
      "2012"
    ],
    "pages": [
      "1411–1430"
    ],
    "title": [
      "Hardware/software codesign: the past, the present, and predicting the future"
    ],
    "type": "article-journal",
    "volume": [
      "100"
    ]
  },
  {
    "author": [
      {
        "family": "Neuendorffer",
        "given": "S."
      },
      {
        "family": "Martinez-Vallina",
        "given": "F."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the 21st ACM/SIGDA international symposium on field-programmable gate arrays"
    ],
    "date": [
      "2013",
      "2013"
    ],
    "location": [
      "Monterey, California"
    ],
    "note": [
      "Accessed 25 Nov 2013"
    ],
    "title": [
      "Building Zynq® accelerators with Vivado® high level synthesis. Tutorial"
    ],
    "type": "paper-conference",
    "url": [
      "http://tcfpga.org/fpga2013/Vi"
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 16 Nov 2013"
    ],
    "title": [
      "Zynq-7000 all programmable SoC"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/products/silicon-devices/soc/zynq-7000/."
    ]
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Rjabov",
        "given": "A."
      },
      {
        "family": "Silva",
        "given": "J."
      },
      {
        "family": "Sudnitson",
        "given": "A."
      },
      {
        "family": "Cardoso",
        "given": "C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2014"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Hardware/software co-design for programmable systems-on-chip"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Int J Innovative Comput Inf Control"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "4825–4849"
    ],
    "title": [
      "Digital Hamming weight and distance analyzers for binary vectors and matrices"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Mueller",
        "given": "R."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "2010"
    ],
    "genre": [
      "Ph.D. dissertation,"
    ],
    "publisher": [
      "Swiss Federal Institute of Technology"
    ],
    "title": [
      "Data stream processing on embedded devices"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J.D."
      },
      {
        "family": "Tan",
        "given": "Z."
      },
      {
        "family": "Yu",
        "given": "F."
      },
      {
        "family": "Zhang",
        "given": "L."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the 45th ACM/IEEE design automation conference"
    ],
    "date": [
      "2008",
      "2008"
    ],
    "location": [
      "Anaheim, California"
    ],
    "title": [
      "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 16 Nov 2013"
    ],
    "title": [
      "Peripheral modules"
    ],
    "type": null,
    "url": [
      "http://www.digilentinc.com/pmods/."
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Digilent"
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2013",
      "com/Products/Detail.cfm?NavPath=2,400,1028&Prod=ZEDBOARD"
    ],
    "note": [
      "Accessed 16 Nov 2013"
    ],
    "title": [
      "ZedBoard ZynqTM-7000 Development Board"
    ],
    "type": null,
    "url": [
      "http://www.digilentinc."
    ]
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 16 Nov 2013"
    ],
    "title": [
      "Xilinx Zynq-7000 All Programmable SoC ZC702 Evaluation Kit"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/products/boards-and-kits/EK-Z7-ZC702-G.htm."
    ]
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Comput Electr Eng"
    ],
    "date": [
      "2013"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "2145–2160"
    ],
    "title": [
      "Hardware implementations of software programs based on HFSM models"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Carrano",
        "given": "F.M."
      },
      {
        "family": "Henry",
        "given": "T."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2012"
    ],
    "edition": [
      "6th edn"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Data abstraction and problem solving with C++: walls and mirrors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Cormen",
        "given": "T.H."
      },
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Rivest",
        "given": "R.L."
      },
      {
        "family": "Stain",
        "given": "C."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2009"
    ],
    "edition": [
      "3rd edn"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Introduction to algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the 19th international conference on field-programmable logic and applications, FPL 2009"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Prague"
    ],
    "title": [
      "Recursion in reconfigurable computing: a survey of implementation approaches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Sudnitson",
        "given": "A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2012"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Design of FPGA-based circuits using hierarchical finite state machines"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Baranov",
        "given": "S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Logic and system design of digital systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Trans VLSI Syst"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "222–228"
    ],
    "title": [
      "Hierarchical finite-state machines and their use for digital control"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Baranov",
        "given": "S."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Norwell"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic synthesis for control automata"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of USSR conference on computer-aided design of computers and systems"
    ],
    "date": [
      "1983",
      "1983"
    ],
    "note": [
      "in Russian"
    ],
    "title": [
      "Finite state machines with stack memory and their automatic design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Science and Techniques"
    ],
    "date": [
      "1984"
    ],
    "note": [
      "Minsk (in Russian"
    ],
    "title": [
      "Synthesis of finite state machines based on matrix lsi"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the 12th biennial baltic electronics conference"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Tallinn"
    ],
    "title": [
      "Synthesis of circuits and systems from hierarchical and parallel specifications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the 2nd international conference on communications and electronics, Hoi An"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Design and implementation of parallel hierarchical finite state machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lyshevski",
        "given": "S.E."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Handbook of nanoscience engineering and technology"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "Goddard",
        "given": "W.A."
      },
      {
        "family": "Brenner",
        "given": "D.W."
      },
      {
        "family": "Lyshevski",
        "given": "S.E."
      },
      {
        "family": "Iafrate",
        "given": "G.J."
      }
    ],
    "location": [
      "Boca Raton"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Hierarchical finite state machines and their use in hardware and software design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Marcon",
        "given": "C.A.M."
      },
      {
        "family": "Calazans",
        "given": "N.L.V."
      },
      {
        "family": "Moraes",
        "given": "F.G."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the 15th symposium on integrated circuits and systems design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Porto Alegre"
    ],
    "title": [
      "Requirements, primitives and models for systems specification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moral BA",
        "particle": "del"
      },
      {
        "family": "JMJ",
        "given": "Zafra"
      },
      {
        "family": "JFR",
        "given": "Gómez"
      },
      {
        "family": "RS",
        "given": "Mesa"
      },
      {
        "family": "RM",
        "given": "Muñoz"
      },
      {
        "family": "AR",
        "given": "Trinidad"
      },
      {
        "family": "JJL",
        "given": "Moreno"
      },
      {
        "family": "Team",
        "given": "The International Medusa"
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the 7th international planetary probe workshop"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Barcelona"
    ],
    "title": [
      "New control system for space instruments. Application for medusa experiment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Neishaburi",
        "given": "M.H."
      },
      {
        "family": "Zilic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the international symposium on VLSI design, automation and test"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Taiwan"
    ],
    "title": [
      "Hierarchical trigger generation for post-silicon debugging"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Perez-Rodriguez",
        "given": "R."
      },
      {
        "family": "Caeiro-Rodriguez",
        "given": "M."
      },
      {
        "family": "Anido-Rifon",
        "given": "L."
      },
      {
        "family": "Llamas-Nistal",
        "given": "M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "J Univ Comput Sci"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "19"
    ],
    "pages": [
      "2821–2840"
    ],
    "title": [
      "Execution model and authoring middleware enabling dynamic adaptation in educational scenarios scripted with PoEML"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "W."
      },
      {
        "family": "Zhang",
        "given": "Q."
      },
      {
        "family": "Mao",
        "given": "Y."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the 6th IEEE joint international conference on information technology and artificial intelligence"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Chongqing"
    ],
    "title": [
      "Component-based hierarchical state machine - a reusable and flexible game AI technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jenihhin",
        "given": "M."
      },
      {
        "family": "Gorev",
        "given": "M."
      },
      {
        "family": "Pesonen",
        "given": "V."
      },
      {
        "family": "Mihhailov",
        "given": "D."
      },
      {
        "family": "Ellervee",
        "given": "P."
      },
      {
        "family": "Hinrikus",
        "given": "H."
      },
      {
        "family": "Bachmann",
        "given": "M."
      },
      {
        "family": "Lass",
        "given": "J."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the 7th international symposium on image and signal processing and analysis"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Dubrovnik"
    ],
    "title": [
      "EEG analyzer prototype based on FPGA"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mihhailov",
        "given": "D."
      },
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Sudnitson",
        "given": "A."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Electron Electr Eng"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "113"
    ],
    "pages": [
      "51–56"
    ],
    "title": [
      "Acceleration of recursive data sorting over tree-based structures"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Ninos",
        "given": "S."
      },
      {
        "family": "Dollas",
        "given": "A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the 18th international conference on field-programmable logic and applications"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Heidelberg"
    ],
    "title": [
      "Modeling recursion data structures for FPGA-based implementation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malakonakis",
        "given": "P."
      },
      {
        "family": "Dollas",
        "given": "A."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the 21st international conference on field-programmable logic and applications"
    ],
    "date": [
      "2011"
    ],
    "location": [
      "Crete"
    ],
    "title": [
      "Exploitation of parallel search space evaluation with fpgas in combinatorial problems: the eternity II case"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muñoz",
        "given": "D.M."
      },
      {
        "family": "Llanos",
        "given": "C.H."
      },
      {
        "family": "Ayala-Rincón",
        "given": "M."
      },
      {
        "family": "Els",
        "given": "R.H.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Eng Appl Artif Intell"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1309–1320"
    ],
    "title": [
      "Distributed approach to group control of elevator systems using fuzzy logic and FPGA implementation of dispatching algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Neves",
        "given": "A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of ICROS-SICE international joint conference"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Fukuoka"
    ],
    "title": [
      "Modeling and implementation of automatic system for garage control"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harel",
        "given": "D."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "5 Design Technique Based on Hierarchical and Parallel Specifications",
      "Sci Comput Program"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "256",
      "231–274"
    ],
    "title": [
      "Statecharts: a visual formalism for complex systems"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Abdi",
        "given": "S."
      },
      {
        "family": "Gerstlauer",
        "given": "A."
      },
      {
        "family": "Schirner",
        "given": "G."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Embedded system design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Pimentel",
        "given": "B."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the 15th international conference on field-programmable logic and applications"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Tampere"
    ],
    "title": [
      "FPGA-based implementation and comparison of recursive and iterative algorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Microprocess Microsyst"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "5–6"
    ],
    "note": [
      "Special issue on FPGAs: applications and designs"
    ],
    "pages": [
      "197–211"
    ],
    "title": [
      "FPGA-based implementation of recursive algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the 3rd international conference on intelligent and advanced systems, Kuala Lumpur"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Reconfiguration technique for adaptive embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D.A."
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Burlington"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Computer Organization and Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of the 19th IFIP world computer congress"
    ],
    "date": [
      "2006"
    ],
    "editor": [
      {
        "family": "Debenham",
        "given": "J."
      }
    ],
    "location": [
      "Santiago de Chile"
    ],
    "title": [
      "Recursive and iterative algorithms for n-ary search problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rosen",
        "given": "K.H."
      },
      {
        "family": "Michaels",
        "given": "J.G."
      },
      {
        "family": "Gross",
        "given": "J.L."
      },
      {
        "family": "Grossman",
        "given": "J.W."
      },
      {
        "given": "Shier"
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "2000"
    ],
    "editor": [
      {
        "given": "D.R."
      }
    ],
    "location": [
      "Boca Raton"
    ],
    "publisher": [
      "CRC Press"
    ],
    "title": [
      "Handbook of discrete and combinatorial mathematics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zakrevskij",
        "given": "A."
      },
      {
        "family": "Pottosin",
        "given": "Y."
      },
      {
        "family": "Cheremisiniva",
        "given": "L."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Combinatorial algorithms of discrete mathematics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Alekseev",
        "given": "V.E."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Kibernetika"
    ],
    "date": [
      "1969"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "99–103"
    ],
    "title": [
      "Sorting algorithms with minimum memory"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Knuth",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "35."
    ],
    "date": [
      "2011"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "The art of computer programming",
      "sorting and searching"
    ],
    "type": "book",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "36."
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Parallel processing in FPGA-based digital circuits and systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "J Syst Architect"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "14–15"
    ],
    "pages": [
      "1043–1064"
    ],
    "title": [
      "Reconfigurable models of finite state machines and their implementation in FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Baranov",
        "given": "S.I."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic synthesis of control automata"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Micheli G",
        "particle": "De"
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Synthesis and optimization of digital circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Grout",
        "given": "I."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Amsterdam"
    ],
    "publisher": [
      "Elsevier, Oxford University Press, Inc"
    ],
    "title": [
      "Digital systems design with FPGAs and CPLDs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jenkins",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Design with FPGAs and CPLDs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Maxfield",
        "given": "C."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Amsterdam"
    ],
    "publisher": [
      "Elsevier"
    ],
    "title": [
      "The design warrior’s guide to FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zeidman",
        "given": "B."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Lawrence"
    ],
    "publisher": [
      "CMP Books"
    ],
    "title": [
      "Designing with FPGAs and CPLDs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Maxfield",
        "given": "C."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Oxford"
    ],
    "publisher": [
      "Elsevier"
    ],
    "title": [
      "FPGAs: instant access"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A.A."
      },
      {
        "family": "Titarenko",
        "given": "L.A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2009"
    ],
    "note": [
      "UNITEX, Donetsk (in Russian"
    ],
    "title": [
      "Synthesis of microprogrammed automata with customized and programmable VLSI"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Baranov",
        "given": "S."
      },
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Radio i Swiaz"
    ],
    "date": [
      "1986"
    ],
    "note": [
      "Moscow (in Russian"
    ],
    "title": [
      "Digital devices on programmable LSI with matrix structure"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Łuba",
        "given": "T."
      },
      {
        "family": "Rawski",
        "given": "M."
      },
      {
        "family": "Jachna",
        "given": "Z."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceeding of IX international conference MIXDES’02"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "285–290"
    ],
    "title": [
      "Functional decomposition as a universal method for logic synthesis of digital circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Łuba",
        "given": "T."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Microprocess Microsyst"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "429–437"
    ],
    "title": [
      "Multi-level logic synthesis based on decomposition"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Łuba",
        "given": "T."
      },
      {
        "family": "Selvaraj",
        "given": "H."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "VLSI Des"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "289–300"
    ],
    "title": [
      "A general approach to boolean functions decomposition and its application in fpga-based synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Kania",
        "given": "D."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Zeszyty naukowe Politechniki Slaskiej"
    ],
    "date": [
      "2004"
    ],
    "note": [
      "Gliwice (in Polish"
    ],
    "title": [
      "The logic synthesis for the PAL-based complex programmable logic devices"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kania",
        "given": "D."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Design of digital systems and devices"
    ],
    "date": [
      "2011"
    ],
    "editor": [
      {
        "family": "Adamski",
        "given": "M."
      },
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Wegrzyn",
        "given": "M."
      }
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "145–163"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Efficient technology mapping method for pal-based devices"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kania",
        "given": "D."
      },
      {
        "family": "Czerwinski",
        "given": "R."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Microprocess Microsyst"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "45–61"
    ],
    "title": [
      "Area and speed oriented synthesis of FSMs for PAL-based CPLDs"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Kania",
        "given": "D."
      },
      {
        "family": "Milik",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Microprocess Microsyst"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "28–38"
    ],
    "title": [
      "Logic synthesis based on decomposition for CPLDs"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Opara",
        "given": "A."
      },
      {
        "family": "Kania",
        "given": "D."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Int J Appl Math Comput Sci"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "367–384"
    ],
    "title": [
      "Decomposition-based logic synthesis for PAL-based CPLDs"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Baranov",
        "given": "S."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Logic and system design of digital systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Titarenko",
        "given": "L."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Logic synthesis for FSM-based control units"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Barkalov",
        "given": "A."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Control Syst Mach"
    ],
    "date": [
      "2001",
      "in Russian"
    ],
    "pages": [
      "38–41"
    ],
    "title": [
      "Optimization of logic circuit of Moore FSM with programmable LSI"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Barkalov",
        "given": "A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Control Syst Mach"
    ],
    "date": [
      "2002",
      "in Russian"
    ],
    "pages": [
      "41–44"
    ],
    "title": [
      "Synthesis of control units with transformation of objects"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Barkalov",
        "given": "A."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Int J Appl Math Comput Sci"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "151–158"
    ],
    "title": [
      "Design of Mealy FSMs with transformation of object codes"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Titarenko",
        "given": "L."
      },
      {
        "family": "Barkalov",
        "given": "A."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Cybern Syst Anal"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "313–323"
    ],
    "title": [
      "Structural decomposition as a tool for the optimization of an FPGA-based implementation of a Mealy FSM"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Solovjov",
        "given": "V."
      },
      {
        "family": "Klimowicz",
        "given": "A."
      }
    ],
    "citation-number": [
      "24."
    ],
    "date": [
      "2008"
    ],
    "note": [
      "Hot line-Telecom, Moscow (in Russian"
    ],
    "title": [
      "Logic design of digital systems on the base of programmable logic devices"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Solovjov",
        "suffix": "VV"
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "2001"
    ],
    "note": [
      "Hot line-Telecom, Moscow (in Russian"
    ],
    "title": [
      "Design of digital systems using the programmable logic integrated circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Palagin",
        "given": "A."
      },
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Usifov",
        "given": "S."
      },
      {
        "family": "Shvets",
        "given": "A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "date": [
      "1992"
    ],
    "note": [
      "IC NAC Ukraine, Preprint 92:18–26 (in Russian"
    ],
    "title": [
      "Synthesis of microprogrammed automata with FPLDs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Borowik",
        "given": "G."
      }
    ],
    "citation-number": [
      "27."
    ],
    "date": [
      "2007"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "note": [
      "WUT, Warszawa (in Polish"
    ],
    "title": [
      "Finite state machine synthesis for FPGA structure with embedded memory blocks"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Rawski",
        "given": "H."
      },
      {
        "family": "Tomaszewicz",
        "given": "P."
      },
      {
        "family": "Borowski",
        "given": "G."
      },
      {
        "family": "Luba",
        "given": "T."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Design of digital systems and devices"
    ],
    "date": [
      "2011"
    ],
    "editor": [
      {
        "family": "Wegrzyn",
        "given": "M."
      },
      {
        "family": "Adamski",
        "given": "M."
      },
      {
        "family": "Barkalov",
        "given": "A."
      }
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "121–144"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Logic synthesis method of digital circuits designed for implementation with embedded memory blocks on FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Titarenko",
        "given": "L."
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Logic synthesis for compositional microprogram control units"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Donetsk"
    ],
    "note": [
      "in Russian"
    ],
    "publisher": [
      "Donetsk National Technical University"
    ],
    "title": [
      "Synthesis of control units with PLDs"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Achasova",
        "given": "S.N."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Radio i Swiaz"
    ],
    "date": [
      "1987"
    ],
    "note": [
      "Moscow (in Russian"
    ],
    "title": [
      "Algorithms of synthesis of automata on programmable arrays"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Cybern Syst Anal"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "54–61"
    ],
    "title": [
      "Principles of logic optimization for a Moore microprogrammed automaton"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "S."
      }
    ],
    "citation-number": [
      "33."
    ],
    "date": [
      "1991"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "Microelectronics center of North Carolina"
    ],
    "title": [
      "Logic synthesis and optimization benchmarks user guide"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Titarenko",
        "given": "L."
      },
      {
        "family": "Hebda",
        "given": "O."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Meas Autom Monit"
    ],
    "date": [
      "2010"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "694–696"
    ],
    "title": [
      "Matrix implementation of Moore FSM with expansion of coding space"
    ],
    "type": "article-journal",
    "volume": [
      "56"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Titarenko",
        "given": "L."
      },
      {
        "family": "Hebda",
        "given": "O."
      },
      {
        "family": "Soldatov",
        "given": "K."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Radioelectron Inf"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "4–8"
    ],
    "title": [
      "Matrix implementation of Moore FSM with encoding of collections of microoperations"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Matvienko",
        "given": "A."
      },
      {
        "family": "Tsololo",
        "given": "S."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IC NAC Ukraine"
    ],
    "date": [
      "2011",
      "in Russian"
    ],
    "pages": [
      "22–29"
    ],
    "title": [
      "Optimization of logic circuit of Moore FSM with FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Zelenjova",
        "given": "I."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Control Syst Mach"
    ],
    "date": [
      "2001",
      "in Russian"
    ],
    "pages": [
      "75–78"
    ],
    "title": [
      "Optimization of logic circuit of control unit with replacement of variables"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "given": "A.L.T.E.R.A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2013"
    ],
    "title": [
      "Website of the Altera Corporation"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Baranov",
        "given": "S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Logic synthesis of control automata"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Titarenko",
        "given": "L."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Logic synthesis for FSM-based control units"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Titarenko",
        "given": "L."
      },
      {
        "family": "Barkalov",
        "given": "A."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Cybern Syst Anal"
    ],
    "date": [
      "2012"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "313–323"
    ],
    "title": [
      "Structural decomposition as a tool for the optimization of an FPGA-based implementation of a mealy FSM"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Yan",
        "given": "K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the 2000 ACM, SIGDA 8th international symposwium on FPGAs"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "75–82"
    ],
    "title": [
      "Synthesis for FPGAs with embedded memory blocks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garcia-Vargas",
        "given": "I."
      },
      {
        "family": "Senhadji-Navarro",
        "given": "R."
      },
      {
        "family": "Civit-Balcells",
        "given": "A."
      },
      {
        "family": "Guerra-Gutierrezz",
        "given": "P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE international simposium on industrial electronics, Vigo"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "2342–2347"
    ],
    "title": [
      "ROM-based finite state machine implementation in low cost FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Grout",
        "given": "I."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Amsterdam"
    ],
    "publisher": [
      "Elsevier"
    ],
    "title": [
      "Digital system design with FPGAs and CPLDs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "T."
      },
      {
        "family": "Vella",
        "given": "T."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentalli",
        "given": "A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Synthesis of finite state machines: functional optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Maxfield",
        "given": "C."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Orlando"
    ],
    "publisher": [
      "Academic Press Inc"
    ],
    "title": [
      "The design Warrior’s guide to FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nowicka",
        "given": "M."
      },
      {
        "family": "Łuba",
        "given": "T."
      },
      {
        "family": "Rawski",
        "given": "M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the 6th international conference on ACS"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "502–509"
    ],
    "title": [
      "FPGA-based decomposition of boolean functions: algorithms and implementation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rawski",
        "given": "M."
      },
      {
        "family": "Tomaszewicz",
        "given": "P."
      },
      {
        "family": "Borowik",
        "given": "G."
      },
      {
        "family": "Luba",
        "given": "T."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Design of digital systems and devices"
    ],
    "date": [
      "2011"
    ],
    "editor": [
      {
        "family": "M",
        "given": "Adamski"
      },
      {
        "others": true
      }
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "121–144"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Logic synthesis method of digital circuits designed with Embedded Memory Blocks of FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Rawski",
        "given": "M."
      },
      {
        "family": "Selvaraj",
        "given": "H."
      },
      {
        "family": "Luba",
        "given": "T."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "J Syst Archit"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6–7"
    ],
    "pages": [
      "423–434"
    ],
    "title": [
      "An application of functional decomposition in ROM-based FSM implementation in FPGA devices"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Scholl",
        "given": "C."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Norwell"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Functional decomposition with application to FPGA synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Minsk"
    ],
    "publisher": [
      "Science and Technique"
    ],
    "title": [
      "Synthesis of FSMs based on matrix LSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of conference on field programmable logic, Villach"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "718–728"
    ],
    "title": [
      "Synthesis and implementation of RAM-based finite state machines in FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sklyarova",
        "given": "I."
      },
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Sudnitson",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Design of FPGA-based circuits using hierarchical finite state machines"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sutteer",
        "given": "G."
      },
      {
        "family": "Todorowich",
        "given": "E."
      },
      {
        "family": "Lopez-Buedo",
        "given": "S."
      },
      {
        "family": "Boemo",
        "given": "E."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Lecture notes in computer science"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Lower-power FSMs in FPGA: encoding alternatives"
    ],
    "type": "article-journal",
    "volume": [
      "2451"
    ]
  },
  {
    "author": [
      {
        "family": "Tiwari",
        "given": "A."
      },
      {
        "family": "Tomko",
        "given": "K."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of design automation and test in Europe"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "916–921"
    ],
    "title": [
      "Saving power by mapping finite state machines into embedded memory blocks in FPGAs"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "X."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Wang",
        "given": "L."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE proceedings on circuits, devices and systems"
    ],
    "pages": [
      "271–275"
    ],
    "title": [
      "Multi-code state assignment for low-power design"
    ],
    "type": "paper-conference",
    "volume": [
      "147"
    ]
  },
  {
    "author": [
      {
        "family": "Baranov",
        "given": "S.I."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Logic synthesis of control automata"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Cybern Syst Anal"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "54–61"
    ],
    "title": [
      "Principles of logic optimization for a Moore microprogrammed automaton"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Titarenko",
        "given": "L."
      }
    ],
    "citation-number": [
      "3."
    ],
    "collection-title": [
      "in Lecture notes in electrical engineering"
    ],
    "container-title": [
      "In"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Heidelberg"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Logic synthesis for FSM-based control units"
    ],
    "type": "article-journal",
    "volume": [
      "Number 53"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Zelenjova",
        "given": "I."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Autom Control Comput Sci"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "48–53"
    ],
    "title": [
      "Optimization of replacement of logical conditions for an automaton with bidirectional transitions"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Łuba",
        "given": "T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Microprocess Microsyst"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "429–437"
    ],
    "title": [
      "Multi-level logic synthesis based on decomposition"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Rawski",
        "given": "M."
      },
      {
        "family": "Selvaraj",
        "given": "H."
      },
      {
        "family": "Łuba",
        "given": "T."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "J Syst Archit"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "6–7"
    ],
    "pages": [
      "423–434"
    ],
    "title": [
      "An application of functional decomposition in ROM-based FSM implementation in FPGA devices"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Cybern Syst Anal"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "54–61"
    ],
    "title": [
      "Principles of logic optimization for a Moore microprogrammed automaton"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Babakov",
        "given": "R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Control Syst Mach"
    ],
    "date": [
      "2008",
      "in Russian"
    ],
    "pages": [
      "34–39"
    ],
    "title": [
      "Organization of control units with operational addressing"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Babakov",
        "given": "R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Cybern Syst Anal"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "193–199"
    ],
    "title": [
      "Operational formation of state codes in microprogram automata"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Babakov",
        "given": "R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Control Syst Mach"
    ],
    "date": [
      "2011"
    ],
    "pages": [
      "47–53"
    ],
    "title": [
      "Structural representation of syntheses process for control automata with operational automaton of transitions"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Titarenko",
        "given": "L."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Logic synthesis for compositional microprogram control units"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Titarenko",
        "given": "L."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Logic synthesis for FSM-based control units"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Barkalov",
        "given": "A."
      },
      {
        "family": "Wegrzyn",
        "given": "M."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2006"
    ],
    "publisher": [
      "UZ Press, Zielona Góra"
    ],
    "title": [
      "Design of control units with programmable logic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Micheli G",
        "particle": "De"
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw–Hill"
    ],
    "title": [
      "Synthesis and optimization of digital circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Glushkov",
        "given": "V."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1962"
    ],
    "note": [
      "Fizmatgiz, Moscow (in Russian"
    ],
    "title": [
      "Synthesis of digital automata"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Grout",
        "given": "I."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Oxford"
    ],
    "publisher": [
      "Elsevier"
    ],
    "title": [
      "Digital systems design with FPGAs and CPLDs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "T."
      },
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Synthesis of finite state machines: functional optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Maxfield",
        "given": "C."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Amsterdam"
    ],
    "publisher": [
      "Elsevier"
    ],
    "title": [
      "The design warrior’s guide to FPGAs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zakrevskij",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Nauka, Moscow Appendix A VHDL Constructions Used in the Book and Additional Support Materials"
    ],
    "date": [
      "1981"
    ],
    "title": [
      "Logic synthesis for cascaded circuits"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 17 Nov 2013"
    ],
    "title": [
      "XST user guide for Virtex-6, Spartan-6, and 7 series devices"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/xst_v6s6.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Ashenden",
        "given": "P.J."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2008"
    ],
    "edition": [
      "3rd edn"
    ],
    "publisher": [
      "Morgan Kaufmann, Boston Appendix B Coding Examples"
    ],
    "title": [
      "The designer's guide to VHDL"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2011"
    ],
    "note": [
      "Accessed 21 Nov 2013"
    ],
    "title": [
      "Xilinx 7 series FPGA libraries guide for HDL designs"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_3/7series_hdl.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Skliarova",
        "given": "I."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2013"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Parallel processing in FPGA-based digital circuits and systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Skliarova",
        "given": "I."
      },
      {
        "family": "Sklyarov",
        "given": "V."
      },
      {
        "family": "Sudnitson",
        "given": "A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2012"
    ],
    "location": [
      "Tallinn"
    ],
    "publisher": [
      "TUT Press"
    ],
    "title": [
      "Design of FPGA-based circuits using hierarchical finite state machines"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Xilinx"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2013"
    ],
    "note": [
      "Accessed 24 Jan 2014"
    ],
    "title": [
      "Vivado Design Suite. ISE to Vivado Design Suite Migration Guide"
    ],
    "type": null,
    "url": [
      "http://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_3/ug911-vivadomigration.pdf."
    ]
  }
]
