{"vcs1":{"timestamp_begin":1709211776.212361945, "rt":1.29, "ut":0.28, "st":0.19}}
{"vcselab":{"timestamp_begin":1709211777.573327226, "rt":0.89, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1709211778.532864906, "rt":0.29, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709211775.681577337}
{"VCS_COMP_START_TIME": 1709211775.681577337}
{"VCS_COMP_END_TIME": 1709211780.790912958}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330180}}
{"stitch_vcselab": {"peak_mem": 231552}}
