#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan  9 14:00:59 2020
# Process ID: 10520
# Current directory: D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.runs/synth_1
# Command line: vivado.exe -log tdc_ctrl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tdc_ctrl.tcl
# Log file: D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.runs/synth_1/tdc_ctrl.vds
# Journal file: D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source tdc_ctrl.tcl -notrace
Command: synth_design -top tdc_ctrl -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19676 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 466.703 ; gain = 164.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tdc_ctrl' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_ctrl.vhd:44]
	Parameter g_WIDTH bound to: 124 - type: integer 
INFO: [Synth 8-3491] module 'tdc_delayline' declared at 'D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:48' bound to instance 'delayline' of component 'tdc_delayline' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_ctrl.vhd:69]
INFO: [Synth 8-638] synthesizing module 'tdc_delayline' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:61]
	Parameter g_WIDTH bound to: 124 - type: integer 
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:88]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Synth 8-113] binding component instance 'cmp_CARRY4' to cell 'CARRY4' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:97]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter g_WIDTH bound to: 124 - type: integer 
INFO: [Synth 8-3491] module 'tdc_ordertaps' declared at 'D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_ordertaps.vhd:8' bound to instance 'cmp_ordertaps' of component 'tdc_ordertaps' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:132]
INFO: [Synth 8-638] synthesizing module 'tdc_ordertaps' [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_ordertaps.vhd:18]
	Parameter g_WIDTH bound to: 124 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tdc_ordertaps' (1#1) [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_ordertaps.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'tdc_delayline' (2#1) [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_delayline.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'tdc_ctrl' (3#1) [D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.srcs/sources_1/new/tdc_ctrl.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 541.652 ; gain = 239.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 558.707 ; gain = 256.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 558.707 ; gain = 256.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 606.270 ; gain = 303.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	 495 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tdc_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	 495 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\thecount_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\thecount_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\thecount_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\thecount_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\thecount_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\thecount_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\thecount_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 955.441 ; gain = 653.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 955.441 ; gain = 653.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 955.441 ; gain = 653.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 955.441 ; gain = 653.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 955.441 ; gain = 653.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 955.441 ; gain = 653.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 955.441 ; gain = 653.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 955.441 ; gain = 653.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 955.441 ; gain = 653.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   127|
|3     |LUT2   |     1|
|4     |LUT3   |   417|
|5     |LUT4   |     2|
|6     |LUT5   |   295|
|7     |LUT6   |   257|
|8     |FDR    |   992|
|9     |FDRE   |     9|
|10    |IBUF   |     3|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------+--------------+------+
|      |Instance    |Module        |Cells |
+------+------------+--------------+------+
|1     |top         |              |  2120|
|2     |  delayline |tdc_delayline |  2091|
+------+------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 955.441 ; gain = 653.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 955.441 ; gain = 653.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 955.441 ; gain = 653.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'tdc_ctrl' is not ideal for floorplanning, since the cellview 'tdc_delayline' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 955.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 992 instances were transformed.
  FDR => FDRE: 992 instances

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 955.441 ; gain = 653.145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 955.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/EXPERIMENTAL/DLINETEST/DLINETEST.runs/synth_1/tdc_ctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tdc_ctrl_utilization_synth.rpt -pb tdc_ctrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 14:01:51 2020...
