Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Thu Sep  7 15:17:36 2023
| Host         : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5457 |       |     23040 | 23.68 |
|   SLR1 -> SLR2                   |  2798 |       |           | 12.14 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2659 |       |           | 11.54 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  7505 |       |     23040 | 32.57 |
|   SLR0 -> SLR1                   |  3536 |       |           | 15.35 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  3969 |       |           | 17.23 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 12962 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2503 |  156 |
| SLR1      | 2651 |    0 | 3813 |
| SLR0      |  147 | 3389 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  28131 |  28378 |  7644 |  51.18 |  52.55 |  14.16 |
|   CLBL                     |  14932 |  15289 |  4060 |  51.00 |  52.22 |  13.87 |
|   CLBM                     |  13199 |  13089 |  3584 |  51.40 |  52.95 |  14.50 |
| CLB LUTs                   | 108953 | 137288 | 26478 |  24.78 |  31.78 |   6.13 |
|   LUT as Logic             |  97450 | 124431 | 24948 |  22.16 |  28.80 |   5.78 |
|     using O5 output only   |   2107 |   2844 |   471 |   0.48 |   0.66 |   0.11 |
|     using O6 output only   |  72449 |  90141 | 17647 |  16.48 |  20.87 |   4.08 |
|     using O5 and O6        |  22894 |  31446 |  6830 |   5.21 |   7.28 |   1.58 |
|   LUT as Memory            |  11503 |  12857 |  1530 |   5.60 |   6.50 |   0.77 |
|     LUT as Distributed RAM |   3254 |   3706 |   820 |   1.58 |   1.87 |   0.41 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   1204 |    386 |     4 |   0.59 |   0.20 |  <0.01 |
|       using O5 and O6      |   2050 |   3320 |   816 |   1.00 |   1.68 |   0.41 |
|     LUT as Shift Register  |   8249 |   9151 |   710 |   4.02 |   4.63 |   0.36 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   5612 |   6483 |   676 |   2.73 |   3.28 |   0.34 |
|       using O5 and O6      |   2637 |   2668 |    34 |   1.28 |   1.35 |   0.02 |
| CLB Registers              | 154307 | 157818 | 35230 |  17.55 |  18.27 |   4.08 |
| CARRY8                     |   1691 |    726 |   110 |   3.08 |   1.34 |   0.20 |
| F7 Muxes                   |   2396 |   1105 |   437 |   1.09 |   0.51 |   0.20 |
| F8 Muxes                   |    197 |    320 |     0 |   0.18 |   0.30 |   0.00 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  294.5 |    550 |   530 |  43.82 |  81.85 |  78.87 |
|   RAMB36/FIFO              |    260 |    537 |   530 |  38.69 |  79.91 |  78.87 |
|     RAMB36E2 only          |    260 |    537 |   530 |  38.69 |  79.91 |  78.87 |
|   RAMB18                   |     69 |     26 |     0 |   5.13 |   1.93 |   0.00 |
| URAM                       |     12 |      0 |     0 |   3.75 |   0.00 |   0.00 |
| DSPs                       |    365 |    437 |     4 |  12.67 |  14.23 |   0.13 |
| Unique Control Sets        |   5489 |   9541 |  1148 |   4.99 |   8.83 |   1.06 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


