Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2661d587794f42a09b11bbe9a1119f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fact_top_behav xil_defaultlib.tb_fact_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.fact_reg(w=4)
Compiling module xil_defaultlib.fact_reg(w=1)
Compiling module xil_defaultlib.fact_reg
Compiling module xil_defaultlib.CMP_ERROR
Compiling module xil_defaultlib.CMP_GT
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.fact_and
Compiling module xil_defaultlib.fact_mux4
Compiling module xil_defaultlib.fact_done_stat_reg
Compiling module xil_defaultlib.fact_err_stat_reg
Compiling module xil_defaultlib.fact_top
Compiling module xil_defaultlib.tb_fact_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fact_top_behav
