Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'Function_field' [E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/alu_top.v:32]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Write_addr' [E:/vivado_projects/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/imports/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage/MIPS_Pipelined_5stage.srcs/sources_1/new/Main.v:204]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_memory
Compiling module xil_defaultlib.IFID_reg
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.IDEX_reg
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.OR1
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.alu1
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.EXMEM_reg
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEMWB_reg
Compiling module xil_defaultlib.Write_Back
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
