;redcode
;assert 1
	SPL 0, <-722
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 190
	JMP @0, 31
	CMP <410, @16
	MOV #90, @30
	MOV #90, @30
	SUB <10, 16
	JMP -1, -301
	MOV 63, @29
	MOV 63, @29
	SUB -207, <-120
	SUB -207, <-120
	SPL <13, 2
	DJN <13, @1
	DJN <13, @1
	SLT 63, @29
	ADD 3, @29
	ADD 3, @29
	MOV -901, 300
	MOV -901, 300
	JMP 201, @-124
	SPL <-121, 800
	CMP <416, @16
	JMP -1, -301
	MOV #90, @30
	SPL <-121, 800
	ADD 3, @29
	ADD 3, @29
	ADD 3, @29
	MOV -1, <-26
	SPL <13, 2
	SPL <13, 2
	SUB #90, @30
	ADD @-130, 9
	MOV @121, 106
	SUB <10, 10
	MOV -1, <-26
	MOV -1, <-26
	MOV 12, @10
	ADD 3, @29
	JMP @12, #260
	MOV 12, @10
	ADD 3, @29
	MOV @121, 106
	SPL 0, <-722
	SPL 0, <-722
	MOV -1, <-26
	ADD 270, 60
