// Seed: 818133514
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input supply1 id_5
);
  logic id_7, id_8;
  module_2 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8
  );
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    inout tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    input wor id_4
);
  wire [1 : 1] id_6;
  xnor primCall (id_3, id_2, id_1, id_0, id_6, id_4);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  tri0 id_9;
  wire id_10;
  assign id_9 = -1;
endmodule
