OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 22 thread(s).
detailed_route -output_drc ./reports/asap7/ibex/base/5_route_drc.rpt -output_maze ./results/asap7/ibex/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 80080 80080 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     21878
Number of terminals:      264
Number of snets:          2
Number of nets:           21537

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 350.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 351652.
[INFO DRT-0033] V1 shape region query size = 636631.
[INFO DRT-0033] M2 shape region query size = 20390.
[INFO DRT-0033] V2 shape region query size = 12267.
[INFO DRT-0033] M3 shape region query size = 12267.
[INFO DRT-0033] V3 shape region query size = 8178.
[INFO DRT-0033] M4 shape region query size = 8258.
[INFO DRT-0033] V4 shape region query size = 8178.
[INFO DRT-0033] M5 shape region query size = 4708.
[INFO DRT-0033] V5 shape region query size = 812.
[INFO DRT-0033] M6 shape region query size = 434.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2002 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 350 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12637 groups.
#scanned instances     = 21878
#unique  instances     = 350
#stdCellGenAp          = 10929
#stdCellValidPlanarAp  = 138
#stdCellValidViaAp     = 8963
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 70197
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:14:31, elapsed time = 00:00:41, memory = 517.22 (MB), peak = 517.22 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     220964

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 148 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 148 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 61965.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 62110.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 39430.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 12099.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 5460.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 2163.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 486.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 582.38 (MB), peak = 582.38 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 107341 vertical wires in 3 frboxes and 76372 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 11878 vertical wires in 3 frboxes and 15893 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:07, memory = 1124.05 (MB), peak = 1124.05 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.05 (MB), peak = 1124.05 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 3123.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:14, memory = 3795.86 (MB).
    Completing 30% with 946 violations.
    elapsed time = 00:00:23, memory = 3974.29 (MB).
    Completing 40% with 946 violations.
    elapsed time = 00:00:33, memory = 4237.78 (MB).
    Completing 50% with 946 violations.
    elapsed time = 00:00:43, memory = 2951.56 (MB).
    Completing 60% with 1839 violations.
    elapsed time = 00:00:57, memory = 4874.69 (MB).
    Completing 70% with 1839 violations.
    elapsed time = 00:01:06, memory = 4931.54 (MB).
    Completing 80% with 2822 violations.
    elapsed time = 00:01:21, memory = 5398.77 (MB).
    Completing 90% with 2822 violations.
    elapsed time = 00:01:35, memory = 5531.54 (MB).
    Completing 100% with 3505 violations.
    elapsed time = 00:01:51, memory = 3658.58 (MB).
[INFO DRT-0199]   Number of violations = 5264.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7
CutSpcTbl            0      0      0      0     33      0     21      0      7      0      2      0
EOL                  0    305      0     12      0     16      0      2      0      0      0      0
Metal Spacing      241     61      0    167      0     21      0      5      0      3      0      0
Recheck              1    822      0    524      0    222      0    126      0     57      0      7
Short               37    242      2     33      9     13     13     44     16     51      8      2
eolKeepOut           0   1977      0     48      0    105      0      9      0      0      0      0
[INFO DRT-0267] cpu time = 00:30:36, elapsed time = 00:01:52, memory = 4072.46 (MB), peak = 5677.52 (MB)
Total wire length = 123079 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 23760 um.
Total wire length on LAYER M3 = 40439 um.
Total wire length on LAYER M4 = 26480 um.
Total wire length on LAYER M5 = 17457 um.
Total wire length on LAYER M6 = 9539 um.
Total wire length on LAYER M7 = 5401 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 225863.
Up-via summary (total 225863):

-----------------
 Active         0
     M1     66902
     M2    116010
     M3     29092
     M4      9231
     M5      3491
     M6      1137
     M7         0
     M8         0
     M9         0
-----------------
       225863


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5264 violations.
    elapsed time = 00:00:10, memory = 6040.74 (MB).
    Completing 20% with 5264 violations.
    elapsed time = 00:00:22, memory = 5870.84 (MB).
    Completing 30% with 3972 violations.
    elapsed time = 00:00:33, memory = 6215.27 (MB).
    Completing 40% with 3972 violations.
    elapsed time = 00:00:47, memory = 5923.94 (MB).
    Completing 50% with 3972 violations.
    elapsed time = 00:00:57, memory = 3950.57 (MB).
    Completing 60% with 2900 violations.
    elapsed time = 00:01:12, memory = 5809.68 (MB).
    Completing 70% with 2900 violations.
    elapsed time = 00:01:23, memory = 5981.97 (MB).
    Completing 80% with 1445 violations.
    elapsed time = 00:01:37, memory = 6058.52 (MB).
    Completing 90% with 1445 violations.
    elapsed time = 00:01:49, memory = 6144.24 (MB).
    Completing 100% with 377 violations.
    elapsed time = 00:01:59, memory = 4087.24 (MB).
[INFO DRT-0199]   Number of violations = 377.
Viol/Layer          M1     M2     M3     V3     M4     V4     V6
CutSpcTbl            0      0      0     11      0      8      4
EOL                  0     43      0      0      1      0      0
Metal Spacing       37      2     40      0      0      0      0
Short                1     24     14      0      0      0      0
eolKeepOut           0    189      0      0      3      0      0
[INFO DRT-0267] cpu time = 00:37:09, elapsed time = 00:02:01, memory = 4085.52 (MB), peak = 6415.34 (MB)
Total wire length = 122583 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 23232 um.
Total wire length on LAYER M3 = 40209 um.
Total wire length on LAYER M4 = 26781 um.
Total wire length on LAYER M5 = 17442 um.
Total wire length on LAYER M6 = 9527 um.
Total wire length on LAYER M7 = 5389 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 221459.
Up-via summary (total 221459):

-----------------
 Active         0
     M1     66893
     M2    111624
     M3     28841
     M4      9415
     M5      3534
     M6      1152
     M7         0
     M8         0
     M9         0
-----------------
       221459


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 377 violations.
    elapsed time = 00:00:02, memory = 6379.09 (MB).
    Completing 20% with 377 violations.
    elapsed time = 00:00:08, memory = 6197.00 (MB).
    Completing 30% with 352 violations.
    elapsed time = 00:00:15, memory = 3933.16 (MB).
    Completing 40% with 352 violations.
    elapsed time = 00:00:22, memory = 6105.05 (MB).
    Completing 50% with 352 violations.
    elapsed time = 00:00:30, memory = 3933.16 (MB).
    Completing 60% with 348 violations.
    elapsed time = 00:00:32, memory = 3939.00 (MB).
    Completing 70% with 348 violations.
    elapsed time = 00:00:39, memory = 6088.98 (MB).
    Completing 80% with 360 violations.
    elapsed time = 00:00:46, memory = 3939.92 (MB).
    Completing 90% with 360 violations.
    elapsed time = 00:00:53, memory = 5935.18 (MB).
    Completing 100% with 330 violations.
    elapsed time = 00:01:01, memory = 3899.62 (MB).
[INFO DRT-0199]   Number of violations = 334.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5     V6
CutSpcTbl            0      0      0      6      0      3      0      2
EOL                  0     38      1      0      2      0      0      0
Metal Spacing       15      5     44      0      1      0      0      0
Recheck              0      3      1      0      0      0      0      0
Short                0     20      9      0      1      0      0      0
eolKeepOut           0    171      3      0      6      0      3      0
[INFO DRT-0267] cpu time = 00:17:23, elapsed time = 00:01:03, memory = 3902.45 (MB), peak = 6488.95 (MB)
Total wire length = 122542 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 23143 um.
Total wire length on LAYER M3 = 40226 um.
Total wire length on LAYER M4 = 26841 um.
Total wire length on LAYER M5 = 17453 um.
Total wire length on LAYER M6 = 9491 um.
Total wire length on LAYER M7 = 5385 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 220870.
Up-via summary (total 220870):

-----------------
 Active         0
     M1     66889
     M2    111059
     M3     28658
     M4      9567
     M5      3518
     M6      1179
     M7         0
     M8         0
     M9         0
-----------------
       220870


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 334 violations.
    elapsed time = 00:00:00, memory = 3902.45 (MB).
    Completing 20% with 334 violations.
    elapsed time = 00:00:02, memory = 6223.71 (MB).
    Completing 30% with 271 violations.
    elapsed time = 00:00:05, memory = 3883.56 (MB).
    Completing 40% with 271 violations.
    elapsed time = 00:00:05, memory = 3883.56 (MB).
    Completing 50% with 271 violations.
    elapsed time = 00:00:10, memory = 3883.56 (MB).
    Completing 60% with 170 violations.
    elapsed time = 00:00:11, memory = 3883.56 (MB).
    Completing 70% with 170 violations.
    elapsed time = 00:00:13, memory = 5951.23 (MB).
    Completing 80% with 96 violations.
    elapsed time = 00:00:16, memory = 3883.56 (MB).
    Completing 90% with 96 violations.
    elapsed time = 00:00:16, memory = 3883.56 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:21, memory = 3883.56 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer          M2     M3
EOL                  1      0
Metal Spacing        0      1
eolKeepOut           3      0
[INFO DRT-0267] cpu time = 00:04:58, elapsed time = 00:00:21, memory = 3883.56 (MB), peak = 6488.95 (MB)
Total wire length = 122557 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 23010 um.
Total wire length on LAYER M3 = 40207 um.
Total wire length on LAYER M4 = 26978 um.
Total wire length on LAYER M5 = 17483 um.
Total wire length on LAYER M6 = 9495 um.
Total wire length on LAYER M7 = 5382 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 220921.
Up-via summary (total 220921):

-----------------
 Active         0
     M1     66889
     M2    110794
     M3     28930
     M4      9600
     M5      3531
     M6      1177
     M7         0
     M8         0
     M9         0
-----------------
       220921


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:06, memory = 6317.67 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:10, memory = 6353.06 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:12, memory = 6211.02 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:16, memory = 6260.27 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:18, memory = 6110.65 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:20, memory = 6226.86 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:22, memory = 6205.54 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:24, memory = 5984.09 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:25, memory = 5089.56 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:27, memory = 4107.08 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:09:02, elapsed time = 00:00:28, memory = 4107.08 (MB), peak = 6526.92 (MB)
Total wire length = 122557 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 23010 um.
Total wire length on LAYER M3 = 40206 um.
Total wire length on LAYER M4 = 26978 um.
Total wire length on LAYER M5 = 17483 um.
Total wire length on LAYER M6 = 9495 um.
Total wire length on LAYER M7 = 5382 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 220925.
Up-via summary (total 220925):

-----------------
 Active         0
     M1     66889
     M2    110794
     M3     28930
     M4      9602
     M5      3533
     M6      1177
     M7         0
     M8         0
     M9         0
-----------------
       220925


[INFO DRT-0198] Complete detail routing.
Total wire length = 122557 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 23010 um.
Total wire length on LAYER M3 = 40206 um.
Total wire length on LAYER M4 = 26978 um.
Total wire length on LAYER M5 = 17483 um.
Total wire length on LAYER M6 = 9495 um.
Total wire length on LAYER M7 = 5382 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 220925.
Up-via summary (total 220925):

-----------------
 Active         0
     M1     66889
     M2    110794
     M3     28930
     M4      9602
     M5      3533
     M6      1177
     M7         0
     M8         0
     M9         0
-----------------
       220925


[INFO DRT-0267] cpu time = 01:39:11, elapsed time = 00:05:48, memory = 4107.08 (MB), peak = 6526.92 (MB)

[INFO DRT-0180] Post processing.
Took 401 seconds: detailed_route -output_drc ./reports/asap7/ibex/base/5_route_drc.rpt -output_maze ./results/asap7/ibex/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 6:56.73[h:]min:sec. CPU time: user 6704.40 sys 224.95 (1662%). Peak memory: 6683568KB.
