
RTOS-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b3a4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040b3a4  0040b3a4  0001b3a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  0040b3ac  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000c0c8  204009c0  0040bd6c  000209c0  2**2
                  ALLOC
  4 .stack        00002000  2040ca88  00417e34  000209c0  2**0
                  ALLOC
  5 .heap         00000200  2040ea88  00419e34  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002c  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      000000b4  00000000  00000000  000209ec  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002eedc  00000000  00000000  00020aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00006055  00000000  00000000  0004f97c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000013e8  00000000  00000000  000559d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00028319  00000000  00000000  00056db9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00018e35  00000000  00000000  0007f0d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000a052a  00000000  00000000  00097f07  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000eeec  00000000  00000000  00138431  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001650  00000000  00000000  0014731d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000044ac  00000000  00000000  00148970  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	88 ea 40 20 41 20 40 00 3f 20 40 00 3f 20 40 00     ..@ A @.? @.? @.
  400010:	3f 20 40 00 3f 20 40 00 3f 20 40 00 00 00 00 00     ? @.? @.? @.....
	...
  40002c:	19 24 40 00 3f 20 40 00 00 00 00 00 b9 24 40 00     .$@.? @......$@.
  40003c:	21 25 40 00 3f 20 40 00 3f 20 40 00 3f 20 40 00     !%@.? @.? @.? @.
  40004c:	3f 20 40 00 3f 20 40 00 3f 20 40 00 3f 20 40 00     ? @.? @.? @.? @.
  40005c:	3f 20 40 00 3f 20 40 00 00 00 00 00 b9 19 40 00     ? @.? @.......@.
  40006c:	cd 19 40 00 e1 19 40 00 3f 20 40 00 3f 20 40 00     ..@...@.? @.? @.
  40007c:	3f 20 40 00 f5 19 40 00 09 1a 40 00 3f 20 40 00     ? @...@...@.? @.
  40008c:	3f 20 40 00 3f 20 40 00 3f 20 40 00 3f 20 40 00     ? @.? @.? @.? @.
  40009c:	3f 20 40 00 5d 41 40 00 3f 20 40 00 3f 20 40 00     ? @.]A@.? @.? @.
  4000ac:	3f 20 40 00 3f 20 40 00 49 04 40 00 3f 20 40 00     ? @.? @.I.@.? @.
  4000bc:	3f 20 40 00 3f 20 40 00 3f 20 40 00 3f 20 40 00     ? @.? @.? @.? @.
  4000cc:	3f 20 40 00 3f 20 40 00 3f 20 40 00 3f 20 40 00     ? @.? @.? @.? @.
  4000dc:	3f 20 40 00 5d 04 40 00 3f 20 40 00 3f 20 40 00     ? @.].@.? @.? @.
  4000ec:	3f 20 40 00 3f 20 40 00 3f 20 40 00 3f 20 40 00     ? @.? @.? @.? @.
  4000fc:	3f 20 40 00 3f 20 40 00 3f 20 40 00 3f 20 40 00     ? @.? @.? @.? @.
  40010c:	3f 20 40 00 3f 20 40 00 00 00 00 00 00 00 00 00     ? @.? @.........
  40011c:	00 00 00 00 3f 20 40 00 3f 20 40 00 3f 20 40 00     ....? @.? @.? @.
  40012c:	3f 20 40 00 3f 20 40 00 3f 20 40 00 3f 20 40 00     ? @.? @.? @.? @.
  40013c:	3f 20 40 00 3f 20 40 00 3f 20 40 00 3f 20 40 00     ? @.? @.? @.? @.
  40014c:	3f 20 40 00 3f 20 40 00 3f 20 40 00 3f 20 40 00     ? @.? @.? @.? @.
  40015c:	3f 20 40 00 3f 20 40 00 3f 20 40 00                 ? @.? @.? @.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009c0 	.word	0x204009c0
  400184:	00000000 	.word	0x00000000
  400188:	0040b3ac 	.word	0x0040b3ac

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	0040b3ac 	.word	0x0040b3ac
  4001c8:	204009c4 	.word	0x204009c4
  4001cc:	0040b3ac 	.word	0x0040b3ac
  4001d0:	00000000 	.word	0x00000000

004001d4 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4001d4:	b570      	push	{r4, r5, r6, lr}
  4001d6:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4001d8:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4001da:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4001dc:	4013      	ands	r3, r2
  4001de:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001e0:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4001e2:	4e1c      	ldr	r6, [pc, #112]	; (400254 <afec_process_callback+0x80>)
  4001e4:	4d1c      	ldr	r5, [pc, #112]	; (400258 <afec_process_callback+0x84>)
  4001e6:	42a8      	cmp	r0, r5
  4001e8:	bf14      	ite	ne
  4001ea:	2000      	movne	r0, #0
  4001ec:	2001      	moveq	r0, #1
  4001ee:	0105      	lsls	r5, r0, #4
  4001f0:	e00b      	b.n	40020a <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4001f2:	2c0e      	cmp	r4, #14
  4001f4:	d81e      	bhi.n	400234 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4001f6:	9a01      	ldr	r2, [sp, #4]
  4001f8:	f104 010c 	add.w	r1, r4, #12
  4001fc:	2301      	movs	r3, #1
  4001fe:	408b      	lsls	r3, r1
  400200:	4213      	tst	r3, r2
  400202:	d110      	bne.n	400226 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400204:	3401      	adds	r4, #1
  400206:	2c10      	cmp	r4, #16
  400208:	d022      	beq.n	400250 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40020a:	2c0b      	cmp	r4, #11
  40020c:	d8f1      	bhi.n	4001f2 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  40020e:	9a01      	ldr	r2, [sp, #4]
  400210:	2301      	movs	r3, #1
  400212:	40a3      	lsls	r3, r4
  400214:	4213      	tst	r3, r2
  400216:	d0f5      	beq.n	400204 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400218:	192b      	adds	r3, r5, r4
  40021a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40021e:	2b00      	cmp	r3, #0
  400220:	d0f0      	beq.n	400204 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400222:	4798      	blx	r3
  400224:	e7ee      	b.n	400204 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400226:	192b      	adds	r3, r5, r4
  400228:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40022c:	2b00      	cmp	r3, #0
  40022e:	d0e9      	beq.n	400204 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400230:	4798      	blx	r3
  400232:	e7e7      	b.n	400204 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400234:	9a01      	ldr	r2, [sp, #4]
  400236:	f104 010f 	add.w	r1, r4, #15
  40023a:	2301      	movs	r3, #1
  40023c:	408b      	lsls	r3, r1
  40023e:	4213      	tst	r3, r2
  400240:	d0e0      	beq.n	400204 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400242:	192b      	adds	r3, r5, r4
  400244:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400248:	2b00      	cmp	r3, #0
  40024a:	d0db      	beq.n	400204 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40024c:	4798      	blx	r3
  40024e:	e7d9      	b.n	400204 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400250:	b002      	add	sp, #8
  400252:	bd70      	pop	{r4, r5, r6, pc}
  400254:	2040c978 	.word	0x2040c978
  400258:	40064000 	.word	0x40064000

0040025c <afec_ch_set_config>:
{
  40025c:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  40025e:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400260:	2301      	movs	r3, #1
  400262:	408b      	lsls	r3, r1
  400264:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400268:	7815      	ldrb	r5, [r2, #0]
  40026a:	2d00      	cmp	r5, #0
  40026c:	bf08      	it	eq
  40026e:	2300      	moveq	r3, #0
  400270:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400272:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400274:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400276:	004b      	lsls	r3, r1, #1
  400278:	2103      	movs	r1, #3
  40027a:	4099      	lsls	r1, r3
  40027c:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400280:	7851      	ldrb	r1, [r2, #1]
  400282:	4099      	lsls	r1, r3
  400284:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400286:	6541      	str	r1, [r0, #84]	; 0x54
}
  400288:	bc30      	pop	{r4, r5}
  40028a:	4770      	bx	lr

0040028c <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  40028c:	784b      	ldrb	r3, [r1, #1]
  40028e:	780a      	ldrb	r2, [r1, #0]
  400290:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400292:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400294:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400296:	884b      	ldrh	r3, [r1, #2]
  400298:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40029c:	6743      	str	r3, [r0, #116]	; 0x74
  40029e:	4770      	bx	lr

004002a0 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  4002a0:	2200      	movs	r2, #0
  4002a2:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  4002a4:	4b08      	ldr	r3, [pc, #32]	; (4002c8 <afec_get_config_defaults+0x28>)
  4002a6:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  4002a8:	4b08      	ldr	r3, [pc, #32]	; (4002cc <afec_get_config_defaults+0x2c>)
  4002aa:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  4002ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4002b0:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  4002b2:	2302      	movs	r3, #2
  4002b4:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  4002b6:	2301      	movs	r3, #1
  4002b8:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  4002ba:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  4002bc:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  4002be:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  4002c0:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  4002c2:	7583      	strb	r3, [r0, #22]
  4002c4:	4770      	bx	lr
  4002c6:	bf00      	nop
  4002c8:	11e1a300 	.word	0x11e1a300
  4002cc:	005b8d80 	.word	0x005b8d80

004002d0 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  4002d0:	2300      	movs	r3, #0
  4002d2:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  4002d4:	2301      	movs	r3, #1
  4002d6:	7043      	strb	r3, [r0, #1]
  4002d8:	4770      	bx	lr

004002da <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  4002da:	2300      	movs	r3, #0
  4002dc:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  4002de:	2320      	movs	r3, #32
  4002e0:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  4002e2:	23ff      	movs	r3, #255	; 0xff
  4002e4:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  4002e6:	f640 73ff 	movw	r3, #4095	; 0xfff
  4002ea:	8083      	strh	r3, [r0, #4]
  4002ec:	4770      	bx	lr
	...

004002f0 <afec_init>:
	return afec->AFEC_ISR;
  4002f0:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  4002f2:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  4002f6:	d001      	beq.n	4002fc <afec_init+0xc>
		return STATUS_ERR_BUSY;
  4002f8:	2019      	movs	r0, #25
  4002fa:	4770      	bx	lr
{
  4002fc:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  4002fe:	2301      	movs	r3, #1
  400300:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400302:	7ccb      	ldrb	r3, [r1, #19]
  400304:	2b00      	cmp	r3, #0
  400306:	bf18      	it	ne
  400308:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  40030c:	684b      	ldr	r3, [r1, #4]
  40030e:	688c      	ldr	r4, [r1, #8]
  400310:	fbb3 f3f4 	udiv	r3, r3, r4
  400314:	3b01      	subs	r3, #1
  400316:	021b      	lsls	r3, r3, #8
  400318:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40031a:	68cc      	ldr	r4, [r1, #12]
  40031c:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400320:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400322:	7c0c      	ldrb	r4, [r1, #16]
  400324:	0624      	lsls	r4, r4, #24
  400326:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40032a:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  40032c:	7c4c      	ldrb	r4, [r1, #17]
  40032e:	0724      	lsls	r4, r4, #28
  400330:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400334:	4323      	orrs	r3, r4
  400336:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400338:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40033a:	7d0b      	ldrb	r3, [r1, #20]
  40033c:	2b00      	cmp	r3, #0
  40033e:	bf14      	ite	ne
  400340:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400344:	2300      	moveq	r3, #0
  400346:	680a      	ldr	r2, [r1, #0]
  400348:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  40034a:	7d4a      	ldrb	r2, [r1, #21]
  40034c:	2a00      	cmp	r2, #0
  40034e:	bf14      	ite	ne
  400350:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400354:	2200      	moveq	r2, #0
			(config->resolution) |
  400356:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400358:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40035a:	7d8b      	ldrb	r3, [r1, #22]
  40035c:	021b      	lsls	r3, r3, #8
  40035e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400362:	f043 030c 	orr.w	r3, r3, #12
  400366:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  40036a:	4b0f      	ldr	r3, [pc, #60]	; (4003a8 <afec_init+0xb8>)
  40036c:	4298      	cmp	r0, r3
  40036e:	d006      	beq.n	40037e <afec_init+0x8e>
	if(afec == AFEC1) {
  400370:	4b0e      	ldr	r3, [pc, #56]	; (4003ac <afec_init+0xbc>)
  400372:	4298      	cmp	r0, r3
  400374:	d00d      	beq.n	400392 <afec_init+0xa2>
	return STATUS_OK;
  400376:	2000      	movs	r0, #0
}
  400378:	f85d 4b04 	ldr.w	r4, [sp], #4
  40037c:	4770      	bx	lr
  40037e:	4b0c      	ldr	r3, [pc, #48]	; (4003b0 <afec_init+0xc0>)
  400380:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400384:	2200      	movs	r2, #0
  400386:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40038a:	428b      	cmp	r3, r1
  40038c:	d1fb      	bne.n	400386 <afec_init+0x96>
	return STATUS_OK;
  40038e:	2000      	movs	r0, #0
  400390:	e7f2      	b.n	400378 <afec_init+0x88>
  400392:	4b08      	ldr	r3, [pc, #32]	; (4003b4 <afec_init+0xc4>)
  400394:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400398:	2200      	movs	r2, #0
  40039a:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40039e:	428b      	cmp	r3, r1
  4003a0:	d1fb      	bne.n	40039a <afec_init+0xaa>
	return STATUS_OK;
  4003a2:	2000      	movs	r0, #0
  4003a4:	e7e8      	b.n	400378 <afec_init+0x88>
  4003a6:	bf00      	nop
  4003a8:	4003c000 	.word	0x4003c000
  4003ac:	40064000 	.word	0x40064000
  4003b0:	2040c974 	.word	0x2040c974
  4003b4:	2040c9b8 	.word	0x2040c9b8

004003b8 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4003b8:	4b0c      	ldr	r3, [pc, #48]	; (4003ec <afec_enable_interrupt+0x34>)
  4003ba:	4299      	cmp	r1, r3
  4003bc:	d007      	beq.n	4003ce <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  4003be:	290b      	cmp	r1, #11
  4003c0:	d80b      	bhi.n	4003da <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  4003c2:	d006      	beq.n	4003d2 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  4003c4:	2301      	movs	r3, #1
  4003c6:	fa03 f101 	lsl.w	r1, r3, r1
  4003ca:	6241      	str	r1, [r0, #36]	; 0x24
  4003cc:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  4003ce:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  4003d0:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  4003d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4003d6:	6243      	str	r3, [r0, #36]	; 0x24
  4003d8:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  4003da:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  4003dc:	bf94      	ite	ls
  4003de:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  4003e0:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  4003e2:	2301      	movs	r3, #1
  4003e4:	fa03 f101 	lsl.w	r1, r3, r1
  4003e8:	6241      	str	r1, [r0, #36]	; 0x24
  4003ea:	4770      	bx	lr
  4003ec:	47000fff 	.word	0x47000fff

004003f0 <afec_set_callback>:
{
  4003f0:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  4003f2:	4c11      	ldr	r4, [pc, #68]	; (400438 <afec_set_callback+0x48>)
  4003f4:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  4003f6:	bf0c      	ite	eq
  4003f8:	2410      	moveq	r4, #16
  4003fa:	2400      	movne	r4, #0
  4003fc:	440c      	add	r4, r1
  4003fe:	4d0f      	ldr	r5, [pc, #60]	; (40043c <afec_set_callback+0x4c>)
  400400:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400404:	d10a      	bne.n	40041c <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400406:	4a0e      	ldr	r2, [pc, #56]	; (400440 <afec_set_callback+0x50>)
  400408:	f44f 7480 	mov.w	r4, #256	; 0x100
  40040c:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400410:	015b      	lsls	r3, r3, #5
  400412:	b2db      	uxtb	r3, r3
  400414:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400418:	6054      	str	r4, [r2, #4]
  40041a:	e009      	b.n	400430 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40041c:	4a08      	ldr	r2, [pc, #32]	; (400440 <afec_set_callback+0x50>)
  40041e:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400422:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400426:	015b      	lsls	r3, r3, #5
  400428:	b2db      	uxtb	r3, r3
  40042a:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40042e:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400430:	4b04      	ldr	r3, [pc, #16]	; (400444 <afec_set_callback+0x54>)
  400432:	4798      	blx	r3
  400434:	bd38      	pop	{r3, r4, r5, pc}
  400436:	bf00      	nop
  400438:	40064000 	.word	0x40064000
  40043c:	2040c978 	.word	0x2040c978
  400440:	e000e100 	.word	0xe000e100
  400444:	004003b9 	.word	0x004003b9

00400448 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400448:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40044a:	4802      	ldr	r0, [pc, #8]	; (400454 <AFEC0_Handler+0xc>)
  40044c:	4b02      	ldr	r3, [pc, #8]	; (400458 <AFEC0_Handler+0x10>)
  40044e:	4798      	blx	r3
  400450:	bd08      	pop	{r3, pc}
  400452:	bf00      	nop
  400454:	4003c000 	.word	0x4003c000
  400458:	004001d5 	.word	0x004001d5

0040045c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40045c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40045e:	4802      	ldr	r0, [pc, #8]	; (400468 <AFEC1_Handler+0xc>)
  400460:	4b02      	ldr	r3, [pc, #8]	; (40046c <AFEC1_Handler+0x10>)
  400462:	4798      	blx	r3
  400464:	bd08      	pop	{r3, pc}
  400466:	bf00      	nop
  400468:	40064000 	.word	0x40064000
  40046c:	004001d5 	.word	0x004001d5

00400470 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400470:	b500      	push	{lr}
  400472:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400474:	4b13      	ldr	r3, [pc, #76]	; (4004c4 <afec_enable+0x54>)
  400476:	4298      	cmp	r0, r3
  400478:	bf0c      	ite	eq
  40047a:	2028      	moveq	r0, #40	; 0x28
  40047c:	201d      	movne	r0, #29
  40047e:	4b12      	ldr	r3, [pc, #72]	; (4004c8 <afec_enable+0x58>)
  400480:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400482:	4b12      	ldr	r3, [pc, #72]	; (4004cc <afec_enable+0x5c>)
  400484:	789b      	ldrb	r3, [r3, #2]
  400486:	2bff      	cmp	r3, #255	; 0xff
  400488:	d01a      	beq.n	4004c0 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40048a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40048e:	fab3 f383 	clz	r3, r3
  400492:	095b      	lsrs	r3, r3, #5
  400494:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400496:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400498:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40049c:	2200      	movs	r2, #0
  40049e:	4b0c      	ldr	r3, [pc, #48]	; (4004d0 <afec_enable+0x60>)
  4004a0:	701a      	strb	r2, [r3, #0]
	return flags;
  4004a2:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4004a4:	4a09      	ldr	r2, [pc, #36]	; (4004cc <afec_enable+0x5c>)
  4004a6:	7893      	ldrb	r3, [r2, #2]
  4004a8:	3301      	adds	r3, #1
  4004aa:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4004ac:	b129      	cbz	r1, 4004ba <afec_enable+0x4a>
		cpu_irq_enable();
  4004ae:	2201      	movs	r2, #1
  4004b0:	4b07      	ldr	r3, [pc, #28]	; (4004d0 <afec_enable+0x60>)
  4004b2:	701a      	strb	r2, [r3, #0]
  4004b4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4004b8:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4004ba:	b003      	add	sp, #12
  4004bc:	f85d fb04 	ldr.w	pc, [sp], #4
  4004c0:	e7fe      	b.n	4004c0 <afec_enable+0x50>
  4004c2:	bf00      	nop
  4004c4:	40064000 	.word	0x40064000
  4004c8:	00401b3d 	.word	0x00401b3d
  4004cc:	2040c970 	.word	0x2040c970
  4004d0:	2040000a 	.word	0x2040000a

004004d4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4004d4:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4004d6:	0189      	lsls	r1, r1, #6
  4004d8:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4004da:	2402      	movs	r4, #2
  4004dc:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4004de:	f04f 31ff 	mov.w	r1, #4294967295
  4004e2:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4004e4:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4004e6:	605a      	str	r2, [r3, #4]
}
  4004e8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004ec:	4770      	bx	lr

004004ee <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4004ee:	0189      	lsls	r1, r1, #6
  4004f0:	2305      	movs	r3, #5
  4004f2:	5043      	str	r3, [r0, r1]
  4004f4:	4770      	bx	lr

004004f6 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4004f6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4004fa:	61ca      	str	r2, [r1, #28]
  4004fc:	4770      	bx	lr

004004fe <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4004fe:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400502:	624a      	str	r2, [r1, #36]	; 0x24
  400504:	4770      	bx	lr

00400506 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400506:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  40050a:	6a08      	ldr	r0, [r1, #32]
}
  40050c:	4770      	bx	lr

0040050e <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40050e:	b4f0      	push	{r4, r5, r6, r7}
  400510:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400512:	2402      	movs	r4, #2
  400514:	9401      	str	r4, [sp, #4]
  400516:	2408      	movs	r4, #8
  400518:	9402      	str	r4, [sp, #8]
  40051a:	2420      	movs	r4, #32
  40051c:	9403      	str	r4, [sp, #12]
  40051e:	2480      	movs	r4, #128	; 0x80
  400520:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400522:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400524:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400526:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400528:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40052c:	d814      	bhi.n	400558 <tc_find_mck_divisor+0x4a>
  40052e:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400530:	42a0      	cmp	r0, r4
  400532:	d217      	bcs.n	400564 <tc_find_mck_divisor+0x56>
  400534:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400536:	af01      	add	r7, sp, #4
  400538:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40053c:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400540:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400542:	4284      	cmp	r4, r0
  400544:	d30a      	bcc.n	40055c <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400546:	4286      	cmp	r6, r0
  400548:	d90d      	bls.n	400566 <tc_find_mck_divisor+0x58>
			ul_index++) {
  40054a:	3501      	adds	r5, #1
	for (ul_index = 0;
  40054c:	2d05      	cmp	r5, #5
  40054e:	d1f3      	bne.n	400538 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400550:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400552:	b006      	add	sp, #24
  400554:	bcf0      	pop	{r4, r5, r6, r7}
  400556:	4770      	bx	lr
			return 0;
  400558:	2000      	movs	r0, #0
  40055a:	e7fa      	b.n	400552 <tc_find_mck_divisor+0x44>
  40055c:	2000      	movs	r0, #0
  40055e:	e7f8      	b.n	400552 <tc_find_mck_divisor+0x44>
	return 1;
  400560:	2001      	movs	r0, #1
  400562:	e7f6      	b.n	400552 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400564:	2500      	movs	r5, #0
	if (p_uldiv) {
  400566:	b12a      	cbz	r2, 400574 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400568:	a906      	add	r1, sp, #24
  40056a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40056e:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400572:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400574:	2b00      	cmp	r3, #0
  400576:	d0f3      	beq.n	400560 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400578:	601d      	str	r5, [r3, #0]
	return 1;
  40057a:	2001      	movs	r0, #1
  40057c:	e7e9      	b.n	400552 <tc_find_mck_divisor+0x44>
	...

00400580 <mxt_init>:
* to the maXTouch Xplained Pro.
*
* \param device Pointer to mxt_device struct
*/
void mxt_init(struct mxt_device *device)
{
  400580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400584:	b09c      	sub	sp, #112	; 0x70
  400586:	4604      	mov	r4, r0
  enum status_code status;

  /* T8 configuration object data */
  uint8_t t8_object[] = {
  400588:	4d48      	ldr	r5, [pc, #288]	; (4006ac <mxt_init+0x12c>)
  40058a:	ab19      	add	r3, sp, #100	; 0x64
  40058c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  400590:	c303      	stmia	r3!, {r0, r1}
  400592:	801a      	strh	r2, [r3, #0]
    0x0d, 0x00, 0x05, 0x0a, 0x4b, 0x00, 0x00,
    0x00, 0x32, 0x19
  };

  /* T9 configuration object data */
  uint8_t t9_object[] = {
  400594:	ae10      	add	r6, sp, #64	; 0x40
  400596:	f105 070c 	add.w	r7, r5, #12
  40059a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
  40059c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  40059e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
  4005a0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  4005a2:	683b      	ldr	r3, [r7, #0]
  4005a4:	6033      	str	r3, [r6, #0]
    0x00, 0x00, 0x00, 0x0A, 0x00, 0x00, 0x02,
    0x02
  };

  /* T46 configuration object data */
  uint8_t t46_object[] = {
  4005a6:	ab0d      	add	r3, sp, #52	; 0x34
  4005a8:	f105 0230 	add.w	r2, r5, #48	; 0x30
  4005ac:	ca07      	ldmia	r2, {r0, r1, r2}
  4005ae:	c303      	stmia	r3!, {r0, r1}
  4005b0:	701a      	strb	r2, [r3, #0]
    0x00, 0x00, 0x18, 0x18, 0x00, 0x00, 0x03,
    0x00, 0x00
  };
  
  /* T56 configuration object data */
  uint8_t t56_object[] = {
  4005b2:	ae04      	add	r6, sp, #16
  4005b4:	353c      	adds	r5, #60	; 0x3c
  4005b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4005b8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  4005ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4005bc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  4005be:	682b      	ldr	r3, [r5, #0]
  4005c0:	7033      	strb	r3, [r6, #0]
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00
  };

  /* TWI configuration */
  twihs_master_options_t twi_opt = {
  4005c2:	2500      	movs	r5, #0
  4005c4:	9503      	str	r5, [sp, #12]
  4005c6:	4b3a      	ldr	r3, [pc, #232]	; (4006b0 <mxt_init+0x130>)
  4005c8:	9302      	str	r3, [sp, #8]
  4005ca:	274a      	movs	r7, #74	; 0x4a
  4005cc:	f88d 700c 	strb.w	r7, [sp, #12]
typedef twihs_packet_t twihs_package_t;

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
  4005d0:	4b38      	ldr	r3, [pc, #224]	; (4006b4 <mxt_init+0x134>)
  4005d2:	9301      	str	r3, [sp, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4005d4:	2013      	movs	r0, #19
  4005d6:	4b38      	ldr	r3, [pc, #224]	; (4006b8 <mxt_init+0x138>)
  4005d8:	4798      	blx	r3
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  4005da:	4e38      	ldr	r6, [pc, #224]	; (4006bc <mxt_init+0x13c>)
  4005dc:	a901      	add	r1, sp, #4
  4005de:	4630      	mov	r0, r6
  4005e0:	4b37      	ldr	r3, [pc, #220]	; (4006c0 <mxt_init+0x140>)
  4005e2:	4798      	blx	r3

  status = (enum status_code)twihs_master_setup(MAXTOUCH_TWI_INTERFACE, &twi_opt);
  Assert(status == STATUS_OK);

  /* Initialize the maXTouch device */
  status = mxt_init_device(device, MAXTOUCH_TWI_INTERFACE,
  4005e4:	2302      	movs	r3, #2
  4005e6:	463a      	mov	r2, r7
  4005e8:	4631      	mov	r1, r6
  4005ea:	4620      	mov	r0, r4
  4005ec:	4e35      	ldr	r6, [pc, #212]	; (4006c4 <mxt_init+0x144>)
  4005ee:	47b0      	blx	r6
  MAXTOUCH_TWI_ADDRESS, MAXTOUCH_XPRO_CHG_PIO);
  Assert(status == STATUS_OK);

  /* Issue soft reset of maXTouch device by writing a non-zero value to
  * the reset register */
  mxt_write_config_reg(device, mxt_get_object_address(device,
  4005f0:	462a      	mov	r2, r5
  4005f2:	2106      	movs	r1, #6
  4005f4:	4620      	mov	r0, r4
  4005f6:	4e34      	ldr	r6, [pc, #208]	; (4006c8 <mxt_init+0x148>)
  4005f8:	47b0      	blx	r6
  4005fa:	2201      	movs	r2, #1
  4005fc:	4601      	mov	r1, r0
  4005fe:	4620      	mov	r0, r4
  400600:	4f32      	ldr	r7, [pc, #200]	; (4006cc <mxt_init+0x14c>)
  400602:	47b8      	blx	r7
  MXT_GEN_COMMANDPROCESSOR_T6, 0)
  + MXT_GEN_COMMANDPROCESSOR_RESET, 0x01);

  /* Wait for the reset of the device to complete */
  delay_ms(MXT_RESET_TIME);
  400604:	4832      	ldr	r0, [pc, #200]	; (4006d0 <mxt_init+0x150>)
  400606:	4b33      	ldr	r3, [pc, #204]	; (4006d4 <mxt_init+0x154>)
  400608:	4798      	blx	r3

  /* Write data to configuration registers in T7 configuration object */
  mxt_write_config_reg(device, mxt_get_object_address(device,
  40060a:	462a      	mov	r2, r5
  40060c:	2107      	movs	r1, #7
  40060e:	4620      	mov	r0, r4
  400610:	47b0      	blx	r6
  400612:	2220      	movs	r2, #32
  400614:	4601      	mov	r1, r0
  400616:	4620      	mov	r0, r4
  400618:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 0, 0x20);
  mxt_write_config_reg(device, mxt_get_object_address(device,
  40061a:	462a      	mov	r2, r5
  40061c:	2107      	movs	r1, #7
  40061e:	4620      	mov	r0, r4
  400620:	47b0      	blx	r6
  400622:	1c41      	adds	r1, r0, #1
  400624:	2210      	movs	r2, #16
  400626:	b289      	uxth	r1, r1
  400628:	4620      	mov	r0, r4
  40062a:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 1, 0x10);
  mxt_write_config_reg(device, mxt_get_object_address(device,
  40062c:	462a      	mov	r2, r5
  40062e:	2107      	movs	r1, #7
  400630:	4620      	mov	r0, r4
  400632:	47b0      	blx	r6
  400634:	1c81      	adds	r1, r0, #2
  400636:	224b      	movs	r2, #75	; 0x4b
  400638:	b289      	uxth	r1, r1
  40063a:	4620      	mov	r0, r4
  40063c:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 2, 0x4b);
  mxt_write_config_reg(device, mxt_get_object_address(device,
  40063e:	462a      	mov	r2, r5
  400640:	2107      	movs	r1, #7
  400642:	4620      	mov	r0, r4
  400644:	47b0      	blx	r6
  400646:	1cc1      	adds	r1, r0, #3
  400648:	2284      	movs	r2, #132	; 0x84
  40064a:	b289      	uxth	r1, r1
  40064c:	4620      	mov	r0, r4
  40064e:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 3, 0x84);

  /* Write predefined configuration data to configuration objects */
  mxt_write_config_object(device, mxt_get_object_address(device,
  400650:	462a      	mov	r2, r5
  400652:	2108      	movs	r1, #8
  400654:	4620      	mov	r0, r4
  400656:	47b0      	blx	r6
  400658:	aa19      	add	r2, sp, #100	; 0x64
  40065a:	4601      	mov	r1, r0
  40065c:	4620      	mov	r0, r4
  40065e:	f8df 8078 	ldr.w	r8, [pc, #120]	; 4006d8 <mxt_init+0x158>
  400662:	47c0      	blx	r8
  MXT_GEN_ACQUISITIONCONFIG_T8, 0), &t8_object);
  mxt_write_config_object(device, mxt_get_object_address(device,
  400664:	462a      	mov	r2, r5
  400666:	2109      	movs	r1, #9
  400668:	4620      	mov	r0, r4
  40066a:	47b0      	blx	r6
  40066c:	aa10      	add	r2, sp, #64	; 0x40
  40066e:	4601      	mov	r1, r0
  400670:	4620      	mov	r0, r4
  400672:	47c0      	blx	r8
  MXT_TOUCH_MULTITOUCHSCREEN_T9, 0), &t9_object);
  mxt_write_config_object(device, mxt_get_object_address(device,
  400674:	462a      	mov	r2, r5
  400676:	212e      	movs	r1, #46	; 0x2e
  400678:	4620      	mov	r0, r4
  40067a:	47b0      	blx	r6
  40067c:	aa0d      	add	r2, sp, #52	; 0x34
  40067e:	4601      	mov	r1, r0
  400680:	4620      	mov	r0, r4
  400682:	47c0      	blx	r8
  MXT_SPT_CTE_CONFIGURATION_T46, 0), &t46_object);
  mxt_write_config_object(device, mxt_get_object_address(device,
  400684:	462a      	mov	r2, r5
  400686:	2138      	movs	r1, #56	; 0x38
  400688:	4620      	mov	r0, r4
  40068a:	47b0      	blx	r6
  40068c:	aa04      	add	r2, sp, #16
  40068e:	4601      	mov	r1, r0
  400690:	4620      	mov	r0, r4
  400692:	47c0      	blx	r8
  MXT_PROCI_SHIELDLESS_T56, 0), &t56_object);

  /* Issue recalibration command to maXTouch device by writing a non-zero
  * value to the calibrate register */
  mxt_write_config_reg(device, mxt_get_object_address(device,
  400694:	462a      	mov	r2, r5
  400696:	2106      	movs	r1, #6
  400698:	4620      	mov	r0, r4
  40069a:	47b0      	blx	r6
  40069c:	1c81      	adds	r1, r0, #2
  40069e:	2201      	movs	r2, #1
  4006a0:	b289      	uxth	r1, r1
  4006a2:	4620      	mov	r0, r4
  4006a4:	47b8      	blx	r7
  MXT_GEN_COMMANDPROCESSOR_T6, 0)
  + MXT_GEN_COMMANDPROCESSOR_CALIBRATE, 0x01);
  4006a6:	b01c      	add	sp, #112	; 0x70
  4006a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4006ac:	0040afc8 	.word	0x0040afc8
  4006b0:	00061a80 	.word	0x00061a80
  4006b4:	08f0d180 	.word	0x08f0d180
  4006b8:	00401b3d 	.word	0x00401b3d
  4006bc:	40018000 	.word	0x40018000
  4006c0:	00401d89 	.word	0x00401d89
  4006c4:	004006dd 	.word	0x004006dd
  4006c8:	00400975 	.word	0x00400975
  4006cc:	00400a2d 	.word	0x00400a2d
  4006d0:	003228d8 	.word	0x003228d8
  4006d4:	20400001 	.word	0x20400001
  4006d8:	004009b5 	.word	0x004009b5

004006dc <mxt_init_device>:
 * \param chgpin IOPORT pin instance attached to the maXTouch device's /CHG pin
 * \return Operation result status code
 */
status_code_t mxt_init_device(struct mxt_device *device,
		twihs_master_t interface, uint8_t chip_adr, uint32_t chgpin)
{
  4006dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4006de:	b087      	sub	sp, #28
  4006e0:	4604      	mov	r4, r0
  4006e2:	460e      	mov	r6, r1
  4006e4:	4617      	mov	r7, r2
	int8_t status;

	/* Set TWI interface, TWI address and CHG-pin of the maXTouch device. */
	device->interface = interface;
  4006e6:	6081      	str	r1, [r0, #8]
	device->mxt_chip_adr = chip_adr;
  4006e8:	7302      	strb	r2, [r0, #12]
	device->chgpin = chgpin;
  4006ea:	6183      	str	r3, [r0, #24]
	device->handler = NULL;
  4006ec:	2500      	movs	r5, #0
  4006ee:	6105      	str	r5, [r0, #16]
			malloc(sizeof(struct mxt_info_object));
  4006f0:	2007      	movs	r0, #7
  4006f2:	4b9d      	ldr	r3, [pc, #628]	; (400968 <mxt_init_device+0x28c>)
  4006f4:	4798      	blx	r3
	device->info_object = (struct mxt_info_object *)
  4006f6:	6020      	str	r0, [r4, #0]
	twihs_package_t packet = {
  4006f8:	9501      	str	r5, [sp, #4]
  4006fa:	9505      	str	r5, [sp, #20]
  4006fc:	2302      	movs	r3, #2
  4006fe:	9302      	str	r3, [sp, #8]
  400700:	9003      	str	r0, [sp, #12]
  400702:	2307      	movs	r3, #7
  400704:	9304      	str	r3, [sp, #16]
  400706:	f88d 7014 	strb.w	r7, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  40070a:	a901      	add	r1, sp, #4
  40070c:	4630      	mov	r0, r6
  40070e:	4b97      	ldr	r3, [pc, #604]	; (40096c <mxt_init_device+0x290>)
  400710:	4798      	blx	r3
  400712:	1b40      	subs	r0, r0, r5
  400714:	bf18      	it	ne
  400716:	2001      	movne	r0, #1
  400718:	4240      	negs	r0, r0
	if ((status = mxt_read_id_block(device)) != STATUS_OK) {
  40071a:	b108      	cbz	r0, 400720 <mxt_init_device+0x44>
	}

	device->multitouch_report_offset = status;

	return STATUS_OK;
}
  40071c:	b007      	add	sp, #28
  40071e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			malloc(device->info_object->obj_count *
  400720:	6825      	ldr	r5, [r4, #0]
  400722:	79a8      	ldrb	r0, [r5, #6]
  400724:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  400728:	0040      	lsls	r0, r0, #1
  40072a:	4b8f      	ldr	r3, [pc, #572]	; (400968 <mxt_init_device+0x28c>)
  40072c:	4798      	blx	r3
	device->object_list = (struct mxt_object *)
  40072e:	6060      	str	r0, [r4, #4]
	twihs_package_t packet = {
  400730:	2300      	movs	r3, #0
  400732:	9301      	str	r3, [sp, #4]
  400734:	9304      	str	r3, [sp, #16]
  400736:	9305      	str	r3, [sp, #20]
  400738:	2307      	movs	r3, #7
  40073a:	f88d 3004 	strb.w	r3, [sp, #4]
  40073e:	2302      	movs	r3, #2
  400740:	9302      	str	r3, [sp, #8]
  400742:	9003      	str	r0, [sp, #12]
		.length       = device->info_object->obj_count *
  400744:	79ab      	ldrb	r3, [r5, #6]
  400746:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40074a:	005b      	lsls	r3, r3, #1
	twihs_package_t packet = {
  40074c:	9304      	str	r3, [sp, #16]
  40074e:	7b23      	ldrb	r3, [r4, #12]
  400750:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400754:	a901      	add	r1, sp, #4
  400756:	68a0      	ldr	r0, [r4, #8]
  400758:	4b84      	ldr	r3, [pc, #528]	; (40096c <mxt_init_device+0x290>)
  40075a:	4798      	blx	r3
  40075c:	3000      	adds	r0, #0
  40075e:	bf18      	it	ne
  400760:	2001      	movne	r0, #1
  400762:	4240      	negs	r0, r0
	if (status != STATUS_OK) {
  400764:	2800      	cmp	r0, #0
  400766:	d1d9      	bne.n	40071c <mxt_init_device+0x40>
	uint8_t *id_pointer = (uint8_t *)device->info_object;
  400768:	6827      	ldr	r7, [r4, #0]
	uint8_t *objects_pointer = (uint8_t *)device->object_list;
  40076a:	6860      	ldr	r0, [r4, #4]
			(device->info_object->obj_count *
  40076c:	79bb      	ldrb	r3, [r7, #6]
  40076e:	eb03 0643 	add.w	r6, r3, r3, lsl #1
  400772:	0076      	lsls	r6, r6, #1
	crc_area_size = MXT_ID_BLOCK_SIZE +
  400774:	3607      	adds	r6, #7
  400776:	b2b6      	uxth	r6, r6
  400778:	463a      	mov	r2, r7
  40077a:	3706      	adds	r7, #6
	uint32_t crc_tmp = 0;
  40077c:	2100      	movs	r1, #0
		result ^= crcpoly;
  40077e:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 400970 <mxt_init_device+0x294>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  400782:	f892 e001 	ldrb.w	lr, [r2, #1]
  400786:	7815      	ldrb	r5, [r2, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  400788:	ea45 250e 	orr.w	r5, r5, lr, lsl #8
  40078c:	ea85 0141 	eor.w	r1, r5, r1, lsl #1
	if (result & 0x1000000) {
  400790:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
		result ^= crcpoly;
  400794:	bf18      	it	ne
  400796:	ea81 010c 	eorne.w	r1, r1, ip
  40079a:	3202      	adds	r2, #2
	for (i = 0; i < MXT_ID_BLOCK_SIZE - 1; i += 2) {
  40079c:	42ba      	cmp	r2, r7
  40079e:	d1f0      	bne.n	400782 <mxt_init_device+0xa6>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  4007a0:	7802      	ldrb	r2, [r0, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4007a2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4007a6:	ea83 0241 	eor.w	r2, r3, r1, lsl #1
	if (result & 0x1000000) {
  4007aa:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4007ae:	d003      	beq.n	4007b8 <mxt_init_device+0xdc>
		result ^= crcpoly;
  4007b0:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  4007b4:	f082 021b 	eor.w	r2, r2, #27
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  4007b8:	f1a6 0708 	sub.w	r7, r6, #8
  4007bc:	2f01      	cmp	r7, #1
  4007be:	dd12      	ble.n	4007e6 <mxt_init_device+0x10a>
  4007c0:	2301      	movs	r3, #1
		result ^= crcpoly;
  4007c2:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 400970 <mxt_init_device+0x294>
		crc_tmp = mxt_crc_24(crc_tmp, objects_pointer[i],
  4007c6:	18c1      	adds	r1, r0, r3
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  4007c8:	784d      	ldrb	r5, [r1, #1]
  4007ca:	5cc1      	ldrb	r1, [r0, r3]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4007cc:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  4007d0:	ea81 0242 	eor.w	r2, r1, r2, lsl #1
	if (result & 0x1000000) {
  4007d4:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
		result ^= crcpoly;
  4007d8:	bf18      	it	ne
  4007da:	ea82 020e 	eorne.w	r2, r2, lr
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  4007de:	3302      	adds	r3, #2
  4007e0:	b29b      	uxth	r3, r3
  4007e2:	42bb      	cmp	r3, r7
  4007e4:	dbef      	blt.n	4007c6 <mxt_init_device+0xea>
	crc_tmp = mxt_crc_24(crc_tmp,
  4007e6:	4430      	add	r0, r6
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4007e8:	f810 3c08 	ldrb.w	r3, [r0, #-8]
  4007ec:	ea83 0242 	eor.w	r2, r3, r2, lsl #1
	if (result & 0x1000000) {
  4007f0:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4007f4:	d003      	beq.n	4007fe <mxt_init_device+0x122>
		result ^= crcpoly;
  4007f6:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  4007fa:	f082 021b 	eor.w	r2, r2, #27
	*crc = (crc_tmp & 0x00FFFFFF);
  4007fe:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	twihs_package_t packet = {
  400802:	2300      	movs	r3, #0
  400804:	9301      	str	r3, [sp, #4]
  400806:	9305      	str	r3, [sp, #20]
  400808:	f88d 6004 	strb.w	r6, [sp, #4]
  40080c:	0a36      	lsrs	r6, r6, #8
  40080e:	f88d 6005 	strb.w	r6, [sp, #5]
  400812:	2302      	movs	r3, #2
  400814:	9302      	str	r3, [sp, #8]
  400816:	f8cd d00c 	str.w	sp, [sp, #12]
  40081a:	2303      	movs	r3, #3
  40081c:	9304      	str	r3, [sp, #16]
  40081e:	7b23      	ldrb	r3, [r4, #12]
  400820:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400824:	a901      	add	r1, sp, #4
  400826:	68a0      	ldr	r0, [r4, #8]
  400828:	4b50      	ldr	r3, [pc, #320]	; (40096c <mxt_init_device+0x290>)
  40082a:	4798      	blx	r3
  40082c:	b328      	cbz	r0, 40087a <mxt_init_device+0x19e>
		return ERR_IO_ERROR;
  40082e:	f04f 33ff 	mov.w	r3, #4294967295
	if (crc_calculated != crc_read) {
  400832:	42ab      	cmp	r3, r5
  400834:	f040 808b 	bne.w	40094e <mxt_init_device+0x272>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400838:	6825      	ldr	r5, [r4, #0]
  40083a:	79a8      	ldrb	r0, [r5, #6]
  40083c:	b198      	cbz	r0, 400866 <mxt_init_device+0x18a>
  40083e:	2300      	movs	r3, #0
  400840:	3301      	adds	r3, #1
  400842:	b2da      	uxtb	r2, r3
  400844:	4290      	cmp	r0, r2
  400846:	d8fb      	bhi.n	400840 <mxt_init_device+0x164>
		tot_report_ids += (device->object_list[i].num_report_ids);
  400848:	6862      	ldr	r2, [r4, #4]
  40084a:	1e43      	subs	r3, r0, #1
  40084c:	b2db      	uxtb	r3, r3
  40084e:	3301      	adds	r3, #1
  400850:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400854:	eb02 0143 	add.w	r1, r2, r3, lsl #1
  400858:	2000      	movs	r0, #0
  40085a:	7953      	ldrb	r3, [r2, #5]
  40085c:	4418      	add	r0, r3
  40085e:	b2c0      	uxtb	r0, r0
  400860:	3206      	adds	r2, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400862:	4291      	cmp	r1, r2
  400864:	d1f9      	bne.n	40085a <mxt_init_device+0x17e>
			malloc(sizeof(struct mxt_report_id_map) *
  400866:	0040      	lsls	r0, r0, #1
  400868:	4b3f      	ldr	r3, [pc, #252]	; (400968 <mxt_init_device+0x28c>)
  40086a:	4798      	blx	r3
	device->report_id_map = (struct mxt_report_id_map *)
  40086c:	6160      	str	r0, [r4, #20]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40086e:	79ab      	ldrb	r3, [r5, #6]
  400870:	b173      	cbz	r3, 400890 <mxt_init_device+0x1b4>
  400872:	2700      	movs	r7, #0
  400874:	2601      	movs	r6, #1
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  400876:	46be      	mov	lr, r7
  400878:	e037      	b.n	4008ea <mxt_init_device+0x20e>
		return ((uint32_t)crc[2] << 16) | ((uint16_t)crc[1] << 8) | crc[0];
  40087a:	f89d 2002 	ldrb.w	r2, [sp, #2]
  40087e:	f89d 3000 	ldrb.w	r3, [sp]
  400882:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400886:	f89d 2001 	ldrb.w	r2, [sp, #1]
  40088a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40088e:	e7d0      	b.n	400832 <mxt_init_device+0x156>
		return ERR_BAD_DATA;
  400890:	f06f 0003 	mvn.w	r0, #3
  400894:	e742      	b.n	40071c <mxt_init_device+0x40>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  400896:	3001      	adds	r0, #1
  400898:	b2c0      	uxtb	r0, r0
  40089a:	6862      	ldr	r2, [r4, #4]
  40089c:	1953      	adds	r3, r2, r5
  40089e:	7919      	ldrb	r1, [r3, #4]
  4008a0:	4281      	cmp	r1, r0
  4008a2:	d31c      	bcc.n	4008de <mxt_init_device+0x202>
			if (device->object_list[i].num_report_ids != 0) {
  4008a4:	795b      	ldrb	r3, [r3, #5]
  4008a6:	2b00      	cmp	r3, #0
  4008a8:	d0f5      	beq.n	400896 <mxt_init_device+0x1ba>
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4008aa:	6862      	ldr	r2, [r4, #4]
  4008ac:	442a      	add	r2, r5
  4008ae:	7953      	ldrb	r3, [r2, #5]
  4008b0:	2b00      	cmp	r3, #0
  4008b2:	d0f0      	beq.n	400896 <mxt_init_device+0x1ba>
  4008b4:	4633      	mov	r3, r6
							device->object_list[i].type;
  4008b6:	7811      	ldrb	r1, [r2, #0]
					device->report_id_map[id_index].object_type =
  4008b8:	6962      	ldr	r2, [r4, #20]
  4008ba:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
					device->report_id_map[id_index].instance = j;
  4008be:	6962      	ldr	r2, [r4, #20]
  4008c0:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  4008c4:	7050      	strb	r0, [r2, #1]
					id_index++;
  4008c6:	3301      	adds	r3, #1
  4008c8:	b2db      	uxtb	r3, r3
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4008ca:	6862      	ldr	r2, [r4, #4]
  4008cc:	442a      	add	r2, r5
  4008ce:	1b99      	subs	r1, r3, r6
  4008d0:	f892 c005 	ldrb.w	ip, [r2, #5]
  4008d4:	b2c9      	uxtb	r1, r1
  4008d6:	458c      	cmp	ip, r1
  4008d8:	d8ed      	bhi.n	4008b6 <mxt_init_device+0x1da>
					id_index++;
  4008da:	461e      	mov	r6, r3
  4008dc:	e7db      	b.n	400896 <mxt_init_device+0x1ba>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4008de:	3701      	adds	r7, #1
  4008e0:	b2ff      	uxtb	r7, r7
  4008e2:	6823      	ldr	r3, [r4, #0]
  4008e4:	799b      	ldrb	r3, [r3, #6]
  4008e6:	429f      	cmp	r7, r3
  4008e8:	d207      	bcs.n	4008fa <mxt_init_device+0x21e>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  4008ea:	eb07 0347 	add.w	r3, r7, r7, lsl #1
  4008ee:	005a      	lsls	r2, r3, #1
  4008f0:	4615      	mov	r5, r2
  4008f2:	6863      	ldr	r3, [r4, #4]
  4008f4:	4413      	add	r3, r2
  4008f6:	4670      	mov	r0, lr
  4008f8:	e7d4      	b.n	4008a4 <mxt_init_device+0x1c8>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4008fa:	b35b      	cbz	r3, 400954 <mxt_init_device+0x278>
  4008fc:	4610      	mov	r0, r2
  4008fe:	3b01      	subs	r3, #1
  400900:	b2db      	uxtb	r3, r3
  400902:	3301      	adds	r3, #1
  400904:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400908:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  40090c:	2100      	movs	r1, #0
		tot_report_ids += (device->object_list[i].num_report_ids);
  40090e:	7943      	ldrb	r3, [r0, #5]
  400910:	4419      	add	r1, r3
  400912:	b2c9      	uxtb	r1, r1
  400914:	3006      	adds	r0, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400916:	4282      	cmp	r2, r0
  400918:	d1f9      	bne.n	40090e <mxt_init_device+0x232>
	for (i = 0; i < tot_rpt_id; ++i) {
  40091a:	b1f1      	cbz	r1, 40095a <mxt_init_device+0x27e>
		if (device->report_id_map[i].object_type == object_type) {
  40091c:	6962      	ldr	r2, [r4, #20]
  40091e:	7813      	ldrb	r3, [r2, #0]
  400920:	2b09      	cmp	r3, #9
  400922:	d00f      	beq.n	400944 <mxt_init_device+0x268>
  400924:	2300      	movs	r3, #0
	for (i = 0; i < tot_rpt_id; ++i) {
  400926:	3301      	adds	r3, #1
  400928:	b2db      	uxtb	r3, r3
  40092a:	428b      	cmp	r3, r1
  40092c:	d00c      	beq.n	400948 <mxt_init_device+0x26c>
		if (device->report_id_map[i].object_type == object_type) {
  40092e:	f812 0f02 	ldrb.w	r0, [r2, #2]!
  400932:	2809      	cmp	r0, #9
  400934:	d1f7      	bne.n	400926 <mxt_init_device+0x24a>
			return i;
  400936:	b25b      	sxtb	r3, r3
	if (status == -1) {
  400938:	f1b3 3fff 	cmp.w	r3, #4294967295
  40093c:	d010      	beq.n	400960 <mxt_init_device+0x284>
	device->multitouch_report_offset = status;
  40093e:	7723      	strb	r3, [r4, #28]
	return STATUS_OK;
  400940:	2000      	movs	r0, #0
  400942:	e6eb      	b.n	40071c <mxt_init_device+0x40>
		if (device->report_id_map[i].object_type == object_type) {
  400944:	2300      	movs	r3, #0
  400946:	e7f6      	b.n	400936 <mxt_init_device+0x25a>
		return ERR_BAD_DATA;
  400948:	f06f 0003 	mvn.w	r0, #3
  40094c:	e6e6      	b.n	40071c <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  40094e:	f06f 0003 	mvn.w	r0, #3
  400952:	e6e3      	b.n	40071c <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  400954:	f06f 0003 	mvn.w	r0, #3
  400958:	e6e0      	b.n	40071c <mxt_init_device+0x40>
  40095a:	f06f 0003 	mvn.w	r0, #3
  40095e:	e6dd      	b.n	40071c <mxt_init_device+0x40>
  400960:	f06f 0003 	mvn.w	r0, #3
  400964:	e6da      	b.n	40071c <mxt_init_device+0x40>
  400966:	bf00      	nop
  400968:	00404bfd 	.word	0x00404bfd
  40096c:	00401dbd 	.word	0x00401dbd
  400970:	0080001b 	.word	0x0080001b

00400974 <mxt_get_object_address>:
uint16_t mxt_get_object_address(struct mxt_device *device, uint8_t object_id,
		uint8_t instance)
{
	uint8_t i;

	for (i = 0; i < device->info_object->obj_count; i++) {
  400974:	6803      	ldr	r3, [r0, #0]
  400976:	799a      	ldrb	r2, [r3, #6]
  400978:	b1d2      	cbz	r2, 4009b0 <mxt_get_object_address+0x3c>
{
  40097a:	b410      	push	{r4}
		if (object_id == device->object_list[i].type) {
  40097c:	6844      	ldr	r4, [r0, #4]
  40097e:	7823      	ldrb	r3, [r4, #0]
  400980:	428b      	cmp	r3, r1
  400982:	d00e      	beq.n	4009a2 <mxt_get_object_address+0x2e>
  400984:	1da3      	adds	r3, r4, #6
  400986:	3a01      	subs	r2, #1
  400988:	b2d2      	uxtb	r2, r2
  40098a:	3201      	adds	r2, #1
  40098c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  400990:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; i++) {
  400994:	4293      	cmp	r3, r2
  400996:	d009      	beq.n	4009ac <mxt_get_object_address+0x38>
		if (object_id == device->object_list[i].type) {
  400998:	461c      	mov	r4, r3
  40099a:	f813 0b06 	ldrb.w	r0, [r3], #6
  40099e:	4288      	cmp	r0, r1
  4009a0:	d1f8      	bne.n	400994 <mxt_get_object_address+0x20>
			return device->object_list[i].start_address;
  4009a2:	f8b4 0001 	ldrh.w	r0, [r4, #1]
		}
	}

	return 0;
}
  4009a6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4009aa:	4770      	bx	lr
	return 0;
  4009ac:	2000      	movs	r0, #0
  4009ae:	e7fa      	b.n	4009a6 <mxt_get_object_address+0x32>
  4009b0:	2000      	movs	r0, #0
  4009b2:	4770      	bx	lr

004009b4 <mxt_write_config_object>:
 * \param *obj_data Pointer to memory buffer containing object data
 * \result Operation result status code
 */
status_code_t mxt_write_config_object(struct mxt_device *device,
		mxt_memory_adr memory_adr, void *obj_data)
{
  4009b4:	b530      	push	{r4, r5, lr}
  4009b6:	b087      	sub	sp, #28
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4009b8:	2300      	movs	r3, #0
  4009ba:	9301      	str	r3, [sp, #4]
  4009bc:	9304      	str	r3, [sp, #16]
  4009be:	9305      	str	r3, [sp, #20]
  4009c0:	f88d 1004 	strb.w	r1, [sp, #4]
  4009c4:	0a0b      	lsrs	r3, r1, #8
  4009c6:	f88d 3005 	strb.w	r3, [sp, #5]
  4009ca:	2302      	movs	r3, #2
  4009cc:	9302      	str	r3, [sp, #8]
  4009ce:	9203      	str	r2, [sp, #12]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4009d0:	6803      	ldr	r3, [r0, #0]
  4009d2:	799a      	ldrb	r2, [r3, #6]
  4009d4:	b1ba      	cbz	r2, 400a06 <mxt_write_config_object+0x52>
		if (device->object_list[i].start_address == mem_adr) {
  4009d6:	6844      	ldr	r4, [r0, #4]
  4009d8:	f8b4 3001 	ldrh.w	r3, [r4, #1]
  4009dc:	428b      	cmp	r3, r1
  4009de:	d00f      	beq.n	400a00 <mxt_write_config_object+0x4c>
  4009e0:	1da3      	adds	r3, r4, #6
  4009e2:	3a01      	subs	r2, #1
  4009e4:	b2d2      	uxtb	r2, r2
  4009e6:	3201      	adds	r2, #1
  4009e8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  4009ec:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4009f0:	4293      	cmp	r3, r2
  4009f2:	d016      	beq.n	400a22 <mxt_write_config_object+0x6e>
		if (device->object_list[i].start_address == mem_adr) {
  4009f4:	461c      	mov	r4, r3
  4009f6:	3306      	adds	r3, #6
  4009f8:	f8b4 5001 	ldrh.w	r5, [r4, #1]
  4009fc:	428d      	cmp	r5, r1
  4009fe:	d1f7      	bne.n	4009f0 <mxt_write_config_object+0x3c>
			return (device->object_list[i].size + 1);
  400a00:	78e2      	ldrb	r2, [r4, #3]
  400a02:	3201      	adds	r2, #1
  400a04:	b2d2      	uxtb	r2, r2
		.addr[0]      = memory_adr,
		.addr[1]      = memory_adr >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
		.buffer       = obj_data,
		.length       = mxt_get_object_size(device, memory_adr)
  400a06:	9204      	str	r2, [sp, #16]
	twihs_package_t packet = {
  400a08:	7b03      	ldrb	r3, [r0, #12]
  400a0a:	f88d 3014 	strb.w	r3, [sp, #20]
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400a0e:	a901      	add	r1, sp, #4
  400a10:	6880      	ldr	r0, [r0, #8]
  400a12:	4b05      	ldr	r3, [pc, #20]	; (400a28 <mxt_write_config_object+0x74>)
  400a14:	4798      	blx	r3
  400a16:	3000      	adds	r0, #0
  400a18:	bf18      	it	ne
  400a1a:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}

}
  400a1c:	4240      	negs	r0, r0
  400a1e:	b007      	add	sp, #28
  400a20:	bd30      	pop	{r4, r5, pc}
	return 0;
  400a22:	2200      	movs	r2, #0
  400a24:	e7ef      	b.n	400a06 <mxt_write_config_object+0x52>
  400a26:	bf00      	nop
  400a28:	00401e69 	.word	0x00401e69

00400a2c <mxt_write_config_reg>:
 * \param value Value to be written to register
 * \result Operation result status code
 */
status_code_t mxt_write_config_reg(struct mxt_device *device,
		mxt_memory_adr memory_adr, uint8_t value)
{
  400a2c:	b500      	push	{lr}
  400a2e:	b089      	sub	sp, #36	; 0x24
  400a30:	f88d 2007 	strb.w	r2, [sp, #7]
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  400a34:	2300      	movs	r3, #0
  400a36:	9303      	str	r3, [sp, #12]
  400a38:	9307      	str	r3, [sp, #28]
  400a3a:	f88d 100c 	strb.w	r1, [sp, #12]
  400a3e:	0a09      	lsrs	r1, r1, #8
  400a40:	f88d 100d 	strb.w	r1, [sp, #13]
  400a44:	2302      	movs	r3, #2
  400a46:	9304      	str	r3, [sp, #16]
  400a48:	f10d 0307 	add.w	r3, sp, #7
  400a4c:	9305      	str	r3, [sp, #20]
  400a4e:	2301      	movs	r3, #1
  400a50:	9306      	str	r3, [sp, #24]
  400a52:	7b03      	ldrb	r3, [r0, #12]
  400a54:	f88d 301c 	strb.w	r3, [sp, #28]
		.chip         = device->mxt_chip_adr,
		.buffer       = &value,
		.length       = sizeof(value)
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400a58:	a903      	add	r1, sp, #12
  400a5a:	6880      	ldr	r0, [r0, #8]
  400a5c:	4b04      	ldr	r3, [pc, #16]	; (400a70 <mxt_write_config_reg+0x44>)
  400a5e:	4798      	blx	r3
  400a60:	3000      	adds	r0, #0
  400a62:	bf18      	it	ne
  400a64:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}
}
  400a66:	4240      	negs	r0, r0
  400a68:	b009      	add	sp, #36	; 0x24
  400a6a:	f85d fb04 	ldr.w	pc, [sp], #4
  400a6e:	bf00      	nop
  400a70:	00401e69 	.word	0x00401e69

00400a74 <mxt_is_message_pending>:
 * \param *device Pointer to mxt_device instance
 * \return Return /CHG pin status
 */
bool mxt_is_message_pending(struct mxt_device *device)
{
	if (ioport_get_pin_level(device->chgpin) == false) {
  400a74:	6982      	ldr	r2, [r0, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400a76:	4b07      	ldr	r3, [pc, #28]	; (400a94 <mxt_is_message_pending+0x20>)
  400a78:	eb03 1352 	add.w	r3, r3, r2, lsr #5
  400a7c:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400a7e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  400a80:	f002 021f 	and.w	r2, r2, #31
  400a84:	2301      	movs	r3, #1
  400a86:	fa03 f202 	lsl.w	r2, r3, r2
  400a8a:	420a      	tst	r2, r1
		return true;
	} else {
		return false;
	}
}
  400a8c:	bf0c      	ite	eq
  400a8e:	4618      	moveq	r0, r3
  400a90:	2000      	movne	r0, #0
  400a92:	4770      	bx	lr
  400a94:	00200707 	.word	0x00200707

00400a98 <mxt_read_message>:
 * \param *message Pointer to mxt_message instance
 * \return Operation result status code
 */
status_code_t mxt_read_message(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
  400a98:	b530      	push	{r4, r5, lr}
  400a9a:	b087      	sub	sp, #28
  400a9c:	4604      	mov	r4, r0
  400a9e:	460d      	mov	r5, r1
	uint16_t obj_adr = mxt_get_object_address(device,
  400aa0:	2200      	movs	r2, #0
  400aa2:	2105      	movs	r1, #5
  400aa4:	4b0d      	ldr	r3, [pc, #52]	; (400adc <mxt_read_message+0x44>)
  400aa6:	4798      	blx	r3
			MXT_GEN_MESSAGEPROCESSOR_T5, 0);

	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  400aa8:	2300      	movs	r3, #0
  400aaa:	9301      	str	r3, [sp, #4]
  400aac:	9305      	str	r3, [sp, #20]
  400aae:	f88d 0004 	strb.w	r0, [sp, #4]
  400ab2:	0a00      	lsrs	r0, r0, #8
  400ab4:	f88d 0005 	strb.w	r0, [sp, #5]
  400ab8:	2302      	movs	r3, #2
  400aba:	9302      	str	r3, [sp, #8]
  400abc:	9503      	str	r5, [sp, #12]
  400abe:	2309      	movs	r3, #9
  400ac0:	9304      	str	r3, [sp, #16]
  400ac2:	7b23      	ldrb	r3, [r4, #12]
  400ac4:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer       = message,
		.length       = MXT_TWI_MSG_SIZE_T5
	};

	/* Read information from the slave */
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400ac8:	a901      	add	r1, sp, #4
  400aca:	68a0      	ldr	r0, [r4, #8]
  400acc:	4b04      	ldr	r3, [pc, #16]	; (400ae0 <mxt_read_message+0x48>)
  400ace:	4798      	blx	r3
  400ad0:	3000      	adds	r0, #0
  400ad2:	bf18      	it	ne
  400ad4:	2001      	movne	r0, #1
		return mxt_validate_message(&packet);
#else
		return STATUS_OK;
#endif
	}
}
  400ad6:	4240      	negs	r0, r0
  400ad8:	b007      	add	sp, #28
  400ada:	bd30      	pop	{r4, r5, pc}
  400adc:	00400975 	.word	0x00400975
  400ae0:	00401dbd 	.word	0x00401dbd

00400ae4 <mxt_read_touch_event>:
 * \param *touch_event Pointer to mxt_touch_event instance
 * \return Operation result status code
 */
status_code_t mxt_read_touch_event(struct mxt_device *device,
		struct mxt_touch_event *touch_event)
{
  400ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
  400ae6:	b085      	sub	sp, #20
  400ae8:	4604      	mov	r4, r0
  400aea:	460e      	mov	r6, r1
	uint8_t obj_type, status;
	struct mxt_conf_messageprocessor_t5 message;

	while (mxt_is_message_pending(device)) {
  400aec:	4d17      	ldr	r5, [pc, #92]	; (400b4c <mxt_read_touch_event+0x68>)
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  400aee:	4f18      	ldr	r7, [pc, #96]	; (400b50 <mxt_read_touch_event+0x6c>)
	while (mxt_is_message_pending(device)) {
  400af0:	4620      	mov	r0, r4
  400af2:	47a8      	blx	r5
  400af4:	b328      	cbz	r0, 400b42 <mxt_read_touch_event+0x5e>
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  400af6:	a901      	add	r1, sp, #4
  400af8:	4620      	mov	r0, r4
  400afa:	47b8      	blx	r7
  400afc:	4603      	mov	r3, r0
  400afe:	bb10      	cbnz	r0, 400b46 <mxt_read_touch_event+0x62>
 * \return Operation
 */
enum mxt_object_type mxt_get_object_type(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
	return (enum mxt_object_type)(device->report_id_map[message->reportid].object_type);
  400b00:	f89d 3004 	ldrb.w	r3, [sp, #4]
  400b04:	6962      	ldr	r2, [r4, #20]
		if (obj_type == MXT_TOUCH_MULTITOUCHSCREEN_T9) {
  400b06:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
  400b0a:	2a09      	cmp	r2, #9
  400b0c:	d1f0      	bne.n	400af0 <mxt_read_touch_event+0xc>
			touch_event->id = (message.reportid -
  400b0e:	7f22      	ldrb	r2, [r4, #28]
  400b10:	1a9b      	subs	r3, r3, r2
  400b12:	7033      	strb	r3, [r6, #0]
			touch_event->status = message.message[0];
  400b14:	f89d 3005 	ldrb.w	r3, [sp, #5]
  400b18:	7073      	strb	r3, [r6, #1]
					((message.message[3] & 0xf0) >> 4);
  400b1a:	f89d 3008 	ldrb.w	r3, [sp, #8]
			touch_event->x = (message.message[1] << 4) |
  400b1e:	f89d 1006 	ldrb.w	r1, [sp, #6]
					((message.message[3] & 0xf0) >> 4);
  400b22:	091a      	lsrs	r2, r3, #4
			touch_event->x = (message.message[1] << 4) |
  400b24:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  400b28:	8072      	strh	r2, [r6, #2]
			touch_event->y = (message.message[2] << 4) |
  400b2a:	f89d 2007 	ldrb.w	r2, [sp, #7]
					(message.message[3] & 0x0f);
  400b2e:	f003 030f 	and.w	r3, r3, #15
			touch_event->y = (message.message[2] << 4) |
  400b32:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  400b36:	80b3      	strh	r3, [r6, #4]
			touch_event->size = message.message[4];
  400b38:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400b3c:	71b3      	strb	r3, [r6, #6]
			return STATUS_OK;
  400b3e:	2300      	movs	r3, #0
  400b40:	e001      	b.n	400b46 <mxt_read_touch_event+0x62>
	return ERR_BAD_DATA;
  400b42:	f06f 0303 	mvn.w	r3, #3
}
  400b46:	4618      	mov	r0, r3
  400b48:	b005      	add	sp, #20
  400b4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400b4c:	00400a75 	.word	0x00400a75
  400b50:	00400a99 	.word	0x00400a99

00400b54 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400b54:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400b56:	4810      	ldr	r0, [pc, #64]	; (400b98 <sysclk_init+0x44>)
  400b58:	4b10      	ldr	r3, [pc, #64]	; (400b9c <sysclk_init+0x48>)
  400b5a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400b5c:	213e      	movs	r1, #62	; 0x3e
  400b5e:	2000      	movs	r0, #0
  400b60:	4b0f      	ldr	r3, [pc, #60]	; (400ba0 <sysclk_init+0x4c>)
  400b62:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400b64:	4c0f      	ldr	r4, [pc, #60]	; (400ba4 <sysclk_init+0x50>)
  400b66:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400b68:	2800      	cmp	r0, #0
  400b6a:	d0fc      	beq.n	400b66 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400b6c:	4b0e      	ldr	r3, [pc, #56]	; (400ba8 <sysclk_init+0x54>)
  400b6e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400b70:	4a0e      	ldr	r2, [pc, #56]	; (400bac <sysclk_init+0x58>)
  400b72:	4b0f      	ldr	r3, [pc, #60]	; (400bb0 <sysclk_init+0x5c>)
  400b74:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400b76:	4c0f      	ldr	r4, [pc, #60]	; (400bb4 <sysclk_init+0x60>)
  400b78:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400b7a:	2800      	cmp	r0, #0
  400b7c:	d0fc      	beq.n	400b78 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400b7e:	2002      	movs	r0, #2
  400b80:	4b0d      	ldr	r3, [pc, #52]	; (400bb8 <sysclk_init+0x64>)
  400b82:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400b84:	2000      	movs	r0, #0
  400b86:	4b0d      	ldr	r3, [pc, #52]	; (400bbc <sysclk_init+0x68>)
  400b88:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400b8a:	4b0d      	ldr	r3, [pc, #52]	; (400bc0 <sysclk_init+0x6c>)
  400b8c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400b8e:	480d      	ldr	r0, [pc, #52]	; (400bc4 <sysclk_init+0x70>)
  400b90:	4b02      	ldr	r3, [pc, #8]	; (400b9c <sysclk_init+0x48>)
  400b92:	4798      	blx	r3
  400b94:	bd10      	pop	{r4, pc}
  400b96:	bf00      	nop
  400b98:	07270e00 	.word	0x07270e00
  400b9c:	00402215 	.word	0x00402215
  400ba0:	00401ab9 	.word	0x00401ab9
  400ba4:	00401b0d 	.word	0x00401b0d
  400ba8:	00401b1d 	.word	0x00401b1d
  400bac:	20183f01 	.word	0x20183f01
  400bb0:	400e0600 	.word	0x400e0600
  400bb4:	00401b2d 	.word	0x00401b2d
  400bb8:	00401a1d 	.word	0x00401a1d
  400bbc:	00401a55 	.word	0x00401a55
  400bc0:	00402109 	.word	0x00402109
  400bc4:	11e1a300 	.word	0x11e1a300

00400bc8 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400bc8:	b510      	push	{r4, lr}
  400bca:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400bcc:	4b10      	ldr	r3, [pc, #64]	; (400c10 <spi_master_init+0x48>)
  400bce:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400bd0:	2380      	movs	r3, #128	; 0x80
  400bd2:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400bd4:	6863      	ldr	r3, [r4, #4]
  400bd6:	f043 0301 	orr.w	r3, r3, #1
  400bda:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400bdc:	6863      	ldr	r3, [r4, #4]
  400bde:	f043 0310 	orr.w	r3, r3, #16
  400be2:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400be4:	6863      	ldr	r3, [r4, #4]
  400be6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400bea:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400bec:	2100      	movs	r1, #0
  400bee:	4620      	mov	r0, r4
  400bf0:	4b08      	ldr	r3, [pc, #32]	; (400c14 <spi_master_init+0x4c>)
  400bf2:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400bf4:	6863      	ldr	r3, [r4, #4]
  400bf6:	f023 0302 	bic.w	r3, r3, #2
  400bfa:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  400bfc:	6863      	ldr	r3, [r4, #4]
  400bfe:	f023 0304 	bic.w	r3, r3, #4
  400c02:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400c04:	2100      	movs	r1, #0
  400c06:	4620      	mov	r0, r4
  400c08:	4b03      	ldr	r3, [pc, #12]	; (400c18 <spi_master_init+0x50>)
  400c0a:	4798      	blx	r3
  400c0c:	bd10      	pop	{r4, pc}
  400c0e:	bf00      	nop
  400c10:	00401b5d 	.word	0x00401b5d
  400c14:	00401b89 	.word	0x00401b89
  400c18:	00401b9f 	.word	0x00401b9f

00400c1c <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  400c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c20:	4604      	mov	r4, r0
  400c22:	460d      	mov	r5, r1
  400c24:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  400c26:	4915      	ldr	r1, [pc, #84]	; (400c7c <spi_master_setup_device+0x60>)
  400c28:	4618      	mov	r0, r3
  400c2a:	4b15      	ldr	r3, [pc, #84]	; (400c80 <spi_master_setup_device+0x64>)
  400c2c:	4798      	blx	r3
  400c2e:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400c30:	2300      	movs	r3, #0
  400c32:	461a      	mov	r2, r3
  400c34:	6829      	ldr	r1, [r5, #0]
  400c36:	4620      	mov	r0, r4
  400c38:	f8df 805c 	ldr.w	r8, [pc, #92]	; 400c98 <spi_master_setup_device+0x7c>
  400c3c:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400c3e:	2208      	movs	r2, #8
  400c40:	6829      	ldr	r1, [r5, #0]
  400c42:	4620      	mov	r0, r4
  400c44:	4b0f      	ldr	r3, [pc, #60]	; (400c84 <spi_master_setup_device+0x68>)
  400c46:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400c48:	b2fa      	uxtb	r2, r7
  400c4a:	6829      	ldr	r1, [r5, #0]
  400c4c:	4620      	mov	r0, r4
  400c4e:	4b0e      	ldr	r3, [pc, #56]	; (400c88 <spi_master_setup_device+0x6c>)
  400c50:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400c52:	2208      	movs	r2, #8
  400c54:	6829      	ldr	r1, [r5, #0]
  400c56:	4620      	mov	r0, r4
  400c58:	4b0c      	ldr	r3, [pc, #48]	; (400c8c <spi_master_setup_device+0x70>)
  400c5a:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400c5c:	0872      	lsrs	r2, r6, #1
  400c5e:	6829      	ldr	r1, [r5, #0]
  400c60:	4620      	mov	r0, r4
  400c62:	4b0b      	ldr	r3, [pc, #44]	; (400c90 <spi_master_setup_device+0x74>)
  400c64:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400c66:	f086 0201 	eor.w	r2, r6, #1
  400c6a:	f002 0201 	and.w	r2, r2, #1
  400c6e:	6829      	ldr	r1, [r5, #0]
  400c70:	4620      	mov	r0, r4
  400c72:	4b08      	ldr	r3, [pc, #32]	; (400c94 <spi_master_setup_device+0x78>)
  400c74:	4798      	blx	r3
  400c76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c7a:	bf00      	nop
  400c7c:	08f0d180 	.word	0x08f0d180
  400c80:	00401c7b 	.word	0x00401c7b
  400c84:	00401c67 	.word	0x00401c67
  400c88:	00401c91 	.word	0x00401c91
  400c8c:	00401c21 	.word	0x00401c21
  400c90:	00401be5 	.word	0x00401be5
  400c94:	00401c03 	.word	0x00401c03
  400c98:	00401cb9 	.word	0x00401cb9

00400c9c <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400c9c:	b508      	push	{r3, lr}
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400c9e:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400ca0:	f013 0f04 	tst.w	r3, #4
  400ca4:	d006      	beq.n	400cb4 <spi_select_device+0x18>
		if (device->id < MAX_NUM_WITH_DECODER) {
  400ca6:	6809      	ldr	r1, [r1, #0]
  400ca8:	290f      	cmp	r1, #15
  400caa:	d900      	bls.n	400cae <spi_select_device+0x12>
  400cac:	bd08      	pop	{r3, pc}
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400cae:	4b06      	ldr	r3, [pc, #24]	; (400cc8 <spi_select_device+0x2c>)
  400cb0:	4798      	blx	r3
  400cb2:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  400cb4:	6809      	ldr	r1, [r1, #0]
  400cb6:	2903      	cmp	r1, #3
  400cb8:	d8f8      	bhi.n	400cac <spi_select_device+0x10>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400cba:	2301      	movs	r3, #1
  400cbc:	fa03 f101 	lsl.w	r1, r3, r1
  400cc0:	43c9      	mvns	r1, r1
  400cc2:	4b01      	ldr	r3, [pc, #4]	; (400cc8 <spi_select_device+0x2c>)
  400cc4:	4798      	blx	r3
		}
	}
}
  400cc6:	e7f1      	b.n	400cac <spi_select_device+0x10>
  400cc8:	00401b89 	.word	0x00401b89

00400ccc <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400ccc:	b11a      	cbz	r2, 400cd6 <spi_write_packet+0xa>
{
  400cce:	b410      	push	{r4}
  400cd0:	460c      	mov	r4, r1
  400cd2:	4411      	add	r1, r2
  400cd4:	e006      	b.n	400ce4 <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400cd6:	2000      	movs	r0, #0
  400cd8:	4770      	bx	lr
		val = data[i];
  400cda:	f814 3b01 	ldrb.w	r3, [r4], #1
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400cde:	60c3      	str	r3, [r0, #12]
	while (len) {
  400ce0:	42a1      	cmp	r1, r4
  400ce2:	d00c      	beq.n	400cfe <spi_write_packet+0x32>
{
  400ce4:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400ce8:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  400cea:	f012 0f02 	tst.w	r2, #2
  400cee:	d1f4      	bne.n	400cda <spi_write_packet+0xe>
			if (!timeout--) {
  400cf0:	3b01      	subs	r3, #1
  400cf2:	d1f9      	bne.n	400ce8 <spi_write_packet+0x1c>
				return ERR_TIMEOUT;
  400cf4:	f06f 0002 	mvn.w	r0, #2
}
  400cf8:	f85d 4b04 	ldr.w	r4, [sp], #4
  400cfc:	4770      	bx	lr
	return STATUS_OK;
  400cfe:	2000      	movs	r0, #0
  400d00:	e7fa      	b.n	400cf8 <spi_write_packet+0x2c>

00400d02 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400d02:	b13a      	cbz	r2, 400d14 <spi_read_packet+0x12>
{
  400d04:	b470      	push	{r4, r5, r6}
  400d06:	4615      	mov	r5, r2
  400d08:	460c      	mov	r4, r1
  400d0a:	440d      	add	r5, r1
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400d0c:	26ff      	movs	r6, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400d0e:	f240 2101 	movw	r1, #513	; 0x201
  400d12:	e012      	b.n	400d3a <spi_read_packet+0x38>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  400d14:	2000      	movs	r0, #0
  400d16:	4770      	bx	lr
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400d18:	60c6      	str	r6, [r0, #12]
		while (!spi_is_rx_ready(p_spi)) {
  400d1a:	f643 2399 	movw	r3, #15001	; 0x3a99
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400d1e:	6902      	ldr	r2, [r0, #16]
  400d20:	ea31 0202 	bics.w	r2, r1, r2
  400d24:	d004      	beq.n	400d30 <spi_read_packet+0x2e>
			if (!timeout--) {
  400d26:	3b01      	subs	r3, #1
  400d28:	d1f9      	bne.n	400d1e <spi_read_packet+0x1c>
				return ERR_TIMEOUT;
  400d2a:	f06f 0002 	mvn.w	r0, #2
  400d2e:	e00e      	b.n	400d4e <spi_read_packet+0x4c>
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400d30:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  400d32:	f804 3b01 	strb.w	r3, [r4], #1
	while (len) {
  400d36:	42a5      	cmp	r5, r4
  400d38:	d00b      	beq.n	400d52 <spi_read_packet+0x50>
{
  400d3a:	f643 2399 	movw	r3, #15001	; 0x3a99
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400d3e:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  400d40:	f012 0f02 	tst.w	r2, #2
  400d44:	d1e8      	bne.n	400d18 <spi_read_packet+0x16>
			if (!timeout--) {
  400d46:	3b01      	subs	r3, #1
  400d48:	d1f9      	bne.n	400d3e <spi_read_packet+0x3c>
				return ERR_TIMEOUT;
  400d4a:	f06f 0002 	mvn.w	r0, #2
}
  400d4e:	bc70      	pop	{r4, r5, r6}
  400d50:	4770      	bx	lr
	return STATUS_OK;
  400d52:	2000      	movs	r0, #0
  400d54:	e7fb      	b.n	400d4e <spi_read_packet+0x4c>
	...

00400d58 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400d5c:	b980      	cbnz	r0, 400d80 <_read+0x28>
  400d5e:	460c      	mov	r4, r1
  400d60:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400d62:	2a00      	cmp	r2, #0
  400d64:	dd0f      	ble.n	400d86 <_read+0x2e>
  400d66:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400d68:	4e08      	ldr	r6, [pc, #32]	; (400d8c <_read+0x34>)
  400d6a:	4d09      	ldr	r5, [pc, #36]	; (400d90 <_read+0x38>)
  400d6c:	6830      	ldr	r0, [r6, #0]
  400d6e:	4621      	mov	r1, r4
  400d70:	682b      	ldr	r3, [r5, #0]
  400d72:	4798      	blx	r3
		ptr++;
  400d74:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400d76:	42bc      	cmp	r4, r7
  400d78:	d1f8      	bne.n	400d6c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400d7a:	4640      	mov	r0, r8
  400d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400d80:	f04f 38ff 	mov.w	r8, #4294967295
  400d84:	e7f9      	b.n	400d7a <_read+0x22>
	for (; len > 0; --len) {
  400d86:	4680      	mov	r8, r0
  400d88:	e7f7      	b.n	400d7a <_read+0x22>
  400d8a:	bf00      	nop
  400d8c:	2040ca00 	.word	0x2040ca00
  400d90:	2040c9f8 	.word	0x2040c9f8

00400d94 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400d94:	3801      	subs	r0, #1
  400d96:	2802      	cmp	r0, #2
  400d98:	d815      	bhi.n	400dc6 <_write+0x32>
{
  400d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d9e:	460e      	mov	r6, r1
  400da0:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400da2:	b19a      	cbz	r2, 400dcc <_write+0x38>
  400da4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400da6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400de0 <_write+0x4c>
  400daa:	4f0c      	ldr	r7, [pc, #48]	; (400ddc <_write+0x48>)
  400dac:	f8d8 0000 	ldr.w	r0, [r8]
  400db0:	f815 1b01 	ldrb.w	r1, [r5], #1
  400db4:	683b      	ldr	r3, [r7, #0]
  400db6:	4798      	blx	r3
  400db8:	2800      	cmp	r0, #0
  400dba:	db0a      	blt.n	400dd2 <_write+0x3e>
  400dbc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400dbe:	3c01      	subs	r4, #1
  400dc0:	d1f4      	bne.n	400dac <_write+0x18>
  400dc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400dc6:	f04f 30ff 	mov.w	r0, #4294967295
  400dca:	4770      	bx	lr
	for (; len != 0; --len) {
  400dcc:	4610      	mov	r0, r2
  400dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400dd2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400dda:	bf00      	nop
  400ddc:	2040c9fc 	.word	0x2040c9fc
  400de0:	2040ca00 	.word	0x2040ca00

00400de4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400de8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400dec:	4b9e      	ldr	r3, [pc, #632]	; (401068 <board_init+0x284>)
  400dee:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  400df0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400df4:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400df8:	4b9c      	ldr	r3, [pc, #624]	; (40106c <board_init+0x288>)
  400dfa:	2200      	movs	r2, #0
  400dfc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400e00:	695a      	ldr	r2, [r3, #20]
  400e02:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400e06:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400e08:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e0c:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400e10:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400e14:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400e18:	f007 0007 	and.w	r0, r7, #7
  400e1c:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400e1e:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400e22:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400e26:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400e2a:	f3bf 8f4f 	dsb	sy
  400e2e:	f04f 34ff 	mov.w	r4, #4294967295
  400e32:	fa04 fc00 	lsl.w	ip, r4, r0
  400e36:	fa06 f000 	lsl.w	r0, r6, r0
  400e3a:	fa04 f40e 	lsl.w	r4, r4, lr
  400e3e:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400e42:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400e44:	463a      	mov	r2, r7
  400e46:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400e48:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400e4c:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400e50:	3a01      	subs	r2, #1
  400e52:	4423      	add	r3, r4
  400e54:	f1b2 3fff 	cmp.w	r2, #4294967295
  400e58:	d1f6      	bne.n	400e48 <board_init+0x64>
        } while(sets--);
  400e5a:	3e01      	subs	r6, #1
  400e5c:	4460      	add	r0, ip
  400e5e:	f1b6 3fff 	cmp.w	r6, #4294967295
  400e62:	d1ef      	bne.n	400e44 <board_init+0x60>
  400e64:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400e68:	4b80      	ldr	r3, [pc, #512]	; (40106c <board_init+0x288>)
  400e6a:	695a      	ldr	r2, [r3, #20]
  400e6c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400e70:	615a      	str	r2, [r3, #20]
  400e72:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e76:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400e7a:	4a7d      	ldr	r2, [pc, #500]	; (401070 <board_init+0x28c>)
  400e7c:	497d      	ldr	r1, [pc, #500]	; (401074 <board_init+0x290>)
  400e7e:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400e80:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400e84:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400e86:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e8a:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400e8e:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400e92:	f022 0201 	bic.w	r2, r2, #1
  400e96:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400e9a:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400e9e:	f022 0201 	bic.w	r2, r2, #1
  400ea2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400ea6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400eaa:	f3bf 8f6f 	isb	sy
  400eae:	200a      	movs	r0, #10
  400eb0:	4c71      	ldr	r4, [pc, #452]	; (401078 <board_init+0x294>)
  400eb2:	47a0      	blx	r4
  400eb4:	200b      	movs	r0, #11
  400eb6:	47a0      	blx	r4
  400eb8:	200c      	movs	r0, #12
  400eba:	47a0      	blx	r4
  400ebc:	2010      	movs	r0, #16
  400ebe:	47a0      	blx	r4
  400ec0:	2011      	movs	r0, #17
  400ec2:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ec4:	4e6d      	ldr	r6, [pc, #436]	; (40107c <board_init+0x298>)
  400ec6:	f44f 7880 	mov.w	r8, #256	; 0x100
  400eca:	f8c6 8010 	str.w	r8, [r6, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400ece:	f8c6 80a0 	str.w	r8, [r6, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ed2:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400ed6:	4c6a      	ldr	r4, [pc, #424]	; (401080 <board_init+0x29c>)
  400ed8:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400edc:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400ede:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  400ee2:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ee4:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ee8:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  400eea:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  400eec:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400ef0:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400ef2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400ef6:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ef8:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400efa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400efe:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400f00:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400f04:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400f08:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400f0c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  400f10:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f12:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f16:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f18:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f1a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400f1e:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400f20:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400f24:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400f26:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400f28:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400f2c:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f2e:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400f30:	4a54      	ldr	r2, [pc, #336]	; (401084 <board_init+0x2a0>)
  400f32:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400f36:	f043 0310 	orr.w	r3, r3, #16
  400f3a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400f3e:	f502 22b2 	add.w	r2, r2, #364544	; 0x59000
  400f42:	2310      	movs	r3, #16
  400f44:	6613      	str	r3, [r2, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f4a:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f4c:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f4e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400f52:	6f11      	ldr	r1, [r2, #112]	; 0x70
  400f54:	4319      	orrs	r1, r3
  400f56:	6711      	str	r1, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400f58:	6f51      	ldr	r1, [r2, #116]	; 0x74
  400f5a:	4319      	orrs	r1, r3
  400f5c:	6751      	str	r1, [r2, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f5e:	6053      	str	r3, [r2, #4]
		base->PIO_PUDR = mask;
  400f60:	2208      	movs	r2, #8
  400f62:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f64:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f68:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f6a:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f6c:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400f70:	6f21      	ldr	r1, [r4, #112]	; 0x70
  400f72:	f021 0108 	bic.w	r1, r1, #8
  400f76:	6721      	str	r1, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400f78:	6f61      	ldr	r1, [r4, #116]	; 0x74
  400f7a:	f021 0108 	bic.w	r1, r1, #8
  400f7e:	6761      	str	r1, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f80:	6062      	str	r2, [r4, #4]
		base->PIO_PUDR = mask;
  400f82:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f84:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f88:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f8a:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f8c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400f90:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400f92:	f022 0210 	bic.w	r2, r2, #16
  400f96:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400f98:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400f9a:	f022 0210 	bic.w	r2, r2, #16
  400f9e:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400fa0:	6063      	str	r3, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  400fa2:	2300      	movs	r3, #0
  400fa4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400fa8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400fac:	4630      	mov	r0, r6
  400fae:	4f36      	ldr	r7, [pc, #216]	; (401088 <board_init+0x2a4>)
  400fb0:	47b8      	blx	r7
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  400fb2:	2300      	movs	r3, #0
  400fb4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400fb8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400fbc:	4630      	mov	r0, r6
  400fbe:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  400fc0:	2301      	movs	r3, #1
  400fc2:	22ff      	movs	r2, #255	; 0xff
  400fc4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400fc8:	4630      	mov	r0, r6
  400fca:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  400fcc:	2301      	movs	r3, #1
  400fce:	223f      	movs	r2, #63	; 0x3f
  400fd0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400fd4:	482d      	ldr	r0, [pc, #180]	; (40108c <board_init+0x2a8>)
  400fd6:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  400fd8:	2301      	movs	r3, #1
  400fda:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  400fde:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400fe2:	4620      	mov	r0, r4
  400fe4:	47b8      	blx	r7
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  400fe6:	2301      	movs	r3, #1
  400fe8:	4642      	mov	r2, r8
  400fea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400fee:	4630      	mov	r0, r6
  400ff0:	47b8      	blx	r7
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  400ff2:	2301      	movs	r3, #1
  400ff4:	462a      	mov	r2, r5
  400ff6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ffa:	4630      	mov	r0, r6
  400ffc:	47b8      	blx	r7
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  400ffe:	2301      	movs	r3, #1
  401000:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401004:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401008:	4821      	ldr	r0, [pc, #132]	; (401090 <board_init+0x2ac>)
  40100a:	47b8      	blx	r7
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  40100c:	2300      	movs	r3, #0
  40100e:	f44f 7200 	mov.w	r2, #512	; 0x200
  401012:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401016:	4630      	mov	r0, r6
  401018:	47b8      	blx	r7
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  40101a:	f44f 7100 	mov.w	r1, #512	; 0x200
  40101e:	4630      	mov	r0, r6
  401020:	4b1c      	ldr	r3, [pc, #112]	; (401094 <board_init+0x2b0>)
  401022:	4798      	blx	r3
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  401024:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401028:	2074      	movs	r0, #116	; 0x74
  40102a:	4c1b      	ldr	r4, [pc, #108]	; (401098 <board_init+0x2b4>)
  40102c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  40102e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401032:	2075      	movs	r0, #117	; 0x75
  401034:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  401036:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40103a:	2076      	movs	r0, #118	; 0x76
  40103c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  40103e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401042:	207b      	movs	r0, #123	; 0x7b
  401044:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  401046:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40104a:	2018      	movs	r0, #24
  40104c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  40104e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401052:	2006      	movs	r0, #6
  401054:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  401056:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40105a:	2053      	movs	r0, #83	; 0x53
  40105c:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  40105e:	2053      	movs	r0, #83	; 0x53
  401060:	4b0e      	ldr	r3, [pc, #56]	; (40109c <board_init+0x2b8>)
  401062:	4798      	blx	r3
  401064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401068:	400e1850 	.word	0x400e1850
  40106c:	e000ed00 	.word	0xe000ed00
  401070:	400e0c00 	.word	0x400e0c00
  401074:	5a00080c 	.word	0x5a00080c
  401078:	00401b3d 	.word	0x00401b3d
  40107c:	400e1200 	.word	0x400e1200
  401080:	400e0e00 	.word	0x400e0e00
  401084:	40088000 	.word	0x40088000
  401088:	00401769 	.word	0x00401769
  40108c:	400e1600 	.word	0x400e1600
  401090:	400e1400 	.word	0x400e1400
  401094:	00401675 	.word	0x00401675
  401098:	00401839 	.word	0x00401839
  40109c:	00401801 	.word	0x00401801

004010a0 <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4010a0:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  4010a2:	6804      	ldr	r4, [r0, #0]
  4010a4:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  4010a8:	d302      	bcc.n	4010b0 <ili9488_check_box_coordinates+0x10>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  4010aa:	f240 14df 	movw	r4, #479	; 0x1df
  4010ae:	6004      	str	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  4010b0:	6814      	ldr	r4, [r2, #0]
  4010b2:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  4010b6:	d302      	bcc.n	4010be <ili9488_check_box_coordinates+0x1e>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  4010b8:	f240 14df 	movw	r4, #479	; 0x1df
  4010bc:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  4010be:	680c      	ldr	r4, [r1, #0]
  4010c0:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  4010c4:	d302      	bcc.n	4010cc <ili9488_check_box_coordinates+0x2c>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  4010c6:	f240 143f 	movw	r4, #319	; 0x13f
  4010ca:	600c      	str	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  4010cc:	681c      	ldr	r4, [r3, #0]
  4010ce:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  4010d2:	d302      	bcc.n	4010da <ili9488_check_box_coordinates+0x3a>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  4010d4:	f240 143f 	movw	r4, #319	; 0x13f
  4010d8:	601c      	str	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4010da:	6804      	ldr	r4, [r0, #0]
  4010dc:	6815      	ldr	r5, [r2, #0]
  4010de:	42ac      	cmp	r4, r5
  4010e0:	d901      	bls.n	4010e6 <ili9488_check_box_coordinates+0x46>
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4010e2:	6005      	str	r5, [r0, #0]
		*p_ul_x2 = dw;
  4010e4:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4010e6:	680a      	ldr	r2, [r1, #0]
  4010e8:	6818      	ldr	r0, [r3, #0]
  4010ea:	4282      	cmp	r2, r0
  4010ec:	d901      	bls.n	4010f2 <ili9488_check_box_coordinates+0x52>
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4010ee:	6008      	str	r0, [r1, #0]
		*p_ul_y2 = dw;
  4010f0:	601a      	str	r2, [r3, #0]
	}
}
  4010f2:	bc30      	pop	{r4, r5}
  4010f4:	4770      	bx	lr
	...

004010f8 <ili9488_write_ram_prepare>:
{
  4010f8:	b510      	push	{r4, lr}
  4010fa:	b082      	sub	sp, #8
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  4010fc:	2006      	movs	r0, #6
  4010fe:	4b0a      	ldr	r3, [pc, #40]	; (401128 <ili9488_write_ram_prepare+0x30>)
  401100:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  401102:	2300      	movs	r3, #0
  401104:	2203      	movs	r2, #3
  401106:	212c      	movs	r1, #44	; 0x2c
  401108:	4808      	ldr	r0, [pc, #32]	; (40112c <ili9488_write_ram_prepare+0x34>)
  40110a:	4c09      	ldr	r4, [pc, #36]	; (401130 <ili9488_write_ram_prepare+0x38>)
  40110c:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  40110e:	2300      	movs	r3, #0
  401110:	9301      	str	r3, [sp, #4]
  401112:	9b01      	ldr	r3, [sp, #4]
  401114:	2bfe      	cmp	r3, #254	; 0xfe
  401116:	d805      	bhi.n	401124 <ili9488_write_ram_prepare+0x2c>
  401118:	9b01      	ldr	r3, [sp, #4]
  40111a:	3301      	adds	r3, #1
  40111c:	9301      	str	r3, [sp, #4]
  40111e:	9b01      	ldr	r3, [sp, #4]
  401120:	2bfe      	cmp	r3, #254	; 0xfe
  401122:	d9f9      	bls.n	401118 <ili9488_write_ram_prepare+0x20>
}
  401124:	b002      	add	sp, #8
  401126:	bd10      	pop	{r4, pc}
  401128:	0040181d 	.word	0x0040181d
  40112c:	40008000 	.word	0x40008000
  401130:	00401bb1 	.word	0x00401bb1

00401134 <ili9488_write_register>:
{
  401134:	b570      	push	{r4, r5, r6, lr}
  401136:	b082      	sub	sp, #8
  401138:	4605      	mov	r5, r0
  40113a:	460e      	mov	r6, r1
  40113c:	4614      	mov	r4, r2
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  40113e:	2006      	movs	r0, #6
  401140:	4b14      	ldr	r3, [pc, #80]	; (401194 <ili9488_write_register+0x60>)
  401142:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  401144:	2300      	movs	r3, #0
  401146:	2203      	movs	r2, #3
  401148:	4629      	mov	r1, r5
  40114a:	4813      	ldr	r0, [pc, #76]	; (401198 <ili9488_write_register+0x64>)
  40114c:	4d13      	ldr	r5, [pc, #76]	; (40119c <ili9488_write_register+0x68>)
  40114e:	47a8      	blx	r5
	for(i = 0; i < 0xFF; i++);
  401150:	2300      	movs	r3, #0
  401152:	9301      	str	r3, [sp, #4]
  401154:	9b01      	ldr	r3, [sp, #4]
  401156:	2bfe      	cmp	r3, #254	; 0xfe
  401158:	d805      	bhi.n	401166 <ili9488_write_register+0x32>
  40115a:	9b01      	ldr	r3, [sp, #4]
  40115c:	3301      	adds	r3, #1
  40115e:	9301      	str	r3, [sp, #4]
  401160:	9b01      	ldr	r3, [sp, #4]
  401162:	2bfe      	cmp	r3, #254	; 0xfe
  401164:	d9f9      	bls.n	40115a <ili9488_write_register+0x26>
	if(size > 0) {
  401166:	b90c      	cbnz	r4, 40116c <ili9488_write_register+0x38>
}
  401168:	b002      	add	sp, #8
  40116a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  40116c:	2006      	movs	r0, #6
  40116e:	4b0c      	ldr	r3, [pc, #48]	; (4011a0 <ili9488_write_register+0x6c>)
  401170:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  401172:	4622      	mov	r2, r4
  401174:	4631      	mov	r1, r6
  401176:	4808      	ldr	r0, [pc, #32]	; (401198 <ili9488_write_register+0x64>)
  401178:	4b0a      	ldr	r3, [pc, #40]	; (4011a4 <ili9488_write_register+0x70>)
  40117a:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  40117c:	2300      	movs	r3, #0
  40117e:	9301      	str	r3, [sp, #4]
  401180:	9b01      	ldr	r3, [sp, #4]
  401182:	2b5e      	cmp	r3, #94	; 0x5e
  401184:	d8f0      	bhi.n	401168 <ili9488_write_register+0x34>
  401186:	9b01      	ldr	r3, [sp, #4]
  401188:	3301      	adds	r3, #1
  40118a:	9301      	str	r3, [sp, #4]
  40118c:	9b01      	ldr	r3, [sp, #4]
  40118e:	2b5e      	cmp	r3, #94	; 0x5e
  401190:	d9f9      	bls.n	401186 <ili9488_write_register+0x52>
  401192:	e7e9      	b.n	401168 <ili9488_write_register+0x34>
  401194:	0040181d 	.word	0x0040181d
  401198:	40008000 	.word	0x40008000
  40119c:	00401bb1 	.word	0x00401bb1
  4011a0:	00401801 	.word	0x00401801
  4011a4:	00400ccd 	.word	0x00400ccd

004011a8 <ili9488_write_ram_buffer>:
{
  4011a8:	b530      	push	{r4, r5, lr}
  4011aa:	b083      	sub	sp, #12
  4011ac:	4604      	mov	r4, r0
  4011ae:	460d      	mov	r5, r1
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  4011b0:	2006      	movs	r0, #6
  4011b2:	4b0a      	ldr	r3, [pc, #40]	; (4011dc <ili9488_write_ram_buffer+0x34>)
  4011b4:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  4011b6:	462a      	mov	r2, r5
  4011b8:	4621      	mov	r1, r4
  4011ba:	4809      	ldr	r0, [pc, #36]	; (4011e0 <ili9488_write_ram_buffer+0x38>)
  4011bc:	4b09      	ldr	r3, [pc, #36]	; (4011e4 <ili9488_write_ram_buffer+0x3c>)
  4011be:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  4011c0:	2300      	movs	r3, #0
  4011c2:	9301      	str	r3, [sp, #4]
  4011c4:	9b01      	ldr	r3, [sp, #4]
  4011c6:	2bfe      	cmp	r3, #254	; 0xfe
  4011c8:	d805      	bhi.n	4011d6 <ili9488_write_ram_buffer+0x2e>
  4011ca:	9b01      	ldr	r3, [sp, #4]
  4011cc:	3301      	adds	r3, #1
  4011ce:	9301      	str	r3, [sp, #4]
  4011d0:	9b01      	ldr	r3, [sp, #4]
  4011d2:	2bfe      	cmp	r3, #254	; 0xfe
  4011d4:	d9f9      	bls.n	4011ca <ili9488_write_ram_buffer+0x22>
}
  4011d6:	b003      	add	sp, #12
  4011d8:	bd30      	pop	{r4, r5, pc}
  4011da:	bf00      	nop
  4011dc:	00401801 	.word	0x00401801
  4011e0:	40008000 	.word	0x40008000
  4011e4:	00400ccd 	.word	0x00400ccd

004011e8 <ili9488_delay>:
	for(i = 0; i < ul_ms; i++) {
  4011e8:	4601      	mov	r1, r0
  4011ea:	b130      	cbz	r0, 4011fa <ili9488_delay+0x12>
  4011ec:	4a03      	ldr	r2, [pc, #12]	; (4011fc <ili9488_delay+0x14>)
{
  4011ee:	4b04      	ldr	r3, [pc, #16]	; (401200 <ili9488_delay+0x18>)
		for(i = 0; i < 100000; i++) {
  4011f0:	3b01      	subs	r3, #1
  4011f2:	d1fd      	bne.n	4011f0 <ili9488_delay+0x8>
	for(i = 0; i < ul_ms; i++) {
  4011f4:	4291      	cmp	r1, r2
  4011f6:	d8fa      	bhi.n	4011ee <ili9488_delay+0x6>
  4011f8:	4770      	bx	lr
  4011fa:	4770      	bx	lr
  4011fc:	000186a1 	.word	0x000186a1
  401200:	000186a0 	.word	0x000186a0

00401204 <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  401204:	b500      	push	{lr}
  401206:	b083      	sub	sp, #12
	ili9488_color_t value;
	if(direction) {
  401208:	b958      	cbnz	r0, 401222 <ili9488_set_display_direction+0x1e>
		value = 0xE8;
	} else {
		value = 0x48;
  40120a:	2348      	movs	r3, #72	; 0x48
  40120c:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  401210:	2201      	movs	r2, #1
  401212:	f10d 0107 	add.w	r1, sp, #7
  401216:	2036      	movs	r0, #54	; 0x36
  401218:	4b04      	ldr	r3, [pc, #16]	; (40122c <ili9488_set_display_direction+0x28>)
  40121a:	4798      	blx	r3
}
  40121c:	b003      	add	sp, #12
  40121e:	f85d fb04 	ldr.w	pc, [sp], #4
		value = 0xE8;
  401222:	23e8      	movs	r3, #232	; 0xe8
  401224:	f88d 3007 	strb.w	r3, [sp, #7]
  401228:	e7f2      	b.n	401210 <ili9488_set_display_direction+0xc>
  40122a:	bf00      	nop
  40122c:	00401135 	.word	0x00401135

00401230 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  401230:	b510      	push	{r4, lr}
  401232:	b084      	sub	sp, #16
	uint32_t cnt = 0;
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	col_start  =  x ;
  401234:	f8ad 000e 	strh.w	r0, [sp, #14]
	col_end    =  width + x - 1;
  401238:	3a01      	subs	r2, #1
  40123a:	4402      	add	r2, r0
  40123c:	f8ad 200c 	strh.w	r2, [sp, #12]

	row_start = y ;
  401240:	f8ad 100a 	strh.w	r1, [sp, #10]
	row_end   = height + y - 1;
  401244:	3b01      	subs	r3, #1
  401246:	4419      	add	r1, r3
  401248:	f8ad 1008 	strh.w	r1, [sp, #8]

	buf[0] = get_8b_to_16b(col_start);
  40124c:	0a03      	lsrs	r3, r0, #8
  40124e:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(col_start);
  401252:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[2] = get_8b_to_16b(col_end);
  401256:	f3c2 2307 	ubfx	r3, r2, #8, #8
  40125a:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(col_end);
  40125e:	f88d 2007 	strb.w	r2, [sp, #7]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  401262:	2204      	movs	r2, #4
  401264:	eb0d 0102 	add.w	r1, sp, r2
  401268:	202a      	movs	r0, #42	; 0x2a
  40126a:	4c10      	ldr	r4, [pc, #64]	; (4012ac <ili9488_set_window+0x7c>)
  40126c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  40126e:	2200      	movs	r2, #0
  401270:	4611      	mov	r1, r2
  401272:	4610      	mov	r0, r2
  401274:	47a0      	blx	r4

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  401276:	f89d 300b 	ldrb.w	r3, [sp, #11]
  40127a:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(row_start);
  40127e:	f89d 300a 	ldrb.w	r3, [sp, #10]
  401282:	f88d 3005 	strb.w	r3, [sp, #5]
	buf[2] = get_8b_to_16b(row_end);
  401286:	f89d 3009 	ldrb.w	r3, [sp, #9]
  40128a:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(row_end);
  40128e:	f89d 3008 	ldrb.w	r3, [sp, #8]
  401292:	f88d 3007 	strb.w	r3, [sp, #7]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  401296:	2204      	movs	r2, #4
  401298:	eb0d 0102 	add.w	r1, sp, r2
  40129c:	202b      	movs	r0, #43	; 0x2b
  40129e:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  4012a0:	2200      	movs	r2, #0
  4012a2:	4611      	mov	r1, r2
  4012a4:	4610      	mov	r0, r2
  4012a6:	47a0      	blx	r4
}
  4012a8:	b004      	add	sp, #16
  4012aa:	bd10      	pop	{r4, pc}
  4012ac:	00401135 	.word	0x00401135

004012b0 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  4012b0:	b508      	push	{r3, lr}
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  4012b2:	2200      	movs	r2, #0
  4012b4:	4611      	mov	r1, r2
  4012b6:	2029      	movs	r0, #41	; 0x29
  4012b8:	4b01      	ldr	r3, [pc, #4]	; (4012c0 <ili9488_display_on+0x10>)
  4012ba:	4798      	blx	r3
  4012bc:	bd08      	pop	{r3, pc}
  4012be:	bf00      	nop
  4012c0:	00401135 	.word	0x00401135

004012c4 <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  4012c4:	b410      	push	{r4}
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  4012c6:	f3c0 4407 	ubfx	r4, r0, #16, #8
		g_ul_pixel_cache[i++] = ul_color>>8;
  4012ca:	f3c0 2107 	ubfx	r1, r0, #8, #8
  4012ce:	4b06      	ldr	r3, [pc, #24]	; (4012e8 <ili9488_set_foreground_color+0x24>)
  4012d0:	f503 62b4 	add.w	r2, r3, #1440	; 0x5a0
		g_ul_pixel_cache[i++] = ul_color>>16;
  4012d4:	701c      	strb	r4, [r3, #0]
		g_ul_pixel_cache[i++] = ul_color>>8;
  4012d6:	7059      	strb	r1, [r3, #1]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  4012d8:	7098      	strb	r0, [r3, #2]
  4012da:	3303      	adds	r3, #3
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  4012dc:	4293      	cmp	r3, r2
  4012de:	d1f9      	bne.n	4012d4 <ili9488_set_foreground_color+0x10>
	}
#endif
}
  4012e0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4012e4:	4770      	bx	lr
  4012e6:	bf00      	nop
  4012e8:	204009dc 	.word	0x204009dc

004012ec <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  4012ec:	b510      	push	{r4, lr}
  4012ee:	b084      	sub	sp, #16
  4012f0:	f8ad 0006 	strh.w	r0, [sp, #6]
  4012f4:	f8ad 1004 	strh.w	r1, [sp, #4]
	uint32_t cnt = 0;

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	buf[0] = get_8b_to_16b(x);
  4012f8:	0a03      	lsrs	r3, r0, #8
  4012fa:	f88d 300c 	strb.w	r3, [sp, #12]
	buf[1] = get_0b_to_8b(x);
  4012fe:	b2c0      	uxtb	r0, r0
  401300:	f88d 000d 	strb.w	r0, [sp, #13]
	buf[2] = get_8b_to_16b(x);
  401304:	f88d 300e 	strb.w	r3, [sp, #14]
	buf[3] = get_0b_to_8b(x);
  401308:	f88d 000f 	strb.w	r0, [sp, #15]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  40130c:	2204      	movs	r2, #4
  40130e:	a903      	add	r1, sp, #12
  401310:	202a      	movs	r0, #42	; 0x2a
  401312:	4c0e      	ldr	r4, [pc, #56]	; (40134c <ili9488_set_cursor_position+0x60>)
  401314:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  401316:	2200      	movs	r2, #0
  401318:	4611      	mov	r1, r2
  40131a:	4610      	mov	r0, r2
  40131c:	47a0      	blx	r4


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  40131e:	f89d 2005 	ldrb.w	r2, [sp, #5]
  401322:	f88d 200c 	strb.w	r2, [sp, #12]
	buf[1] = get_0b_to_8b(y);
  401326:	f89d 3004 	ldrb.w	r3, [sp, #4]
  40132a:	f88d 300d 	strb.w	r3, [sp, #13]
	buf[2] = get_8b_to_16b(y);
  40132e:	f88d 200e 	strb.w	r2, [sp, #14]
	buf[3] = get_0b_to_8b(y);
  401332:	f88d 300f 	strb.w	r3, [sp, #15]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  401336:	2204      	movs	r2, #4
  401338:	a903      	add	r1, sp, #12
  40133a:	202b      	movs	r0, #43	; 0x2b
  40133c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  40133e:	2200      	movs	r2, #0
  401340:	4611      	mov	r1, r2
  401342:	4610      	mov	r0, r2
  401344:	47a0      	blx	r4
}
  401346:	b004      	add	sp, #16
  401348:	bd10      	pop	{r4, pc}
  40134a:	bf00      	nop
  40134c:	00401135 	.word	0x00401135

00401350 <ili9488_init>:
{
  401350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401354:	b087      	sub	sp, #28
  401356:	4681      	mov	r9, r0
	struct spi_device ILI9488_SPI_DEVICE = {
  401358:	2703      	movs	r7, #3
  40135a:	ae06      	add	r6, sp, #24
  40135c:	f846 7d08 	str.w	r7, [r6, #-8]!
	spi_master_init(BOARD_ILI9488_SPI);
  401360:	4d5d      	ldr	r5, [pc, #372]	; (4014d8 <ili9488_init+0x188>)
  401362:	4628      	mov	r0, r5
  401364:	4b5d      	ldr	r3, [pc, #372]	; (4014dc <ili9488_init+0x18c>)
  401366:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  401368:	2400      	movs	r4, #0
  40136a:	9400      	str	r4, [sp, #0]
  40136c:	4b5c      	ldr	r3, [pc, #368]	; (4014e0 <ili9488_init+0x190>)
  40136e:	463a      	mov	r2, r7
  401370:	4631      	mov	r1, r6
  401372:	4628      	mov	r0, r5
  401374:	f8df 8198 	ldr.w	r8, [pc, #408]	; 401510 <ili9488_init+0x1c0>
  401378:	47c0      	blx	r8
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  40137a:	4622      	mov	r2, r4
  40137c:	4639      	mov	r1, r7
  40137e:	4628      	mov	r0, r5
  401380:	4b58      	ldr	r3, [pc, #352]	; (4014e4 <ili9488_init+0x194>)
  401382:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  401384:	4631      	mov	r1, r6
  401386:	4628      	mov	r0, r5
  401388:	4b57      	ldr	r3, [pc, #348]	; (4014e8 <ili9488_init+0x198>)
  40138a:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40138c:	2001      	movs	r0, #1
  40138e:	6028      	str	r0, [r5, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  401390:	6168      	str	r0, [r5, #20]
	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  401392:	4622      	mov	r2, r4
  401394:	4621      	mov	r1, r4
  401396:	4e55      	ldr	r6, [pc, #340]	; (4014ec <ili9488_init+0x19c>)
  401398:	47b0      	blx	r6
	ili9488_delay(200);
  40139a:	20c8      	movs	r0, #200	; 0xc8
  40139c:	4d54      	ldr	r5, [pc, #336]	; (4014f0 <ili9488_init+0x1a0>)
  40139e:	47a8      	blx	r5
	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  4013a0:	4622      	mov	r2, r4
  4013a2:	4621      	mov	r1, r4
  4013a4:	2011      	movs	r0, #17
  4013a6:	47b0      	blx	r6
	ili9488_delay(200);
  4013a8:	20c8      	movs	r0, #200	; 0xc8
  4013aa:	47a8      	blx	r5
	reg = 0x81;
  4013ac:	2381      	movs	r3, #129	; 0x81
  4013ae:	f88d 300a 	strb.w	r3, [sp, #10]
	param = 0x0;
  4013b2:	f88d 400b 	strb.w	r4, [sp, #11]
  4013b6:	2610      	movs	r6, #16
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  4013b8:	f04f 0801 	mov.w	r8, #1
  4013bc:	4f4b      	ldr	r7, [pc, #300]	; (4014ec <ili9488_init+0x19c>)
		for(j = 0; j < 0xFF; j++);
  4013be:	4625      	mov	r5, r4
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  4013c0:	4642      	mov	r2, r8
  4013c2:	f10d 010a 	add.w	r1, sp, #10
  4013c6:	20fb      	movs	r0, #251	; 0xfb
  4013c8:	47b8      	blx	r7
		reg++;
  4013ca:	f89d 300a 	ldrb.w	r3, [sp, #10]
  4013ce:	3301      	adds	r3, #1
  4013d0:	f88d 300a 	strb.w	r3, [sp, #10]
		for(j = 0; j < 0xFF; j++);
  4013d4:	9503      	str	r5, [sp, #12]
  4013d6:	9b03      	ldr	r3, [sp, #12]
  4013d8:	2bfe      	cmp	r3, #254	; 0xfe
  4013da:	d805      	bhi.n	4013e8 <ili9488_init+0x98>
  4013dc:	9b03      	ldr	r3, [sp, #12]
  4013de:	3301      	adds	r3, #1
  4013e0:	9303      	str	r3, [sp, #12]
  4013e2:	9b03      	ldr	r3, [sp, #12]
  4013e4:	2bfe      	cmp	r3, #254	; 0xfe
  4013e6:	d9f9      	bls.n	4013dc <ili9488_init+0x8c>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  4013e8:	462a      	mov	r2, r5
  4013ea:	4629      	mov	r1, r5
  4013ec:	20d3      	movs	r0, #211	; 0xd3
  4013ee:	47b8      	blx	r7
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  4013f0:	2006      	movs	r0, #6
  4013f2:	4b40      	ldr	r3, [pc, #256]	; (4014f4 <ili9488_init+0x1a4>)
  4013f4:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  4013f6:	4642      	mov	r2, r8
  4013f8:	f10d 0109 	add.w	r1, sp, #9
  4013fc:	4836      	ldr	r0, [pc, #216]	; (4014d8 <ili9488_init+0x188>)
  4013fe:	4b3e      	ldr	r3, [pc, #248]	; (4014f8 <ili9488_init+0x1a8>)
  401400:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  401402:	9503      	str	r5, [sp, #12]
  401404:	9b03      	ldr	r3, [sp, #12]
  401406:	2bfe      	cmp	r3, #254	; 0xfe
  401408:	d805      	bhi.n	401416 <ili9488_init+0xc6>
  40140a:	9b03      	ldr	r3, [sp, #12]
  40140c:	3301      	adds	r3, #1
  40140e:	9303      	str	r3, [sp, #12]
  401410:	9b03      	ldr	r3, [sp, #12]
  401412:	2bfe      	cmp	r3, #254	; 0xfe
  401414:	d9f9      	bls.n	40140a <ili9488_init+0xba>
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  401416:	f89d 3009 	ldrb.w	r3, [sp, #9]
  40141a:	40b3      	lsls	r3, r6
  40141c:	431c      	orrs	r4, r3
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  40141e:	4642      	mov	r2, r8
  401420:	f10d 010b 	add.w	r1, sp, #11
  401424:	20fb      	movs	r0, #251	; 0xfb
  401426:	47b8      	blx	r7
		for(j = 0; j < 0xFFF; j++);
  401428:	9503      	str	r5, [sp, #12]
  40142a:	9a03      	ldr	r2, [sp, #12]
  40142c:	f640 73fe 	movw	r3, #4094	; 0xffe
  401430:	429a      	cmp	r2, r3
  401432:	d806      	bhi.n	401442 <ili9488_init+0xf2>
  401434:	461a      	mov	r2, r3
  401436:	9b03      	ldr	r3, [sp, #12]
  401438:	3301      	adds	r3, #1
  40143a:	9303      	str	r3, [sp, #12]
  40143c:	9b03      	ldr	r3, [sp, #12]
  40143e:	4293      	cmp	r3, r2
  401440:	d9f9      	bls.n	401436 <ili9488_init+0xe6>
  401442:	3e08      	subs	r6, #8
	for (i = 3; i > 0; i--) {
  401444:	f116 0f08 	cmn.w	r6, #8
  401448:	d1ba      	bne.n	4013c0 <ili9488_init+0x70>
	if (chipid != ILI9488_DEVICE_CODE) {
  40144a:	f249 4388 	movw	r3, #38024	; 0x9488
  40144e:	429c      	cmp	r4, r3
  401450:	d003      	beq.n	40145a <ili9488_init+0x10a>
		return 1;
  401452:	2001      	movs	r0, #1
}
  401454:	b007      	add	sp, #28
  401456:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	param = 0x48;
  40145a:	ad06      	add	r5, sp, #24
  40145c:	2348      	movs	r3, #72	; 0x48
  40145e:	f805 3d01 	strb.w	r3, [r5, #-1]!
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  401462:	2201      	movs	r2, #1
  401464:	4629      	mov	r1, r5
  401466:	2036      	movs	r0, #54	; 0x36
  401468:	4e20      	ldr	r6, [pc, #128]	; (4014ec <ili9488_init+0x19c>)
  40146a:	47b0      	blx	r6
	ili9488_delay(100);
  40146c:	2064      	movs	r0, #100	; 0x64
  40146e:	4c20      	ldr	r4, [pc, #128]	; (4014f0 <ili9488_init+0x1a0>)
  401470:	47a0      	blx	r4
	param = 0x04;
  401472:	2304      	movs	r3, #4
  401474:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  401478:	2201      	movs	r2, #1
  40147a:	4629      	mov	r1, r5
  40147c:	20cf      	movs	r0, #207	; 0xcf
  40147e:	47b0      	blx	r6
	ili9488_delay(100);
  401480:	2064      	movs	r0, #100	; 0x64
  401482:	47a0      	blx	r4
	param = 0x06;
  401484:	2306      	movs	r3, #6
  401486:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  40148a:	2201      	movs	r2, #1
  40148c:	4629      	mov	r1, r5
  40148e:	203a      	movs	r0, #58	; 0x3a
  401490:	47b0      	blx	r6
	ili9488_delay(100);
  401492:	2064      	movs	r0, #100	; 0x64
  401494:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  401496:	2200      	movs	r2, #0
  401498:	4611      	mov	r1, r2
  40149a:	2013      	movs	r0, #19
  40149c:	47b0      	blx	r6
	ili9488_delay(100);
  40149e:	2064      	movs	r0, #100	; 0x64
  4014a0:	47a0      	blx	r4
	ili9488_display_on();
  4014a2:	4b16      	ldr	r3, [pc, #88]	; (4014fc <ili9488_init+0x1ac>)
  4014a4:	4798      	blx	r3
	ili9488_delay(100);
  4014a6:	2064      	movs	r0, #100	; 0x64
  4014a8:	47a0      	blx	r4
	ili9488_set_display_direction(LANDSCAPE);
  4014aa:	2000      	movs	r0, #0
  4014ac:	4b14      	ldr	r3, [pc, #80]	; (401500 <ili9488_init+0x1b0>)
  4014ae:	4798      	blx	r3
	ili9488_delay(100);
  4014b0:	2064      	movs	r0, #100	; 0x64
  4014b2:	47a0      	blx	r4
	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  4014b4:	f8b9 3004 	ldrh.w	r3, [r9, #4]
  4014b8:	f8b9 2000 	ldrh.w	r2, [r9]
  4014bc:	2100      	movs	r1, #0
  4014be:	4608      	mov	r0, r1
  4014c0:	4c10      	ldr	r4, [pc, #64]	; (401504 <ili9488_init+0x1b4>)
  4014c2:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  4014c4:	f8d9 0008 	ldr.w	r0, [r9, #8]
  4014c8:	4b0f      	ldr	r3, [pc, #60]	; (401508 <ili9488_init+0x1b8>)
  4014ca:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  4014cc:	2100      	movs	r1, #0
  4014ce:	4608      	mov	r0, r1
  4014d0:	4b0e      	ldr	r3, [pc, #56]	; (40150c <ili9488_init+0x1bc>)
  4014d2:	4798      	blx	r3
	return 0;
  4014d4:	2000      	movs	r0, #0
  4014d6:	e7bd      	b.n	401454 <ili9488_init+0x104>
  4014d8:	40008000 	.word	0x40008000
  4014dc:	00400bc9 	.word	0x00400bc9
  4014e0:	01312d00 	.word	0x01312d00
  4014e4:	00401c21 	.word	0x00401c21
  4014e8:	00400c9d 	.word	0x00400c9d
  4014ec:	00401135 	.word	0x00401135
  4014f0:	004011e9 	.word	0x004011e9
  4014f4:	00401801 	.word	0x00401801
  4014f8:	00400d03 	.word	0x00400d03
  4014fc:	004012b1 	.word	0x004012b1
  401500:	00401205 	.word	0x00401205
  401504:	00401231 	.word	0x00401231
  401508:	004012c5 	.word	0x004012c5
  40150c:	004012ed 	.word	0x004012ed
  401510:	00400c1d 	.word	0x00400c1d

00401514 <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  401514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401518:	b084      	sub	sp, #16
  40151a:	9003      	str	r0, [sp, #12]
  40151c:	9102      	str	r1, [sp, #8]
  40151e:	9201      	str	r2, [sp, #4]
  401520:	aa04      	add	r2, sp, #16
  401522:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  401526:	4613      	mov	r3, r2
  401528:	aa01      	add	r2, sp, #4
  40152a:	a902      	add	r1, sp, #8
  40152c:	a803      	add	r0, sp, #12
  40152e:	4c22      	ldr	r4, [pc, #136]	; (4015b8 <ili9488_draw_filled_rectangle+0xa4>)
  401530:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  401532:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  401536:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  40153a:	9b00      	ldr	r3, [sp, #0]
  40153c:	3301      	adds	r3, #1
  40153e:	1a5b      	subs	r3, r3, r1
  401540:	9a01      	ldr	r2, [sp, #4]
  401542:	3201      	adds	r2, #1
  401544:	1a12      	subs	r2, r2, r0
  401546:	b29b      	uxth	r3, r3
  401548:	b292      	uxth	r2, r2
  40154a:	4c1c      	ldr	r4, [pc, #112]	; (4015bc <ili9488_draw_filled_rectangle+0xa8>)
  40154c:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  40154e:	4b1c      	ldr	r3, [pc, #112]	; (4015c0 <ili9488_draw_filled_rectangle+0xac>)
  401550:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  401552:	9903      	ldr	r1, [sp, #12]
  401554:	9d01      	ldr	r5, [sp, #4]
  401556:	1a69      	subs	r1, r5, r1
  401558:	9d00      	ldr	r5, [sp, #0]
  40155a:	3501      	adds	r5, #1
  40155c:	9b02      	ldr	r3, [sp, #8]
  40155e:	1aed      	subs	r5, r5, r3
  401560:	fb01 5505 	mla	r5, r1, r5, r5
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  401564:	4b17      	ldr	r3, [pc, #92]	; (4015c4 <ili9488_draw_filled_rectangle+0xb0>)
  401566:	fba3 2305 	umull	r2, r3, r3, r5
  40156a:	0a1b      	lsrs	r3, r3, #8
	while (blocks--) {
  40156c:	b163      	cbz	r3, 401588 <ili9488_draw_filled_rectangle+0x74>
  40156e:	1e5c      	subs	r4, r3, #1
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  401570:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4015cc <ili9488_draw_filled_rectangle+0xb8>
  401574:	f44f 67b4 	mov.w	r7, #1440	; 0x5a0
  401578:	4e13      	ldr	r6, [pc, #76]	; (4015c8 <ili9488_draw_filled_rectangle+0xb4>)
  40157a:	4639      	mov	r1, r7
  40157c:	4640      	mov	r0, r8
  40157e:	47b0      	blx	r6
	while (blocks--) {
  401580:	3c01      	subs	r4, #1
  401582:	f1b4 3fff 	cmp.w	r4, #4294967295
  401586:	d1f8      	bne.n	40157a <ili9488_draw_filled_rectangle+0x66>
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  401588:	490e      	ldr	r1, [pc, #56]	; (4015c4 <ili9488_draw_filled_rectangle+0xb0>)
  40158a:	fba1 3105 	umull	r3, r1, r1, r5
  40158e:	0a09      	lsrs	r1, r1, #8
  401590:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  401594:	eba5 1141 	sub.w	r1, r5, r1, lsl #5
  401598:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  40159c:	480b      	ldr	r0, [pc, #44]	; (4015cc <ili9488_draw_filled_rectangle+0xb8>)
  40159e:	4b0a      	ldr	r3, [pc, #40]	; (4015c8 <ili9488_draw_filled_rectangle+0xb4>)
  4015a0:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  4015a2:	f44f 73a0 	mov.w	r3, #320	; 0x140
  4015a6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
  4015aa:	2100      	movs	r1, #0
  4015ac:	4608      	mov	r0, r1
  4015ae:	4c03      	ldr	r4, [pc, #12]	; (4015bc <ili9488_draw_filled_rectangle+0xa8>)
  4015b0:	47a0      	blx	r4

}
  4015b2:	b004      	add	sp, #16
  4015b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4015b8:	004010a1 	.word	0x004010a1
  4015bc:	00401231 	.word	0x00401231
  4015c0:	004010f9 	.word	0x004010f9
  4015c4:	88888889 	.word	0x88888889
  4015c8:	004011a9 	.word	0x004011a9
  4015cc:	204009dc 	.word	0x204009dc

004015d0 <ili9488_draw_filled_circle>:
	signed int d;       /* Decision Variable */
	uint32_t dwCurX;    /* Current X Value */
	uint32_t dwCurY;    /* Current Y Value */
	uint32_t dwXmin, dwYmin;

	if (ul_r == 0) {
  4015d0:	2a00      	cmp	r2, #0
  4015d2:	d04a      	beq.n	40166a <ili9488_draw_filled_circle+0x9a>
{
  4015d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4015d8:	4607      	mov	r7, r0
  4015da:	4688      	mov	r8, r1
  4015dc:	4615      	mov	r5, r2
		return 1;
	}

	d = 3 - (ul_r << 1);
  4015de:	0056      	lsls	r6, r2, #1
  4015e0:	f1c6 0603 	rsb	r6, r6, #3
	dwCurX = 0;
  4015e4:	2400      	movs	r4, #0
	dwCurY = ul_r;

	while (dwCurX <= dwCurY) {
		dwXmin = (dwCurX > ul_x) ? 0 : ul_x - dwCurX;
		dwYmin = (dwCurY > ul_y) ? 0 : ul_y - dwCurY;
		ili9488_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurX, dwYmin);
  4015e6:	f8df a088 	ldr.w	sl, [pc, #136]	; 401670 <ili9488_draw_filled_circle+0xa0>
  4015ea:	e005      	b.n	4015f8 <ili9488_draw_filled_circle+0x28>
		dwYmin = (dwCurX > ul_y) ? 0 : ul_y - dwCurX;
		ili9488_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurY, dwYmin);
		ili9488_draw_filled_rectangle(dwXmin, ul_y + dwCurX, ul_x + dwCurY, ul_y + dwCurX);

		if (d < 0) {
			d += (dwCurX << 2) + 6;
  4015ec:	3606      	adds	r6, #6
  4015ee:	eb06 0684 	add.w	r6, r6, r4, lsl #2
		} else {
			d += ((dwCurX - dwCurY) << 2) + 10;
			dwCurY--;
		}

		dwCurX++;
  4015f2:	3401      	adds	r4, #1
	while (dwCurX <= dwCurY) {
  4015f4:	42a5      	cmp	r5, r4
  4015f6:	d335      	bcc.n	401664 <ili9488_draw_filled_circle+0x94>
		dwXmin = (dwCurX > ul_x) ? 0 : ul_x - dwCurX;
  4015f8:	42a7      	cmp	r7, r4
  4015fa:	bf2c      	ite	cs
  4015fc:	eba7 0b04 	subcs.w	fp, r7, r4
  401600:	f04f 0b00 	movcc.w	fp, #0
		dwYmin = (dwCurY > ul_y) ? 0 : ul_y - dwCurY;
  401604:	45a8      	cmp	r8, r5
  401606:	bf2c      	ite	cs
  401608:	eba8 0105 	subcs.w	r1, r8, r5
  40160c:	2100      	movcc	r1, #0
		ili9488_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurX, dwYmin);
  40160e:	eb07 0904 	add.w	r9, r7, r4
  401612:	460b      	mov	r3, r1
  401614:	464a      	mov	r2, r9
  401616:	4658      	mov	r0, fp
  401618:	47d0      	blx	sl
		ili9488_draw_filled_rectangle(dwXmin, ul_y + dwCurY, ul_x + dwCurX, ul_y + dwCurY);
  40161a:	eb08 0105 	add.w	r1, r8, r5
  40161e:	460b      	mov	r3, r1
  401620:	464a      	mov	r2, r9
  401622:	4658      	mov	r0, fp
  401624:	47d0      	blx	sl
		dwXmin = (dwCurY > ul_x) ? 0 : ul_x - dwCurY;
  401626:	42af      	cmp	r7, r5
  401628:	bf2c      	ite	cs
  40162a:	eba7 0b05 	subcs.w	fp, r7, r5
  40162e:	f04f 0b00 	movcc.w	fp, #0
		dwYmin = (dwCurX > ul_y) ? 0 : ul_y - dwCurX;
  401632:	45a0      	cmp	r8, r4
  401634:	bf2c      	ite	cs
  401636:	eba8 0104 	subcs.w	r1, r8, r4
  40163a:	2100      	movcc	r1, #0
		ili9488_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurY, dwYmin);
  40163c:	eb07 0905 	add.w	r9, r7, r5
  401640:	460b      	mov	r3, r1
  401642:	464a      	mov	r2, r9
  401644:	4658      	mov	r0, fp
  401646:	47d0      	blx	sl
		ili9488_draw_filled_rectangle(dwXmin, ul_y + dwCurX, ul_x + dwCurY, ul_y + dwCurX);
  401648:	eb08 0104 	add.w	r1, r8, r4
  40164c:	460b      	mov	r3, r1
  40164e:	464a      	mov	r2, r9
  401650:	4658      	mov	r0, fp
  401652:	47d0      	blx	sl
		if (d < 0) {
  401654:	2e00      	cmp	r6, #0
  401656:	dbc9      	blt.n	4015ec <ili9488_draw_filled_circle+0x1c>
			d += ((dwCurX - dwCurY) << 2) + 10;
  401658:	1b63      	subs	r3, r4, r5
  40165a:	360a      	adds	r6, #10
  40165c:	eb06 0683 	add.w	r6, r6, r3, lsl #2
			dwCurY--;
  401660:	3d01      	subs	r5, #1
  401662:	e7c6      	b.n	4015f2 <ili9488_draw_filled_circle+0x22>
	}

	return 0;
  401664:	2000      	movs	r0, #0
  401666:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return 1;
  40166a:	2001      	movs	r0, #1
  40166c:	4770      	bx	lr
  40166e:	bf00      	nop
  401670:	00401515 	.word	0x00401515

00401674 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401674:	6301      	str	r1, [r0, #48]	; 0x30
  401676:	4770      	bx	lr

00401678 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401678:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40167a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40167e:	d03a      	beq.n	4016f6 <pio_set_peripheral+0x7e>
  401680:	d813      	bhi.n	4016aa <pio_set_peripheral+0x32>
  401682:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401686:	d025      	beq.n	4016d4 <pio_set_peripheral+0x5c>
  401688:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40168c:	d10a      	bne.n	4016a4 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40168e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401690:	4313      	orrs	r3, r2
  401692:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401694:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401696:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401698:	400b      	ands	r3, r1
  40169a:	ea23 0302 	bic.w	r3, r3, r2
  40169e:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4016a0:	6042      	str	r2, [r0, #4]
  4016a2:	4770      	bx	lr
	switch (ul_type) {
  4016a4:	2900      	cmp	r1, #0
  4016a6:	d1fb      	bne.n	4016a0 <pio_set_peripheral+0x28>
  4016a8:	4770      	bx	lr
  4016aa:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4016ae:	d021      	beq.n	4016f4 <pio_set_peripheral+0x7c>
  4016b0:	d809      	bhi.n	4016c6 <pio_set_peripheral+0x4e>
  4016b2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4016b6:	d1f3      	bne.n	4016a0 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4016b8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4016ba:	4313      	orrs	r3, r2
  4016bc:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4016be:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4016c0:	4313      	orrs	r3, r2
  4016c2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4016c4:	e7ec      	b.n	4016a0 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4016c6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4016ca:	d013      	beq.n	4016f4 <pio_set_peripheral+0x7c>
  4016cc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4016d0:	d010      	beq.n	4016f4 <pio_set_peripheral+0x7c>
  4016d2:	e7e5      	b.n	4016a0 <pio_set_peripheral+0x28>
{
  4016d4:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4016d6:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4016d8:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4016da:	43d3      	mvns	r3, r2
  4016dc:	4021      	ands	r1, r4
  4016de:	461c      	mov	r4, r3
  4016e0:	4019      	ands	r1, r3
  4016e2:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4016e4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4016e6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4016e8:	400b      	ands	r3, r1
  4016ea:	4023      	ands	r3, r4
  4016ec:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4016ee:	6042      	str	r2, [r0, #4]
}
  4016f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4016f4:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4016f6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4016f8:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4016fa:	400b      	ands	r3, r1
  4016fc:	ea23 0302 	bic.w	r3, r3, r2
  401700:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401702:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401704:	4313      	orrs	r3, r2
  401706:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401708:	e7ca      	b.n	4016a0 <pio_set_peripheral+0x28>

0040170a <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40170a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40170c:	f012 0f01 	tst.w	r2, #1
  401710:	d10d      	bne.n	40172e <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401712:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401714:	f012 0f0a 	tst.w	r2, #10
  401718:	d00b      	beq.n	401732 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  40171a:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  40171c:	f012 0f02 	tst.w	r2, #2
  401720:	d109      	bne.n	401736 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401722:	f012 0f08 	tst.w	r2, #8
  401726:	d008      	beq.n	40173a <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401728:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  40172c:	e005      	b.n	40173a <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  40172e:	6641      	str	r1, [r0, #100]	; 0x64
  401730:	e7f0      	b.n	401714 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401732:	6241      	str	r1, [r0, #36]	; 0x24
  401734:	e7f2      	b.n	40171c <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  401736:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40173a:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40173c:	6001      	str	r1, [r0, #0]
  40173e:	4770      	bx	lr

00401740 <pio_set_output>:
{
  401740:	b410      	push	{r4}
  401742:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401744:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401746:	b94c      	cbnz	r4, 40175c <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401748:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40174a:	b14b      	cbz	r3, 401760 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  40174c:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40174e:	b94a      	cbnz	r2, 401764 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401750:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401752:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401754:	6001      	str	r1, [r0, #0]
}
  401756:	f85d 4b04 	ldr.w	r4, [sp], #4
  40175a:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40175c:	6641      	str	r1, [r0, #100]	; 0x64
  40175e:	e7f4      	b.n	40174a <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401760:	6541      	str	r1, [r0, #84]	; 0x54
  401762:	e7f4      	b.n	40174e <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401764:	6301      	str	r1, [r0, #48]	; 0x30
  401766:	e7f4      	b.n	401752 <pio_set_output+0x12>

00401768 <pio_configure>:
{
  401768:	b570      	push	{r4, r5, r6, lr}
  40176a:	b082      	sub	sp, #8
  40176c:	4605      	mov	r5, r0
  40176e:	4616      	mov	r6, r2
  401770:	461c      	mov	r4, r3
	switch (ul_type) {
  401772:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401776:	d014      	beq.n	4017a2 <pio_configure+0x3a>
  401778:	d90a      	bls.n	401790 <pio_configure+0x28>
  40177a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40177e:	d024      	beq.n	4017ca <pio_configure+0x62>
  401780:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401784:	d021      	beq.n	4017ca <pio_configure+0x62>
  401786:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40178a:	d017      	beq.n	4017bc <pio_configure+0x54>
		return 0;
  40178c:	2000      	movs	r0, #0
  40178e:	e01a      	b.n	4017c6 <pio_configure+0x5e>
	switch (ul_type) {
  401790:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401794:	d005      	beq.n	4017a2 <pio_configure+0x3a>
  401796:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40179a:	d002      	beq.n	4017a2 <pio_configure+0x3a>
  40179c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4017a0:	d1f4      	bne.n	40178c <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4017a2:	4632      	mov	r2, r6
  4017a4:	4628      	mov	r0, r5
  4017a6:	4b11      	ldr	r3, [pc, #68]	; (4017ec <pio_configure+0x84>)
  4017a8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4017aa:	f014 0f01 	tst.w	r4, #1
  4017ae:	d102      	bne.n	4017b6 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4017b0:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4017b2:	2001      	movs	r0, #1
  4017b4:	e007      	b.n	4017c6 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4017b6:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4017b8:	2001      	movs	r0, #1
  4017ba:	e004      	b.n	4017c6 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4017bc:	461a      	mov	r2, r3
  4017be:	4631      	mov	r1, r6
  4017c0:	4b0b      	ldr	r3, [pc, #44]	; (4017f0 <pio_configure+0x88>)
  4017c2:	4798      	blx	r3
	return 1;
  4017c4:	2001      	movs	r0, #1
}
  4017c6:	b002      	add	sp, #8
  4017c8:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4017ca:	f004 0301 	and.w	r3, r4, #1
  4017ce:	9300      	str	r3, [sp, #0]
  4017d0:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4017d4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4017d8:	bf14      	ite	ne
  4017da:	2200      	movne	r2, #0
  4017dc:	2201      	moveq	r2, #1
  4017de:	4631      	mov	r1, r6
  4017e0:	4628      	mov	r0, r5
  4017e2:	4c04      	ldr	r4, [pc, #16]	; (4017f4 <pio_configure+0x8c>)
  4017e4:	47a0      	blx	r4
	return 1;
  4017e6:	2001      	movs	r0, #1
		break;
  4017e8:	e7ed      	b.n	4017c6 <pio_configure+0x5e>
  4017ea:	bf00      	nop
  4017ec:	00401679 	.word	0x00401679
  4017f0:	0040170b 	.word	0x0040170b
  4017f4:	00401741 	.word	0x00401741

004017f8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4017f8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4017fa:	4770      	bx	lr

004017fc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4017fc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4017fe:	4770      	bx	lr

00401800 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401800:	4b05      	ldr	r3, [pc, #20]	; (401818 <pio_set_pin_high+0x18>)
  401802:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  401806:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401808:	f000 001f 	and.w	r0, r0, #31
  40180c:	2201      	movs	r2, #1
  40180e:	fa02 f000 	lsl.w	r0, r2, r0
  401812:	6318      	str	r0, [r3, #48]	; 0x30
  401814:	4770      	bx	lr
  401816:	bf00      	nop
  401818:	00200707 	.word	0x00200707

0040181c <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40181c:	4b05      	ldr	r3, [pc, #20]	; (401834 <pio_set_pin_low+0x18>)
  40181e:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  401822:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401824:	f000 001f 	and.w	r0, r0, #31
  401828:	2201      	movs	r2, #1
  40182a:	fa02 f000 	lsl.w	r0, r2, r0
  40182e:	6358      	str	r0, [r3, #52]	; 0x34
  401830:	4770      	bx	lr
  401832:	bf00      	nop
  401834:	00200707 	.word	0x00200707

00401838 <pio_configure_pin>:
{
  401838:	b570      	push	{r4, r5, r6, lr}
  40183a:	b082      	sub	sp, #8
  40183c:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40183e:	4c46      	ldr	r4, [pc, #280]	; (401958 <pio_configure_pin+0x120>)
  401840:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  401844:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  401846:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40184a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40184e:	d059      	beq.n	401904 <pio_configure_pin+0xcc>
  401850:	d80a      	bhi.n	401868 <pio_configure_pin+0x30>
  401852:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401856:	d02f      	beq.n	4018b8 <pio_configure_pin+0x80>
  401858:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40185c:	d03f      	beq.n	4018de <pio_configure_pin+0xa6>
  40185e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401862:	d016      	beq.n	401892 <pio_configure_pin+0x5a>
		return 0;
  401864:	2000      	movs	r0, #0
  401866:	e012      	b.n	40188e <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  401868:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40186c:	d05d      	beq.n	40192a <pio_configure_pin+0xf2>
  40186e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401872:	d05a      	beq.n	40192a <pio_configure_pin+0xf2>
  401874:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401878:	d1f4      	bne.n	401864 <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40187a:	f000 011f 	and.w	r1, r0, #31
  40187e:	2601      	movs	r6, #1
  401880:	462a      	mov	r2, r5
  401882:	fa06 f101 	lsl.w	r1, r6, r1
  401886:	4620      	mov	r0, r4
  401888:	4b34      	ldr	r3, [pc, #208]	; (40195c <pio_configure_pin+0x124>)
  40188a:	4798      	blx	r3
	return 1;
  40188c:	4630      	mov	r0, r6
}
  40188e:	b002      	add	sp, #8
  401890:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401892:	f000 001f 	and.w	r0, r0, #31
  401896:	2601      	movs	r6, #1
  401898:	4086      	lsls	r6, r0
  40189a:	4632      	mov	r2, r6
  40189c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4018a0:	4620      	mov	r0, r4
  4018a2:	4b2f      	ldr	r3, [pc, #188]	; (401960 <pio_configure_pin+0x128>)
  4018a4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4018a6:	f015 0f01 	tst.w	r5, #1
  4018aa:	d102      	bne.n	4018b2 <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  4018ac:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4018ae:	2001      	movs	r0, #1
  4018b0:	e7ed      	b.n	40188e <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4018b2:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4018b4:	2001      	movs	r0, #1
  4018b6:	e7ea      	b.n	40188e <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4018b8:	f000 001f 	and.w	r0, r0, #31
  4018bc:	2601      	movs	r6, #1
  4018be:	4086      	lsls	r6, r0
  4018c0:	4632      	mov	r2, r6
  4018c2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4018c6:	4620      	mov	r0, r4
  4018c8:	4b25      	ldr	r3, [pc, #148]	; (401960 <pio_configure_pin+0x128>)
  4018ca:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4018cc:	f015 0f01 	tst.w	r5, #1
  4018d0:	d102      	bne.n	4018d8 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  4018d2:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4018d4:	2001      	movs	r0, #1
  4018d6:	e7da      	b.n	40188e <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4018d8:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4018da:	2001      	movs	r0, #1
  4018dc:	e7d7      	b.n	40188e <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4018de:	f000 001f 	and.w	r0, r0, #31
  4018e2:	2601      	movs	r6, #1
  4018e4:	4086      	lsls	r6, r0
  4018e6:	4632      	mov	r2, r6
  4018e8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4018ec:	4620      	mov	r0, r4
  4018ee:	4b1c      	ldr	r3, [pc, #112]	; (401960 <pio_configure_pin+0x128>)
  4018f0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4018f2:	f015 0f01 	tst.w	r5, #1
  4018f6:	d102      	bne.n	4018fe <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  4018f8:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4018fa:	2001      	movs	r0, #1
  4018fc:	e7c7      	b.n	40188e <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4018fe:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401900:	2001      	movs	r0, #1
  401902:	e7c4      	b.n	40188e <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401904:	f000 001f 	and.w	r0, r0, #31
  401908:	2601      	movs	r6, #1
  40190a:	4086      	lsls	r6, r0
  40190c:	4632      	mov	r2, r6
  40190e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401912:	4620      	mov	r0, r4
  401914:	4b12      	ldr	r3, [pc, #72]	; (401960 <pio_configure_pin+0x128>)
  401916:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401918:	f015 0f01 	tst.w	r5, #1
  40191c:	d102      	bne.n	401924 <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  40191e:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401920:	2001      	movs	r0, #1
  401922:	e7b4      	b.n	40188e <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401924:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401926:	2001      	movs	r0, #1
  401928:	e7b1      	b.n	40188e <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40192a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40192e:	f000 011f 	and.w	r1, r0, #31
  401932:	2601      	movs	r6, #1
  401934:	ea05 0306 	and.w	r3, r5, r6
  401938:	9300      	str	r3, [sp, #0]
  40193a:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40193e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401942:	bf14      	ite	ne
  401944:	2200      	movne	r2, #0
  401946:	2201      	moveq	r2, #1
  401948:	fa06 f101 	lsl.w	r1, r6, r1
  40194c:	4620      	mov	r0, r4
  40194e:	4c05      	ldr	r4, [pc, #20]	; (401964 <pio_configure_pin+0x12c>)
  401950:	47a0      	blx	r4
	return 1;
  401952:	4630      	mov	r0, r6
		break;
  401954:	e79b      	b.n	40188e <pio_configure_pin+0x56>
  401956:	bf00      	nop
  401958:	00200707 	.word	0x00200707
  40195c:	0040170b 	.word	0x0040170b
  401960:	00401679 	.word	0x00401679
  401964:	00401741 	.word	0x00401741

00401968 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40196c:	4604      	mov	r4, r0
  40196e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401970:	4b0e      	ldr	r3, [pc, #56]	; (4019ac <pio_handler_process+0x44>)
  401972:	4798      	blx	r3
  401974:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401976:	4620      	mov	r0, r4
  401978:	4b0d      	ldr	r3, [pc, #52]	; (4019b0 <pio_handler_process+0x48>)
  40197a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40197c:	4005      	ands	r5, r0
  40197e:	d013      	beq.n	4019a8 <pio_handler_process+0x40>
  401980:	4c0c      	ldr	r4, [pc, #48]	; (4019b4 <pio_handler_process+0x4c>)
  401982:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401986:	e003      	b.n	401990 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401988:	42b4      	cmp	r4, r6
  40198a:	d00d      	beq.n	4019a8 <pio_handler_process+0x40>
  40198c:	3410      	adds	r4, #16
		while (status != 0) {
  40198e:	b15d      	cbz	r5, 4019a8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401990:	6820      	ldr	r0, [r4, #0]
  401992:	4540      	cmp	r0, r8
  401994:	d1f8      	bne.n	401988 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401996:	6861      	ldr	r1, [r4, #4]
  401998:	4229      	tst	r1, r5
  40199a:	d0f5      	beq.n	401988 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40199c:	68e3      	ldr	r3, [r4, #12]
  40199e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4019a0:	6863      	ldr	r3, [r4, #4]
  4019a2:	ea25 0503 	bic.w	r5, r5, r3
  4019a6:	e7ef      	b.n	401988 <pio_handler_process+0x20>
  4019a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4019ac:	004017f9 	.word	0x004017f9
  4019b0:	004017fd 	.word	0x004017fd
  4019b4:	20400f7c 	.word	0x20400f7c

004019b8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4019b8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4019ba:	210a      	movs	r1, #10
  4019bc:	4801      	ldr	r0, [pc, #4]	; (4019c4 <PIOA_Handler+0xc>)
  4019be:	4b02      	ldr	r3, [pc, #8]	; (4019c8 <PIOA_Handler+0x10>)
  4019c0:	4798      	blx	r3
  4019c2:	bd08      	pop	{r3, pc}
  4019c4:	400e0e00 	.word	0x400e0e00
  4019c8:	00401969 	.word	0x00401969

004019cc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4019cc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4019ce:	210b      	movs	r1, #11
  4019d0:	4801      	ldr	r0, [pc, #4]	; (4019d8 <PIOB_Handler+0xc>)
  4019d2:	4b02      	ldr	r3, [pc, #8]	; (4019dc <PIOB_Handler+0x10>)
  4019d4:	4798      	blx	r3
  4019d6:	bd08      	pop	{r3, pc}
  4019d8:	400e1000 	.word	0x400e1000
  4019dc:	00401969 	.word	0x00401969

004019e0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4019e0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4019e2:	210c      	movs	r1, #12
  4019e4:	4801      	ldr	r0, [pc, #4]	; (4019ec <PIOC_Handler+0xc>)
  4019e6:	4b02      	ldr	r3, [pc, #8]	; (4019f0 <PIOC_Handler+0x10>)
  4019e8:	4798      	blx	r3
  4019ea:	bd08      	pop	{r3, pc}
  4019ec:	400e1200 	.word	0x400e1200
  4019f0:	00401969 	.word	0x00401969

004019f4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4019f4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4019f6:	2110      	movs	r1, #16
  4019f8:	4801      	ldr	r0, [pc, #4]	; (401a00 <PIOD_Handler+0xc>)
  4019fa:	4b02      	ldr	r3, [pc, #8]	; (401a04 <PIOD_Handler+0x10>)
  4019fc:	4798      	blx	r3
  4019fe:	bd08      	pop	{r3, pc}
  401a00:	400e1400 	.word	0x400e1400
  401a04:	00401969 	.word	0x00401969

00401a08 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401a08:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401a0a:	2111      	movs	r1, #17
  401a0c:	4801      	ldr	r0, [pc, #4]	; (401a14 <PIOE_Handler+0xc>)
  401a0e:	4b02      	ldr	r3, [pc, #8]	; (401a18 <PIOE_Handler+0x10>)
  401a10:	4798      	blx	r3
  401a12:	bd08      	pop	{r3, pc}
  401a14:	400e1600 	.word	0x400e1600
  401a18:	00401969 	.word	0x00401969

00401a1c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401a1c:	2803      	cmp	r0, #3
  401a1e:	d011      	beq.n	401a44 <pmc_mck_set_division+0x28>
  401a20:	2804      	cmp	r0, #4
  401a22:	d012      	beq.n	401a4a <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401a24:	2802      	cmp	r0, #2
  401a26:	bf0c      	ite	eq
  401a28:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401a2c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401a2e:	4a08      	ldr	r2, [pc, #32]	; (401a50 <pmc_mck_set_division+0x34>)
  401a30:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401a32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401a36:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401a38:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401a3a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401a3c:	f013 0f08 	tst.w	r3, #8
  401a40:	d0fb      	beq.n	401a3a <pmc_mck_set_division+0x1e>
}
  401a42:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401a44:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401a48:	e7f1      	b.n	401a2e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401a4a:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401a4e:	e7ee      	b.n	401a2e <pmc_mck_set_division+0x12>
  401a50:	400e0600 	.word	0x400e0600

00401a54 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401a54:	4a17      	ldr	r2, [pc, #92]	; (401ab4 <pmc_switch_mck_to_pllack+0x60>)
  401a56:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401a58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401a5c:	4318      	orrs	r0, r3
  401a5e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401a60:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401a62:	f013 0f08 	tst.w	r3, #8
  401a66:	d10a      	bne.n	401a7e <pmc_switch_mck_to_pllack+0x2a>
  401a68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401a6c:	4911      	ldr	r1, [pc, #68]	; (401ab4 <pmc_switch_mck_to_pllack+0x60>)
  401a6e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401a70:	f012 0f08 	tst.w	r2, #8
  401a74:	d103      	bne.n	401a7e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401a76:	3b01      	subs	r3, #1
  401a78:	d1f9      	bne.n	401a6e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401a7a:	2001      	movs	r0, #1
  401a7c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401a7e:	4a0d      	ldr	r2, [pc, #52]	; (401ab4 <pmc_switch_mck_to_pllack+0x60>)
  401a80:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401a82:	f023 0303 	bic.w	r3, r3, #3
  401a86:	f043 0302 	orr.w	r3, r3, #2
  401a8a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401a8c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401a8e:	f013 0f08 	tst.w	r3, #8
  401a92:	d10a      	bne.n	401aaa <pmc_switch_mck_to_pllack+0x56>
  401a94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401a98:	4906      	ldr	r1, [pc, #24]	; (401ab4 <pmc_switch_mck_to_pllack+0x60>)
  401a9a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401a9c:	f012 0f08 	tst.w	r2, #8
  401aa0:	d105      	bne.n	401aae <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401aa2:	3b01      	subs	r3, #1
  401aa4:	d1f9      	bne.n	401a9a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401aa6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401aa8:	4770      	bx	lr
	return 0;
  401aaa:	2000      	movs	r0, #0
  401aac:	4770      	bx	lr
  401aae:	2000      	movs	r0, #0
  401ab0:	4770      	bx	lr
  401ab2:	bf00      	nop
  401ab4:	400e0600 	.word	0x400e0600

00401ab8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401ab8:	b9a0      	cbnz	r0, 401ae4 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401aba:	480e      	ldr	r0, [pc, #56]	; (401af4 <pmc_switch_mainck_to_xtal+0x3c>)
  401abc:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401abe:	0209      	lsls	r1, r1, #8
  401ac0:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401ac2:	4a0d      	ldr	r2, [pc, #52]	; (401af8 <pmc_switch_mainck_to_xtal+0x40>)
  401ac4:	401a      	ands	r2, r3
  401ac6:	4b0d      	ldr	r3, [pc, #52]	; (401afc <pmc_switch_mainck_to_xtal+0x44>)
  401ac8:	4313      	orrs	r3, r2
  401aca:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401acc:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401ace:	4602      	mov	r2, r0
  401ad0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401ad2:	f013 0f01 	tst.w	r3, #1
  401ad6:	d0fb      	beq.n	401ad0 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401ad8:	4a06      	ldr	r2, [pc, #24]	; (401af4 <pmc_switch_mainck_to_xtal+0x3c>)
  401ada:	6a11      	ldr	r1, [r2, #32]
  401adc:	4b08      	ldr	r3, [pc, #32]	; (401b00 <pmc_switch_mainck_to_xtal+0x48>)
  401ade:	430b      	orrs	r3, r1
  401ae0:	6213      	str	r3, [r2, #32]
  401ae2:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401ae4:	4903      	ldr	r1, [pc, #12]	; (401af4 <pmc_switch_mainck_to_xtal+0x3c>)
  401ae6:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401ae8:	4a06      	ldr	r2, [pc, #24]	; (401b04 <pmc_switch_mainck_to_xtal+0x4c>)
  401aea:	401a      	ands	r2, r3
  401aec:	4b06      	ldr	r3, [pc, #24]	; (401b08 <pmc_switch_mainck_to_xtal+0x50>)
  401aee:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401af0:	620b      	str	r3, [r1, #32]
  401af2:	4770      	bx	lr
  401af4:	400e0600 	.word	0x400e0600
  401af8:	ffc8fffc 	.word	0xffc8fffc
  401afc:	00370001 	.word	0x00370001
  401b00:	01370000 	.word	0x01370000
  401b04:	fec8fffc 	.word	0xfec8fffc
  401b08:	01370002 	.word	0x01370002

00401b0c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401b0c:	4b02      	ldr	r3, [pc, #8]	; (401b18 <pmc_osc_is_ready_mainck+0xc>)
  401b0e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401b10:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401b14:	4770      	bx	lr
  401b16:	bf00      	nop
  401b18:	400e0600 	.word	0x400e0600

00401b1c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401b1c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401b20:	4b01      	ldr	r3, [pc, #4]	; (401b28 <pmc_disable_pllack+0xc>)
  401b22:	629a      	str	r2, [r3, #40]	; 0x28
  401b24:	4770      	bx	lr
  401b26:	bf00      	nop
  401b28:	400e0600 	.word	0x400e0600

00401b2c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401b2c:	4b02      	ldr	r3, [pc, #8]	; (401b38 <pmc_is_locked_pllack+0xc>)
  401b2e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401b30:	f000 0002 	and.w	r0, r0, #2
  401b34:	4770      	bx	lr
  401b36:	bf00      	nop
  401b38:	400e0600 	.word	0x400e0600

00401b3c <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  401b3c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  401b40:	4b05      	ldr	r3, [pc, #20]	; (401b58 <pmc_enable_periph_clk+0x1c>)
  401b42:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  401b46:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  401b4a:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  401b4e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  401b52:	2000      	movs	r0, #0
  401b54:	4770      	bx	lr
  401b56:	bf00      	nop
  401b58:	400e0600 	.word	0x400e0600

00401b5c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  401b5c:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  401b5e:	4b07      	ldr	r3, [pc, #28]	; (401b7c <spi_enable_clock+0x20>)
  401b60:	4298      	cmp	r0, r3
  401b62:	d003      	beq.n	401b6c <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  401b64:	4b06      	ldr	r3, [pc, #24]	; (401b80 <spi_enable_clock+0x24>)
  401b66:	4298      	cmp	r0, r3
  401b68:	d004      	beq.n	401b74 <spi_enable_clock+0x18>
  401b6a:	bd08      	pop	{r3, pc}
  401b6c:	2015      	movs	r0, #21
  401b6e:	4b05      	ldr	r3, [pc, #20]	; (401b84 <spi_enable_clock+0x28>)
  401b70:	4798      	blx	r3
  401b72:	bd08      	pop	{r3, pc}
  401b74:	202a      	movs	r0, #42	; 0x2a
  401b76:	4b03      	ldr	r3, [pc, #12]	; (401b84 <spi_enable_clock+0x28>)
  401b78:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  401b7a:	e7f6      	b.n	401b6a <spi_enable_clock+0xe>
  401b7c:	40008000 	.word	0x40008000
  401b80:	40058000 	.word	0x40058000
  401b84:	00401b3d 	.word	0x00401b3d

00401b88 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  401b88:	6843      	ldr	r3, [r0, #4]
  401b8a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  401b8e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  401b90:	6843      	ldr	r3, [r0, #4]
  401b92:	0409      	lsls	r1, r1, #16
  401b94:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  401b98:	4319      	orrs	r1, r3
  401b9a:	6041      	str	r1, [r0, #4]
  401b9c:	4770      	bx	lr

00401b9e <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  401b9e:	6843      	ldr	r3, [r0, #4]
  401ba0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401ba4:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  401ba6:	6843      	ldr	r3, [r0, #4]
  401ba8:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  401bac:	6041      	str	r1, [r0, #4]
  401bae:	4770      	bx	lr

00401bb0 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  401bb0:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  401bb2:	f643 2499 	movw	r4, #15001	; 0x3a99
  401bb6:	6905      	ldr	r5, [r0, #16]
  401bb8:	f015 0f02 	tst.w	r5, #2
  401bbc:	d103      	bne.n	401bc6 <spi_write+0x16>
		if (!timeout--) {
  401bbe:	3c01      	subs	r4, #1
  401bc0:	d1f9      	bne.n	401bb6 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  401bc2:	2001      	movs	r0, #1
  401bc4:	e00c      	b.n	401be0 <spi_write+0x30>
	if (p_spi->SPI_MR & SPI_MR_PS) {
  401bc6:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  401bc8:	f014 0f02 	tst.w	r4, #2
  401bcc:	d006      	beq.n	401bdc <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  401bce:	0412      	lsls	r2, r2, #16
  401bd0:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  401bd4:	4311      	orrs	r1, r2
		if (uc_last) {
  401bd6:	b10b      	cbz	r3, 401bdc <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  401bd8:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  401bdc:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  401bde:	2000      	movs	r0, #0
}
  401be0:	bc30      	pop	{r4, r5}
  401be2:	4770      	bx	lr

00401be4 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  401be4:	b932      	cbnz	r2, 401bf4 <spi_set_clock_polarity+0x10>
  401be6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  401bea:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401bec:	f023 0301 	bic.w	r3, r3, #1
  401bf0:	6303      	str	r3, [r0, #48]	; 0x30
  401bf2:	4770      	bx	lr
  401bf4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  401bf8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401bfa:	f043 0301 	orr.w	r3, r3, #1
  401bfe:	6303      	str	r3, [r0, #48]	; 0x30
  401c00:	4770      	bx	lr

00401c02 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  401c02:	b932      	cbnz	r2, 401c12 <spi_set_clock_phase+0x10>
  401c04:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  401c08:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401c0a:	f023 0302 	bic.w	r3, r3, #2
  401c0e:	6303      	str	r3, [r0, #48]	; 0x30
  401c10:	4770      	bx	lr
  401c12:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  401c16:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401c18:	f043 0302 	orr.w	r3, r3, #2
  401c1c:	6303      	str	r3, [r0, #48]	; 0x30
  401c1e:	4770      	bx	lr

00401c20 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  401c20:	2a04      	cmp	r2, #4
  401c22:	d003      	beq.n	401c2c <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  401c24:	b16a      	cbz	r2, 401c42 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  401c26:	2a08      	cmp	r2, #8
  401c28:	d016      	beq.n	401c58 <spi_configure_cs_behavior+0x38>
  401c2a:	4770      	bx	lr
  401c2c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401c30:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401c32:	f023 0308 	bic.w	r3, r3, #8
  401c36:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  401c38:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401c3a:	f043 0304 	orr.w	r3, r3, #4
  401c3e:	6303      	str	r3, [r0, #48]	; 0x30
  401c40:	4770      	bx	lr
  401c42:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401c46:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401c48:	f023 0308 	bic.w	r3, r3, #8
  401c4c:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  401c4e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401c50:	f023 0304 	bic.w	r3, r3, #4
  401c54:	6303      	str	r3, [r0, #48]	; 0x30
  401c56:	4770      	bx	lr
  401c58:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  401c5c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401c5e:	f043 0308 	orr.w	r3, r3, #8
  401c62:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  401c64:	e7e1      	b.n	401c2a <spi_configure_cs_behavior+0xa>

00401c66 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  401c66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  401c6a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401c6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  401c70:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  401c72:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401c74:	431a      	orrs	r2, r3
  401c76:	630a      	str	r2, [r1, #48]	; 0x30
  401c78:	4770      	bx	lr

00401c7a <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  401c7a:	1e43      	subs	r3, r0, #1
  401c7c:	4419      	add	r1, r3
  401c7e:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  401c82:	1e43      	subs	r3, r0, #1
  401c84:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  401c86:	bf94      	ite	ls
  401c88:	b200      	sxthls	r0, r0
		return -1;
  401c8a:	f04f 30ff 	movhi.w	r0, #4294967295
}
  401c8e:	4770      	bx	lr

00401c90 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  401c90:	b17a      	cbz	r2, 401cb2 <spi_set_baudrate_div+0x22>
{
  401c92:	b410      	push	{r4}
  401c94:	4614      	mov	r4, r2
  401c96:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  401c9a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401c9c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  401ca0:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  401ca2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  401ca4:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  401ca8:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  401caa:	2000      	movs	r0, #0
}
  401cac:	f85d 4b04 	ldr.w	r4, [sp], #4
  401cb0:	4770      	bx	lr
        return -1;
  401cb2:	f04f 30ff 	mov.w	r0, #4294967295
  401cb6:	4770      	bx	lr

00401cb8 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  401cb8:	b410      	push	{r4}
  401cba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  401cbe:	6b08      	ldr	r0, [r1, #48]	; 0x30
  401cc0:	b280      	uxth	r0, r0
  401cc2:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  401cc4:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  401cc6:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  401cca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  401cce:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  401cd0:	f85d 4b04 	ldr.w	r4, [sp], #4
  401cd4:	4770      	bx	lr
	...

00401cd8 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401cd8:	4b28      	ldr	r3, [pc, #160]	; (401d7c <twihs_set_speed+0xa4>)
  401cda:	4299      	cmp	r1, r3
  401cdc:	d84b      	bhi.n	401d76 <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401cde:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  401ce2:	4299      	cmp	r1, r3
  401ce4:	d92d      	bls.n	401d42 <twihs_set_speed+0x6a>
{
  401ce6:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401ce8:	4c25      	ldr	r4, [pc, #148]	; (401d80 <twihs_set_speed+0xa8>)
  401cea:	fba4 3402 	umull	r3, r4, r4, r2
  401cee:	0ba4      	lsrs	r4, r4, #14
  401cf0:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401cf2:	4b24      	ldr	r3, [pc, #144]	; (401d84 <twihs_set_speed+0xac>)
  401cf4:	440b      	add	r3, r1
  401cf6:	009b      	lsls	r3, r3, #2
  401cf8:	fbb2 f2f3 	udiv	r2, r2, r3
  401cfc:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401cfe:	2cff      	cmp	r4, #255	; 0xff
  401d00:	d91d      	bls.n	401d3e <twihs_set_speed+0x66>
  401d02:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  401d04:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401d06:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401d08:	2cff      	cmp	r4, #255	; 0xff
  401d0a:	d901      	bls.n	401d10 <twihs_set_speed+0x38>
  401d0c:	2906      	cmp	r1, #6
  401d0e:	d9f9      	bls.n	401d04 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401d10:	2aff      	cmp	r2, #255	; 0xff
  401d12:	d907      	bls.n	401d24 <twihs_set_speed+0x4c>
  401d14:	2906      	cmp	r1, #6
  401d16:	d805      	bhi.n	401d24 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  401d18:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401d1a:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401d1c:	2aff      	cmp	r2, #255	; 0xff
  401d1e:	d901      	bls.n	401d24 <twihs_set_speed+0x4c>
  401d20:	2906      	cmp	r1, #6
  401d22:	d9f9      	bls.n	401d18 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401d24:	0213      	lsls	r3, r2, #8
  401d26:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401d28:	0409      	lsls	r1, r1, #16
  401d2a:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401d2e:	430b      	orrs	r3, r1
  401d30:	b2e4      	uxtb	r4, r4
  401d32:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  401d34:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  401d36:	2000      	movs	r0, #0
}
  401d38:	f85d 4b04 	ldr.w	r4, [sp], #4
  401d3c:	4770      	bx	lr
	uint32_t ckdiv = 0;
  401d3e:	2100      	movs	r1, #0
  401d40:	e7e6      	b.n	401d10 <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401d42:	0049      	lsls	r1, r1, #1
  401d44:	fbb2 f2f1 	udiv	r2, r2, r1
  401d48:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401d4a:	2aff      	cmp	r2, #255	; 0xff
  401d4c:	d911      	bls.n	401d72 <twihs_set_speed+0x9a>
  401d4e:	2300      	movs	r3, #0
			ckdiv++;
  401d50:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401d52:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401d54:	2aff      	cmp	r2, #255	; 0xff
  401d56:	d901      	bls.n	401d5c <twihs_set_speed+0x84>
  401d58:	2b06      	cmp	r3, #6
  401d5a:	d9f9      	bls.n	401d50 <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401d5c:	0211      	lsls	r1, r2, #8
  401d5e:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  401d60:	041b      	lsls	r3, r3, #16
  401d62:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401d66:	430b      	orrs	r3, r1
  401d68:	b2d2      	uxtb	r2, r2
  401d6a:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401d6c:	6102      	str	r2, [r0, #16]
	return PASS;
  401d6e:	2000      	movs	r0, #0
  401d70:	4770      	bx	lr
	uint32_t ckdiv = 0;
  401d72:	2300      	movs	r3, #0
  401d74:	e7f2      	b.n	401d5c <twihs_set_speed+0x84>
		return FAIL;
  401d76:	2001      	movs	r0, #1
  401d78:	4770      	bx	lr
  401d7a:	bf00      	nop
  401d7c:	00061a80 	.word	0x00061a80
  401d80:	057619f1 	.word	0x057619f1
  401d84:	3ffd1200 	.word	0x3ffd1200

00401d88 <twihs_master_init>:
{
  401d88:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  401d8a:	f04f 32ff 	mov.w	r2, #4294967295
  401d8e:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  401d90:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401d92:	2280      	movs	r2, #128	; 0x80
  401d94:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  401d96:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401d98:	2208      	movs	r2, #8
  401d9a:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401d9c:	2220      	movs	r2, #32
  401d9e:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401da0:	2204      	movs	r2, #4
  401da2:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401da4:	680a      	ldr	r2, [r1, #0]
  401da6:	6849      	ldr	r1, [r1, #4]
  401da8:	4b03      	ldr	r3, [pc, #12]	; (401db8 <twihs_master_init+0x30>)
  401daa:	4798      	blx	r3
}
  401dac:	2801      	cmp	r0, #1
  401dae:	bf14      	ite	ne
  401db0:	2000      	movne	r0, #0
  401db2:	2001      	moveq	r0, #1
  401db4:	bd08      	pop	{r3, pc}
  401db6:	bf00      	nop
  401db8:	00401cd9 	.word	0x00401cd9

00401dbc <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  401dbc:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  401dbe:	2a00      	cmp	r2, #0
  401dc0:	d04c      	beq.n	401e5c <twihs_master_read+0xa0>
{
  401dc2:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401dc4:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401dc6:	2600      	movs	r6, #0
  401dc8:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401dca:	684b      	ldr	r3, [r1, #4]
  401dcc:	021b      	lsls	r3, r3, #8
  401dce:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401dd2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  401dd6:	7c0d      	ldrb	r5, [r1, #16]
  401dd8:	042d      	lsls	r5, r5, #16
  401dda:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  401dde:	432b      	orrs	r3, r5
  401de0:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401de2:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401de4:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401de6:	b15d      	cbz	r5, 401e00 <twihs_master_read+0x44>
	val = addr[0];
  401de8:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  401dea:	2d01      	cmp	r5, #1
  401dec:	dd02      	ble.n	401df4 <twihs_master_read+0x38>
		val |= addr[1];
  401dee:	784e      	ldrb	r6, [r1, #1]
  401df0:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  401df4:	2d02      	cmp	r5, #2
  401df6:	dd04      	ble.n	401e02 <twihs_master_read+0x46>
		val |= addr[2];
  401df8:	7889      	ldrb	r1, [r1, #2]
  401dfa:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  401dfe:	e000      	b.n	401e02 <twihs_master_read+0x46>
		return 0;
  401e00:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401e02:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401e04:	2301      	movs	r3, #1
  401e06:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401e08:	2502      	movs	r5, #2
  401e0a:	e012      	b.n	401e32 <twihs_master_read+0x76>
  401e0c:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  401e0e:	f013 0f02 	tst.w	r3, #2
  401e12:	d01b      	beq.n	401e4c <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  401e14:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401e16:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401e18:	6a03      	ldr	r3, [r0, #32]
  401e1a:	f013 0f01 	tst.w	r3, #1
  401e1e:	d0fb      	beq.n	401e18 <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  401e20:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  401e22:	2000      	movs	r0, #0
}
  401e24:	bc70      	pop	{r4, r5, r6}
  401e26:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  401e28:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401e2a:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  401e2e:	3a01      	subs	r2, #1
  401e30:	d0f2      	beq.n	401e18 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401e32:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401e34:	f413 7f80 	tst.w	r3, #256	; 0x100
  401e38:	d114      	bne.n	401e64 <twihs_master_read+0xa8>
  401e3a:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  401e3e:	2a01      	cmp	r2, #1
  401e40:	d0e4      	beq.n	401e0c <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  401e42:	f013 0f02 	tst.w	r3, #2
  401e46:	d1ef      	bne.n	401e28 <twihs_master_read+0x6c>
	while (cnt > 0) {
  401e48:	2a00      	cmp	r2, #0
  401e4a:	d0e5      	beq.n	401e18 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401e4c:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401e4e:	f413 7f80 	tst.w	r3, #256	; 0x100
  401e52:	d105      	bne.n	401e60 <twihs_master_read+0xa4>
		if (!timeout--) {
  401e54:	3901      	subs	r1, #1
  401e56:	d1f2      	bne.n	401e3e <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  401e58:	2009      	movs	r0, #9
  401e5a:	e7e3      	b.n	401e24 <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  401e5c:	2001      	movs	r0, #1
  401e5e:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401e60:	2005      	movs	r0, #5
  401e62:	e7df      	b.n	401e24 <twihs_master_read+0x68>
  401e64:	2005      	movs	r0, #5
  401e66:	e7dd      	b.n	401e24 <twihs_master_read+0x68>

00401e68 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  401e68:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  401e6a:	2b00      	cmp	r3, #0
  401e6c:	d043      	beq.n	401ef6 <twihs_master_write+0x8e>
{
  401e6e:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401e70:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401e72:	2600      	movs	r6, #0
  401e74:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401e76:	7c0a      	ldrb	r2, [r1, #16]
  401e78:	0412      	lsls	r2, r2, #16
  401e7a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401e7e:	684d      	ldr	r5, [r1, #4]
  401e80:	022d      	lsls	r5, r5, #8
  401e82:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401e86:	432a      	orrs	r2, r5
  401e88:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401e8a:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401e8c:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401e8e:	b15d      	cbz	r5, 401ea8 <twihs_master_write+0x40>
	val = addr[0];
  401e90:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  401e92:	2d01      	cmp	r5, #1
  401e94:	dd02      	ble.n	401e9c <twihs_master_write+0x34>
		val |= addr[1];
  401e96:	784e      	ldrb	r6, [r1, #1]
  401e98:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  401e9c:	2d02      	cmp	r5, #2
  401e9e:	dd04      	ble.n	401eaa <twihs_master_write+0x42>
		val |= addr[2];
  401ea0:	7889      	ldrb	r1, [r1, #2]
  401ea2:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  401ea6:	e000      	b.n	401eaa <twihs_master_write+0x42>
		return 0;
  401ea8:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401eaa:	60c2      	str	r2, [r0, #12]
  401eac:	e004      	b.n	401eb8 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  401eae:	f814 2b01 	ldrb.w	r2, [r4], #1
  401eb2:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  401eb4:	3b01      	subs	r3, #1
  401eb6:	d00f      	beq.n	401ed8 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  401eb8:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401eba:	f412 7f80 	tst.w	r2, #256	; 0x100
  401ebe:	d11e      	bne.n	401efe <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  401ec0:	f012 0f04 	tst.w	r2, #4
  401ec4:	d1f3      	bne.n	401eae <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  401ec6:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401ec8:	f412 7f80 	tst.w	r2, #256	; 0x100
  401ecc:	d115      	bne.n	401efa <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  401ece:	f012 0f04 	tst.w	r2, #4
  401ed2:	d1ec      	bne.n	401eae <twihs_master_write+0x46>
	while (cnt > 0) {
  401ed4:	2b00      	cmp	r3, #0
  401ed6:	d1f6      	bne.n	401ec6 <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  401ed8:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401eda:	f413 7f80 	tst.w	r3, #256	; 0x100
  401ede:	d111      	bne.n	401f04 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  401ee0:	f013 0f04 	tst.w	r3, #4
  401ee4:	d0f8      	beq.n	401ed8 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401ee6:	2302      	movs	r3, #2
  401ee8:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401eea:	6a03      	ldr	r3, [r0, #32]
  401eec:	f013 0f01 	tst.w	r3, #1
  401ef0:	d0fb      	beq.n	401eea <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  401ef2:	2000      	movs	r0, #0
  401ef4:	e004      	b.n	401f00 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  401ef6:	2001      	movs	r0, #1
  401ef8:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401efa:	2005      	movs	r0, #5
  401efc:	e000      	b.n	401f00 <twihs_master_write+0x98>
  401efe:	2005      	movs	r0, #5
}
  401f00:	bc70      	pop	{r4, r5, r6}
  401f02:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401f04:	2005      	movs	r0, #5
  401f06:	e7fb      	b.n	401f00 <twihs_master_write+0x98>

00401f08 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401f08:	6943      	ldr	r3, [r0, #20]
  401f0a:	f013 0f02 	tst.w	r3, #2
  401f0e:	d002      	beq.n	401f16 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401f10:	61c1      	str	r1, [r0, #28]
	return 0;
  401f12:	2000      	movs	r0, #0
  401f14:	4770      	bx	lr
		return 1;
  401f16:	2001      	movs	r0, #1
}
  401f18:	4770      	bx	lr

00401f1a <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401f1a:	6943      	ldr	r3, [r0, #20]
  401f1c:	f013 0f01 	tst.w	r3, #1
  401f20:	d003      	beq.n	401f2a <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401f22:	6983      	ldr	r3, [r0, #24]
  401f24:	700b      	strb	r3, [r1, #0]
	return 0;
  401f26:	2000      	movs	r0, #0
  401f28:	4770      	bx	lr
		return 1;
  401f2a:	2001      	movs	r0, #1
}
  401f2c:	4770      	bx	lr

00401f2e <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401f2e:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401f30:	010b      	lsls	r3, r1, #4
  401f32:	4293      	cmp	r3, r2
  401f34:	d914      	bls.n	401f60 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401f36:	00c9      	lsls	r1, r1, #3
  401f38:	084b      	lsrs	r3, r1, #1
  401f3a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401f3e:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401f42:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401f44:	1e5c      	subs	r4, r3, #1
  401f46:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401f4a:	428c      	cmp	r4, r1
  401f4c:	d901      	bls.n	401f52 <usart_set_async_baudrate+0x24>
		return 1;
  401f4e:	2001      	movs	r0, #1
  401f50:	e017      	b.n	401f82 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401f52:	6841      	ldr	r1, [r0, #4]
  401f54:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401f58:	6041      	str	r1, [r0, #4]
  401f5a:	e00c      	b.n	401f76 <usart_set_async_baudrate+0x48>
		return 1;
  401f5c:	2001      	movs	r0, #1
  401f5e:	e010      	b.n	401f82 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401f60:	0859      	lsrs	r1, r3, #1
  401f62:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401f66:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401f6a:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401f6c:	1e5c      	subs	r4, r3, #1
  401f6e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401f72:	428c      	cmp	r4, r1
  401f74:	d8f2      	bhi.n	401f5c <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401f76:	0412      	lsls	r2, r2, #16
  401f78:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401f7c:	431a      	orrs	r2, r3
  401f7e:	6202      	str	r2, [r0, #32]

	return 0;
  401f80:	2000      	movs	r0, #0
}
  401f82:	f85d 4b04 	ldr.w	r4, [sp], #4
  401f86:	4770      	bx	lr

00401f88 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401f88:	4b08      	ldr	r3, [pc, #32]	; (401fac <usart_reset+0x24>)
  401f8a:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401f8e:	2300      	movs	r3, #0
  401f90:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401f92:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401f94:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401f96:	2388      	movs	r3, #136	; 0x88
  401f98:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401f9a:	2324      	movs	r3, #36	; 0x24
  401f9c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401f9e:	f44f 7380 	mov.w	r3, #256	; 0x100
  401fa2:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401fa4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401fa8:	6003      	str	r3, [r0, #0]
  401faa:	4770      	bx	lr
  401fac:	55534100 	.word	0x55534100

00401fb0 <usart_init_rs232>:
{
  401fb0:	b570      	push	{r4, r5, r6, lr}
  401fb2:	4605      	mov	r5, r0
  401fb4:	460c      	mov	r4, r1
  401fb6:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401fb8:	4b0f      	ldr	r3, [pc, #60]	; (401ff8 <usart_init_rs232+0x48>)
  401fba:	4798      	blx	r3
	ul_reg_val = 0;
  401fbc:	2200      	movs	r2, #0
  401fbe:	4b0f      	ldr	r3, [pc, #60]	; (401ffc <usart_init_rs232+0x4c>)
  401fc0:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401fc2:	b1a4      	cbz	r4, 401fee <usart_init_rs232+0x3e>
  401fc4:	4632      	mov	r2, r6
  401fc6:	6821      	ldr	r1, [r4, #0]
  401fc8:	4628      	mov	r0, r5
  401fca:	4b0d      	ldr	r3, [pc, #52]	; (402000 <usart_init_rs232+0x50>)
  401fcc:	4798      	blx	r3
  401fce:	4602      	mov	r2, r0
  401fd0:	b978      	cbnz	r0, 401ff2 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401fd2:	6863      	ldr	r3, [r4, #4]
  401fd4:	68a1      	ldr	r1, [r4, #8]
  401fd6:	430b      	orrs	r3, r1
  401fd8:	6921      	ldr	r1, [r4, #16]
  401fda:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401fdc:	68e1      	ldr	r1, [r4, #12]
  401fde:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401fe0:	4906      	ldr	r1, [pc, #24]	; (401ffc <usart_init_rs232+0x4c>)
  401fe2:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401fe4:	6869      	ldr	r1, [r5, #4]
  401fe6:	430b      	orrs	r3, r1
  401fe8:	606b      	str	r3, [r5, #4]
}
  401fea:	4610      	mov	r0, r2
  401fec:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401fee:	2201      	movs	r2, #1
  401ff0:	e7fb      	b.n	401fea <usart_init_rs232+0x3a>
  401ff2:	2201      	movs	r2, #1
  401ff4:	e7f9      	b.n	401fea <usart_init_rs232+0x3a>
  401ff6:	bf00      	nop
  401ff8:	00401f89 	.word	0x00401f89
  401ffc:	20400fec 	.word	0x20400fec
  402000:	00401f2f 	.word	0x00401f2f

00402004 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  402004:	2340      	movs	r3, #64	; 0x40
  402006:	6003      	str	r3, [r0, #0]
  402008:	4770      	bx	lr

0040200a <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40200a:	2310      	movs	r3, #16
  40200c:	6003      	str	r3, [r0, #0]
  40200e:	4770      	bx	lr

00402010 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  402010:	6943      	ldr	r3, [r0, #20]
  402012:	f013 0f02 	tst.w	r3, #2
  402016:	d004      	beq.n	402022 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  402018:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40201c:	61c1      	str	r1, [r0, #28]
	return 0;
  40201e:	2000      	movs	r0, #0
  402020:	4770      	bx	lr
		return 1;
  402022:	2001      	movs	r0, #1
}
  402024:	4770      	bx	lr

00402026 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  402026:	6943      	ldr	r3, [r0, #20]
  402028:	f013 0f01 	tst.w	r3, #1
  40202c:	d005      	beq.n	40203a <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40202e:	6983      	ldr	r3, [r0, #24]
  402030:	f3c3 0308 	ubfx	r3, r3, #0, #9
  402034:	600b      	str	r3, [r1, #0]
	return 0;
  402036:	2000      	movs	r0, #0
  402038:	4770      	bx	lr
		return 1;
  40203a:	2001      	movs	r0, #1
}
  40203c:	4770      	bx	lr

0040203e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40203e:	e7fe      	b.n	40203e <Dummy_Handler>

00402040 <Reset_Handler>:
{
  402040:	b500      	push	{lr}
  402042:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  402044:	4b25      	ldr	r3, [pc, #148]	; (4020dc <Reset_Handler+0x9c>)
  402046:	4a26      	ldr	r2, [pc, #152]	; (4020e0 <Reset_Handler+0xa0>)
  402048:	429a      	cmp	r2, r3
  40204a:	d010      	beq.n	40206e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40204c:	4b25      	ldr	r3, [pc, #148]	; (4020e4 <Reset_Handler+0xa4>)
  40204e:	4a23      	ldr	r2, [pc, #140]	; (4020dc <Reset_Handler+0x9c>)
  402050:	429a      	cmp	r2, r3
  402052:	d20c      	bcs.n	40206e <Reset_Handler+0x2e>
  402054:	3b01      	subs	r3, #1
  402056:	1a9b      	subs	r3, r3, r2
  402058:	f023 0303 	bic.w	r3, r3, #3
  40205c:	3304      	adds	r3, #4
  40205e:	4413      	add	r3, r2
  402060:	491f      	ldr	r1, [pc, #124]	; (4020e0 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  402062:	f851 0b04 	ldr.w	r0, [r1], #4
  402066:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40206a:	429a      	cmp	r2, r3
  40206c:	d1f9      	bne.n	402062 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40206e:	4b1e      	ldr	r3, [pc, #120]	; (4020e8 <Reset_Handler+0xa8>)
  402070:	4a1e      	ldr	r2, [pc, #120]	; (4020ec <Reset_Handler+0xac>)
  402072:	429a      	cmp	r2, r3
  402074:	d20a      	bcs.n	40208c <Reset_Handler+0x4c>
  402076:	3b01      	subs	r3, #1
  402078:	1a9b      	subs	r3, r3, r2
  40207a:	f023 0303 	bic.w	r3, r3, #3
  40207e:	3304      	adds	r3, #4
  402080:	4413      	add	r3, r2
                *pDest++ = 0;
  402082:	2100      	movs	r1, #0
  402084:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  402088:	4293      	cmp	r3, r2
  40208a:	d1fb      	bne.n	402084 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40208c:	4a18      	ldr	r2, [pc, #96]	; (4020f0 <Reset_Handler+0xb0>)
  40208e:	4b19      	ldr	r3, [pc, #100]	; (4020f4 <Reset_Handler+0xb4>)
  402090:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402094:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402096:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40209a:	fab3 f383 	clz	r3, r3
  40209e:	095b      	lsrs	r3, r3, #5
  4020a0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4020a2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4020a4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4020a8:	2200      	movs	r2, #0
  4020aa:	4b13      	ldr	r3, [pc, #76]	; (4020f8 <Reset_Handler+0xb8>)
  4020ac:	701a      	strb	r2, [r3, #0]
	return flags;
  4020ae:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4020b0:	4a12      	ldr	r2, [pc, #72]	; (4020fc <Reset_Handler+0xbc>)
  4020b2:	6813      	ldr	r3, [r2, #0]
  4020b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4020b8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4020ba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4020be:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  4020c2:	b129      	cbz	r1, 4020d0 <Reset_Handler+0x90>
		cpu_irq_enable();
  4020c4:	2201      	movs	r2, #1
  4020c6:	4b0c      	ldr	r3, [pc, #48]	; (4020f8 <Reset_Handler+0xb8>)
  4020c8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4020ca:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4020ce:	b662      	cpsie	i
        __libc_init_array();
  4020d0:	4b0b      	ldr	r3, [pc, #44]	; (402100 <Reset_Handler+0xc0>)
  4020d2:	4798      	blx	r3
        main();
  4020d4:	4b0b      	ldr	r3, [pc, #44]	; (402104 <Reset_Handler+0xc4>)
  4020d6:	4798      	blx	r3
  4020d8:	e7fe      	b.n	4020d8 <Reset_Handler+0x98>
  4020da:	bf00      	nop
  4020dc:	20400000 	.word	0x20400000
  4020e0:	0040b3ac 	.word	0x0040b3ac
  4020e4:	204009c0 	.word	0x204009c0
  4020e8:	2040ca88 	.word	0x2040ca88
  4020ec:	204009c0 	.word	0x204009c0
  4020f0:	e000ed00 	.word	0xe000ed00
  4020f4:	00400000 	.word	0x00400000
  4020f8:	2040000a 	.word	0x2040000a
  4020fc:	e000ed88 	.word	0xe000ed88
  402100:	00404b85 	.word	0x00404b85
  402104:	00404595 	.word	0x00404595

00402108 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402108:	4b3b      	ldr	r3, [pc, #236]	; (4021f8 <SystemCoreClockUpdate+0xf0>)
  40210a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40210c:	f003 0303 	and.w	r3, r3, #3
  402110:	2b01      	cmp	r3, #1
  402112:	d01d      	beq.n	402150 <SystemCoreClockUpdate+0x48>
  402114:	b183      	cbz	r3, 402138 <SystemCoreClockUpdate+0x30>
  402116:	2b02      	cmp	r3, #2
  402118:	d036      	beq.n	402188 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40211a:	4b37      	ldr	r3, [pc, #220]	; (4021f8 <SystemCoreClockUpdate+0xf0>)
  40211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40211e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402122:	2b70      	cmp	r3, #112	; 0x70
  402124:	d05f      	beq.n	4021e6 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402126:	4b34      	ldr	r3, [pc, #208]	; (4021f8 <SystemCoreClockUpdate+0xf0>)
  402128:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40212a:	4934      	ldr	r1, [pc, #208]	; (4021fc <SystemCoreClockUpdate+0xf4>)
  40212c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  402130:	680b      	ldr	r3, [r1, #0]
  402132:	40d3      	lsrs	r3, r2
  402134:	600b      	str	r3, [r1, #0]
  402136:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402138:	4b31      	ldr	r3, [pc, #196]	; (402200 <SystemCoreClockUpdate+0xf8>)
  40213a:	695b      	ldr	r3, [r3, #20]
  40213c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402140:	bf14      	ite	ne
  402142:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402146:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40214a:	4b2c      	ldr	r3, [pc, #176]	; (4021fc <SystemCoreClockUpdate+0xf4>)
  40214c:	601a      	str	r2, [r3, #0]
  40214e:	e7e4      	b.n	40211a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402150:	4b29      	ldr	r3, [pc, #164]	; (4021f8 <SystemCoreClockUpdate+0xf0>)
  402152:	6a1b      	ldr	r3, [r3, #32]
  402154:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402158:	d003      	beq.n	402162 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40215a:	4a2a      	ldr	r2, [pc, #168]	; (402204 <SystemCoreClockUpdate+0xfc>)
  40215c:	4b27      	ldr	r3, [pc, #156]	; (4021fc <SystemCoreClockUpdate+0xf4>)
  40215e:	601a      	str	r2, [r3, #0]
  402160:	e7db      	b.n	40211a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402162:	4a29      	ldr	r2, [pc, #164]	; (402208 <SystemCoreClockUpdate+0x100>)
  402164:	4b25      	ldr	r3, [pc, #148]	; (4021fc <SystemCoreClockUpdate+0xf4>)
  402166:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402168:	4b23      	ldr	r3, [pc, #140]	; (4021f8 <SystemCoreClockUpdate+0xf0>)
  40216a:	6a1b      	ldr	r3, [r3, #32]
  40216c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402170:	2b10      	cmp	r3, #16
  402172:	d005      	beq.n	402180 <SystemCoreClockUpdate+0x78>
  402174:	2b20      	cmp	r3, #32
  402176:	d1d0      	bne.n	40211a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  402178:	4a22      	ldr	r2, [pc, #136]	; (402204 <SystemCoreClockUpdate+0xfc>)
  40217a:	4b20      	ldr	r3, [pc, #128]	; (4021fc <SystemCoreClockUpdate+0xf4>)
  40217c:	601a      	str	r2, [r3, #0]
          break;
  40217e:	e7cc      	b.n	40211a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  402180:	4a22      	ldr	r2, [pc, #136]	; (40220c <SystemCoreClockUpdate+0x104>)
  402182:	4b1e      	ldr	r3, [pc, #120]	; (4021fc <SystemCoreClockUpdate+0xf4>)
  402184:	601a      	str	r2, [r3, #0]
          break;
  402186:	e7c8      	b.n	40211a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402188:	4b1b      	ldr	r3, [pc, #108]	; (4021f8 <SystemCoreClockUpdate+0xf0>)
  40218a:	6a1b      	ldr	r3, [r3, #32]
  40218c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402190:	d016      	beq.n	4021c0 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402192:	4a1c      	ldr	r2, [pc, #112]	; (402204 <SystemCoreClockUpdate+0xfc>)
  402194:	4b19      	ldr	r3, [pc, #100]	; (4021fc <SystemCoreClockUpdate+0xf4>)
  402196:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402198:	4b17      	ldr	r3, [pc, #92]	; (4021f8 <SystemCoreClockUpdate+0xf0>)
  40219a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40219c:	f003 0303 	and.w	r3, r3, #3
  4021a0:	2b02      	cmp	r3, #2
  4021a2:	d1ba      	bne.n	40211a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4021a4:	4a14      	ldr	r2, [pc, #80]	; (4021f8 <SystemCoreClockUpdate+0xf0>)
  4021a6:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4021a8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4021aa:	4814      	ldr	r0, [pc, #80]	; (4021fc <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4021ac:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4021b0:	6803      	ldr	r3, [r0, #0]
  4021b2:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4021b6:	b2d2      	uxtb	r2, r2
  4021b8:	fbb3 f3f2 	udiv	r3, r3, r2
  4021bc:	6003      	str	r3, [r0, #0]
  4021be:	e7ac      	b.n	40211a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4021c0:	4a11      	ldr	r2, [pc, #68]	; (402208 <SystemCoreClockUpdate+0x100>)
  4021c2:	4b0e      	ldr	r3, [pc, #56]	; (4021fc <SystemCoreClockUpdate+0xf4>)
  4021c4:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4021c6:	4b0c      	ldr	r3, [pc, #48]	; (4021f8 <SystemCoreClockUpdate+0xf0>)
  4021c8:	6a1b      	ldr	r3, [r3, #32]
  4021ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4021ce:	2b10      	cmp	r3, #16
  4021d0:	d005      	beq.n	4021de <SystemCoreClockUpdate+0xd6>
  4021d2:	2b20      	cmp	r3, #32
  4021d4:	d1e0      	bne.n	402198 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4021d6:	4a0b      	ldr	r2, [pc, #44]	; (402204 <SystemCoreClockUpdate+0xfc>)
  4021d8:	4b08      	ldr	r3, [pc, #32]	; (4021fc <SystemCoreClockUpdate+0xf4>)
  4021da:	601a      	str	r2, [r3, #0]
          break;
  4021dc:	e7dc      	b.n	402198 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4021de:	4a0b      	ldr	r2, [pc, #44]	; (40220c <SystemCoreClockUpdate+0x104>)
  4021e0:	4b06      	ldr	r3, [pc, #24]	; (4021fc <SystemCoreClockUpdate+0xf4>)
  4021e2:	601a      	str	r2, [r3, #0]
          break;
  4021e4:	e7d8      	b.n	402198 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4021e6:	4a05      	ldr	r2, [pc, #20]	; (4021fc <SystemCoreClockUpdate+0xf4>)
  4021e8:	6813      	ldr	r3, [r2, #0]
  4021ea:	4909      	ldr	r1, [pc, #36]	; (402210 <SystemCoreClockUpdate+0x108>)
  4021ec:	fba1 1303 	umull	r1, r3, r1, r3
  4021f0:	085b      	lsrs	r3, r3, #1
  4021f2:	6013      	str	r3, [r2, #0]
  4021f4:	4770      	bx	lr
  4021f6:	bf00      	nop
  4021f8:	400e0600 	.word	0x400e0600
  4021fc:	2040000c 	.word	0x2040000c
  402200:	400e1810 	.word	0x400e1810
  402204:	00b71b00 	.word	0x00b71b00
  402208:	003d0900 	.word	0x003d0900
  40220c:	007a1200 	.word	0x007a1200
  402210:	aaaaaaab 	.word	0xaaaaaaab

00402214 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402214:	4b16      	ldr	r3, [pc, #88]	; (402270 <system_init_flash+0x5c>)
  402216:	4298      	cmp	r0, r3
  402218:	d913      	bls.n	402242 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40221a:	4b16      	ldr	r3, [pc, #88]	; (402274 <system_init_flash+0x60>)
  40221c:	4298      	cmp	r0, r3
  40221e:	d915      	bls.n	40224c <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402220:	4b15      	ldr	r3, [pc, #84]	; (402278 <system_init_flash+0x64>)
  402222:	4298      	cmp	r0, r3
  402224:	d916      	bls.n	402254 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402226:	4b15      	ldr	r3, [pc, #84]	; (40227c <system_init_flash+0x68>)
  402228:	4298      	cmp	r0, r3
  40222a:	d917      	bls.n	40225c <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40222c:	4b14      	ldr	r3, [pc, #80]	; (402280 <system_init_flash+0x6c>)
  40222e:	4298      	cmp	r0, r3
  402230:	d918      	bls.n	402264 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402232:	4b14      	ldr	r3, [pc, #80]	; (402284 <system_init_flash+0x70>)
  402234:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402236:	bf94      	ite	ls
  402238:	4a13      	ldrls	r2, [pc, #76]	; (402288 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40223a:	4a14      	ldrhi	r2, [pc, #80]	; (40228c <system_init_flash+0x78>)
  40223c:	4b14      	ldr	r3, [pc, #80]	; (402290 <system_init_flash+0x7c>)
  40223e:	601a      	str	r2, [r3, #0]
  402240:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402242:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402246:	4b12      	ldr	r3, [pc, #72]	; (402290 <system_init_flash+0x7c>)
  402248:	601a      	str	r2, [r3, #0]
  40224a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40224c:	4a11      	ldr	r2, [pc, #68]	; (402294 <system_init_flash+0x80>)
  40224e:	4b10      	ldr	r3, [pc, #64]	; (402290 <system_init_flash+0x7c>)
  402250:	601a      	str	r2, [r3, #0]
  402252:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402254:	4a10      	ldr	r2, [pc, #64]	; (402298 <system_init_flash+0x84>)
  402256:	4b0e      	ldr	r3, [pc, #56]	; (402290 <system_init_flash+0x7c>)
  402258:	601a      	str	r2, [r3, #0]
  40225a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40225c:	4a0f      	ldr	r2, [pc, #60]	; (40229c <system_init_flash+0x88>)
  40225e:	4b0c      	ldr	r3, [pc, #48]	; (402290 <system_init_flash+0x7c>)
  402260:	601a      	str	r2, [r3, #0]
  402262:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402264:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402268:	4b09      	ldr	r3, [pc, #36]	; (402290 <system_init_flash+0x7c>)
  40226a:	601a      	str	r2, [r3, #0]
  40226c:	4770      	bx	lr
  40226e:	bf00      	nop
  402270:	015ef3bf 	.word	0x015ef3bf
  402274:	02bde77f 	.word	0x02bde77f
  402278:	041cdb3f 	.word	0x041cdb3f
  40227c:	057bceff 	.word	0x057bceff
  402280:	06dac2bf 	.word	0x06dac2bf
  402284:	0839b67f 	.word	0x0839b67f
  402288:	04000500 	.word	0x04000500
  40228c:	04000600 	.word	0x04000600
  402290:	400e0c00 	.word	0x400e0c00
  402294:	04000100 	.word	0x04000100
  402298:	04000200 	.word	0x04000200
  40229c:	04000300 	.word	0x04000300

004022a0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4022a0:	4b0a      	ldr	r3, [pc, #40]	; (4022cc <_sbrk+0x2c>)
  4022a2:	681b      	ldr	r3, [r3, #0]
  4022a4:	b153      	cbz	r3, 4022bc <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4022a6:	4b09      	ldr	r3, [pc, #36]	; (4022cc <_sbrk+0x2c>)
  4022a8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4022aa:	181a      	adds	r2, r3, r0
  4022ac:	4908      	ldr	r1, [pc, #32]	; (4022d0 <_sbrk+0x30>)
  4022ae:	4291      	cmp	r1, r2
  4022b0:	db08      	blt.n	4022c4 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4022b2:	4610      	mov	r0, r2
  4022b4:	4a05      	ldr	r2, [pc, #20]	; (4022cc <_sbrk+0x2c>)
  4022b6:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4022b8:	4618      	mov	r0, r3
  4022ba:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4022bc:	4a05      	ldr	r2, [pc, #20]	; (4022d4 <_sbrk+0x34>)
  4022be:	4b03      	ldr	r3, [pc, #12]	; (4022cc <_sbrk+0x2c>)
  4022c0:	601a      	str	r2, [r3, #0]
  4022c2:	e7f0      	b.n	4022a6 <_sbrk+0x6>
		return (caddr_t) -1;	
  4022c4:	f04f 30ff 	mov.w	r0, #4294967295
}
  4022c8:	4770      	bx	lr
  4022ca:	bf00      	nop
  4022cc:	20400ff0 	.word	0x20400ff0
  4022d0:	2045fffc 	.word	0x2045fffc
  4022d4:	2040ec88 	.word	0x2040ec88

004022d8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4022d8:	f04f 30ff 	mov.w	r0, #4294967295
  4022dc:	4770      	bx	lr

004022de <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4022de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4022e2:	604b      	str	r3, [r1, #4]

	return 0;
}
  4022e4:	2000      	movs	r0, #0
  4022e6:	4770      	bx	lr

004022e8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4022e8:	2001      	movs	r0, #1
  4022ea:	4770      	bx	lr

004022ec <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4022ec:	2000      	movs	r0, #0
  4022ee:	4770      	bx	lr

004022f0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4022f0:	f100 0308 	add.w	r3, r0, #8
  4022f4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4022f6:	f04f 32ff 	mov.w	r2, #4294967295
  4022fa:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4022fc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4022fe:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  402300:	2300      	movs	r3, #0
  402302:	6003      	str	r3, [r0, #0]
  402304:	4770      	bx	lr

00402306 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  402306:	2300      	movs	r3, #0
  402308:	6103      	str	r3, [r0, #16]
  40230a:	4770      	bx	lr

0040230c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  40230c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40230e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  402310:	689a      	ldr	r2, [r3, #8]
  402312:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  402314:	689a      	ldr	r2, [r3, #8]
  402316:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  402318:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40231a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40231c:	6803      	ldr	r3, [r0, #0]
  40231e:	3301      	adds	r3, #1
  402320:	6003      	str	r3, [r0, #0]
  402322:	4770      	bx	lr

00402324 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  402324:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  402326:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  402328:	f1b5 3fff 	cmp.w	r5, #4294967295
  40232c:	d002      	beq.n	402334 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40232e:	f100 0208 	add.w	r2, r0, #8
  402332:	e002      	b.n	40233a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  402334:	6902      	ldr	r2, [r0, #16]
  402336:	e004      	b.n	402342 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  402338:	461a      	mov	r2, r3
  40233a:	6853      	ldr	r3, [r2, #4]
  40233c:	681c      	ldr	r4, [r3, #0]
  40233e:	42a5      	cmp	r5, r4
  402340:	d2fa      	bcs.n	402338 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  402342:	6853      	ldr	r3, [r2, #4]
  402344:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  402346:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  402348:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  40234a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40234c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40234e:	6803      	ldr	r3, [r0, #0]
  402350:	3301      	adds	r3, #1
  402352:	6003      	str	r3, [r0, #0]
}
  402354:	bc30      	pop	{r4, r5}
  402356:	4770      	bx	lr

00402358 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  402358:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  40235a:	6842      	ldr	r2, [r0, #4]
  40235c:	6881      	ldr	r1, [r0, #8]
  40235e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  402360:	6882      	ldr	r2, [r0, #8]
  402362:	6841      	ldr	r1, [r0, #4]
  402364:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  402366:	685a      	ldr	r2, [r3, #4]
  402368:	4290      	cmp	r0, r2
  40236a:	d005      	beq.n	402378 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  40236c:	2200      	movs	r2, #0
  40236e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  402370:	6818      	ldr	r0, [r3, #0]
  402372:	3801      	subs	r0, #1
  402374:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  402376:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  402378:	6882      	ldr	r2, [r0, #8]
  40237a:	605a      	str	r2, [r3, #4]
  40237c:	e7f6      	b.n	40236c <uxListRemove+0x14>
	...

00402380 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  402380:	4b0d      	ldr	r3, [pc, #52]	; (4023b8 <prvTaskExitError+0x38>)
  402382:	681b      	ldr	r3, [r3, #0]
  402384:	f1b3 3fff 	cmp.w	r3, #4294967295
  402388:	d00a      	beq.n	4023a0 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  40238a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40238e:	b672      	cpsid	i
  402390:	f383 8811 	msr	BASEPRI, r3
  402394:	f3bf 8f6f 	isb	sy
  402398:	f3bf 8f4f 	dsb	sy
  40239c:	b662      	cpsie	i
  40239e:	e7fe      	b.n	40239e <prvTaskExitError+0x1e>
  4023a0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023a4:	b672      	cpsid	i
  4023a6:	f383 8811 	msr	BASEPRI, r3
  4023aa:	f3bf 8f6f 	isb	sy
  4023ae:	f3bf 8f4f 	dsb	sy
  4023b2:	b662      	cpsie	i
  4023b4:	e7fe      	b.n	4023b4 <prvTaskExitError+0x34>
  4023b6:	bf00      	nop
  4023b8:	20400010 	.word	0x20400010

004023bc <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4023bc:	4806      	ldr	r0, [pc, #24]	; (4023d8 <prvPortStartFirstTask+0x1c>)
  4023be:	6800      	ldr	r0, [r0, #0]
  4023c0:	6800      	ldr	r0, [r0, #0]
  4023c2:	f380 8808 	msr	MSP, r0
  4023c6:	b662      	cpsie	i
  4023c8:	b661      	cpsie	f
  4023ca:	f3bf 8f4f 	dsb	sy
  4023ce:	f3bf 8f6f 	isb	sy
  4023d2:	df00      	svc	0
  4023d4:	bf00      	nop
  4023d6:	0000      	.short	0x0000
  4023d8:	e000ed08 	.word	0xe000ed08

004023dc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  4023dc:	f8df 000c 	ldr.w	r0, [pc, #12]	; 4023ec <vPortEnableVFP+0x10>
  4023e0:	6801      	ldr	r1, [r0, #0]
  4023e2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4023e6:	6001      	str	r1, [r0, #0]
  4023e8:	4770      	bx	lr
  4023ea:	0000      	.short	0x0000
  4023ec:	e000ed88 	.word	0xe000ed88

004023f0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  4023f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4023f4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  4023f8:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  4023fc:	4b05      	ldr	r3, [pc, #20]	; (402414 <pxPortInitialiseStack+0x24>)
  4023fe:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  402402:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  402406:	f06f 0302 	mvn.w	r3, #2
  40240a:	f840 3c24 	str.w	r3, [r0, #-36]
}
  40240e:	3844      	subs	r0, #68	; 0x44
  402410:	4770      	bx	lr
  402412:	bf00      	nop
  402414:	00402381 	.word	0x00402381

00402418 <SVC_Handler>:
	__asm volatile (
  402418:	4b06      	ldr	r3, [pc, #24]	; (402434 <pxCurrentTCBConst2>)
  40241a:	6819      	ldr	r1, [r3, #0]
  40241c:	6808      	ldr	r0, [r1, #0]
  40241e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402422:	f380 8809 	msr	PSP, r0
  402426:	f3bf 8f6f 	isb	sy
  40242a:	f04f 0000 	mov.w	r0, #0
  40242e:	f380 8811 	msr	BASEPRI, r0
  402432:	4770      	bx	lr

00402434 <pxCurrentTCBConst2>:
  402434:	2040c804 	.word	0x2040c804
  402438:	4770      	bx	lr
  40243a:	bf00      	nop

0040243c <vPortEnterCritical>:
  40243c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402440:	b672      	cpsid	i
  402442:	f383 8811 	msr	BASEPRI, r3
  402446:	f3bf 8f6f 	isb	sy
  40244a:	f3bf 8f4f 	dsb	sy
  40244e:	b662      	cpsie	i
	uxCriticalNesting++;
  402450:	4a0b      	ldr	r2, [pc, #44]	; (402480 <vPortEnterCritical+0x44>)
  402452:	6813      	ldr	r3, [r2, #0]
  402454:	3301      	adds	r3, #1
  402456:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  402458:	2b01      	cmp	r3, #1
  40245a:	d10f      	bne.n	40247c <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  40245c:	4b09      	ldr	r3, [pc, #36]	; (402484 <vPortEnterCritical+0x48>)
  40245e:	681b      	ldr	r3, [r3, #0]
  402460:	f013 0fff 	tst.w	r3, #255	; 0xff
  402464:	d00a      	beq.n	40247c <vPortEnterCritical+0x40>
  402466:	f04f 0380 	mov.w	r3, #128	; 0x80
  40246a:	b672      	cpsid	i
  40246c:	f383 8811 	msr	BASEPRI, r3
  402470:	f3bf 8f6f 	isb	sy
  402474:	f3bf 8f4f 	dsb	sy
  402478:	b662      	cpsie	i
  40247a:	e7fe      	b.n	40247a <vPortEnterCritical+0x3e>
  40247c:	4770      	bx	lr
  40247e:	bf00      	nop
  402480:	20400010 	.word	0x20400010
  402484:	e000ed04 	.word	0xe000ed04

00402488 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  402488:	4b0a      	ldr	r3, [pc, #40]	; (4024b4 <vPortExitCritical+0x2c>)
  40248a:	681b      	ldr	r3, [r3, #0]
  40248c:	b953      	cbnz	r3, 4024a4 <vPortExitCritical+0x1c>
  40248e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402492:	b672      	cpsid	i
  402494:	f383 8811 	msr	BASEPRI, r3
  402498:	f3bf 8f6f 	isb	sy
  40249c:	f3bf 8f4f 	dsb	sy
  4024a0:	b662      	cpsie	i
  4024a2:	e7fe      	b.n	4024a2 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  4024a4:	3b01      	subs	r3, #1
  4024a6:	4a03      	ldr	r2, [pc, #12]	; (4024b4 <vPortExitCritical+0x2c>)
  4024a8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4024aa:	b90b      	cbnz	r3, 4024b0 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4024ac:	f383 8811 	msr	BASEPRI, r3
  4024b0:	4770      	bx	lr
  4024b2:	bf00      	nop
  4024b4:	20400010 	.word	0x20400010

004024b8 <PendSV_Handler>:
	__asm volatile
  4024b8:	f3ef 8009 	mrs	r0, PSP
  4024bc:	f3bf 8f6f 	isb	sy
  4024c0:	4b15      	ldr	r3, [pc, #84]	; (402518 <pxCurrentTCBConst>)
  4024c2:	681a      	ldr	r2, [r3, #0]
  4024c4:	f01e 0f10 	tst.w	lr, #16
  4024c8:	bf08      	it	eq
  4024ca:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  4024ce:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024d2:	6010      	str	r0, [r2, #0]
  4024d4:	f84d 3d04 	str.w	r3, [sp, #-4]!
  4024d8:	f04f 0080 	mov.w	r0, #128	; 0x80
  4024dc:	b672      	cpsid	i
  4024de:	f380 8811 	msr	BASEPRI, r0
  4024e2:	f3bf 8f4f 	dsb	sy
  4024e6:	f3bf 8f6f 	isb	sy
  4024ea:	b662      	cpsie	i
  4024ec:	f001 f8aa 	bl	403644 <vTaskSwitchContext>
  4024f0:	f04f 0000 	mov.w	r0, #0
  4024f4:	f380 8811 	msr	BASEPRI, r0
  4024f8:	bc08      	pop	{r3}
  4024fa:	6819      	ldr	r1, [r3, #0]
  4024fc:	6808      	ldr	r0, [r1, #0]
  4024fe:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402502:	f01e 0f10 	tst.w	lr, #16
  402506:	bf08      	it	eq
  402508:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  40250c:	f380 8809 	msr	PSP, r0
  402510:	f3bf 8f6f 	isb	sy
  402514:	4770      	bx	lr
  402516:	bf00      	nop

00402518 <pxCurrentTCBConst>:
  402518:	2040c804 	.word	0x2040c804
  40251c:	4770      	bx	lr
  40251e:	bf00      	nop

00402520 <SysTick_Handler>:
{
  402520:	b508      	push	{r3, lr}
	__asm volatile
  402522:	f3ef 8311 	mrs	r3, BASEPRI
  402526:	f04f 0280 	mov.w	r2, #128	; 0x80
  40252a:	b672      	cpsid	i
  40252c:	f382 8811 	msr	BASEPRI, r2
  402530:	f3bf 8f6f 	isb	sy
  402534:	f3bf 8f4f 	dsb	sy
  402538:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  40253a:	4b05      	ldr	r3, [pc, #20]	; (402550 <SysTick_Handler+0x30>)
  40253c:	4798      	blx	r3
  40253e:	b118      	cbz	r0, 402548 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  402540:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402544:	4b03      	ldr	r3, [pc, #12]	; (402554 <SysTick_Handler+0x34>)
  402546:	601a      	str	r2, [r3, #0]
	__asm volatile
  402548:	2300      	movs	r3, #0
  40254a:	f383 8811 	msr	BASEPRI, r3
  40254e:	bd08      	pop	{r3, pc}
  402550:	004032b1 	.word	0x004032b1
  402554:	e000ed04 	.word	0xe000ed04

00402558 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  402558:	4a03      	ldr	r2, [pc, #12]	; (402568 <vPortSetupTimerInterrupt+0x10>)
  40255a:	4b04      	ldr	r3, [pc, #16]	; (40256c <vPortSetupTimerInterrupt+0x14>)
  40255c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  40255e:	2207      	movs	r2, #7
  402560:	3b04      	subs	r3, #4
  402562:	601a      	str	r2, [r3, #0]
  402564:	4770      	bx	lr
  402566:	bf00      	nop
  402568:	0003a97f 	.word	0x0003a97f
  40256c:	e000e014 	.word	0xe000e014

00402570 <xPortStartScheduler>:
{
  402570:	b500      	push	{lr}
  402572:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  402574:	4b25      	ldr	r3, [pc, #148]	; (40260c <xPortStartScheduler+0x9c>)
  402576:	781a      	ldrb	r2, [r3, #0]
  402578:	b2d2      	uxtb	r2, r2
  40257a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  40257c:	22ff      	movs	r2, #255	; 0xff
  40257e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  402580:	781b      	ldrb	r3, [r3, #0]
  402582:	b2db      	uxtb	r3, r3
  402584:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  402588:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40258c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402590:	4a1f      	ldr	r2, [pc, #124]	; (402610 <xPortStartScheduler+0xa0>)
  402592:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  402594:	2207      	movs	r2, #7
  402596:	4b1f      	ldr	r3, [pc, #124]	; (402614 <xPortStartScheduler+0xa4>)
  402598:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40259a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40259e:	f013 0f80 	tst.w	r3, #128	; 0x80
  4025a2:	d010      	beq.n	4025c6 <xPortStartScheduler+0x56>
  4025a4:	2206      	movs	r2, #6
  4025a6:	e000      	b.n	4025aa <xPortStartScheduler+0x3a>
  4025a8:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  4025aa:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4025ae:	005b      	lsls	r3, r3, #1
  4025b0:	b2db      	uxtb	r3, r3
  4025b2:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4025b6:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4025ba:	1e51      	subs	r1, r2, #1
  4025bc:	f013 0f80 	tst.w	r3, #128	; 0x80
  4025c0:	d1f2      	bne.n	4025a8 <xPortStartScheduler+0x38>
  4025c2:	4b14      	ldr	r3, [pc, #80]	; (402614 <xPortStartScheduler+0xa4>)
  4025c4:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4025c6:	4a13      	ldr	r2, [pc, #76]	; (402614 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  4025c8:	6813      	ldr	r3, [r2, #0]
  4025ca:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4025cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4025d0:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  4025d2:	9b01      	ldr	r3, [sp, #4]
  4025d4:	b2db      	uxtb	r3, r3
  4025d6:	4a0d      	ldr	r2, [pc, #52]	; (40260c <xPortStartScheduler+0x9c>)
  4025d8:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4025da:	4b0f      	ldr	r3, [pc, #60]	; (402618 <xPortStartScheduler+0xa8>)
  4025dc:	681a      	ldr	r2, [r3, #0]
  4025de:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  4025e2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4025e4:	681a      	ldr	r2, [r3, #0]
  4025e6:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  4025ea:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  4025ec:	4b0b      	ldr	r3, [pc, #44]	; (40261c <xPortStartScheduler+0xac>)
  4025ee:	4798      	blx	r3
	uxCriticalNesting = 0;
  4025f0:	2200      	movs	r2, #0
  4025f2:	4b0b      	ldr	r3, [pc, #44]	; (402620 <xPortStartScheduler+0xb0>)
  4025f4:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  4025f6:	4b0b      	ldr	r3, [pc, #44]	; (402624 <xPortStartScheduler+0xb4>)
  4025f8:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  4025fa:	4a0b      	ldr	r2, [pc, #44]	; (402628 <xPortStartScheduler+0xb8>)
  4025fc:	6813      	ldr	r3, [r2, #0]
  4025fe:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  402602:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  402604:	4b09      	ldr	r3, [pc, #36]	; (40262c <xPortStartScheduler+0xbc>)
  402606:	4798      	blx	r3
	prvTaskExitError();
  402608:	4b09      	ldr	r3, [pc, #36]	; (402630 <xPortStartScheduler+0xc0>)
  40260a:	4798      	blx	r3
  40260c:	e000e400 	.word	0xe000e400
  402610:	20400ff4 	.word	0x20400ff4
  402614:	20400ff8 	.word	0x20400ff8
  402618:	e000ed20 	.word	0xe000ed20
  40261c:	00402559 	.word	0x00402559
  402620:	20400010 	.word	0x20400010
  402624:	004023dd 	.word	0x004023dd
  402628:	e000ef34 	.word	0xe000ef34
  40262c:	004023bd 	.word	0x004023bd
  402630:	00402381 	.word	0x00402381

00402634 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  402634:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  402638:	2b0f      	cmp	r3, #15
  40263a:	d911      	bls.n	402660 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  40263c:	4a12      	ldr	r2, [pc, #72]	; (402688 <vPortValidateInterruptPriority+0x54>)
  40263e:	5c9b      	ldrb	r3, [r3, r2]
  402640:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  402642:	4a12      	ldr	r2, [pc, #72]	; (40268c <vPortValidateInterruptPriority+0x58>)
  402644:	7812      	ldrb	r2, [r2, #0]
  402646:	429a      	cmp	r2, r3
  402648:	d90a      	bls.n	402660 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  40264a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40264e:	b672      	cpsid	i
  402650:	f383 8811 	msr	BASEPRI, r3
  402654:	f3bf 8f6f 	isb	sy
  402658:	f3bf 8f4f 	dsb	sy
  40265c:	b662      	cpsie	i
  40265e:	e7fe      	b.n	40265e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  402660:	4b0b      	ldr	r3, [pc, #44]	; (402690 <vPortValidateInterruptPriority+0x5c>)
  402662:	681b      	ldr	r3, [r3, #0]
  402664:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  402668:	4a0a      	ldr	r2, [pc, #40]	; (402694 <vPortValidateInterruptPriority+0x60>)
  40266a:	6812      	ldr	r2, [r2, #0]
  40266c:	4293      	cmp	r3, r2
  40266e:	d90a      	bls.n	402686 <vPortValidateInterruptPriority+0x52>
  402670:	f04f 0380 	mov.w	r3, #128	; 0x80
  402674:	b672      	cpsid	i
  402676:	f383 8811 	msr	BASEPRI, r3
  40267a:	f3bf 8f6f 	isb	sy
  40267e:	f3bf 8f4f 	dsb	sy
  402682:	b662      	cpsie	i
  402684:	e7fe      	b.n	402684 <vPortValidateInterruptPriority+0x50>
  402686:	4770      	bx	lr
  402688:	e000e3f0 	.word	0xe000e3f0
  40268c:	20400ff4 	.word	0x20400ff4
  402690:	e000ed0c 	.word	0xe000ed0c
  402694:	20400ff8 	.word	0x20400ff8

00402698 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  402698:	b538      	push	{r3, r4, r5, lr}
  40269a:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  40269c:	f010 0f07 	tst.w	r0, #7
  4026a0:	d002      	beq.n	4026a8 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  4026a2:	f020 0407 	bic.w	r4, r0, #7
  4026a6:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  4026a8:	4b11      	ldr	r3, [pc, #68]	; (4026f0 <pvPortMalloc+0x58>)
  4026aa:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  4026ac:	4b11      	ldr	r3, [pc, #68]	; (4026f4 <pvPortMalloc+0x5c>)
  4026ae:	681b      	ldr	r3, [r3, #0]
  4026b0:	b193      	cbz	r3, 4026d8 <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  4026b2:	4b11      	ldr	r3, [pc, #68]	; (4026f8 <pvPortMalloc+0x60>)
  4026b4:	681b      	ldr	r3, [r3, #0]
  4026b6:	441c      	add	r4, r3
  4026b8:	42a3      	cmp	r3, r4
  4026ba:	d213      	bcs.n	4026e4 <pvPortMalloc+0x4c>
  4026bc:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  4026c0:	4294      	cmp	r4, r2
  4026c2:	d80f      	bhi.n	4026e4 <pvPortMalloc+0x4c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  4026c4:	4a0b      	ldr	r2, [pc, #44]	; (4026f4 <pvPortMalloc+0x5c>)
  4026c6:	6815      	ldr	r5, [r2, #0]
  4026c8:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  4026ca:	4b0b      	ldr	r3, [pc, #44]	; (4026f8 <pvPortMalloc+0x60>)
  4026cc:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  4026ce:	4b0b      	ldr	r3, [pc, #44]	; (4026fc <pvPortMalloc+0x64>)
  4026d0:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4026d2:	b14d      	cbz	r5, 4026e8 <pvPortMalloc+0x50>
		}
	}
	#endif

	return pvReturn;
}
  4026d4:	4628      	mov	r0, r5
  4026d6:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  4026d8:	4b09      	ldr	r3, [pc, #36]	; (402700 <pvPortMalloc+0x68>)
  4026da:	f023 0307 	bic.w	r3, r3, #7
  4026de:	4a05      	ldr	r2, [pc, #20]	; (4026f4 <pvPortMalloc+0x5c>)
  4026e0:	6013      	str	r3, [r2, #0]
  4026e2:	e7e6      	b.n	4026b2 <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
  4026e4:	4b05      	ldr	r3, [pc, #20]	; (4026fc <pvPortMalloc+0x64>)
  4026e6:	4798      	blx	r3
			vApplicationMallocFailedHook();
  4026e8:	4b06      	ldr	r3, [pc, #24]	; (402704 <pvPortMalloc+0x6c>)
  4026ea:	4798      	blx	r3
  4026ec:	2500      	movs	r5, #0
	return pvReturn;
  4026ee:	e7f1      	b.n	4026d4 <pvPortMalloc+0x3c>
  4026f0:	00403295 	.word	0x00403295
  4026f4:	20400ffc 	.word	0x20400ffc
  4026f8:	2040c800 	.word	0x2040c800
  4026fc:	004033fd 	.word	0x004033fd
  402700:	20401008 	.word	0x20401008
  402704:	004041a3 	.word	0x004041a3

00402708 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
  402708:	b150      	cbz	r0, 402720 <vPortFree+0x18>
  40270a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40270e:	b672      	cpsid	i
  402710:	f383 8811 	msr	BASEPRI, r3
  402714:	f3bf 8f6f 	isb	sy
  402718:	f3bf 8f4f 	dsb	sy
  40271c:	b662      	cpsie	i
  40271e:	e7fe      	b.n	40271e <vPortFree+0x16>
  402720:	4770      	bx	lr
	...

00402724 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  402724:	b538      	push	{r3, r4, r5, lr}
  402726:	4604      	mov	r4, r0
  402728:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  40272a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40272c:	b95a      	cbnz	r2, 402746 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40272e:	6803      	ldr	r3, [r0, #0]
  402730:	2b00      	cmp	r3, #0
  402732:	d12e      	bne.n	402792 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  402734:	6840      	ldr	r0, [r0, #4]
  402736:	4b1b      	ldr	r3, [pc, #108]	; (4027a4 <prvCopyDataToQueue+0x80>)
  402738:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40273a:	2300      	movs	r3, #0
  40273c:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  40273e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402740:	3301      	adds	r3, #1
  402742:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  402744:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  402746:	b96d      	cbnz	r5, 402764 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  402748:	6880      	ldr	r0, [r0, #8]
  40274a:	4b17      	ldr	r3, [pc, #92]	; (4027a8 <prvCopyDataToQueue+0x84>)
  40274c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40274e:	68a3      	ldr	r3, [r4, #8]
  402750:	6c22      	ldr	r2, [r4, #64]	; 0x40
  402752:	4413      	add	r3, r2
  402754:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  402756:	6862      	ldr	r2, [r4, #4]
  402758:	4293      	cmp	r3, r2
  40275a:	d31c      	bcc.n	402796 <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  40275c:	6823      	ldr	r3, [r4, #0]
  40275e:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  402760:	2000      	movs	r0, #0
  402762:	e7ec      	b.n	40273e <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402764:	68c0      	ldr	r0, [r0, #12]
  402766:	4b10      	ldr	r3, [pc, #64]	; (4027a8 <prvCopyDataToQueue+0x84>)
  402768:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  40276a:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40276c:	425b      	negs	r3, r3
  40276e:	68e2      	ldr	r2, [r4, #12]
  402770:	441a      	add	r2, r3
  402772:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  402774:	6821      	ldr	r1, [r4, #0]
  402776:	428a      	cmp	r2, r1
  402778:	d202      	bcs.n	402780 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  40277a:	6862      	ldr	r2, [r4, #4]
  40277c:	4413      	add	r3, r2
  40277e:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  402780:	2d02      	cmp	r5, #2
  402782:	d10a      	bne.n	40279a <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402784:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402786:	b153      	cbz	r3, 40279e <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  402788:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40278a:	3b01      	subs	r3, #1
  40278c:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  40278e:	2000      	movs	r0, #0
  402790:	e7d5      	b.n	40273e <prvCopyDataToQueue+0x1a>
  402792:	2000      	movs	r0, #0
  402794:	e7d3      	b.n	40273e <prvCopyDataToQueue+0x1a>
  402796:	2000      	movs	r0, #0
  402798:	e7d1      	b.n	40273e <prvCopyDataToQueue+0x1a>
  40279a:	2000      	movs	r0, #0
  40279c:	e7cf      	b.n	40273e <prvCopyDataToQueue+0x1a>
  40279e:	2000      	movs	r0, #0
  4027a0:	e7cd      	b.n	40273e <prvCopyDataToQueue+0x1a>
  4027a2:	bf00      	nop
  4027a4:	00403a45 	.word	0x00403a45
  4027a8:	0040516d 	.word	0x0040516d

004027ac <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4027ac:	b530      	push	{r4, r5, lr}
  4027ae:	b083      	sub	sp, #12
  4027b0:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4027b2:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  4027b4:	b174      	cbz	r4, 4027d4 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  4027b6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4027b8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4027ba:	429a      	cmp	r2, r3
  4027bc:	d315      	bcc.n	4027ea <prvNotifyQueueSetContainer+0x3e>
  4027be:	f04f 0380 	mov.w	r3, #128	; 0x80
  4027c2:	b672      	cpsid	i
  4027c4:	f383 8811 	msr	BASEPRI, r3
  4027c8:	f3bf 8f6f 	isb	sy
  4027cc:	f3bf 8f4f 	dsb	sy
  4027d0:	b662      	cpsie	i
  4027d2:	e7fe      	b.n	4027d2 <prvNotifyQueueSetContainer+0x26>
  4027d4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4027d8:	b672      	cpsid	i
  4027da:	f383 8811 	msr	BASEPRI, r3
  4027de:	f3bf 8f6f 	isb	sy
  4027e2:	f3bf 8f4f 	dsb	sy
  4027e6:	b662      	cpsie	i
  4027e8:	e7fe      	b.n	4027e8 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  4027ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4027ec:	4293      	cmp	r3, r2
  4027ee:	d803      	bhi.n	4027f8 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  4027f0:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4027f2:	4628      	mov	r0, r5
  4027f4:	b003      	add	sp, #12
  4027f6:	bd30      	pop	{r4, r5, pc}
  4027f8:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  4027fa:	a901      	add	r1, sp, #4
  4027fc:	4620      	mov	r0, r4
  4027fe:	4b0b      	ldr	r3, [pc, #44]	; (40282c <prvNotifyQueueSetContainer+0x80>)
  402800:	4798      	blx	r3
  402802:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  402804:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402806:	f1b3 3fff 	cmp.w	r3, #4294967295
  40280a:	d10a      	bne.n	402822 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  40280c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40280e:	2b00      	cmp	r3, #0
  402810:	d0ef      	beq.n	4027f2 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  402812:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402816:	4b06      	ldr	r3, [pc, #24]	; (402830 <prvNotifyQueueSetContainer+0x84>)
  402818:	4798      	blx	r3
  40281a:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  40281c:	bf18      	it	ne
  40281e:	2501      	movne	r5, #1
  402820:	e7e7      	b.n	4027f2 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  402822:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402824:	3301      	adds	r3, #1
  402826:	64a3      	str	r3, [r4, #72]	; 0x48
  402828:	e7e3      	b.n	4027f2 <prvNotifyQueueSetContainer+0x46>
  40282a:	bf00      	nop
  40282c:	00402725 	.word	0x00402725
  402830:	00403819 	.word	0x00403819

00402834 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  402834:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402836:	b172      	cbz	r2, 402856 <prvCopyDataFromQueue+0x22>
{
  402838:	b510      	push	{r4, lr}
  40283a:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  40283c:	68c4      	ldr	r4, [r0, #12]
  40283e:	4414      	add	r4, r2
  402840:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  402842:	6840      	ldr	r0, [r0, #4]
  402844:	4284      	cmp	r4, r0
  402846:	d301      	bcc.n	40284c <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  402848:	6818      	ldr	r0, [r3, #0]
  40284a:	60d8      	str	r0, [r3, #12]
  40284c:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  40284e:	68d9      	ldr	r1, [r3, #12]
  402850:	4b01      	ldr	r3, [pc, #4]	; (402858 <prvCopyDataFromQueue+0x24>)
  402852:	4798      	blx	r3
  402854:	bd10      	pop	{r4, pc}
  402856:	4770      	bx	lr
  402858:	0040516d 	.word	0x0040516d

0040285c <prvUnlockQueue>:
{
  40285c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40285e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  402860:	4b22      	ldr	r3, [pc, #136]	; (4028ec <prvUnlockQueue+0x90>)
  402862:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  402864:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402866:	2b00      	cmp	r3, #0
  402868:	dd1b      	ble.n	4028a2 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  40286a:	4d21      	ldr	r5, [pc, #132]	; (4028f0 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  40286c:	4f21      	ldr	r7, [pc, #132]	; (4028f4 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40286e:	4e22      	ldr	r6, [pc, #136]	; (4028f8 <prvUnlockQueue+0x9c>)
  402870:	e00b      	b.n	40288a <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402872:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402874:	b1ab      	cbz	r3, 4028a2 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402876:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40287a:	47b0      	blx	r6
  40287c:	b978      	cbnz	r0, 40289e <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  40287e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402880:	3b01      	subs	r3, #1
  402882:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  402884:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402886:	2b00      	cmp	r3, #0
  402888:	dd0b      	ble.n	4028a2 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  40288a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40288c:	2b00      	cmp	r3, #0
  40288e:	d0f0      	beq.n	402872 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  402890:	2100      	movs	r1, #0
  402892:	4620      	mov	r0, r4
  402894:	47a8      	blx	r5
  402896:	2801      	cmp	r0, #1
  402898:	d1f1      	bne.n	40287e <prvUnlockQueue+0x22>
						vTaskMissedYield();
  40289a:	47b8      	blx	r7
  40289c:	e7ef      	b.n	40287e <prvUnlockQueue+0x22>
							vTaskMissedYield();
  40289e:	47b8      	blx	r7
  4028a0:	e7ed      	b.n	40287e <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  4028a2:	f04f 33ff 	mov.w	r3, #4294967295
  4028a6:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  4028a8:	4b14      	ldr	r3, [pc, #80]	; (4028fc <prvUnlockQueue+0xa0>)
  4028aa:	4798      	blx	r3
	taskENTER_CRITICAL();
  4028ac:	4b0f      	ldr	r3, [pc, #60]	; (4028ec <prvUnlockQueue+0x90>)
  4028ae:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4028b0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4028b2:	2b00      	cmp	r3, #0
  4028b4:	dd14      	ble.n	4028e0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4028b6:	6923      	ldr	r3, [r4, #16]
  4028b8:	b193      	cbz	r3, 4028e0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4028ba:	f104 0610 	add.w	r6, r4, #16
  4028be:	4d0e      	ldr	r5, [pc, #56]	; (4028f8 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  4028c0:	4f0c      	ldr	r7, [pc, #48]	; (4028f4 <prvUnlockQueue+0x98>)
  4028c2:	e007      	b.n	4028d4 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  4028c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4028c6:	3b01      	subs	r3, #1
  4028c8:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4028ca:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4028cc:	2b00      	cmp	r3, #0
  4028ce:	dd07      	ble.n	4028e0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4028d0:	6923      	ldr	r3, [r4, #16]
  4028d2:	b12b      	cbz	r3, 4028e0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4028d4:	4630      	mov	r0, r6
  4028d6:	47a8      	blx	r5
  4028d8:	2800      	cmp	r0, #0
  4028da:	d0f3      	beq.n	4028c4 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  4028dc:	47b8      	blx	r7
  4028de:	e7f1      	b.n	4028c4 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  4028e0:	f04f 33ff 	mov.w	r3, #4294967295
  4028e4:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  4028e6:	4b05      	ldr	r3, [pc, #20]	; (4028fc <prvUnlockQueue+0xa0>)
  4028e8:	4798      	blx	r3
  4028ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4028ec:	0040243d 	.word	0x0040243d
  4028f0:	004027ad 	.word	0x004027ad
  4028f4:	00403975 	.word	0x00403975
  4028f8:	00403819 	.word	0x00403819
  4028fc:	00402489 	.word	0x00402489

00402900 <xQueueGenericReset>:
{
  402900:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  402902:	b308      	cbz	r0, 402948 <xQueueGenericReset+0x48>
  402904:	4604      	mov	r4, r0
  402906:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402908:	4b1d      	ldr	r3, [pc, #116]	; (402980 <xQueueGenericReset+0x80>)
  40290a:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  40290c:	6822      	ldr	r2, [r4, #0]
  40290e:	6c21      	ldr	r1, [r4, #64]	; 0x40
  402910:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402912:	fb03 f301 	mul.w	r3, r3, r1
  402916:	18d0      	adds	r0, r2, r3
  402918:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  40291a:	2000      	movs	r0, #0
  40291c:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40291e:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  402920:	1a5b      	subs	r3, r3, r1
  402922:	4413      	add	r3, r2
  402924:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  402926:	f04f 33ff 	mov.w	r3, #4294967295
  40292a:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  40292c:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  40292e:	b9fd      	cbnz	r5, 402970 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402930:	6923      	ldr	r3, [r4, #16]
  402932:	b12b      	cbz	r3, 402940 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402934:	f104 0010 	add.w	r0, r4, #16
  402938:	4b12      	ldr	r3, [pc, #72]	; (402984 <xQueueGenericReset+0x84>)
  40293a:	4798      	blx	r3
  40293c:	2801      	cmp	r0, #1
  40293e:	d00e      	beq.n	40295e <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  402940:	4b11      	ldr	r3, [pc, #68]	; (402988 <xQueueGenericReset+0x88>)
  402942:	4798      	blx	r3
}
  402944:	2001      	movs	r0, #1
  402946:	bd38      	pop	{r3, r4, r5, pc}
  402948:	f04f 0380 	mov.w	r3, #128	; 0x80
  40294c:	b672      	cpsid	i
  40294e:	f383 8811 	msr	BASEPRI, r3
  402952:	f3bf 8f6f 	isb	sy
  402956:	f3bf 8f4f 	dsb	sy
  40295a:	b662      	cpsie	i
  40295c:	e7fe      	b.n	40295c <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  40295e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402962:	4b0a      	ldr	r3, [pc, #40]	; (40298c <xQueueGenericReset+0x8c>)
  402964:	601a      	str	r2, [r3, #0]
  402966:	f3bf 8f4f 	dsb	sy
  40296a:	f3bf 8f6f 	isb	sy
  40296e:	e7e7      	b.n	402940 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  402970:	f104 0010 	add.w	r0, r4, #16
  402974:	4d06      	ldr	r5, [pc, #24]	; (402990 <xQueueGenericReset+0x90>)
  402976:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  402978:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40297c:	47a8      	blx	r5
  40297e:	e7df      	b.n	402940 <xQueueGenericReset+0x40>
  402980:	0040243d 	.word	0x0040243d
  402984:	00403819 	.word	0x00403819
  402988:	00402489 	.word	0x00402489
  40298c:	e000ed04 	.word	0xe000ed04
  402990:	004022f1 	.word	0x004022f1

00402994 <xQueueGenericCreate>:
{
  402994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  402996:	b950      	cbnz	r0, 4029ae <xQueueGenericCreate+0x1a>
  402998:	f04f 0380 	mov.w	r3, #128	; 0x80
  40299c:	b672      	cpsid	i
  40299e:	f383 8811 	msr	BASEPRI, r3
  4029a2:	f3bf 8f6f 	isb	sy
  4029a6:	f3bf 8f4f 	dsb	sy
  4029aa:	b662      	cpsie	i
  4029ac:	e7fe      	b.n	4029ac <xQueueGenericCreate+0x18>
  4029ae:	4606      	mov	r6, r0
  4029b0:	4617      	mov	r7, r2
  4029b2:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  4029b4:	b189      	cbz	r1, 4029da <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4029b6:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4029ba:	3059      	adds	r0, #89	; 0x59
  4029bc:	4b12      	ldr	r3, [pc, #72]	; (402a08 <xQueueGenericCreate+0x74>)
  4029be:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4029c0:	4604      	mov	r4, r0
  4029c2:	b9e8      	cbnz	r0, 402a00 <xQueueGenericCreate+0x6c>
  4029c4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029c8:	b672      	cpsid	i
  4029ca:	f383 8811 	msr	BASEPRI, r3
  4029ce:	f3bf 8f6f 	isb	sy
  4029d2:	f3bf 8f4f 	dsb	sy
  4029d6:	b662      	cpsie	i
  4029d8:	e7fe      	b.n	4029d8 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4029da:	2058      	movs	r0, #88	; 0x58
  4029dc:	4b0a      	ldr	r3, [pc, #40]	; (402a08 <xQueueGenericCreate+0x74>)
  4029de:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4029e0:	4604      	mov	r4, r0
  4029e2:	2800      	cmp	r0, #0
  4029e4:	d0ee      	beq.n	4029c4 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  4029e6:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  4029e8:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  4029ea:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  4029ec:	2101      	movs	r1, #1
  4029ee:	4620      	mov	r0, r4
  4029f0:	4b06      	ldr	r3, [pc, #24]	; (402a0c <xQueueGenericCreate+0x78>)
  4029f2:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  4029f4:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  4029f8:	2300      	movs	r3, #0
  4029fa:	6563      	str	r3, [r4, #84]	; 0x54
}
  4029fc:	4620      	mov	r0, r4
  4029fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  402a00:	f100 0358 	add.w	r3, r0, #88	; 0x58
  402a04:	6003      	str	r3, [r0, #0]
  402a06:	e7ef      	b.n	4029e8 <xQueueGenericCreate+0x54>
  402a08:	00402699 	.word	0x00402699
  402a0c:	00402901 	.word	0x00402901

00402a10 <xQueueGenericSend>:
{
  402a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a14:	b085      	sub	sp, #20
  402a16:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402a18:	b1b8      	cbz	r0, 402a4a <xQueueGenericSend+0x3a>
  402a1a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402a1c:	b301      	cbz	r1, 402a60 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402a1e:	2b02      	cmp	r3, #2
  402a20:	d02c      	beq.n	402a7c <xQueueGenericSend+0x6c>
  402a22:	461d      	mov	r5, r3
  402a24:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  402a26:	4b66      	ldr	r3, [pc, #408]	; (402bc0 <xQueueGenericSend+0x1b0>)
  402a28:	4798      	blx	r3
  402a2a:	2800      	cmp	r0, #0
  402a2c:	d134      	bne.n	402a98 <xQueueGenericSend+0x88>
  402a2e:	9b01      	ldr	r3, [sp, #4]
  402a30:	2b00      	cmp	r3, #0
  402a32:	d038      	beq.n	402aa6 <xQueueGenericSend+0x96>
  402a34:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a38:	b672      	cpsid	i
  402a3a:	f383 8811 	msr	BASEPRI, r3
  402a3e:	f3bf 8f6f 	isb	sy
  402a42:	f3bf 8f4f 	dsb	sy
  402a46:	b662      	cpsie	i
  402a48:	e7fe      	b.n	402a48 <xQueueGenericSend+0x38>
  402a4a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a4e:	b672      	cpsid	i
  402a50:	f383 8811 	msr	BASEPRI, r3
  402a54:	f3bf 8f6f 	isb	sy
  402a58:	f3bf 8f4f 	dsb	sy
  402a5c:	b662      	cpsie	i
  402a5e:	e7fe      	b.n	402a5e <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402a60:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402a62:	2a00      	cmp	r2, #0
  402a64:	d0db      	beq.n	402a1e <xQueueGenericSend+0xe>
  402a66:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a6a:	b672      	cpsid	i
  402a6c:	f383 8811 	msr	BASEPRI, r3
  402a70:	f3bf 8f6f 	isb	sy
  402a74:	f3bf 8f4f 	dsb	sy
  402a78:	b662      	cpsie	i
  402a7a:	e7fe      	b.n	402a7a <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402a7c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  402a7e:	2a01      	cmp	r2, #1
  402a80:	d0cf      	beq.n	402a22 <xQueueGenericSend+0x12>
  402a82:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a86:	b672      	cpsid	i
  402a88:	f383 8811 	msr	BASEPRI, r3
  402a8c:	f3bf 8f6f 	isb	sy
  402a90:	f3bf 8f4f 	dsb	sy
  402a94:	b662      	cpsie	i
  402a96:	e7fe      	b.n	402a96 <xQueueGenericSend+0x86>
  402a98:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  402a9a:	4e4a      	ldr	r6, [pc, #296]	; (402bc4 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  402a9c:	f8df a150 	ldr.w	sl, [pc, #336]	; 402bf0 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  402aa0:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402bd0 <xQueueGenericSend+0x1c0>
  402aa4:	e042      	b.n	402b2c <xQueueGenericSend+0x11c>
  402aa6:	2700      	movs	r7, #0
  402aa8:	e7f7      	b.n	402a9a <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402aaa:	462a      	mov	r2, r5
  402aac:	4641      	mov	r1, r8
  402aae:	4620      	mov	r0, r4
  402ab0:	4b45      	ldr	r3, [pc, #276]	; (402bc8 <xQueueGenericSend+0x1b8>)
  402ab2:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  402ab4:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402ab6:	b19b      	cbz	r3, 402ae0 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402ab8:	4629      	mov	r1, r5
  402aba:	4620      	mov	r0, r4
  402abc:	4b43      	ldr	r3, [pc, #268]	; (402bcc <xQueueGenericSend+0x1bc>)
  402abe:	4798      	blx	r3
  402ac0:	2801      	cmp	r0, #1
  402ac2:	d107      	bne.n	402ad4 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  402ac4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402ac8:	4b41      	ldr	r3, [pc, #260]	; (402bd0 <xQueueGenericSend+0x1c0>)
  402aca:	601a      	str	r2, [r3, #0]
  402acc:	f3bf 8f4f 	dsb	sy
  402ad0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402ad4:	4b3f      	ldr	r3, [pc, #252]	; (402bd4 <xQueueGenericSend+0x1c4>)
  402ad6:	4798      	blx	r3
				return pdPASS;
  402ad8:	2001      	movs	r0, #1
}
  402ada:	b005      	add	sp, #20
  402adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402ae0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402ae2:	b173      	cbz	r3, 402b02 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  402ae4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402ae8:	4b3b      	ldr	r3, [pc, #236]	; (402bd8 <xQueueGenericSend+0x1c8>)
  402aea:	4798      	blx	r3
  402aec:	2801      	cmp	r0, #1
  402aee:	d1f1      	bne.n	402ad4 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  402af0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402af4:	4b36      	ldr	r3, [pc, #216]	; (402bd0 <xQueueGenericSend+0x1c0>)
  402af6:	601a      	str	r2, [r3, #0]
  402af8:	f3bf 8f4f 	dsb	sy
  402afc:	f3bf 8f6f 	isb	sy
  402b00:	e7e8      	b.n	402ad4 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  402b02:	2800      	cmp	r0, #0
  402b04:	d0e6      	beq.n	402ad4 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  402b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402b0a:	4b31      	ldr	r3, [pc, #196]	; (402bd0 <xQueueGenericSend+0x1c0>)
  402b0c:	601a      	str	r2, [r3, #0]
  402b0e:	f3bf 8f4f 	dsb	sy
  402b12:	f3bf 8f6f 	isb	sy
  402b16:	e7dd      	b.n	402ad4 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  402b18:	4b2e      	ldr	r3, [pc, #184]	; (402bd4 <xQueueGenericSend+0x1c4>)
  402b1a:	4798      	blx	r3
					return errQUEUE_FULL;
  402b1c:	2000      	movs	r0, #0
  402b1e:	e7dc      	b.n	402ada <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  402b20:	4620      	mov	r0, r4
  402b22:	4b2e      	ldr	r3, [pc, #184]	; (402bdc <xQueueGenericSend+0x1cc>)
  402b24:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402b26:	4b2e      	ldr	r3, [pc, #184]	; (402be0 <xQueueGenericSend+0x1d0>)
  402b28:	4798      	blx	r3
  402b2a:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  402b2c:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402b2e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402b30:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402b32:	429a      	cmp	r2, r3
  402b34:	d3b9      	bcc.n	402aaa <xQueueGenericSend+0x9a>
  402b36:	2d02      	cmp	r5, #2
  402b38:	d0b7      	beq.n	402aaa <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  402b3a:	9b01      	ldr	r3, [sp, #4]
  402b3c:	2b00      	cmp	r3, #0
  402b3e:	d0eb      	beq.n	402b18 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  402b40:	b90f      	cbnz	r7, 402b46 <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  402b42:	a802      	add	r0, sp, #8
  402b44:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402b46:	4b23      	ldr	r3, [pc, #140]	; (402bd4 <xQueueGenericSend+0x1c4>)
  402b48:	4798      	blx	r3
		vTaskSuspendAll();
  402b4a:	4b26      	ldr	r3, [pc, #152]	; (402be4 <xQueueGenericSend+0x1d4>)
  402b4c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402b4e:	47b0      	blx	r6
  402b50:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402b52:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b56:	d101      	bne.n	402b5c <xQueueGenericSend+0x14c>
  402b58:	2300      	movs	r3, #0
  402b5a:	6463      	str	r3, [r4, #68]	; 0x44
  402b5c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b62:	d101      	bne.n	402b68 <xQueueGenericSend+0x158>
  402b64:	2300      	movs	r3, #0
  402b66:	64a3      	str	r3, [r4, #72]	; 0x48
  402b68:	4b1a      	ldr	r3, [pc, #104]	; (402bd4 <xQueueGenericSend+0x1c4>)
  402b6a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402b6c:	a901      	add	r1, sp, #4
  402b6e:	a802      	add	r0, sp, #8
  402b70:	4b1d      	ldr	r3, [pc, #116]	; (402be8 <xQueueGenericSend+0x1d8>)
  402b72:	4798      	blx	r3
  402b74:	b9e0      	cbnz	r0, 402bb0 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  402b76:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  402b78:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  402b7c:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  402b7e:	4b15      	ldr	r3, [pc, #84]	; (402bd4 <xQueueGenericSend+0x1c4>)
  402b80:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  402b82:	45bb      	cmp	fp, r7
  402b84:	d1cc      	bne.n	402b20 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  402b86:	9901      	ldr	r1, [sp, #4]
  402b88:	f104 0010 	add.w	r0, r4, #16
  402b8c:	4b17      	ldr	r3, [pc, #92]	; (402bec <xQueueGenericSend+0x1dc>)
  402b8e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402b90:	4620      	mov	r0, r4
  402b92:	4b12      	ldr	r3, [pc, #72]	; (402bdc <xQueueGenericSend+0x1cc>)
  402b94:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402b96:	4b12      	ldr	r3, [pc, #72]	; (402be0 <xQueueGenericSend+0x1d0>)
  402b98:	4798      	blx	r3
  402b9a:	2800      	cmp	r0, #0
  402b9c:	d1c5      	bne.n	402b2a <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  402b9e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402ba2:	f8c9 3000 	str.w	r3, [r9]
  402ba6:	f3bf 8f4f 	dsb	sy
  402baa:	f3bf 8f6f 	isb	sy
  402bae:	e7bc      	b.n	402b2a <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  402bb0:	4620      	mov	r0, r4
  402bb2:	4b0a      	ldr	r3, [pc, #40]	; (402bdc <xQueueGenericSend+0x1cc>)
  402bb4:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402bb6:	4b0a      	ldr	r3, [pc, #40]	; (402be0 <xQueueGenericSend+0x1d0>)
  402bb8:	4798      	blx	r3
			return errQUEUE_FULL;
  402bba:	2000      	movs	r0, #0
  402bbc:	e78d      	b.n	402ada <xQueueGenericSend+0xca>
  402bbe:	bf00      	nop
  402bc0:	00403981 	.word	0x00403981
  402bc4:	0040243d 	.word	0x0040243d
  402bc8:	00402725 	.word	0x00402725
  402bcc:	004027ad 	.word	0x004027ad
  402bd0:	e000ed04 	.word	0xe000ed04
  402bd4:	00402489 	.word	0x00402489
  402bd8:	00403819 	.word	0x00403819
  402bdc:	0040285d 	.word	0x0040285d
  402be0:	004033fd 	.word	0x004033fd
  402be4:	00403295 	.word	0x00403295
  402be8:	004038e1 	.word	0x004038e1
  402bec:	00403715 	.word	0x00403715
  402bf0:	004038b1 	.word	0x004038b1

00402bf4 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  402bf4:	2800      	cmp	r0, #0
  402bf6:	d036      	beq.n	402c66 <xQueueGenericSendFromISR+0x72>
{
  402bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402bfc:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402bfe:	2900      	cmp	r1, #0
  402c00:	d03c      	beq.n	402c7c <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402c02:	2b02      	cmp	r3, #2
  402c04:	d048      	beq.n	402c98 <xQueueGenericSendFromISR+0xa4>
  402c06:	461e      	mov	r6, r3
  402c08:	4615      	mov	r5, r2
  402c0a:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  402c0c:	4b35      	ldr	r3, [pc, #212]	; (402ce4 <xQueueGenericSendFromISR+0xf0>)
  402c0e:	4798      	blx	r3
	__asm volatile
  402c10:	f3ef 8711 	mrs	r7, BASEPRI
  402c14:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c18:	b672      	cpsid	i
  402c1a:	f383 8811 	msr	BASEPRI, r3
  402c1e:	f3bf 8f6f 	isb	sy
  402c22:	f3bf 8f4f 	dsb	sy
  402c26:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402c28:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402c2a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402c2c:	429a      	cmp	r2, r3
  402c2e:	d301      	bcc.n	402c34 <xQueueGenericSendFromISR+0x40>
  402c30:	2e02      	cmp	r6, #2
  402c32:	d14f      	bne.n	402cd4 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402c34:	4632      	mov	r2, r6
  402c36:	4641      	mov	r1, r8
  402c38:	4620      	mov	r0, r4
  402c3a:	4b2b      	ldr	r3, [pc, #172]	; (402ce8 <xQueueGenericSendFromISR+0xf4>)
  402c3c:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  402c3e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402c40:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c44:	d141      	bne.n	402cca <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  402c46:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402c48:	2b00      	cmp	r3, #0
  402c4a:	d033      	beq.n	402cb4 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402c4c:	4631      	mov	r1, r6
  402c4e:	4620      	mov	r0, r4
  402c50:	4b26      	ldr	r3, [pc, #152]	; (402cec <xQueueGenericSendFromISR+0xf8>)
  402c52:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402c54:	2d00      	cmp	r5, #0
  402c56:	d03f      	beq.n	402cd8 <xQueueGenericSendFromISR+0xe4>
  402c58:	2801      	cmp	r0, #1
  402c5a:	d13d      	bne.n	402cd8 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402c5c:	6028      	str	r0, [r5, #0]
	__asm volatile
  402c5e:	f387 8811 	msr	BASEPRI, r7
}
  402c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  402c66:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c6a:	b672      	cpsid	i
  402c6c:	f383 8811 	msr	BASEPRI, r3
  402c70:	f3bf 8f6f 	isb	sy
  402c74:	f3bf 8f4f 	dsb	sy
  402c78:	b662      	cpsie	i
  402c7a:	e7fe      	b.n	402c7a <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402c7c:	6c00      	ldr	r0, [r0, #64]	; 0x40
  402c7e:	2800      	cmp	r0, #0
  402c80:	d0bf      	beq.n	402c02 <xQueueGenericSendFromISR+0xe>
  402c82:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c86:	b672      	cpsid	i
  402c88:	f383 8811 	msr	BASEPRI, r3
  402c8c:	f3bf 8f6f 	isb	sy
  402c90:	f3bf 8f4f 	dsb	sy
  402c94:	b662      	cpsie	i
  402c96:	e7fe      	b.n	402c96 <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402c98:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  402c9a:	2801      	cmp	r0, #1
  402c9c:	d0b3      	beq.n	402c06 <xQueueGenericSendFromISR+0x12>
  402c9e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ca2:	b672      	cpsid	i
  402ca4:	f383 8811 	msr	BASEPRI, r3
  402ca8:	f3bf 8f6f 	isb	sy
  402cac:	f3bf 8f4f 	dsb	sy
  402cb0:	b662      	cpsie	i
  402cb2:	e7fe      	b.n	402cb2 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402cb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402cb6:	b18b      	cbz	r3, 402cdc <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402cb8:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402cbc:	4b0c      	ldr	r3, [pc, #48]	; (402cf0 <xQueueGenericSendFromISR+0xfc>)
  402cbe:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  402cc0:	b175      	cbz	r5, 402ce0 <xQueueGenericSendFromISR+0xec>
  402cc2:	b168      	cbz	r0, 402ce0 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  402cc4:	2001      	movs	r0, #1
  402cc6:	6028      	str	r0, [r5, #0]
  402cc8:	e7c9      	b.n	402c5e <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  402cca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402ccc:	3301      	adds	r3, #1
  402cce:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  402cd0:	2001      	movs	r0, #1
  402cd2:	e7c4      	b.n	402c5e <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  402cd4:	2000      	movs	r0, #0
  402cd6:	e7c2      	b.n	402c5e <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  402cd8:	2001      	movs	r0, #1
  402cda:	e7c0      	b.n	402c5e <xQueueGenericSendFromISR+0x6a>
  402cdc:	2001      	movs	r0, #1
  402cde:	e7be      	b.n	402c5e <xQueueGenericSendFromISR+0x6a>
  402ce0:	2001      	movs	r0, #1
  402ce2:	e7bc      	b.n	402c5e <xQueueGenericSendFromISR+0x6a>
  402ce4:	00402635 	.word	0x00402635
  402ce8:	00402725 	.word	0x00402725
  402cec:	004027ad 	.word	0x004027ad
  402cf0:	00403819 	.word	0x00403819

00402cf4 <xQueueGenericReceive>:
{
  402cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402cf8:	b084      	sub	sp, #16
  402cfa:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402cfc:	b198      	cbz	r0, 402d26 <xQueueGenericReceive+0x32>
  402cfe:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402d00:	b1e1      	cbz	r1, 402d3c <xQueueGenericReceive+0x48>
  402d02:	4698      	mov	r8, r3
  402d04:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  402d06:	4b61      	ldr	r3, [pc, #388]	; (402e8c <xQueueGenericReceive+0x198>)
  402d08:	4798      	blx	r3
  402d0a:	bb28      	cbnz	r0, 402d58 <xQueueGenericReceive+0x64>
  402d0c:	9b01      	ldr	r3, [sp, #4]
  402d0e:	b353      	cbz	r3, 402d66 <xQueueGenericReceive+0x72>
  402d10:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d14:	b672      	cpsid	i
  402d16:	f383 8811 	msr	BASEPRI, r3
  402d1a:	f3bf 8f6f 	isb	sy
  402d1e:	f3bf 8f4f 	dsb	sy
  402d22:	b662      	cpsie	i
  402d24:	e7fe      	b.n	402d24 <xQueueGenericReceive+0x30>
  402d26:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d2a:	b672      	cpsid	i
  402d2c:	f383 8811 	msr	BASEPRI, r3
  402d30:	f3bf 8f6f 	isb	sy
  402d34:	f3bf 8f4f 	dsb	sy
  402d38:	b662      	cpsie	i
  402d3a:	e7fe      	b.n	402d3a <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402d3c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402d3e:	2a00      	cmp	r2, #0
  402d40:	d0df      	beq.n	402d02 <xQueueGenericReceive+0xe>
  402d42:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d46:	b672      	cpsid	i
  402d48:	f383 8811 	msr	BASEPRI, r3
  402d4c:	f3bf 8f6f 	isb	sy
  402d50:	f3bf 8f4f 	dsb	sy
  402d54:	b662      	cpsie	i
  402d56:	e7fe      	b.n	402d56 <xQueueGenericReceive+0x62>
  402d58:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  402d5a:	4d4d      	ldr	r5, [pc, #308]	; (402e90 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  402d5c:	f8df a160 	ldr.w	sl, [pc, #352]	; 402ec0 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  402d60:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402ea0 <xQueueGenericReceive+0x1ac>
  402d64:	e04b      	b.n	402dfe <xQueueGenericReceive+0x10a>
  402d66:	2600      	movs	r6, #0
  402d68:	e7f7      	b.n	402d5a <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  402d6a:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402d6c:	4639      	mov	r1, r7
  402d6e:	4620      	mov	r0, r4
  402d70:	4b48      	ldr	r3, [pc, #288]	; (402e94 <xQueueGenericReceive+0x1a0>)
  402d72:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  402d74:	f1b8 0f00 	cmp.w	r8, #0
  402d78:	d11d      	bne.n	402db6 <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  402d7a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402d7c:	3b01      	subs	r3, #1
  402d7e:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402d80:	6823      	ldr	r3, [r4, #0]
  402d82:	b913      	cbnz	r3, 402d8a <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  402d84:	4b44      	ldr	r3, [pc, #272]	; (402e98 <xQueueGenericReceive+0x1a4>)
  402d86:	4798      	blx	r3
  402d88:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402d8a:	6923      	ldr	r3, [r4, #16]
  402d8c:	b16b      	cbz	r3, 402daa <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402d8e:	f104 0010 	add.w	r0, r4, #16
  402d92:	4b42      	ldr	r3, [pc, #264]	; (402e9c <xQueueGenericReceive+0x1a8>)
  402d94:	4798      	blx	r3
  402d96:	2801      	cmp	r0, #1
  402d98:	d107      	bne.n	402daa <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402d9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402d9e:	4b40      	ldr	r3, [pc, #256]	; (402ea0 <xQueueGenericReceive+0x1ac>)
  402da0:	601a      	str	r2, [r3, #0]
  402da2:	f3bf 8f4f 	dsb	sy
  402da6:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402daa:	4b3e      	ldr	r3, [pc, #248]	; (402ea4 <xQueueGenericReceive+0x1b0>)
  402dac:	4798      	blx	r3
				return pdPASS;
  402dae:	2001      	movs	r0, #1
}
  402db0:	b004      	add	sp, #16
  402db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  402db6:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402db8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402dba:	2b00      	cmp	r3, #0
  402dbc:	d0f5      	beq.n	402daa <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402dbe:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402dc2:	4b36      	ldr	r3, [pc, #216]	; (402e9c <xQueueGenericReceive+0x1a8>)
  402dc4:	4798      	blx	r3
  402dc6:	2800      	cmp	r0, #0
  402dc8:	d0ef      	beq.n	402daa <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402dca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402dce:	4b34      	ldr	r3, [pc, #208]	; (402ea0 <xQueueGenericReceive+0x1ac>)
  402dd0:	601a      	str	r2, [r3, #0]
  402dd2:	f3bf 8f4f 	dsb	sy
  402dd6:	f3bf 8f6f 	isb	sy
  402dda:	e7e6      	b.n	402daa <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  402ddc:	4b31      	ldr	r3, [pc, #196]	; (402ea4 <xQueueGenericReceive+0x1b0>)
  402dde:	4798      	blx	r3
					return errQUEUE_EMPTY;
  402de0:	2000      	movs	r0, #0
  402de2:	e7e5      	b.n	402db0 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  402de4:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402de6:	6860      	ldr	r0, [r4, #4]
  402de8:	4b2f      	ldr	r3, [pc, #188]	; (402ea8 <xQueueGenericReceive+0x1b4>)
  402dea:	4798      	blx	r3
						taskEXIT_CRITICAL();
  402dec:	4b2d      	ldr	r3, [pc, #180]	; (402ea4 <xQueueGenericReceive+0x1b0>)
  402dee:	4798      	blx	r3
  402df0:	e030      	b.n	402e54 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  402df2:	4620      	mov	r0, r4
  402df4:	4b2d      	ldr	r3, [pc, #180]	; (402eac <xQueueGenericReceive+0x1b8>)
  402df6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402df8:	4b2d      	ldr	r3, [pc, #180]	; (402eb0 <xQueueGenericReceive+0x1bc>)
  402dfa:	4798      	blx	r3
  402dfc:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  402dfe:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402e00:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402e02:	2b00      	cmp	r3, #0
  402e04:	d1b1      	bne.n	402d6a <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  402e06:	9b01      	ldr	r3, [sp, #4]
  402e08:	2b00      	cmp	r3, #0
  402e0a:	d0e7      	beq.n	402ddc <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402e0c:	b90e      	cbnz	r6, 402e12 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  402e0e:	a802      	add	r0, sp, #8
  402e10:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402e12:	4b24      	ldr	r3, [pc, #144]	; (402ea4 <xQueueGenericReceive+0x1b0>)
  402e14:	4798      	blx	r3
		vTaskSuspendAll();
  402e16:	4b27      	ldr	r3, [pc, #156]	; (402eb4 <xQueueGenericReceive+0x1c0>)
  402e18:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402e1a:	47a8      	blx	r5
  402e1c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402e22:	d101      	bne.n	402e28 <xQueueGenericReceive+0x134>
  402e24:	2300      	movs	r3, #0
  402e26:	6463      	str	r3, [r4, #68]	; 0x44
  402e28:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
  402e2e:	d101      	bne.n	402e34 <xQueueGenericReceive+0x140>
  402e30:	2300      	movs	r3, #0
  402e32:	64a3      	str	r3, [r4, #72]	; 0x48
  402e34:	4b1b      	ldr	r3, [pc, #108]	; (402ea4 <xQueueGenericReceive+0x1b0>)
  402e36:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402e38:	a901      	add	r1, sp, #4
  402e3a:	a802      	add	r0, sp, #8
  402e3c:	4b1e      	ldr	r3, [pc, #120]	; (402eb8 <xQueueGenericReceive+0x1c4>)
  402e3e:	4798      	blx	r3
  402e40:	b9e8      	cbnz	r0, 402e7e <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  402e42:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  402e44:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402e46:	4b17      	ldr	r3, [pc, #92]	; (402ea4 <xQueueGenericReceive+0x1b0>)
  402e48:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402e4a:	2e00      	cmp	r6, #0
  402e4c:	d1d1      	bne.n	402df2 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402e4e:	6823      	ldr	r3, [r4, #0]
  402e50:	2b00      	cmp	r3, #0
  402e52:	d0c7      	beq.n	402de4 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402e54:	9901      	ldr	r1, [sp, #4]
  402e56:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402e5a:	4b18      	ldr	r3, [pc, #96]	; (402ebc <xQueueGenericReceive+0x1c8>)
  402e5c:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402e5e:	4620      	mov	r0, r4
  402e60:	4b12      	ldr	r3, [pc, #72]	; (402eac <xQueueGenericReceive+0x1b8>)
  402e62:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402e64:	4b12      	ldr	r3, [pc, #72]	; (402eb0 <xQueueGenericReceive+0x1bc>)
  402e66:	4798      	blx	r3
  402e68:	2800      	cmp	r0, #0
  402e6a:	d1c7      	bne.n	402dfc <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  402e6c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402e70:	f8c9 3000 	str.w	r3, [r9]
  402e74:	f3bf 8f4f 	dsb	sy
  402e78:	f3bf 8f6f 	isb	sy
  402e7c:	e7be      	b.n	402dfc <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  402e7e:	4620      	mov	r0, r4
  402e80:	4b0a      	ldr	r3, [pc, #40]	; (402eac <xQueueGenericReceive+0x1b8>)
  402e82:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402e84:	4b0a      	ldr	r3, [pc, #40]	; (402eb0 <xQueueGenericReceive+0x1bc>)
  402e86:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402e88:	2000      	movs	r0, #0
  402e8a:	e791      	b.n	402db0 <xQueueGenericReceive+0xbc>
  402e8c:	00403981 	.word	0x00403981
  402e90:	0040243d 	.word	0x0040243d
  402e94:	00402835 	.word	0x00402835
  402e98:	00403b01 	.word	0x00403b01
  402e9c:	00403819 	.word	0x00403819
  402ea0:	e000ed04 	.word	0xe000ed04
  402ea4:	00402489 	.word	0x00402489
  402ea8:	004039a1 	.word	0x004039a1
  402eac:	0040285d 	.word	0x0040285d
  402eb0:	004033fd 	.word	0x004033fd
  402eb4:	00403295 	.word	0x00403295
  402eb8:	004038e1 	.word	0x004038e1
  402ebc:	00403715 	.word	0x00403715
  402ec0:	004038b1 	.word	0x004038b1

00402ec4 <vQueueAddToRegistry>:
	{
  402ec4:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  402ec6:	4b0b      	ldr	r3, [pc, #44]	; (402ef4 <vQueueAddToRegistry+0x30>)
  402ec8:	681b      	ldr	r3, [r3, #0]
  402eca:	b153      	cbz	r3, 402ee2 <vQueueAddToRegistry+0x1e>
  402ecc:	2301      	movs	r3, #1
  402ece:	4c09      	ldr	r4, [pc, #36]	; (402ef4 <vQueueAddToRegistry+0x30>)
  402ed0:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  402ed4:	b132      	cbz	r2, 402ee4 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402ed6:	3301      	adds	r3, #1
  402ed8:	2b08      	cmp	r3, #8
  402eda:	d1f9      	bne.n	402ed0 <vQueueAddToRegistry+0xc>
	}
  402edc:	f85d 4b04 	ldr.w	r4, [sp], #4
  402ee0:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402ee2:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  402ee4:	4a03      	ldr	r2, [pc, #12]	; (402ef4 <vQueueAddToRegistry+0x30>)
  402ee6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  402eea:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402eee:	6058      	str	r0, [r3, #4]
				break;
  402ef0:	e7f4      	b.n	402edc <vQueueAddToRegistry+0x18>
  402ef2:	bf00      	nop
  402ef4:	2040ca04 	.word	0x2040ca04

00402ef8 <vQueueWaitForMessageRestricted>:
	{
  402ef8:	b570      	push	{r4, r5, r6, lr}
  402efa:	4604      	mov	r4, r0
  402efc:	460d      	mov	r5, r1
  402efe:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  402f00:	4b0f      	ldr	r3, [pc, #60]	; (402f40 <vQueueWaitForMessageRestricted+0x48>)
  402f02:	4798      	blx	r3
  402f04:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402f06:	f1b3 3fff 	cmp.w	r3, #4294967295
  402f0a:	d00b      	beq.n	402f24 <vQueueWaitForMessageRestricted+0x2c>
  402f0c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402f12:	d00a      	beq.n	402f2a <vQueueWaitForMessageRestricted+0x32>
  402f14:	4b0b      	ldr	r3, [pc, #44]	; (402f44 <vQueueWaitForMessageRestricted+0x4c>)
  402f16:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  402f18:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402f1a:	b14b      	cbz	r3, 402f30 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402f1c:	4620      	mov	r0, r4
  402f1e:	4b0a      	ldr	r3, [pc, #40]	; (402f48 <vQueueWaitForMessageRestricted+0x50>)
  402f20:	4798      	blx	r3
  402f22:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  402f24:	2300      	movs	r3, #0
  402f26:	6463      	str	r3, [r4, #68]	; 0x44
  402f28:	e7f0      	b.n	402f0c <vQueueWaitForMessageRestricted+0x14>
  402f2a:	2300      	movs	r3, #0
  402f2c:	64a3      	str	r3, [r4, #72]	; 0x48
  402f2e:	e7f1      	b.n	402f14 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402f30:	4632      	mov	r2, r6
  402f32:	4629      	mov	r1, r5
  402f34:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402f38:	4b04      	ldr	r3, [pc, #16]	; (402f4c <vQueueWaitForMessageRestricted+0x54>)
  402f3a:	4798      	blx	r3
  402f3c:	e7ee      	b.n	402f1c <vQueueWaitForMessageRestricted+0x24>
  402f3e:	bf00      	nop
  402f40:	0040243d 	.word	0x0040243d
  402f44:	00402489 	.word	0x00402489
  402f48:	0040285d 	.word	0x0040285d
  402f4c:	00403799 	.word	0x00403799

00402f50 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402f50:	4b08      	ldr	r3, [pc, #32]	; (402f74 <prvResetNextTaskUnblockTime+0x24>)
  402f52:	681b      	ldr	r3, [r3, #0]
  402f54:	681b      	ldr	r3, [r3, #0]
  402f56:	b13b      	cbz	r3, 402f68 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402f58:	4b06      	ldr	r3, [pc, #24]	; (402f74 <prvResetNextTaskUnblockTime+0x24>)
  402f5a:	681b      	ldr	r3, [r3, #0]
  402f5c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  402f5e:	68db      	ldr	r3, [r3, #12]
  402f60:	685a      	ldr	r2, [r3, #4]
  402f62:	4b05      	ldr	r3, [pc, #20]	; (402f78 <prvResetNextTaskUnblockTime+0x28>)
  402f64:	601a      	str	r2, [r3, #0]
  402f66:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  402f68:	f04f 32ff 	mov.w	r2, #4294967295
  402f6c:	4b02      	ldr	r3, [pc, #8]	; (402f78 <prvResetNextTaskUnblockTime+0x28>)
  402f6e:	601a      	str	r2, [r3, #0]
  402f70:	4770      	bx	lr
  402f72:	bf00      	nop
  402f74:	2040c808 	.word	0x2040c808
  402f78:	2040c8b4 	.word	0x2040c8b4

00402f7c <prvAddCurrentTaskToDelayedList>:
{
  402f7c:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402f7e:	4b0f      	ldr	r3, [pc, #60]	; (402fbc <prvAddCurrentTaskToDelayedList+0x40>)
  402f80:	681b      	ldr	r3, [r3, #0]
  402f82:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  402f84:	4b0e      	ldr	r3, [pc, #56]	; (402fc0 <prvAddCurrentTaskToDelayedList+0x44>)
  402f86:	681b      	ldr	r3, [r3, #0]
  402f88:	4298      	cmp	r0, r3
  402f8a:	d30e      	bcc.n	402faa <prvAddCurrentTaskToDelayedList+0x2e>
  402f8c:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402f8e:	4b0d      	ldr	r3, [pc, #52]	; (402fc4 <prvAddCurrentTaskToDelayedList+0x48>)
  402f90:	6818      	ldr	r0, [r3, #0]
  402f92:	4b0a      	ldr	r3, [pc, #40]	; (402fbc <prvAddCurrentTaskToDelayedList+0x40>)
  402f94:	6819      	ldr	r1, [r3, #0]
  402f96:	3104      	adds	r1, #4
  402f98:	4b0b      	ldr	r3, [pc, #44]	; (402fc8 <prvAddCurrentTaskToDelayedList+0x4c>)
  402f9a:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  402f9c:	4b0b      	ldr	r3, [pc, #44]	; (402fcc <prvAddCurrentTaskToDelayedList+0x50>)
  402f9e:	681b      	ldr	r3, [r3, #0]
  402fa0:	429c      	cmp	r4, r3
  402fa2:	d201      	bcs.n	402fa8 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  402fa4:	4b09      	ldr	r3, [pc, #36]	; (402fcc <prvAddCurrentTaskToDelayedList+0x50>)
  402fa6:	601c      	str	r4, [r3, #0]
  402fa8:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402faa:	4b09      	ldr	r3, [pc, #36]	; (402fd0 <prvAddCurrentTaskToDelayedList+0x54>)
  402fac:	6818      	ldr	r0, [r3, #0]
  402fae:	4b03      	ldr	r3, [pc, #12]	; (402fbc <prvAddCurrentTaskToDelayedList+0x40>)
  402fb0:	6819      	ldr	r1, [r3, #0]
  402fb2:	3104      	adds	r1, #4
  402fb4:	4b04      	ldr	r3, [pc, #16]	; (402fc8 <prvAddCurrentTaskToDelayedList+0x4c>)
  402fb6:	4798      	blx	r3
  402fb8:	bd10      	pop	{r4, pc}
  402fba:	bf00      	nop
  402fbc:	2040c804 	.word	0x2040c804
  402fc0:	2040c8fc 	.word	0x2040c8fc
  402fc4:	2040c808 	.word	0x2040c808
  402fc8:	00402325 	.word	0x00402325
  402fcc:	2040c8b4 	.word	0x2040c8b4
  402fd0:	2040c80c 	.word	0x2040c80c

00402fd4 <xTaskGenericCreate>:
{
  402fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402fd8:	b083      	sub	sp, #12
  402fda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  402fdc:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  402fe0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  402fe2:	b160      	cbz	r0, 402ffe <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  402fe4:	2d04      	cmp	r5, #4
  402fe6:	d915      	bls.n	403014 <xTaskGenericCreate+0x40>
  402fe8:	f04f 0380 	mov.w	r3, #128	; 0x80
  402fec:	b672      	cpsid	i
  402fee:	f383 8811 	msr	BASEPRI, r3
  402ff2:	f3bf 8f6f 	isb	sy
  402ff6:	f3bf 8f4f 	dsb	sy
  402ffa:	b662      	cpsie	i
  402ffc:	e7fe      	b.n	402ffc <xTaskGenericCreate+0x28>
  402ffe:	f04f 0380 	mov.w	r3, #128	; 0x80
  403002:	b672      	cpsid	i
  403004:	f383 8811 	msr	BASEPRI, r3
  403008:	f3bf 8f6f 	isb	sy
  40300c:	f3bf 8f4f 	dsb	sy
  403010:	b662      	cpsie	i
  403012:	e7fe      	b.n	403012 <xTaskGenericCreate+0x3e>
  403014:	9001      	str	r0, [sp, #4]
  403016:	4698      	mov	r8, r3
  403018:	4691      	mov	r9, r2
  40301a:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40301c:	b936      	cbnz	r6, 40302c <xTaskGenericCreate+0x58>
  40301e:	0090      	lsls	r0, r2, #2
  403020:	4b62      	ldr	r3, [pc, #392]	; (4031ac <xTaskGenericCreate+0x1d8>)
  403022:	4798      	blx	r3
		if( pxStack != NULL )
  403024:	4606      	mov	r6, r0
  403026:	2800      	cmp	r0, #0
  403028:	f000 809e 	beq.w	403168 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  40302c:	2058      	movs	r0, #88	; 0x58
  40302e:	4b5f      	ldr	r3, [pc, #380]	; (4031ac <xTaskGenericCreate+0x1d8>)
  403030:	4798      	blx	r3
			if( pxNewTCB != NULL )
  403032:	4604      	mov	r4, r0
  403034:	2800      	cmp	r0, #0
  403036:	f000 8094 	beq.w	403162 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  40303a:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  40303c:	ea4f 0289 	mov.w	r2, r9, lsl #2
  403040:	21a5      	movs	r1, #165	; 0xa5
  403042:	4630      	mov	r0, r6
  403044:	4b5a      	ldr	r3, [pc, #360]	; (4031b0 <xTaskGenericCreate+0x1dc>)
  403046:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  403048:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  40304c:	444e      	add	r6, r9
  40304e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  403050:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  403054:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  403058:	783b      	ldrb	r3, [r7, #0]
  40305a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  40305e:	783b      	ldrb	r3, [r7, #0]
  403060:	2b00      	cmp	r3, #0
  403062:	f040 8084 	bne.w	40316e <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  403066:	2700      	movs	r7, #0
  403068:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  40306c:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  40306e:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  403070:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  403072:	f104 0904 	add.w	r9, r4, #4
  403076:	4648      	mov	r0, r9
  403078:	f8df b184 	ldr.w	fp, [pc, #388]	; 403200 <xTaskGenericCreate+0x22c>
  40307c:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  40307e:	f104 0018 	add.w	r0, r4, #24
  403082:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  403084:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403086:	f1c5 0305 	rsb	r3, r5, #5
  40308a:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40308c:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  40308e:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  403090:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  403094:	4642      	mov	r2, r8
  403096:	9901      	ldr	r1, [sp, #4]
  403098:	4630      	mov	r0, r6
  40309a:	4b46      	ldr	r3, [pc, #280]	; (4031b4 <xTaskGenericCreate+0x1e0>)
  40309c:	4798      	blx	r3
  40309e:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  4030a0:	f1ba 0f00 	cmp.w	sl, #0
  4030a4:	d001      	beq.n	4030aa <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  4030a6:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  4030aa:	4b43      	ldr	r3, [pc, #268]	; (4031b8 <xTaskGenericCreate+0x1e4>)
  4030ac:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  4030ae:	4a43      	ldr	r2, [pc, #268]	; (4031bc <xTaskGenericCreate+0x1e8>)
  4030b0:	6813      	ldr	r3, [r2, #0]
  4030b2:	3301      	adds	r3, #1
  4030b4:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  4030b6:	4b42      	ldr	r3, [pc, #264]	; (4031c0 <xTaskGenericCreate+0x1ec>)
  4030b8:	681b      	ldr	r3, [r3, #0]
  4030ba:	2b00      	cmp	r3, #0
  4030bc:	d166      	bne.n	40318c <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  4030be:	4b40      	ldr	r3, [pc, #256]	; (4031c0 <xTaskGenericCreate+0x1ec>)
  4030c0:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  4030c2:	6813      	ldr	r3, [r2, #0]
  4030c4:	2b01      	cmp	r3, #1
  4030c6:	d121      	bne.n	40310c <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  4030c8:	4f3e      	ldr	r7, [pc, #248]	; (4031c4 <xTaskGenericCreate+0x1f0>)
  4030ca:	4638      	mov	r0, r7
  4030cc:	4e3e      	ldr	r6, [pc, #248]	; (4031c8 <xTaskGenericCreate+0x1f4>)
  4030ce:	47b0      	blx	r6
  4030d0:	f107 0014 	add.w	r0, r7, #20
  4030d4:	47b0      	blx	r6
  4030d6:	f107 0028 	add.w	r0, r7, #40	; 0x28
  4030da:	47b0      	blx	r6
  4030dc:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  4030e0:	47b0      	blx	r6
  4030e2:	f107 0050 	add.w	r0, r7, #80	; 0x50
  4030e6:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  4030e8:	f8df 8118 	ldr.w	r8, [pc, #280]	; 403204 <xTaskGenericCreate+0x230>
  4030ec:	4640      	mov	r0, r8
  4030ee:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  4030f0:	4f36      	ldr	r7, [pc, #216]	; (4031cc <xTaskGenericCreate+0x1f8>)
  4030f2:	4638      	mov	r0, r7
  4030f4:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  4030f6:	4836      	ldr	r0, [pc, #216]	; (4031d0 <xTaskGenericCreate+0x1fc>)
  4030f8:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  4030fa:	4836      	ldr	r0, [pc, #216]	; (4031d4 <xTaskGenericCreate+0x200>)
  4030fc:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  4030fe:	4836      	ldr	r0, [pc, #216]	; (4031d8 <xTaskGenericCreate+0x204>)
  403100:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  403102:	4b36      	ldr	r3, [pc, #216]	; (4031dc <xTaskGenericCreate+0x208>)
  403104:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  403108:	4b35      	ldr	r3, [pc, #212]	; (4031e0 <xTaskGenericCreate+0x20c>)
  40310a:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  40310c:	4a35      	ldr	r2, [pc, #212]	; (4031e4 <xTaskGenericCreate+0x210>)
  40310e:	6813      	ldr	r3, [r2, #0]
  403110:	3301      	adds	r3, #1
  403112:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  403114:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  403116:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  403118:	4a33      	ldr	r2, [pc, #204]	; (4031e8 <xTaskGenericCreate+0x214>)
  40311a:	6811      	ldr	r1, [r2, #0]
  40311c:	2301      	movs	r3, #1
  40311e:	4083      	lsls	r3, r0
  403120:	430b      	orrs	r3, r1
  403122:	6013      	str	r3, [r2, #0]
  403124:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403128:	4649      	mov	r1, r9
  40312a:	4b26      	ldr	r3, [pc, #152]	; (4031c4 <xTaskGenericCreate+0x1f0>)
  40312c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403130:	4b2e      	ldr	r3, [pc, #184]	; (4031ec <xTaskGenericCreate+0x218>)
  403132:	4798      	blx	r3
		taskEXIT_CRITICAL();
  403134:	4b2e      	ldr	r3, [pc, #184]	; (4031f0 <xTaskGenericCreate+0x21c>)
  403136:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  403138:	4b2e      	ldr	r3, [pc, #184]	; (4031f4 <xTaskGenericCreate+0x220>)
  40313a:	681b      	ldr	r3, [r3, #0]
  40313c:	2b00      	cmp	r3, #0
  40313e:	d031      	beq.n	4031a4 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  403140:	4b1f      	ldr	r3, [pc, #124]	; (4031c0 <xTaskGenericCreate+0x1ec>)
  403142:	681b      	ldr	r3, [r3, #0]
  403144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403146:	429d      	cmp	r5, r3
  403148:	d92e      	bls.n	4031a8 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  40314a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40314e:	4b2a      	ldr	r3, [pc, #168]	; (4031f8 <xTaskGenericCreate+0x224>)
  403150:	601a      	str	r2, [r3, #0]
  403152:	f3bf 8f4f 	dsb	sy
  403156:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  40315a:	2001      	movs	r0, #1
}
  40315c:	b003      	add	sp, #12
  40315e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  403162:	4630      	mov	r0, r6
  403164:	4b25      	ldr	r3, [pc, #148]	; (4031fc <xTaskGenericCreate+0x228>)
  403166:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  403168:	f04f 30ff 	mov.w	r0, #4294967295
  40316c:	e7f6      	b.n	40315c <xTaskGenericCreate+0x188>
  40316e:	463b      	mov	r3, r7
  403170:	f104 0234 	add.w	r2, r4, #52	; 0x34
  403174:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  403176:	7859      	ldrb	r1, [r3, #1]
  403178:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  40317c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  403180:	2900      	cmp	r1, #0
  403182:	f43f af70 	beq.w	403066 <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  403186:	42bb      	cmp	r3, r7
  403188:	d1f5      	bne.n	403176 <xTaskGenericCreate+0x1a2>
  40318a:	e76c      	b.n	403066 <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  40318c:	4b19      	ldr	r3, [pc, #100]	; (4031f4 <xTaskGenericCreate+0x220>)
  40318e:	681b      	ldr	r3, [r3, #0]
  403190:	2b00      	cmp	r3, #0
  403192:	d1bb      	bne.n	40310c <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  403194:	4b0a      	ldr	r3, [pc, #40]	; (4031c0 <xTaskGenericCreate+0x1ec>)
  403196:	681b      	ldr	r3, [r3, #0]
  403198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40319a:	429d      	cmp	r5, r3
  40319c:	d3b6      	bcc.n	40310c <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  40319e:	4b08      	ldr	r3, [pc, #32]	; (4031c0 <xTaskGenericCreate+0x1ec>)
  4031a0:	601c      	str	r4, [r3, #0]
  4031a2:	e7b3      	b.n	40310c <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  4031a4:	2001      	movs	r0, #1
  4031a6:	e7d9      	b.n	40315c <xTaskGenericCreate+0x188>
  4031a8:	2001      	movs	r0, #1
	return xReturn;
  4031aa:	e7d7      	b.n	40315c <xTaskGenericCreate+0x188>
  4031ac:	00402699 	.word	0x00402699
  4031b0:	004052a1 	.word	0x004052a1
  4031b4:	004023f1 	.word	0x004023f1
  4031b8:	0040243d 	.word	0x0040243d
  4031bc:	2040c874 	.word	0x2040c874
  4031c0:	2040c804 	.word	0x2040c804
  4031c4:	2040c810 	.word	0x2040c810
  4031c8:	004022f1 	.word	0x004022f1
  4031cc:	2040c8a0 	.word	0x2040c8a0
  4031d0:	2040c8bc 	.word	0x2040c8bc
  4031d4:	2040c8e8 	.word	0x2040c8e8
  4031d8:	2040c8d4 	.word	0x2040c8d4
  4031dc:	2040c808 	.word	0x2040c808
  4031e0:	2040c80c 	.word	0x2040c80c
  4031e4:	2040c880 	.word	0x2040c880
  4031e8:	2040c888 	.word	0x2040c888
  4031ec:	0040230d 	.word	0x0040230d
  4031f0:	00402489 	.word	0x00402489
  4031f4:	2040c8d0 	.word	0x2040c8d0
  4031f8:	e000ed04 	.word	0xe000ed04
  4031fc:	00402709 	.word	0x00402709
  403200:	00402307 	.word	0x00402307
  403204:	2040c88c 	.word	0x2040c88c

00403208 <vTaskStartScheduler>:
{
  403208:	b510      	push	{r4, lr}
  40320a:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  40320c:	2300      	movs	r3, #0
  40320e:	9303      	str	r3, [sp, #12]
  403210:	9302      	str	r3, [sp, #8]
  403212:	9301      	str	r3, [sp, #4]
  403214:	9300      	str	r3, [sp, #0]
  403216:	2282      	movs	r2, #130	; 0x82
  403218:	4916      	ldr	r1, [pc, #88]	; (403274 <vTaskStartScheduler+0x6c>)
  40321a:	4817      	ldr	r0, [pc, #92]	; (403278 <vTaskStartScheduler+0x70>)
  40321c:	4c17      	ldr	r4, [pc, #92]	; (40327c <vTaskStartScheduler+0x74>)
  40321e:	47a0      	blx	r4
		if( xReturn == pdPASS )
  403220:	2801      	cmp	r0, #1
  403222:	d00b      	beq.n	40323c <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  403224:	bb20      	cbnz	r0, 403270 <vTaskStartScheduler+0x68>
  403226:	f04f 0380 	mov.w	r3, #128	; 0x80
  40322a:	b672      	cpsid	i
  40322c:	f383 8811 	msr	BASEPRI, r3
  403230:	f3bf 8f6f 	isb	sy
  403234:	f3bf 8f4f 	dsb	sy
  403238:	b662      	cpsie	i
  40323a:	e7fe      	b.n	40323a <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  40323c:	4b10      	ldr	r3, [pc, #64]	; (403280 <vTaskStartScheduler+0x78>)
  40323e:	4798      	blx	r3
	if( xReturn == pdPASS )
  403240:	2801      	cmp	r0, #1
  403242:	d1ef      	bne.n	403224 <vTaskStartScheduler+0x1c>
  403244:	f04f 0380 	mov.w	r3, #128	; 0x80
  403248:	b672      	cpsid	i
  40324a:	f383 8811 	msr	BASEPRI, r3
  40324e:	f3bf 8f6f 	isb	sy
  403252:	f3bf 8f4f 	dsb	sy
  403256:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  403258:	f04f 32ff 	mov.w	r2, #4294967295
  40325c:	4b09      	ldr	r3, [pc, #36]	; (403284 <vTaskStartScheduler+0x7c>)
  40325e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  403260:	2201      	movs	r2, #1
  403262:	4b09      	ldr	r3, [pc, #36]	; (403288 <vTaskStartScheduler+0x80>)
  403264:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  403266:	2200      	movs	r2, #0
  403268:	4b08      	ldr	r3, [pc, #32]	; (40328c <vTaskStartScheduler+0x84>)
  40326a:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  40326c:	4b08      	ldr	r3, [pc, #32]	; (403290 <vTaskStartScheduler+0x88>)
  40326e:	4798      	blx	r3
}
  403270:	b004      	add	sp, #16
  403272:	bd10      	pop	{r4, pc}
  403274:	0040b028 	.word	0x0040b028
  403278:	004035ad 	.word	0x004035ad
  40327c:	00402fd5 	.word	0x00402fd5
  403280:	00403bed 	.word	0x00403bed
  403284:	2040c8b4 	.word	0x2040c8b4
  403288:	2040c8d0 	.word	0x2040c8d0
  40328c:	2040c8fc 	.word	0x2040c8fc
  403290:	00402571 	.word	0x00402571

00403294 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  403294:	4a02      	ldr	r2, [pc, #8]	; (4032a0 <vTaskSuspendAll+0xc>)
  403296:	6813      	ldr	r3, [r2, #0]
  403298:	3301      	adds	r3, #1
  40329a:	6013      	str	r3, [r2, #0]
  40329c:	4770      	bx	lr
  40329e:	bf00      	nop
  4032a0:	2040c87c 	.word	0x2040c87c

004032a4 <xTaskGetTickCount>:
		xTicks = xTickCount;
  4032a4:	4b01      	ldr	r3, [pc, #4]	; (4032ac <xTaskGetTickCount+0x8>)
  4032a6:	6818      	ldr	r0, [r3, #0]
}
  4032a8:	4770      	bx	lr
  4032aa:	bf00      	nop
  4032ac:	2040c8fc 	.word	0x2040c8fc

004032b0 <xTaskIncrementTick>:
{
  4032b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4032b4:	4b42      	ldr	r3, [pc, #264]	; (4033c0 <xTaskIncrementTick+0x110>)
  4032b6:	681b      	ldr	r3, [r3, #0]
  4032b8:	2b00      	cmp	r3, #0
  4032ba:	d178      	bne.n	4033ae <xTaskIncrementTick+0xfe>
		++xTickCount;
  4032bc:	4b41      	ldr	r3, [pc, #260]	; (4033c4 <xTaskIncrementTick+0x114>)
  4032be:	681a      	ldr	r2, [r3, #0]
  4032c0:	3201      	adds	r2, #1
  4032c2:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  4032c4:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  4032c6:	b9d6      	cbnz	r6, 4032fe <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  4032c8:	4b3f      	ldr	r3, [pc, #252]	; (4033c8 <xTaskIncrementTick+0x118>)
  4032ca:	681b      	ldr	r3, [r3, #0]
  4032cc:	681b      	ldr	r3, [r3, #0]
  4032ce:	b153      	cbz	r3, 4032e6 <xTaskIncrementTick+0x36>
  4032d0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4032d4:	b672      	cpsid	i
  4032d6:	f383 8811 	msr	BASEPRI, r3
  4032da:	f3bf 8f6f 	isb	sy
  4032de:	f3bf 8f4f 	dsb	sy
  4032e2:	b662      	cpsie	i
  4032e4:	e7fe      	b.n	4032e4 <xTaskIncrementTick+0x34>
  4032e6:	4a38      	ldr	r2, [pc, #224]	; (4033c8 <xTaskIncrementTick+0x118>)
  4032e8:	6811      	ldr	r1, [r2, #0]
  4032ea:	4b38      	ldr	r3, [pc, #224]	; (4033cc <xTaskIncrementTick+0x11c>)
  4032ec:	6818      	ldr	r0, [r3, #0]
  4032ee:	6010      	str	r0, [r2, #0]
  4032f0:	6019      	str	r1, [r3, #0]
  4032f2:	4a37      	ldr	r2, [pc, #220]	; (4033d0 <xTaskIncrementTick+0x120>)
  4032f4:	6813      	ldr	r3, [r2, #0]
  4032f6:	3301      	adds	r3, #1
  4032f8:	6013      	str	r3, [r2, #0]
  4032fa:	4b36      	ldr	r3, [pc, #216]	; (4033d4 <xTaskIncrementTick+0x124>)
  4032fc:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  4032fe:	4b36      	ldr	r3, [pc, #216]	; (4033d8 <xTaskIncrementTick+0x128>)
  403300:	681b      	ldr	r3, [r3, #0]
  403302:	429e      	cmp	r6, r3
  403304:	d218      	bcs.n	403338 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  403306:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  403308:	4b34      	ldr	r3, [pc, #208]	; (4033dc <xTaskIncrementTick+0x12c>)
  40330a:	681b      	ldr	r3, [r3, #0]
  40330c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40330e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403312:	4a33      	ldr	r2, [pc, #204]	; (4033e0 <xTaskIncrementTick+0x130>)
  403314:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  403318:	2b02      	cmp	r3, #2
  40331a:	bf28      	it	cs
  40331c:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  40331e:	4b31      	ldr	r3, [pc, #196]	; (4033e4 <xTaskIncrementTick+0x134>)
  403320:	681b      	ldr	r3, [r3, #0]
  403322:	b90b      	cbnz	r3, 403328 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  403324:	4b30      	ldr	r3, [pc, #192]	; (4033e8 <xTaskIncrementTick+0x138>)
  403326:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  403328:	4b30      	ldr	r3, [pc, #192]	; (4033ec <xTaskIncrementTick+0x13c>)
  40332a:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  40332c:	2b00      	cmp	r3, #0
}
  40332e:	bf0c      	ite	eq
  403330:	4620      	moveq	r0, r4
  403332:	2001      	movne	r0, #1
  403334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403338:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40333a:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4033c8 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40333e:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4033f8 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  403342:	4f2b      	ldr	r7, [pc, #172]	; (4033f0 <xTaskIncrementTick+0x140>)
  403344:	e01f      	b.n	403386 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  403346:	f04f 32ff 	mov.w	r2, #4294967295
  40334a:	4b23      	ldr	r3, [pc, #140]	; (4033d8 <xTaskIncrementTick+0x128>)
  40334c:	601a      	str	r2, [r3, #0]
						break;
  40334e:	e7db      	b.n	403308 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  403350:	4a21      	ldr	r2, [pc, #132]	; (4033d8 <xTaskIncrementTick+0x128>)
  403352:	6013      	str	r3, [r2, #0]
							break;
  403354:	e7d8      	b.n	403308 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  403356:	f105 0018 	add.w	r0, r5, #24
  40335a:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  40335c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  40335e:	683a      	ldr	r2, [r7, #0]
  403360:	2301      	movs	r3, #1
  403362:	4083      	lsls	r3, r0
  403364:	4313      	orrs	r3, r2
  403366:	603b      	str	r3, [r7, #0]
  403368:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40336c:	4651      	mov	r1, sl
  40336e:	4b1c      	ldr	r3, [pc, #112]	; (4033e0 <xTaskIncrementTick+0x130>)
  403370:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403374:	4b1f      	ldr	r3, [pc, #124]	; (4033f4 <xTaskIncrementTick+0x144>)
  403376:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  403378:	4b18      	ldr	r3, [pc, #96]	; (4033dc <xTaskIncrementTick+0x12c>)
  40337a:	681b      	ldr	r3, [r3, #0]
  40337c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  40337e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  403380:	429a      	cmp	r2, r3
  403382:	bf28      	it	cs
  403384:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  403386:	f8d9 3000 	ldr.w	r3, [r9]
  40338a:	681b      	ldr	r3, [r3, #0]
  40338c:	2b00      	cmp	r3, #0
  40338e:	d0da      	beq.n	403346 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  403390:	f8d9 3000 	ldr.w	r3, [r9]
  403394:	68db      	ldr	r3, [r3, #12]
  403396:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  403398:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  40339a:	429e      	cmp	r6, r3
  40339c:	d3d8      	bcc.n	403350 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40339e:	f105 0a04 	add.w	sl, r5, #4
  4033a2:	4650      	mov	r0, sl
  4033a4:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  4033a6:	6aab      	ldr	r3, [r5, #40]	; 0x28
  4033a8:	2b00      	cmp	r3, #0
  4033aa:	d1d4      	bne.n	403356 <xTaskIncrementTick+0xa6>
  4033ac:	e7d6      	b.n	40335c <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  4033ae:	4a0d      	ldr	r2, [pc, #52]	; (4033e4 <xTaskIncrementTick+0x134>)
  4033b0:	6813      	ldr	r3, [r2, #0]
  4033b2:	3301      	adds	r3, #1
  4033b4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  4033b6:	4b0c      	ldr	r3, [pc, #48]	; (4033e8 <xTaskIncrementTick+0x138>)
  4033b8:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  4033ba:	2400      	movs	r4, #0
  4033bc:	e7b4      	b.n	403328 <xTaskIncrementTick+0x78>
  4033be:	bf00      	nop
  4033c0:	2040c87c 	.word	0x2040c87c
  4033c4:	2040c8fc 	.word	0x2040c8fc
  4033c8:	2040c808 	.word	0x2040c808
  4033cc:	2040c80c 	.word	0x2040c80c
  4033d0:	2040c8b8 	.word	0x2040c8b8
  4033d4:	00402f51 	.word	0x00402f51
  4033d8:	2040c8b4 	.word	0x2040c8b4
  4033dc:	2040c804 	.word	0x2040c804
  4033e0:	2040c810 	.word	0x2040c810
  4033e4:	2040c878 	.word	0x2040c878
  4033e8:	004041a1 	.word	0x004041a1
  4033ec:	2040c900 	.word	0x2040c900
  4033f0:	2040c888 	.word	0x2040c888
  4033f4:	0040230d 	.word	0x0040230d
  4033f8:	00402359 	.word	0x00402359

004033fc <xTaskResumeAll>:
{
  4033fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  403400:	4b38      	ldr	r3, [pc, #224]	; (4034e4 <xTaskResumeAll+0xe8>)
  403402:	681b      	ldr	r3, [r3, #0]
  403404:	b953      	cbnz	r3, 40341c <xTaskResumeAll+0x20>
  403406:	f04f 0380 	mov.w	r3, #128	; 0x80
  40340a:	b672      	cpsid	i
  40340c:	f383 8811 	msr	BASEPRI, r3
  403410:	f3bf 8f6f 	isb	sy
  403414:	f3bf 8f4f 	dsb	sy
  403418:	b662      	cpsie	i
  40341a:	e7fe      	b.n	40341a <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  40341c:	4b32      	ldr	r3, [pc, #200]	; (4034e8 <xTaskResumeAll+0xec>)
  40341e:	4798      	blx	r3
		--uxSchedulerSuspended;
  403420:	4b30      	ldr	r3, [pc, #192]	; (4034e4 <xTaskResumeAll+0xe8>)
  403422:	681a      	ldr	r2, [r3, #0]
  403424:	3a01      	subs	r2, #1
  403426:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403428:	681b      	ldr	r3, [r3, #0]
  40342a:	2b00      	cmp	r3, #0
  40342c:	d155      	bne.n	4034da <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  40342e:	4b2f      	ldr	r3, [pc, #188]	; (4034ec <xTaskResumeAll+0xf0>)
  403430:	681b      	ldr	r3, [r3, #0]
  403432:	2b00      	cmp	r3, #0
  403434:	d132      	bne.n	40349c <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  403436:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  403438:	4b2d      	ldr	r3, [pc, #180]	; (4034f0 <xTaskResumeAll+0xf4>)
  40343a:	4798      	blx	r3
}
  40343c:	4620      	mov	r0, r4
  40343e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  403442:	68fb      	ldr	r3, [r7, #12]
  403444:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  403446:	f104 0018 	add.w	r0, r4, #24
  40344a:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40344c:	f104 0804 	add.w	r8, r4, #4
  403450:	4640      	mov	r0, r8
  403452:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  403454:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  403456:	682a      	ldr	r2, [r5, #0]
  403458:	2301      	movs	r3, #1
  40345a:	4083      	lsls	r3, r0
  40345c:	4313      	orrs	r3, r2
  40345e:	602b      	str	r3, [r5, #0]
  403460:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403464:	4641      	mov	r1, r8
  403466:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  40346a:	4b22      	ldr	r3, [pc, #136]	; (4034f4 <xTaskResumeAll+0xf8>)
  40346c:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40346e:	4b22      	ldr	r3, [pc, #136]	; (4034f8 <xTaskResumeAll+0xfc>)
  403470:	681b      	ldr	r3, [r3, #0]
  403472:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  403474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403476:	429a      	cmp	r2, r3
  403478:	d20c      	bcs.n	403494 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40347a:	683b      	ldr	r3, [r7, #0]
  40347c:	2b00      	cmp	r3, #0
  40347e:	d1e0      	bne.n	403442 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  403480:	4b1e      	ldr	r3, [pc, #120]	; (4034fc <xTaskResumeAll+0x100>)
  403482:	681b      	ldr	r3, [r3, #0]
  403484:	b1db      	cbz	r3, 4034be <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  403486:	4b1d      	ldr	r3, [pc, #116]	; (4034fc <xTaskResumeAll+0x100>)
  403488:	681b      	ldr	r3, [r3, #0]
  40348a:	b1c3      	cbz	r3, 4034be <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  40348c:	4e1c      	ldr	r6, [pc, #112]	; (403500 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  40348e:	4d1d      	ldr	r5, [pc, #116]	; (403504 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  403490:	4c1a      	ldr	r4, [pc, #104]	; (4034fc <xTaskResumeAll+0x100>)
  403492:	e00e      	b.n	4034b2 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  403494:	2201      	movs	r2, #1
  403496:	4b1b      	ldr	r3, [pc, #108]	; (403504 <xTaskResumeAll+0x108>)
  403498:	601a      	str	r2, [r3, #0]
  40349a:	e7ee      	b.n	40347a <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40349c:	4f1a      	ldr	r7, [pc, #104]	; (403508 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40349e:	4e1b      	ldr	r6, [pc, #108]	; (40350c <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  4034a0:	4d1b      	ldr	r5, [pc, #108]	; (403510 <xTaskResumeAll+0x114>)
  4034a2:	f8df 9074 	ldr.w	r9, [pc, #116]	; 403518 <xTaskResumeAll+0x11c>
  4034a6:	e7e8      	b.n	40347a <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  4034a8:	6823      	ldr	r3, [r4, #0]
  4034aa:	3b01      	subs	r3, #1
  4034ac:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4034ae:	6823      	ldr	r3, [r4, #0]
  4034b0:	b12b      	cbz	r3, 4034be <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4034b2:	47b0      	blx	r6
  4034b4:	2800      	cmp	r0, #0
  4034b6:	d0f7      	beq.n	4034a8 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  4034b8:	2301      	movs	r3, #1
  4034ba:	602b      	str	r3, [r5, #0]
  4034bc:	e7f4      	b.n	4034a8 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  4034be:	4b11      	ldr	r3, [pc, #68]	; (403504 <xTaskResumeAll+0x108>)
  4034c0:	681b      	ldr	r3, [r3, #0]
  4034c2:	2b01      	cmp	r3, #1
  4034c4:	d10b      	bne.n	4034de <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  4034c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4034ca:	4b12      	ldr	r3, [pc, #72]	; (403514 <xTaskResumeAll+0x118>)
  4034cc:	601a      	str	r2, [r3, #0]
  4034ce:	f3bf 8f4f 	dsb	sy
  4034d2:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  4034d6:	2401      	movs	r4, #1
  4034d8:	e7ae      	b.n	403438 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  4034da:	2400      	movs	r4, #0
  4034dc:	e7ac      	b.n	403438 <xTaskResumeAll+0x3c>
  4034de:	2400      	movs	r4, #0
  4034e0:	e7aa      	b.n	403438 <xTaskResumeAll+0x3c>
  4034e2:	bf00      	nop
  4034e4:	2040c87c 	.word	0x2040c87c
  4034e8:	0040243d 	.word	0x0040243d
  4034ec:	2040c874 	.word	0x2040c874
  4034f0:	00402489 	.word	0x00402489
  4034f4:	0040230d 	.word	0x0040230d
  4034f8:	2040c804 	.word	0x2040c804
  4034fc:	2040c878 	.word	0x2040c878
  403500:	004032b1 	.word	0x004032b1
  403504:	2040c900 	.word	0x2040c900
  403508:	2040c8bc 	.word	0x2040c8bc
  40350c:	00402359 	.word	0x00402359
  403510:	2040c888 	.word	0x2040c888
  403514:	e000ed04 	.word	0xe000ed04
  403518:	2040c810 	.word	0x2040c810

0040351c <vTaskDelay>:
	{
  40351c:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  40351e:	2800      	cmp	r0, #0
  403520:	d029      	beq.n	403576 <vTaskDelay+0x5a>
  403522:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  403524:	4b18      	ldr	r3, [pc, #96]	; (403588 <vTaskDelay+0x6c>)
  403526:	681b      	ldr	r3, [r3, #0]
  403528:	b153      	cbz	r3, 403540 <vTaskDelay+0x24>
  40352a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40352e:	b672      	cpsid	i
  403530:	f383 8811 	msr	BASEPRI, r3
  403534:	f3bf 8f6f 	isb	sy
  403538:	f3bf 8f4f 	dsb	sy
  40353c:	b662      	cpsie	i
  40353e:	e7fe      	b.n	40353e <vTaskDelay+0x22>
			vTaskSuspendAll();
  403540:	4b12      	ldr	r3, [pc, #72]	; (40358c <vTaskDelay+0x70>)
  403542:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  403544:	4b12      	ldr	r3, [pc, #72]	; (403590 <vTaskDelay+0x74>)
  403546:	681b      	ldr	r3, [r3, #0]
  403548:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40354a:	4b12      	ldr	r3, [pc, #72]	; (403594 <vTaskDelay+0x78>)
  40354c:	6818      	ldr	r0, [r3, #0]
  40354e:	3004      	adds	r0, #4
  403550:	4b11      	ldr	r3, [pc, #68]	; (403598 <vTaskDelay+0x7c>)
  403552:	4798      	blx	r3
  403554:	b948      	cbnz	r0, 40356a <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403556:	4b0f      	ldr	r3, [pc, #60]	; (403594 <vTaskDelay+0x78>)
  403558:	681a      	ldr	r2, [r3, #0]
  40355a:	4910      	ldr	r1, [pc, #64]	; (40359c <vTaskDelay+0x80>)
  40355c:	680b      	ldr	r3, [r1, #0]
  40355e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  403560:	2201      	movs	r2, #1
  403562:	4082      	lsls	r2, r0
  403564:	ea23 0302 	bic.w	r3, r3, r2
  403568:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40356a:	4620      	mov	r0, r4
  40356c:	4b0c      	ldr	r3, [pc, #48]	; (4035a0 <vTaskDelay+0x84>)
  40356e:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  403570:	4b0c      	ldr	r3, [pc, #48]	; (4035a4 <vTaskDelay+0x88>)
  403572:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  403574:	b938      	cbnz	r0, 403586 <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  403576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40357a:	4b0b      	ldr	r3, [pc, #44]	; (4035a8 <vTaskDelay+0x8c>)
  40357c:	601a      	str	r2, [r3, #0]
  40357e:	f3bf 8f4f 	dsb	sy
  403582:	f3bf 8f6f 	isb	sy
  403586:	bd10      	pop	{r4, pc}
  403588:	2040c87c 	.word	0x2040c87c
  40358c:	00403295 	.word	0x00403295
  403590:	2040c8fc 	.word	0x2040c8fc
  403594:	2040c804 	.word	0x2040c804
  403598:	00402359 	.word	0x00402359
  40359c:	2040c888 	.word	0x2040c888
  4035a0:	00402f7d 	.word	0x00402f7d
  4035a4:	004033fd 	.word	0x004033fd
  4035a8:	e000ed04 	.word	0xe000ed04

004035ac <prvIdleTask>:
{
  4035ac:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  4035ae:	f8df 8088 	ldr.w	r8, [pc, #136]	; 403638 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4035b2:	4e19      	ldr	r6, [pc, #100]	; (403618 <prvIdleTask+0x6c>)
				taskYIELD();
  4035b4:	f8df 9084 	ldr.w	r9, [pc, #132]	; 40363c <prvIdleTask+0x90>
  4035b8:	e02a      	b.n	403610 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4035ba:	4b18      	ldr	r3, [pc, #96]	; (40361c <prvIdleTask+0x70>)
  4035bc:	681b      	ldr	r3, [r3, #0]
  4035be:	2b01      	cmp	r3, #1
  4035c0:	d81e      	bhi.n	403600 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4035c2:	682b      	ldr	r3, [r5, #0]
  4035c4:	2b00      	cmp	r3, #0
  4035c6:	d0f8      	beq.n	4035ba <prvIdleTask+0xe>
			vTaskSuspendAll();
  4035c8:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4035ca:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  4035cc:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  4035ce:	2c00      	cmp	r4, #0
  4035d0:	d0f7      	beq.n	4035c2 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  4035d2:	4b13      	ldr	r3, [pc, #76]	; (403620 <prvIdleTask+0x74>)
  4035d4:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  4035d6:	68f3      	ldr	r3, [r6, #12]
  4035d8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4035da:	1d20      	adds	r0, r4, #4
  4035dc:	4b11      	ldr	r3, [pc, #68]	; (403624 <prvIdleTask+0x78>)
  4035de:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4035e0:	4a11      	ldr	r2, [pc, #68]	; (403628 <prvIdleTask+0x7c>)
  4035e2:	6813      	ldr	r3, [r2, #0]
  4035e4:	3b01      	subs	r3, #1
  4035e6:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  4035e8:	682b      	ldr	r3, [r5, #0]
  4035ea:	3b01      	subs	r3, #1
  4035ec:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  4035ee:	4b0f      	ldr	r3, [pc, #60]	; (40362c <prvIdleTask+0x80>)
  4035f0:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  4035f2:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4035f4:	f8df a048 	ldr.w	sl, [pc, #72]	; 403640 <prvIdleTask+0x94>
  4035f8:	47d0      	blx	sl
		vPortFree( pxTCB );
  4035fa:	4620      	mov	r0, r4
  4035fc:	47d0      	blx	sl
  4035fe:	e7e0      	b.n	4035c2 <prvIdleTask+0x16>
				taskYIELD();
  403600:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403604:	f8c9 3000 	str.w	r3, [r9]
  403608:	f3bf 8f4f 	dsb	sy
  40360c:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  403610:	4d07      	ldr	r5, [pc, #28]	; (403630 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  403612:	4f08      	ldr	r7, [pc, #32]	; (403634 <prvIdleTask+0x88>)
  403614:	e7d5      	b.n	4035c2 <prvIdleTask+0x16>
  403616:	bf00      	nop
  403618:	2040c8e8 	.word	0x2040c8e8
  40361c:	2040c810 	.word	0x2040c810
  403620:	0040243d 	.word	0x0040243d
  403624:	00402359 	.word	0x00402359
  403628:	2040c874 	.word	0x2040c874
  40362c:	00402489 	.word	0x00402489
  403630:	2040c884 	.word	0x2040c884
  403634:	004033fd 	.word	0x004033fd
  403638:	00403295 	.word	0x00403295
  40363c:	e000ed04 	.word	0xe000ed04
  403640:	00402709 	.word	0x00402709

00403644 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  403644:	4b2d      	ldr	r3, [pc, #180]	; (4036fc <vTaskSwitchContext+0xb8>)
  403646:	681b      	ldr	r3, [r3, #0]
  403648:	2b00      	cmp	r3, #0
  40364a:	d12c      	bne.n	4036a6 <vTaskSwitchContext+0x62>
{
  40364c:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  40364e:	2200      	movs	r2, #0
  403650:	4b2b      	ldr	r3, [pc, #172]	; (403700 <vTaskSwitchContext+0xbc>)
  403652:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  403654:	4b2b      	ldr	r3, [pc, #172]	; (403704 <vTaskSwitchContext+0xc0>)
  403656:	681b      	ldr	r3, [r3, #0]
  403658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40365a:	681a      	ldr	r2, [r3, #0]
  40365c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403660:	d103      	bne.n	40366a <vTaskSwitchContext+0x26>
  403662:	685a      	ldr	r2, [r3, #4]
  403664:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403668:	d021      	beq.n	4036ae <vTaskSwitchContext+0x6a>
  40366a:	4b26      	ldr	r3, [pc, #152]	; (403704 <vTaskSwitchContext+0xc0>)
  40366c:	6818      	ldr	r0, [r3, #0]
  40366e:	6819      	ldr	r1, [r3, #0]
  403670:	3134      	adds	r1, #52	; 0x34
  403672:	4b25      	ldr	r3, [pc, #148]	; (403708 <vTaskSwitchContext+0xc4>)
  403674:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  403676:	4b25      	ldr	r3, [pc, #148]	; (40370c <vTaskSwitchContext+0xc8>)
  403678:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  40367a:	fab3 f383 	clz	r3, r3
  40367e:	b2db      	uxtb	r3, r3
  403680:	f1c3 031f 	rsb	r3, r3, #31
  403684:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  403688:	4a21      	ldr	r2, [pc, #132]	; (403710 <vTaskSwitchContext+0xcc>)
  40368a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40368e:	b9ba      	cbnz	r2, 4036c0 <vTaskSwitchContext+0x7c>
	__asm volatile
  403690:	f04f 0380 	mov.w	r3, #128	; 0x80
  403694:	b672      	cpsid	i
  403696:	f383 8811 	msr	BASEPRI, r3
  40369a:	f3bf 8f6f 	isb	sy
  40369e:	f3bf 8f4f 	dsb	sy
  4036a2:	b662      	cpsie	i
  4036a4:	e7fe      	b.n	4036a4 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  4036a6:	2201      	movs	r2, #1
  4036a8:	4b15      	ldr	r3, [pc, #84]	; (403700 <vTaskSwitchContext+0xbc>)
  4036aa:	601a      	str	r2, [r3, #0]
  4036ac:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4036ae:	689a      	ldr	r2, [r3, #8]
  4036b0:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4036b4:	d1d9      	bne.n	40366a <vTaskSwitchContext+0x26>
  4036b6:	68db      	ldr	r3, [r3, #12]
  4036b8:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  4036bc:	d1d5      	bne.n	40366a <vTaskSwitchContext+0x26>
  4036be:	e7da      	b.n	403676 <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4036c0:	4a13      	ldr	r2, [pc, #76]	; (403710 <vTaskSwitchContext+0xcc>)
  4036c2:	0099      	lsls	r1, r3, #2
  4036c4:	18c8      	adds	r0, r1, r3
  4036c6:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4036ca:	6844      	ldr	r4, [r0, #4]
  4036cc:	6864      	ldr	r4, [r4, #4]
  4036ce:	6044      	str	r4, [r0, #4]
  4036d0:	4419      	add	r1, r3
  4036d2:	4602      	mov	r2, r0
  4036d4:	3208      	adds	r2, #8
  4036d6:	4294      	cmp	r4, r2
  4036d8:	d009      	beq.n	4036ee <vTaskSwitchContext+0xaa>
  4036da:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4036de:	4a0c      	ldr	r2, [pc, #48]	; (403710 <vTaskSwitchContext+0xcc>)
  4036e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4036e4:	685b      	ldr	r3, [r3, #4]
  4036e6:	68da      	ldr	r2, [r3, #12]
  4036e8:	4b06      	ldr	r3, [pc, #24]	; (403704 <vTaskSwitchContext+0xc0>)
  4036ea:	601a      	str	r2, [r3, #0]
  4036ec:	bd10      	pop	{r4, pc}
  4036ee:	6860      	ldr	r0, [r4, #4]
  4036f0:	4a07      	ldr	r2, [pc, #28]	; (403710 <vTaskSwitchContext+0xcc>)
  4036f2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4036f6:	6050      	str	r0, [r2, #4]
  4036f8:	e7ef      	b.n	4036da <vTaskSwitchContext+0x96>
  4036fa:	bf00      	nop
  4036fc:	2040c87c 	.word	0x2040c87c
  403700:	2040c900 	.word	0x2040c900
  403704:	2040c804 	.word	0x2040c804
  403708:	00404189 	.word	0x00404189
  40370c:	2040c888 	.word	0x2040c888
  403710:	2040c810 	.word	0x2040c810

00403714 <vTaskPlaceOnEventList>:
{
  403714:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  403716:	b1e0      	cbz	r0, 403752 <vTaskPlaceOnEventList+0x3e>
  403718:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40371a:	4d17      	ldr	r5, [pc, #92]	; (403778 <vTaskPlaceOnEventList+0x64>)
  40371c:	6829      	ldr	r1, [r5, #0]
  40371e:	3118      	adds	r1, #24
  403720:	4b16      	ldr	r3, [pc, #88]	; (40377c <vTaskPlaceOnEventList+0x68>)
  403722:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403724:	6828      	ldr	r0, [r5, #0]
  403726:	3004      	adds	r0, #4
  403728:	4b15      	ldr	r3, [pc, #84]	; (403780 <vTaskPlaceOnEventList+0x6c>)
  40372a:	4798      	blx	r3
  40372c:	b940      	cbnz	r0, 403740 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40372e:	682a      	ldr	r2, [r5, #0]
  403730:	4914      	ldr	r1, [pc, #80]	; (403784 <vTaskPlaceOnEventList+0x70>)
  403732:	680b      	ldr	r3, [r1, #0]
  403734:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  403736:	2201      	movs	r2, #1
  403738:	4082      	lsls	r2, r0
  40373a:	ea23 0302 	bic.w	r3, r3, r2
  40373e:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  403740:	f1b4 3fff 	cmp.w	r4, #4294967295
  403744:	d010      	beq.n	403768 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  403746:	4b10      	ldr	r3, [pc, #64]	; (403788 <vTaskPlaceOnEventList+0x74>)
  403748:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40374a:	4420      	add	r0, r4
  40374c:	4b0f      	ldr	r3, [pc, #60]	; (40378c <vTaskPlaceOnEventList+0x78>)
  40374e:	4798      	blx	r3
  403750:	bd38      	pop	{r3, r4, r5, pc}
  403752:	f04f 0380 	mov.w	r3, #128	; 0x80
  403756:	b672      	cpsid	i
  403758:	f383 8811 	msr	BASEPRI, r3
  40375c:	f3bf 8f6f 	isb	sy
  403760:	f3bf 8f4f 	dsb	sy
  403764:	b662      	cpsie	i
  403766:	e7fe      	b.n	403766 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  403768:	4b03      	ldr	r3, [pc, #12]	; (403778 <vTaskPlaceOnEventList+0x64>)
  40376a:	6819      	ldr	r1, [r3, #0]
  40376c:	3104      	adds	r1, #4
  40376e:	4808      	ldr	r0, [pc, #32]	; (403790 <vTaskPlaceOnEventList+0x7c>)
  403770:	4b08      	ldr	r3, [pc, #32]	; (403794 <vTaskPlaceOnEventList+0x80>)
  403772:	4798      	blx	r3
  403774:	bd38      	pop	{r3, r4, r5, pc}
  403776:	bf00      	nop
  403778:	2040c804 	.word	0x2040c804
  40377c:	00402325 	.word	0x00402325
  403780:	00402359 	.word	0x00402359
  403784:	2040c888 	.word	0x2040c888
  403788:	2040c8fc 	.word	0x2040c8fc
  40378c:	00402f7d 	.word	0x00402f7d
  403790:	2040c8d4 	.word	0x2040c8d4
  403794:	0040230d 	.word	0x0040230d

00403798 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  403798:	b1e8      	cbz	r0, 4037d6 <vTaskPlaceOnEventListRestricted+0x3e>
	{
  40379a:	b570      	push	{r4, r5, r6, lr}
  40379c:	4615      	mov	r5, r2
  40379e:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4037a0:	4e16      	ldr	r6, [pc, #88]	; (4037fc <vTaskPlaceOnEventListRestricted+0x64>)
  4037a2:	6831      	ldr	r1, [r6, #0]
  4037a4:	3118      	adds	r1, #24
  4037a6:	4b16      	ldr	r3, [pc, #88]	; (403800 <vTaskPlaceOnEventListRestricted+0x68>)
  4037a8:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4037aa:	6830      	ldr	r0, [r6, #0]
  4037ac:	3004      	adds	r0, #4
  4037ae:	4b15      	ldr	r3, [pc, #84]	; (403804 <vTaskPlaceOnEventListRestricted+0x6c>)
  4037b0:	4798      	blx	r3
  4037b2:	b940      	cbnz	r0, 4037c6 <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4037b4:	6832      	ldr	r2, [r6, #0]
  4037b6:	4914      	ldr	r1, [pc, #80]	; (403808 <vTaskPlaceOnEventListRestricted+0x70>)
  4037b8:	680b      	ldr	r3, [r1, #0]
  4037ba:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4037bc:	2201      	movs	r2, #1
  4037be:	4082      	lsls	r2, r0
  4037c0:	ea23 0302 	bic.w	r3, r3, r2
  4037c4:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4037c6:	2d01      	cmp	r5, #1
  4037c8:	d010      	beq.n	4037ec <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  4037ca:	4b10      	ldr	r3, [pc, #64]	; (40380c <vTaskPlaceOnEventListRestricted+0x74>)
  4037cc:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4037ce:	4420      	add	r0, r4
  4037d0:	4b0f      	ldr	r3, [pc, #60]	; (403810 <vTaskPlaceOnEventListRestricted+0x78>)
  4037d2:	4798      	blx	r3
  4037d4:	bd70      	pop	{r4, r5, r6, pc}
  4037d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4037da:	b672      	cpsid	i
  4037dc:	f383 8811 	msr	BASEPRI, r3
  4037e0:	f3bf 8f6f 	isb	sy
  4037e4:	f3bf 8f4f 	dsb	sy
  4037e8:	b662      	cpsie	i
  4037ea:	e7fe      	b.n	4037ea <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4037ec:	4b03      	ldr	r3, [pc, #12]	; (4037fc <vTaskPlaceOnEventListRestricted+0x64>)
  4037ee:	6819      	ldr	r1, [r3, #0]
  4037f0:	3104      	adds	r1, #4
  4037f2:	4808      	ldr	r0, [pc, #32]	; (403814 <vTaskPlaceOnEventListRestricted+0x7c>)
  4037f4:	4b02      	ldr	r3, [pc, #8]	; (403800 <vTaskPlaceOnEventListRestricted+0x68>)
  4037f6:	4798      	blx	r3
  4037f8:	bd70      	pop	{r4, r5, r6, pc}
  4037fa:	bf00      	nop
  4037fc:	2040c804 	.word	0x2040c804
  403800:	0040230d 	.word	0x0040230d
  403804:	00402359 	.word	0x00402359
  403808:	2040c888 	.word	0x2040c888
  40380c:	2040c8fc 	.word	0x2040c8fc
  403810:	00402f7d 	.word	0x00402f7d
  403814:	2040c8d4 	.word	0x2040c8d4

00403818 <xTaskRemoveFromEventList>:
{
  403818:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40381a:	68c3      	ldr	r3, [r0, #12]
  40381c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  40381e:	b324      	cbz	r4, 40386a <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  403820:	f104 0518 	add.w	r5, r4, #24
  403824:	4628      	mov	r0, r5
  403826:	4b1a      	ldr	r3, [pc, #104]	; (403890 <xTaskRemoveFromEventList+0x78>)
  403828:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40382a:	4b1a      	ldr	r3, [pc, #104]	; (403894 <xTaskRemoveFromEventList+0x7c>)
  40382c:	681b      	ldr	r3, [r3, #0]
  40382e:	bb3b      	cbnz	r3, 403880 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  403830:	1d25      	adds	r5, r4, #4
  403832:	4628      	mov	r0, r5
  403834:	4b16      	ldr	r3, [pc, #88]	; (403890 <xTaskRemoveFromEventList+0x78>)
  403836:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  403838:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40383a:	4a17      	ldr	r2, [pc, #92]	; (403898 <xTaskRemoveFromEventList+0x80>)
  40383c:	6811      	ldr	r1, [r2, #0]
  40383e:	2301      	movs	r3, #1
  403840:	4083      	lsls	r3, r0
  403842:	430b      	orrs	r3, r1
  403844:	6013      	str	r3, [r2, #0]
  403846:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40384a:	4629      	mov	r1, r5
  40384c:	4b13      	ldr	r3, [pc, #76]	; (40389c <xTaskRemoveFromEventList+0x84>)
  40384e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403852:	4b13      	ldr	r3, [pc, #76]	; (4038a0 <xTaskRemoveFromEventList+0x88>)
  403854:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  403856:	4b13      	ldr	r3, [pc, #76]	; (4038a4 <xTaskRemoveFromEventList+0x8c>)
  403858:	681b      	ldr	r3, [r3, #0]
  40385a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40385c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40385e:	429a      	cmp	r2, r3
  403860:	d913      	bls.n	40388a <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  403862:	2001      	movs	r0, #1
  403864:	4b10      	ldr	r3, [pc, #64]	; (4038a8 <xTaskRemoveFromEventList+0x90>)
  403866:	6018      	str	r0, [r3, #0]
  403868:	bd38      	pop	{r3, r4, r5, pc}
  40386a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40386e:	b672      	cpsid	i
  403870:	f383 8811 	msr	BASEPRI, r3
  403874:	f3bf 8f6f 	isb	sy
  403878:	f3bf 8f4f 	dsb	sy
  40387c:	b662      	cpsie	i
  40387e:	e7fe      	b.n	40387e <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  403880:	4629      	mov	r1, r5
  403882:	480a      	ldr	r0, [pc, #40]	; (4038ac <xTaskRemoveFromEventList+0x94>)
  403884:	4b06      	ldr	r3, [pc, #24]	; (4038a0 <xTaskRemoveFromEventList+0x88>)
  403886:	4798      	blx	r3
  403888:	e7e5      	b.n	403856 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  40388a:	2000      	movs	r0, #0
}
  40388c:	bd38      	pop	{r3, r4, r5, pc}
  40388e:	bf00      	nop
  403890:	00402359 	.word	0x00402359
  403894:	2040c87c 	.word	0x2040c87c
  403898:	2040c888 	.word	0x2040c888
  40389c:	2040c810 	.word	0x2040c810
  4038a0:	0040230d 	.word	0x0040230d
  4038a4:	2040c804 	.word	0x2040c804
  4038a8:	2040c900 	.word	0x2040c900
  4038ac:	2040c8bc 	.word	0x2040c8bc

004038b0 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  4038b0:	b130      	cbz	r0, 4038c0 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4038b2:	4a09      	ldr	r2, [pc, #36]	; (4038d8 <vTaskSetTimeOutState+0x28>)
  4038b4:	6812      	ldr	r2, [r2, #0]
  4038b6:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4038b8:	4a08      	ldr	r2, [pc, #32]	; (4038dc <vTaskSetTimeOutState+0x2c>)
  4038ba:	6812      	ldr	r2, [r2, #0]
  4038bc:	6042      	str	r2, [r0, #4]
  4038be:	4770      	bx	lr
  4038c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4038c4:	b672      	cpsid	i
  4038c6:	f383 8811 	msr	BASEPRI, r3
  4038ca:	f3bf 8f6f 	isb	sy
  4038ce:	f3bf 8f4f 	dsb	sy
  4038d2:	b662      	cpsie	i
  4038d4:	e7fe      	b.n	4038d4 <vTaskSetTimeOutState+0x24>
  4038d6:	bf00      	nop
  4038d8:	2040c8b8 	.word	0x2040c8b8
  4038dc:	2040c8fc 	.word	0x2040c8fc

004038e0 <xTaskCheckForTimeOut>:
{
  4038e0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  4038e2:	b1c0      	cbz	r0, 403916 <xTaskCheckForTimeOut+0x36>
  4038e4:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  4038e6:	b309      	cbz	r1, 40392c <xTaskCheckForTimeOut+0x4c>
  4038e8:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4038ea:	4b1d      	ldr	r3, [pc, #116]	; (403960 <xTaskCheckForTimeOut+0x80>)
  4038ec:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  4038ee:	4b1d      	ldr	r3, [pc, #116]	; (403964 <xTaskCheckForTimeOut+0x84>)
  4038f0:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  4038f2:	682b      	ldr	r3, [r5, #0]
  4038f4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4038f8:	d02e      	beq.n	403958 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4038fa:	491b      	ldr	r1, [pc, #108]	; (403968 <xTaskCheckForTimeOut+0x88>)
  4038fc:	6809      	ldr	r1, [r1, #0]
  4038fe:	6820      	ldr	r0, [r4, #0]
  403900:	4288      	cmp	r0, r1
  403902:	d002      	beq.n	40390a <xTaskCheckForTimeOut+0x2a>
  403904:	6861      	ldr	r1, [r4, #4]
  403906:	428a      	cmp	r2, r1
  403908:	d228      	bcs.n	40395c <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  40390a:	6861      	ldr	r1, [r4, #4]
  40390c:	1a50      	subs	r0, r2, r1
  40390e:	4283      	cmp	r3, r0
  403910:	d817      	bhi.n	403942 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  403912:	2401      	movs	r4, #1
  403914:	e01c      	b.n	403950 <xTaskCheckForTimeOut+0x70>
  403916:	f04f 0380 	mov.w	r3, #128	; 0x80
  40391a:	b672      	cpsid	i
  40391c:	f383 8811 	msr	BASEPRI, r3
  403920:	f3bf 8f6f 	isb	sy
  403924:	f3bf 8f4f 	dsb	sy
  403928:	b662      	cpsie	i
  40392a:	e7fe      	b.n	40392a <xTaskCheckForTimeOut+0x4a>
  40392c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403930:	b672      	cpsid	i
  403932:	f383 8811 	msr	BASEPRI, r3
  403936:	f3bf 8f6f 	isb	sy
  40393a:	f3bf 8f4f 	dsb	sy
  40393e:	b662      	cpsie	i
  403940:	e7fe      	b.n	403940 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  403942:	1a9b      	subs	r3, r3, r2
  403944:	440b      	add	r3, r1
  403946:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  403948:	4620      	mov	r0, r4
  40394a:	4b08      	ldr	r3, [pc, #32]	; (40396c <xTaskCheckForTimeOut+0x8c>)
  40394c:	4798      	blx	r3
			xReturn = pdFALSE;
  40394e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  403950:	4b07      	ldr	r3, [pc, #28]	; (403970 <xTaskCheckForTimeOut+0x90>)
  403952:	4798      	blx	r3
}
  403954:	4620      	mov	r0, r4
  403956:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  403958:	2400      	movs	r4, #0
  40395a:	e7f9      	b.n	403950 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  40395c:	2401      	movs	r4, #1
  40395e:	e7f7      	b.n	403950 <xTaskCheckForTimeOut+0x70>
  403960:	0040243d 	.word	0x0040243d
  403964:	2040c8fc 	.word	0x2040c8fc
  403968:	2040c8b8 	.word	0x2040c8b8
  40396c:	004038b1 	.word	0x004038b1
  403970:	00402489 	.word	0x00402489

00403974 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  403974:	2201      	movs	r2, #1
  403976:	4b01      	ldr	r3, [pc, #4]	; (40397c <vTaskMissedYield+0x8>)
  403978:	601a      	str	r2, [r3, #0]
  40397a:	4770      	bx	lr
  40397c:	2040c900 	.word	0x2040c900

00403980 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  403980:	4b05      	ldr	r3, [pc, #20]	; (403998 <xTaskGetSchedulerState+0x18>)
  403982:	681b      	ldr	r3, [r3, #0]
  403984:	b133      	cbz	r3, 403994 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403986:	4b05      	ldr	r3, [pc, #20]	; (40399c <xTaskGetSchedulerState+0x1c>)
  403988:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40398a:	2b00      	cmp	r3, #0
  40398c:	bf0c      	ite	eq
  40398e:	2002      	moveq	r0, #2
  403990:	2000      	movne	r0, #0
  403992:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  403994:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  403996:	4770      	bx	lr
  403998:	2040c8d0 	.word	0x2040c8d0
  40399c:	2040c87c 	.word	0x2040c87c

004039a0 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  4039a0:	2800      	cmp	r0, #0
  4039a2:	d044      	beq.n	403a2e <vTaskPriorityInherit+0x8e>
	{
  4039a4:	b538      	push	{r3, r4, r5, lr}
  4039a6:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  4039a8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4039aa:	4921      	ldr	r1, [pc, #132]	; (403a30 <vTaskPriorityInherit+0x90>)
  4039ac:	6809      	ldr	r1, [r1, #0]
  4039ae:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4039b0:	428a      	cmp	r2, r1
  4039b2:	d214      	bcs.n	4039de <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  4039b4:	6981      	ldr	r1, [r0, #24]
  4039b6:	2900      	cmp	r1, #0
  4039b8:	db05      	blt.n	4039c6 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4039ba:	491d      	ldr	r1, [pc, #116]	; (403a30 <vTaskPriorityInherit+0x90>)
  4039bc:	6809      	ldr	r1, [r1, #0]
  4039be:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4039c0:	f1c1 0105 	rsb	r1, r1, #5
  4039c4:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4039c6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4039ca:	491a      	ldr	r1, [pc, #104]	; (403a34 <vTaskPriorityInherit+0x94>)
  4039cc:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4039d0:	6961      	ldr	r1, [r4, #20]
  4039d2:	4291      	cmp	r1, r2
  4039d4:	d004      	beq.n	4039e0 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4039d6:	4a16      	ldr	r2, [pc, #88]	; (403a30 <vTaskPriorityInherit+0x90>)
  4039d8:	6812      	ldr	r2, [r2, #0]
  4039da:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4039dc:	62e2      	str	r2, [r4, #44]	; 0x2c
  4039de:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4039e0:	1d25      	adds	r5, r4, #4
  4039e2:	4628      	mov	r0, r5
  4039e4:	4b14      	ldr	r3, [pc, #80]	; (403a38 <vTaskPriorityInherit+0x98>)
  4039e6:	4798      	blx	r3
  4039e8:	b970      	cbnz	r0, 403a08 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4039ea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4039ec:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4039f0:	4a10      	ldr	r2, [pc, #64]	; (403a34 <vTaskPriorityInherit+0x94>)
  4039f2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4039f6:	b93a      	cbnz	r2, 403a08 <vTaskPriorityInherit+0x68>
  4039f8:	4810      	ldr	r0, [pc, #64]	; (403a3c <vTaskPriorityInherit+0x9c>)
  4039fa:	6802      	ldr	r2, [r0, #0]
  4039fc:	2101      	movs	r1, #1
  4039fe:	fa01 f303 	lsl.w	r3, r1, r3
  403a02:	ea22 0303 	bic.w	r3, r2, r3
  403a06:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403a08:	4b09      	ldr	r3, [pc, #36]	; (403a30 <vTaskPriorityInherit+0x90>)
  403a0a:	681b      	ldr	r3, [r3, #0]
  403a0c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  403a0e:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  403a10:	4a0a      	ldr	r2, [pc, #40]	; (403a3c <vTaskPriorityInherit+0x9c>)
  403a12:	6811      	ldr	r1, [r2, #0]
  403a14:	2301      	movs	r3, #1
  403a16:	4083      	lsls	r3, r0
  403a18:	430b      	orrs	r3, r1
  403a1a:	6013      	str	r3, [r2, #0]
  403a1c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403a20:	4629      	mov	r1, r5
  403a22:	4b04      	ldr	r3, [pc, #16]	; (403a34 <vTaskPriorityInherit+0x94>)
  403a24:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403a28:	4b05      	ldr	r3, [pc, #20]	; (403a40 <vTaskPriorityInherit+0xa0>)
  403a2a:	4798      	blx	r3
  403a2c:	bd38      	pop	{r3, r4, r5, pc}
  403a2e:	4770      	bx	lr
  403a30:	2040c804 	.word	0x2040c804
  403a34:	2040c810 	.word	0x2040c810
  403a38:	00402359 	.word	0x00402359
  403a3c:	2040c888 	.word	0x2040c888
  403a40:	0040230d 	.word	0x0040230d

00403a44 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  403a44:	2800      	cmp	r0, #0
  403a46:	d04d      	beq.n	403ae4 <xTaskPriorityDisinherit+0xa0>
	{
  403a48:	b538      	push	{r3, r4, r5, lr}
  403a4a:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  403a4c:	4a27      	ldr	r2, [pc, #156]	; (403aec <xTaskPriorityDisinherit+0xa8>)
  403a4e:	6812      	ldr	r2, [r2, #0]
  403a50:	4290      	cmp	r0, r2
  403a52:	d00a      	beq.n	403a6a <xTaskPriorityDisinherit+0x26>
  403a54:	f04f 0380 	mov.w	r3, #128	; 0x80
  403a58:	b672      	cpsid	i
  403a5a:	f383 8811 	msr	BASEPRI, r3
  403a5e:	f3bf 8f6f 	isb	sy
  403a62:	f3bf 8f4f 	dsb	sy
  403a66:	b662      	cpsie	i
  403a68:	e7fe      	b.n	403a68 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  403a6a:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  403a6c:	b952      	cbnz	r2, 403a84 <xTaskPriorityDisinherit+0x40>
  403a6e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403a72:	b672      	cpsid	i
  403a74:	f383 8811 	msr	BASEPRI, r3
  403a78:	f3bf 8f6f 	isb	sy
  403a7c:	f3bf 8f4f 	dsb	sy
  403a80:	b662      	cpsie	i
  403a82:	e7fe      	b.n	403a82 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  403a84:	3a01      	subs	r2, #1
  403a86:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  403a88:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  403a8a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  403a8c:	4288      	cmp	r0, r1
  403a8e:	d02b      	beq.n	403ae8 <xTaskPriorityDisinherit+0xa4>
  403a90:	bb52      	cbnz	r2, 403ae8 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403a92:	1d25      	adds	r5, r4, #4
  403a94:	4628      	mov	r0, r5
  403a96:	4b16      	ldr	r3, [pc, #88]	; (403af0 <xTaskPriorityDisinherit+0xac>)
  403a98:	4798      	blx	r3
  403a9a:	b968      	cbnz	r0, 403ab8 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  403a9c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  403a9e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403aa2:	4b14      	ldr	r3, [pc, #80]	; (403af4 <xTaskPriorityDisinherit+0xb0>)
  403aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403aa8:	b933      	cbnz	r3, 403ab8 <xTaskPriorityDisinherit+0x74>
  403aaa:	4813      	ldr	r0, [pc, #76]	; (403af8 <xTaskPriorityDisinherit+0xb4>)
  403aac:	6803      	ldr	r3, [r0, #0]
  403aae:	2201      	movs	r2, #1
  403ab0:	408a      	lsls	r2, r1
  403ab2:	ea23 0302 	bic.w	r3, r3, r2
  403ab6:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  403ab8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  403aba:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403abc:	f1c0 0305 	rsb	r3, r0, #5
  403ac0:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  403ac2:	4a0d      	ldr	r2, [pc, #52]	; (403af8 <xTaskPriorityDisinherit+0xb4>)
  403ac4:	6811      	ldr	r1, [r2, #0]
  403ac6:	2401      	movs	r4, #1
  403ac8:	fa04 f300 	lsl.w	r3, r4, r0
  403acc:	430b      	orrs	r3, r1
  403ace:	6013      	str	r3, [r2, #0]
  403ad0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403ad4:	4629      	mov	r1, r5
  403ad6:	4b07      	ldr	r3, [pc, #28]	; (403af4 <xTaskPriorityDisinherit+0xb0>)
  403ad8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403adc:	4b07      	ldr	r3, [pc, #28]	; (403afc <xTaskPriorityDisinherit+0xb8>)
  403ade:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  403ae0:	4620      	mov	r0, r4
  403ae2:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  403ae4:	2000      	movs	r0, #0
  403ae6:	4770      	bx	lr
  403ae8:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  403aea:	bd38      	pop	{r3, r4, r5, pc}
  403aec:	2040c804 	.word	0x2040c804
  403af0:	00402359 	.word	0x00402359
  403af4:	2040c810 	.word	0x2040c810
  403af8:	2040c888 	.word	0x2040c888
  403afc:	0040230d 	.word	0x0040230d

00403b00 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  403b00:	4b05      	ldr	r3, [pc, #20]	; (403b18 <pvTaskIncrementMutexHeldCount+0x18>)
  403b02:	681b      	ldr	r3, [r3, #0]
  403b04:	b123      	cbz	r3, 403b10 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  403b06:	4b04      	ldr	r3, [pc, #16]	; (403b18 <pvTaskIncrementMutexHeldCount+0x18>)
  403b08:	681a      	ldr	r2, [r3, #0]
  403b0a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  403b0c:	3301      	adds	r3, #1
  403b0e:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  403b10:	4b01      	ldr	r3, [pc, #4]	; (403b18 <pvTaskIncrementMutexHeldCount+0x18>)
  403b12:	6818      	ldr	r0, [r3, #0]
	}
  403b14:	4770      	bx	lr
  403b16:	bf00      	nop
  403b18:	2040c804 	.word	0x2040c804

00403b1c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  403b1c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  403b1e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403b20:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  403b22:	4291      	cmp	r1, r2
  403b24:	d80c      	bhi.n	403b40 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  403b26:	1ad2      	subs	r2, r2, r3
  403b28:	6983      	ldr	r3, [r0, #24]
  403b2a:	429a      	cmp	r2, r3
  403b2c:	d301      	bcc.n	403b32 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403b2e:	2001      	movs	r0, #1
  403b30:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  403b32:	1d01      	adds	r1, r0, #4
  403b34:	4b09      	ldr	r3, [pc, #36]	; (403b5c <prvInsertTimerInActiveList+0x40>)
  403b36:	6818      	ldr	r0, [r3, #0]
  403b38:	4b09      	ldr	r3, [pc, #36]	; (403b60 <prvInsertTimerInActiveList+0x44>)
  403b3a:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403b3c:	2000      	movs	r0, #0
  403b3e:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  403b40:	429a      	cmp	r2, r3
  403b42:	d203      	bcs.n	403b4c <prvInsertTimerInActiveList+0x30>
  403b44:	4299      	cmp	r1, r3
  403b46:	d301      	bcc.n	403b4c <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  403b48:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  403b4a:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403b4c:	1d01      	adds	r1, r0, #4
  403b4e:	4b05      	ldr	r3, [pc, #20]	; (403b64 <prvInsertTimerInActiveList+0x48>)
  403b50:	6818      	ldr	r0, [r3, #0]
  403b52:	4b03      	ldr	r3, [pc, #12]	; (403b60 <prvInsertTimerInActiveList+0x44>)
  403b54:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403b56:	2000      	movs	r0, #0
  403b58:	bd08      	pop	{r3, pc}
  403b5a:	bf00      	nop
  403b5c:	2040c908 	.word	0x2040c908
  403b60:	00402325 	.word	0x00402325
  403b64:	2040c904 	.word	0x2040c904

00403b68 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  403b68:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  403b6a:	4b15      	ldr	r3, [pc, #84]	; (403bc0 <prvCheckForValidListAndQueue+0x58>)
  403b6c:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  403b6e:	4b15      	ldr	r3, [pc, #84]	; (403bc4 <prvCheckForValidListAndQueue+0x5c>)
  403b70:	681b      	ldr	r3, [r3, #0]
  403b72:	b113      	cbz	r3, 403b7a <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  403b74:	4b14      	ldr	r3, [pc, #80]	; (403bc8 <prvCheckForValidListAndQueue+0x60>)
  403b76:	4798      	blx	r3
  403b78:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  403b7a:	4d14      	ldr	r5, [pc, #80]	; (403bcc <prvCheckForValidListAndQueue+0x64>)
  403b7c:	4628      	mov	r0, r5
  403b7e:	4e14      	ldr	r6, [pc, #80]	; (403bd0 <prvCheckForValidListAndQueue+0x68>)
  403b80:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  403b82:	4c14      	ldr	r4, [pc, #80]	; (403bd4 <prvCheckForValidListAndQueue+0x6c>)
  403b84:	4620      	mov	r0, r4
  403b86:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  403b88:	4b13      	ldr	r3, [pc, #76]	; (403bd8 <prvCheckForValidListAndQueue+0x70>)
  403b8a:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  403b8c:	4b13      	ldr	r3, [pc, #76]	; (403bdc <prvCheckForValidListAndQueue+0x74>)
  403b8e:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  403b90:	2200      	movs	r2, #0
  403b92:	2110      	movs	r1, #16
  403b94:	2005      	movs	r0, #5
  403b96:	4b12      	ldr	r3, [pc, #72]	; (403be0 <prvCheckForValidListAndQueue+0x78>)
  403b98:	4798      	blx	r3
  403b9a:	4b0a      	ldr	r3, [pc, #40]	; (403bc4 <prvCheckForValidListAndQueue+0x5c>)
  403b9c:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  403b9e:	b118      	cbz	r0, 403ba8 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  403ba0:	4910      	ldr	r1, [pc, #64]	; (403be4 <prvCheckForValidListAndQueue+0x7c>)
  403ba2:	4b11      	ldr	r3, [pc, #68]	; (403be8 <prvCheckForValidListAndQueue+0x80>)
  403ba4:	4798      	blx	r3
  403ba6:	e7e5      	b.n	403b74 <prvCheckForValidListAndQueue+0xc>
  403ba8:	f04f 0380 	mov.w	r3, #128	; 0x80
  403bac:	b672      	cpsid	i
  403bae:	f383 8811 	msr	BASEPRI, r3
  403bb2:	f3bf 8f6f 	isb	sy
  403bb6:	f3bf 8f4f 	dsb	sy
  403bba:	b662      	cpsie	i
  403bbc:	e7fe      	b.n	403bbc <prvCheckForValidListAndQueue+0x54>
  403bbe:	bf00      	nop
  403bc0:	0040243d 	.word	0x0040243d
  403bc4:	2040c938 	.word	0x2040c938
  403bc8:	00402489 	.word	0x00402489
  403bcc:	2040c90c 	.word	0x2040c90c
  403bd0:	004022f1 	.word	0x004022f1
  403bd4:	2040c920 	.word	0x2040c920
  403bd8:	2040c904 	.word	0x2040c904
  403bdc:	2040c908 	.word	0x2040c908
  403be0:	00402995 	.word	0x00402995
  403be4:	0040b030 	.word	0x0040b030
  403be8:	00402ec5 	.word	0x00402ec5

00403bec <xTimerCreateTimerTask>:
{
  403bec:	b510      	push	{r4, lr}
  403bee:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  403bf0:	4b0f      	ldr	r3, [pc, #60]	; (403c30 <xTimerCreateTimerTask+0x44>)
  403bf2:	4798      	blx	r3
	if( xTimerQueue != NULL )
  403bf4:	4b0f      	ldr	r3, [pc, #60]	; (403c34 <xTimerCreateTimerTask+0x48>)
  403bf6:	681b      	ldr	r3, [r3, #0]
  403bf8:	b173      	cbz	r3, 403c18 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  403bfa:	2300      	movs	r3, #0
  403bfc:	9303      	str	r3, [sp, #12]
  403bfe:	9302      	str	r3, [sp, #8]
  403c00:	9301      	str	r3, [sp, #4]
  403c02:	2204      	movs	r2, #4
  403c04:	9200      	str	r2, [sp, #0]
  403c06:	f44f 7282 	mov.w	r2, #260	; 0x104
  403c0a:	490b      	ldr	r1, [pc, #44]	; (403c38 <xTimerCreateTimerTask+0x4c>)
  403c0c:	480b      	ldr	r0, [pc, #44]	; (403c3c <xTimerCreateTimerTask+0x50>)
  403c0e:	4c0c      	ldr	r4, [pc, #48]	; (403c40 <xTimerCreateTimerTask+0x54>)
  403c10:	47a0      	blx	r4
	configASSERT( xReturn );
  403c12:	b108      	cbz	r0, 403c18 <xTimerCreateTimerTask+0x2c>
}
  403c14:	b004      	add	sp, #16
  403c16:	bd10      	pop	{r4, pc}
  403c18:	f04f 0380 	mov.w	r3, #128	; 0x80
  403c1c:	b672      	cpsid	i
  403c1e:	f383 8811 	msr	BASEPRI, r3
  403c22:	f3bf 8f6f 	isb	sy
  403c26:	f3bf 8f4f 	dsb	sy
  403c2a:	b662      	cpsie	i
  403c2c:	e7fe      	b.n	403c2c <xTimerCreateTimerTask+0x40>
  403c2e:	bf00      	nop
  403c30:	00403b69 	.word	0x00403b69
  403c34:	2040c938 	.word	0x2040c938
  403c38:	0040b038 	.word	0x0040b038
  403c3c:	00403d6d 	.word	0x00403d6d
  403c40:	00402fd5 	.word	0x00402fd5

00403c44 <xTimerGenericCommand>:
	configASSERT( xTimer );
  403c44:	b1d8      	cbz	r0, 403c7e <xTimerGenericCommand+0x3a>
{
  403c46:	b530      	push	{r4, r5, lr}
  403c48:	b085      	sub	sp, #20
  403c4a:	4615      	mov	r5, r2
  403c4c:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  403c4e:	4a15      	ldr	r2, [pc, #84]	; (403ca4 <xTimerGenericCommand+0x60>)
  403c50:	6810      	ldr	r0, [r2, #0]
  403c52:	b320      	cbz	r0, 403c9e <xTimerGenericCommand+0x5a>
  403c54:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  403c56:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  403c58:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  403c5a:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  403c5c:	2905      	cmp	r1, #5
  403c5e:	dc19      	bgt.n	403c94 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403c60:	4b11      	ldr	r3, [pc, #68]	; (403ca8 <xTimerGenericCommand+0x64>)
  403c62:	4798      	blx	r3
  403c64:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  403c66:	f04f 0300 	mov.w	r3, #0
  403c6a:	bf0c      	ite	eq
  403c6c:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403c6e:	461a      	movne	r2, r3
  403c70:	4669      	mov	r1, sp
  403c72:	480c      	ldr	r0, [pc, #48]	; (403ca4 <xTimerGenericCommand+0x60>)
  403c74:	6800      	ldr	r0, [r0, #0]
  403c76:	4c0d      	ldr	r4, [pc, #52]	; (403cac <xTimerGenericCommand+0x68>)
  403c78:	47a0      	blx	r4
}
  403c7a:	b005      	add	sp, #20
  403c7c:	bd30      	pop	{r4, r5, pc}
  403c7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403c82:	b672      	cpsid	i
  403c84:	f383 8811 	msr	BASEPRI, r3
  403c88:	f3bf 8f6f 	isb	sy
  403c8c:	f3bf 8f4f 	dsb	sy
  403c90:	b662      	cpsie	i
  403c92:	e7fe      	b.n	403c92 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403c94:	2300      	movs	r3, #0
  403c96:	4669      	mov	r1, sp
  403c98:	4c05      	ldr	r4, [pc, #20]	; (403cb0 <xTimerGenericCommand+0x6c>)
  403c9a:	47a0      	blx	r4
  403c9c:	e7ed      	b.n	403c7a <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  403c9e:	2000      	movs	r0, #0
	return xReturn;
  403ca0:	e7eb      	b.n	403c7a <xTimerGenericCommand+0x36>
  403ca2:	bf00      	nop
  403ca4:	2040c938 	.word	0x2040c938
  403ca8:	00403981 	.word	0x00403981
  403cac:	00402a11 	.word	0x00402a11
  403cb0:	00402bf5 	.word	0x00402bf5

00403cb4 <prvSampleTimeNow>:
{
  403cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403cb8:	b082      	sub	sp, #8
  403cba:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  403cbc:	4b24      	ldr	r3, [pc, #144]	; (403d50 <prvSampleTimeNow+0x9c>)
  403cbe:	4798      	blx	r3
  403cc0:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  403cc2:	4b24      	ldr	r3, [pc, #144]	; (403d54 <prvSampleTimeNow+0xa0>)
  403cc4:	681b      	ldr	r3, [r3, #0]
  403cc6:	4298      	cmp	r0, r3
  403cc8:	d31b      	bcc.n	403d02 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  403cca:	2300      	movs	r3, #0
  403ccc:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  403cd0:	4b20      	ldr	r3, [pc, #128]	; (403d54 <prvSampleTimeNow+0xa0>)
  403cd2:	601f      	str	r7, [r3, #0]
}
  403cd4:	4638      	mov	r0, r7
  403cd6:	b002      	add	sp, #8
  403cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403cdc:	2100      	movs	r1, #0
  403cde:	9100      	str	r1, [sp, #0]
  403ce0:	460b      	mov	r3, r1
  403ce2:	4652      	mov	r2, sl
  403ce4:	4620      	mov	r0, r4
  403ce6:	4c1c      	ldr	r4, [pc, #112]	; (403d58 <prvSampleTimeNow+0xa4>)
  403ce8:	47a0      	blx	r4
				configASSERT( xResult );
  403cea:	b960      	cbnz	r0, 403d06 <prvSampleTimeNow+0x52>
  403cec:	f04f 0380 	mov.w	r3, #128	; 0x80
  403cf0:	b672      	cpsid	i
  403cf2:	f383 8811 	msr	BASEPRI, r3
  403cf6:	f3bf 8f6f 	isb	sy
  403cfa:	f3bf 8f4f 	dsb	sy
  403cfe:	b662      	cpsie	i
  403d00:	e7fe      	b.n	403d00 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403d02:	4d16      	ldr	r5, [pc, #88]	; (403d5c <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403d04:	4e16      	ldr	r6, [pc, #88]	; (403d60 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403d06:	682b      	ldr	r3, [r5, #0]
  403d08:	681a      	ldr	r2, [r3, #0]
  403d0a:	b1c2      	cbz	r2, 403d3e <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403d0c:	68db      	ldr	r3, [r3, #12]
  403d0e:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403d12:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403d14:	f104 0904 	add.w	r9, r4, #4
  403d18:	4648      	mov	r0, r9
  403d1a:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403d1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403d1e:	4620      	mov	r0, r4
  403d20:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403d22:	69e3      	ldr	r3, [r4, #28]
  403d24:	2b01      	cmp	r3, #1
  403d26:	d1ee      	bne.n	403d06 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403d28:	69a3      	ldr	r3, [r4, #24]
  403d2a:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403d2c:	459a      	cmp	sl, r3
  403d2e:	d2d5      	bcs.n	403cdc <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403d30:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403d32:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403d34:	4649      	mov	r1, r9
  403d36:	6828      	ldr	r0, [r5, #0]
  403d38:	4b0a      	ldr	r3, [pc, #40]	; (403d64 <prvSampleTimeNow+0xb0>)
  403d3a:	4798      	blx	r3
  403d3c:	e7e3      	b.n	403d06 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  403d3e:	4a0a      	ldr	r2, [pc, #40]	; (403d68 <prvSampleTimeNow+0xb4>)
  403d40:	6810      	ldr	r0, [r2, #0]
  403d42:	4906      	ldr	r1, [pc, #24]	; (403d5c <prvSampleTimeNow+0xa8>)
  403d44:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  403d46:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  403d48:	2301      	movs	r3, #1
  403d4a:	f8c8 3000 	str.w	r3, [r8]
  403d4e:	e7bf      	b.n	403cd0 <prvSampleTimeNow+0x1c>
  403d50:	004032a5 	.word	0x004032a5
  403d54:	2040c934 	.word	0x2040c934
  403d58:	00403c45 	.word	0x00403c45
  403d5c:	2040c904 	.word	0x2040c904
  403d60:	00402359 	.word	0x00402359
  403d64:	00402325 	.word	0x00402325
  403d68:	2040c908 	.word	0x2040c908

00403d6c <prvTimerTask>:
{
  403d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403d70:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403d72:	4e75      	ldr	r6, [pc, #468]	; (403f48 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  403d74:	4f75      	ldr	r7, [pc, #468]	; (403f4c <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  403d76:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 403f74 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403d7a:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 403f78 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403d7e:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  403d80:	681a      	ldr	r2, [r3, #0]
  403d82:	2a00      	cmp	r2, #0
  403d84:	f000 80ce 	beq.w	403f24 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403d88:	68db      	ldr	r3, [r3, #12]
  403d8a:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  403d8c:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403d8e:	a804      	add	r0, sp, #16
  403d90:	4b6f      	ldr	r3, [pc, #444]	; (403f50 <prvTimerTask+0x1e4>)
  403d92:	4798      	blx	r3
  403d94:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403d96:	9b04      	ldr	r3, [sp, #16]
  403d98:	2b00      	cmp	r3, #0
  403d9a:	d144      	bne.n	403e26 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403d9c:	42a0      	cmp	r0, r4
  403d9e:	d212      	bcs.n	403dc6 <prvTimerTask+0x5a>
  403da0:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  403da2:	1b61      	subs	r1, r4, r5
  403da4:	4b6b      	ldr	r3, [pc, #428]	; (403f54 <prvTimerTask+0x1e8>)
  403da6:	6818      	ldr	r0, [r3, #0]
  403da8:	4b6b      	ldr	r3, [pc, #428]	; (403f58 <prvTimerTask+0x1ec>)
  403daa:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403dac:	4b6b      	ldr	r3, [pc, #428]	; (403f5c <prvTimerTask+0x1f0>)
  403dae:	4798      	blx	r3
  403db0:	2800      	cmp	r0, #0
  403db2:	d13a      	bne.n	403e2a <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  403db4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403db8:	f8c9 3000 	str.w	r3, [r9]
  403dbc:	f3bf 8f4f 	dsb	sy
  403dc0:	f3bf 8f6f 	isb	sy
  403dc4:	e031      	b.n	403e2a <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  403dc6:	4b65      	ldr	r3, [pc, #404]	; (403f5c <prvTimerTask+0x1f0>)
  403dc8:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403dca:	6833      	ldr	r3, [r6, #0]
  403dcc:	68db      	ldr	r3, [r3, #12]
  403dce:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403dd2:	f10a 0004 	add.w	r0, sl, #4
  403dd6:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403dd8:	f8da 301c 	ldr.w	r3, [sl, #28]
  403ddc:	2b01      	cmp	r3, #1
  403dde:	d004      	beq.n	403dea <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403de0:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403de4:	4650      	mov	r0, sl
  403de6:	4798      	blx	r3
  403de8:	e01f      	b.n	403e2a <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403dea:	f8da 1018 	ldr.w	r1, [sl, #24]
  403dee:	4623      	mov	r3, r4
  403df0:	462a      	mov	r2, r5
  403df2:	4421      	add	r1, r4
  403df4:	4650      	mov	r0, sl
  403df6:	4d5a      	ldr	r5, [pc, #360]	; (403f60 <prvTimerTask+0x1f4>)
  403df8:	47a8      	blx	r5
  403dfa:	2801      	cmp	r0, #1
  403dfc:	d1f0      	bne.n	403de0 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403dfe:	2100      	movs	r1, #0
  403e00:	9100      	str	r1, [sp, #0]
  403e02:	460b      	mov	r3, r1
  403e04:	4622      	mov	r2, r4
  403e06:	4650      	mov	r0, sl
  403e08:	4c56      	ldr	r4, [pc, #344]	; (403f64 <prvTimerTask+0x1f8>)
  403e0a:	47a0      	blx	r4
			configASSERT( xResult );
  403e0c:	2800      	cmp	r0, #0
  403e0e:	d1e7      	bne.n	403de0 <prvTimerTask+0x74>
  403e10:	f04f 0380 	mov.w	r3, #128	; 0x80
  403e14:	b672      	cpsid	i
  403e16:	f383 8811 	msr	BASEPRI, r3
  403e1a:	f3bf 8f6f 	isb	sy
  403e1e:	f3bf 8f4f 	dsb	sy
  403e22:	b662      	cpsie	i
  403e24:	e7fe      	b.n	403e24 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  403e26:	4b4d      	ldr	r3, [pc, #308]	; (403f5c <prvTimerTask+0x1f0>)
  403e28:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403e2a:	4d4a      	ldr	r5, [pc, #296]	; (403f54 <prvTimerTask+0x1e8>)
  403e2c:	4c4e      	ldr	r4, [pc, #312]	; (403f68 <prvTimerTask+0x1fc>)
  403e2e:	e006      	b.n	403e3e <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403e30:	9907      	ldr	r1, [sp, #28]
  403e32:	9806      	ldr	r0, [sp, #24]
  403e34:	9b05      	ldr	r3, [sp, #20]
  403e36:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403e38:	9b04      	ldr	r3, [sp, #16]
  403e3a:	2b00      	cmp	r3, #0
  403e3c:	da09      	bge.n	403e52 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403e3e:	2300      	movs	r3, #0
  403e40:	461a      	mov	r2, r3
  403e42:	a904      	add	r1, sp, #16
  403e44:	6828      	ldr	r0, [r5, #0]
  403e46:	47a0      	blx	r4
  403e48:	2800      	cmp	r0, #0
  403e4a:	d098      	beq.n	403d7e <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403e4c:	9b04      	ldr	r3, [sp, #16]
  403e4e:	2b00      	cmp	r3, #0
  403e50:	dbee      	blt.n	403e30 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  403e52:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403e56:	f8da 3014 	ldr.w	r3, [sl, #20]
  403e5a:	b113      	cbz	r3, 403e62 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403e5c:	f10a 0004 	add.w	r0, sl, #4
  403e60:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403e62:	a803      	add	r0, sp, #12
  403e64:	4b3a      	ldr	r3, [pc, #232]	; (403f50 <prvTimerTask+0x1e4>)
  403e66:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403e68:	9b04      	ldr	r3, [sp, #16]
  403e6a:	2b09      	cmp	r3, #9
  403e6c:	d8e7      	bhi.n	403e3e <prvTimerTask+0xd2>
  403e6e:	a201      	add	r2, pc, #4	; (adr r2, 403e74 <prvTimerTask+0x108>)
  403e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403e74:	00403e9d 	.word	0x00403e9d
  403e78:	00403e9d 	.word	0x00403e9d
  403e7c:	00403e9d 	.word	0x00403e9d
  403e80:	00403e3f 	.word	0x00403e3f
  403e84:	00403ef1 	.word	0x00403ef1
  403e88:	00403f1d 	.word	0x00403f1d
  403e8c:	00403e9d 	.word	0x00403e9d
  403e90:	00403e9d 	.word	0x00403e9d
  403e94:	00403e3f 	.word	0x00403e3f
  403e98:	00403ef1 	.word	0x00403ef1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403e9c:	9c05      	ldr	r4, [sp, #20]
  403e9e:	f8da 1018 	ldr.w	r1, [sl, #24]
  403ea2:	4623      	mov	r3, r4
  403ea4:	4602      	mov	r2, r0
  403ea6:	4421      	add	r1, r4
  403ea8:	4650      	mov	r0, sl
  403eaa:	4c2d      	ldr	r4, [pc, #180]	; (403f60 <prvTimerTask+0x1f4>)
  403eac:	47a0      	blx	r4
  403eae:	2801      	cmp	r0, #1
  403eb0:	d1bc      	bne.n	403e2c <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403eb2:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403eb6:	4650      	mov	r0, sl
  403eb8:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403eba:	f8da 301c 	ldr.w	r3, [sl, #28]
  403ebe:	2b01      	cmp	r3, #1
  403ec0:	d1b4      	bne.n	403e2c <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403ec2:	f8da 2018 	ldr.w	r2, [sl, #24]
  403ec6:	2100      	movs	r1, #0
  403ec8:	9100      	str	r1, [sp, #0]
  403eca:	460b      	mov	r3, r1
  403ecc:	9805      	ldr	r0, [sp, #20]
  403ece:	4402      	add	r2, r0
  403ed0:	4650      	mov	r0, sl
  403ed2:	4c24      	ldr	r4, [pc, #144]	; (403f64 <prvTimerTask+0x1f8>)
  403ed4:	47a0      	blx	r4
							configASSERT( xResult );
  403ed6:	2800      	cmp	r0, #0
  403ed8:	d1a8      	bne.n	403e2c <prvTimerTask+0xc0>
  403eda:	f04f 0380 	mov.w	r3, #128	; 0x80
  403ede:	b672      	cpsid	i
  403ee0:	f383 8811 	msr	BASEPRI, r3
  403ee4:	f3bf 8f6f 	isb	sy
  403ee8:	f3bf 8f4f 	dsb	sy
  403eec:	b662      	cpsie	i
  403eee:	e7fe      	b.n	403eee <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403ef0:	9905      	ldr	r1, [sp, #20]
  403ef2:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403ef6:	b131      	cbz	r1, 403f06 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403ef8:	4603      	mov	r3, r0
  403efa:	4602      	mov	r2, r0
  403efc:	4401      	add	r1, r0
  403efe:	4650      	mov	r0, sl
  403f00:	4c17      	ldr	r4, [pc, #92]	; (403f60 <prvTimerTask+0x1f4>)
  403f02:	47a0      	blx	r4
  403f04:	e792      	b.n	403e2c <prvTimerTask+0xc0>
  403f06:	f04f 0380 	mov.w	r3, #128	; 0x80
  403f0a:	b672      	cpsid	i
  403f0c:	f383 8811 	msr	BASEPRI, r3
  403f10:	f3bf 8f6f 	isb	sy
  403f14:	f3bf 8f4f 	dsb	sy
  403f18:	b662      	cpsie	i
  403f1a:	e7fe      	b.n	403f1a <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403f1c:	4650      	mov	r0, sl
  403f1e:	4b13      	ldr	r3, [pc, #76]	; (403f6c <prvTimerTask+0x200>)
  403f20:	4798      	blx	r3
  403f22:	e783      	b.n	403e2c <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403f24:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403f26:	a804      	add	r0, sp, #16
  403f28:	4b09      	ldr	r3, [pc, #36]	; (403f50 <prvTimerTask+0x1e4>)
  403f2a:	4798      	blx	r3
  403f2c:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403f2e:	9b04      	ldr	r3, [sp, #16]
  403f30:	2b00      	cmp	r3, #0
  403f32:	f47f af78 	bne.w	403e26 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  403f36:	4b0e      	ldr	r3, [pc, #56]	; (403f70 <prvTimerTask+0x204>)
  403f38:	681b      	ldr	r3, [r3, #0]
  403f3a:	681a      	ldr	r2, [r3, #0]
  403f3c:	fab2 f282 	clz	r2, r2
  403f40:	0952      	lsrs	r2, r2, #5
  403f42:	2400      	movs	r4, #0
  403f44:	e72d      	b.n	403da2 <prvTimerTask+0x36>
  403f46:	bf00      	nop
  403f48:	2040c904 	.word	0x2040c904
  403f4c:	00403295 	.word	0x00403295
  403f50:	00403cb5 	.word	0x00403cb5
  403f54:	2040c938 	.word	0x2040c938
  403f58:	00402ef9 	.word	0x00402ef9
  403f5c:	004033fd 	.word	0x004033fd
  403f60:	00403b1d 	.word	0x00403b1d
  403f64:	00403c45 	.word	0x00403c45
  403f68:	00402cf5 	.word	0x00402cf5
  403f6c:	00402709 	.word	0x00402709
  403f70:	2040c908 	.word	0x2040c908
  403f74:	e000ed04 	.word	0xe000ed04
  403f78:	00402359 	.word	0x00402359

00403f7c <AFEC_pot_Callback>:
  /* Selecina canal e inicializa converso */
  afec_channel_enable(AFEC_POT, AFEC_POT_CHANNEL);
  afec_start_software_conversion(AFEC_POT);
}

static void AFEC_pot_Callback(void){
  403f7c:	b510      	push	{r4, lr}
  403f7e:	b082      	sub	sp, #8
	afec->AFEC_CSELR = afec_ch;
  403f80:	4b07      	ldr	r3, [pc, #28]	; (403fa0 <AFEC_pot_Callback+0x24>)
  403f82:	2206      	movs	r2, #6
  403f84:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  403f86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  adcData adc;
  adc.value = afec_channel_get_value(AFEC_POT, AFEC_POT_CHANNEL);
  403f88:	9301      	str	r3, [sp, #4]
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  403f8a:	2300      	movs	r3, #0
  403f8c:	aa02      	add	r2, sp, #8
  403f8e:	f842 3d08 	str.w	r3, [r2, #-8]!
  xQueueSendFromISR(xQueueADC, &adc, &xHigherPriorityTaskWoken);
  403f92:	a901      	add	r1, sp, #4
  403f94:	4803      	ldr	r0, [pc, #12]	; (403fa4 <AFEC_pot_Callback+0x28>)
  403f96:	6800      	ldr	r0, [r0, #0]
  403f98:	4c03      	ldr	r4, [pc, #12]	; (403fa8 <AFEC_pot_Callback+0x2c>)
  403f9a:	47a0      	blx	r4
}
  403f9c:	b002      	add	sp, #8
  403f9e:	bd10      	pop	{r4, pc}
  403fa0:	40064000 	.word	0x40064000
  403fa4:	2040ca48 	.word	0x2040ca48
  403fa8:	00402bf5 	.word	0x00402bf5

00403fac <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403fac:	b5f0      	push	{r4, r5, r6, r7, lr}
  403fae:	b083      	sub	sp, #12
  403fb0:	4605      	mov	r5, r0
  403fb2:	460c      	mov	r4, r1
	uint32_t val = 0;
  403fb4:	2300      	movs	r3, #0
  403fb6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403fb8:	4b2a      	ldr	r3, [pc, #168]	; (404064 <usart_serial_getchar+0xb8>)
  403fba:	4298      	cmp	r0, r3
  403fbc:	d013      	beq.n	403fe6 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403fbe:	4b2a      	ldr	r3, [pc, #168]	; (404068 <usart_serial_getchar+0xbc>)
  403fc0:	4298      	cmp	r0, r3
  403fc2:	d018      	beq.n	403ff6 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403fc4:	4b29      	ldr	r3, [pc, #164]	; (40406c <usart_serial_getchar+0xc0>)
  403fc6:	4298      	cmp	r0, r3
  403fc8:	d01d      	beq.n	404006 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403fca:	4b29      	ldr	r3, [pc, #164]	; (404070 <usart_serial_getchar+0xc4>)
  403fcc:	429d      	cmp	r5, r3
  403fce:	d022      	beq.n	404016 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403fd0:	4b28      	ldr	r3, [pc, #160]	; (404074 <usart_serial_getchar+0xc8>)
  403fd2:	429d      	cmp	r5, r3
  403fd4:	d027      	beq.n	404026 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403fd6:	4b28      	ldr	r3, [pc, #160]	; (404078 <usart_serial_getchar+0xcc>)
  403fd8:	429d      	cmp	r5, r3
  403fda:	d02e      	beq.n	40403a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403fdc:	4b27      	ldr	r3, [pc, #156]	; (40407c <usart_serial_getchar+0xd0>)
  403fde:	429d      	cmp	r5, r3
  403fe0:	d035      	beq.n	40404e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403fe2:	b003      	add	sp, #12
  403fe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403fe6:	461f      	mov	r7, r3
  403fe8:	4e25      	ldr	r6, [pc, #148]	; (404080 <usart_serial_getchar+0xd4>)
  403fea:	4621      	mov	r1, r4
  403fec:	4638      	mov	r0, r7
  403fee:	47b0      	blx	r6
  403ff0:	2800      	cmp	r0, #0
  403ff2:	d1fa      	bne.n	403fea <usart_serial_getchar+0x3e>
  403ff4:	e7e9      	b.n	403fca <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403ff6:	461f      	mov	r7, r3
  403ff8:	4e21      	ldr	r6, [pc, #132]	; (404080 <usart_serial_getchar+0xd4>)
  403ffa:	4621      	mov	r1, r4
  403ffc:	4638      	mov	r0, r7
  403ffe:	47b0      	blx	r6
  404000:	2800      	cmp	r0, #0
  404002:	d1fa      	bne.n	403ffa <usart_serial_getchar+0x4e>
  404004:	e7e4      	b.n	403fd0 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  404006:	461f      	mov	r7, r3
  404008:	4e1d      	ldr	r6, [pc, #116]	; (404080 <usart_serial_getchar+0xd4>)
  40400a:	4621      	mov	r1, r4
  40400c:	4638      	mov	r0, r7
  40400e:	47b0      	blx	r6
  404010:	2800      	cmp	r0, #0
  404012:	d1fa      	bne.n	40400a <usart_serial_getchar+0x5e>
  404014:	e7df      	b.n	403fd6 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  404016:	461f      	mov	r7, r3
  404018:	4e19      	ldr	r6, [pc, #100]	; (404080 <usart_serial_getchar+0xd4>)
  40401a:	4621      	mov	r1, r4
  40401c:	4638      	mov	r0, r7
  40401e:	47b0      	blx	r6
  404020:	2800      	cmp	r0, #0
  404022:	d1fa      	bne.n	40401a <usart_serial_getchar+0x6e>
  404024:	e7da      	b.n	403fdc <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  404026:	461e      	mov	r6, r3
  404028:	4d16      	ldr	r5, [pc, #88]	; (404084 <usart_serial_getchar+0xd8>)
  40402a:	a901      	add	r1, sp, #4
  40402c:	4630      	mov	r0, r6
  40402e:	47a8      	blx	r5
  404030:	2800      	cmp	r0, #0
  404032:	d1fa      	bne.n	40402a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  404034:	9b01      	ldr	r3, [sp, #4]
  404036:	7023      	strb	r3, [r4, #0]
  404038:	e7d3      	b.n	403fe2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40403a:	461e      	mov	r6, r3
  40403c:	4d11      	ldr	r5, [pc, #68]	; (404084 <usart_serial_getchar+0xd8>)
  40403e:	a901      	add	r1, sp, #4
  404040:	4630      	mov	r0, r6
  404042:	47a8      	blx	r5
  404044:	2800      	cmp	r0, #0
  404046:	d1fa      	bne.n	40403e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  404048:	9b01      	ldr	r3, [sp, #4]
  40404a:	7023      	strb	r3, [r4, #0]
  40404c:	e7c9      	b.n	403fe2 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40404e:	461e      	mov	r6, r3
  404050:	4d0c      	ldr	r5, [pc, #48]	; (404084 <usart_serial_getchar+0xd8>)
  404052:	a901      	add	r1, sp, #4
  404054:	4630      	mov	r0, r6
  404056:	47a8      	blx	r5
  404058:	2800      	cmp	r0, #0
  40405a:	d1fa      	bne.n	404052 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40405c:	9b01      	ldr	r3, [sp, #4]
  40405e:	7023      	strb	r3, [r4, #0]
}
  404060:	e7bf      	b.n	403fe2 <usart_serial_getchar+0x36>
  404062:	bf00      	nop
  404064:	400e0800 	.word	0x400e0800
  404068:	400e0a00 	.word	0x400e0a00
  40406c:	400e1a00 	.word	0x400e1a00
  404070:	400e1c00 	.word	0x400e1c00
  404074:	40024000 	.word	0x40024000
  404078:	40028000 	.word	0x40028000
  40407c:	4002c000 	.word	0x4002c000
  404080:	00401f1b 	.word	0x00401f1b
  404084:	00402027 	.word	0x00402027

00404088 <usart_serial_putchar>:
{
  404088:	b570      	push	{r4, r5, r6, lr}
  40408a:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  40408c:	4b2a      	ldr	r3, [pc, #168]	; (404138 <usart_serial_putchar+0xb0>)
  40408e:	4298      	cmp	r0, r3
  404090:	d013      	beq.n	4040ba <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  404092:	4b2a      	ldr	r3, [pc, #168]	; (40413c <usart_serial_putchar+0xb4>)
  404094:	4298      	cmp	r0, r3
  404096:	d019      	beq.n	4040cc <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  404098:	4b29      	ldr	r3, [pc, #164]	; (404140 <usart_serial_putchar+0xb8>)
  40409a:	4298      	cmp	r0, r3
  40409c:	d01f      	beq.n	4040de <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  40409e:	4b29      	ldr	r3, [pc, #164]	; (404144 <usart_serial_putchar+0xbc>)
  4040a0:	4298      	cmp	r0, r3
  4040a2:	d025      	beq.n	4040f0 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4040a4:	4b28      	ldr	r3, [pc, #160]	; (404148 <usart_serial_putchar+0xc0>)
  4040a6:	4298      	cmp	r0, r3
  4040a8:	d02b      	beq.n	404102 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4040aa:	4b28      	ldr	r3, [pc, #160]	; (40414c <usart_serial_putchar+0xc4>)
  4040ac:	4298      	cmp	r0, r3
  4040ae:	d031      	beq.n	404114 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4040b0:	4b27      	ldr	r3, [pc, #156]	; (404150 <usart_serial_putchar+0xc8>)
  4040b2:	4298      	cmp	r0, r3
  4040b4:	d037      	beq.n	404126 <usart_serial_putchar+0x9e>
	return 0;
  4040b6:	2000      	movs	r0, #0
}
  4040b8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4040ba:	461e      	mov	r6, r3
  4040bc:	4d25      	ldr	r5, [pc, #148]	; (404154 <usart_serial_putchar+0xcc>)
  4040be:	4621      	mov	r1, r4
  4040c0:	4630      	mov	r0, r6
  4040c2:	47a8      	blx	r5
  4040c4:	2800      	cmp	r0, #0
  4040c6:	d1fa      	bne.n	4040be <usart_serial_putchar+0x36>
		return 1;
  4040c8:	2001      	movs	r0, #1
  4040ca:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4040cc:	461e      	mov	r6, r3
  4040ce:	4d21      	ldr	r5, [pc, #132]	; (404154 <usart_serial_putchar+0xcc>)
  4040d0:	4621      	mov	r1, r4
  4040d2:	4630      	mov	r0, r6
  4040d4:	47a8      	blx	r5
  4040d6:	2800      	cmp	r0, #0
  4040d8:	d1fa      	bne.n	4040d0 <usart_serial_putchar+0x48>
		return 1;
  4040da:	2001      	movs	r0, #1
  4040dc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4040de:	461e      	mov	r6, r3
  4040e0:	4d1c      	ldr	r5, [pc, #112]	; (404154 <usart_serial_putchar+0xcc>)
  4040e2:	4621      	mov	r1, r4
  4040e4:	4630      	mov	r0, r6
  4040e6:	47a8      	blx	r5
  4040e8:	2800      	cmp	r0, #0
  4040ea:	d1fa      	bne.n	4040e2 <usart_serial_putchar+0x5a>
		return 1;
  4040ec:	2001      	movs	r0, #1
  4040ee:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4040f0:	461e      	mov	r6, r3
  4040f2:	4d18      	ldr	r5, [pc, #96]	; (404154 <usart_serial_putchar+0xcc>)
  4040f4:	4621      	mov	r1, r4
  4040f6:	4630      	mov	r0, r6
  4040f8:	47a8      	blx	r5
  4040fa:	2800      	cmp	r0, #0
  4040fc:	d1fa      	bne.n	4040f4 <usart_serial_putchar+0x6c>
		return 1;
  4040fe:	2001      	movs	r0, #1
  404100:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  404102:	461e      	mov	r6, r3
  404104:	4d14      	ldr	r5, [pc, #80]	; (404158 <usart_serial_putchar+0xd0>)
  404106:	4621      	mov	r1, r4
  404108:	4630      	mov	r0, r6
  40410a:	47a8      	blx	r5
  40410c:	2800      	cmp	r0, #0
  40410e:	d1fa      	bne.n	404106 <usart_serial_putchar+0x7e>
		return 1;
  404110:	2001      	movs	r0, #1
  404112:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  404114:	461e      	mov	r6, r3
  404116:	4d10      	ldr	r5, [pc, #64]	; (404158 <usart_serial_putchar+0xd0>)
  404118:	4621      	mov	r1, r4
  40411a:	4630      	mov	r0, r6
  40411c:	47a8      	blx	r5
  40411e:	2800      	cmp	r0, #0
  404120:	d1fa      	bne.n	404118 <usart_serial_putchar+0x90>
		return 1;
  404122:	2001      	movs	r0, #1
  404124:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  404126:	461e      	mov	r6, r3
  404128:	4d0b      	ldr	r5, [pc, #44]	; (404158 <usart_serial_putchar+0xd0>)
  40412a:	4621      	mov	r1, r4
  40412c:	4630      	mov	r0, r6
  40412e:	47a8      	blx	r5
  404130:	2800      	cmp	r0, #0
  404132:	d1fa      	bne.n	40412a <usart_serial_putchar+0xa2>
		return 1;
  404134:	2001      	movs	r0, #1
  404136:	bd70      	pop	{r4, r5, r6, pc}
  404138:	400e0800 	.word	0x400e0800
  40413c:	400e0a00 	.word	0x400e0a00
  404140:	400e1a00 	.word	0x400e1a00
  404144:	400e1c00 	.word	0x400e1c00
  404148:	40024000 	.word	0x40024000
  40414c:	40028000 	.word	0x40028000
  404150:	4002c000 	.word	0x4002c000
  404154:	00401f09 	.word	0x00401f09
  404158:	00402011 	.word	0x00402011

0040415c <TC1_Handler>:
void TC1_Handler(void){
  40415c:	b500      	push	{lr}
  40415e:	b083      	sub	sp, #12
  ul_dummy = tc_get_status(TC0, 1);
  404160:	2101      	movs	r1, #1
  404162:	4806      	ldr	r0, [pc, #24]	; (40417c <TC1_Handler+0x20>)
  404164:	4b06      	ldr	r3, [pc, #24]	; (404180 <TC1_Handler+0x24>)
  404166:	4798      	blx	r3
  404168:	9001      	str	r0, [sp, #4]
  UNUSED(ul_dummy);
  40416a:	9b01      	ldr	r3, [sp, #4]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40416c:	4b05      	ldr	r3, [pc, #20]	; (404184 <TC1_Handler+0x28>)
  40416e:	2240      	movs	r2, #64	; 0x40
  404170:	615a      	str	r2, [r3, #20]
	afec->AFEC_CR = AFEC_CR_START;
  404172:	2202      	movs	r2, #2
  404174:	601a      	str	r2, [r3, #0]
}
  404176:	b003      	add	sp, #12
  404178:	f85d fb04 	ldr.w	pc, [sp], #4
  40417c:	4000c000 	.word	0x4000c000
  404180:	00400507 	.word	0x00400507
  404184:	40064000 	.word	0x40064000

00404188 <vApplicationStackOverflowHook>:
/**
* \brief Called if stack overflow during execution
*/
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
signed char *pcTaskName)
{
  404188:	b508      	push	{r3, lr}
  printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  40418a:	460a      	mov	r2, r1
  40418c:	4601      	mov	r1, r0
  40418e:	4802      	ldr	r0, [pc, #8]	; (404198 <vApplicationStackOverflowHook+0x10>)
  404190:	4b02      	ldr	r3, [pc, #8]	; (40419c <vApplicationStackOverflowHook+0x14>)
  404192:	4798      	blx	r3
  404194:	e7fe      	b.n	404194 <vApplicationStackOverflowHook+0xc>
  404196:	bf00      	nop
  404198:	0040b0c0 	.word	0x0040b0c0
  40419c:	00404bd5 	.word	0x00404bd5

004041a0 <vApplicationTickHook>:

/**
* \brief This function is called by FreeRTOS each tick
*/
extern void vApplicationTickHook(void)
{
  4041a0:	4770      	bx	lr

004041a2 <vApplicationMallocFailedHook>:
  4041a2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4041a6:	b672      	cpsid	i
  4041a8:	f383 8811 	msr	BASEPRI, r3
  4041ac:	f3bf 8f6f 	isb	sy
  4041b0:	f3bf 8f4f 	dsb	sy
  4041b4:	b662      	cpsie	i
  4041b6:	e7fe      	b.n	4041b6 <vApplicationMallocFailedHook+0x14>

004041b8 <draw_screen>:

/************************************************************************/
/* funcoes                                                              */
/************************************************************************/

void draw_screen(void) {
  4041b8:	b510      	push	{r4, lr}
  ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  4041ba:	4806      	ldr	r0, [pc, #24]	; (4041d4 <draw_screen+0x1c>)
  4041bc:	4b06      	ldr	r3, [pc, #24]	; (4041d8 <draw_screen+0x20>)
  4041be:	4798      	blx	r3
  ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  4041c0:	f240 133f 	movw	r3, #319	; 0x13f
  4041c4:	f240 12df 	movw	r2, #479	; 0x1df
  4041c8:	2100      	movs	r1, #0
  4041ca:	4608      	mov	r0, r1
  4041cc:	4c03      	ldr	r4, [pc, #12]	; (4041dc <draw_screen+0x24>)
  4041ce:	47a0      	blx	r4
  4041d0:	bd10      	pop	{r4, pc}
  4041d2:	bf00      	nop
  4041d4:	00fcfcfc 	.word	0x00fcfcfc
  4041d8:	004012c5 	.word	0x004012c5
  4041dc:	00401515 	.word	0x00401515

004041e0 <task_lcd>:
    }
    vTaskDelay(100);
  }
}

void task_lcd(void){
  4041e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4041e4:	b095      	sub	sp, #84	; 0x54
  xQueueTouch = xQueueCreate( 10, sizeof( touchData ) );
  4041e6:	2200      	movs	r2, #0
  4041e8:	2108      	movs	r1, #8
  4041ea:	200a      	movs	r0, #10
  4041ec:	4c2a      	ldr	r4, [pc, #168]	; (404298 <task_lcd+0xb8>)
  4041ee:	47a0      	blx	r4
  4041f0:	4b2a      	ldr	r3, [pc, #168]	; (40429c <task_lcd+0xbc>)
  4041f2:	6018      	str	r0, [r3, #0]
  xQueuePlot = xQueueCreate( 10, sizeof( t_plot ) );
  4041f4:	2200      	movs	r2, #0
  4041f6:	2108      	movs	r1, #8
  4041f8:	200a      	movs	r0, #10
  4041fa:	47a0      	blx	r4
  4041fc:	4b28      	ldr	r3, [pc, #160]	; (4042a0 <task_lcd+0xc0>)
  4041fe:	6018      	str	r0, [r3, #0]
  g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  404200:	4828      	ldr	r0, [pc, #160]	; (4042a4 <task_lcd+0xc4>)
  404202:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  404206:	6003      	str	r3, [r0, #0]
  g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  404208:	f44f 73a0 	mov.w	r3, #320	; 0x140
  40420c:	6043      	str	r3, [r0, #4]
  g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_WHITE);
  40420e:	4b26      	ldr	r3, [pc, #152]	; (4042a8 <task_lcd+0xc8>)
  404210:	6083      	str	r3, [r0, #8]
  g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_WHITE);
  404212:	60c3      	str	r3, [r0, #12]
  ili9488_init(&g_ili9488_display_opt);
  404214:	4b25      	ldr	r3, [pc, #148]	; (4042ac <task_lcd+0xcc>)
  404216:	4798      	blx	r3
  ili9488_set_display_direction(PORTRAIT);
  404218:	2001      	movs	r0, #1
  40421a:	4b25      	ldr	r3, [pc, #148]	; (4042b0 <task_lcd+0xd0>)
  40421c:	4798      	blx	r3

  // inicializa LCD e pinta de branco
  configure_lcd();
  draw_screen();
  40421e:	4b25      	ldr	r3, [pc, #148]	; (4042b4 <task_lcd+0xd4>)
  404220:	4798      	blx	r3
  // strut local para armazenar msg enviada pela task do mxt
  touchData touch;
  t_plot plot;
  
  char buffer[64];
  int x = 0;
  404222:	2700      	movs	r7, #0

  while (true) {
    if (xQueueReceive( xQueueTouch, &(touch), ( TickType_t )  0 / portTICK_PERIOD_MS)) {
  404224:	4e1d      	ldr	r6, [pc, #116]	; (40429c <task_lcd+0xbc>)
  404226:	463c      	mov	r4, r7
  404228:	4d23      	ldr	r5, [pc, #140]	; (4042b8 <task_lcd+0xd8>)
  40422a:	e01b      	b.n	404264 <task_lcd+0x84>
	  if (x >= ILI9488_LCD_WIDTH) { 
		  x = 0;
		  draw_screen();
	  }
	  
	  ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  40422c:	4620      	mov	r0, r4
  40422e:	f8df 909c 	ldr.w	r9, [pc, #156]	; 4042cc <task_lcd+0xec>
  404232:	47c8      	blx	r9
	  ili9488_draw_filled_circle(x, ILI9488_LCD_HEIGHT - plot.raw / 16, 2 );
  404234:	9910      	ldr	r1, [sp, #64]	; 0x40
  404236:	0909      	lsrs	r1, r1, #4
  404238:	2202      	movs	r2, #2
  40423a:	f5c1 71a0 	rsb	r1, r1, #320	; 0x140
  40423e:	4638      	mov	r0, r7
  404240:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4042d0 <task_lcd+0xf0>
  404244:	47c0      	blx	r8
	  ili9488_set_foreground_color(COLOR_CONVERT(COLOR_RED));
  404246:	f44f 007c 	mov.w	r0, #16515072	; 0xfc0000
  40424a:	47c8      	blx	r9
	  ili9488_draw_filled_circle(x, ILI9488_LCD_HEIGHT - (plot.raw + 100)/ 16, 2 );
  40424c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40424e:	3164      	adds	r1, #100	; 0x64
  404250:	0909      	lsrs	r1, r1, #4
  404252:	2202      	movs	r2, #2
  404254:	f5c1 71a0 	rsb	r1, r1, #320	; 0x140
  404258:	4638      	mov	r0, r7
  40425a:	47c0      	blx	r8
      
      printf("%d\n",plot.raw); //printa no terminal o valor de plo.raw
  40425c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40425e:	4817      	ldr	r0, [pc, #92]	; (4042bc <task_lcd+0xdc>)
  404260:	4b17      	ldr	r3, [pc, #92]	; (4042c0 <task_lcd+0xe0>)
  404262:	4798      	blx	r3
    if (xQueueReceive( xQueueTouch, &(touch), ( TickType_t )  0 / portTICK_PERIOD_MS)) {
  404264:	4623      	mov	r3, r4
  404266:	4622      	mov	r2, r4
  404268:	a912      	add	r1, sp, #72	; 0x48
  40426a:	6830      	ldr	r0, [r6, #0]
  40426c:	47a8      	blx	r5
    if (xQueueReceive( xQueuePlot, &(plot), ( TickType_t )  100 / portTICK_PERIOD_MS)) {     
  40426e:	4623      	mov	r3, r4
  404270:	2264      	movs	r2, #100	; 0x64
  404272:	a910      	add	r1, sp, #64	; 0x40
  404274:	480a      	ldr	r0, [pc, #40]	; (4042a0 <task_lcd+0xc0>)
  404276:	6800      	ldr	r0, [r0, #0]
  404278:	47a8      	blx	r5
  40427a:	2800      	cmp	r0, #0
  40427c:	d0f2      	beq.n	404264 <task_lcd+0x84>
      sprintf(buffer, "%04d", plot.raw);
  40427e:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404280:	4910      	ldr	r1, [pc, #64]	; (4042c4 <task_lcd+0xe4>)
  404282:	4668      	mov	r0, sp
  404284:	4b10      	ldr	r3, [pc, #64]	; (4042c8 <task_lcd+0xe8>)
  404286:	4798      	blx	r3
	  x += 5;
  404288:	3705      	adds	r7, #5
	  if (x >= ILI9488_LCD_WIDTH) { 
  40428a:	f5b7 7ff0 	cmp.w	r7, #480	; 0x1e0
  40428e:	dbcd      	blt.n	40422c <task_lcd+0x4c>
		  draw_screen();
  404290:	4b08      	ldr	r3, [pc, #32]	; (4042b4 <task_lcd+0xd4>)
  404292:	4798      	blx	r3
		  x = 0;
  404294:	2700      	movs	r7, #0
  404296:	e7c9      	b.n	40422c <task_lcd+0x4c>
  404298:	00402995 	.word	0x00402995
  40429c:	2040ca5c 	.word	0x2040ca5c
  4042a0:	2040ca44 	.word	0x2040ca44
  4042a4:	2040ca4c 	.word	0x2040ca4c
  4042a8:	00fcfcfc 	.word	0x00fcfcfc
  4042ac:	00401351 	.word	0x00401351
  4042b0:	00401205 	.word	0x00401205
  4042b4:	004041b9 	.word	0x004041b9
  4042b8:	00402cf5 	.word	0x00402cf5
  4042bc:	0040b0bc 	.word	0x0040b0bc
  4042c0:	00404bd5 	.word	0x00404bd5
  4042c4:	0040b0b4 	.word	0x0040b0b4
  4042c8:	00405519 	.word	0x00405519
  4042cc:	004012c5 	.word	0x004012c5
  4042d0:	004015d1 	.word	0x004015d1

004042d4 <mxt_handler>:
{
  4042d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4042d8:	b084      	sub	sp, #16
  4042da:	4605      	mov	r5, r0
  4042dc:	4689      	mov	r9, r1
  4042de:	4690      	mov	r8, r2
  uint first = 0;
  4042e0:	f04f 0a00 	mov.w	sl, #0
  uint8_t i = 0; /* Iterator */
  4042e4:	4654      	mov	r4, sl
    if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  4042e6:	4f15      	ldr	r7, [pc, #84]	; (40433c <mxt_handler+0x68>)
  } while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  4042e8:	4e15      	ldr	r6, [pc, #84]	; (404340 <mxt_handler+0x6c>)
  4042ea:	e008      	b.n	4042fe <mxt_handler+0x2a>
    i++;
  4042ec:	3401      	adds	r4, #1
  4042ee:	b2e4      	uxtb	r4, r4
  4042f0:	f04f 0a01 	mov.w	sl, #1
  } while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  4042f4:	4628      	mov	r0, r5
  4042f6:	47b0      	blx	r6
  4042f8:	2c02      	cmp	r4, #2
  4042fa:	d81b      	bhi.n	404334 <mxt_handler+0x60>
  4042fc:	b1d0      	cbz	r0, 404334 <mxt_handler+0x60>
    if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  4042fe:	a901      	add	r1, sp, #4
  404300:	4628      	mov	r0, r5
  404302:	47b8      	blx	r7
  404304:	2800      	cmp	r0, #0
  404306:	d1f5      	bne.n	4042f4 <mxt_handler+0x20>
    if(first == 0 ){
  404308:	f1ba 0f00 	cmp.w	sl, #0
  40430c:	d1ee      	bne.n	4042ec <mxt_handler+0x18>
      *x = convert_axis_system_x(touch_event.y);
  40430e:	f8bd 3008 	ldrh.w	r3, [sp, #8]
  return ILI9488_LCD_WIDTH - ILI9488_LCD_WIDTH*touch_y/4096;
  404312:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  404316:	f3c3 13d3 	ubfx	r3, r3, #7, #20
  40431a:	f5c3 73f0 	rsb	r3, r3, #480	; 0x1e0
      *x = convert_axis_system_x(touch_event.y);
  40431e:	f8c9 3000 	str.w	r3, [r9]
      *y = convert_axis_system_y(touch_event.x);
  404322:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  return ILI9488_LCD_HEIGHT*touch_x/4096;
  404326:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40432a:	f3c3 1393 	ubfx	r3, r3, #6, #20
      *y = convert_axis_system_y(touch_event.x);
  40432e:	f8c8 3000 	str.w	r3, [r8]
  404332:	e7db      	b.n	4042ec <mxt_handler+0x18>
}
  404334:	b004      	add	sp, #16
  404336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40433a:	bf00      	nop
  40433c:	00400ae5 	.word	0x00400ae5
  404340:	00400a75 	.word	0x00400a75

00404344 <task_mxt>:
void task_mxt(void){
  404344:	b580      	push	{r7, lr}
  404346:	b08a      	sub	sp, #40	; 0x28
  mxt_init(&device);       	/* Initialize the mXT touch device */
  404348:	a802      	add	r0, sp, #8
  40434a:	4b0c      	ldr	r3, [pc, #48]	; (40437c <task_mxt+0x38>)
  40434c:	4798      	blx	r3
    if (mxt_is_message_pending(&device)) {
  40434e:	4c0c      	ldr	r4, [pc, #48]	; (404380 <task_mxt+0x3c>)
      mxt_handler(&device, &touch.x, &touch.y);
  404350:	4f0c      	ldr	r7, [pc, #48]	; (404384 <task_mxt+0x40>)
      xQueueSend( xQueueTouch, &touch, 0);           /* send mesage to queue */
  404352:	4e0d      	ldr	r6, [pc, #52]	; (404388 <task_mxt+0x44>)
  404354:	e002      	b.n	40435c <task_mxt+0x18>
    vTaskDelay(100);
  404356:	2064      	movs	r0, #100	; 0x64
  404358:	4b0c      	ldr	r3, [pc, #48]	; (40438c <task_mxt+0x48>)
  40435a:	4798      	blx	r3
    if (mxt_is_message_pending(&device)) {
  40435c:	a802      	add	r0, sp, #8
  40435e:	47a0      	blx	r4
  404360:	2800      	cmp	r0, #0
  404362:	d0f8      	beq.n	404356 <task_mxt+0x12>
      mxt_handler(&device, &touch.x, &touch.y);
  404364:	aa01      	add	r2, sp, #4
  404366:	4669      	mov	r1, sp
  404368:	a802      	add	r0, sp, #8
  40436a:	47b8      	blx	r7
      xQueueSend( xQueueTouch, &touch, 0);           /* send mesage to queue */
  40436c:	2300      	movs	r3, #0
  40436e:	461a      	mov	r2, r3
  404370:	4669      	mov	r1, sp
  404372:	6830      	ldr	r0, [r6, #0]
  404374:	4d06      	ldr	r5, [pc, #24]	; (404390 <task_mxt+0x4c>)
  404376:	47a8      	blx	r5
  404378:	e7ed      	b.n	404356 <task_mxt+0x12>
  40437a:	bf00      	nop
  40437c:	00400581 	.word	0x00400581
  404380:	00400a75 	.word	0x00400a75
  404384:	004042d5 	.word	0x004042d5
  404388:	2040ca5c 	.word	0x2040ca5c
  40438c:	0040351d 	.word	0x0040351d
  404390:	00402a11 	.word	0x00402a11

00404394 <TC_init>:
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  404394:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404398:	b085      	sub	sp, #20
  40439a:	4606      	mov	r6, r0
  40439c:	460c      	mov	r4, r1
  40439e:	4617      	mov	r7, r2
  4043a0:	4698      	mov	r8, r3
  pmc_enable_periph_clk(ID_TC);
  4043a2:	4608      	mov	r0, r1
  4043a4:	4b1e      	ldr	r3, [pc, #120]	; (404420 <TC_init+0x8c>)
  4043a6:	4798      	blx	r3
  tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4043a8:	4d1e      	ldr	r5, [pc, #120]	; (404424 <TC_init+0x90>)
  4043aa:	9500      	str	r5, [sp, #0]
  4043ac:	ab02      	add	r3, sp, #8
  4043ae:	aa03      	add	r2, sp, #12
  4043b0:	4629      	mov	r1, r5
  4043b2:	4640      	mov	r0, r8
  4043b4:	f8df 908c 	ldr.w	r9, [pc, #140]	; 404444 <TC_init+0xb0>
  4043b8:	47c8      	blx	r9
  tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4043ba:	9a02      	ldr	r2, [sp, #8]
  4043bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4043c0:	4639      	mov	r1, r7
  4043c2:	4630      	mov	r0, r6
  4043c4:	4b18      	ldr	r3, [pc, #96]	; (404428 <TC_init+0x94>)
  4043c6:	4798      	blx	r3
  tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4043c8:	9a03      	ldr	r2, [sp, #12]
  4043ca:	fbb5 f2f2 	udiv	r2, r5, r2
  4043ce:	fbb2 f2f8 	udiv	r2, r2, r8
  4043d2:	4639      	mov	r1, r7
  4043d4:	4630      	mov	r0, r6
  4043d6:	4b15      	ldr	r3, [pc, #84]	; (40442c <TC_init+0x98>)
  4043d8:	4798      	blx	r3
  NVIC_SetPriority((IRQn_Type) ID_TC, 4);
  4043da:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  4043dc:	2b00      	cmp	r3, #0
  4043de:	db17      	blt.n	404410 <TC_init+0x7c>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4043e0:	4a13      	ldr	r2, [pc, #76]	; (404430 <TC_init+0x9c>)
  4043e2:	2180      	movs	r1, #128	; 0x80
  4043e4:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4043e6:	095b      	lsrs	r3, r3, #5
  4043e8:	f004 041f 	and.w	r4, r4, #31
  4043ec:	2201      	movs	r2, #1
  4043ee:	fa02 f404 	lsl.w	r4, r2, r4
  4043f2:	4a10      	ldr	r2, [pc, #64]	; (404434 <TC_init+0xa0>)
  4043f4:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
  tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4043f8:	2210      	movs	r2, #16
  4043fa:	4639      	mov	r1, r7
  4043fc:	4630      	mov	r0, r6
  4043fe:	4b0e      	ldr	r3, [pc, #56]	; (404438 <TC_init+0xa4>)
  404400:	4798      	blx	r3
  tc_start(TC, TC_CHANNEL);
  404402:	4639      	mov	r1, r7
  404404:	4630      	mov	r0, r6
  404406:	4b0d      	ldr	r3, [pc, #52]	; (40443c <TC_init+0xa8>)
  404408:	4798      	blx	r3
}
  40440a:	b005      	add	sp, #20
  40440c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  404410:	f004 010f 	and.w	r1, r4, #15
  404414:	4a0a      	ldr	r2, [pc, #40]	; (404440 <TC_init+0xac>)
  404416:	440a      	add	r2, r1
  404418:	2180      	movs	r1, #128	; 0x80
  40441a:	7611      	strb	r1, [r2, #24]
  40441c:	e7e3      	b.n	4043e6 <TC_init+0x52>
  40441e:	bf00      	nop
  404420:	00401b3d 	.word	0x00401b3d
  404424:	11e1a300 	.word	0x11e1a300
  404428:	004004d5 	.word	0x004004d5
  40442c:	004004f7 	.word	0x004004f7
  404430:	e000e400 	.word	0xe000e400
  404434:	e000e100 	.word	0xe000e100
  404438:	004004ff 	.word	0x004004ff
  40443c:	004004ef 	.word	0x004004ef
  404440:	e000ecfc 	.word	0xe000ecfc
  404444:	0040050f 	.word	0x0040050f

00404448 <task_adc>:

    }
  }    
}

 void task_adc(void){
  404448:	b5f0      	push	{r4, r5, r6, r7, lr}
  40444a:	b0ab      	sub	sp, #172	; 0xac

    adcData adc;
    t_plot plot;

    xQueueADC  = xQueueCreate( 200, sizeof( adcData ) );
  40444c:	2200      	movs	r2, #0
  40444e:	2104      	movs	r1, #4
  404450:	20c8      	movs	r0, #200	; 0xc8
  404452:	4b3b      	ldr	r3, [pc, #236]	; (404540 <task_adc+0xf8>)
  404454:	4798      	blx	r3
  404456:	4b3b      	ldr	r3, [pc, #236]	; (404544 <task_adc+0xfc>)
  404458:	6018      	str	r0, [r3, #0]
  afec_enable(afec);
  40445a:	4c3b      	ldr	r4, [pc, #236]	; (404548 <task_adc+0x100>)
  40445c:	4620      	mov	r0, r4
  40445e:	4b3b      	ldr	r3, [pc, #236]	; (40454c <task_adc+0x104>)
  404460:	4798      	blx	r3
  afec_get_config_defaults(&afec_cfg);
  404462:	a806      	add	r0, sp, #24
  404464:	4b3a      	ldr	r3, [pc, #232]	; (404550 <task_adc+0x108>)
  404466:	4798      	blx	r3
  afec_init(afec, &afec_cfg);
  404468:	a906      	add	r1, sp, #24
  40446a:	4620      	mov	r0, r4
  40446c:	4b39      	ldr	r3, [pc, #228]	; (404554 <task_adc+0x10c>)
  40446e:	4798      	blx	r3
	reg = afec->AFEC_MR;
  404470:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  404472:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  404476:	6063      	str	r3, [r4, #4]
  afec_ch_get_config_defaults(&afec_ch_cfg);
  404478:	a803      	add	r0, sp, #12
  40447a:	4b37      	ldr	r3, [pc, #220]	; (404558 <task_adc+0x110>)
  40447c:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40447e:	2600      	movs	r6, #0
  404480:	f88d 600d 	strb.w	r6, [sp, #13]
  afec_ch_set_config(afec, afec_channel, &afec_ch_cfg);
  404484:	aa03      	add	r2, sp, #12
  404486:	2106      	movs	r1, #6
  404488:	4620      	mov	r0, r4
  40448a:	4b34      	ldr	r3, [pc, #208]	; (40455c <task_adc+0x114>)
  40448c:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  40448e:	2506      	movs	r5, #6
  404490:	6665      	str	r5, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  404492:	f44f 7300 	mov.w	r3, #512	; 0x200
  404496:	66e3      	str	r3, [r4, #108]	; 0x6c
  afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  404498:	a804      	add	r0, sp, #16
  40449a:	4b31      	ldr	r3, [pc, #196]	; (404560 <task_adc+0x118>)
  40449c:	4798      	blx	r3
  afec_temp_sensor_set_config(afec, &afec_temp_sensor_cfg);
  40449e:	a904      	add	r1, sp, #16
  4044a0:	4620      	mov	r0, r4
  4044a2:	4b30      	ldr	r3, [pc, #192]	; (404564 <task_adc+0x11c>)
  4044a4:	4798      	blx	r3
  afec_set_callback(afec, afec_channel,	callback, 1);
  4044a6:	2301      	movs	r3, #1
  4044a8:	4a2f      	ldr	r2, [pc, #188]	; (404568 <task_adc+0x120>)
  4044aa:	4629      	mov	r1, r5
  4044ac:	4620      	mov	r0, r4
  4044ae:	4c2f      	ldr	r4, [pc, #188]	; (40456c <task_adc+0x124>)
  4044b0:	47a0      	blx	r4
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4044b2:	4b2f      	ldr	r3, [pc, #188]	; (404570 <task_adc+0x128>)
  4044b4:	2280      	movs	r2, #128	; 0x80
  4044b6:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4044ba:	f44f 7280 	mov.w	r2, #256	; 0x100
  4044be:	605a      	str	r2, [r3, #4]
        
    // configura ADC e TC para controlar a leitura
    config_AFEC_pot(AFEC_POT, AFEC_POT_ID, AFEC_POT_CHANNEL, AFEC_pot_Callback);
    TC_init(TC0, ID_TC1, 1, 100);
  4044c0:	2364      	movs	r3, #100	; 0x64
  4044c2:	2201      	movs	r2, #1
  4044c4:	2118      	movs	r1, #24
  4044c6:	482b      	ldr	r0, [pc, #172]	; (404574 <task_adc+0x12c>)
  4044c8:	4c2b      	ldr	r4, [pc, #172]	; (404578 <task_adc+0x130>)
  4044ca:	47a0      	blx	r4
	/* Cria buffers para filtragem e faz a inicializacao do filtro. */
	float32_t firStateF32[BLOCK_SIZE + NUM_TAPS - 1];
	float32_t inputF32[BLOCK_SIZE + NUM_TAPS - 1];
	float32_t outputF32[BLOCK_SIZE + NUM_TAPS - 1];
	arm_fir_instance_f32 S;
	arm_fir_init_f32(&S, NUM_TAPS, (float32_t *)&firCoeffs32[0], &firStateF32[0], BLOCK_SIZE);
  4044cc:	2301      	movs	r3, #1
  4044ce:	9300      	str	r3, [sp, #0]
  4044d0:	ab1f      	add	r3, sp, #124	; 0x7c
  4044d2:	4a2a      	ldr	r2, [pc, #168]	; (40457c <task_adc+0x134>)
  4044d4:	2108      	movs	r1, #8
  4044d6:	a80c      	add	r0, sp, #48	; 0x30
  4044d8:	4c29      	ldr	r4, [pc, #164]	; (404580 <task_adc+0x138>)
  4044da:	47a0      	blx	r4
 
    int i = 0;

    while(1){

	    if (xQueueReceive( xQueueADC, &(adc), 100)) {
  4044dc:	4d19      	ldr	r5, [pc, #100]	; (404544 <task_adc+0xfc>)
  4044de:	4c29      	ldr	r4, [pc, #164]	; (404584 <task_adc+0x13c>)
		    if(i <= NUM_TAPS){
			    inputF32[i++] = (float) adc.value;
			    } else{
			    arm_fir_f32(&S, &inputF32[0], &outputF32[0], BLOCK_SIZE);
  4044e0:	4f29      	ldr	r7, [pc, #164]	; (404588 <task_adc+0x140>)
  4044e2:	e018      	b.n	404516 <task_adc+0xce>
  4044e4:	2301      	movs	r3, #1
  4044e6:	aa0f      	add	r2, sp, #60	; 0x3c
  4044e8:	a917      	add	r1, sp, #92	; 0x5c
  4044ea:	a80c      	add	r0, sp, #48	; 0x30
  4044ec:	47b8      	blx	r7
			    plot.raw = (int) inputF32[0];
  4044ee:	eddd 7a17 	vldr	s15, [sp, #92]	; 0x5c
  4044f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4044f6:	edcd 7a27 	vstr	s15, [sp, #156]	; 0x9c
			    plot.filtrado = (int) outputF32[0];
  4044fa:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
  4044fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  404502:	edcd 7a28 	vstr	s15, [sp, #160]	; 0xa0
			    xQueueSend(xQueuePlot, &plot, 0);
  404506:	2300      	movs	r3, #0
  404508:	461a      	mov	r2, r3
  40450a:	a927      	add	r1, sp, #156	; 0x9c
  40450c:	481f      	ldr	r0, [pc, #124]	; (40458c <task_adc+0x144>)
  40450e:	6800      	ldr	r0, [r0, #0]
  404510:	4e1f      	ldr	r6, [pc, #124]	; (404590 <task_adc+0x148>)
  404512:	47b0      	blx	r6
			    i = 0;
  404514:	2600      	movs	r6, #0
	    if (xQueueReceive( xQueueADC, &(adc), 100)) {
  404516:	2300      	movs	r3, #0
  404518:	2264      	movs	r2, #100	; 0x64
  40451a:	a929      	add	r1, sp, #164	; 0xa4
  40451c:	6828      	ldr	r0, [r5, #0]
  40451e:	47a0      	blx	r4
  404520:	2800      	cmp	r0, #0
  404522:	d0f8      	beq.n	404516 <task_adc+0xce>
		    if(i <= NUM_TAPS){
  404524:	2e08      	cmp	r6, #8
  404526:	dcdd      	bgt.n	4044e4 <task_adc+0x9c>
			    inputF32[i++] = (float) adc.value;
  404528:	ab2a      	add	r3, sp, #168	; 0xa8
  40452a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
  40452e:	eddd 7a29 	vldr	s15, [sp, #164]	; 0xa4
  404532:	eef8 7a67 	vcvt.f32.u32	s15, s15
  404536:	ed43 7a13 	vstr	s15, [r3, #-76]	; 0xffffffb4
  40453a:	3601      	adds	r6, #1
  40453c:	e7eb      	b.n	404516 <task_adc+0xce>
  40453e:	bf00      	nop
  404540:	00402995 	.word	0x00402995
  404544:	2040ca48 	.word	0x2040ca48
  404548:	40064000 	.word	0x40064000
  40454c:	00400471 	.word	0x00400471
  404550:	004002a1 	.word	0x004002a1
  404554:	004002f1 	.word	0x004002f1
  404558:	004002d1 	.word	0x004002d1
  40455c:	0040025d 	.word	0x0040025d
  404560:	004002db 	.word	0x004002db
  404564:	0040028d 	.word	0x0040028d
  404568:	00403f7d 	.word	0x00403f7d
  40456c:	004003f1 	.word	0x004003f1
  404570:	e000e100 	.word	0xe000e100
  404574:	4000c000 	.word	0x4000c000
  404578:	00404395 	.word	0x00404395
  40457c:	0040b040 	.word	0x0040b040
  404580:	004046c9 	.word	0x004046c9
  404584:	00402cf5 	.word	0x00402cf5
  404588:	004046ed 	.word	0x004046ed
  40458c:	2040ca44 	.word	0x2040ca44
  404590:	00402a11 	.word	0x00402a11

00404594 <main>:
  /************************************************************************/
  /* main                                                                 */
  /************************************************************************/

  int main(void)
  {
  404594:	b500      	push	{lr}
  404596:	b08b      	sub	sp, #44	; 0x2c
      .charlength   = USART_SERIAL_CHAR_LENGTH,
      .paritytype   = USART_SERIAL_PARITY,
      .stopbits     = USART_SERIAL_STOP_BIT
    };

    sysclk_init(); /* Initialize system clocks */
  404598:	4b31      	ldr	r3, [pc, #196]	; (404660 <main+0xcc>)
  40459a:	4798      	blx	r3
    board_init();  /* Initialize board */
  40459c:	4b31      	ldr	r3, [pc, #196]	; (404664 <main+0xd0>)
  40459e:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4045a0:	4d31      	ldr	r5, [pc, #196]	; (404668 <main+0xd4>)
  4045a2:	4b32      	ldr	r3, [pc, #200]	; (40466c <main+0xd8>)
  4045a4:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4045a6:	4a32      	ldr	r2, [pc, #200]	; (404670 <main+0xdc>)
  4045a8:	4b32      	ldr	r3, [pc, #200]	; (404674 <main+0xe0>)
  4045aa:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4045ac:	4a32      	ldr	r2, [pc, #200]	; (404678 <main+0xe4>)
  4045ae:	4b33      	ldr	r3, [pc, #204]	; (40467c <main+0xe8>)
  4045b0:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4045b2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4045b6:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  4045b8:	23c0      	movs	r3, #192	; 0xc0
  4045ba:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  4045bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4045c0:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4045c2:	2400      	movs	r4, #0
  4045c4:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4045c6:	9408      	str	r4, [sp, #32]
  4045c8:	200e      	movs	r0, #14
  4045ca:	4b2d      	ldr	r3, [pc, #180]	; (404680 <main+0xec>)
  4045cc:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4045ce:	4a2d      	ldr	r2, [pc, #180]	; (404684 <main+0xf0>)
  4045d0:	a904      	add	r1, sp, #16
  4045d2:	4628      	mov	r0, r5
  4045d4:	4b2c      	ldr	r3, [pc, #176]	; (404688 <main+0xf4>)
  4045d6:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4045d8:	4628      	mov	r0, r5
  4045da:	4b2c      	ldr	r3, [pc, #176]	; (40468c <main+0xf8>)
  4045dc:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4045de:	4628      	mov	r0, r5
  4045e0:	4b2b      	ldr	r3, [pc, #172]	; (404690 <main+0xfc>)
  4045e2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4045e4:	4e2b      	ldr	r6, [pc, #172]	; (404694 <main+0x100>)
  4045e6:	6833      	ldr	r3, [r6, #0]
  4045e8:	4621      	mov	r1, r4
  4045ea:	6898      	ldr	r0, [r3, #8]
  4045ec:	4d2a      	ldr	r5, [pc, #168]	; (404698 <main+0x104>)
  4045ee:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4045f0:	6833      	ldr	r3, [r6, #0]
  4045f2:	4621      	mov	r1, r4
  4045f4:	6858      	ldr	r0, [r3, #4]
  4045f6:	47a8      	blx	r5
    
    /* Initialize stdio on USART */
    stdio_serial_init(USART_SERIAL_EXAMPLE, &usart_serial_options);
    
    /* Create task to handler touch */
    if (xTaskCreate(task_mxt, "mxt", TASK_MXT_STACK_SIZE, NULL, TASK_MXT_STACK_PRIORITY, NULL) != pdPASS) {
  4045f8:	9403      	str	r4, [sp, #12]
  4045fa:	9402      	str	r4, [sp, #8]
  4045fc:	9401      	str	r4, [sp, #4]
  4045fe:	9400      	str	r4, [sp, #0]
  404600:	4623      	mov	r3, r4
  404602:	f44f 7200 	mov.w	r2, #512	; 0x200
  404606:	4925      	ldr	r1, [pc, #148]	; (40469c <main+0x108>)
  404608:	4825      	ldr	r0, [pc, #148]	; (4046a0 <main+0x10c>)
  40460a:	4c26      	ldr	r4, [pc, #152]	; (4046a4 <main+0x110>)
  40460c:	47a0      	blx	r4
  40460e:	2801      	cmp	r0, #1
  404610:	d002      	beq.n	404618 <main+0x84>
      printf("Failed to create test led task\r\n");
  404612:	4825      	ldr	r0, [pc, #148]	; (4046a8 <main+0x114>)
  404614:	4b25      	ldr	r3, [pc, #148]	; (4046ac <main+0x118>)
  404616:	4798      	blx	r3
    }
    
    /* Create task to handler LCD */
    if (xTaskCreate(task_lcd, "lcd", TASK_LCD_STACK_SIZE, NULL, TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
  404618:	2300      	movs	r3, #0
  40461a:	9303      	str	r3, [sp, #12]
  40461c:	9302      	str	r3, [sp, #8]
  40461e:	9301      	str	r3, [sp, #4]
  404620:	9300      	str	r3, [sp, #0]
  404622:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  404626:	4922      	ldr	r1, [pc, #136]	; (4046b0 <main+0x11c>)
  404628:	4822      	ldr	r0, [pc, #136]	; (4046b4 <main+0x120>)
  40462a:	4c1e      	ldr	r4, [pc, #120]	; (4046a4 <main+0x110>)
  40462c:	47a0      	blx	r4
  40462e:	2801      	cmp	r0, #1
  404630:	d002      	beq.n	404638 <main+0xa4>
      printf("Failed to create test led task\r\n");
  404632:	481d      	ldr	r0, [pc, #116]	; (4046a8 <main+0x114>)
  404634:	4b1d      	ldr	r3, [pc, #116]	; (4046ac <main+0x118>)
  404636:	4798      	blx	r3
    }
    
    if (xTaskCreate(task_adc, "adc", TASK_LCD_STACK_SIZE, NULL, 0, NULL) != pdPASS) {
  404638:	2300      	movs	r3, #0
  40463a:	9303      	str	r3, [sp, #12]
  40463c:	9302      	str	r3, [sp, #8]
  40463e:	9301      	str	r3, [sp, #4]
  404640:	9300      	str	r3, [sp, #0]
  404642:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  404646:	491c      	ldr	r1, [pc, #112]	; (4046b8 <main+0x124>)
  404648:	481c      	ldr	r0, [pc, #112]	; (4046bc <main+0x128>)
  40464a:	4c16      	ldr	r4, [pc, #88]	; (4046a4 <main+0x110>)
  40464c:	47a0      	blx	r4
  40464e:	2801      	cmp	r0, #1
  404650:	d002      	beq.n	404658 <main+0xc4>
      printf("Failed to create test adc task\r\n");
  404652:	481b      	ldr	r0, [pc, #108]	; (4046c0 <main+0x12c>)
  404654:	4b15      	ldr	r3, [pc, #84]	; (4046ac <main+0x118>)
  404656:	4798      	blx	r3
    }
    
    /* Start the scheduler. */
    vTaskStartScheduler();
  404658:	4b1a      	ldr	r3, [pc, #104]	; (4046c4 <main+0x130>)
  40465a:	4798      	blx	r3
  40465c:	e7fe      	b.n	40465c <main+0xc8>
  40465e:	bf00      	nop
  404660:	00400b55 	.word	0x00400b55
  404664:	00400de5 	.word	0x00400de5
  404668:	40028000 	.word	0x40028000
  40466c:	2040ca00 	.word	0x2040ca00
  404670:	00404089 	.word	0x00404089
  404674:	2040c9fc 	.word	0x2040c9fc
  404678:	00403fad 	.word	0x00403fad
  40467c:	2040c9f8 	.word	0x2040c9f8
  404680:	00401b3d 	.word	0x00401b3d
  404684:	08f0d180 	.word	0x08f0d180
  404688:	00401fb1 	.word	0x00401fb1
  40468c:	00402005 	.word	0x00402005
  404690:	0040200b 	.word	0x0040200b
  404694:	20400014 	.word	0x20400014
  404698:	00405379 	.word	0x00405379
  40469c:	0040b060 	.word	0x0040b060
  4046a0:	00404345 	.word	0x00404345
  4046a4:	00402fd5 	.word	0x00402fd5
  4046a8:	0040b064 	.word	0x0040b064
  4046ac:	00404bd5 	.word	0x00404bd5
  4046b0:	0040b088 	.word	0x0040b088
  4046b4:	004041e1 	.word	0x004041e1
  4046b8:	0040b08c 	.word	0x0040b08c
  4046bc:	00404449 	.word	0x00404449
  4046c0:	0040b090 	.word	0x0040b090
  4046c4:	00403209 	.word	0x00403209

004046c8 <arm_fir_init_f32>:
  4046c8:	b570      	push	{r4, r5, r6, lr}
  4046ca:	9d04      	ldr	r5, [sp, #16]
  4046cc:	6082      	str	r2, [r0, #8]
  4046ce:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
  4046d2:	3d01      	subs	r5, #1
  4046d4:	440d      	add	r5, r1
  4046d6:	8001      	strh	r1, [r0, #0]
  4046d8:	4604      	mov	r4, r0
  4046da:	461e      	mov	r6, r3
  4046dc:	00aa      	lsls	r2, r5, #2
  4046de:	4618      	mov	r0, r3
  4046e0:	2100      	movs	r1, #0
  4046e2:	f000 fddd 	bl	4052a0 <memset>
  4046e6:	6066      	str	r6, [r4, #4]
  4046e8:	bd70      	pop	{r4, r5, r6, pc}
  4046ea:	bf00      	nop

004046ec <arm_fir_f32>:
  4046ec:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4046f0:	ed2d 8b0c 	vpush	{d8-d13}
  4046f4:	b08a      	sub	sp, #40	; 0x28
  4046f6:	9002      	str	r0, [sp, #8]
  4046f8:	9c02      	ldr	r4, [sp, #8]
  4046fa:	8800      	ldrh	r0, [r0, #0]
  4046fc:	f8d4 8004 	ldr.w	r8, [r4, #4]
  404700:	f100 4980 	add.w	r9, r0, #1073741824	; 0x40000000
  404704:	9001      	str	r0, [sp, #4]
  404706:	f109 39ff 	add.w	r9, r9, #4294967295
  40470a:	08d8      	lsrs	r0, r3, #3
  40470c:	9303      	str	r3, [sp, #12]
  40470e:	eb08 0989 	add.w	r9, r8, r9, lsl #2
  404712:	f8d4 a008 	ldr.w	sl, [r4, #8]
  404716:	9004      	str	r0, [sp, #16]
  404718:	f000 81e2 	beq.w	404ae0 <arm_fir_f32+0x3f4>
  40471c:	9c01      	ldr	r4, [sp, #4]
  40471e:	f8cd 9018 	str.w	r9, [sp, #24]
  404722:	08e0      	lsrs	r0, r4, #3
  404724:	0143      	lsls	r3, r0, #5
  404726:	eb0a 0403 	add.w	r4, sl, r3
  40472a:	9400      	str	r4, [sp, #0]
  40472c:	331c      	adds	r3, #28
  40472e:	9c01      	ldr	r4, [sp, #4]
  404730:	9305      	str	r3, [sp, #20]
  404732:	9b04      	ldr	r3, [sp, #16]
  404734:	f004 0b07 	and.w	fp, r4, #7
  404738:	464c      	mov	r4, r9
  40473a:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40473e:	460e      	mov	r6, r1
  404740:	f108 0c1c 	add.w	ip, r8, #28
  404744:	4647      	mov	r7, r8
  404746:	f8cd 801c 	str.w	r8, [sp, #28]
  40474a:	9108      	str	r1, [sp, #32]
  40474c:	4615      	mov	r5, r2
  40474e:	46d8      	mov	r8, fp
  404750:	4619      	mov	r1, r3
  404752:	9209      	str	r2, [sp, #36]	; 0x24
  404754:	ed9f 3ab2 	vldr	s6, [pc, #712]	; 404a20 <arm_fir_f32+0x334>
  404758:	6833      	ldr	r3, [r6, #0]
  40475a:	4662      	mov	r2, ip
  40475c:	6023      	str	r3, [r4, #0]
  40475e:	6873      	ldr	r3, [r6, #4]
  404760:	eef0 1a43 	vmov.f32	s3, s6
  404764:	6063      	str	r3, [r4, #4]
  404766:	68b3      	ldr	r3, [r6, #8]
  404768:	eeb0 1a43 	vmov.f32	s2, s6
  40476c:	60a3      	str	r3, [r4, #8]
  40476e:	68f3      	ldr	r3, [r6, #12]
  404770:	eef0 0a43 	vmov.f32	s1, s6
  404774:	60e3      	str	r3, [r4, #12]
  404776:	6933      	ldr	r3, [r6, #16]
  404778:	eeb0 0a43 	vmov.f32	s0, s6
  40477c:	6123      	str	r3, [r4, #16]
  40477e:	6973      	ldr	r3, [r6, #20]
  404780:	eeb0 8a43 	vmov.f32	s16, s6
  404784:	6163      	str	r3, [r4, #20]
  404786:	69b3      	ldr	r3, [r6, #24]
  404788:	eef0 8a43 	vmov.f32	s17, s6
  40478c:	61a3      	str	r3, [r4, #24]
  40478e:	69f3      	ldr	r3, [r6, #28]
  404790:	eeb0 9a43 	vmov.f32	s18, s6
  404794:	61e3      	str	r3, [r4, #28]
  404796:	edd7 4a00 	vldr	s9, [r7]
  40479a:	edd7 7a01 	vldr	s15, [r7, #4]
  40479e:	ed97 7a02 	vldr	s14, [r7, #8]
  4047a2:	edd7 6a03 	vldr	s13, [r7, #12]
  4047a6:	ed97 6a04 	vldr	s12, [r7, #16]
  4047aa:	edd7 5a05 	vldr	s11, [r7, #20]
  4047ae:	ed97 5a06 	vldr	s10, [r7, #24]
  4047b2:	2800      	cmp	r0, #0
  4047b4:	f000 81e3 	beq.w	404b7e <arm_fir_f32+0x492>
  4047b8:	4652      	mov	r2, sl
  4047ba:	4663      	mov	r3, ip
  4047bc:	4683      	mov	fp, r0
  4047be:	ed92 2a00 	vldr	s4, [r2]
  4047c2:	edd3 3a00 	vldr	s7, [r3]
  4047c6:	edd2 2a01 	vldr	s5, [r2, #4]
  4047ca:	ee64 ca82 	vmul.f32	s25, s9, s4
  4047ce:	ee67 ba82 	vmul.f32	s23, s15, s4
  4047d2:	edd3 4a01 	vldr	s9, [r3, #4]
  4047d6:	ee27 ba02 	vmul.f32	s22, s14, s4
  4047da:	ee66 aa82 	vmul.f32	s21, s13, s4
  4047de:	ee26 aa02 	vmul.f32	s20, s12, s4
  4047e2:	ee65 9a82 	vmul.f32	s19, s11, s4
  4047e6:	ee25 ca02 	vmul.f32	s24, s10, s4
  4047ea:	ee23 4a82 	vmul.f32	s8, s7, s4
  4047ee:	ee3c 9a89 	vadd.f32	s18, s25, s18
  4047f2:	ed92 2a02 	vldr	s4, [r2, #8]
  4047f6:	ee67 caa2 	vmul.f32	s25, s15, s5
  4047fa:	ee34 3a03 	vadd.f32	s6, s8, s6
  4047fe:	edd3 7a02 	vldr	s15, [r3, #8]
  404802:	ee7b 8aa8 	vadd.f32	s17, s23, s17
  404806:	ee3b 8a08 	vadd.f32	s16, s22, s16
  40480a:	ee67 ba22 	vmul.f32	s23, s14, s5
  40480e:	ee26 baa2 	vmul.f32	s22, s13, s5
  404812:	ee3a 0a80 	vadd.f32	s0, s21, s0
  404816:	ee7a 0a20 	vadd.f32	s1, s20, s1
  40481a:	ee66 aa22 	vmul.f32	s21, s12, s5
  40481e:	ee25 aaa2 	vmul.f32	s20, s11, s5
  404822:	ee39 1a81 	vadd.f32	s2, s19, s2
  404826:	ee7c 1a21 	vadd.f32	s3, s24, s3
  40482a:	ee65 9a22 	vmul.f32	s19, s10, s5
  40482e:	ee23 caa2 	vmul.f32	s24, s7, s5
  404832:	ee24 4aa2 	vmul.f32	s8, s9, s5
  404836:	ee23 da82 	vmul.f32	s26, s7, s4
  40483a:	edd2 2a03 	vldr	s5, [r2, #12]
  40483e:	ee34 4a03 	vadd.f32	s8, s8, s6
  404842:	ee3c 9a89 	vadd.f32	s18, s25, s18
  404846:	ee7b 8aa8 	vadd.f32	s17, s23, s17
  40484a:	ee67 ca02 	vmul.f32	s25, s14, s4
  40484e:	ee66 ba82 	vmul.f32	s23, s13, s4
  404852:	ed93 7a03 	vldr	s14, [r3, #12]
  404856:	ee3b 8a08 	vadd.f32	s16, s22, s16
  40485a:	ee3a 0a80 	vadd.f32	s0, s21, s0
  40485e:	ee26 ba02 	vmul.f32	s22, s12, s4
  404862:	ee65 aa82 	vmul.f32	s21, s11, s4
  404866:	ee7a 0a20 	vadd.f32	s1, s20, s1
  40486a:	ee39 1a81 	vadd.f32	s2, s19, s2
  40486e:	ee25 aa02 	vmul.f32	s20, s10, s4
  404872:	ee7c 1a21 	vadd.f32	s3, s24, s3
  404876:	ee24 ca82 	vmul.f32	s24, s9, s4
  40487a:	ee27 2a82 	vmul.f32	s4, s15, s4
  40487e:	ed92 3a04 	vldr	s6, [r2, #16]
  404882:	ee65 9a22 	vmul.f32	s19, s10, s5
  404886:	ee3c 9a89 	vadd.f32	s18, s25, s18
  40488a:	ee7b 8aa8 	vadd.f32	s17, s23, s17
  40488e:	ee66 caa2 	vmul.f32	s25, s13, s5
  404892:	ee66 ba22 	vmul.f32	s23, s12, s5
  404896:	edd3 6a04 	vldr	s13, [r3, #16]
  40489a:	ee3b 8a08 	vadd.f32	s16, s22, s16
  40489e:	ee3a 0a80 	vadd.f32	s0, s21, s0
  4048a2:	ee25 baa2 	vmul.f32	s22, s11, s5
  4048a6:	ee63 aaa2 	vmul.f32	s21, s7, s5
  4048aa:	ee7a 0a20 	vadd.f32	s1, s20, s1
  4048ae:	ee3d 1a01 	vadd.f32	s2, s26, s2
  4048b2:	ee7c 1a21 	vadd.f32	s3, s24, s3
  4048b6:	ee24 daa2 	vmul.f32	s26, s9, s5
  4048ba:	ee27 caa2 	vmul.f32	s24, s15, s5
  4048be:	ee32 2a04 	vadd.f32	s4, s4, s8
  4048c2:	ee67 2a22 	vmul.f32	s5, s14, s5
  4048c6:	ed92 4a05 	vldr	s8, [r2, #20]
  4048ca:	ee25 aa03 	vmul.f32	s20, s10, s6
  4048ce:	ee32 2a82 	vadd.f32	s4, s5, s4
  4048d2:	ee3c 9a89 	vadd.f32	s18, s25, s18
  4048d6:	ee7b 8aa8 	vadd.f32	s17, s23, s17
  4048da:	ee66 ca03 	vmul.f32	s25, s12, s6
  4048de:	ee65 ba83 	vmul.f32	s23, s11, s6
  4048e2:	ed93 6a05 	vldr	s12, [r3, #20]
  4048e6:	ee3b 8a08 	vadd.f32	s16, s22, s16
  4048ea:	ee39 0a80 	vadd.f32	s0, s19, s0
  4048ee:	ee23 ba83 	vmul.f32	s22, s7, s6
  4048f2:	ee7a 0aa0 	vadd.f32	s1, s21, s1
  4048f6:	ee3d 1a01 	vadd.f32	s2, s26, s2
  4048fa:	ee64 aa83 	vmul.f32	s21, s9, s6
  4048fe:	ee27 da83 	vmul.f32	s26, s15, s6
  404902:	ee7c 1a21 	vadd.f32	s3, s24, s3
  404906:	ee66 2a83 	vmul.f32	s5, s13, s6
  40490a:	ee27 ca03 	vmul.f32	s24, s14, s6
  40490e:	ee65 9a04 	vmul.f32	s19, s10, s8
  404912:	ed92 3a06 	vldr	s6, [r2, #24]
  404916:	ee3c 9a89 	vadd.f32	s18, s25, s18
  40491a:	ee7b 8aa8 	vadd.f32	s17, s23, s17
  40491e:	ee65 ca84 	vmul.f32	s25, s11, s8
  404922:	ee67 ba04 	vmul.f32	s23, s14, s8
  404926:	edd3 5a06 	vldr	s11, [r3, #24]
  40492a:	ee3a 8a08 	vadd.f32	s16, s20, s16
  40492e:	ee3b 0a00 	vadd.f32	s0, s22, s0
  404932:	ee23 aa84 	vmul.f32	s20, s7, s8
  404936:	ee24 ba84 	vmul.f32	s22, s9, s8
  40493a:	ee7a 0aa0 	vadd.f32	s1, s21, s1
  40493e:	ee7c 1a21 	vadd.f32	s3, s24, s3
  404942:	ee67 aa84 	vmul.f32	s21, s15, s8
  404946:	ee72 2a82 	vadd.f32	s5, s5, s4
  40494a:	ee26 ca84 	vmul.f32	s24, s13, s8
  40494e:	ee26 2a04 	vmul.f32	s4, s12, s8
  404952:	ee3d 1a01 	vadd.f32	s2, s26, s2
  404956:	ed92 4a07 	vldr	s8, [r2, #28]
  40495a:	ee72 2a22 	vadd.f32	s5, s4, s5
  40495e:	ee3c 9a89 	vadd.f32	s18, s25, s18
  404962:	ee79 8aa8 	vadd.f32	s17, s19, s17
  404966:	ee65 ca03 	vmul.f32	s25, s10, s6
  40496a:	ee63 9a83 	vmul.f32	s19, s7, s6
  40496e:	ee3a 8a08 	vadd.f32	s16, s20, s16
  404972:	ee3b 0a00 	vadd.f32	s0, s22, s0
  404976:	ee24 aa83 	vmul.f32	s20, s9, s6
  40497a:	ee27 ba83 	vmul.f32	s22, s15, s6
  40497e:	ee7a 0aa0 	vadd.f32	s1, s21, s1
  404982:	ee3b 1a81 	vadd.f32	s2, s23, s2
  404986:	ee67 aa03 	vmul.f32	s21, s14, s6
  40498a:	ee66 ba83 	vmul.f32	s23, s13, s6
  40498e:	ee26 2a03 	vmul.f32	s4, s12, s6
  404992:	ed93 5a07 	vldr	s10, [r3, #28]
  404996:	ee7c 1a21 	vadd.f32	s3, s24, s3
  40499a:	ee25 3a83 	vmul.f32	s6, s11, s6
  40499e:	ee63 3a84 	vmul.f32	s7, s7, s8
  4049a2:	ee79 8aa8 	vadd.f32	s17, s19, s17
  4049a6:	ee3a 8a08 	vadd.f32	s16, s20, s16
  4049aa:	ee64 9a84 	vmul.f32	s19, s9, s8
  4049ae:	ee27 aa84 	vmul.f32	s20, s15, s8
  4049b2:	ee3b 0a00 	vadd.f32	s0, s22, s0
  4049b6:	ee7a 0aa0 	vadd.f32	s1, s21, s1
  4049ba:	ee27 ba04 	vmul.f32	s22, s14, s8
  4049be:	ee66 aa84 	vmul.f32	s21, s13, s8
  4049c2:	ee3b 1a81 	vadd.f32	s2, s23, s2
  4049c6:	ee33 3a22 	vadd.f32	s6, s6, s5
  4049ca:	ee66 ba04 	vmul.f32	s23, s12, s8
  4049ce:	ee65 2a84 	vmul.f32	s5, s11, s8
  4049d2:	ee3c 9a89 	vadd.f32	s18, s25, s18
  4049d6:	ee72 1a21 	vadd.f32	s3, s4, s3
  4049da:	ee25 4a04 	vmul.f32	s8, s10, s8
  4049de:	f1bb 0b01 	subs.w	fp, fp, #1
  4049e2:	f102 0220 	add.w	r2, r2, #32
  4049e6:	ee33 9a89 	vadd.f32	s18, s7, s18
  4049ea:	ee79 8aa8 	vadd.f32	s17, s19, s17
  4049ee:	ee3a 8a08 	vadd.f32	s16, s20, s16
  4049f2:	ee3b 0a00 	vadd.f32	s0, s22, s0
  4049f6:	ee7a 0aa0 	vadd.f32	s1, s21, s1
  4049fa:	ee3b 1a81 	vadd.f32	s2, s23, s2
  4049fe:	ee72 1aa1 	vadd.f32	s3, s5, s3
  404a02:	ee34 3a03 	vadd.f32	s6, s8, s6
  404a06:	f103 0320 	add.w	r3, r3, #32
  404a0a:	f47f aed8 	bne.w	4047be <arm_fir_f32+0xd2>
  404a0e:	f8dd b000 	ldr.w	fp, [sp]
  404a12:	eb07 0209 	add.w	r2, r7, r9
  404a16:	f1b8 0f00 	cmp.w	r8, #0
  404a1a:	d037      	beq.n	404a8c <arm_fir_f32+0x3a0>
  404a1c:	4643      	mov	r3, r8
  404a1e:	e00f      	b.n	404a40 <arm_fir_f32+0x354>
  404a20:	00000000 	.word	0x00000000
  404a24:	eef0 4a67 	vmov.f32	s9, s15
  404a28:	eef0 7a47 	vmov.f32	s15, s14
  404a2c:	eeb0 7a66 	vmov.f32	s14, s13
  404a30:	eef0 6a46 	vmov.f32	s13, s12
  404a34:	eeb0 6a65 	vmov.f32	s12, s11
  404a38:	eef0 5a45 	vmov.f32	s11, s10
  404a3c:	eeb0 5a63 	vmov.f32	s10, s7
  404a40:	ecbb 4a01 	vldmia	fp!, {s8}
  404a44:	ecf2 3a01 	vldmia	r2!, {s7}
  404a48:	ee64 4a84 	vmul.f32	s9, s9, s8
  404a4c:	ee27 ba84 	vmul.f32	s22, s15, s8
  404a50:	ee67 aa04 	vmul.f32	s21, s14, s8
  404a54:	ee26 aa84 	vmul.f32	s20, s13, s8
  404a58:	ee66 9a04 	vmul.f32	s19, s12, s8
  404a5c:	ee25 2a84 	vmul.f32	s4, s11, s8
  404a60:	ee65 2a04 	vmul.f32	s5, s10, s8
  404a64:	ee23 4a84 	vmul.f32	s8, s7, s8
  404a68:	3b01      	subs	r3, #1
  404a6a:	ee39 9a24 	vadd.f32	s18, s18, s9
  404a6e:	ee78 8a8b 	vadd.f32	s17, s17, s22
  404a72:	ee38 8a2a 	vadd.f32	s16, s16, s21
  404a76:	ee30 0a0a 	vadd.f32	s0, s0, s20
  404a7a:	ee70 0aa9 	vadd.f32	s1, s1, s19
  404a7e:	ee31 1a02 	vadd.f32	s2, s2, s4
  404a82:	ee71 1aa2 	vadd.f32	s3, s3, s5
  404a86:	ee33 3a04 	vadd.f32	s6, s6, s8
  404a8a:	d1cb      	bne.n	404a24 <arm_fir_f32+0x338>
  404a8c:	3901      	subs	r1, #1
  404a8e:	ed85 9a00 	vstr	s18, [r5]
  404a92:	edc5 8a01 	vstr	s17, [r5, #4]
  404a96:	ed85 8a02 	vstr	s16, [r5, #8]
  404a9a:	ed85 0a03 	vstr	s0, [r5, #12]
  404a9e:	edc5 0a04 	vstr	s1, [r5, #16]
  404aa2:	ed85 1a05 	vstr	s2, [r5, #20]
  404aa6:	edc5 1a06 	vstr	s3, [r5, #24]
  404aaa:	ed85 3a07 	vstr	s6, [r5, #28]
  404aae:	f107 0720 	add.w	r7, r7, #32
  404ab2:	f106 0620 	add.w	r6, r6, #32
  404ab6:	f105 0520 	add.w	r5, r5, #32
  404aba:	f104 0420 	add.w	r4, r4, #32
  404abe:	f10c 0c20 	add.w	ip, ip, #32
  404ac2:	f47f ae47 	bne.w	404754 <arm_fir_f32+0x68>
  404ac6:	9804      	ldr	r0, [sp, #16]
  404ac8:	f8dd 9018 	ldr.w	r9, [sp, #24]
  404acc:	f8dd 801c 	ldr.w	r8, [sp, #28]
  404ad0:	9908      	ldr	r1, [sp, #32]
  404ad2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404ad4:	0143      	lsls	r3, r0, #5
  404ad6:	4499      	add	r9, r3
  404ad8:	4419      	add	r1, r3
  404ada:	4498      	add	r8, r3
  404adc:	441a      	add	r2, r3
  404ade:	9b03      	ldr	r3, [sp, #12]
  404ae0:	f013 0707 	ands.w	r7, r3, #7
  404ae4:	d01e      	beq.n	404b24 <arm_fir_f32+0x438>
  404ae6:	f8dd c004 	ldr.w	ip, [sp, #4]
  404aea:	463e      	mov	r6, r7
  404aec:	4645      	mov	r5, r8
  404aee:	ed5f 7a34 	vldr	s15, [pc, #-208]	; 404a20 <arm_fir_f32+0x334>
  404af2:	f851 3b04 	ldr.w	r3, [r1], #4
  404af6:	4654      	mov	r4, sl
  404af8:	f849 3b04 	str.w	r3, [r9], #4
  404afc:	4628      	mov	r0, r5
  404afe:	4663      	mov	r3, ip
  404b00:	ecf0 6a01 	vldmia	r0!, {s13}
  404b04:	ecb4 7a01 	vldmia	r4!, {s14}
  404b08:	ee26 7a87 	vmul.f32	s14, s13, s14
  404b0c:	3b01      	subs	r3, #1
  404b0e:	ee77 7a87 	vadd.f32	s15, s15, s14
  404b12:	d1f5      	bne.n	404b00 <arm_fir_f32+0x414>
  404b14:	3e01      	subs	r6, #1
  404b16:	ece2 7a01 	vstmia	r2!, {s15}
  404b1a:	f105 0504 	add.w	r5, r5, #4
  404b1e:	d1e6      	bne.n	404aee <arm_fir_f32+0x402>
  404b20:	eb08 0887 	add.w	r8, r8, r7, lsl #2
  404b24:	9c01      	ldr	r4, [sp, #4]
  404b26:	1e65      	subs	r5, r4, #1
  404b28:	9c02      	ldr	r4, [sp, #8]
  404b2a:	08ae      	lsrs	r6, r5, #2
  404b2c:	6860      	ldr	r0, [r4, #4]
  404b2e:	d017      	beq.n	404b60 <arm_fir_f32+0x474>
  404b30:	4642      	mov	r2, r8
  404b32:	4603      	mov	r3, r0
  404b34:	4631      	mov	r1, r6
  404b36:	6814      	ldr	r4, [r2, #0]
  404b38:	3901      	subs	r1, #1
  404b3a:	601c      	str	r4, [r3, #0]
  404b3c:	6854      	ldr	r4, [r2, #4]
  404b3e:	f103 0310 	add.w	r3, r3, #16
  404b42:	f843 4c0c 	str.w	r4, [r3, #-12]
  404b46:	6894      	ldr	r4, [r2, #8]
  404b48:	f102 0210 	add.w	r2, r2, #16
  404b4c:	f843 4c08 	str.w	r4, [r3, #-8]
  404b50:	f852 4c04 	ldr.w	r4, [r2, #-4]
  404b54:	f843 4c04 	str.w	r4, [r3, #-4]
  404b58:	d1ed      	bne.n	404b36 <arm_fir_f32+0x44a>
  404b5a:	0133      	lsls	r3, r6, #4
  404b5c:	4418      	add	r0, r3
  404b5e:	4498      	add	r8, r3
  404b60:	f015 0303 	ands.w	r3, r5, #3
  404b64:	d005      	beq.n	404b72 <arm_fir_f32+0x486>
  404b66:	f858 2b04 	ldr.w	r2, [r8], #4
  404b6a:	3b01      	subs	r3, #1
  404b6c:	f840 2b04 	str.w	r2, [r0], #4
  404b70:	d1f9      	bne.n	404b66 <arm_fir_f32+0x47a>
  404b72:	b00a      	add	sp, #40	; 0x28
  404b74:	ecbd 8b0c 	vpop	{d8-d13}
  404b78:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404b7c:	4770      	bx	lr
  404b7e:	46d3      	mov	fp, sl
  404b80:	e749      	b.n	404a16 <arm_fir_f32+0x32a>
  404b82:	bf00      	nop

00404b84 <__libc_init_array>:
  404b84:	b570      	push	{r4, r5, r6, lr}
  404b86:	4e0f      	ldr	r6, [pc, #60]	; (404bc4 <__libc_init_array+0x40>)
  404b88:	4d0f      	ldr	r5, [pc, #60]	; (404bc8 <__libc_init_array+0x44>)
  404b8a:	1b76      	subs	r6, r6, r5
  404b8c:	10b6      	asrs	r6, r6, #2
  404b8e:	bf18      	it	ne
  404b90:	2400      	movne	r4, #0
  404b92:	d005      	beq.n	404ba0 <__libc_init_array+0x1c>
  404b94:	3401      	adds	r4, #1
  404b96:	f855 3b04 	ldr.w	r3, [r5], #4
  404b9a:	4798      	blx	r3
  404b9c:	42a6      	cmp	r6, r4
  404b9e:	d1f9      	bne.n	404b94 <__libc_init_array+0x10>
  404ba0:	4e0a      	ldr	r6, [pc, #40]	; (404bcc <__libc_init_array+0x48>)
  404ba2:	4d0b      	ldr	r5, [pc, #44]	; (404bd0 <__libc_init_array+0x4c>)
  404ba4:	1b76      	subs	r6, r6, r5
  404ba6:	f006 fbeb 	bl	40b380 <_init>
  404baa:	10b6      	asrs	r6, r6, #2
  404bac:	bf18      	it	ne
  404bae:	2400      	movne	r4, #0
  404bb0:	d006      	beq.n	404bc0 <__libc_init_array+0x3c>
  404bb2:	3401      	adds	r4, #1
  404bb4:	f855 3b04 	ldr.w	r3, [r5], #4
  404bb8:	4798      	blx	r3
  404bba:	42a6      	cmp	r6, r4
  404bbc:	d1f9      	bne.n	404bb2 <__libc_init_array+0x2e>
  404bbe:	bd70      	pop	{r4, r5, r6, pc}
  404bc0:	bd70      	pop	{r4, r5, r6, pc}
  404bc2:	bf00      	nop
  404bc4:	0040b38c 	.word	0x0040b38c
  404bc8:	0040b38c 	.word	0x0040b38c
  404bcc:	0040b394 	.word	0x0040b394
  404bd0:	0040b38c 	.word	0x0040b38c

00404bd4 <iprintf>:
  404bd4:	b40f      	push	{r0, r1, r2, r3}
  404bd6:	b500      	push	{lr}
  404bd8:	4907      	ldr	r1, [pc, #28]	; (404bf8 <iprintf+0x24>)
  404bda:	b083      	sub	sp, #12
  404bdc:	ab04      	add	r3, sp, #16
  404bde:	6808      	ldr	r0, [r1, #0]
  404be0:	f853 2b04 	ldr.w	r2, [r3], #4
  404be4:	6881      	ldr	r1, [r0, #8]
  404be6:	9301      	str	r3, [sp, #4]
  404be8:	f001 ffa6 	bl	406b38 <_vfiprintf_r>
  404bec:	b003      	add	sp, #12
  404bee:	f85d eb04 	ldr.w	lr, [sp], #4
  404bf2:	b004      	add	sp, #16
  404bf4:	4770      	bx	lr
  404bf6:	bf00      	nop
  404bf8:	20400014 	.word	0x20400014

00404bfc <malloc>:
  404bfc:	4b02      	ldr	r3, [pc, #8]	; (404c08 <malloc+0xc>)
  404bfe:	4601      	mov	r1, r0
  404c00:	6818      	ldr	r0, [r3, #0]
  404c02:	f000 b803 	b.w	404c0c <_malloc_r>
  404c06:	bf00      	nop
  404c08:	20400014 	.word	0x20400014

00404c0c <_malloc_r>:
  404c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c10:	f101 060b 	add.w	r6, r1, #11
  404c14:	2e16      	cmp	r6, #22
  404c16:	b083      	sub	sp, #12
  404c18:	4605      	mov	r5, r0
  404c1a:	f240 809e 	bls.w	404d5a <_malloc_r+0x14e>
  404c1e:	f036 0607 	bics.w	r6, r6, #7
  404c22:	f100 80bd 	bmi.w	404da0 <_malloc_r+0x194>
  404c26:	42b1      	cmp	r1, r6
  404c28:	f200 80ba 	bhi.w	404da0 <_malloc_r+0x194>
  404c2c:	f000 fb86 	bl	40533c <__malloc_lock>
  404c30:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404c34:	f0c0 8293 	bcc.w	40515e <_malloc_r+0x552>
  404c38:	0a73      	lsrs	r3, r6, #9
  404c3a:	f000 80b8 	beq.w	404dae <_malloc_r+0x1a2>
  404c3e:	2b04      	cmp	r3, #4
  404c40:	f200 8179 	bhi.w	404f36 <_malloc_r+0x32a>
  404c44:	09b3      	lsrs	r3, r6, #6
  404c46:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404c4a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404c4e:	00c3      	lsls	r3, r0, #3
  404c50:	4fbf      	ldr	r7, [pc, #764]	; (404f50 <_malloc_r+0x344>)
  404c52:	443b      	add	r3, r7
  404c54:	f1a3 0108 	sub.w	r1, r3, #8
  404c58:	685c      	ldr	r4, [r3, #4]
  404c5a:	42a1      	cmp	r1, r4
  404c5c:	d106      	bne.n	404c6c <_malloc_r+0x60>
  404c5e:	e00c      	b.n	404c7a <_malloc_r+0x6e>
  404c60:	2a00      	cmp	r2, #0
  404c62:	f280 80aa 	bge.w	404dba <_malloc_r+0x1ae>
  404c66:	68e4      	ldr	r4, [r4, #12]
  404c68:	42a1      	cmp	r1, r4
  404c6a:	d006      	beq.n	404c7a <_malloc_r+0x6e>
  404c6c:	6863      	ldr	r3, [r4, #4]
  404c6e:	f023 0303 	bic.w	r3, r3, #3
  404c72:	1b9a      	subs	r2, r3, r6
  404c74:	2a0f      	cmp	r2, #15
  404c76:	ddf3      	ble.n	404c60 <_malloc_r+0x54>
  404c78:	4670      	mov	r0, lr
  404c7a:	693c      	ldr	r4, [r7, #16]
  404c7c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404f64 <_malloc_r+0x358>
  404c80:	4574      	cmp	r4, lr
  404c82:	f000 81ab 	beq.w	404fdc <_malloc_r+0x3d0>
  404c86:	6863      	ldr	r3, [r4, #4]
  404c88:	f023 0303 	bic.w	r3, r3, #3
  404c8c:	1b9a      	subs	r2, r3, r6
  404c8e:	2a0f      	cmp	r2, #15
  404c90:	f300 8190 	bgt.w	404fb4 <_malloc_r+0x3a8>
  404c94:	2a00      	cmp	r2, #0
  404c96:	f8c7 e014 	str.w	lr, [r7, #20]
  404c9a:	f8c7 e010 	str.w	lr, [r7, #16]
  404c9e:	f280 809d 	bge.w	404ddc <_malloc_r+0x1d0>
  404ca2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404ca6:	f080 8161 	bcs.w	404f6c <_malloc_r+0x360>
  404caa:	08db      	lsrs	r3, r3, #3
  404cac:	f103 0c01 	add.w	ip, r3, #1
  404cb0:	1099      	asrs	r1, r3, #2
  404cb2:	687a      	ldr	r2, [r7, #4]
  404cb4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404cb8:	f8c4 8008 	str.w	r8, [r4, #8]
  404cbc:	2301      	movs	r3, #1
  404cbe:	408b      	lsls	r3, r1
  404cc0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404cc4:	4313      	orrs	r3, r2
  404cc6:	3908      	subs	r1, #8
  404cc8:	60e1      	str	r1, [r4, #12]
  404cca:	607b      	str	r3, [r7, #4]
  404ccc:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404cd0:	f8c8 400c 	str.w	r4, [r8, #12]
  404cd4:	1082      	asrs	r2, r0, #2
  404cd6:	2401      	movs	r4, #1
  404cd8:	4094      	lsls	r4, r2
  404cda:	429c      	cmp	r4, r3
  404cdc:	f200 808b 	bhi.w	404df6 <_malloc_r+0x1ea>
  404ce0:	421c      	tst	r4, r3
  404ce2:	d106      	bne.n	404cf2 <_malloc_r+0xe6>
  404ce4:	f020 0003 	bic.w	r0, r0, #3
  404ce8:	0064      	lsls	r4, r4, #1
  404cea:	421c      	tst	r4, r3
  404cec:	f100 0004 	add.w	r0, r0, #4
  404cf0:	d0fa      	beq.n	404ce8 <_malloc_r+0xdc>
  404cf2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404cf6:	46cc      	mov	ip, r9
  404cf8:	4680      	mov	r8, r0
  404cfa:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404cfe:	459c      	cmp	ip, r3
  404d00:	d107      	bne.n	404d12 <_malloc_r+0x106>
  404d02:	e16d      	b.n	404fe0 <_malloc_r+0x3d4>
  404d04:	2a00      	cmp	r2, #0
  404d06:	f280 817b 	bge.w	405000 <_malloc_r+0x3f4>
  404d0a:	68db      	ldr	r3, [r3, #12]
  404d0c:	459c      	cmp	ip, r3
  404d0e:	f000 8167 	beq.w	404fe0 <_malloc_r+0x3d4>
  404d12:	6859      	ldr	r1, [r3, #4]
  404d14:	f021 0103 	bic.w	r1, r1, #3
  404d18:	1b8a      	subs	r2, r1, r6
  404d1a:	2a0f      	cmp	r2, #15
  404d1c:	ddf2      	ble.n	404d04 <_malloc_r+0xf8>
  404d1e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404d22:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404d26:	9300      	str	r3, [sp, #0]
  404d28:	199c      	adds	r4, r3, r6
  404d2a:	4628      	mov	r0, r5
  404d2c:	f046 0601 	orr.w	r6, r6, #1
  404d30:	f042 0501 	orr.w	r5, r2, #1
  404d34:	605e      	str	r6, [r3, #4]
  404d36:	f8c8 c00c 	str.w	ip, [r8, #12]
  404d3a:	f8cc 8008 	str.w	r8, [ip, #8]
  404d3e:	617c      	str	r4, [r7, #20]
  404d40:	613c      	str	r4, [r7, #16]
  404d42:	f8c4 e00c 	str.w	lr, [r4, #12]
  404d46:	f8c4 e008 	str.w	lr, [r4, #8]
  404d4a:	6065      	str	r5, [r4, #4]
  404d4c:	505a      	str	r2, [r3, r1]
  404d4e:	f000 fafb 	bl	405348 <__malloc_unlock>
  404d52:	9b00      	ldr	r3, [sp, #0]
  404d54:	f103 0408 	add.w	r4, r3, #8
  404d58:	e01e      	b.n	404d98 <_malloc_r+0x18c>
  404d5a:	2910      	cmp	r1, #16
  404d5c:	d820      	bhi.n	404da0 <_malloc_r+0x194>
  404d5e:	f000 faed 	bl	40533c <__malloc_lock>
  404d62:	2610      	movs	r6, #16
  404d64:	2318      	movs	r3, #24
  404d66:	2002      	movs	r0, #2
  404d68:	4f79      	ldr	r7, [pc, #484]	; (404f50 <_malloc_r+0x344>)
  404d6a:	443b      	add	r3, r7
  404d6c:	f1a3 0208 	sub.w	r2, r3, #8
  404d70:	685c      	ldr	r4, [r3, #4]
  404d72:	4294      	cmp	r4, r2
  404d74:	f000 813d 	beq.w	404ff2 <_malloc_r+0x3e6>
  404d78:	6863      	ldr	r3, [r4, #4]
  404d7a:	68e1      	ldr	r1, [r4, #12]
  404d7c:	68a6      	ldr	r6, [r4, #8]
  404d7e:	f023 0303 	bic.w	r3, r3, #3
  404d82:	4423      	add	r3, r4
  404d84:	4628      	mov	r0, r5
  404d86:	685a      	ldr	r2, [r3, #4]
  404d88:	60f1      	str	r1, [r6, #12]
  404d8a:	f042 0201 	orr.w	r2, r2, #1
  404d8e:	608e      	str	r6, [r1, #8]
  404d90:	605a      	str	r2, [r3, #4]
  404d92:	f000 fad9 	bl	405348 <__malloc_unlock>
  404d96:	3408      	adds	r4, #8
  404d98:	4620      	mov	r0, r4
  404d9a:	b003      	add	sp, #12
  404d9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404da0:	2400      	movs	r4, #0
  404da2:	230c      	movs	r3, #12
  404da4:	4620      	mov	r0, r4
  404da6:	602b      	str	r3, [r5, #0]
  404da8:	b003      	add	sp, #12
  404daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dae:	2040      	movs	r0, #64	; 0x40
  404db0:	f44f 7300 	mov.w	r3, #512	; 0x200
  404db4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404db8:	e74a      	b.n	404c50 <_malloc_r+0x44>
  404dba:	4423      	add	r3, r4
  404dbc:	68e1      	ldr	r1, [r4, #12]
  404dbe:	685a      	ldr	r2, [r3, #4]
  404dc0:	68a6      	ldr	r6, [r4, #8]
  404dc2:	f042 0201 	orr.w	r2, r2, #1
  404dc6:	60f1      	str	r1, [r6, #12]
  404dc8:	4628      	mov	r0, r5
  404dca:	608e      	str	r6, [r1, #8]
  404dcc:	605a      	str	r2, [r3, #4]
  404dce:	f000 fabb 	bl	405348 <__malloc_unlock>
  404dd2:	3408      	adds	r4, #8
  404dd4:	4620      	mov	r0, r4
  404dd6:	b003      	add	sp, #12
  404dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ddc:	4423      	add	r3, r4
  404dde:	4628      	mov	r0, r5
  404de0:	685a      	ldr	r2, [r3, #4]
  404de2:	f042 0201 	orr.w	r2, r2, #1
  404de6:	605a      	str	r2, [r3, #4]
  404de8:	f000 faae 	bl	405348 <__malloc_unlock>
  404dec:	3408      	adds	r4, #8
  404dee:	4620      	mov	r0, r4
  404df0:	b003      	add	sp, #12
  404df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404df6:	68bc      	ldr	r4, [r7, #8]
  404df8:	6863      	ldr	r3, [r4, #4]
  404dfa:	f023 0803 	bic.w	r8, r3, #3
  404dfe:	45b0      	cmp	r8, r6
  404e00:	d304      	bcc.n	404e0c <_malloc_r+0x200>
  404e02:	eba8 0306 	sub.w	r3, r8, r6
  404e06:	2b0f      	cmp	r3, #15
  404e08:	f300 8085 	bgt.w	404f16 <_malloc_r+0x30a>
  404e0c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404f68 <_malloc_r+0x35c>
  404e10:	4b50      	ldr	r3, [pc, #320]	; (404f54 <_malloc_r+0x348>)
  404e12:	f8d9 2000 	ldr.w	r2, [r9]
  404e16:	681b      	ldr	r3, [r3, #0]
  404e18:	3201      	adds	r2, #1
  404e1a:	4433      	add	r3, r6
  404e1c:	eb04 0a08 	add.w	sl, r4, r8
  404e20:	f000 8155 	beq.w	4050ce <_malloc_r+0x4c2>
  404e24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404e28:	330f      	adds	r3, #15
  404e2a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404e2e:	f02b 0b0f 	bic.w	fp, fp, #15
  404e32:	4659      	mov	r1, fp
  404e34:	4628      	mov	r0, r5
  404e36:	f000 fa8d 	bl	405354 <_sbrk_r>
  404e3a:	1c41      	adds	r1, r0, #1
  404e3c:	4602      	mov	r2, r0
  404e3e:	f000 80fc 	beq.w	40503a <_malloc_r+0x42e>
  404e42:	4582      	cmp	sl, r0
  404e44:	f200 80f7 	bhi.w	405036 <_malloc_r+0x42a>
  404e48:	4b43      	ldr	r3, [pc, #268]	; (404f58 <_malloc_r+0x34c>)
  404e4a:	6819      	ldr	r1, [r3, #0]
  404e4c:	4459      	add	r1, fp
  404e4e:	6019      	str	r1, [r3, #0]
  404e50:	f000 814d 	beq.w	4050ee <_malloc_r+0x4e2>
  404e54:	f8d9 0000 	ldr.w	r0, [r9]
  404e58:	3001      	adds	r0, #1
  404e5a:	bf1b      	ittet	ne
  404e5c:	eba2 0a0a 	subne.w	sl, r2, sl
  404e60:	4451      	addne	r1, sl
  404e62:	f8c9 2000 	streq.w	r2, [r9]
  404e66:	6019      	strne	r1, [r3, #0]
  404e68:	f012 0107 	ands.w	r1, r2, #7
  404e6c:	f000 8115 	beq.w	40509a <_malloc_r+0x48e>
  404e70:	f1c1 0008 	rsb	r0, r1, #8
  404e74:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404e78:	4402      	add	r2, r0
  404e7a:	3108      	adds	r1, #8
  404e7c:	eb02 090b 	add.w	r9, r2, fp
  404e80:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404e84:	eba1 0909 	sub.w	r9, r1, r9
  404e88:	4649      	mov	r1, r9
  404e8a:	4628      	mov	r0, r5
  404e8c:	9301      	str	r3, [sp, #4]
  404e8e:	9200      	str	r2, [sp, #0]
  404e90:	f000 fa60 	bl	405354 <_sbrk_r>
  404e94:	1c43      	adds	r3, r0, #1
  404e96:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404e9a:	f000 8143 	beq.w	405124 <_malloc_r+0x518>
  404e9e:	1a80      	subs	r0, r0, r2
  404ea0:	4448      	add	r0, r9
  404ea2:	f040 0001 	orr.w	r0, r0, #1
  404ea6:	6819      	ldr	r1, [r3, #0]
  404ea8:	60ba      	str	r2, [r7, #8]
  404eaa:	4449      	add	r1, r9
  404eac:	42bc      	cmp	r4, r7
  404eae:	6050      	str	r0, [r2, #4]
  404eb0:	6019      	str	r1, [r3, #0]
  404eb2:	d017      	beq.n	404ee4 <_malloc_r+0x2d8>
  404eb4:	f1b8 0f0f 	cmp.w	r8, #15
  404eb8:	f240 80fb 	bls.w	4050b2 <_malloc_r+0x4a6>
  404ebc:	6860      	ldr	r0, [r4, #4]
  404ebe:	f1a8 020c 	sub.w	r2, r8, #12
  404ec2:	f022 0207 	bic.w	r2, r2, #7
  404ec6:	eb04 0e02 	add.w	lr, r4, r2
  404eca:	f000 0001 	and.w	r0, r0, #1
  404ece:	f04f 0c05 	mov.w	ip, #5
  404ed2:	4310      	orrs	r0, r2
  404ed4:	2a0f      	cmp	r2, #15
  404ed6:	6060      	str	r0, [r4, #4]
  404ed8:	f8ce c004 	str.w	ip, [lr, #4]
  404edc:	f8ce c008 	str.w	ip, [lr, #8]
  404ee0:	f200 8117 	bhi.w	405112 <_malloc_r+0x506>
  404ee4:	4b1d      	ldr	r3, [pc, #116]	; (404f5c <_malloc_r+0x350>)
  404ee6:	68bc      	ldr	r4, [r7, #8]
  404ee8:	681a      	ldr	r2, [r3, #0]
  404eea:	4291      	cmp	r1, r2
  404eec:	bf88      	it	hi
  404eee:	6019      	strhi	r1, [r3, #0]
  404ef0:	4b1b      	ldr	r3, [pc, #108]	; (404f60 <_malloc_r+0x354>)
  404ef2:	681a      	ldr	r2, [r3, #0]
  404ef4:	4291      	cmp	r1, r2
  404ef6:	6862      	ldr	r2, [r4, #4]
  404ef8:	bf88      	it	hi
  404efa:	6019      	strhi	r1, [r3, #0]
  404efc:	f022 0203 	bic.w	r2, r2, #3
  404f00:	4296      	cmp	r6, r2
  404f02:	eba2 0306 	sub.w	r3, r2, r6
  404f06:	d801      	bhi.n	404f0c <_malloc_r+0x300>
  404f08:	2b0f      	cmp	r3, #15
  404f0a:	dc04      	bgt.n	404f16 <_malloc_r+0x30a>
  404f0c:	4628      	mov	r0, r5
  404f0e:	f000 fa1b 	bl	405348 <__malloc_unlock>
  404f12:	2400      	movs	r4, #0
  404f14:	e740      	b.n	404d98 <_malloc_r+0x18c>
  404f16:	19a2      	adds	r2, r4, r6
  404f18:	f043 0301 	orr.w	r3, r3, #1
  404f1c:	f046 0601 	orr.w	r6, r6, #1
  404f20:	6066      	str	r6, [r4, #4]
  404f22:	4628      	mov	r0, r5
  404f24:	60ba      	str	r2, [r7, #8]
  404f26:	6053      	str	r3, [r2, #4]
  404f28:	f000 fa0e 	bl	405348 <__malloc_unlock>
  404f2c:	3408      	adds	r4, #8
  404f2e:	4620      	mov	r0, r4
  404f30:	b003      	add	sp, #12
  404f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f36:	2b14      	cmp	r3, #20
  404f38:	d971      	bls.n	40501e <_malloc_r+0x412>
  404f3a:	2b54      	cmp	r3, #84	; 0x54
  404f3c:	f200 80a3 	bhi.w	405086 <_malloc_r+0x47a>
  404f40:	0b33      	lsrs	r3, r6, #12
  404f42:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404f46:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404f4a:	00c3      	lsls	r3, r0, #3
  404f4c:	e680      	b.n	404c50 <_malloc_r+0x44>
  404f4e:	bf00      	nop
  404f50:	20400440 	.word	0x20400440
  404f54:	2040c96c 	.word	0x2040c96c
  404f58:	2040c93c 	.word	0x2040c93c
  404f5c:	2040c964 	.word	0x2040c964
  404f60:	2040c968 	.word	0x2040c968
  404f64:	20400448 	.word	0x20400448
  404f68:	20400848 	.word	0x20400848
  404f6c:	0a5a      	lsrs	r2, r3, #9
  404f6e:	2a04      	cmp	r2, #4
  404f70:	d95b      	bls.n	40502a <_malloc_r+0x41e>
  404f72:	2a14      	cmp	r2, #20
  404f74:	f200 80ae 	bhi.w	4050d4 <_malloc_r+0x4c8>
  404f78:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404f7c:	00c9      	lsls	r1, r1, #3
  404f7e:	325b      	adds	r2, #91	; 0x5b
  404f80:	eb07 0c01 	add.w	ip, r7, r1
  404f84:	5879      	ldr	r1, [r7, r1]
  404f86:	f1ac 0c08 	sub.w	ip, ip, #8
  404f8a:	458c      	cmp	ip, r1
  404f8c:	f000 8088 	beq.w	4050a0 <_malloc_r+0x494>
  404f90:	684a      	ldr	r2, [r1, #4]
  404f92:	f022 0203 	bic.w	r2, r2, #3
  404f96:	4293      	cmp	r3, r2
  404f98:	d273      	bcs.n	405082 <_malloc_r+0x476>
  404f9a:	6889      	ldr	r1, [r1, #8]
  404f9c:	458c      	cmp	ip, r1
  404f9e:	d1f7      	bne.n	404f90 <_malloc_r+0x384>
  404fa0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404fa4:	687b      	ldr	r3, [r7, #4]
  404fa6:	60e2      	str	r2, [r4, #12]
  404fa8:	f8c4 c008 	str.w	ip, [r4, #8]
  404fac:	6094      	str	r4, [r2, #8]
  404fae:	f8cc 400c 	str.w	r4, [ip, #12]
  404fb2:	e68f      	b.n	404cd4 <_malloc_r+0xc8>
  404fb4:	19a1      	adds	r1, r4, r6
  404fb6:	f046 0c01 	orr.w	ip, r6, #1
  404fba:	f042 0601 	orr.w	r6, r2, #1
  404fbe:	f8c4 c004 	str.w	ip, [r4, #4]
  404fc2:	4628      	mov	r0, r5
  404fc4:	6179      	str	r1, [r7, #20]
  404fc6:	6139      	str	r1, [r7, #16]
  404fc8:	f8c1 e00c 	str.w	lr, [r1, #12]
  404fcc:	f8c1 e008 	str.w	lr, [r1, #8]
  404fd0:	604e      	str	r6, [r1, #4]
  404fd2:	50e2      	str	r2, [r4, r3]
  404fd4:	f000 f9b8 	bl	405348 <__malloc_unlock>
  404fd8:	3408      	adds	r4, #8
  404fda:	e6dd      	b.n	404d98 <_malloc_r+0x18c>
  404fdc:	687b      	ldr	r3, [r7, #4]
  404fde:	e679      	b.n	404cd4 <_malloc_r+0xc8>
  404fe0:	f108 0801 	add.w	r8, r8, #1
  404fe4:	f018 0f03 	tst.w	r8, #3
  404fe8:	f10c 0c08 	add.w	ip, ip, #8
  404fec:	f47f ae85 	bne.w	404cfa <_malloc_r+0xee>
  404ff0:	e02d      	b.n	40504e <_malloc_r+0x442>
  404ff2:	68dc      	ldr	r4, [r3, #12]
  404ff4:	42a3      	cmp	r3, r4
  404ff6:	bf08      	it	eq
  404ff8:	3002      	addeq	r0, #2
  404ffa:	f43f ae3e 	beq.w	404c7a <_malloc_r+0x6e>
  404ffe:	e6bb      	b.n	404d78 <_malloc_r+0x16c>
  405000:	4419      	add	r1, r3
  405002:	461c      	mov	r4, r3
  405004:	684a      	ldr	r2, [r1, #4]
  405006:	68db      	ldr	r3, [r3, #12]
  405008:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40500c:	f042 0201 	orr.w	r2, r2, #1
  405010:	604a      	str	r2, [r1, #4]
  405012:	4628      	mov	r0, r5
  405014:	60f3      	str	r3, [r6, #12]
  405016:	609e      	str	r6, [r3, #8]
  405018:	f000 f996 	bl	405348 <__malloc_unlock>
  40501c:	e6bc      	b.n	404d98 <_malloc_r+0x18c>
  40501e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405022:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405026:	00c3      	lsls	r3, r0, #3
  405028:	e612      	b.n	404c50 <_malloc_r+0x44>
  40502a:	099a      	lsrs	r2, r3, #6
  40502c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405030:	00c9      	lsls	r1, r1, #3
  405032:	3238      	adds	r2, #56	; 0x38
  405034:	e7a4      	b.n	404f80 <_malloc_r+0x374>
  405036:	42bc      	cmp	r4, r7
  405038:	d054      	beq.n	4050e4 <_malloc_r+0x4d8>
  40503a:	68bc      	ldr	r4, [r7, #8]
  40503c:	6862      	ldr	r2, [r4, #4]
  40503e:	f022 0203 	bic.w	r2, r2, #3
  405042:	e75d      	b.n	404f00 <_malloc_r+0x2f4>
  405044:	f859 3908 	ldr.w	r3, [r9], #-8
  405048:	4599      	cmp	r9, r3
  40504a:	f040 8086 	bne.w	40515a <_malloc_r+0x54e>
  40504e:	f010 0f03 	tst.w	r0, #3
  405052:	f100 30ff 	add.w	r0, r0, #4294967295
  405056:	d1f5      	bne.n	405044 <_malloc_r+0x438>
  405058:	687b      	ldr	r3, [r7, #4]
  40505a:	ea23 0304 	bic.w	r3, r3, r4
  40505e:	607b      	str	r3, [r7, #4]
  405060:	0064      	lsls	r4, r4, #1
  405062:	429c      	cmp	r4, r3
  405064:	f63f aec7 	bhi.w	404df6 <_malloc_r+0x1ea>
  405068:	2c00      	cmp	r4, #0
  40506a:	f43f aec4 	beq.w	404df6 <_malloc_r+0x1ea>
  40506e:	421c      	tst	r4, r3
  405070:	4640      	mov	r0, r8
  405072:	f47f ae3e 	bne.w	404cf2 <_malloc_r+0xe6>
  405076:	0064      	lsls	r4, r4, #1
  405078:	421c      	tst	r4, r3
  40507a:	f100 0004 	add.w	r0, r0, #4
  40507e:	d0fa      	beq.n	405076 <_malloc_r+0x46a>
  405080:	e637      	b.n	404cf2 <_malloc_r+0xe6>
  405082:	468c      	mov	ip, r1
  405084:	e78c      	b.n	404fa0 <_malloc_r+0x394>
  405086:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40508a:	d815      	bhi.n	4050b8 <_malloc_r+0x4ac>
  40508c:	0bf3      	lsrs	r3, r6, #15
  40508e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405092:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  405096:	00c3      	lsls	r3, r0, #3
  405098:	e5da      	b.n	404c50 <_malloc_r+0x44>
  40509a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40509e:	e6ed      	b.n	404e7c <_malloc_r+0x270>
  4050a0:	687b      	ldr	r3, [r7, #4]
  4050a2:	1092      	asrs	r2, r2, #2
  4050a4:	2101      	movs	r1, #1
  4050a6:	fa01 f202 	lsl.w	r2, r1, r2
  4050aa:	4313      	orrs	r3, r2
  4050ac:	607b      	str	r3, [r7, #4]
  4050ae:	4662      	mov	r2, ip
  4050b0:	e779      	b.n	404fa6 <_malloc_r+0x39a>
  4050b2:	2301      	movs	r3, #1
  4050b4:	6053      	str	r3, [r2, #4]
  4050b6:	e729      	b.n	404f0c <_malloc_r+0x300>
  4050b8:	f240 5254 	movw	r2, #1364	; 0x554
  4050bc:	4293      	cmp	r3, r2
  4050be:	d822      	bhi.n	405106 <_malloc_r+0x4fa>
  4050c0:	0cb3      	lsrs	r3, r6, #18
  4050c2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4050c6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4050ca:	00c3      	lsls	r3, r0, #3
  4050cc:	e5c0      	b.n	404c50 <_malloc_r+0x44>
  4050ce:	f103 0b10 	add.w	fp, r3, #16
  4050d2:	e6ae      	b.n	404e32 <_malloc_r+0x226>
  4050d4:	2a54      	cmp	r2, #84	; 0x54
  4050d6:	d829      	bhi.n	40512c <_malloc_r+0x520>
  4050d8:	0b1a      	lsrs	r2, r3, #12
  4050da:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4050de:	00c9      	lsls	r1, r1, #3
  4050e0:	326e      	adds	r2, #110	; 0x6e
  4050e2:	e74d      	b.n	404f80 <_malloc_r+0x374>
  4050e4:	4b20      	ldr	r3, [pc, #128]	; (405168 <_malloc_r+0x55c>)
  4050e6:	6819      	ldr	r1, [r3, #0]
  4050e8:	4459      	add	r1, fp
  4050ea:	6019      	str	r1, [r3, #0]
  4050ec:	e6b2      	b.n	404e54 <_malloc_r+0x248>
  4050ee:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4050f2:	2800      	cmp	r0, #0
  4050f4:	f47f aeae 	bne.w	404e54 <_malloc_r+0x248>
  4050f8:	eb08 030b 	add.w	r3, r8, fp
  4050fc:	68ba      	ldr	r2, [r7, #8]
  4050fe:	f043 0301 	orr.w	r3, r3, #1
  405102:	6053      	str	r3, [r2, #4]
  405104:	e6ee      	b.n	404ee4 <_malloc_r+0x2d8>
  405106:	207f      	movs	r0, #127	; 0x7f
  405108:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40510c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405110:	e59e      	b.n	404c50 <_malloc_r+0x44>
  405112:	f104 0108 	add.w	r1, r4, #8
  405116:	4628      	mov	r0, r5
  405118:	9300      	str	r3, [sp, #0]
  40511a:	f003 fde9 	bl	408cf0 <_free_r>
  40511e:	9b00      	ldr	r3, [sp, #0]
  405120:	6819      	ldr	r1, [r3, #0]
  405122:	e6df      	b.n	404ee4 <_malloc_r+0x2d8>
  405124:	2001      	movs	r0, #1
  405126:	f04f 0900 	mov.w	r9, #0
  40512a:	e6bc      	b.n	404ea6 <_malloc_r+0x29a>
  40512c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405130:	d805      	bhi.n	40513e <_malloc_r+0x532>
  405132:	0bda      	lsrs	r2, r3, #15
  405134:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405138:	00c9      	lsls	r1, r1, #3
  40513a:	3277      	adds	r2, #119	; 0x77
  40513c:	e720      	b.n	404f80 <_malloc_r+0x374>
  40513e:	f240 5154 	movw	r1, #1364	; 0x554
  405142:	428a      	cmp	r2, r1
  405144:	d805      	bhi.n	405152 <_malloc_r+0x546>
  405146:	0c9a      	lsrs	r2, r3, #18
  405148:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40514c:	00c9      	lsls	r1, r1, #3
  40514e:	327c      	adds	r2, #124	; 0x7c
  405150:	e716      	b.n	404f80 <_malloc_r+0x374>
  405152:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  405156:	227e      	movs	r2, #126	; 0x7e
  405158:	e712      	b.n	404f80 <_malloc_r+0x374>
  40515a:	687b      	ldr	r3, [r7, #4]
  40515c:	e780      	b.n	405060 <_malloc_r+0x454>
  40515e:	08f0      	lsrs	r0, r6, #3
  405160:	f106 0308 	add.w	r3, r6, #8
  405164:	e600      	b.n	404d68 <_malloc_r+0x15c>
  405166:	bf00      	nop
  405168:	2040c93c 	.word	0x2040c93c

0040516c <memcpy>:
  40516c:	4684      	mov	ip, r0
  40516e:	ea41 0300 	orr.w	r3, r1, r0
  405172:	f013 0303 	ands.w	r3, r3, #3
  405176:	d16d      	bne.n	405254 <memcpy+0xe8>
  405178:	3a40      	subs	r2, #64	; 0x40
  40517a:	d341      	bcc.n	405200 <memcpy+0x94>
  40517c:	f851 3b04 	ldr.w	r3, [r1], #4
  405180:	f840 3b04 	str.w	r3, [r0], #4
  405184:	f851 3b04 	ldr.w	r3, [r1], #4
  405188:	f840 3b04 	str.w	r3, [r0], #4
  40518c:	f851 3b04 	ldr.w	r3, [r1], #4
  405190:	f840 3b04 	str.w	r3, [r0], #4
  405194:	f851 3b04 	ldr.w	r3, [r1], #4
  405198:	f840 3b04 	str.w	r3, [r0], #4
  40519c:	f851 3b04 	ldr.w	r3, [r1], #4
  4051a0:	f840 3b04 	str.w	r3, [r0], #4
  4051a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4051a8:	f840 3b04 	str.w	r3, [r0], #4
  4051ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4051b0:	f840 3b04 	str.w	r3, [r0], #4
  4051b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4051b8:	f840 3b04 	str.w	r3, [r0], #4
  4051bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4051c0:	f840 3b04 	str.w	r3, [r0], #4
  4051c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4051c8:	f840 3b04 	str.w	r3, [r0], #4
  4051cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4051d0:	f840 3b04 	str.w	r3, [r0], #4
  4051d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4051d8:	f840 3b04 	str.w	r3, [r0], #4
  4051dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4051e0:	f840 3b04 	str.w	r3, [r0], #4
  4051e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4051e8:	f840 3b04 	str.w	r3, [r0], #4
  4051ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4051f0:	f840 3b04 	str.w	r3, [r0], #4
  4051f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4051f8:	f840 3b04 	str.w	r3, [r0], #4
  4051fc:	3a40      	subs	r2, #64	; 0x40
  4051fe:	d2bd      	bcs.n	40517c <memcpy+0x10>
  405200:	3230      	adds	r2, #48	; 0x30
  405202:	d311      	bcc.n	405228 <memcpy+0xbc>
  405204:	f851 3b04 	ldr.w	r3, [r1], #4
  405208:	f840 3b04 	str.w	r3, [r0], #4
  40520c:	f851 3b04 	ldr.w	r3, [r1], #4
  405210:	f840 3b04 	str.w	r3, [r0], #4
  405214:	f851 3b04 	ldr.w	r3, [r1], #4
  405218:	f840 3b04 	str.w	r3, [r0], #4
  40521c:	f851 3b04 	ldr.w	r3, [r1], #4
  405220:	f840 3b04 	str.w	r3, [r0], #4
  405224:	3a10      	subs	r2, #16
  405226:	d2ed      	bcs.n	405204 <memcpy+0x98>
  405228:	320c      	adds	r2, #12
  40522a:	d305      	bcc.n	405238 <memcpy+0xcc>
  40522c:	f851 3b04 	ldr.w	r3, [r1], #4
  405230:	f840 3b04 	str.w	r3, [r0], #4
  405234:	3a04      	subs	r2, #4
  405236:	d2f9      	bcs.n	40522c <memcpy+0xc0>
  405238:	3204      	adds	r2, #4
  40523a:	d008      	beq.n	40524e <memcpy+0xe2>
  40523c:	07d2      	lsls	r2, r2, #31
  40523e:	bf1c      	itt	ne
  405240:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405244:	f800 3b01 	strbne.w	r3, [r0], #1
  405248:	d301      	bcc.n	40524e <memcpy+0xe2>
  40524a:	880b      	ldrh	r3, [r1, #0]
  40524c:	8003      	strh	r3, [r0, #0]
  40524e:	4660      	mov	r0, ip
  405250:	4770      	bx	lr
  405252:	bf00      	nop
  405254:	2a08      	cmp	r2, #8
  405256:	d313      	bcc.n	405280 <memcpy+0x114>
  405258:	078b      	lsls	r3, r1, #30
  40525a:	d08d      	beq.n	405178 <memcpy+0xc>
  40525c:	f010 0303 	ands.w	r3, r0, #3
  405260:	d08a      	beq.n	405178 <memcpy+0xc>
  405262:	f1c3 0304 	rsb	r3, r3, #4
  405266:	1ad2      	subs	r2, r2, r3
  405268:	07db      	lsls	r3, r3, #31
  40526a:	bf1c      	itt	ne
  40526c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405270:	f800 3b01 	strbne.w	r3, [r0], #1
  405274:	d380      	bcc.n	405178 <memcpy+0xc>
  405276:	f831 3b02 	ldrh.w	r3, [r1], #2
  40527a:	f820 3b02 	strh.w	r3, [r0], #2
  40527e:	e77b      	b.n	405178 <memcpy+0xc>
  405280:	3a04      	subs	r2, #4
  405282:	d3d9      	bcc.n	405238 <memcpy+0xcc>
  405284:	3a01      	subs	r2, #1
  405286:	f811 3b01 	ldrb.w	r3, [r1], #1
  40528a:	f800 3b01 	strb.w	r3, [r0], #1
  40528e:	d2f9      	bcs.n	405284 <memcpy+0x118>
  405290:	780b      	ldrb	r3, [r1, #0]
  405292:	7003      	strb	r3, [r0, #0]
  405294:	784b      	ldrb	r3, [r1, #1]
  405296:	7043      	strb	r3, [r0, #1]
  405298:	788b      	ldrb	r3, [r1, #2]
  40529a:	7083      	strb	r3, [r0, #2]
  40529c:	4660      	mov	r0, ip
  40529e:	4770      	bx	lr

004052a0 <memset>:
  4052a0:	b470      	push	{r4, r5, r6}
  4052a2:	0786      	lsls	r6, r0, #30
  4052a4:	d046      	beq.n	405334 <memset+0x94>
  4052a6:	1e54      	subs	r4, r2, #1
  4052a8:	2a00      	cmp	r2, #0
  4052aa:	d041      	beq.n	405330 <memset+0x90>
  4052ac:	b2ca      	uxtb	r2, r1
  4052ae:	4603      	mov	r3, r0
  4052b0:	e002      	b.n	4052b8 <memset+0x18>
  4052b2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4052b6:	d33b      	bcc.n	405330 <memset+0x90>
  4052b8:	f803 2b01 	strb.w	r2, [r3], #1
  4052bc:	079d      	lsls	r5, r3, #30
  4052be:	d1f8      	bne.n	4052b2 <memset+0x12>
  4052c0:	2c03      	cmp	r4, #3
  4052c2:	d92e      	bls.n	405322 <memset+0x82>
  4052c4:	b2cd      	uxtb	r5, r1
  4052c6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4052ca:	2c0f      	cmp	r4, #15
  4052cc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4052d0:	d919      	bls.n	405306 <memset+0x66>
  4052d2:	f103 0210 	add.w	r2, r3, #16
  4052d6:	4626      	mov	r6, r4
  4052d8:	3e10      	subs	r6, #16
  4052da:	2e0f      	cmp	r6, #15
  4052dc:	f842 5c10 	str.w	r5, [r2, #-16]
  4052e0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4052e4:	f842 5c08 	str.w	r5, [r2, #-8]
  4052e8:	f842 5c04 	str.w	r5, [r2, #-4]
  4052ec:	f102 0210 	add.w	r2, r2, #16
  4052f0:	d8f2      	bhi.n	4052d8 <memset+0x38>
  4052f2:	f1a4 0210 	sub.w	r2, r4, #16
  4052f6:	f022 020f 	bic.w	r2, r2, #15
  4052fa:	f004 040f 	and.w	r4, r4, #15
  4052fe:	3210      	adds	r2, #16
  405300:	2c03      	cmp	r4, #3
  405302:	4413      	add	r3, r2
  405304:	d90d      	bls.n	405322 <memset+0x82>
  405306:	461e      	mov	r6, r3
  405308:	4622      	mov	r2, r4
  40530a:	3a04      	subs	r2, #4
  40530c:	2a03      	cmp	r2, #3
  40530e:	f846 5b04 	str.w	r5, [r6], #4
  405312:	d8fa      	bhi.n	40530a <memset+0x6a>
  405314:	1f22      	subs	r2, r4, #4
  405316:	f022 0203 	bic.w	r2, r2, #3
  40531a:	3204      	adds	r2, #4
  40531c:	4413      	add	r3, r2
  40531e:	f004 0403 	and.w	r4, r4, #3
  405322:	b12c      	cbz	r4, 405330 <memset+0x90>
  405324:	b2c9      	uxtb	r1, r1
  405326:	441c      	add	r4, r3
  405328:	f803 1b01 	strb.w	r1, [r3], #1
  40532c:	429c      	cmp	r4, r3
  40532e:	d1fb      	bne.n	405328 <memset+0x88>
  405330:	bc70      	pop	{r4, r5, r6}
  405332:	4770      	bx	lr
  405334:	4614      	mov	r4, r2
  405336:	4603      	mov	r3, r0
  405338:	e7c2      	b.n	4052c0 <memset+0x20>
  40533a:	bf00      	nop

0040533c <__malloc_lock>:
  40533c:	4801      	ldr	r0, [pc, #4]	; (405344 <__malloc_lock+0x8>)
  40533e:	f003 bf7f 	b.w	409240 <__retarget_lock_acquire_recursive>
  405342:	bf00      	nop
  405344:	2040ca70 	.word	0x2040ca70

00405348 <__malloc_unlock>:
  405348:	4801      	ldr	r0, [pc, #4]	; (405350 <__malloc_unlock+0x8>)
  40534a:	f003 bf7b 	b.w	409244 <__retarget_lock_release_recursive>
  40534e:	bf00      	nop
  405350:	2040ca70 	.word	0x2040ca70

00405354 <_sbrk_r>:
  405354:	b538      	push	{r3, r4, r5, lr}
  405356:	4c07      	ldr	r4, [pc, #28]	; (405374 <_sbrk_r+0x20>)
  405358:	2300      	movs	r3, #0
  40535a:	4605      	mov	r5, r0
  40535c:	4608      	mov	r0, r1
  40535e:	6023      	str	r3, [r4, #0]
  405360:	f7fc ff9e 	bl	4022a0 <_sbrk>
  405364:	1c43      	adds	r3, r0, #1
  405366:	d000      	beq.n	40536a <_sbrk_r+0x16>
  405368:	bd38      	pop	{r3, r4, r5, pc}
  40536a:	6823      	ldr	r3, [r4, #0]
  40536c:	2b00      	cmp	r3, #0
  40536e:	d0fb      	beq.n	405368 <_sbrk_r+0x14>
  405370:	602b      	str	r3, [r5, #0]
  405372:	bd38      	pop	{r3, r4, r5, pc}
  405374:	2040ca84 	.word	0x2040ca84

00405378 <setbuf>:
  405378:	2900      	cmp	r1, #0
  40537a:	bf0c      	ite	eq
  40537c:	2202      	moveq	r2, #2
  40537e:	2200      	movne	r2, #0
  405380:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405384:	f000 b800 	b.w	405388 <setvbuf>

00405388 <setvbuf>:
  405388:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40538c:	4c61      	ldr	r4, [pc, #388]	; (405514 <setvbuf+0x18c>)
  40538e:	6825      	ldr	r5, [r4, #0]
  405390:	b083      	sub	sp, #12
  405392:	4604      	mov	r4, r0
  405394:	460f      	mov	r7, r1
  405396:	4690      	mov	r8, r2
  405398:	461e      	mov	r6, r3
  40539a:	b115      	cbz	r5, 4053a2 <setvbuf+0x1a>
  40539c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40539e:	2b00      	cmp	r3, #0
  4053a0:	d064      	beq.n	40546c <setvbuf+0xe4>
  4053a2:	f1b8 0f02 	cmp.w	r8, #2
  4053a6:	d006      	beq.n	4053b6 <setvbuf+0x2e>
  4053a8:	f1b8 0f01 	cmp.w	r8, #1
  4053ac:	f200 809f 	bhi.w	4054ee <setvbuf+0x166>
  4053b0:	2e00      	cmp	r6, #0
  4053b2:	f2c0 809c 	blt.w	4054ee <setvbuf+0x166>
  4053b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4053b8:	07d8      	lsls	r0, r3, #31
  4053ba:	d534      	bpl.n	405426 <setvbuf+0x9e>
  4053bc:	4621      	mov	r1, r4
  4053be:	4628      	mov	r0, r5
  4053c0:	f003 fb18 	bl	4089f4 <_fflush_r>
  4053c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4053c6:	b141      	cbz	r1, 4053da <setvbuf+0x52>
  4053c8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4053cc:	4299      	cmp	r1, r3
  4053ce:	d002      	beq.n	4053d6 <setvbuf+0x4e>
  4053d0:	4628      	mov	r0, r5
  4053d2:	f003 fc8d 	bl	408cf0 <_free_r>
  4053d6:	2300      	movs	r3, #0
  4053d8:	6323      	str	r3, [r4, #48]	; 0x30
  4053da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4053de:	2200      	movs	r2, #0
  4053e0:	61a2      	str	r2, [r4, #24]
  4053e2:	6062      	str	r2, [r4, #4]
  4053e4:	061a      	lsls	r2, r3, #24
  4053e6:	d43a      	bmi.n	40545e <setvbuf+0xd6>
  4053e8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4053ec:	f023 0303 	bic.w	r3, r3, #3
  4053f0:	f1b8 0f02 	cmp.w	r8, #2
  4053f4:	81a3      	strh	r3, [r4, #12]
  4053f6:	d01d      	beq.n	405434 <setvbuf+0xac>
  4053f8:	ab01      	add	r3, sp, #4
  4053fa:	466a      	mov	r2, sp
  4053fc:	4621      	mov	r1, r4
  4053fe:	4628      	mov	r0, r5
  405400:	f003 ff22 	bl	409248 <__swhatbuf_r>
  405404:	89a3      	ldrh	r3, [r4, #12]
  405406:	4318      	orrs	r0, r3
  405408:	81a0      	strh	r0, [r4, #12]
  40540a:	2e00      	cmp	r6, #0
  40540c:	d132      	bne.n	405474 <setvbuf+0xec>
  40540e:	9e00      	ldr	r6, [sp, #0]
  405410:	4630      	mov	r0, r6
  405412:	f7ff fbf3 	bl	404bfc <malloc>
  405416:	4607      	mov	r7, r0
  405418:	2800      	cmp	r0, #0
  40541a:	d06b      	beq.n	4054f4 <setvbuf+0x16c>
  40541c:	89a3      	ldrh	r3, [r4, #12]
  40541e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405422:	81a3      	strh	r3, [r4, #12]
  405424:	e028      	b.n	405478 <setvbuf+0xf0>
  405426:	89a3      	ldrh	r3, [r4, #12]
  405428:	0599      	lsls	r1, r3, #22
  40542a:	d4c7      	bmi.n	4053bc <setvbuf+0x34>
  40542c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40542e:	f003 ff07 	bl	409240 <__retarget_lock_acquire_recursive>
  405432:	e7c3      	b.n	4053bc <setvbuf+0x34>
  405434:	2500      	movs	r5, #0
  405436:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405438:	2600      	movs	r6, #0
  40543a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40543e:	f043 0302 	orr.w	r3, r3, #2
  405442:	2001      	movs	r0, #1
  405444:	60a6      	str	r6, [r4, #8]
  405446:	07ce      	lsls	r6, r1, #31
  405448:	81a3      	strh	r3, [r4, #12]
  40544a:	6022      	str	r2, [r4, #0]
  40544c:	6122      	str	r2, [r4, #16]
  40544e:	6160      	str	r0, [r4, #20]
  405450:	d401      	bmi.n	405456 <setvbuf+0xce>
  405452:	0598      	lsls	r0, r3, #22
  405454:	d53e      	bpl.n	4054d4 <setvbuf+0x14c>
  405456:	4628      	mov	r0, r5
  405458:	b003      	add	sp, #12
  40545a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40545e:	6921      	ldr	r1, [r4, #16]
  405460:	4628      	mov	r0, r5
  405462:	f003 fc45 	bl	408cf0 <_free_r>
  405466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40546a:	e7bd      	b.n	4053e8 <setvbuf+0x60>
  40546c:	4628      	mov	r0, r5
  40546e:	f003 fb19 	bl	408aa4 <__sinit>
  405472:	e796      	b.n	4053a2 <setvbuf+0x1a>
  405474:	2f00      	cmp	r7, #0
  405476:	d0cb      	beq.n	405410 <setvbuf+0x88>
  405478:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40547a:	2b00      	cmp	r3, #0
  40547c:	d033      	beq.n	4054e6 <setvbuf+0x15e>
  40547e:	9b00      	ldr	r3, [sp, #0]
  405480:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405484:	6027      	str	r7, [r4, #0]
  405486:	429e      	cmp	r6, r3
  405488:	bf1c      	itt	ne
  40548a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40548e:	81a2      	strhne	r2, [r4, #12]
  405490:	f1b8 0f01 	cmp.w	r8, #1
  405494:	bf04      	itt	eq
  405496:	f042 0201 	orreq.w	r2, r2, #1
  40549a:	81a2      	strheq	r2, [r4, #12]
  40549c:	b292      	uxth	r2, r2
  40549e:	f012 0308 	ands.w	r3, r2, #8
  4054a2:	6127      	str	r7, [r4, #16]
  4054a4:	6166      	str	r6, [r4, #20]
  4054a6:	d00e      	beq.n	4054c6 <setvbuf+0x13e>
  4054a8:	07d1      	lsls	r1, r2, #31
  4054aa:	d51a      	bpl.n	4054e2 <setvbuf+0x15a>
  4054ac:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4054ae:	4276      	negs	r6, r6
  4054b0:	2300      	movs	r3, #0
  4054b2:	f015 0501 	ands.w	r5, r5, #1
  4054b6:	61a6      	str	r6, [r4, #24]
  4054b8:	60a3      	str	r3, [r4, #8]
  4054ba:	d009      	beq.n	4054d0 <setvbuf+0x148>
  4054bc:	2500      	movs	r5, #0
  4054be:	4628      	mov	r0, r5
  4054c0:	b003      	add	sp, #12
  4054c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4054c6:	60a3      	str	r3, [r4, #8]
  4054c8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4054ca:	f015 0501 	ands.w	r5, r5, #1
  4054ce:	d1f5      	bne.n	4054bc <setvbuf+0x134>
  4054d0:	0593      	lsls	r3, r2, #22
  4054d2:	d4c0      	bmi.n	405456 <setvbuf+0xce>
  4054d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4054d6:	f003 feb5 	bl	409244 <__retarget_lock_release_recursive>
  4054da:	4628      	mov	r0, r5
  4054dc:	b003      	add	sp, #12
  4054de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4054e2:	60a6      	str	r6, [r4, #8]
  4054e4:	e7f0      	b.n	4054c8 <setvbuf+0x140>
  4054e6:	4628      	mov	r0, r5
  4054e8:	f003 fadc 	bl	408aa4 <__sinit>
  4054ec:	e7c7      	b.n	40547e <setvbuf+0xf6>
  4054ee:	f04f 35ff 	mov.w	r5, #4294967295
  4054f2:	e7b0      	b.n	405456 <setvbuf+0xce>
  4054f4:	f8dd 9000 	ldr.w	r9, [sp]
  4054f8:	45b1      	cmp	r9, r6
  4054fa:	d004      	beq.n	405506 <setvbuf+0x17e>
  4054fc:	4648      	mov	r0, r9
  4054fe:	f7ff fb7d 	bl	404bfc <malloc>
  405502:	4607      	mov	r7, r0
  405504:	b920      	cbnz	r0, 405510 <setvbuf+0x188>
  405506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40550a:	f04f 35ff 	mov.w	r5, #4294967295
  40550e:	e792      	b.n	405436 <setvbuf+0xae>
  405510:	464e      	mov	r6, r9
  405512:	e783      	b.n	40541c <setvbuf+0x94>
  405514:	20400014 	.word	0x20400014

00405518 <sprintf>:
  405518:	b40e      	push	{r1, r2, r3}
  40551a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40551c:	b09c      	sub	sp, #112	; 0x70
  40551e:	ab21      	add	r3, sp, #132	; 0x84
  405520:	490f      	ldr	r1, [pc, #60]	; (405560 <sprintf+0x48>)
  405522:	f853 2b04 	ldr.w	r2, [r3], #4
  405526:	9301      	str	r3, [sp, #4]
  405528:	4605      	mov	r5, r0
  40552a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40552e:	6808      	ldr	r0, [r1, #0]
  405530:	9502      	str	r5, [sp, #8]
  405532:	f44f 7702 	mov.w	r7, #520	; 0x208
  405536:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40553a:	a902      	add	r1, sp, #8
  40553c:	9506      	str	r5, [sp, #24]
  40553e:	f8ad 7014 	strh.w	r7, [sp, #20]
  405542:	9404      	str	r4, [sp, #16]
  405544:	9407      	str	r4, [sp, #28]
  405546:	f8ad 6016 	strh.w	r6, [sp, #22]
  40554a:	f000 f887 	bl	40565c <_svfprintf_r>
  40554e:	9b02      	ldr	r3, [sp, #8]
  405550:	2200      	movs	r2, #0
  405552:	701a      	strb	r2, [r3, #0]
  405554:	b01c      	add	sp, #112	; 0x70
  405556:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40555a:	b003      	add	sp, #12
  40555c:	4770      	bx	lr
  40555e:	bf00      	nop
  405560:	20400014 	.word	0x20400014
	...

00405580 <strlen>:
  405580:	f890 f000 	pld	[r0]
  405584:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405588:	f020 0107 	bic.w	r1, r0, #7
  40558c:	f06f 0c00 	mvn.w	ip, #0
  405590:	f010 0407 	ands.w	r4, r0, #7
  405594:	f891 f020 	pld	[r1, #32]
  405598:	f040 8049 	bne.w	40562e <strlen+0xae>
  40559c:	f04f 0400 	mov.w	r4, #0
  4055a0:	f06f 0007 	mvn.w	r0, #7
  4055a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4055a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4055ac:	f100 0008 	add.w	r0, r0, #8
  4055b0:	fa82 f24c 	uadd8	r2, r2, ip
  4055b4:	faa4 f28c 	sel	r2, r4, ip
  4055b8:	fa83 f34c 	uadd8	r3, r3, ip
  4055bc:	faa2 f38c 	sel	r3, r2, ip
  4055c0:	bb4b      	cbnz	r3, 405616 <strlen+0x96>
  4055c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4055c6:	fa82 f24c 	uadd8	r2, r2, ip
  4055ca:	f100 0008 	add.w	r0, r0, #8
  4055ce:	faa4 f28c 	sel	r2, r4, ip
  4055d2:	fa83 f34c 	uadd8	r3, r3, ip
  4055d6:	faa2 f38c 	sel	r3, r2, ip
  4055da:	b9e3      	cbnz	r3, 405616 <strlen+0x96>
  4055dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4055e0:	fa82 f24c 	uadd8	r2, r2, ip
  4055e4:	f100 0008 	add.w	r0, r0, #8
  4055e8:	faa4 f28c 	sel	r2, r4, ip
  4055ec:	fa83 f34c 	uadd8	r3, r3, ip
  4055f0:	faa2 f38c 	sel	r3, r2, ip
  4055f4:	b97b      	cbnz	r3, 405616 <strlen+0x96>
  4055f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4055fa:	f101 0120 	add.w	r1, r1, #32
  4055fe:	fa82 f24c 	uadd8	r2, r2, ip
  405602:	f100 0008 	add.w	r0, r0, #8
  405606:	faa4 f28c 	sel	r2, r4, ip
  40560a:	fa83 f34c 	uadd8	r3, r3, ip
  40560e:	faa2 f38c 	sel	r3, r2, ip
  405612:	2b00      	cmp	r3, #0
  405614:	d0c6      	beq.n	4055a4 <strlen+0x24>
  405616:	2a00      	cmp	r2, #0
  405618:	bf04      	itt	eq
  40561a:	3004      	addeq	r0, #4
  40561c:	461a      	moveq	r2, r3
  40561e:	ba12      	rev	r2, r2
  405620:	fab2 f282 	clz	r2, r2
  405624:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405628:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40562c:	4770      	bx	lr
  40562e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405632:	f004 0503 	and.w	r5, r4, #3
  405636:	f1c4 0000 	rsb	r0, r4, #0
  40563a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40563e:	f014 0f04 	tst.w	r4, #4
  405642:	f891 f040 	pld	[r1, #64]	; 0x40
  405646:	fa0c f505 	lsl.w	r5, ip, r5
  40564a:	ea62 0205 	orn	r2, r2, r5
  40564e:	bf1c      	itt	ne
  405650:	ea63 0305 	ornne	r3, r3, r5
  405654:	4662      	movne	r2, ip
  405656:	f04f 0400 	mov.w	r4, #0
  40565a:	e7a9      	b.n	4055b0 <strlen+0x30>

0040565c <_svfprintf_r>:
  40565c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405660:	b0c3      	sub	sp, #268	; 0x10c
  405662:	460c      	mov	r4, r1
  405664:	910b      	str	r1, [sp, #44]	; 0x2c
  405666:	4692      	mov	sl, r2
  405668:	930f      	str	r3, [sp, #60]	; 0x3c
  40566a:	900c      	str	r0, [sp, #48]	; 0x30
  40566c:	f003 fdd6 	bl	40921c <_localeconv_r>
  405670:	6803      	ldr	r3, [r0, #0]
  405672:	931a      	str	r3, [sp, #104]	; 0x68
  405674:	4618      	mov	r0, r3
  405676:	f7ff ff83 	bl	405580 <strlen>
  40567a:	89a3      	ldrh	r3, [r4, #12]
  40567c:	9019      	str	r0, [sp, #100]	; 0x64
  40567e:	0619      	lsls	r1, r3, #24
  405680:	d503      	bpl.n	40568a <_svfprintf_r+0x2e>
  405682:	6923      	ldr	r3, [r4, #16]
  405684:	2b00      	cmp	r3, #0
  405686:	f001 8003 	beq.w	406690 <_svfprintf_r+0x1034>
  40568a:	2300      	movs	r3, #0
  40568c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  405690:	9313      	str	r3, [sp, #76]	; 0x4c
  405692:	9315      	str	r3, [sp, #84]	; 0x54
  405694:	9314      	str	r3, [sp, #80]	; 0x50
  405696:	9327      	str	r3, [sp, #156]	; 0x9c
  405698:	9326      	str	r3, [sp, #152]	; 0x98
  40569a:	9318      	str	r3, [sp, #96]	; 0x60
  40569c:	931b      	str	r3, [sp, #108]	; 0x6c
  40569e:	9309      	str	r3, [sp, #36]	; 0x24
  4056a0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4056a4:	46c8      	mov	r8, r9
  4056a6:	9316      	str	r3, [sp, #88]	; 0x58
  4056a8:	9317      	str	r3, [sp, #92]	; 0x5c
  4056aa:	f89a 3000 	ldrb.w	r3, [sl]
  4056ae:	4654      	mov	r4, sl
  4056b0:	b1e3      	cbz	r3, 4056ec <_svfprintf_r+0x90>
  4056b2:	2b25      	cmp	r3, #37	; 0x25
  4056b4:	d102      	bne.n	4056bc <_svfprintf_r+0x60>
  4056b6:	e019      	b.n	4056ec <_svfprintf_r+0x90>
  4056b8:	2b25      	cmp	r3, #37	; 0x25
  4056ba:	d003      	beq.n	4056c4 <_svfprintf_r+0x68>
  4056bc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4056c0:	2b00      	cmp	r3, #0
  4056c2:	d1f9      	bne.n	4056b8 <_svfprintf_r+0x5c>
  4056c4:	eba4 050a 	sub.w	r5, r4, sl
  4056c8:	b185      	cbz	r5, 4056ec <_svfprintf_r+0x90>
  4056ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4056cc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4056ce:	f8c8 a000 	str.w	sl, [r8]
  4056d2:	3301      	adds	r3, #1
  4056d4:	442a      	add	r2, r5
  4056d6:	2b07      	cmp	r3, #7
  4056d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4056dc:	9227      	str	r2, [sp, #156]	; 0x9c
  4056de:	9326      	str	r3, [sp, #152]	; 0x98
  4056e0:	dc7f      	bgt.n	4057e2 <_svfprintf_r+0x186>
  4056e2:	f108 0808 	add.w	r8, r8, #8
  4056e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4056e8:	442b      	add	r3, r5
  4056ea:	9309      	str	r3, [sp, #36]	; 0x24
  4056ec:	7823      	ldrb	r3, [r4, #0]
  4056ee:	2b00      	cmp	r3, #0
  4056f0:	d07f      	beq.n	4057f2 <_svfprintf_r+0x196>
  4056f2:	2300      	movs	r3, #0
  4056f4:	461a      	mov	r2, r3
  4056f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4056fa:	4619      	mov	r1, r3
  4056fc:	930d      	str	r3, [sp, #52]	; 0x34
  4056fe:	469b      	mov	fp, r3
  405700:	f04f 30ff 	mov.w	r0, #4294967295
  405704:	7863      	ldrb	r3, [r4, #1]
  405706:	900a      	str	r0, [sp, #40]	; 0x28
  405708:	f104 0a01 	add.w	sl, r4, #1
  40570c:	f10a 0a01 	add.w	sl, sl, #1
  405710:	f1a3 0020 	sub.w	r0, r3, #32
  405714:	2858      	cmp	r0, #88	; 0x58
  405716:	f200 83c1 	bhi.w	405e9c <_svfprintf_r+0x840>
  40571a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40571e:	0238      	.short	0x0238
  405720:	03bf03bf 	.word	0x03bf03bf
  405724:	03bf0240 	.word	0x03bf0240
  405728:	03bf03bf 	.word	0x03bf03bf
  40572c:	03bf03bf 	.word	0x03bf03bf
  405730:	024503bf 	.word	0x024503bf
  405734:	03bf0203 	.word	0x03bf0203
  405738:	026b005d 	.word	0x026b005d
  40573c:	028603bf 	.word	0x028603bf
  405740:	039d039d 	.word	0x039d039d
  405744:	039d039d 	.word	0x039d039d
  405748:	039d039d 	.word	0x039d039d
  40574c:	039d039d 	.word	0x039d039d
  405750:	03bf039d 	.word	0x03bf039d
  405754:	03bf03bf 	.word	0x03bf03bf
  405758:	03bf03bf 	.word	0x03bf03bf
  40575c:	03bf03bf 	.word	0x03bf03bf
  405760:	03bf03bf 	.word	0x03bf03bf
  405764:	033703bf 	.word	0x033703bf
  405768:	03bf0357 	.word	0x03bf0357
  40576c:	03bf0357 	.word	0x03bf0357
  405770:	03bf03bf 	.word	0x03bf03bf
  405774:	039803bf 	.word	0x039803bf
  405778:	03bf03bf 	.word	0x03bf03bf
  40577c:	03bf03ad 	.word	0x03bf03ad
  405780:	03bf03bf 	.word	0x03bf03bf
  405784:	03bf03bf 	.word	0x03bf03bf
  405788:	03bf0259 	.word	0x03bf0259
  40578c:	031e03bf 	.word	0x031e03bf
  405790:	03bf03bf 	.word	0x03bf03bf
  405794:	03bf03bf 	.word	0x03bf03bf
  405798:	03bf03bf 	.word	0x03bf03bf
  40579c:	03bf03bf 	.word	0x03bf03bf
  4057a0:	03bf03bf 	.word	0x03bf03bf
  4057a4:	02db02c6 	.word	0x02db02c6
  4057a8:	03570357 	.word	0x03570357
  4057ac:	028b0357 	.word	0x028b0357
  4057b0:	03bf02db 	.word	0x03bf02db
  4057b4:	029003bf 	.word	0x029003bf
  4057b8:	029d03bf 	.word	0x029d03bf
  4057bc:	02b401cc 	.word	0x02b401cc
  4057c0:	03bf0208 	.word	0x03bf0208
  4057c4:	03bf01e1 	.word	0x03bf01e1
  4057c8:	03bf007e 	.word	0x03bf007e
  4057cc:	020d03bf 	.word	0x020d03bf
  4057d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4057d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4057d4:	4240      	negs	r0, r0
  4057d6:	900d      	str	r0, [sp, #52]	; 0x34
  4057d8:	f04b 0b04 	orr.w	fp, fp, #4
  4057dc:	f89a 3000 	ldrb.w	r3, [sl]
  4057e0:	e794      	b.n	40570c <_svfprintf_r+0xb0>
  4057e2:	aa25      	add	r2, sp, #148	; 0x94
  4057e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4057e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4057e8:	f004 fb5a 	bl	409ea0 <__ssprint_r>
  4057ec:	b940      	cbnz	r0, 405800 <_svfprintf_r+0x1a4>
  4057ee:	46c8      	mov	r8, r9
  4057f0:	e779      	b.n	4056e6 <_svfprintf_r+0x8a>
  4057f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4057f4:	b123      	cbz	r3, 405800 <_svfprintf_r+0x1a4>
  4057f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4057f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4057fa:	aa25      	add	r2, sp, #148	; 0x94
  4057fc:	f004 fb50 	bl	409ea0 <__ssprint_r>
  405800:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405802:	899b      	ldrh	r3, [r3, #12]
  405804:	f013 0f40 	tst.w	r3, #64	; 0x40
  405808:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40580a:	bf18      	it	ne
  40580c:	f04f 33ff 	movne.w	r3, #4294967295
  405810:	9309      	str	r3, [sp, #36]	; 0x24
  405812:	9809      	ldr	r0, [sp, #36]	; 0x24
  405814:	b043      	add	sp, #268	; 0x10c
  405816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40581a:	f01b 0f20 	tst.w	fp, #32
  40581e:	9311      	str	r3, [sp, #68]	; 0x44
  405820:	f040 81dd 	bne.w	405bde <_svfprintf_r+0x582>
  405824:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405826:	f01b 0f10 	tst.w	fp, #16
  40582a:	4613      	mov	r3, r2
  40582c:	f040 856e 	bne.w	40630c <_svfprintf_r+0xcb0>
  405830:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405834:	f000 856a 	beq.w	40630c <_svfprintf_r+0xcb0>
  405838:	8814      	ldrh	r4, [r2, #0]
  40583a:	3204      	adds	r2, #4
  40583c:	2500      	movs	r5, #0
  40583e:	2301      	movs	r3, #1
  405840:	920f      	str	r2, [sp, #60]	; 0x3c
  405842:	2700      	movs	r7, #0
  405844:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405848:	990a      	ldr	r1, [sp, #40]	; 0x28
  40584a:	1c4a      	adds	r2, r1, #1
  40584c:	f000 8265 	beq.w	405d1a <_svfprintf_r+0x6be>
  405850:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  405854:	9207      	str	r2, [sp, #28]
  405856:	ea54 0205 	orrs.w	r2, r4, r5
  40585a:	f040 8264 	bne.w	405d26 <_svfprintf_r+0x6ca>
  40585e:	2900      	cmp	r1, #0
  405860:	f040 843c 	bne.w	4060dc <_svfprintf_r+0xa80>
  405864:	2b00      	cmp	r3, #0
  405866:	f040 84d7 	bne.w	406218 <_svfprintf_r+0xbbc>
  40586a:	f01b 0301 	ands.w	r3, fp, #1
  40586e:	930e      	str	r3, [sp, #56]	; 0x38
  405870:	f000 8604 	beq.w	40647c <_svfprintf_r+0xe20>
  405874:	ae42      	add	r6, sp, #264	; 0x108
  405876:	2330      	movs	r3, #48	; 0x30
  405878:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40587c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40587e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405880:	4293      	cmp	r3, r2
  405882:	bfb8      	it	lt
  405884:	4613      	movlt	r3, r2
  405886:	9308      	str	r3, [sp, #32]
  405888:	2300      	movs	r3, #0
  40588a:	9312      	str	r3, [sp, #72]	; 0x48
  40588c:	b117      	cbz	r7, 405894 <_svfprintf_r+0x238>
  40588e:	9b08      	ldr	r3, [sp, #32]
  405890:	3301      	adds	r3, #1
  405892:	9308      	str	r3, [sp, #32]
  405894:	9b07      	ldr	r3, [sp, #28]
  405896:	f013 0302 	ands.w	r3, r3, #2
  40589a:	9310      	str	r3, [sp, #64]	; 0x40
  40589c:	d002      	beq.n	4058a4 <_svfprintf_r+0x248>
  40589e:	9b08      	ldr	r3, [sp, #32]
  4058a0:	3302      	adds	r3, #2
  4058a2:	9308      	str	r3, [sp, #32]
  4058a4:	9b07      	ldr	r3, [sp, #28]
  4058a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4058aa:	f040 830e 	bne.w	405eca <_svfprintf_r+0x86e>
  4058ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4058b0:	9a08      	ldr	r2, [sp, #32]
  4058b2:	eba3 0b02 	sub.w	fp, r3, r2
  4058b6:	f1bb 0f00 	cmp.w	fp, #0
  4058ba:	f340 8306 	ble.w	405eca <_svfprintf_r+0x86e>
  4058be:	f1bb 0f10 	cmp.w	fp, #16
  4058c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4058c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4058c6:	dd29      	ble.n	40591c <_svfprintf_r+0x2c0>
  4058c8:	4643      	mov	r3, r8
  4058ca:	4621      	mov	r1, r4
  4058cc:	46a8      	mov	r8, r5
  4058ce:	2710      	movs	r7, #16
  4058d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4058d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4058d4:	e006      	b.n	4058e4 <_svfprintf_r+0x288>
  4058d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4058da:	f1bb 0f10 	cmp.w	fp, #16
  4058de:	f103 0308 	add.w	r3, r3, #8
  4058e2:	dd18      	ble.n	405916 <_svfprintf_r+0x2ba>
  4058e4:	3201      	adds	r2, #1
  4058e6:	48b7      	ldr	r0, [pc, #732]	; (405bc4 <_svfprintf_r+0x568>)
  4058e8:	9226      	str	r2, [sp, #152]	; 0x98
  4058ea:	3110      	adds	r1, #16
  4058ec:	2a07      	cmp	r2, #7
  4058ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4058f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4058f4:	ddef      	ble.n	4058d6 <_svfprintf_r+0x27a>
  4058f6:	aa25      	add	r2, sp, #148	; 0x94
  4058f8:	4629      	mov	r1, r5
  4058fa:	4620      	mov	r0, r4
  4058fc:	f004 fad0 	bl	409ea0 <__ssprint_r>
  405900:	2800      	cmp	r0, #0
  405902:	f47f af7d 	bne.w	405800 <_svfprintf_r+0x1a4>
  405906:	f1ab 0b10 	sub.w	fp, fp, #16
  40590a:	f1bb 0f10 	cmp.w	fp, #16
  40590e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405910:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405912:	464b      	mov	r3, r9
  405914:	dce6      	bgt.n	4058e4 <_svfprintf_r+0x288>
  405916:	4645      	mov	r5, r8
  405918:	460c      	mov	r4, r1
  40591a:	4698      	mov	r8, r3
  40591c:	3201      	adds	r2, #1
  40591e:	4ba9      	ldr	r3, [pc, #676]	; (405bc4 <_svfprintf_r+0x568>)
  405920:	9226      	str	r2, [sp, #152]	; 0x98
  405922:	445c      	add	r4, fp
  405924:	2a07      	cmp	r2, #7
  405926:	9427      	str	r4, [sp, #156]	; 0x9c
  405928:	e888 0808 	stmia.w	r8, {r3, fp}
  40592c:	f300 8498 	bgt.w	406260 <_svfprintf_r+0xc04>
  405930:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405934:	f108 0808 	add.w	r8, r8, #8
  405938:	b177      	cbz	r7, 405958 <_svfprintf_r+0x2fc>
  40593a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40593c:	3301      	adds	r3, #1
  40593e:	3401      	adds	r4, #1
  405940:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  405944:	2201      	movs	r2, #1
  405946:	2b07      	cmp	r3, #7
  405948:	9427      	str	r4, [sp, #156]	; 0x9c
  40594a:	9326      	str	r3, [sp, #152]	; 0x98
  40594c:	e888 0006 	stmia.w	r8, {r1, r2}
  405950:	f300 83db 	bgt.w	40610a <_svfprintf_r+0xaae>
  405954:	f108 0808 	add.w	r8, r8, #8
  405958:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40595a:	b16b      	cbz	r3, 405978 <_svfprintf_r+0x31c>
  40595c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40595e:	3301      	adds	r3, #1
  405960:	3402      	adds	r4, #2
  405962:	a91e      	add	r1, sp, #120	; 0x78
  405964:	2202      	movs	r2, #2
  405966:	2b07      	cmp	r3, #7
  405968:	9427      	str	r4, [sp, #156]	; 0x9c
  40596a:	9326      	str	r3, [sp, #152]	; 0x98
  40596c:	e888 0006 	stmia.w	r8, {r1, r2}
  405970:	f300 83d6 	bgt.w	406120 <_svfprintf_r+0xac4>
  405974:	f108 0808 	add.w	r8, r8, #8
  405978:	2d80      	cmp	r5, #128	; 0x80
  40597a:	f000 8315 	beq.w	405fa8 <_svfprintf_r+0x94c>
  40597e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405980:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405982:	1a9f      	subs	r7, r3, r2
  405984:	2f00      	cmp	r7, #0
  405986:	dd36      	ble.n	4059f6 <_svfprintf_r+0x39a>
  405988:	2f10      	cmp	r7, #16
  40598a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40598c:	4d8e      	ldr	r5, [pc, #568]	; (405bc8 <_svfprintf_r+0x56c>)
  40598e:	dd27      	ble.n	4059e0 <_svfprintf_r+0x384>
  405990:	4642      	mov	r2, r8
  405992:	4621      	mov	r1, r4
  405994:	46b0      	mov	r8, r6
  405996:	f04f 0b10 	mov.w	fp, #16
  40599a:	462e      	mov	r6, r5
  40599c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40599e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4059a0:	e004      	b.n	4059ac <_svfprintf_r+0x350>
  4059a2:	3f10      	subs	r7, #16
  4059a4:	2f10      	cmp	r7, #16
  4059a6:	f102 0208 	add.w	r2, r2, #8
  4059aa:	dd15      	ble.n	4059d8 <_svfprintf_r+0x37c>
  4059ac:	3301      	adds	r3, #1
  4059ae:	3110      	adds	r1, #16
  4059b0:	2b07      	cmp	r3, #7
  4059b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4059b4:	9326      	str	r3, [sp, #152]	; 0x98
  4059b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4059ba:	ddf2      	ble.n	4059a2 <_svfprintf_r+0x346>
  4059bc:	aa25      	add	r2, sp, #148	; 0x94
  4059be:	4629      	mov	r1, r5
  4059c0:	4620      	mov	r0, r4
  4059c2:	f004 fa6d 	bl	409ea0 <__ssprint_r>
  4059c6:	2800      	cmp	r0, #0
  4059c8:	f47f af1a 	bne.w	405800 <_svfprintf_r+0x1a4>
  4059cc:	3f10      	subs	r7, #16
  4059ce:	2f10      	cmp	r7, #16
  4059d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4059d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4059d4:	464a      	mov	r2, r9
  4059d6:	dce9      	bgt.n	4059ac <_svfprintf_r+0x350>
  4059d8:	4635      	mov	r5, r6
  4059da:	460c      	mov	r4, r1
  4059dc:	4646      	mov	r6, r8
  4059de:	4690      	mov	r8, r2
  4059e0:	3301      	adds	r3, #1
  4059e2:	443c      	add	r4, r7
  4059e4:	2b07      	cmp	r3, #7
  4059e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4059e8:	9326      	str	r3, [sp, #152]	; 0x98
  4059ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4059ee:	f300 8381 	bgt.w	4060f4 <_svfprintf_r+0xa98>
  4059f2:	f108 0808 	add.w	r8, r8, #8
  4059f6:	9b07      	ldr	r3, [sp, #28]
  4059f8:	05df      	lsls	r7, r3, #23
  4059fa:	f100 8268 	bmi.w	405ece <_svfprintf_r+0x872>
  4059fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405a00:	990e      	ldr	r1, [sp, #56]	; 0x38
  405a02:	f8c8 6000 	str.w	r6, [r8]
  405a06:	3301      	adds	r3, #1
  405a08:	440c      	add	r4, r1
  405a0a:	2b07      	cmp	r3, #7
  405a0c:	9427      	str	r4, [sp, #156]	; 0x9c
  405a0e:	f8c8 1004 	str.w	r1, [r8, #4]
  405a12:	9326      	str	r3, [sp, #152]	; 0x98
  405a14:	f300 834d 	bgt.w	4060b2 <_svfprintf_r+0xa56>
  405a18:	f108 0808 	add.w	r8, r8, #8
  405a1c:	9b07      	ldr	r3, [sp, #28]
  405a1e:	075b      	lsls	r3, r3, #29
  405a20:	d53a      	bpl.n	405a98 <_svfprintf_r+0x43c>
  405a22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405a24:	9a08      	ldr	r2, [sp, #32]
  405a26:	1a9d      	subs	r5, r3, r2
  405a28:	2d00      	cmp	r5, #0
  405a2a:	dd35      	ble.n	405a98 <_svfprintf_r+0x43c>
  405a2c:	2d10      	cmp	r5, #16
  405a2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405a30:	dd20      	ble.n	405a74 <_svfprintf_r+0x418>
  405a32:	2610      	movs	r6, #16
  405a34:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405a36:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  405a3a:	e004      	b.n	405a46 <_svfprintf_r+0x3ea>
  405a3c:	3d10      	subs	r5, #16
  405a3e:	2d10      	cmp	r5, #16
  405a40:	f108 0808 	add.w	r8, r8, #8
  405a44:	dd16      	ble.n	405a74 <_svfprintf_r+0x418>
  405a46:	3301      	adds	r3, #1
  405a48:	4a5e      	ldr	r2, [pc, #376]	; (405bc4 <_svfprintf_r+0x568>)
  405a4a:	9326      	str	r3, [sp, #152]	; 0x98
  405a4c:	3410      	adds	r4, #16
  405a4e:	2b07      	cmp	r3, #7
  405a50:	9427      	str	r4, [sp, #156]	; 0x9c
  405a52:	e888 0044 	stmia.w	r8, {r2, r6}
  405a56:	ddf1      	ble.n	405a3c <_svfprintf_r+0x3e0>
  405a58:	aa25      	add	r2, sp, #148	; 0x94
  405a5a:	4659      	mov	r1, fp
  405a5c:	4638      	mov	r0, r7
  405a5e:	f004 fa1f 	bl	409ea0 <__ssprint_r>
  405a62:	2800      	cmp	r0, #0
  405a64:	f47f aecc 	bne.w	405800 <_svfprintf_r+0x1a4>
  405a68:	3d10      	subs	r5, #16
  405a6a:	2d10      	cmp	r5, #16
  405a6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405a6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405a70:	46c8      	mov	r8, r9
  405a72:	dce8      	bgt.n	405a46 <_svfprintf_r+0x3ea>
  405a74:	3301      	adds	r3, #1
  405a76:	4a53      	ldr	r2, [pc, #332]	; (405bc4 <_svfprintf_r+0x568>)
  405a78:	9326      	str	r3, [sp, #152]	; 0x98
  405a7a:	442c      	add	r4, r5
  405a7c:	2b07      	cmp	r3, #7
  405a7e:	9427      	str	r4, [sp, #156]	; 0x9c
  405a80:	e888 0024 	stmia.w	r8, {r2, r5}
  405a84:	dd08      	ble.n	405a98 <_svfprintf_r+0x43c>
  405a86:	aa25      	add	r2, sp, #148	; 0x94
  405a88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405a8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  405a8c:	f004 fa08 	bl	409ea0 <__ssprint_r>
  405a90:	2800      	cmp	r0, #0
  405a92:	f47f aeb5 	bne.w	405800 <_svfprintf_r+0x1a4>
  405a96:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405a9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405a9c:	9908      	ldr	r1, [sp, #32]
  405a9e:	428a      	cmp	r2, r1
  405aa0:	bfac      	ite	ge
  405aa2:	189b      	addge	r3, r3, r2
  405aa4:	185b      	addlt	r3, r3, r1
  405aa6:	9309      	str	r3, [sp, #36]	; 0x24
  405aa8:	2c00      	cmp	r4, #0
  405aaa:	f040 830d 	bne.w	4060c8 <_svfprintf_r+0xa6c>
  405aae:	2300      	movs	r3, #0
  405ab0:	9326      	str	r3, [sp, #152]	; 0x98
  405ab2:	46c8      	mov	r8, r9
  405ab4:	e5f9      	b.n	4056aa <_svfprintf_r+0x4e>
  405ab6:	9311      	str	r3, [sp, #68]	; 0x44
  405ab8:	f01b 0320 	ands.w	r3, fp, #32
  405abc:	f040 81e3 	bne.w	405e86 <_svfprintf_r+0x82a>
  405ac0:	f01b 0210 	ands.w	r2, fp, #16
  405ac4:	f040 842e 	bne.w	406324 <_svfprintf_r+0xcc8>
  405ac8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  405acc:	f000 842a 	beq.w	406324 <_svfprintf_r+0xcc8>
  405ad0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405ad2:	4613      	mov	r3, r2
  405ad4:	460a      	mov	r2, r1
  405ad6:	3204      	adds	r2, #4
  405ad8:	880c      	ldrh	r4, [r1, #0]
  405ada:	920f      	str	r2, [sp, #60]	; 0x3c
  405adc:	2500      	movs	r5, #0
  405ade:	e6b0      	b.n	405842 <_svfprintf_r+0x1e6>
  405ae0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405ae2:	9311      	str	r3, [sp, #68]	; 0x44
  405ae4:	6816      	ldr	r6, [r2, #0]
  405ae6:	2400      	movs	r4, #0
  405ae8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  405aec:	1d15      	adds	r5, r2, #4
  405aee:	2e00      	cmp	r6, #0
  405af0:	f000 86a7 	beq.w	406842 <_svfprintf_r+0x11e6>
  405af4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405af6:	1c53      	adds	r3, r2, #1
  405af8:	f000 8609 	beq.w	40670e <_svfprintf_r+0x10b2>
  405afc:	4621      	mov	r1, r4
  405afe:	4630      	mov	r0, r6
  405b00:	f003 fc36 	bl	409370 <memchr>
  405b04:	2800      	cmp	r0, #0
  405b06:	f000 86e1 	beq.w	4068cc <_svfprintf_r+0x1270>
  405b0a:	1b83      	subs	r3, r0, r6
  405b0c:	930e      	str	r3, [sp, #56]	; 0x38
  405b0e:	940a      	str	r4, [sp, #40]	; 0x28
  405b10:	950f      	str	r5, [sp, #60]	; 0x3c
  405b12:	f8cd b01c 	str.w	fp, [sp, #28]
  405b16:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405b1a:	9308      	str	r3, [sp, #32]
  405b1c:	9412      	str	r4, [sp, #72]	; 0x48
  405b1e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405b22:	e6b3      	b.n	40588c <_svfprintf_r+0x230>
  405b24:	f89a 3000 	ldrb.w	r3, [sl]
  405b28:	2201      	movs	r2, #1
  405b2a:	212b      	movs	r1, #43	; 0x2b
  405b2c:	e5ee      	b.n	40570c <_svfprintf_r+0xb0>
  405b2e:	f04b 0b20 	orr.w	fp, fp, #32
  405b32:	f89a 3000 	ldrb.w	r3, [sl]
  405b36:	e5e9      	b.n	40570c <_svfprintf_r+0xb0>
  405b38:	9311      	str	r3, [sp, #68]	; 0x44
  405b3a:	2a00      	cmp	r2, #0
  405b3c:	f040 8795 	bne.w	406a6a <_svfprintf_r+0x140e>
  405b40:	4b22      	ldr	r3, [pc, #136]	; (405bcc <_svfprintf_r+0x570>)
  405b42:	9318      	str	r3, [sp, #96]	; 0x60
  405b44:	f01b 0f20 	tst.w	fp, #32
  405b48:	f040 8111 	bne.w	405d6e <_svfprintf_r+0x712>
  405b4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405b4e:	f01b 0f10 	tst.w	fp, #16
  405b52:	4613      	mov	r3, r2
  405b54:	f040 83e1 	bne.w	40631a <_svfprintf_r+0xcbe>
  405b58:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405b5c:	f000 83dd 	beq.w	40631a <_svfprintf_r+0xcbe>
  405b60:	3304      	adds	r3, #4
  405b62:	8814      	ldrh	r4, [r2, #0]
  405b64:	930f      	str	r3, [sp, #60]	; 0x3c
  405b66:	2500      	movs	r5, #0
  405b68:	f01b 0f01 	tst.w	fp, #1
  405b6c:	f000 810c 	beq.w	405d88 <_svfprintf_r+0x72c>
  405b70:	ea54 0305 	orrs.w	r3, r4, r5
  405b74:	f000 8108 	beq.w	405d88 <_svfprintf_r+0x72c>
  405b78:	2330      	movs	r3, #48	; 0x30
  405b7a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  405b7e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  405b82:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  405b86:	f04b 0b02 	orr.w	fp, fp, #2
  405b8a:	2302      	movs	r3, #2
  405b8c:	e659      	b.n	405842 <_svfprintf_r+0x1e6>
  405b8e:	f89a 3000 	ldrb.w	r3, [sl]
  405b92:	2900      	cmp	r1, #0
  405b94:	f47f adba 	bne.w	40570c <_svfprintf_r+0xb0>
  405b98:	2201      	movs	r2, #1
  405b9a:	2120      	movs	r1, #32
  405b9c:	e5b6      	b.n	40570c <_svfprintf_r+0xb0>
  405b9e:	f04b 0b01 	orr.w	fp, fp, #1
  405ba2:	f89a 3000 	ldrb.w	r3, [sl]
  405ba6:	e5b1      	b.n	40570c <_svfprintf_r+0xb0>
  405ba8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  405baa:	6823      	ldr	r3, [r4, #0]
  405bac:	930d      	str	r3, [sp, #52]	; 0x34
  405bae:	4618      	mov	r0, r3
  405bb0:	2800      	cmp	r0, #0
  405bb2:	4623      	mov	r3, r4
  405bb4:	f103 0304 	add.w	r3, r3, #4
  405bb8:	f6ff ae0a 	blt.w	4057d0 <_svfprintf_r+0x174>
  405bbc:	930f      	str	r3, [sp, #60]	; 0x3c
  405bbe:	f89a 3000 	ldrb.w	r3, [sl]
  405bc2:	e5a3      	b.n	40570c <_svfprintf_r+0xb0>
  405bc4:	0040b120 	.word	0x0040b120
  405bc8:	0040b130 	.word	0x0040b130
  405bcc:	0040b100 	.word	0x0040b100
  405bd0:	f04b 0b10 	orr.w	fp, fp, #16
  405bd4:	f01b 0f20 	tst.w	fp, #32
  405bd8:	9311      	str	r3, [sp, #68]	; 0x44
  405bda:	f43f ae23 	beq.w	405824 <_svfprintf_r+0x1c8>
  405bde:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405be0:	3507      	adds	r5, #7
  405be2:	f025 0307 	bic.w	r3, r5, #7
  405be6:	f103 0208 	add.w	r2, r3, #8
  405bea:	e9d3 4500 	ldrd	r4, r5, [r3]
  405bee:	920f      	str	r2, [sp, #60]	; 0x3c
  405bf0:	2301      	movs	r3, #1
  405bf2:	e626      	b.n	405842 <_svfprintf_r+0x1e6>
  405bf4:	f89a 3000 	ldrb.w	r3, [sl]
  405bf8:	2b2a      	cmp	r3, #42	; 0x2a
  405bfa:	f10a 0401 	add.w	r4, sl, #1
  405bfe:	f000 8727 	beq.w	406a50 <_svfprintf_r+0x13f4>
  405c02:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405c06:	2809      	cmp	r0, #9
  405c08:	46a2      	mov	sl, r4
  405c0a:	f200 86ad 	bhi.w	406968 <_svfprintf_r+0x130c>
  405c0e:	2300      	movs	r3, #0
  405c10:	461c      	mov	r4, r3
  405c12:	f81a 3b01 	ldrb.w	r3, [sl], #1
  405c16:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405c1a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  405c1e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405c22:	2809      	cmp	r0, #9
  405c24:	d9f5      	bls.n	405c12 <_svfprintf_r+0x5b6>
  405c26:	940a      	str	r4, [sp, #40]	; 0x28
  405c28:	e572      	b.n	405710 <_svfprintf_r+0xb4>
  405c2a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  405c2e:	f89a 3000 	ldrb.w	r3, [sl]
  405c32:	e56b      	b.n	40570c <_svfprintf_r+0xb0>
  405c34:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  405c38:	f89a 3000 	ldrb.w	r3, [sl]
  405c3c:	e566      	b.n	40570c <_svfprintf_r+0xb0>
  405c3e:	f89a 3000 	ldrb.w	r3, [sl]
  405c42:	2b6c      	cmp	r3, #108	; 0x6c
  405c44:	bf03      	ittte	eq
  405c46:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  405c4a:	f04b 0b20 	orreq.w	fp, fp, #32
  405c4e:	f10a 0a01 	addeq.w	sl, sl, #1
  405c52:	f04b 0b10 	orrne.w	fp, fp, #16
  405c56:	e559      	b.n	40570c <_svfprintf_r+0xb0>
  405c58:	2a00      	cmp	r2, #0
  405c5a:	f040 8711 	bne.w	406a80 <_svfprintf_r+0x1424>
  405c5e:	f01b 0f20 	tst.w	fp, #32
  405c62:	f040 84f9 	bne.w	406658 <_svfprintf_r+0xffc>
  405c66:	f01b 0f10 	tst.w	fp, #16
  405c6a:	f040 84ac 	bne.w	4065c6 <_svfprintf_r+0xf6a>
  405c6e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405c72:	f000 84a8 	beq.w	4065c6 <_svfprintf_r+0xf6a>
  405c76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405c78:	6813      	ldr	r3, [r2, #0]
  405c7a:	3204      	adds	r2, #4
  405c7c:	920f      	str	r2, [sp, #60]	; 0x3c
  405c7e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  405c82:	801a      	strh	r2, [r3, #0]
  405c84:	e511      	b.n	4056aa <_svfprintf_r+0x4e>
  405c86:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405c88:	4bb3      	ldr	r3, [pc, #716]	; (405f58 <_svfprintf_r+0x8fc>)
  405c8a:	680c      	ldr	r4, [r1, #0]
  405c8c:	9318      	str	r3, [sp, #96]	; 0x60
  405c8e:	2230      	movs	r2, #48	; 0x30
  405c90:	2378      	movs	r3, #120	; 0x78
  405c92:	3104      	adds	r1, #4
  405c94:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  405c98:	9311      	str	r3, [sp, #68]	; 0x44
  405c9a:	f04b 0b02 	orr.w	fp, fp, #2
  405c9e:	910f      	str	r1, [sp, #60]	; 0x3c
  405ca0:	2500      	movs	r5, #0
  405ca2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  405ca6:	2302      	movs	r3, #2
  405ca8:	e5cb      	b.n	405842 <_svfprintf_r+0x1e6>
  405caa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405cac:	9311      	str	r3, [sp, #68]	; 0x44
  405cae:	680a      	ldr	r2, [r1, #0]
  405cb0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  405cb4:	2300      	movs	r3, #0
  405cb6:	460a      	mov	r2, r1
  405cb8:	461f      	mov	r7, r3
  405cba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  405cbe:	3204      	adds	r2, #4
  405cc0:	2301      	movs	r3, #1
  405cc2:	9308      	str	r3, [sp, #32]
  405cc4:	f8cd b01c 	str.w	fp, [sp, #28]
  405cc8:	970a      	str	r7, [sp, #40]	; 0x28
  405cca:	9712      	str	r7, [sp, #72]	; 0x48
  405ccc:	920f      	str	r2, [sp, #60]	; 0x3c
  405cce:	930e      	str	r3, [sp, #56]	; 0x38
  405cd0:	ae28      	add	r6, sp, #160	; 0xa0
  405cd2:	e5df      	b.n	405894 <_svfprintf_r+0x238>
  405cd4:	9311      	str	r3, [sp, #68]	; 0x44
  405cd6:	2a00      	cmp	r2, #0
  405cd8:	f040 86ea 	bne.w	406ab0 <_svfprintf_r+0x1454>
  405cdc:	f01b 0f20 	tst.w	fp, #32
  405ce0:	d15d      	bne.n	405d9e <_svfprintf_r+0x742>
  405ce2:	f01b 0f10 	tst.w	fp, #16
  405ce6:	f040 8308 	bne.w	4062fa <_svfprintf_r+0xc9e>
  405cea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405cee:	f000 8304 	beq.w	4062fa <_svfprintf_r+0xc9e>
  405cf2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405cf4:	f9b1 4000 	ldrsh.w	r4, [r1]
  405cf8:	3104      	adds	r1, #4
  405cfa:	17e5      	asrs	r5, r4, #31
  405cfc:	4622      	mov	r2, r4
  405cfe:	462b      	mov	r3, r5
  405d00:	910f      	str	r1, [sp, #60]	; 0x3c
  405d02:	2a00      	cmp	r2, #0
  405d04:	f173 0300 	sbcs.w	r3, r3, #0
  405d08:	db58      	blt.n	405dbc <_svfprintf_r+0x760>
  405d0a:	990a      	ldr	r1, [sp, #40]	; 0x28
  405d0c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405d10:	1c4a      	adds	r2, r1, #1
  405d12:	f04f 0301 	mov.w	r3, #1
  405d16:	f47f ad9b 	bne.w	405850 <_svfprintf_r+0x1f4>
  405d1a:	ea54 0205 	orrs.w	r2, r4, r5
  405d1e:	f000 81df 	beq.w	4060e0 <_svfprintf_r+0xa84>
  405d22:	f8cd b01c 	str.w	fp, [sp, #28]
  405d26:	2b01      	cmp	r3, #1
  405d28:	f000 827b 	beq.w	406222 <_svfprintf_r+0xbc6>
  405d2c:	2b02      	cmp	r3, #2
  405d2e:	f040 8206 	bne.w	40613e <_svfprintf_r+0xae2>
  405d32:	9818      	ldr	r0, [sp, #96]	; 0x60
  405d34:	464e      	mov	r6, r9
  405d36:	0923      	lsrs	r3, r4, #4
  405d38:	f004 010f 	and.w	r1, r4, #15
  405d3c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  405d40:	092a      	lsrs	r2, r5, #4
  405d42:	461c      	mov	r4, r3
  405d44:	4615      	mov	r5, r2
  405d46:	5c43      	ldrb	r3, [r0, r1]
  405d48:	f806 3d01 	strb.w	r3, [r6, #-1]!
  405d4c:	ea54 0305 	orrs.w	r3, r4, r5
  405d50:	d1f1      	bne.n	405d36 <_svfprintf_r+0x6da>
  405d52:	eba9 0306 	sub.w	r3, r9, r6
  405d56:	930e      	str	r3, [sp, #56]	; 0x38
  405d58:	e590      	b.n	40587c <_svfprintf_r+0x220>
  405d5a:	9311      	str	r3, [sp, #68]	; 0x44
  405d5c:	2a00      	cmp	r2, #0
  405d5e:	f040 86a3 	bne.w	406aa8 <_svfprintf_r+0x144c>
  405d62:	4b7e      	ldr	r3, [pc, #504]	; (405f5c <_svfprintf_r+0x900>)
  405d64:	9318      	str	r3, [sp, #96]	; 0x60
  405d66:	f01b 0f20 	tst.w	fp, #32
  405d6a:	f43f aeef 	beq.w	405b4c <_svfprintf_r+0x4f0>
  405d6e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405d70:	3507      	adds	r5, #7
  405d72:	f025 0307 	bic.w	r3, r5, #7
  405d76:	f103 0208 	add.w	r2, r3, #8
  405d7a:	f01b 0f01 	tst.w	fp, #1
  405d7e:	920f      	str	r2, [sp, #60]	; 0x3c
  405d80:	e9d3 4500 	ldrd	r4, r5, [r3]
  405d84:	f47f aef4 	bne.w	405b70 <_svfprintf_r+0x514>
  405d88:	2302      	movs	r3, #2
  405d8a:	e55a      	b.n	405842 <_svfprintf_r+0x1e6>
  405d8c:	9311      	str	r3, [sp, #68]	; 0x44
  405d8e:	2a00      	cmp	r2, #0
  405d90:	f040 8686 	bne.w	406aa0 <_svfprintf_r+0x1444>
  405d94:	f04b 0b10 	orr.w	fp, fp, #16
  405d98:	f01b 0f20 	tst.w	fp, #32
  405d9c:	d0a1      	beq.n	405ce2 <_svfprintf_r+0x686>
  405d9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405da0:	3507      	adds	r5, #7
  405da2:	f025 0507 	bic.w	r5, r5, #7
  405da6:	e9d5 2300 	ldrd	r2, r3, [r5]
  405daa:	2a00      	cmp	r2, #0
  405dac:	f105 0108 	add.w	r1, r5, #8
  405db0:	461d      	mov	r5, r3
  405db2:	f173 0300 	sbcs.w	r3, r3, #0
  405db6:	910f      	str	r1, [sp, #60]	; 0x3c
  405db8:	4614      	mov	r4, r2
  405dba:	daa6      	bge.n	405d0a <_svfprintf_r+0x6ae>
  405dbc:	272d      	movs	r7, #45	; 0x2d
  405dbe:	4264      	negs	r4, r4
  405dc0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405dc4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405dc8:	2301      	movs	r3, #1
  405dca:	e53d      	b.n	405848 <_svfprintf_r+0x1ec>
  405dcc:	9311      	str	r3, [sp, #68]	; 0x44
  405dce:	2a00      	cmp	r2, #0
  405dd0:	f040 8662 	bne.w	406a98 <_svfprintf_r+0x143c>
  405dd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405dd6:	3507      	adds	r5, #7
  405dd8:	f025 0307 	bic.w	r3, r5, #7
  405ddc:	f103 0208 	add.w	r2, r3, #8
  405de0:	920f      	str	r2, [sp, #60]	; 0x3c
  405de2:	681a      	ldr	r2, [r3, #0]
  405de4:	9215      	str	r2, [sp, #84]	; 0x54
  405de6:	685b      	ldr	r3, [r3, #4]
  405de8:	9314      	str	r3, [sp, #80]	; 0x50
  405dea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405dec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  405dee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  405df2:	4628      	mov	r0, r5
  405df4:	4621      	mov	r1, r4
  405df6:	f04f 32ff 	mov.w	r2, #4294967295
  405dfa:	4b59      	ldr	r3, [pc, #356]	; (405f60 <_svfprintf_r+0x904>)
  405dfc:	f004 ff1e 	bl	40ac3c <__aeabi_dcmpun>
  405e00:	2800      	cmp	r0, #0
  405e02:	f040 834a 	bne.w	40649a <_svfprintf_r+0xe3e>
  405e06:	4628      	mov	r0, r5
  405e08:	4621      	mov	r1, r4
  405e0a:	f04f 32ff 	mov.w	r2, #4294967295
  405e0e:	4b54      	ldr	r3, [pc, #336]	; (405f60 <_svfprintf_r+0x904>)
  405e10:	f004 fef6 	bl	40ac00 <__aeabi_dcmple>
  405e14:	2800      	cmp	r0, #0
  405e16:	f040 8340 	bne.w	40649a <_svfprintf_r+0xe3e>
  405e1a:	a815      	add	r0, sp, #84	; 0x54
  405e1c:	c80d      	ldmia	r0, {r0, r2, r3}
  405e1e:	9914      	ldr	r1, [sp, #80]	; 0x50
  405e20:	f004 fee4 	bl	40abec <__aeabi_dcmplt>
  405e24:	2800      	cmp	r0, #0
  405e26:	f040 8530 	bne.w	40688a <_svfprintf_r+0x122e>
  405e2a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405e2e:	4e4d      	ldr	r6, [pc, #308]	; (405f64 <_svfprintf_r+0x908>)
  405e30:	4b4d      	ldr	r3, [pc, #308]	; (405f68 <_svfprintf_r+0x90c>)
  405e32:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  405e36:	9007      	str	r0, [sp, #28]
  405e38:	9811      	ldr	r0, [sp, #68]	; 0x44
  405e3a:	2203      	movs	r2, #3
  405e3c:	2100      	movs	r1, #0
  405e3e:	9208      	str	r2, [sp, #32]
  405e40:	910a      	str	r1, [sp, #40]	; 0x28
  405e42:	2847      	cmp	r0, #71	; 0x47
  405e44:	bfd8      	it	le
  405e46:	461e      	movle	r6, r3
  405e48:	920e      	str	r2, [sp, #56]	; 0x38
  405e4a:	9112      	str	r1, [sp, #72]	; 0x48
  405e4c:	e51e      	b.n	40588c <_svfprintf_r+0x230>
  405e4e:	f04b 0b08 	orr.w	fp, fp, #8
  405e52:	f89a 3000 	ldrb.w	r3, [sl]
  405e56:	e459      	b.n	40570c <_svfprintf_r+0xb0>
  405e58:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405e5c:	2300      	movs	r3, #0
  405e5e:	461c      	mov	r4, r3
  405e60:	f81a 3b01 	ldrb.w	r3, [sl], #1
  405e64:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405e68:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  405e6c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405e70:	2809      	cmp	r0, #9
  405e72:	d9f5      	bls.n	405e60 <_svfprintf_r+0x804>
  405e74:	940d      	str	r4, [sp, #52]	; 0x34
  405e76:	e44b      	b.n	405710 <_svfprintf_r+0xb4>
  405e78:	f04b 0b10 	orr.w	fp, fp, #16
  405e7c:	9311      	str	r3, [sp, #68]	; 0x44
  405e7e:	f01b 0320 	ands.w	r3, fp, #32
  405e82:	f43f ae1d 	beq.w	405ac0 <_svfprintf_r+0x464>
  405e86:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405e88:	3507      	adds	r5, #7
  405e8a:	f025 0307 	bic.w	r3, r5, #7
  405e8e:	f103 0208 	add.w	r2, r3, #8
  405e92:	e9d3 4500 	ldrd	r4, r5, [r3]
  405e96:	920f      	str	r2, [sp, #60]	; 0x3c
  405e98:	2300      	movs	r3, #0
  405e9a:	e4d2      	b.n	405842 <_svfprintf_r+0x1e6>
  405e9c:	9311      	str	r3, [sp, #68]	; 0x44
  405e9e:	2a00      	cmp	r2, #0
  405ea0:	f040 85e7 	bne.w	406a72 <_svfprintf_r+0x1416>
  405ea4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ea6:	2a00      	cmp	r2, #0
  405ea8:	f43f aca3 	beq.w	4057f2 <_svfprintf_r+0x196>
  405eac:	2300      	movs	r3, #0
  405eae:	2101      	movs	r1, #1
  405eb0:	461f      	mov	r7, r3
  405eb2:	9108      	str	r1, [sp, #32]
  405eb4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  405eb8:	f8cd b01c 	str.w	fp, [sp, #28]
  405ebc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  405ec0:	930a      	str	r3, [sp, #40]	; 0x28
  405ec2:	9312      	str	r3, [sp, #72]	; 0x48
  405ec4:	910e      	str	r1, [sp, #56]	; 0x38
  405ec6:	ae28      	add	r6, sp, #160	; 0xa0
  405ec8:	e4e4      	b.n	405894 <_svfprintf_r+0x238>
  405eca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405ecc:	e534      	b.n	405938 <_svfprintf_r+0x2dc>
  405ece:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405ed0:	2b65      	cmp	r3, #101	; 0x65
  405ed2:	f340 80a7 	ble.w	406024 <_svfprintf_r+0x9c8>
  405ed6:	a815      	add	r0, sp, #84	; 0x54
  405ed8:	c80d      	ldmia	r0, {r0, r2, r3}
  405eda:	9914      	ldr	r1, [sp, #80]	; 0x50
  405edc:	f004 fe7c 	bl	40abd8 <__aeabi_dcmpeq>
  405ee0:	2800      	cmp	r0, #0
  405ee2:	f000 8150 	beq.w	406186 <_svfprintf_r+0xb2a>
  405ee6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405ee8:	4a20      	ldr	r2, [pc, #128]	; (405f6c <_svfprintf_r+0x910>)
  405eea:	f8c8 2000 	str.w	r2, [r8]
  405eee:	3301      	adds	r3, #1
  405ef0:	3401      	adds	r4, #1
  405ef2:	2201      	movs	r2, #1
  405ef4:	2b07      	cmp	r3, #7
  405ef6:	9427      	str	r4, [sp, #156]	; 0x9c
  405ef8:	9326      	str	r3, [sp, #152]	; 0x98
  405efa:	f8c8 2004 	str.w	r2, [r8, #4]
  405efe:	f300 836a 	bgt.w	4065d6 <_svfprintf_r+0xf7a>
  405f02:	f108 0808 	add.w	r8, r8, #8
  405f06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405f08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405f0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405f0c:	4293      	cmp	r3, r2
  405f0e:	db03      	blt.n	405f18 <_svfprintf_r+0x8bc>
  405f10:	9b07      	ldr	r3, [sp, #28]
  405f12:	07dd      	lsls	r5, r3, #31
  405f14:	f57f ad82 	bpl.w	405a1c <_svfprintf_r+0x3c0>
  405f18:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405f1a:	9919      	ldr	r1, [sp, #100]	; 0x64
  405f1c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  405f1e:	f8c8 2000 	str.w	r2, [r8]
  405f22:	3301      	adds	r3, #1
  405f24:	440c      	add	r4, r1
  405f26:	2b07      	cmp	r3, #7
  405f28:	f8c8 1004 	str.w	r1, [r8, #4]
  405f2c:	9427      	str	r4, [sp, #156]	; 0x9c
  405f2e:	9326      	str	r3, [sp, #152]	; 0x98
  405f30:	f300 839e 	bgt.w	406670 <_svfprintf_r+0x1014>
  405f34:	f108 0808 	add.w	r8, r8, #8
  405f38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405f3a:	1e5e      	subs	r6, r3, #1
  405f3c:	2e00      	cmp	r6, #0
  405f3e:	f77f ad6d 	ble.w	405a1c <_svfprintf_r+0x3c0>
  405f42:	2e10      	cmp	r6, #16
  405f44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405f46:	4d0a      	ldr	r5, [pc, #40]	; (405f70 <_svfprintf_r+0x914>)
  405f48:	f340 81f5 	ble.w	406336 <_svfprintf_r+0xcda>
  405f4c:	4622      	mov	r2, r4
  405f4e:	2710      	movs	r7, #16
  405f50:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405f54:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405f56:	e013      	b.n	405f80 <_svfprintf_r+0x924>
  405f58:	0040b100 	.word	0x0040b100
  405f5c:	0040b0ec 	.word	0x0040b0ec
  405f60:	7fefffff 	.word	0x7fefffff
  405f64:	0040b0e0 	.word	0x0040b0e0
  405f68:	0040b0dc 	.word	0x0040b0dc
  405f6c:	0040b11c 	.word	0x0040b11c
  405f70:	0040b130 	.word	0x0040b130
  405f74:	f108 0808 	add.w	r8, r8, #8
  405f78:	3e10      	subs	r6, #16
  405f7a:	2e10      	cmp	r6, #16
  405f7c:	f340 81da 	ble.w	406334 <_svfprintf_r+0xcd8>
  405f80:	3301      	adds	r3, #1
  405f82:	3210      	adds	r2, #16
  405f84:	2b07      	cmp	r3, #7
  405f86:	9227      	str	r2, [sp, #156]	; 0x9c
  405f88:	9326      	str	r3, [sp, #152]	; 0x98
  405f8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  405f8e:	ddf1      	ble.n	405f74 <_svfprintf_r+0x918>
  405f90:	aa25      	add	r2, sp, #148	; 0x94
  405f92:	4621      	mov	r1, r4
  405f94:	4658      	mov	r0, fp
  405f96:	f003 ff83 	bl	409ea0 <__ssprint_r>
  405f9a:	2800      	cmp	r0, #0
  405f9c:	f47f ac30 	bne.w	405800 <_svfprintf_r+0x1a4>
  405fa0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405fa2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405fa4:	46c8      	mov	r8, r9
  405fa6:	e7e7      	b.n	405f78 <_svfprintf_r+0x91c>
  405fa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405faa:	9a08      	ldr	r2, [sp, #32]
  405fac:	1a9f      	subs	r7, r3, r2
  405fae:	2f00      	cmp	r7, #0
  405fb0:	f77f ace5 	ble.w	40597e <_svfprintf_r+0x322>
  405fb4:	2f10      	cmp	r7, #16
  405fb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405fb8:	4db6      	ldr	r5, [pc, #728]	; (406294 <_svfprintf_r+0xc38>)
  405fba:	dd27      	ble.n	40600c <_svfprintf_r+0x9b0>
  405fbc:	4642      	mov	r2, r8
  405fbe:	4621      	mov	r1, r4
  405fc0:	46b0      	mov	r8, r6
  405fc2:	f04f 0b10 	mov.w	fp, #16
  405fc6:	462e      	mov	r6, r5
  405fc8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405fca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405fcc:	e004      	b.n	405fd8 <_svfprintf_r+0x97c>
  405fce:	3f10      	subs	r7, #16
  405fd0:	2f10      	cmp	r7, #16
  405fd2:	f102 0208 	add.w	r2, r2, #8
  405fd6:	dd15      	ble.n	406004 <_svfprintf_r+0x9a8>
  405fd8:	3301      	adds	r3, #1
  405fda:	3110      	adds	r1, #16
  405fdc:	2b07      	cmp	r3, #7
  405fde:	9127      	str	r1, [sp, #156]	; 0x9c
  405fe0:	9326      	str	r3, [sp, #152]	; 0x98
  405fe2:	e882 0840 	stmia.w	r2, {r6, fp}
  405fe6:	ddf2      	ble.n	405fce <_svfprintf_r+0x972>
  405fe8:	aa25      	add	r2, sp, #148	; 0x94
  405fea:	4629      	mov	r1, r5
  405fec:	4620      	mov	r0, r4
  405fee:	f003 ff57 	bl	409ea0 <__ssprint_r>
  405ff2:	2800      	cmp	r0, #0
  405ff4:	f47f ac04 	bne.w	405800 <_svfprintf_r+0x1a4>
  405ff8:	3f10      	subs	r7, #16
  405ffa:	2f10      	cmp	r7, #16
  405ffc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405ffe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406000:	464a      	mov	r2, r9
  406002:	dce9      	bgt.n	405fd8 <_svfprintf_r+0x97c>
  406004:	4635      	mov	r5, r6
  406006:	460c      	mov	r4, r1
  406008:	4646      	mov	r6, r8
  40600a:	4690      	mov	r8, r2
  40600c:	3301      	adds	r3, #1
  40600e:	443c      	add	r4, r7
  406010:	2b07      	cmp	r3, #7
  406012:	9427      	str	r4, [sp, #156]	; 0x9c
  406014:	9326      	str	r3, [sp, #152]	; 0x98
  406016:	e888 00a0 	stmia.w	r8, {r5, r7}
  40601a:	f300 8232 	bgt.w	406482 <_svfprintf_r+0xe26>
  40601e:	f108 0808 	add.w	r8, r8, #8
  406022:	e4ac      	b.n	40597e <_svfprintf_r+0x322>
  406024:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406026:	9f26      	ldr	r7, [sp, #152]	; 0x98
  406028:	2b01      	cmp	r3, #1
  40602a:	f340 81fe 	ble.w	40642a <_svfprintf_r+0xdce>
  40602e:	3701      	adds	r7, #1
  406030:	3401      	adds	r4, #1
  406032:	2301      	movs	r3, #1
  406034:	2f07      	cmp	r7, #7
  406036:	9427      	str	r4, [sp, #156]	; 0x9c
  406038:	9726      	str	r7, [sp, #152]	; 0x98
  40603a:	f8c8 6000 	str.w	r6, [r8]
  40603e:	f8c8 3004 	str.w	r3, [r8, #4]
  406042:	f300 8203 	bgt.w	40644c <_svfprintf_r+0xdf0>
  406046:	f108 0808 	add.w	r8, r8, #8
  40604a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40604c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40604e:	f8c8 3000 	str.w	r3, [r8]
  406052:	3701      	adds	r7, #1
  406054:	4414      	add	r4, r2
  406056:	2f07      	cmp	r7, #7
  406058:	9427      	str	r4, [sp, #156]	; 0x9c
  40605a:	9726      	str	r7, [sp, #152]	; 0x98
  40605c:	f8c8 2004 	str.w	r2, [r8, #4]
  406060:	f300 8200 	bgt.w	406464 <_svfprintf_r+0xe08>
  406064:	f108 0808 	add.w	r8, r8, #8
  406068:	a815      	add	r0, sp, #84	; 0x54
  40606a:	c80d      	ldmia	r0, {r0, r2, r3}
  40606c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40606e:	f004 fdb3 	bl	40abd8 <__aeabi_dcmpeq>
  406072:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406074:	2800      	cmp	r0, #0
  406076:	f040 8101 	bne.w	40627c <_svfprintf_r+0xc20>
  40607a:	3b01      	subs	r3, #1
  40607c:	3701      	adds	r7, #1
  40607e:	3601      	adds	r6, #1
  406080:	441c      	add	r4, r3
  406082:	2f07      	cmp	r7, #7
  406084:	9726      	str	r7, [sp, #152]	; 0x98
  406086:	9427      	str	r4, [sp, #156]	; 0x9c
  406088:	f8c8 6000 	str.w	r6, [r8]
  40608c:	f8c8 3004 	str.w	r3, [r8, #4]
  406090:	f300 8127 	bgt.w	4062e2 <_svfprintf_r+0xc86>
  406094:	f108 0808 	add.w	r8, r8, #8
  406098:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40609a:	f8c8 2004 	str.w	r2, [r8, #4]
  40609e:	3701      	adds	r7, #1
  4060a0:	4414      	add	r4, r2
  4060a2:	ab21      	add	r3, sp, #132	; 0x84
  4060a4:	2f07      	cmp	r7, #7
  4060a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4060a8:	9726      	str	r7, [sp, #152]	; 0x98
  4060aa:	f8c8 3000 	str.w	r3, [r8]
  4060ae:	f77f acb3 	ble.w	405a18 <_svfprintf_r+0x3bc>
  4060b2:	aa25      	add	r2, sp, #148	; 0x94
  4060b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4060b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4060b8:	f003 fef2 	bl	409ea0 <__ssprint_r>
  4060bc:	2800      	cmp	r0, #0
  4060be:	f47f ab9f 	bne.w	405800 <_svfprintf_r+0x1a4>
  4060c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4060c4:	46c8      	mov	r8, r9
  4060c6:	e4a9      	b.n	405a1c <_svfprintf_r+0x3c0>
  4060c8:	aa25      	add	r2, sp, #148	; 0x94
  4060ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4060cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4060ce:	f003 fee7 	bl	409ea0 <__ssprint_r>
  4060d2:	2800      	cmp	r0, #0
  4060d4:	f43f aceb 	beq.w	405aae <_svfprintf_r+0x452>
  4060d8:	f7ff bb92 	b.w	405800 <_svfprintf_r+0x1a4>
  4060dc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4060e0:	2b01      	cmp	r3, #1
  4060e2:	f000 8134 	beq.w	40634e <_svfprintf_r+0xcf2>
  4060e6:	2b02      	cmp	r3, #2
  4060e8:	d125      	bne.n	406136 <_svfprintf_r+0xada>
  4060ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4060ee:	2400      	movs	r4, #0
  4060f0:	2500      	movs	r5, #0
  4060f2:	e61e      	b.n	405d32 <_svfprintf_r+0x6d6>
  4060f4:	aa25      	add	r2, sp, #148	; 0x94
  4060f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4060f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4060fa:	f003 fed1 	bl	409ea0 <__ssprint_r>
  4060fe:	2800      	cmp	r0, #0
  406100:	f47f ab7e 	bne.w	405800 <_svfprintf_r+0x1a4>
  406104:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406106:	46c8      	mov	r8, r9
  406108:	e475      	b.n	4059f6 <_svfprintf_r+0x39a>
  40610a:	aa25      	add	r2, sp, #148	; 0x94
  40610c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40610e:	980c      	ldr	r0, [sp, #48]	; 0x30
  406110:	f003 fec6 	bl	409ea0 <__ssprint_r>
  406114:	2800      	cmp	r0, #0
  406116:	f47f ab73 	bne.w	405800 <_svfprintf_r+0x1a4>
  40611a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40611c:	46c8      	mov	r8, r9
  40611e:	e41b      	b.n	405958 <_svfprintf_r+0x2fc>
  406120:	aa25      	add	r2, sp, #148	; 0x94
  406122:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406124:	980c      	ldr	r0, [sp, #48]	; 0x30
  406126:	f003 febb 	bl	409ea0 <__ssprint_r>
  40612a:	2800      	cmp	r0, #0
  40612c:	f47f ab68 	bne.w	405800 <_svfprintf_r+0x1a4>
  406130:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406132:	46c8      	mov	r8, r9
  406134:	e420      	b.n	405978 <_svfprintf_r+0x31c>
  406136:	f8cd b01c 	str.w	fp, [sp, #28]
  40613a:	2400      	movs	r4, #0
  40613c:	2500      	movs	r5, #0
  40613e:	4649      	mov	r1, r9
  406140:	e000      	b.n	406144 <_svfprintf_r+0xae8>
  406142:	4631      	mov	r1, r6
  406144:	08e2      	lsrs	r2, r4, #3
  406146:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40614a:	08e8      	lsrs	r0, r5, #3
  40614c:	f004 0307 	and.w	r3, r4, #7
  406150:	4605      	mov	r5, r0
  406152:	4614      	mov	r4, r2
  406154:	3330      	adds	r3, #48	; 0x30
  406156:	ea54 0205 	orrs.w	r2, r4, r5
  40615a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40615e:	f101 36ff 	add.w	r6, r1, #4294967295
  406162:	d1ee      	bne.n	406142 <_svfprintf_r+0xae6>
  406164:	9a07      	ldr	r2, [sp, #28]
  406166:	07d2      	lsls	r2, r2, #31
  406168:	f57f adf3 	bpl.w	405d52 <_svfprintf_r+0x6f6>
  40616c:	2b30      	cmp	r3, #48	; 0x30
  40616e:	f43f adf0 	beq.w	405d52 <_svfprintf_r+0x6f6>
  406172:	3902      	subs	r1, #2
  406174:	2330      	movs	r3, #48	; 0x30
  406176:	f806 3c01 	strb.w	r3, [r6, #-1]
  40617a:	eba9 0301 	sub.w	r3, r9, r1
  40617e:	930e      	str	r3, [sp, #56]	; 0x38
  406180:	460e      	mov	r6, r1
  406182:	f7ff bb7b 	b.w	40587c <_svfprintf_r+0x220>
  406186:	991f      	ldr	r1, [sp, #124]	; 0x7c
  406188:	2900      	cmp	r1, #0
  40618a:	f340 822e 	ble.w	4065ea <_svfprintf_r+0xf8e>
  40618e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406190:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  406192:	4293      	cmp	r3, r2
  406194:	bfa8      	it	ge
  406196:	4613      	movge	r3, r2
  406198:	2b00      	cmp	r3, #0
  40619a:	461f      	mov	r7, r3
  40619c:	dd0d      	ble.n	4061ba <_svfprintf_r+0xb5e>
  40619e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4061a0:	f8c8 6000 	str.w	r6, [r8]
  4061a4:	3301      	adds	r3, #1
  4061a6:	443c      	add	r4, r7
  4061a8:	2b07      	cmp	r3, #7
  4061aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4061ac:	f8c8 7004 	str.w	r7, [r8, #4]
  4061b0:	9326      	str	r3, [sp, #152]	; 0x98
  4061b2:	f300 831f 	bgt.w	4067f4 <_svfprintf_r+0x1198>
  4061b6:	f108 0808 	add.w	r8, r8, #8
  4061ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4061bc:	2f00      	cmp	r7, #0
  4061be:	bfa8      	it	ge
  4061c0:	1bdb      	subge	r3, r3, r7
  4061c2:	2b00      	cmp	r3, #0
  4061c4:	461f      	mov	r7, r3
  4061c6:	f340 80d6 	ble.w	406376 <_svfprintf_r+0xd1a>
  4061ca:	2f10      	cmp	r7, #16
  4061cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4061ce:	4d31      	ldr	r5, [pc, #196]	; (406294 <_svfprintf_r+0xc38>)
  4061d0:	f340 81ed 	ble.w	4065ae <_svfprintf_r+0xf52>
  4061d4:	4642      	mov	r2, r8
  4061d6:	4621      	mov	r1, r4
  4061d8:	46b0      	mov	r8, r6
  4061da:	f04f 0b10 	mov.w	fp, #16
  4061de:	462e      	mov	r6, r5
  4061e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4061e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4061e4:	e004      	b.n	4061f0 <_svfprintf_r+0xb94>
  4061e6:	3208      	adds	r2, #8
  4061e8:	3f10      	subs	r7, #16
  4061ea:	2f10      	cmp	r7, #16
  4061ec:	f340 81db 	ble.w	4065a6 <_svfprintf_r+0xf4a>
  4061f0:	3301      	adds	r3, #1
  4061f2:	3110      	adds	r1, #16
  4061f4:	2b07      	cmp	r3, #7
  4061f6:	9127      	str	r1, [sp, #156]	; 0x9c
  4061f8:	9326      	str	r3, [sp, #152]	; 0x98
  4061fa:	e882 0840 	stmia.w	r2, {r6, fp}
  4061fe:	ddf2      	ble.n	4061e6 <_svfprintf_r+0xb8a>
  406200:	aa25      	add	r2, sp, #148	; 0x94
  406202:	4629      	mov	r1, r5
  406204:	4620      	mov	r0, r4
  406206:	f003 fe4b 	bl	409ea0 <__ssprint_r>
  40620a:	2800      	cmp	r0, #0
  40620c:	f47f aaf8 	bne.w	405800 <_svfprintf_r+0x1a4>
  406210:	9927      	ldr	r1, [sp, #156]	; 0x9c
  406212:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406214:	464a      	mov	r2, r9
  406216:	e7e7      	b.n	4061e8 <_svfprintf_r+0xb8c>
  406218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40621a:	930e      	str	r3, [sp, #56]	; 0x38
  40621c:	464e      	mov	r6, r9
  40621e:	f7ff bb2d 	b.w	40587c <_svfprintf_r+0x220>
  406222:	2d00      	cmp	r5, #0
  406224:	bf08      	it	eq
  406226:	2c0a      	cmpeq	r4, #10
  406228:	f0c0 808f 	bcc.w	40634a <_svfprintf_r+0xcee>
  40622c:	464e      	mov	r6, r9
  40622e:	4620      	mov	r0, r4
  406230:	4629      	mov	r1, r5
  406232:	220a      	movs	r2, #10
  406234:	2300      	movs	r3, #0
  406236:	f004 fd3f 	bl	40acb8 <__aeabi_uldivmod>
  40623a:	3230      	adds	r2, #48	; 0x30
  40623c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  406240:	4620      	mov	r0, r4
  406242:	4629      	mov	r1, r5
  406244:	2300      	movs	r3, #0
  406246:	220a      	movs	r2, #10
  406248:	f004 fd36 	bl	40acb8 <__aeabi_uldivmod>
  40624c:	4604      	mov	r4, r0
  40624e:	460d      	mov	r5, r1
  406250:	ea54 0305 	orrs.w	r3, r4, r5
  406254:	d1eb      	bne.n	40622e <_svfprintf_r+0xbd2>
  406256:	eba9 0306 	sub.w	r3, r9, r6
  40625a:	930e      	str	r3, [sp, #56]	; 0x38
  40625c:	f7ff bb0e 	b.w	40587c <_svfprintf_r+0x220>
  406260:	aa25      	add	r2, sp, #148	; 0x94
  406262:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406264:	980c      	ldr	r0, [sp, #48]	; 0x30
  406266:	f003 fe1b 	bl	409ea0 <__ssprint_r>
  40626a:	2800      	cmp	r0, #0
  40626c:	f47f aac8 	bne.w	405800 <_svfprintf_r+0x1a4>
  406270:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  406274:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406276:	46c8      	mov	r8, r9
  406278:	f7ff bb5e 	b.w	405938 <_svfprintf_r+0x2dc>
  40627c:	1e5e      	subs	r6, r3, #1
  40627e:	2e00      	cmp	r6, #0
  406280:	f77f af0a 	ble.w	406098 <_svfprintf_r+0xa3c>
  406284:	2e10      	cmp	r6, #16
  406286:	4d03      	ldr	r5, [pc, #12]	; (406294 <_svfprintf_r+0xc38>)
  406288:	dd22      	ble.n	4062d0 <_svfprintf_r+0xc74>
  40628a:	4622      	mov	r2, r4
  40628c:	f04f 0b10 	mov.w	fp, #16
  406290:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406292:	e006      	b.n	4062a2 <_svfprintf_r+0xc46>
  406294:	0040b130 	.word	0x0040b130
  406298:	3e10      	subs	r6, #16
  40629a:	2e10      	cmp	r6, #16
  40629c:	f108 0808 	add.w	r8, r8, #8
  4062a0:	dd15      	ble.n	4062ce <_svfprintf_r+0xc72>
  4062a2:	3701      	adds	r7, #1
  4062a4:	3210      	adds	r2, #16
  4062a6:	2f07      	cmp	r7, #7
  4062a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4062aa:	9726      	str	r7, [sp, #152]	; 0x98
  4062ac:	e888 0820 	stmia.w	r8, {r5, fp}
  4062b0:	ddf2      	ble.n	406298 <_svfprintf_r+0xc3c>
  4062b2:	aa25      	add	r2, sp, #148	; 0x94
  4062b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4062b6:	4620      	mov	r0, r4
  4062b8:	f003 fdf2 	bl	409ea0 <__ssprint_r>
  4062bc:	2800      	cmp	r0, #0
  4062be:	f47f aa9f 	bne.w	405800 <_svfprintf_r+0x1a4>
  4062c2:	3e10      	subs	r6, #16
  4062c4:	2e10      	cmp	r6, #16
  4062c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4062c8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4062ca:	46c8      	mov	r8, r9
  4062cc:	dce9      	bgt.n	4062a2 <_svfprintf_r+0xc46>
  4062ce:	4614      	mov	r4, r2
  4062d0:	3701      	adds	r7, #1
  4062d2:	4434      	add	r4, r6
  4062d4:	2f07      	cmp	r7, #7
  4062d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4062d8:	9726      	str	r7, [sp, #152]	; 0x98
  4062da:	e888 0060 	stmia.w	r8, {r5, r6}
  4062de:	f77f aed9 	ble.w	406094 <_svfprintf_r+0xa38>
  4062e2:	aa25      	add	r2, sp, #148	; 0x94
  4062e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4062e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4062e8:	f003 fdda 	bl	409ea0 <__ssprint_r>
  4062ec:	2800      	cmp	r0, #0
  4062ee:	f47f aa87 	bne.w	405800 <_svfprintf_r+0x1a4>
  4062f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4062f4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4062f6:	46c8      	mov	r8, r9
  4062f8:	e6ce      	b.n	406098 <_svfprintf_r+0xa3c>
  4062fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4062fc:	6814      	ldr	r4, [r2, #0]
  4062fe:	4613      	mov	r3, r2
  406300:	3304      	adds	r3, #4
  406302:	17e5      	asrs	r5, r4, #31
  406304:	930f      	str	r3, [sp, #60]	; 0x3c
  406306:	4622      	mov	r2, r4
  406308:	462b      	mov	r3, r5
  40630a:	e4fa      	b.n	405d02 <_svfprintf_r+0x6a6>
  40630c:	3204      	adds	r2, #4
  40630e:	681c      	ldr	r4, [r3, #0]
  406310:	920f      	str	r2, [sp, #60]	; 0x3c
  406312:	2301      	movs	r3, #1
  406314:	2500      	movs	r5, #0
  406316:	f7ff ba94 	b.w	405842 <_svfprintf_r+0x1e6>
  40631a:	681c      	ldr	r4, [r3, #0]
  40631c:	3304      	adds	r3, #4
  40631e:	930f      	str	r3, [sp, #60]	; 0x3c
  406320:	2500      	movs	r5, #0
  406322:	e421      	b.n	405b68 <_svfprintf_r+0x50c>
  406324:	990f      	ldr	r1, [sp, #60]	; 0x3c
  406326:	460a      	mov	r2, r1
  406328:	3204      	adds	r2, #4
  40632a:	680c      	ldr	r4, [r1, #0]
  40632c:	920f      	str	r2, [sp, #60]	; 0x3c
  40632e:	2500      	movs	r5, #0
  406330:	f7ff ba87 	b.w	405842 <_svfprintf_r+0x1e6>
  406334:	4614      	mov	r4, r2
  406336:	3301      	adds	r3, #1
  406338:	4434      	add	r4, r6
  40633a:	2b07      	cmp	r3, #7
  40633c:	9427      	str	r4, [sp, #156]	; 0x9c
  40633e:	9326      	str	r3, [sp, #152]	; 0x98
  406340:	e888 0060 	stmia.w	r8, {r5, r6}
  406344:	f77f ab68 	ble.w	405a18 <_svfprintf_r+0x3bc>
  406348:	e6b3      	b.n	4060b2 <_svfprintf_r+0xa56>
  40634a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40634e:	f8cd b01c 	str.w	fp, [sp, #28]
  406352:	ae42      	add	r6, sp, #264	; 0x108
  406354:	3430      	adds	r4, #48	; 0x30
  406356:	2301      	movs	r3, #1
  406358:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40635c:	930e      	str	r3, [sp, #56]	; 0x38
  40635e:	f7ff ba8d 	b.w	40587c <_svfprintf_r+0x220>
  406362:	aa25      	add	r2, sp, #148	; 0x94
  406364:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406366:	980c      	ldr	r0, [sp, #48]	; 0x30
  406368:	f003 fd9a 	bl	409ea0 <__ssprint_r>
  40636c:	2800      	cmp	r0, #0
  40636e:	f47f aa47 	bne.w	405800 <_svfprintf_r+0x1a4>
  406372:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406374:	46c8      	mov	r8, r9
  406376:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  406378:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40637a:	429a      	cmp	r2, r3
  40637c:	db44      	blt.n	406408 <_svfprintf_r+0xdac>
  40637e:	9b07      	ldr	r3, [sp, #28]
  406380:	07d9      	lsls	r1, r3, #31
  406382:	d441      	bmi.n	406408 <_svfprintf_r+0xdac>
  406384:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406386:	9812      	ldr	r0, [sp, #72]	; 0x48
  406388:	1a9a      	subs	r2, r3, r2
  40638a:	1a1d      	subs	r5, r3, r0
  40638c:	4295      	cmp	r5, r2
  40638e:	bfa8      	it	ge
  406390:	4615      	movge	r5, r2
  406392:	2d00      	cmp	r5, #0
  406394:	dd0e      	ble.n	4063b4 <_svfprintf_r+0xd58>
  406396:	9926      	ldr	r1, [sp, #152]	; 0x98
  406398:	f8c8 5004 	str.w	r5, [r8, #4]
  40639c:	3101      	adds	r1, #1
  40639e:	4406      	add	r6, r0
  4063a0:	442c      	add	r4, r5
  4063a2:	2907      	cmp	r1, #7
  4063a4:	f8c8 6000 	str.w	r6, [r8]
  4063a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4063aa:	9126      	str	r1, [sp, #152]	; 0x98
  4063ac:	f300 823b 	bgt.w	406826 <_svfprintf_r+0x11ca>
  4063b0:	f108 0808 	add.w	r8, r8, #8
  4063b4:	2d00      	cmp	r5, #0
  4063b6:	bfac      	ite	ge
  4063b8:	1b56      	subge	r6, r2, r5
  4063ba:	4616      	movlt	r6, r2
  4063bc:	2e00      	cmp	r6, #0
  4063be:	f77f ab2d 	ble.w	405a1c <_svfprintf_r+0x3c0>
  4063c2:	2e10      	cmp	r6, #16
  4063c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4063c6:	4db0      	ldr	r5, [pc, #704]	; (406688 <_svfprintf_r+0x102c>)
  4063c8:	ddb5      	ble.n	406336 <_svfprintf_r+0xcda>
  4063ca:	4622      	mov	r2, r4
  4063cc:	2710      	movs	r7, #16
  4063ce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4063d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4063d4:	e004      	b.n	4063e0 <_svfprintf_r+0xd84>
  4063d6:	f108 0808 	add.w	r8, r8, #8
  4063da:	3e10      	subs	r6, #16
  4063dc:	2e10      	cmp	r6, #16
  4063de:	dda9      	ble.n	406334 <_svfprintf_r+0xcd8>
  4063e0:	3301      	adds	r3, #1
  4063e2:	3210      	adds	r2, #16
  4063e4:	2b07      	cmp	r3, #7
  4063e6:	9227      	str	r2, [sp, #156]	; 0x9c
  4063e8:	9326      	str	r3, [sp, #152]	; 0x98
  4063ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4063ee:	ddf2      	ble.n	4063d6 <_svfprintf_r+0xd7a>
  4063f0:	aa25      	add	r2, sp, #148	; 0x94
  4063f2:	4621      	mov	r1, r4
  4063f4:	4658      	mov	r0, fp
  4063f6:	f003 fd53 	bl	409ea0 <__ssprint_r>
  4063fa:	2800      	cmp	r0, #0
  4063fc:	f47f aa00 	bne.w	405800 <_svfprintf_r+0x1a4>
  406400:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406402:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406404:	46c8      	mov	r8, r9
  406406:	e7e8      	b.n	4063da <_svfprintf_r+0xd7e>
  406408:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40640a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40640c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40640e:	f8c8 1000 	str.w	r1, [r8]
  406412:	3301      	adds	r3, #1
  406414:	4404      	add	r4, r0
  406416:	2b07      	cmp	r3, #7
  406418:	9427      	str	r4, [sp, #156]	; 0x9c
  40641a:	f8c8 0004 	str.w	r0, [r8, #4]
  40641e:	9326      	str	r3, [sp, #152]	; 0x98
  406420:	f300 81f5 	bgt.w	40680e <_svfprintf_r+0x11b2>
  406424:	f108 0808 	add.w	r8, r8, #8
  406428:	e7ac      	b.n	406384 <_svfprintf_r+0xd28>
  40642a:	9b07      	ldr	r3, [sp, #28]
  40642c:	07da      	lsls	r2, r3, #31
  40642e:	f53f adfe 	bmi.w	40602e <_svfprintf_r+0x9d2>
  406432:	3701      	adds	r7, #1
  406434:	3401      	adds	r4, #1
  406436:	2301      	movs	r3, #1
  406438:	2f07      	cmp	r7, #7
  40643a:	9427      	str	r4, [sp, #156]	; 0x9c
  40643c:	9726      	str	r7, [sp, #152]	; 0x98
  40643e:	f8c8 6000 	str.w	r6, [r8]
  406442:	f8c8 3004 	str.w	r3, [r8, #4]
  406446:	f77f ae25 	ble.w	406094 <_svfprintf_r+0xa38>
  40644a:	e74a      	b.n	4062e2 <_svfprintf_r+0xc86>
  40644c:	aa25      	add	r2, sp, #148	; 0x94
  40644e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406450:	980c      	ldr	r0, [sp, #48]	; 0x30
  406452:	f003 fd25 	bl	409ea0 <__ssprint_r>
  406456:	2800      	cmp	r0, #0
  406458:	f47f a9d2 	bne.w	405800 <_svfprintf_r+0x1a4>
  40645c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40645e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  406460:	46c8      	mov	r8, r9
  406462:	e5f2      	b.n	40604a <_svfprintf_r+0x9ee>
  406464:	aa25      	add	r2, sp, #148	; 0x94
  406466:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406468:	980c      	ldr	r0, [sp, #48]	; 0x30
  40646a:	f003 fd19 	bl	409ea0 <__ssprint_r>
  40646e:	2800      	cmp	r0, #0
  406470:	f47f a9c6 	bne.w	405800 <_svfprintf_r+0x1a4>
  406474:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406476:	9f26      	ldr	r7, [sp, #152]	; 0x98
  406478:	46c8      	mov	r8, r9
  40647a:	e5f5      	b.n	406068 <_svfprintf_r+0xa0c>
  40647c:	464e      	mov	r6, r9
  40647e:	f7ff b9fd 	b.w	40587c <_svfprintf_r+0x220>
  406482:	aa25      	add	r2, sp, #148	; 0x94
  406484:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406486:	980c      	ldr	r0, [sp, #48]	; 0x30
  406488:	f003 fd0a 	bl	409ea0 <__ssprint_r>
  40648c:	2800      	cmp	r0, #0
  40648e:	f47f a9b7 	bne.w	405800 <_svfprintf_r+0x1a4>
  406492:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406494:	46c8      	mov	r8, r9
  406496:	f7ff ba72 	b.w	40597e <_svfprintf_r+0x322>
  40649a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40649c:	4622      	mov	r2, r4
  40649e:	4620      	mov	r0, r4
  4064a0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4064a2:	4623      	mov	r3, r4
  4064a4:	4621      	mov	r1, r4
  4064a6:	f004 fbc9 	bl	40ac3c <__aeabi_dcmpun>
  4064aa:	2800      	cmp	r0, #0
  4064ac:	f040 8286 	bne.w	4069bc <_svfprintf_r+0x1360>
  4064b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4064b2:	3301      	adds	r3, #1
  4064b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4064b6:	f023 0320 	bic.w	r3, r3, #32
  4064ba:	930e      	str	r3, [sp, #56]	; 0x38
  4064bc:	f000 81e2 	beq.w	406884 <_svfprintf_r+0x1228>
  4064c0:	2b47      	cmp	r3, #71	; 0x47
  4064c2:	f000 811e 	beq.w	406702 <_svfprintf_r+0x10a6>
  4064c6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4064ca:	9307      	str	r3, [sp, #28]
  4064cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4064ce:	1e1f      	subs	r7, r3, #0
  4064d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4064d2:	9308      	str	r3, [sp, #32]
  4064d4:	bfbb      	ittet	lt
  4064d6:	463b      	movlt	r3, r7
  4064d8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4064dc:	2300      	movge	r3, #0
  4064de:	232d      	movlt	r3, #45	; 0x2d
  4064e0:	9310      	str	r3, [sp, #64]	; 0x40
  4064e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4064e4:	2b66      	cmp	r3, #102	; 0x66
  4064e6:	f000 81bb 	beq.w	406860 <_svfprintf_r+0x1204>
  4064ea:	2b46      	cmp	r3, #70	; 0x46
  4064ec:	f000 80df 	beq.w	4066ae <_svfprintf_r+0x1052>
  4064f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4064f2:	9a08      	ldr	r2, [sp, #32]
  4064f4:	2b45      	cmp	r3, #69	; 0x45
  4064f6:	bf0c      	ite	eq
  4064f8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4064fa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4064fc:	a823      	add	r0, sp, #140	; 0x8c
  4064fe:	a920      	add	r1, sp, #128	; 0x80
  406500:	bf08      	it	eq
  406502:	1c5d      	addeq	r5, r3, #1
  406504:	9004      	str	r0, [sp, #16]
  406506:	9103      	str	r1, [sp, #12]
  406508:	a81f      	add	r0, sp, #124	; 0x7c
  40650a:	2102      	movs	r1, #2
  40650c:	463b      	mov	r3, r7
  40650e:	9002      	str	r0, [sp, #8]
  406510:	9501      	str	r5, [sp, #4]
  406512:	9100      	str	r1, [sp, #0]
  406514:	980c      	ldr	r0, [sp, #48]	; 0x30
  406516:	f001 faa3 	bl	407a60 <_dtoa_r>
  40651a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40651c:	2b67      	cmp	r3, #103	; 0x67
  40651e:	4606      	mov	r6, r0
  406520:	f040 81e0 	bne.w	4068e4 <_svfprintf_r+0x1288>
  406524:	f01b 0f01 	tst.w	fp, #1
  406528:	f000 8246 	beq.w	4069b8 <_svfprintf_r+0x135c>
  40652c:	1974      	adds	r4, r6, r5
  40652e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406530:	9808      	ldr	r0, [sp, #32]
  406532:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  406534:	4639      	mov	r1, r7
  406536:	f004 fb4f 	bl	40abd8 <__aeabi_dcmpeq>
  40653a:	2800      	cmp	r0, #0
  40653c:	f040 8165 	bne.w	40680a <_svfprintf_r+0x11ae>
  406540:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406542:	42a3      	cmp	r3, r4
  406544:	d206      	bcs.n	406554 <_svfprintf_r+0xef8>
  406546:	2130      	movs	r1, #48	; 0x30
  406548:	1c5a      	adds	r2, r3, #1
  40654a:	9223      	str	r2, [sp, #140]	; 0x8c
  40654c:	7019      	strb	r1, [r3, #0]
  40654e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406550:	429c      	cmp	r4, r3
  406552:	d8f9      	bhi.n	406548 <_svfprintf_r+0xeec>
  406554:	1b9b      	subs	r3, r3, r6
  406556:	9313      	str	r3, [sp, #76]	; 0x4c
  406558:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40655a:	2b47      	cmp	r3, #71	; 0x47
  40655c:	f000 80e9 	beq.w	406732 <_svfprintf_r+0x10d6>
  406560:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406562:	2b65      	cmp	r3, #101	; 0x65
  406564:	f340 81cd 	ble.w	406902 <_svfprintf_r+0x12a6>
  406568:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40656a:	2b66      	cmp	r3, #102	; 0x66
  40656c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40656e:	9312      	str	r3, [sp, #72]	; 0x48
  406570:	f000 819e 	beq.w	4068b0 <_svfprintf_r+0x1254>
  406574:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406576:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406578:	4619      	mov	r1, r3
  40657a:	4291      	cmp	r1, r2
  40657c:	f300 818a 	bgt.w	406894 <_svfprintf_r+0x1238>
  406580:	f01b 0f01 	tst.w	fp, #1
  406584:	f040 8213 	bne.w	4069ae <_svfprintf_r+0x1352>
  406588:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40658c:	9308      	str	r3, [sp, #32]
  40658e:	2367      	movs	r3, #103	; 0x67
  406590:	920e      	str	r2, [sp, #56]	; 0x38
  406592:	9311      	str	r3, [sp, #68]	; 0x44
  406594:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406596:	2b00      	cmp	r3, #0
  406598:	f040 80c4 	bne.w	406724 <_svfprintf_r+0x10c8>
  40659c:	930a      	str	r3, [sp, #40]	; 0x28
  40659e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4065a2:	f7ff b973 	b.w	40588c <_svfprintf_r+0x230>
  4065a6:	4635      	mov	r5, r6
  4065a8:	460c      	mov	r4, r1
  4065aa:	4646      	mov	r6, r8
  4065ac:	4690      	mov	r8, r2
  4065ae:	3301      	adds	r3, #1
  4065b0:	443c      	add	r4, r7
  4065b2:	2b07      	cmp	r3, #7
  4065b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4065b6:	9326      	str	r3, [sp, #152]	; 0x98
  4065b8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4065bc:	f73f aed1 	bgt.w	406362 <_svfprintf_r+0xd06>
  4065c0:	f108 0808 	add.w	r8, r8, #8
  4065c4:	e6d7      	b.n	406376 <_svfprintf_r+0xd1a>
  4065c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4065c8:	6813      	ldr	r3, [r2, #0]
  4065ca:	3204      	adds	r2, #4
  4065cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4065ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4065d0:	601a      	str	r2, [r3, #0]
  4065d2:	f7ff b86a 	b.w	4056aa <_svfprintf_r+0x4e>
  4065d6:	aa25      	add	r2, sp, #148	; 0x94
  4065d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4065da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4065dc:	f003 fc60 	bl	409ea0 <__ssprint_r>
  4065e0:	2800      	cmp	r0, #0
  4065e2:	f47f a90d 	bne.w	405800 <_svfprintf_r+0x1a4>
  4065e6:	46c8      	mov	r8, r9
  4065e8:	e48d      	b.n	405f06 <_svfprintf_r+0x8aa>
  4065ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4065ec:	4a27      	ldr	r2, [pc, #156]	; (40668c <_svfprintf_r+0x1030>)
  4065ee:	f8c8 2000 	str.w	r2, [r8]
  4065f2:	3301      	adds	r3, #1
  4065f4:	3401      	adds	r4, #1
  4065f6:	2201      	movs	r2, #1
  4065f8:	2b07      	cmp	r3, #7
  4065fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4065fc:	9326      	str	r3, [sp, #152]	; 0x98
  4065fe:	f8c8 2004 	str.w	r2, [r8, #4]
  406602:	dc72      	bgt.n	4066ea <_svfprintf_r+0x108e>
  406604:	f108 0808 	add.w	r8, r8, #8
  406608:	b929      	cbnz	r1, 406616 <_svfprintf_r+0xfba>
  40660a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40660c:	b91b      	cbnz	r3, 406616 <_svfprintf_r+0xfba>
  40660e:	9b07      	ldr	r3, [sp, #28]
  406610:	07d8      	lsls	r0, r3, #31
  406612:	f57f aa03 	bpl.w	405a1c <_svfprintf_r+0x3c0>
  406616:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406618:	9819      	ldr	r0, [sp, #100]	; 0x64
  40661a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40661c:	f8c8 2000 	str.w	r2, [r8]
  406620:	3301      	adds	r3, #1
  406622:	4602      	mov	r2, r0
  406624:	4422      	add	r2, r4
  406626:	2b07      	cmp	r3, #7
  406628:	9227      	str	r2, [sp, #156]	; 0x9c
  40662a:	f8c8 0004 	str.w	r0, [r8, #4]
  40662e:	9326      	str	r3, [sp, #152]	; 0x98
  406630:	f300 818d 	bgt.w	40694e <_svfprintf_r+0x12f2>
  406634:	f108 0808 	add.w	r8, r8, #8
  406638:	2900      	cmp	r1, #0
  40663a:	f2c0 8165 	blt.w	406908 <_svfprintf_r+0x12ac>
  40663e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  406640:	f8c8 6000 	str.w	r6, [r8]
  406644:	3301      	adds	r3, #1
  406646:	188c      	adds	r4, r1, r2
  406648:	2b07      	cmp	r3, #7
  40664a:	9427      	str	r4, [sp, #156]	; 0x9c
  40664c:	9326      	str	r3, [sp, #152]	; 0x98
  40664e:	f8c8 1004 	str.w	r1, [r8, #4]
  406652:	f77f a9e1 	ble.w	405a18 <_svfprintf_r+0x3bc>
  406656:	e52c      	b.n	4060b2 <_svfprintf_r+0xa56>
  406658:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40665a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40665c:	6813      	ldr	r3, [r2, #0]
  40665e:	17cd      	asrs	r5, r1, #31
  406660:	4608      	mov	r0, r1
  406662:	3204      	adds	r2, #4
  406664:	4629      	mov	r1, r5
  406666:	920f      	str	r2, [sp, #60]	; 0x3c
  406668:	e9c3 0100 	strd	r0, r1, [r3]
  40666c:	f7ff b81d 	b.w	4056aa <_svfprintf_r+0x4e>
  406670:	aa25      	add	r2, sp, #148	; 0x94
  406672:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406674:	980c      	ldr	r0, [sp, #48]	; 0x30
  406676:	f003 fc13 	bl	409ea0 <__ssprint_r>
  40667a:	2800      	cmp	r0, #0
  40667c:	f47f a8c0 	bne.w	405800 <_svfprintf_r+0x1a4>
  406680:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406682:	46c8      	mov	r8, r9
  406684:	e458      	b.n	405f38 <_svfprintf_r+0x8dc>
  406686:	bf00      	nop
  406688:	0040b130 	.word	0x0040b130
  40668c:	0040b11c 	.word	0x0040b11c
  406690:	2140      	movs	r1, #64	; 0x40
  406692:	980c      	ldr	r0, [sp, #48]	; 0x30
  406694:	f7fe faba 	bl	404c0c <_malloc_r>
  406698:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40669a:	6010      	str	r0, [r2, #0]
  40669c:	6110      	str	r0, [r2, #16]
  40669e:	2800      	cmp	r0, #0
  4066a0:	f000 81f2 	beq.w	406a88 <_svfprintf_r+0x142c>
  4066a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4066a6:	2340      	movs	r3, #64	; 0x40
  4066a8:	6153      	str	r3, [r2, #20]
  4066aa:	f7fe bfee 	b.w	40568a <_svfprintf_r+0x2e>
  4066ae:	a823      	add	r0, sp, #140	; 0x8c
  4066b0:	a920      	add	r1, sp, #128	; 0x80
  4066b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4066b4:	9004      	str	r0, [sp, #16]
  4066b6:	9103      	str	r1, [sp, #12]
  4066b8:	a81f      	add	r0, sp, #124	; 0x7c
  4066ba:	2103      	movs	r1, #3
  4066bc:	9002      	str	r0, [sp, #8]
  4066be:	9a08      	ldr	r2, [sp, #32]
  4066c0:	9401      	str	r4, [sp, #4]
  4066c2:	463b      	mov	r3, r7
  4066c4:	9100      	str	r1, [sp, #0]
  4066c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4066c8:	f001 f9ca 	bl	407a60 <_dtoa_r>
  4066cc:	4625      	mov	r5, r4
  4066ce:	4606      	mov	r6, r0
  4066d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4066d2:	2b46      	cmp	r3, #70	; 0x46
  4066d4:	eb06 0405 	add.w	r4, r6, r5
  4066d8:	f47f af29 	bne.w	40652e <_svfprintf_r+0xed2>
  4066dc:	7833      	ldrb	r3, [r6, #0]
  4066de:	2b30      	cmp	r3, #48	; 0x30
  4066e0:	f000 8178 	beq.w	4069d4 <_svfprintf_r+0x1378>
  4066e4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4066e6:	442c      	add	r4, r5
  4066e8:	e721      	b.n	40652e <_svfprintf_r+0xed2>
  4066ea:	aa25      	add	r2, sp, #148	; 0x94
  4066ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4066ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4066f0:	f003 fbd6 	bl	409ea0 <__ssprint_r>
  4066f4:	2800      	cmp	r0, #0
  4066f6:	f47f a883 	bne.w	405800 <_svfprintf_r+0x1a4>
  4066fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4066fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4066fe:	46c8      	mov	r8, r9
  406700:	e782      	b.n	406608 <_svfprintf_r+0xfac>
  406702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406704:	2b00      	cmp	r3, #0
  406706:	bf08      	it	eq
  406708:	2301      	moveq	r3, #1
  40670a:	930a      	str	r3, [sp, #40]	; 0x28
  40670c:	e6db      	b.n	4064c6 <_svfprintf_r+0xe6a>
  40670e:	4630      	mov	r0, r6
  406710:	940a      	str	r4, [sp, #40]	; 0x28
  406712:	f7fe ff35 	bl	405580 <strlen>
  406716:	950f      	str	r5, [sp, #60]	; 0x3c
  406718:	900e      	str	r0, [sp, #56]	; 0x38
  40671a:	f8cd b01c 	str.w	fp, [sp, #28]
  40671e:	4603      	mov	r3, r0
  406720:	f7ff b9f9 	b.w	405b16 <_svfprintf_r+0x4ba>
  406724:	272d      	movs	r7, #45	; 0x2d
  406726:	2300      	movs	r3, #0
  406728:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40672c:	930a      	str	r3, [sp, #40]	; 0x28
  40672e:	f7ff b8ae 	b.w	40588e <_svfprintf_r+0x232>
  406732:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406734:	9312      	str	r3, [sp, #72]	; 0x48
  406736:	461a      	mov	r2, r3
  406738:	3303      	adds	r3, #3
  40673a:	db04      	blt.n	406746 <_svfprintf_r+0x10ea>
  40673c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40673e:	4619      	mov	r1, r3
  406740:	4291      	cmp	r1, r2
  406742:	f6bf af17 	bge.w	406574 <_svfprintf_r+0xf18>
  406746:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406748:	3b02      	subs	r3, #2
  40674a:	9311      	str	r3, [sp, #68]	; 0x44
  40674c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  406750:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  406754:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406756:	3b01      	subs	r3, #1
  406758:	2b00      	cmp	r3, #0
  40675a:	931f      	str	r3, [sp, #124]	; 0x7c
  40675c:	bfbd      	ittte	lt
  40675e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  406760:	f1c3 0301 	rsblt	r3, r3, #1
  406764:	222d      	movlt	r2, #45	; 0x2d
  406766:	222b      	movge	r2, #43	; 0x2b
  406768:	2b09      	cmp	r3, #9
  40676a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40676e:	f340 8116 	ble.w	40699e <_svfprintf_r+0x1342>
  406772:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  406776:	4620      	mov	r0, r4
  406778:	4dab      	ldr	r5, [pc, #684]	; (406a28 <_svfprintf_r+0x13cc>)
  40677a:	e000      	b.n	40677e <_svfprintf_r+0x1122>
  40677c:	4610      	mov	r0, r2
  40677e:	fb85 1203 	smull	r1, r2, r5, r3
  406782:	17d9      	asrs	r1, r3, #31
  406784:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  406788:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40678c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  406790:	3230      	adds	r2, #48	; 0x30
  406792:	2909      	cmp	r1, #9
  406794:	f800 2c01 	strb.w	r2, [r0, #-1]
  406798:	460b      	mov	r3, r1
  40679a:	f100 32ff 	add.w	r2, r0, #4294967295
  40679e:	dced      	bgt.n	40677c <_svfprintf_r+0x1120>
  4067a0:	3330      	adds	r3, #48	; 0x30
  4067a2:	3802      	subs	r0, #2
  4067a4:	b2d9      	uxtb	r1, r3
  4067a6:	4284      	cmp	r4, r0
  4067a8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4067ac:	f240 8165 	bls.w	406a7a <_svfprintf_r+0x141e>
  4067b0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4067b4:	4613      	mov	r3, r2
  4067b6:	e001      	b.n	4067bc <_svfprintf_r+0x1160>
  4067b8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4067bc:	f800 1b01 	strb.w	r1, [r0], #1
  4067c0:	42a3      	cmp	r3, r4
  4067c2:	d1f9      	bne.n	4067b8 <_svfprintf_r+0x115c>
  4067c4:	3301      	adds	r3, #1
  4067c6:	1a9b      	subs	r3, r3, r2
  4067c8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4067cc:	4413      	add	r3, r2
  4067ce:	aa21      	add	r2, sp, #132	; 0x84
  4067d0:	1a9b      	subs	r3, r3, r2
  4067d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4067d4:	931b      	str	r3, [sp, #108]	; 0x6c
  4067d6:	2a01      	cmp	r2, #1
  4067d8:	4413      	add	r3, r2
  4067da:	930e      	str	r3, [sp, #56]	; 0x38
  4067dc:	f340 8119 	ble.w	406a12 <_svfprintf_r+0x13b6>
  4067e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4067e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4067e4:	4413      	add	r3, r2
  4067e6:	930e      	str	r3, [sp, #56]	; 0x38
  4067e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4067ec:	9308      	str	r3, [sp, #32]
  4067ee:	2300      	movs	r3, #0
  4067f0:	9312      	str	r3, [sp, #72]	; 0x48
  4067f2:	e6cf      	b.n	406594 <_svfprintf_r+0xf38>
  4067f4:	aa25      	add	r2, sp, #148	; 0x94
  4067f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4067f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4067fa:	f003 fb51 	bl	409ea0 <__ssprint_r>
  4067fe:	2800      	cmp	r0, #0
  406800:	f47e affe 	bne.w	405800 <_svfprintf_r+0x1a4>
  406804:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406806:	46c8      	mov	r8, r9
  406808:	e4d7      	b.n	4061ba <_svfprintf_r+0xb5e>
  40680a:	4623      	mov	r3, r4
  40680c:	e6a2      	b.n	406554 <_svfprintf_r+0xef8>
  40680e:	aa25      	add	r2, sp, #148	; 0x94
  406810:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406812:	980c      	ldr	r0, [sp, #48]	; 0x30
  406814:	f003 fb44 	bl	409ea0 <__ssprint_r>
  406818:	2800      	cmp	r0, #0
  40681a:	f47e aff1 	bne.w	405800 <_svfprintf_r+0x1a4>
  40681e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  406820:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406822:	46c8      	mov	r8, r9
  406824:	e5ae      	b.n	406384 <_svfprintf_r+0xd28>
  406826:	aa25      	add	r2, sp, #148	; 0x94
  406828:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40682a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40682c:	f003 fb38 	bl	409ea0 <__ssprint_r>
  406830:	2800      	cmp	r0, #0
  406832:	f47e afe5 	bne.w	405800 <_svfprintf_r+0x1a4>
  406836:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  406838:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40683a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40683c:	1a9a      	subs	r2, r3, r2
  40683e:	46c8      	mov	r8, r9
  406840:	e5b8      	b.n	4063b4 <_svfprintf_r+0xd58>
  406842:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406844:	9612      	str	r6, [sp, #72]	; 0x48
  406846:	2b06      	cmp	r3, #6
  406848:	bf28      	it	cs
  40684a:	2306      	movcs	r3, #6
  40684c:	960a      	str	r6, [sp, #40]	; 0x28
  40684e:	4637      	mov	r7, r6
  406850:	9308      	str	r3, [sp, #32]
  406852:	950f      	str	r5, [sp, #60]	; 0x3c
  406854:	f8cd b01c 	str.w	fp, [sp, #28]
  406858:	930e      	str	r3, [sp, #56]	; 0x38
  40685a:	4e74      	ldr	r6, [pc, #464]	; (406a2c <_svfprintf_r+0x13d0>)
  40685c:	f7ff b816 	b.w	40588c <_svfprintf_r+0x230>
  406860:	a823      	add	r0, sp, #140	; 0x8c
  406862:	a920      	add	r1, sp, #128	; 0x80
  406864:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  406866:	9004      	str	r0, [sp, #16]
  406868:	9103      	str	r1, [sp, #12]
  40686a:	a81f      	add	r0, sp, #124	; 0x7c
  40686c:	2103      	movs	r1, #3
  40686e:	9002      	str	r0, [sp, #8]
  406870:	9a08      	ldr	r2, [sp, #32]
  406872:	9501      	str	r5, [sp, #4]
  406874:	463b      	mov	r3, r7
  406876:	9100      	str	r1, [sp, #0]
  406878:	980c      	ldr	r0, [sp, #48]	; 0x30
  40687a:	f001 f8f1 	bl	407a60 <_dtoa_r>
  40687e:	4606      	mov	r6, r0
  406880:	1944      	adds	r4, r0, r5
  406882:	e72b      	b.n	4066dc <_svfprintf_r+0x1080>
  406884:	2306      	movs	r3, #6
  406886:	930a      	str	r3, [sp, #40]	; 0x28
  406888:	e61d      	b.n	4064c6 <_svfprintf_r+0xe6a>
  40688a:	272d      	movs	r7, #45	; 0x2d
  40688c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  406890:	f7ff bacd 	b.w	405e2e <_svfprintf_r+0x7d2>
  406894:	9a19      	ldr	r2, [sp, #100]	; 0x64
  406896:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  406898:	4413      	add	r3, r2
  40689a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40689c:	930e      	str	r3, [sp, #56]	; 0x38
  40689e:	2a00      	cmp	r2, #0
  4068a0:	f340 80b0 	ble.w	406a04 <_svfprintf_r+0x13a8>
  4068a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4068a8:	9308      	str	r3, [sp, #32]
  4068aa:	2367      	movs	r3, #103	; 0x67
  4068ac:	9311      	str	r3, [sp, #68]	; 0x44
  4068ae:	e671      	b.n	406594 <_svfprintf_r+0xf38>
  4068b0:	2b00      	cmp	r3, #0
  4068b2:	f340 80c3 	ble.w	406a3c <_svfprintf_r+0x13e0>
  4068b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4068b8:	2a00      	cmp	r2, #0
  4068ba:	f040 8099 	bne.w	4069f0 <_svfprintf_r+0x1394>
  4068be:	f01b 0f01 	tst.w	fp, #1
  4068c2:	f040 8095 	bne.w	4069f0 <_svfprintf_r+0x1394>
  4068c6:	9308      	str	r3, [sp, #32]
  4068c8:	930e      	str	r3, [sp, #56]	; 0x38
  4068ca:	e663      	b.n	406594 <_svfprintf_r+0xf38>
  4068cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4068ce:	9308      	str	r3, [sp, #32]
  4068d0:	930e      	str	r3, [sp, #56]	; 0x38
  4068d2:	900a      	str	r0, [sp, #40]	; 0x28
  4068d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4068d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4068da:	9012      	str	r0, [sp, #72]	; 0x48
  4068dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4068e0:	f7fe bfd4 	b.w	40588c <_svfprintf_r+0x230>
  4068e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4068e6:	2b47      	cmp	r3, #71	; 0x47
  4068e8:	f47f ae20 	bne.w	40652c <_svfprintf_r+0xed0>
  4068ec:	f01b 0f01 	tst.w	fp, #1
  4068f0:	f47f aeee 	bne.w	4066d0 <_svfprintf_r+0x1074>
  4068f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4068f6:	1b9b      	subs	r3, r3, r6
  4068f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4068fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4068fc:	2b47      	cmp	r3, #71	; 0x47
  4068fe:	f43f af18 	beq.w	406732 <_svfprintf_r+0x10d6>
  406902:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406904:	9312      	str	r3, [sp, #72]	; 0x48
  406906:	e721      	b.n	40674c <_svfprintf_r+0x10f0>
  406908:	424f      	negs	r7, r1
  40690a:	3110      	adds	r1, #16
  40690c:	4d48      	ldr	r5, [pc, #288]	; (406a30 <_svfprintf_r+0x13d4>)
  40690e:	da2f      	bge.n	406970 <_svfprintf_r+0x1314>
  406910:	2410      	movs	r4, #16
  406912:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  406916:	e004      	b.n	406922 <_svfprintf_r+0x12c6>
  406918:	f108 0808 	add.w	r8, r8, #8
  40691c:	3f10      	subs	r7, #16
  40691e:	2f10      	cmp	r7, #16
  406920:	dd26      	ble.n	406970 <_svfprintf_r+0x1314>
  406922:	3301      	adds	r3, #1
  406924:	3210      	adds	r2, #16
  406926:	2b07      	cmp	r3, #7
  406928:	9227      	str	r2, [sp, #156]	; 0x9c
  40692a:	9326      	str	r3, [sp, #152]	; 0x98
  40692c:	f8c8 5000 	str.w	r5, [r8]
  406930:	f8c8 4004 	str.w	r4, [r8, #4]
  406934:	ddf0      	ble.n	406918 <_svfprintf_r+0x12bc>
  406936:	aa25      	add	r2, sp, #148	; 0x94
  406938:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40693a:	4658      	mov	r0, fp
  40693c:	f003 fab0 	bl	409ea0 <__ssprint_r>
  406940:	2800      	cmp	r0, #0
  406942:	f47e af5d 	bne.w	405800 <_svfprintf_r+0x1a4>
  406946:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406948:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40694a:	46c8      	mov	r8, r9
  40694c:	e7e6      	b.n	40691c <_svfprintf_r+0x12c0>
  40694e:	aa25      	add	r2, sp, #148	; 0x94
  406950:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406952:	980c      	ldr	r0, [sp, #48]	; 0x30
  406954:	f003 faa4 	bl	409ea0 <__ssprint_r>
  406958:	2800      	cmp	r0, #0
  40695a:	f47e af51 	bne.w	405800 <_svfprintf_r+0x1a4>
  40695e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  406960:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406962:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406964:	46c8      	mov	r8, r9
  406966:	e667      	b.n	406638 <_svfprintf_r+0xfdc>
  406968:	2000      	movs	r0, #0
  40696a:	900a      	str	r0, [sp, #40]	; 0x28
  40696c:	f7fe bed0 	b.w	405710 <_svfprintf_r+0xb4>
  406970:	3301      	adds	r3, #1
  406972:	443a      	add	r2, r7
  406974:	2b07      	cmp	r3, #7
  406976:	e888 00a0 	stmia.w	r8, {r5, r7}
  40697a:	9227      	str	r2, [sp, #156]	; 0x9c
  40697c:	9326      	str	r3, [sp, #152]	; 0x98
  40697e:	f108 0808 	add.w	r8, r8, #8
  406982:	f77f ae5c 	ble.w	40663e <_svfprintf_r+0xfe2>
  406986:	aa25      	add	r2, sp, #148	; 0x94
  406988:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40698a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40698c:	f003 fa88 	bl	409ea0 <__ssprint_r>
  406990:	2800      	cmp	r0, #0
  406992:	f47e af35 	bne.w	405800 <_svfprintf_r+0x1a4>
  406996:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406998:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40699a:	46c8      	mov	r8, r9
  40699c:	e64f      	b.n	40663e <_svfprintf_r+0xfe2>
  40699e:	3330      	adds	r3, #48	; 0x30
  4069a0:	2230      	movs	r2, #48	; 0x30
  4069a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4069a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4069aa:	ab22      	add	r3, sp, #136	; 0x88
  4069ac:	e70f      	b.n	4067ce <_svfprintf_r+0x1172>
  4069ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4069b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4069b2:	4413      	add	r3, r2
  4069b4:	930e      	str	r3, [sp, #56]	; 0x38
  4069b6:	e775      	b.n	4068a4 <_svfprintf_r+0x1248>
  4069b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4069ba:	e5cb      	b.n	406554 <_svfprintf_r+0xef8>
  4069bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4069be:	4e1d      	ldr	r6, [pc, #116]	; (406a34 <_svfprintf_r+0x13d8>)
  4069c0:	2b00      	cmp	r3, #0
  4069c2:	bfb6      	itet	lt
  4069c4:	272d      	movlt	r7, #45	; 0x2d
  4069c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4069ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4069ce:	4b1a      	ldr	r3, [pc, #104]	; (406a38 <_svfprintf_r+0x13dc>)
  4069d0:	f7ff ba2f 	b.w	405e32 <_svfprintf_r+0x7d6>
  4069d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4069d6:	9808      	ldr	r0, [sp, #32]
  4069d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4069da:	4639      	mov	r1, r7
  4069dc:	f004 f8fc 	bl	40abd8 <__aeabi_dcmpeq>
  4069e0:	2800      	cmp	r0, #0
  4069e2:	f47f ae7f 	bne.w	4066e4 <_svfprintf_r+0x1088>
  4069e6:	f1c5 0501 	rsb	r5, r5, #1
  4069ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4069ec:	442c      	add	r4, r5
  4069ee:	e59e      	b.n	40652e <_svfprintf_r+0xed2>
  4069f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4069f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4069f4:	4413      	add	r3, r2
  4069f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4069f8:	441a      	add	r2, r3
  4069fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4069fe:	920e      	str	r2, [sp, #56]	; 0x38
  406a00:	9308      	str	r3, [sp, #32]
  406a02:	e5c7      	b.n	406594 <_svfprintf_r+0xf38>
  406a04:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406a06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406a08:	f1c3 0301 	rsb	r3, r3, #1
  406a0c:	441a      	add	r2, r3
  406a0e:	4613      	mov	r3, r2
  406a10:	e7d0      	b.n	4069b4 <_svfprintf_r+0x1358>
  406a12:	f01b 0301 	ands.w	r3, fp, #1
  406a16:	9312      	str	r3, [sp, #72]	; 0x48
  406a18:	f47f aee2 	bne.w	4067e0 <_svfprintf_r+0x1184>
  406a1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406a1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406a22:	9308      	str	r3, [sp, #32]
  406a24:	e5b6      	b.n	406594 <_svfprintf_r+0xf38>
  406a26:	bf00      	nop
  406a28:	66666667 	.word	0x66666667
  406a2c:	0040b114 	.word	0x0040b114
  406a30:	0040b130 	.word	0x0040b130
  406a34:	0040b0e8 	.word	0x0040b0e8
  406a38:	0040b0e4 	.word	0x0040b0e4
  406a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406a3e:	b913      	cbnz	r3, 406a46 <_svfprintf_r+0x13ea>
  406a40:	f01b 0f01 	tst.w	fp, #1
  406a44:	d002      	beq.n	406a4c <_svfprintf_r+0x13f0>
  406a46:	9b19      	ldr	r3, [sp, #100]	; 0x64
  406a48:	3301      	adds	r3, #1
  406a4a:	e7d4      	b.n	4069f6 <_svfprintf_r+0x139a>
  406a4c:	2301      	movs	r3, #1
  406a4e:	e73a      	b.n	4068c6 <_svfprintf_r+0x126a>
  406a50:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  406a52:	f89a 3001 	ldrb.w	r3, [sl, #1]
  406a56:	6828      	ldr	r0, [r5, #0]
  406a58:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  406a5c:	900a      	str	r0, [sp, #40]	; 0x28
  406a5e:	4628      	mov	r0, r5
  406a60:	3004      	adds	r0, #4
  406a62:	46a2      	mov	sl, r4
  406a64:	900f      	str	r0, [sp, #60]	; 0x3c
  406a66:	f7fe be51 	b.w	40570c <_svfprintf_r+0xb0>
  406a6a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406a6e:	f7ff b867 	b.w	405b40 <_svfprintf_r+0x4e4>
  406a72:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406a76:	f7ff ba15 	b.w	405ea4 <_svfprintf_r+0x848>
  406a7a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  406a7e:	e6a6      	b.n	4067ce <_svfprintf_r+0x1172>
  406a80:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406a84:	f7ff b8eb 	b.w	405c5e <_svfprintf_r+0x602>
  406a88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406a8a:	230c      	movs	r3, #12
  406a8c:	6013      	str	r3, [r2, #0]
  406a8e:	f04f 33ff 	mov.w	r3, #4294967295
  406a92:	9309      	str	r3, [sp, #36]	; 0x24
  406a94:	f7fe bebd 	b.w	405812 <_svfprintf_r+0x1b6>
  406a98:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406a9c:	f7ff b99a 	b.w	405dd4 <_svfprintf_r+0x778>
  406aa0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406aa4:	f7ff b976 	b.w	405d94 <_svfprintf_r+0x738>
  406aa8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406aac:	f7ff b959 	b.w	405d62 <_svfprintf_r+0x706>
  406ab0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  406ab4:	f7ff b912 	b.w	405cdc <_svfprintf_r+0x680>

00406ab8 <__sprint_r.part.0>:
  406ab8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406abc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  406abe:	049c      	lsls	r4, r3, #18
  406ac0:	4693      	mov	fp, r2
  406ac2:	d52f      	bpl.n	406b24 <__sprint_r.part.0+0x6c>
  406ac4:	6893      	ldr	r3, [r2, #8]
  406ac6:	6812      	ldr	r2, [r2, #0]
  406ac8:	b353      	cbz	r3, 406b20 <__sprint_r.part.0+0x68>
  406aca:	460e      	mov	r6, r1
  406acc:	4607      	mov	r7, r0
  406ace:	f102 0908 	add.w	r9, r2, #8
  406ad2:	e919 0420 	ldmdb	r9, {r5, sl}
  406ad6:	ea5f 089a 	movs.w	r8, sl, lsr #2
  406ada:	d017      	beq.n	406b0c <__sprint_r.part.0+0x54>
  406adc:	3d04      	subs	r5, #4
  406ade:	2400      	movs	r4, #0
  406ae0:	e001      	b.n	406ae6 <__sprint_r.part.0+0x2e>
  406ae2:	45a0      	cmp	r8, r4
  406ae4:	d010      	beq.n	406b08 <__sprint_r.part.0+0x50>
  406ae6:	4632      	mov	r2, r6
  406ae8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  406aec:	4638      	mov	r0, r7
  406aee:	f002 f87b 	bl	408be8 <_fputwc_r>
  406af2:	1c43      	adds	r3, r0, #1
  406af4:	f104 0401 	add.w	r4, r4, #1
  406af8:	d1f3      	bne.n	406ae2 <__sprint_r.part.0+0x2a>
  406afa:	2300      	movs	r3, #0
  406afc:	f8cb 3008 	str.w	r3, [fp, #8]
  406b00:	f8cb 3004 	str.w	r3, [fp, #4]
  406b04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b08:	f8db 3008 	ldr.w	r3, [fp, #8]
  406b0c:	f02a 0a03 	bic.w	sl, sl, #3
  406b10:	eba3 030a 	sub.w	r3, r3, sl
  406b14:	f8cb 3008 	str.w	r3, [fp, #8]
  406b18:	f109 0908 	add.w	r9, r9, #8
  406b1c:	2b00      	cmp	r3, #0
  406b1e:	d1d8      	bne.n	406ad2 <__sprint_r.part.0+0x1a>
  406b20:	2000      	movs	r0, #0
  406b22:	e7ea      	b.n	406afa <__sprint_r.part.0+0x42>
  406b24:	f002 f9ca 	bl	408ebc <__sfvwrite_r>
  406b28:	2300      	movs	r3, #0
  406b2a:	f8cb 3008 	str.w	r3, [fp, #8]
  406b2e:	f8cb 3004 	str.w	r3, [fp, #4]
  406b32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b36:	bf00      	nop

00406b38 <_vfiprintf_r>:
  406b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406b3c:	b0ad      	sub	sp, #180	; 0xb4
  406b3e:	461d      	mov	r5, r3
  406b40:	468b      	mov	fp, r1
  406b42:	4690      	mov	r8, r2
  406b44:	9307      	str	r3, [sp, #28]
  406b46:	9006      	str	r0, [sp, #24]
  406b48:	b118      	cbz	r0, 406b52 <_vfiprintf_r+0x1a>
  406b4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406b4c:	2b00      	cmp	r3, #0
  406b4e:	f000 80f3 	beq.w	406d38 <_vfiprintf_r+0x200>
  406b52:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406b56:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  406b5a:	07df      	lsls	r7, r3, #31
  406b5c:	b281      	uxth	r1, r0
  406b5e:	d402      	bmi.n	406b66 <_vfiprintf_r+0x2e>
  406b60:	058e      	lsls	r6, r1, #22
  406b62:	f140 80fc 	bpl.w	406d5e <_vfiprintf_r+0x226>
  406b66:	048c      	lsls	r4, r1, #18
  406b68:	d40a      	bmi.n	406b80 <_vfiprintf_r+0x48>
  406b6a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406b6e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  406b72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  406b76:	f8ab 100c 	strh.w	r1, [fp, #12]
  406b7a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  406b7e:	b289      	uxth	r1, r1
  406b80:	0708      	lsls	r0, r1, #28
  406b82:	f140 80b3 	bpl.w	406cec <_vfiprintf_r+0x1b4>
  406b86:	f8db 3010 	ldr.w	r3, [fp, #16]
  406b8a:	2b00      	cmp	r3, #0
  406b8c:	f000 80ae 	beq.w	406cec <_vfiprintf_r+0x1b4>
  406b90:	f001 031a 	and.w	r3, r1, #26
  406b94:	2b0a      	cmp	r3, #10
  406b96:	f000 80b5 	beq.w	406d04 <_vfiprintf_r+0x1cc>
  406b9a:	2300      	movs	r3, #0
  406b9c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  406ba0:	930b      	str	r3, [sp, #44]	; 0x2c
  406ba2:	9311      	str	r3, [sp, #68]	; 0x44
  406ba4:	9310      	str	r3, [sp, #64]	; 0x40
  406ba6:	9303      	str	r3, [sp, #12]
  406ba8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  406bac:	46ca      	mov	sl, r9
  406bae:	f8cd b010 	str.w	fp, [sp, #16]
  406bb2:	f898 3000 	ldrb.w	r3, [r8]
  406bb6:	4644      	mov	r4, r8
  406bb8:	b1fb      	cbz	r3, 406bfa <_vfiprintf_r+0xc2>
  406bba:	2b25      	cmp	r3, #37	; 0x25
  406bbc:	d102      	bne.n	406bc4 <_vfiprintf_r+0x8c>
  406bbe:	e01c      	b.n	406bfa <_vfiprintf_r+0xc2>
  406bc0:	2b25      	cmp	r3, #37	; 0x25
  406bc2:	d003      	beq.n	406bcc <_vfiprintf_r+0x94>
  406bc4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  406bc8:	2b00      	cmp	r3, #0
  406bca:	d1f9      	bne.n	406bc0 <_vfiprintf_r+0x88>
  406bcc:	eba4 0508 	sub.w	r5, r4, r8
  406bd0:	b19d      	cbz	r5, 406bfa <_vfiprintf_r+0xc2>
  406bd2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406bd4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406bd6:	f8ca 8000 	str.w	r8, [sl]
  406bda:	3301      	adds	r3, #1
  406bdc:	442a      	add	r2, r5
  406bde:	2b07      	cmp	r3, #7
  406be0:	f8ca 5004 	str.w	r5, [sl, #4]
  406be4:	9211      	str	r2, [sp, #68]	; 0x44
  406be6:	9310      	str	r3, [sp, #64]	; 0x40
  406be8:	dd7a      	ble.n	406ce0 <_vfiprintf_r+0x1a8>
  406bea:	2a00      	cmp	r2, #0
  406bec:	f040 84b0 	bne.w	407550 <_vfiprintf_r+0xa18>
  406bf0:	9b03      	ldr	r3, [sp, #12]
  406bf2:	9210      	str	r2, [sp, #64]	; 0x40
  406bf4:	442b      	add	r3, r5
  406bf6:	46ca      	mov	sl, r9
  406bf8:	9303      	str	r3, [sp, #12]
  406bfa:	7823      	ldrb	r3, [r4, #0]
  406bfc:	2b00      	cmp	r3, #0
  406bfe:	f000 83e0 	beq.w	4073c2 <_vfiprintf_r+0x88a>
  406c02:	2000      	movs	r0, #0
  406c04:	f04f 0300 	mov.w	r3, #0
  406c08:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  406c0c:	f104 0801 	add.w	r8, r4, #1
  406c10:	7862      	ldrb	r2, [r4, #1]
  406c12:	4605      	mov	r5, r0
  406c14:	4606      	mov	r6, r0
  406c16:	4603      	mov	r3, r0
  406c18:	f04f 34ff 	mov.w	r4, #4294967295
  406c1c:	f108 0801 	add.w	r8, r8, #1
  406c20:	f1a2 0120 	sub.w	r1, r2, #32
  406c24:	2958      	cmp	r1, #88	; 0x58
  406c26:	f200 82de 	bhi.w	4071e6 <_vfiprintf_r+0x6ae>
  406c2a:	e8df f011 	tbh	[pc, r1, lsl #1]
  406c2e:	0221      	.short	0x0221
  406c30:	02dc02dc 	.word	0x02dc02dc
  406c34:	02dc0229 	.word	0x02dc0229
  406c38:	02dc02dc 	.word	0x02dc02dc
  406c3c:	02dc02dc 	.word	0x02dc02dc
  406c40:	028902dc 	.word	0x028902dc
  406c44:	02dc0295 	.word	0x02dc0295
  406c48:	02bd00a2 	.word	0x02bd00a2
  406c4c:	019f02dc 	.word	0x019f02dc
  406c50:	01a401a4 	.word	0x01a401a4
  406c54:	01a401a4 	.word	0x01a401a4
  406c58:	01a401a4 	.word	0x01a401a4
  406c5c:	01a401a4 	.word	0x01a401a4
  406c60:	02dc01a4 	.word	0x02dc01a4
  406c64:	02dc02dc 	.word	0x02dc02dc
  406c68:	02dc02dc 	.word	0x02dc02dc
  406c6c:	02dc02dc 	.word	0x02dc02dc
  406c70:	02dc02dc 	.word	0x02dc02dc
  406c74:	01b202dc 	.word	0x01b202dc
  406c78:	02dc02dc 	.word	0x02dc02dc
  406c7c:	02dc02dc 	.word	0x02dc02dc
  406c80:	02dc02dc 	.word	0x02dc02dc
  406c84:	02dc02dc 	.word	0x02dc02dc
  406c88:	02dc02dc 	.word	0x02dc02dc
  406c8c:	02dc0197 	.word	0x02dc0197
  406c90:	02dc02dc 	.word	0x02dc02dc
  406c94:	02dc02dc 	.word	0x02dc02dc
  406c98:	02dc019b 	.word	0x02dc019b
  406c9c:	025302dc 	.word	0x025302dc
  406ca0:	02dc02dc 	.word	0x02dc02dc
  406ca4:	02dc02dc 	.word	0x02dc02dc
  406ca8:	02dc02dc 	.word	0x02dc02dc
  406cac:	02dc02dc 	.word	0x02dc02dc
  406cb0:	02dc02dc 	.word	0x02dc02dc
  406cb4:	021b025a 	.word	0x021b025a
  406cb8:	02dc02dc 	.word	0x02dc02dc
  406cbc:	026e02dc 	.word	0x026e02dc
  406cc0:	02dc021b 	.word	0x02dc021b
  406cc4:	027302dc 	.word	0x027302dc
  406cc8:	01f502dc 	.word	0x01f502dc
  406ccc:	02090182 	.word	0x02090182
  406cd0:	02dc02d7 	.word	0x02dc02d7
  406cd4:	02dc029a 	.word	0x02dc029a
  406cd8:	02dc00a7 	.word	0x02dc00a7
  406cdc:	022e02dc 	.word	0x022e02dc
  406ce0:	f10a 0a08 	add.w	sl, sl, #8
  406ce4:	9b03      	ldr	r3, [sp, #12]
  406ce6:	442b      	add	r3, r5
  406ce8:	9303      	str	r3, [sp, #12]
  406cea:	e786      	b.n	406bfa <_vfiprintf_r+0xc2>
  406cec:	4659      	mov	r1, fp
  406cee:	9806      	ldr	r0, [sp, #24]
  406cf0:	f000 fdac 	bl	40784c <__swsetup_r>
  406cf4:	bb18      	cbnz	r0, 406d3e <_vfiprintf_r+0x206>
  406cf6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  406cfa:	f001 031a 	and.w	r3, r1, #26
  406cfe:	2b0a      	cmp	r3, #10
  406d00:	f47f af4b 	bne.w	406b9a <_vfiprintf_r+0x62>
  406d04:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  406d08:	2b00      	cmp	r3, #0
  406d0a:	f6ff af46 	blt.w	406b9a <_vfiprintf_r+0x62>
  406d0e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406d12:	07db      	lsls	r3, r3, #31
  406d14:	d405      	bmi.n	406d22 <_vfiprintf_r+0x1ea>
  406d16:	058f      	lsls	r7, r1, #22
  406d18:	d403      	bmi.n	406d22 <_vfiprintf_r+0x1ea>
  406d1a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  406d1e:	f002 fa91 	bl	409244 <__retarget_lock_release_recursive>
  406d22:	462b      	mov	r3, r5
  406d24:	4642      	mov	r2, r8
  406d26:	4659      	mov	r1, fp
  406d28:	9806      	ldr	r0, [sp, #24]
  406d2a:	f000 fd4d 	bl	4077c8 <__sbprintf>
  406d2e:	9003      	str	r0, [sp, #12]
  406d30:	9803      	ldr	r0, [sp, #12]
  406d32:	b02d      	add	sp, #180	; 0xb4
  406d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d38:	f001 feb4 	bl	408aa4 <__sinit>
  406d3c:	e709      	b.n	406b52 <_vfiprintf_r+0x1a>
  406d3e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406d42:	07d9      	lsls	r1, r3, #31
  406d44:	d404      	bmi.n	406d50 <_vfiprintf_r+0x218>
  406d46:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  406d4a:	059a      	lsls	r2, r3, #22
  406d4c:	f140 84aa 	bpl.w	4076a4 <_vfiprintf_r+0xb6c>
  406d50:	f04f 33ff 	mov.w	r3, #4294967295
  406d54:	9303      	str	r3, [sp, #12]
  406d56:	9803      	ldr	r0, [sp, #12]
  406d58:	b02d      	add	sp, #180	; 0xb4
  406d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d5e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  406d62:	f002 fa6d 	bl	409240 <__retarget_lock_acquire_recursive>
  406d66:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  406d6a:	b281      	uxth	r1, r0
  406d6c:	e6fb      	b.n	406b66 <_vfiprintf_r+0x2e>
  406d6e:	4276      	negs	r6, r6
  406d70:	9207      	str	r2, [sp, #28]
  406d72:	f043 0304 	orr.w	r3, r3, #4
  406d76:	f898 2000 	ldrb.w	r2, [r8]
  406d7a:	e74f      	b.n	406c1c <_vfiprintf_r+0xe4>
  406d7c:	9608      	str	r6, [sp, #32]
  406d7e:	069e      	lsls	r6, r3, #26
  406d80:	f100 8450 	bmi.w	407624 <_vfiprintf_r+0xaec>
  406d84:	9907      	ldr	r1, [sp, #28]
  406d86:	06dd      	lsls	r5, r3, #27
  406d88:	460a      	mov	r2, r1
  406d8a:	f100 83ef 	bmi.w	40756c <_vfiprintf_r+0xa34>
  406d8e:	0658      	lsls	r0, r3, #25
  406d90:	f140 83ec 	bpl.w	40756c <_vfiprintf_r+0xa34>
  406d94:	880e      	ldrh	r6, [r1, #0]
  406d96:	3104      	adds	r1, #4
  406d98:	2700      	movs	r7, #0
  406d9a:	2201      	movs	r2, #1
  406d9c:	9107      	str	r1, [sp, #28]
  406d9e:	f04f 0100 	mov.w	r1, #0
  406da2:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  406da6:	2500      	movs	r5, #0
  406da8:	1c61      	adds	r1, r4, #1
  406daa:	f000 8116 	beq.w	406fda <_vfiprintf_r+0x4a2>
  406dae:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  406db2:	9102      	str	r1, [sp, #8]
  406db4:	ea56 0107 	orrs.w	r1, r6, r7
  406db8:	f040 8114 	bne.w	406fe4 <_vfiprintf_r+0x4ac>
  406dbc:	2c00      	cmp	r4, #0
  406dbe:	f040 835c 	bne.w	40747a <_vfiprintf_r+0x942>
  406dc2:	2a00      	cmp	r2, #0
  406dc4:	f040 83b7 	bne.w	407536 <_vfiprintf_r+0x9fe>
  406dc8:	f013 0301 	ands.w	r3, r3, #1
  406dcc:	9305      	str	r3, [sp, #20]
  406dce:	f000 8457 	beq.w	407680 <_vfiprintf_r+0xb48>
  406dd2:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  406dd6:	2330      	movs	r3, #48	; 0x30
  406dd8:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  406ddc:	9b05      	ldr	r3, [sp, #20]
  406dde:	42a3      	cmp	r3, r4
  406de0:	bfb8      	it	lt
  406de2:	4623      	movlt	r3, r4
  406de4:	9301      	str	r3, [sp, #4]
  406de6:	b10d      	cbz	r5, 406dec <_vfiprintf_r+0x2b4>
  406de8:	3301      	adds	r3, #1
  406dea:	9301      	str	r3, [sp, #4]
  406dec:	9b02      	ldr	r3, [sp, #8]
  406dee:	f013 0302 	ands.w	r3, r3, #2
  406df2:	9309      	str	r3, [sp, #36]	; 0x24
  406df4:	d002      	beq.n	406dfc <_vfiprintf_r+0x2c4>
  406df6:	9b01      	ldr	r3, [sp, #4]
  406df8:	3302      	adds	r3, #2
  406dfa:	9301      	str	r3, [sp, #4]
  406dfc:	9b02      	ldr	r3, [sp, #8]
  406dfe:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  406e02:	930a      	str	r3, [sp, #40]	; 0x28
  406e04:	f040 8217 	bne.w	407236 <_vfiprintf_r+0x6fe>
  406e08:	9b08      	ldr	r3, [sp, #32]
  406e0a:	9a01      	ldr	r2, [sp, #4]
  406e0c:	1a9d      	subs	r5, r3, r2
  406e0e:	2d00      	cmp	r5, #0
  406e10:	f340 8211 	ble.w	407236 <_vfiprintf_r+0x6fe>
  406e14:	2d10      	cmp	r5, #16
  406e16:	f340 8490 	ble.w	40773a <_vfiprintf_r+0xc02>
  406e1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406e1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406e1e:	4ec4      	ldr	r6, [pc, #784]	; (407130 <_vfiprintf_r+0x5f8>)
  406e20:	46d6      	mov	lr, sl
  406e22:	2710      	movs	r7, #16
  406e24:	46a2      	mov	sl, r4
  406e26:	4619      	mov	r1, r3
  406e28:	9c06      	ldr	r4, [sp, #24]
  406e2a:	e007      	b.n	406e3c <_vfiprintf_r+0x304>
  406e2c:	f101 0c02 	add.w	ip, r1, #2
  406e30:	f10e 0e08 	add.w	lr, lr, #8
  406e34:	4601      	mov	r1, r0
  406e36:	3d10      	subs	r5, #16
  406e38:	2d10      	cmp	r5, #16
  406e3a:	dd11      	ble.n	406e60 <_vfiprintf_r+0x328>
  406e3c:	1c48      	adds	r0, r1, #1
  406e3e:	3210      	adds	r2, #16
  406e40:	2807      	cmp	r0, #7
  406e42:	9211      	str	r2, [sp, #68]	; 0x44
  406e44:	e88e 00c0 	stmia.w	lr, {r6, r7}
  406e48:	9010      	str	r0, [sp, #64]	; 0x40
  406e4a:	ddef      	ble.n	406e2c <_vfiprintf_r+0x2f4>
  406e4c:	2a00      	cmp	r2, #0
  406e4e:	f040 81e4 	bne.w	40721a <_vfiprintf_r+0x6e2>
  406e52:	3d10      	subs	r5, #16
  406e54:	2d10      	cmp	r5, #16
  406e56:	4611      	mov	r1, r2
  406e58:	f04f 0c01 	mov.w	ip, #1
  406e5c:	46ce      	mov	lr, r9
  406e5e:	dced      	bgt.n	406e3c <_vfiprintf_r+0x304>
  406e60:	4654      	mov	r4, sl
  406e62:	4661      	mov	r1, ip
  406e64:	46f2      	mov	sl, lr
  406e66:	442a      	add	r2, r5
  406e68:	2907      	cmp	r1, #7
  406e6a:	9211      	str	r2, [sp, #68]	; 0x44
  406e6c:	f8ca 6000 	str.w	r6, [sl]
  406e70:	f8ca 5004 	str.w	r5, [sl, #4]
  406e74:	9110      	str	r1, [sp, #64]	; 0x40
  406e76:	f300 82ec 	bgt.w	407452 <_vfiprintf_r+0x91a>
  406e7a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406e7e:	f10a 0a08 	add.w	sl, sl, #8
  406e82:	1c48      	adds	r0, r1, #1
  406e84:	2d00      	cmp	r5, #0
  406e86:	f040 81de 	bne.w	407246 <_vfiprintf_r+0x70e>
  406e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406e8c:	2b00      	cmp	r3, #0
  406e8e:	f000 81f8 	beq.w	407282 <_vfiprintf_r+0x74a>
  406e92:	3202      	adds	r2, #2
  406e94:	a90e      	add	r1, sp, #56	; 0x38
  406e96:	2302      	movs	r3, #2
  406e98:	2807      	cmp	r0, #7
  406e9a:	9211      	str	r2, [sp, #68]	; 0x44
  406e9c:	9010      	str	r0, [sp, #64]	; 0x40
  406e9e:	e88a 000a 	stmia.w	sl, {r1, r3}
  406ea2:	f340 81ea 	ble.w	40727a <_vfiprintf_r+0x742>
  406ea6:	2a00      	cmp	r2, #0
  406ea8:	f040 838c 	bne.w	4075c4 <_vfiprintf_r+0xa8c>
  406eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406eae:	2b80      	cmp	r3, #128	; 0x80
  406eb0:	f04f 0001 	mov.w	r0, #1
  406eb4:	4611      	mov	r1, r2
  406eb6:	46ca      	mov	sl, r9
  406eb8:	f040 81e7 	bne.w	40728a <_vfiprintf_r+0x752>
  406ebc:	9b08      	ldr	r3, [sp, #32]
  406ebe:	9d01      	ldr	r5, [sp, #4]
  406ec0:	1b5e      	subs	r6, r3, r5
  406ec2:	2e00      	cmp	r6, #0
  406ec4:	f340 81e1 	ble.w	40728a <_vfiprintf_r+0x752>
  406ec8:	2e10      	cmp	r6, #16
  406eca:	4d9a      	ldr	r5, [pc, #616]	; (407134 <_vfiprintf_r+0x5fc>)
  406ecc:	f340 8450 	ble.w	407770 <_vfiprintf_r+0xc38>
  406ed0:	46d4      	mov	ip, sl
  406ed2:	2710      	movs	r7, #16
  406ed4:	46a2      	mov	sl, r4
  406ed6:	9c06      	ldr	r4, [sp, #24]
  406ed8:	e007      	b.n	406eea <_vfiprintf_r+0x3b2>
  406eda:	f101 0e02 	add.w	lr, r1, #2
  406ede:	f10c 0c08 	add.w	ip, ip, #8
  406ee2:	4601      	mov	r1, r0
  406ee4:	3e10      	subs	r6, #16
  406ee6:	2e10      	cmp	r6, #16
  406ee8:	dd11      	ble.n	406f0e <_vfiprintf_r+0x3d6>
  406eea:	1c48      	adds	r0, r1, #1
  406eec:	3210      	adds	r2, #16
  406eee:	2807      	cmp	r0, #7
  406ef0:	9211      	str	r2, [sp, #68]	; 0x44
  406ef2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  406ef6:	9010      	str	r0, [sp, #64]	; 0x40
  406ef8:	ddef      	ble.n	406eda <_vfiprintf_r+0x3a2>
  406efa:	2a00      	cmp	r2, #0
  406efc:	f040 829d 	bne.w	40743a <_vfiprintf_r+0x902>
  406f00:	3e10      	subs	r6, #16
  406f02:	2e10      	cmp	r6, #16
  406f04:	f04f 0e01 	mov.w	lr, #1
  406f08:	4611      	mov	r1, r2
  406f0a:	46cc      	mov	ip, r9
  406f0c:	dced      	bgt.n	406eea <_vfiprintf_r+0x3b2>
  406f0e:	4654      	mov	r4, sl
  406f10:	46e2      	mov	sl, ip
  406f12:	4432      	add	r2, r6
  406f14:	f1be 0f07 	cmp.w	lr, #7
  406f18:	9211      	str	r2, [sp, #68]	; 0x44
  406f1a:	e88a 0060 	stmia.w	sl, {r5, r6}
  406f1e:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  406f22:	f300 8369 	bgt.w	4075f8 <_vfiprintf_r+0xac0>
  406f26:	f10a 0a08 	add.w	sl, sl, #8
  406f2a:	f10e 0001 	add.w	r0, lr, #1
  406f2e:	4671      	mov	r1, lr
  406f30:	e1ab      	b.n	40728a <_vfiprintf_r+0x752>
  406f32:	9608      	str	r6, [sp, #32]
  406f34:	f013 0220 	ands.w	r2, r3, #32
  406f38:	f040 838c 	bne.w	407654 <_vfiprintf_r+0xb1c>
  406f3c:	f013 0110 	ands.w	r1, r3, #16
  406f40:	f040 831a 	bne.w	407578 <_vfiprintf_r+0xa40>
  406f44:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  406f48:	f000 8316 	beq.w	407578 <_vfiprintf_r+0xa40>
  406f4c:	9807      	ldr	r0, [sp, #28]
  406f4e:	460a      	mov	r2, r1
  406f50:	4601      	mov	r1, r0
  406f52:	3104      	adds	r1, #4
  406f54:	8806      	ldrh	r6, [r0, #0]
  406f56:	9107      	str	r1, [sp, #28]
  406f58:	2700      	movs	r7, #0
  406f5a:	e720      	b.n	406d9e <_vfiprintf_r+0x266>
  406f5c:	9608      	str	r6, [sp, #32]
  406f5e:	f043 0310 	orr.w	r3, r3, #16
  406f62:	e7e7      	b.n	406f34 <_vfiprintf_r+0x3fc>
  406f64:	9608      	str	r6, [sp, #32]
  406f66:	f043 0310 	orr.w	r3, r3, #16
  406f6a:	e708      	b.n	406d7e <_vfiprintf_r+0x246>
  406f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406f70:	f898 2000 	ldrb.w	r2, [r8]
  406f74:	e652      	b.n	406c1c <_vfiprintf_r+0xe4>
  406f76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406f7a:	2600      	movs	r6, #0
  406f7c:	f818 2b01 	ldrb.w	r2, [r8], #1
  406f80:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  406f84:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  406f88:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406f8c:	2909      	cmp	r1, #9
  406f8e:	d9f5      	bls.n	406f7c <_vfiprintf_r+0x444>
  406f90:	e646      	b.n	406c20 <_vfiprintf_r+0xe8>
  406f92:	9608      	str	r6, [sp, #32]
  406f94:	2800      	cmp	r0, #0
  406f96:	f040 8408 	bne.w	4077aa <_vfiprintf_r+0xc72>
  406f9a:	f043 0310 	orr.w	r3, r3, #16
  406f9e:	069e      	lsls	r6, r3, #26
  406fa0:	f100 834c 	bmi.w	40763c <_vfiprintf_r+0xb04>
  406fa4:	06dd      	lsls	r5, r3, #27
  406fa6:	f100 82f3 	bmi.w	407590 <_vfiprintf_r+0xa58>
  406faa:	0658      	lsls	r0, r3, #25
  406fac:	f140 82f0 	bpl.w	407590 <_vfiprintf_r+0xa58>
  406fb0:	9d07      	ldr	r5, [sp, #28]
  406fb2:	f9b5 6000 	ldrsh.w	r6, [r5]
  406fb6:	462a      	mov	r2, r5
  406fb8:	17f7      	asrs	r7, r6, #31
  406fba:	3204      	adds	r2, #4
  406fbc:	4630      	mov	r0, r6
  406fbe:	4639      	mov	r1, r7
  406fc0:	9207      	str	r2, [sp, #28]
  406fc2:	2800      	cmp	r0, #0
  406fc4:	f171 0200 	sbcs.w	r2, r1, #0
  406fc8:	f2c0 835d 	blt.w	407686 <_vfiprintf_r+0xb4e>
  406fcc:	1c61      	adds	r1, r4, #1
  406fce:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406fd2:	f04f 0201 	mov.w	r2, #1
  406fd6:	f47f aeea 	bne.w	406dae <_vfiprintf_r+0x276>
  406fda:	ea56 0107 	orrs.w	r1, r6, r7
  406fde:	f000 824d 	beq.w	40747c <_vfiprintf_r+0x944>
  406fe2:	9302      	str	r3, [sp, #8]
  406fe4:	2a01      	cmp	r2, #1
  406fe6:	f000 828c 	beq.w	407502 <_vfiprintf_r+0x9ca>
  406fea:	2a02      	cmp	r2, #2
  406fec:	f040 825c 	bne.w	4074a8 <_vfiprintf_r+0x970>
  406ff0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406ff2:	46cb      	mov	fp, r9
  406ff4:	0933      	lsrs	r3, r6, #4
  406ff6:	f006 010f 	and.w	r1, r6, #15
  406ffa:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  406ffe:	093a      	lsrs	r2, r7, #4
  407000:	461e      	mov	r6, r3
  407002:	4617      	mov	r7, r2
  407004:	5c43      	ldrb	r3, [r0, r1]
  407006:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40700a:	ea56 0307 	orrs.w	r3, r6, r7
  40700e:	d1f1      	bne.n	406ff4 <_vfiprintf_r+0x4bc>
  407010:	eba9 030b 	sub.w	r3, r9, fp
  407014:	9305      	str	r3, [sp, #20]
  407016:	e6e1      	b.n	406ddc <_vfiprintf_r+0x2a4>
  407018:	2800      	cmp	r0, #0
  40701a:	f040 83c0 	bne.w	40779e <_vfiprintf_r+0xc66>
  40701e:	0699      	lsls	r1, r3, #26
  407020:	f100 8367 	bmi.w	4076f2 <_vfiprintf_r+0xbba>
  407024:	06da      	lsls	r2, r3, #27
  407026:	f100 80f1 	bmi.w	40720c <_vfiprintf_r+0x6d4>
  40702a:	065b      	lsls	r3, r3, #25
  40702c:	f140 80ee 	bpl.w	40720c <_vfiprintf_r+0x6d4>
  407030:	9a07      	ldr	r2, [sp, #28]
  407032:	6813      	ldr	r3, [r2, #0]
  407034:	3204      	adds	r2, #4
  407036:	9207      	str	r2, [sp, #28]
  407038:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  40703c:	801a      	strh	r2, [r3, #0]
  40703e:	e5b8      	b.n	406bb2 <_vfiprintf_r+0x7a>
  407040:	9807      	ldr	r0, [sp, #28]
  407042:	4a3d      	ldr	r2, [pc, #244]	; (407138 <_vfiprintf_r+0x600>)
  407044:	9608      	str	r6, [sp, #32]
  407046:	920b      	str	r2, [sp, #44]	; 0x2c
  407048:	6806      	ldr	r6, [r0, #0]
  40704a:	2278      	movs	r2, #120	; 0x78
  40704c:	2130      	movs	r1, #48	; 0x30
  40704e:	3004      	adds	r0, #4
  407050:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  407054:	f043 0302 	orr.w	r3, r3, #2
  407058:	9007      	str	r0, [sp, #28]
  40705a:	2700      	movs	r7, #0
  40705c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  407060:	2202      	movs	r2, #2
  407062:	e69c      	b.n	406d9e <_vfiprintf_r+0x266>
  407064:	9608      	str	r6, [sp, #32]
  407066:	2800      	cmp	r0, #0
  407068:	d099      	beq.n	406f9e <_vfiprintf_r+0x466>
  40706a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40706e:	e796      	b.n	406f9e <_vfiprintf_r+0x466>
  407070:	f898 2000 	ldrb.w	r2, [r8]
  407074:	2d00      	cmp	r5, #0
  407076:	f47f add1 	bne.w	406c1c <_vfiprintf_r+0xe4>
  40707a:	2001      	movs	r0, #1
  40707c:	2520      	movs	r5, #32
  40707e:	e5cd      	b.n	406c1c <_vfiprintf_r+0xe4>
  407080:	f043 0301 	orr.w	r3, r3, #1
  407084:	f898 2000 	ldrb.w	r2, [r8]
  407088:	e5c8      	b.n	406c1c <_vfiprintf_r+0xe4>
  40708a:	9608      	str	r6, [sp, #32]
  40708c:	2800      	cmp	r0, #0
  40708e:	f040 8393 	bne.w	4077b8 <_vfiprintf_r+0xc80>
  407092:	4929      	ldr	r1, [pc, #164]	; (407138 <_vfiprintf_r+0x600>)
  407094:	910b      	str	r1, [sp, #44]	; 0x2c
  407096:	069f      	lsls	r7, r3, #26
  407098:	f100 82e8 	bmi.w	40766c <_vfiprintf_r+0xb34>
  40709c:	9807      	ldr	r0, [sp, #28]
  40709e:	06de      	lsls	r6, r3, #27
  4070a0:	4601      	mov	r1, r0
  4070a2:	f100 8270 	bmi.w	407586 <_vfiprintf_r+0xa4e>
  4070a6:	065d      	lsls	r5, r3, #25
  4070a8:	f140 826d 	bpl.w	407586 <_vfiprintf_r+0xa4e>
  4070ac:	3104      	adds	r1, #4
  4070ae:	8806      	ldrh	r6, [r0, #0]
  4070b0:	9107      	str	r1, [sp, #28]
  4070b2:	2700      	movs	r7, #0
  4070b4:	07d8      	lsls	r0, r3, #31
  4070b6:	f140 8222 	bpl.w	4074fe <_vfiprintf_r+0x9c6>
  4070ba:	ea56 0107 	orrs.w	r1, r6, r7
  4070be:	f000 821e 	beq.w	4074fe <_vfiprintf_r+0x9c6>
  4070c2:	2130      	movs	r1, #48	; 0x30
  4070c4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4070c8:	f043 0302 	orr.w	r3, r3, #2
  4070cc:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4070d0:	2202      	movs	r2, #2
  4070d2:	e664      	b.n	406d9e <_vfiprintf_r+0x266>
  4070d4:	9608      	str	r6, [sp, #32]
  4070d6:	2800      	cmp	r0, #0
  4070d8:	f040 836b 	bne.w	4077b2 <_vfiprintf_r+0xc7a>
  4070dc:	4917      	ldr	r1, [pc, #92]	; (40713c <_vfiprintf_r+0x604>)
  4070de:	910b      	str	r1, [sp, #44]	; 0x2c
  4070e0:	e7d9      	b.n	407096 <_vfiprintf_r+0x55e>
  4070e2:	9907      	ldr	r1, [sp, #28]
  4070e4:	9608      	str	r6, [sp, #32]
  4070e6:	680a      	ldr	r2, [r1, #0]
  4070e8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4070ec:	f04f 0000 	mov.w	r0, #0
  4070f0:	460a      	mov	r2, r1
  4070f2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4070f6:	3204      	adds	r2, #4
  4070f8:	2001      	movs	r0, #1
  4070fa:	9001      	str	r0, [sp, #4]
  4070fc:	9207      	str	r2, [sp, #28]
  4070fe:	9005      	str	r0, [sp, #20]
  407100:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  407104:	9302      	str	r3, [sp, #8]
  407106:	2400      	movs	r4, #0
  407108:	e670      	b.n	406dec <_vfiprintf_r+0x2b4>
  40710a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40710e:	f898 2000 	ldrb.w	r2, [r8]
  407112:	e583      	b.n	406c1c <_vfiprintf_r+0xe4>
  407114:	f898 2000 	ldrb.w	r2, [r8]
  407118:	2a6c      	cmp	r2, #108	; 0x6c
  40711a:	bf03      	ittte	eq
  40711c:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  407120:	f043 0320 	orreq.w	r3, r3, #32
  407124:	f108 0801 	addeq.w	r8, r8, #1
  407128:	f043 0310 	orrne.w	r3, r3, #16
  40712c:	e576      	b.n	406c1c <_vfiprintf_r+0xe4>
  40712e:	bf00      	nop
  407130:	0040b140 	.word	0x0040b140
  407134:	0040b150 	.word	0x0040b150
  407138:	0040b100 	.word	0x0040b100
  40713c:	0040b0ec 	.word	0x0040b0ec
  407140:	9907      	ldr	r1, [sp, #28]
  407142:	680e      	ldr	r6, [r1, #0]
  407144:	460a      	mov	r2, r1
  407146:	2e00      	cmp	r6, #0
  407148:	f102 0204 	add.w	r2, r2, #4
  40714c:	f6ff ae0f 	blt.w	406d6e <_vfiprintf_r+0x236>
  407150:	9207      	str	r2, [sp, #28]
  407152:	f898 2000 	ldrb.w	r2, [r8]
  407156:	e561      	b.n	406c1c <_vfiprintf_r+0xe4>
  407158:	f898 2000 	ldrb.w	r2, [r8]
  40715c:	2001      	movs	r0, #1
  40715e:	252b      	movs	r5, #43	; 0x2b
  407160:	e55c      	b.n	406c1c <_vfiprintf_r+0xe4>
  407162:	9907      	ldr	r1, [sp, #28]
  407164:	9608      	str	r6, [sp, #32]
  407166:	f8d1 b000 	ldr.w	fp, [r1]
  40716a:	f04f 0200 	mov.w	r2, #0
  40716e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407172:	1d0e      	adds	r6, r1, #4
  407174:	f1bb 0f00 	cmp.w	fp, #0
  407178:	f000 82e5 	beq.w	407746 <_vfiprintf_r+0xc0e>
  40717c:	1c67      	adds	r7, r4, #1
  40717e:	f000 82c4 	beq.w	40770a <_vfiprintf_r+0xbd2>
  407182:	4622      	mov	r2, r4
  407184:	2100      	movs	r1, #0
  407186:	4658      	mov	r0, fp
  407188:	9301      	str	r3, [sp, #4]
  40718a:	f002 f8f1 	bl	409370 <memchr>
  40718e:	9b01      	ldr	r3, [sp, #4]
  407190:	2800      	cmp	r0, #0
  407192:	f000 82e5 	beq.w	407760 <_vfiprintf_r+0xc28>
  407196:	eba0 020b 	sub.w	r2, r0, fp
  40719a:	9205      	str	r2, [sp, #20]
  40719c:	9607      	str	r6, [sp, #28]
  40719e:	9302      	str	r3, [sp, #8]
  4071a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4071a4:	2400      	movs	r4, #0
  4071a6:	e619      	b.n	406ddc <_vfiprintf_r+0x2a4>
  4071a8:	f898 2000 	ldrb.w	r2, [r8]
  4071ac:	2a2a      	cmp	r2, #42	; 0x2a
  4071ae:	f108 0701 	add.w	r7, r8, #1
  4071b2:	f000 82e9 	beq.w	407788 <_vfiprintf_r+0xc50>
  4071b6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4071ba:	2909      	cmp	r1, #9
  4071bc:	46b8      	mov	r8, r7
  4071be:	f04f 0400 	mov.w	r4, #0
  4071c2:	f63f ad2d 	bhi.w	406c20 <_vfiprintf_r+0xe8>
  4071c6:	f818 2b01 	ldrb.w	r2, [r8], #1
  4071ca:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4071ce:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4071d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4071d6:	2909      	cmp	r1, #9
  4071d8:	d9f5      	bls.n	4071c6 <_vfiprintf_r+0x68e>
  4071da:	e521      	b.n	406c20 <_vfiprintf_r+0xe8>
  4071dc:	f043 0320 	orr.w	r3, r3, #32
  4071e0:	f898 2000 	ldrb.w	r2, [r8]
  4071e4:	e51a      	b.n	406c1c <_vfiprintf_r+0xe4>
  4071e6:	9608      	str	r6, [sp, #32]
  4071e8:	2800      	cmp	r0, #0
  4071ea:	f040 82db 	bne.w	4077a4 <_vfiprintf_r+0xc6c>
  4071ee:	2a00      	cmp	r2, #0
  4071f0:	f000 80e7 	beq.w	4073c2 <_vfiprintf_r+0x88a>
  4071f4:	2101      	movs	r1, #1
  4071f6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4071fa:	f04f 0200 	mov.w	r2, #0
  4071fe:	9101      	str	r1, [sp, #4]
  407200:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407204:	9105      	str	r1, [sp, #20]
  407206:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40720a:	e77b      	b.n	407104 <_vfiprintf_r+0x5cc>
  40720c:	9a07      	ldr	r2, [sp, #28]
  40720e:	6813      	ldr	r3, [r2, #0]
  407210:	3204      	adds	r2, #4
  407212:	9207      	str	r2, [sp, #28]
  407214:	9a03      	ldr	r2, [sp, #12]
  407216:	601a      	str	r2, [r3, #0]
  407218:	e4cb      	b.n	406bb2 <_vfiprintf_r+0x7a>
  40721a:	aa0f      	add	r2, sp, #60	; 0x3c
  40721c:	9904      	ldr	r1, [sp, #16]
  40721e:	4620      	mov	r0, r4
  407220:	f7ff fc4a 	bl	406ab8 <__sprint_r.part.0>
  407224:	2800      	cmp	r0, #0
  407226:	f040 8139 	bne.w	40749c <_vfiprintf_r+0x964>
  40722a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40722c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40722e:	f101 0c01 	add.w	ip, r1, #1
  407232:	46ce      	mov	lr, r9
  407234:	e5ff      	b.n	406e36 <_vfiprintf_r+0x2fe>
  407236:	9910      	ldr	r1, [sp, #64]	; 0x40
  407238:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40723a:	1c48      	adds	r0, r1, #1
  40723c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  407240:	2d00      	cmp	r5, #0
  407242:	f43f ae22 	beq.w	406e8a <_vfiprintf_r+0x352>
  407246:	3201      	adds	r2, #1
  407248:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  40724c:	2101      	movs	r1, #1
  40724e:	2807      	cmp	r0, #7
  407250:	9211      	str	r2, [sp, #68]	; 0x44
  407252:	9010      	str	r0, [sp, #64]	; 0x40
  407254:	f8ca 5000 	str.w	r5, [sl]
  407258:	f8ca 1004 	str.w	r1, [sl, #4]
  40725c:	f340 8108 	ble.w	407470 <_vfiprintf_r+0x938>
  407260:	2a00      	cmp	r2, #0
  407262:	f040 81bc 	bne.w	4075de <_vfiprintf_r+0xaa6>
  407266:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407268:	2b00      	cmp	r3, #0
  40726a:	f43f ae1f 	beq.w	406eac <_vfiprintf_r+0x374>
  40726e:	ab0e      	add	r3, sp, #56	; 0x38
  407270:	2202      	movs	r2, #2
  407272:	4608      	mov	r0, r1
  407274:	931c      	str	r3, [sp, #112]	; 0x70
  407276:	921d      	str	r2, [sp, #116]	; 0x74
  407278:	46ca      	mov	sl, r9
  40727a:	4601      	mov	r1, r0
  40727c:	f10a 0a08 	add.w	sl, sl, #8
  407280:	3001      	adds	r0, #1
  407282:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407284:	2b80      	cmp	r3, #128	; 0x80
  407286:	f43f ae19 	beq.w	406ebc <_vfiprintf_r+0x384>
  40728a:	9b05      	ldr	r3, [sp, #20]
  40728c:	1ae4      	subs	r4, r4, r3
  40728e:	2c00      	cmp	r4, #0
  407290:	dd2e      	ble.n	4072f0 <_vfiprintf_r+0x7b8>
  407292:	2c10      	cmp	r4, #16
  407294:	4db3      	ldr	r5, [pc, #716]	; (407564 <_vfiprintf_r+0xa2c>)
  407296:	dd1e      	ble.n	4072d6 <_vfiprintf_r+0x79e>
  407298:	46d6      	mov	lr, sl
  40729a:	2610      	movs	r6, #16
  40729c:	9f06      	ldr	r7, [sp, #24]
  40729e:	f8dd a010 	ldr.w	sl, [sp, #16]
  4072a2:	e006      	b.n	4072b2 <_vfiprintf_r+0x77a>
  4072a4:	1c88      	adds	r0, r1, #2
  4072a6:	f10e 0e08 	add.w	lr, lr, #8
  4072aa:	4619      	mov	r1, r3
  4072ac:	3c10      	subs	r4, #16
  4072ae:	2c10      	cmp	r4, #16
  4072b0:	dd10      	ble.n	4072d4 <_vfiprintf_r+0x79c>
  4072b2:	1c4b      	adds	r3, r1, #1
  4072b4:	3210      	adds	r2, #16
  4072b6:	2b07      	cmp	r3, #7
  4072b8:	9211      	str	r2, [sp, #68]	; 0x44
  4072ba:	e88e 0060 	stmia.w	lr, {r5, r6}
  4072be:	9310      	str	r3, [sp, #64]	; 0x40
  4072c0:	ddf0      	ble.n	4072a4 <_vfiprintf_r+0x76c>
  4072c2:	2a00      	cmp	r2, #0
  4072c4:	d165      	bne.n	407392 <_vfiprintf_r+0x85a>
  4072c6:	3c10      	subs	r4, #16
  4072c8:	2c10      	cmp	r4, #16
  4072ca:	f04f 0001 	mov.w	r0, #1
  4072ce:	4611      	mov	r1, r2
  4072d0:	46ce      	mov	lr, r9
  4072d2:	dcee      	bgt.n	4072b2 <_vfiprintf_r+0x77a>
  4072d4:	46f2      	mov	sl, lr
  4072d6:	4422      	add	r2, r4
  4072d8:	2807      	cmp	r0, #7
  4072da:	9211      	str	r2, [sp, #68]	; 0x44
  4072dc:	f8ca 5000 	str.w	r5, [sl]
  4072e0:	f8ca 4004 	str.w	r4, [sl, #4]
  4072e4:	9010      	str	r0, [sp, #64]	; 0x40
  4072e6:	f300 8085 	bgt.w	4073f4 <_vfiprintf_r+0x8bc>
  4072ea:	f10a 0a08 	add.w	sl, sl, #8
  4072ee:	3001      	adds	r0, #1
  4072f0:	9905      	ldr	r1, [sp, #20]
  4072f2:	f8ca b000 	str.w	fp, [sl]
  4072f6:	440a      	add	r2, r1
  4072f8:	2807      	cmp	r0, #7
  4072fa:	9211      	str	r2, [sp, #68]	; 0x44
  4072fc:	f8ca 1004 	str.w	r1, [sl, #4]
  407300:	9010      	str	r0, [sp, #64]	; 0x40
  407302:	f340 8082 	ble.w	40740a <_vfiprintf_r+0x8d2>
  407306:	2a00      	cmp	r2, #0
  407308:	f040 8118 	bne.w	40753c <_vfiprintf_r+0xa04>
  40730c:	9b02      	ldr	r3, [sp, #8]
  40730e:	9210      	str	r2, [sp, #64]	; 0x40
  407310:	0758      	lsls	r0, r3, #29
  407312:	d535      	bpl.n	407380 <_vfiprintf_r+0x848>
  407314:	9b08      	ldr	r3, [sp, #32]
  407316:	9901      	ldr	r1, [sp, #4]
  407318:	1a5c      	subs	r4, r3, r1
  40731a:	2c00      	cmp	r4, #0
  40731c:	f340 80e7 	ble.w	4074ee <_vfiprintf_r+0x9b6>
  407320:	46ca      	mov	sl, r9
  407322:	2c10      	cmp	r4, #16
  407324:	f340 8218 	ble.w	407758 <_vfiprintf_r+0xc20>
  407328:	9910      	ldr	r1, [sp, #64]	; 0x40
  40732a:	4e8f      	ldr	r6, [pc, #572]	; (407568 <_vfiprintf_r+0xa30>)
  40732c:	9f06      	ldr	r7, [sp, #24]
  40732e:	f8dd b010 	ldr.w	fp, [sp, #16]
  407332:	2510      	movs	r5, #16
  407334:	e006      	b.n	407344 <_vfiprintf_r+0x80c>
  407336:	1c88      	adds	r0, r1, #2
  407338:	f10a 0a08 	add.w	sl, sl, #8
  40733c:	4619      	mov	r1, r3
  40733e:	3c10      	subs	r4, #16
  407340:	2c10      	cmp	r4, #16
  407342:	dd11      	ble.n	407368 <_vfiprintf_r+0x830>
  407344:	1c4b      	adds	r3, r1, #1
  407346:	3210      	adds	r2, #16
  407348:	2b07      	cmp	r3, #7
  40734a:	9211      	str	r2, [sp, #68]	; 0x44
  40734c:	f8ca 6000 	str.w	r6, [sl]
  407350:	f8ca 5004 	str.w	r5, [sl, #4]
  407354:	9310      	str	r3, [sp, #64]	; 0x40
  407356:	ddee      	ble.n	407336 <_vfiprintf_r+0x7fe>
  407358:	bb42      	cbnz	r2, 4073ac <_vfiprintf_r+0x874>
  40735a:	3c10      	subs	r4, #16
  40735c:	2c10      	cmp	r4, #16
  40735e:	f04f 0001 	mov.w	r0, #1
  407362:	4611      	mov	r1, r2
  407364:	46ca      	mov	sl, r9
  407366:	dced      	bgt.n	407344 <_vfiprintf_r+0x80c>
  407368:	4422      	add	r2, r4
  40736a:	2807      	cmp	r0, #7
  40736c:	9211      	str	r2, [sp, #68]	; 0x44
  40736e:	f8ca 6000 	str.w	r6, [sl]
  407372:	f8ca 4004 	str.w	r4, [sl, #4]
  407376:	9010      	str	r0, [sp, #64]	; 0x40
  407378:	dd51      	ble.n	40741e <_vfiprintf_r+0x8e6>
  40737a:	2a00      	cmp	r2, #0
  40737c:	f040 819b 	bne.w	4076b6 <_vfiprintf_r+0xb7e>
  407380:	9b03      	ldr	r3, [sp, #12]
  407382:	9a08      	ldr	r2, [sp, #32]
  407384:	9901      	ldr	r1, [sp, #4]
  407386:	428a      	cmp	r2, r1
  407388:	bfac      	ite	ge
  40738a:	189b      	addge	r3, r3, r2
  40738c:	185b      	addlt	r3, r3, r1
  40738e:	9303      	str	r3, [sp, #12]
  407390:	e04e      	b.n	407430 <_vfiprintf_r+0x8f8>
  407392:	aa0f      	add	r2, sp, #60	; 0x3c
  407394:	4651      	mov	r1, sl
  407396:	4638      	mov	r0, r7
  407398:	f7ff fb8e 	bl	406ab8 <__sprint_r.part.0>
  40739c:	2800      	cmp	r0, #0
  40739e:	f040 813f 	bne.w	407620 <_vfiprintf_r+0xae8>
  4073a2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4073a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4073a6:	1c48      	adds	r0, r1, #1
  4073a8:	46ce      	mov	lr, r9
  4073aa:	e77f      	b.n	4072ac <_vfiprintf_r+0x774>
  4073ac:	aa0f      	add	r2, sp, #60	; 0x3c
  4073ae:	4659      	mov	r1, fp
  4073b0:	4638      	mov	r0, r7
  4073b2:	f7ff fb81 	bl	406ab8 <__sprint_r.part.0>
  4073b6:	b960      	cbnz	r0, 4073d2 <_vfiprintf_r+0x89a>
  4073b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4073ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4073bc:	1c48      	adds	r0, r1, #1
  4073be:	46ca      	mov	sl, r9
  4073c0:	e7bd      	b.n	40733e <_vfiprintf_r+0x806>
  4073c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4073c4:	f8dd b010 	ldr.w	fp, [sp, #16]
  4073c8:	2b00      	cmp	r3, #0
  4073ca:	f040 81d4 	bne.w	407776 <_vfiprintf_r+0xc3e>
  4073ce:	2300      	movs	r3, #0
  4073d0:	9310      	str	r3, [sp, #64]	; 0x40
  4073d2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4073d6:	f013 0f01 	tst.w	r3, #1
  4073da:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4073de:	d102      	bne.n	4073e6 <_vfiprintf_r+0x8ae>
  4073e0:	059a      	lsls	r2, r3, #22
  4073e2:	f140 80de 	bpl.w	4075a2 <_vfiprintf_r+0xa6a>
  4073e6:	065b      	lsls	r3, r3, #25
  4073e8:	f53f acb2 	bmi.w	406d50 <_vfiprintf_r+0x218>
  4073ec:	9803      	ldr	r0, [sp, #12]
  4073ee:	b02d      	add	sp, #180	; 0xb4
  4073f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4073f4:	2a00      	cmp	r2, #0
  4073f6:	f040 8106 	bne.w	407606 <_vfiprintf_r+0xace>
  4073fa:	9a05      	ldr	r2, [sp, #20]
  4073fc:	921d      	str	r2, [sp, #116]	; 0x74
  4073fe:	2301      	movs	r3, #1
  407400:	9211      	str	r2, [sp, #68]	; 0x44
  407402:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  407406:	9310      	str	r3, [sp, #64]	; 0x40
  407408:	46ca      	mov	sl, r9
  40740a:	f10a 0a08 	add.w	sl, sl, #8
  40740e:	9b02      	ldr	r3, [sp, #8]
  407410:	0759      	lsls	r1, r3, #29
  407412:	d504      	bpl.n	40741e <_vfiprintf_r+0x8e6>
  407414:	9b08      	ldr	r3, [sp, #32]
  407416:	9901      	ldr	r1, [sp, #4]
  407418:	1a5c      	subs	r4, r3, r1
  40741a:	2c00      	cmp	r4, #0
  40741c:	dc81      	bgt.n	407322 <_vfiprintf_r+0x7ea>
  40741e:	9b03      	ldr	r3, [sp, #12]
  407420:	9908      	ldr	r1, [sp, #32]
  407422:	9801      	ldr	r0, [sp, #4]
  407424:	4281      	cmp	r1, r0
  407426:	bfac      	ite	ge
  407428:	185b      	addge	r3, r3, r1
  40742a:	181b      	addlt	r3, r3, r0
  40742c:	9303      	str	r3, [sp, #12]
  40742e:	bb72      	cbnz	r2, 40748e <_vfiprintf_r+0x956>
  407430:	2300      	movs	r3, #0
  407432:	9310      	str	r3, [sp, #64]	; 0x40
  407434:	46ca      	mov	sl, r9
  407436:	f7ff bbbc 	b.w	406bb2 <_vfiprintf_r+0x7a>
  40743a:	aa0f      	add	r2, sp, #60	; 0x3c
  40743c:	9904      	ldr	r1, [sp, #16]
  40743e:	4620      	mov	r0, r4
  407440:	f7ff fb3a 	bl	406ab8 <__sprint_r.part.0>
  407444:	bb50      	cbnz	r0, 40749c <_vfiprintf_r+0x964>
  407446:	9910      	ldr	r1, [sp, #64]	; 0x40
  407448:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40744a:	f101 0e01 	add.w	lr, r1, #1
  40744e:	46cc      	mov	ip, r9
  407450:	e548      	b.n	406ee4 <_vfiprintf_r+0x3ac>
  407452:	2a00      	cmp	r2, #0
  407454:	f040 8140 	bne.w	4076d8 <_vfiprintf_r+0xba0>
  407458:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40745c:	2900      	cmp	r1, #0
  40745e:	f000 811b 	beq.w	407698 <_vfiprintf_r+0xb60>
  407462:	2201      	movs	r2, #1
  407464:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  407468:	4610      	mov	r0, r2
  40746a:	921d      	str	r2, [sp, #116]	; 0x74
  40746c:	911c      	str	r1, [sp, #112]	; 0x70
  40746e:	46ca      	mov	sl, r9
  407470:	4601      	mov	r1, r0
  407472:	f10a 0a08 	add.w	sl, sl, #8
  407476:	3001      	adds	r0, #1
  407478:	e507      	b.n	406e8a <_vfiprintf_r+0x352>
  40747a:	9b02      	ldr	r3, [sp, #8]
  40747c:	2a01      	cmp	r2, #1
  40747e:	f000 8098 	beq.w	4075b2 <_vfiprintf_r+0xa7a>
  407482:	2a02      	cmp	r2, #2
  407484:	d10d      	bne.n	4074a2 <_vfiprintf_r+0x96a>
  407486:	9302      	str	r3, [sp, #8]
  407488:	2600      	movs	r6, #0
  40748a:	2700      	movs	r7, #0
  40748c:	e5b0      	b.n	406ff0 <_vfiprintf_r+0x4b8>
  40748e:	aa0f      	add	r2, sp, #60	; 0x3c
  407490:	9904      	ldr	r1, [sp, #16]
  407492:	9806      	ldr	r0, [sp, #24]
  407494:	f7ff fb10 	bl	406ab8 <__sprint_r.part.0>
  407498:	2800      	cmp	r0, #0
  40749a:	d0c9      	beq.n	407430 <_vfiprintf_r+0x8f8>
  40749c:	f8dd b010 	ldr.w	fp, [sp, #16]
  4074a0:	e797      	b.n	4073d2 <_vfiprintf_r+0x89a>
  4074a2:	9302      	str	r3, [sp, #8]
  4074a4:	2600      	movs	r6, #0
  4074a6:	2700      	movs	r7, #0
  4074a8:	4649      	mov	r1, r9
  4074aa:	e000      	b.n	4074ae <_vfiprintf_r+0x976>
  4074ac:	4659      	mov	r1, fp
  4074ae:	08f2      	lsrs	r2, r6, #3
  4074b0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4074b4:	08f8      	lsrs	r0, r7, #3
  4074b6:	f006 0307 	and.w	r3, r6, #7
  4074ba:	4607      	mov	r7, r0
  4074bc:	4616      	mov	r6, r2
  4074be:	3330      	adds	r3, #48	; 0x30
  4074c0:	ea56 0207 	orrs.w	r2, r6, r7
  4074c4:	f801 3c01 	strb.w	r3, [r1, #-1]
  4074c8:	f101 3bff 	add.w	fp, r1, #4294967295
  4074cc:	d1ee      	bne.n	4074ac <_vfiprintf_r+0x974>
  4074ce:	9a02      	ldr	r2, [sp, #8]
  4074d0:	07d6      	lsls	r6, r2, #31
  4074d2:	f57f ad9d 	bpl.w	407010 <_vfiprintf_r+0x4d8>
  4074d6:	2b30      	cmp	r3, #48	; 0x30
  4074d8:	f43f ad9a 	beq.w	407010 <_vfiprintf_r+0x4d8>
  4074dc:	3902      	subs	r1, #2
  4074de:	2330      	movs	r3, #48	; 0x30
  4074e0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4074e4:	eba9 0301 	sub.w	r3, r9, r1
  4074e8:	9305      	str	r3, [sp, #20]
  4074ea:	468b      	mov	fp, r1
  4074ec:	e476      	b.n	406ddc <_vfiprintf_r+0x2a4>
  4074ee:	9b03      	ldr	r3, [sp, #12]
  4074f0:	9a08      	ldr	r2, [sp, #32]
  4074f2:	428a      	cmp	r2, r1
  4074f4:	bfac      	ite	ge
  4074f6:	189b      	addge	r3, r3, r2
  4074f8:	185b      	addlt	r3, r3, r1
  4074fa:	9303      	str	r3, [sp, #12]
  4074fc:	e798      	b.n	407430 <_vfiprintf_r+0x8f8>
  4074fe:	2202      	movs	r2, #2
  407500:	e44d      	b.n	406d9e <_vfiprintf_r+0x266>
  407502:	2f00      	cmp	r7, #0
  407504:	bf08      	it	eq
  407506:	2e0a      	cmpeq	r6, #10
  407508:	d352      	bcc.n	4075b0 <_vfiprintf_r+0xa78>
  40750a:	46cb      	mov	fp, r9
  40750c:	4630      	mov	r0, r6
  40750e:	4639      	mov	r1, r7
  407510:	220a      	movs	r2, #10
  407512:	2300      	movs	r3, #0
  407514:	f003 fbd0 	bl	40acb8 <__aeabi_uldivmod>
  407518:	3230      	adds	r2, #48	; 0x30
  40751a:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  40751e:	4630      	mov	r0, r6
  407520:	4639      	mov	r1, r7
  407522:	2300      	movs	r3, #0
  407524:	220a      	movs	r2, #10
  407526:	f003 fbc7 	bl	40acb8 <__aeabi_uldivmod>
  40752a:	4606      	mov	r6, r0
  40752c:	460f      	mov	r7, r1
  40752e:	ea56 0307 	orrs.w	r3, r6, r7
  407532:	d1eb      	bne.n	40750c <_vfiprintf_r+0x9d4>
  407534:	e56c      	b.n	407010 <_vfiprintf_r+0x4d8>
  407536:	9405      	str	r4, [sp, #20]
  407538:	46cb      	mov	fp, r9
  40753a:	e44f      	b.n	406ddc <_vfiprintf_r+0x2a4>
  40753c:	aa0f      	add	r2, sp, #60	; 0x3c
  40753e:	9904      	ldr	r1, [sp, #16]
  407540:	9806      	ldr	r0, [sp, #24]
  407542:	f7ff fab9 	bl	406ab8 <__sprint_r.part.0>
  407546:	2800      	cmp	r0, #0
  407548:	d1a8      	bne.n	40749c <_vfiprintf_r+0x964>
  40754a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40754c:	46ca      	mov	sl, r9
  40754e:	e75e      	b.n	40740e <_vfiprintf_r+0x8d6>
  407550:	aa0f      	add	r2, sp, #60	; 0x3c
  407552:	9904      	ldr	r1, [sp, #16]
  407554:	9806      	ldr	r0, [sp, #24]
  407556:	f7ff faaf 	bl	406ab8 <__sprint_r.part.0>
  40755a:	2800      	cmp	r0, #0
  40755c:	d19e      	bne.n	40749c <_vfiprintf_r+0x964>
  40755e:	46ca      	mov	sl, r9
  407560:	f7ff bbc0 	b.w	406ce4 <_vfiprintf_r+0x1ac>
  407564:	0040b150 	.word	0x0040b150
  407568:	0040b140 	.word	0x0040b140
  40756c:	3104      	adds	r1, #4
  40756e:	6816      	ldr	r6, [r2, #0]
  407570:	9107      	str	r1, [sp, #28]
  407572:	2201      	movs	r2, #1
  407574:	2700      	movs	r7, #0
  407576:	e412      	b.n	406d9e <_vfiprintf_r+0x266>
  407578:	9807      	ldr	r0, [sp, #28]
  40757a:	4601      	mov	r1, r0
  40757c:	3104      	adds	r1, #4
  40757e:	6806      	ldr	r6, [r0, #0]
  407580:	9107      	str	r1, [sp, #28]
  407582:	2700      	movs	r7, #0
  407584:	e40b      	b.n	406d9e <_vfiprintf_r+0x266>
  407586:	680e      	ldr	r6, [r1, #0]
  407588:	3104      	adds	r1, #4
  40758a:	9107      	str	r1, [sp, #28]
  40758c:	2700      	movs	r7, #0
  40758e:	e591      	b.n	4070b4 <_vfiprintf_r+0x57c>
  407590:	9907      	ldr	r1, [sp, #28]
  407592:	680e      	ldr	r6, [r1, #0]
  407594:	460a      	mov	r2, r1
  407596:	17f7      	asrs	r7, r6, #31
  407598:	3204      	adds	r2, #4
  40759a:	9207      	str	r2, [sp, #28]
  40759c:	4630      	mov	r0, r6
  40759e:	4639      	mov	r1, r7
  4075a0:	e50f      	b.n	406fc2 <_vfiprintf_r+0x48a>
  4075a2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4075a6:	f001 fe4d 	bl	409244 <__retarget_lock_release_recursive>
  4075aa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4075ae:	e71a      	b.n	4073e6 <_vfiprintf_r+0x8ae>
  4075b0:	9b02      	ldr	r3, [sp, #8]
  4075b2:	9302      	str	r3, [sp, #8]
  4075b4:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4075b8:	3630      	adds	r6, #48	; 0x30
  4075ba:	2301      	movs	r3, #1
  4075bc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4075c0:	9305      	str	r3, [sp, #20]
  4075c2:	e40b      	b.n	406ddc <_vfiprintf_r+0x2a4>
  4075c4:	aa0f      	add	r2, sp, #60	; 0x3c
  4075c6:	9904      	ldr	r1, [sp, #16]
  4075c8:	9806      	ldr	r0, [sp, #24]
  4075ca:	f7ff fa75 	bl	406ab8 <__sprint_r.part.0>
  4075ce:	2800      	cmp	r0, #0
  4075d0:	f47f af64 	bne.w	40749c <_vfiprintf_r+0x964>
  4075d4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4075d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4075d8:	1c48      	adds	r0, r1, #1
  4075da:	46ca      	mov	sl, r9
  4075dc:	e651      	b.n	407282 <_vfiprintf_r+0x74a>
  4075de:	aa0f      	add	r2, sp, #60	; 0x3c
  4075e0:	9904      	ldr	r1, [sp, #16]
  4075e2:	9806      	ldr	r0, [sp, #24]
  4075e4:	f7ff fa68 	bl	406ab8 <__sprint_r.part.0>
  4075e8:	2800      	cmp	r0, #0
  4075ea:	f47f af57 	bne.w	40749c <_vfiprintf_r+0x964>
  4075ee:	9910      	ldr	r1, [sp, #64]	; 0x40
  4075f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4075f2:	1c48      	adds	r0, r1, #1
  4075f4:	46ca      	mov	sl, r9
  4075f6:	e448      	b.n	406e8a <_vfiprintf_r+0x352>
  4075f8:	2a00      	cmp	r2, #0
  4075fa:	f040 8091 	bne.w	407720 <_vfiprintf_r+0xbe8>
  4075fe:	2001      	movs	r0, #1
  407600:	4611      	mov	r1, r2
  407602:	46ca      	mov	sl, r9
  407604:	e641      	b.n	40728a <_vfiprintf_r+0x752>
  407606:	aa0f      	add	r2, sp, #60	; 0x3c
  407608:	9904      	ldr	r1, [sp, #16]
  40760a:	9806      	ldr	r0, [sp, #24]
  40760c:	f7ff fa54 	bl	406ab8 <__sprint_r.part.0>
  407610:	2800      	cmp	r0, #0
  407612:	f47f af43 	bne.w	40749c <_vfiprintf_r+0x964>
  407616:	9810      	ldr	r0, [sp, #64]	; 0x40
  407618:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40761a:	3001      	adds	r0, #1
  40761c:	46ca      	mov	sl, r9
  40761e:	e667      	b.n	4072f0 <_vfiprintf_r+0x7b8>
  407620:	46d3      	mov	fp, sl
  407622:	e6d6      	b.n	4073d2 <_vfiprintf_r+0x89a>
  407624:	9e07      	ldr	r6, [sp, #28]
  407626:	3607      	adds	r6, #7
  407628:	f026 0207 	bic.w	r2, r6, #7
  40762c:	f102 0108 	add.w	r1, r2, #8
  407630:	e9d2 6700 	ldrd	r6, r7, [r2]
  407634:	9107      	str	r1, [sp, #28]
  407636:	2201      	movs	r2, #1
  407638:	f7ff bbb1 	b.w	406d9e <_vfiprintf_r+0x266>
  40763c:	9e07      	ldr	r6, [sp, #28]
  40763e:	3607      	adds	r6, #7
  407640:	f026 0607 	bic.w	r6, r6, #7
  407644:	e9d6 0100 	ldrd	r0, r1, [r6]
  407648:	f106 0208 	add.w	r2, r6, #8
  40764c:	9207      	str	r2, [sp, #28]
  40764e:	4606      	mov	r6, r0
  407650:	460f      	mov	r7, r1
  407652:	e4b6      	b.n	406fc2 <_vfiprintf_r+0x48a>
  407654:	9e07      	ldr	r6, [sp, #28]
  407656:	3607      	adds	r6, #7
  407658:	f026 0207 	bic.w	r2, r6, #7
  40765c:	f102 0108 	add.w	r1, r2, #8
  407660:	e9d2 6700 	ldrd	r6, r7, [r2]
  407664:	9107      	str	r1, [sp, #28]
  407666:	2200      	movs	r2, #0
  407668:	f7ff bb99 	b.w	406d9e <_vfiprintf_r+0x266>
  40766c:	9e07      	ldr	r6, [sp, #28]
  40766e:	3607      	adds	r6, #7
  407670:	f026 0107 	bic.w	r1, r6, #7
  407674:	f101 0008 	add.w	r0, r1, #8
  407678:	9007      	str	r0, [sp, #28]
  40767a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40767e:	e519      	b.n	4070b4 <_vfiprintf_r+0x57c>
  407680:	46cb      	mov	fp, r9
  407682:	f7ff bbab 	b.w	406ddc <_vfiprintf_r+0x2a4>
  407686:	252d      	movs	r5, #45	; 0x2d
  407688:	4276      	negs	r6, r6
  40768a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40768e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  407692:	2201      	movs	r2, #1
  407694:	f7ff bb88 	b.w	406da8 <_vfiprintf_r+0x270>
  407698:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40769a:	b9b3      	cbnz	r3, 4076ca <_vfiprintf_r+0xb92>
  40769c:	4611      	mov	r1, r2
  40769e:	2001      	movs	r0, #1
  4076a0:	46ca      	mov	sl, r9
  4076a2:	e5f2      	b.n	40728a <_vfiprintf_r+0x752>
  4076a4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4076a8:	f001 fdcc 	bl	409244 <__retarget_lock_release_recursive>
  4076ac:	f04f 33ff 	mov.w	r3, #4294967295
  4076b0:	9303      	str	r3, [sp, #12]
  4076b2:	f7ff bb50 	b.w	406d56 <_vfiprintf_r+0x21e>
  4076b6:	aa0f      	add	r2, sp, #60	; 0x3c
  4076b8:	9904      	ldr	r1, [sp, #16]
  4076ba:	9806      	ldr	r0, [sp, #24]
  4076bc:	f7ff f9fc 	bl	406ab8 <__sprint_r.part.0>
  4076c0:	2800      	cmp	r0, #0
  4076c2:	f47f aeeb 	bne.w	40749c <_vfiprintf_r+0x964>
  4076c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4076c8:	e6a9      	b.n	40741e <_vfiprintf_r+0x8e6>
  4076ca:	ab0e      	add	r3, sp, #56	; 0x38
  4076cc:	2202      	movs	r2, #2
  4076ce:	931c      	str	r3, [sp, #112]	; 0x70
  4076d0:	921d      	str	r2, [sp, #116]	; 0x74
  4076d2:	2001      	movs	r0, #1
  4076d4:	46ca      	mov	sl, r9
  4076d6:	e5d0      	b.n	40727a <_vfiprintf_r+0x742>
  4076d8:	aa0f      	add	r2, sp, #60	; 0x3c
  4076da:	9904      	ldr	r1, [sp, #16]
  4076dc:	9806      	ldr	r0, [sp, #24]
  4076de:	f7ff f9eb 	bl	406ab8 <__sprint_r.part.0>
  4076e2:	2800      	cmp	r0, #0
  4076e4:	f47f aeda 	bne.w	40749c <_vfiprintf_r+0x964>
  4076e8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4076ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4076ec:	1c48      	adds	r0, r1, #1
  4076ee:	46ca      	mov	sl, r9
  4076f0:	e5a4      	b.n	40723c <_vfiprintf_r+0x704>
  4076f2:	9a07      	ldr	r2, [sp, #28]
  4076f4:	9903      	ldr	r1, [sp, #12]
  4076f6:	6813      	ldr	r3, [r2, #0]
  4076f8:	17cd      	asrs	r5, r1, #31
  4076fa:	4608      	mov	r0, r1
  4076fc:	3204      	adds	r2, #4
  4076fe:	4629      	mov	r1, r5
  407700:	9207      	str	r2, [sp, #28]
  407702:	e9c3 0100 	strd	r0, r1, [r3]
  407706:	f7ff ba54 	b.w	406bb2 <_vfiprintf_r+0x7a>
  40770a:	4658      	mov	r0, fp
  40770c:	9607      	str	r6, [sp, #28]
  40770e:	9302      	str	r3, [sp, #8]
  407710:	f7fd ff36 	bl	405580 <strlen>
  407714:	2400      	movs	r4, #0
  407716:	9005      	str	r0, [sp, #20]
  407718:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40771c:	f7ff bb5e 	b.w	406ddc <_vfiprintf_r+0x2a4>
  407720:	aa0f      	add	r2, sp, #60	; 0x3c
  407722:	9904      	ldr	r1, [sp, #16]
  407724:	9806      	ldr	r0, [sp, #24]
  407726:	f7ff f9c7 	bl	406ab8 <__sprint_r.part.0>
  40772a:	2800      	cmp	r0, #0
  40772c:	f47f aeb6 	bne.w	40749c <_vfiprintf_r+0x964>
  407730:	9910      	ldr	r1, [sp, #64]	; 0x40
  407732:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407734:	1c48      	adds	r0, r1, #1
  407736:	46ca      	mov	sl, r9
  407738:	e5a7      	b.n	40728a <_vfiprintf_r+0x752>
  40773a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40773c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40773e:	4e20      	ldr	r6, [pc, #128]	; (4077c0 <_vfiprintf_r+0xc88>)
  407740:	3101      	adds	r1, #1
  407742:	f7ff bb90 	b.w	406e66 <_vfiprintf_r+0x32e>
  407746:	2c06      	cmp	r4, #6
  407748:	bf28      	it	cs
  40774a:	2406      	movcs	r4, #6
  40774c:	9405      	str	r4, [sp, #20]
  40774e:	9607      	str	r6, [sp, #28]
  407750:	9401      	str	r4, [sp, #4]
  407752:	f8df b070 	ldr.w	fp, [pc, #112]	; 4077c4 <_vfiprintf_r+0xc8c>
  407756:	e4d5      	b.n	407104 <_vfiprintf_r+0x5cc>
  407758:	9810      	ldr	r0, [sp, #64]	; 0x40
  40775a:	4e19      	ldr	r6, [pc, #100]	; (4077c0 <_vfiprintf_r+0xc88>)
  40775c:	3001      	adds	r0, #1
  40775e:	e603      	b.n	407368 <_vfiprintf_r+0x830>
  407760:	9405      	str	r4, [sp, #20]
  407762:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  407766:	9607      	str	r6, [sp, #28]
  407768:	9302      	str	r3, [sp, #8]
  40776a:	4604      	mov	r4, r0
  40776c:	f7ff bb36 	b.w	406ddc <_vfiprintf_r+0x2a4>
  407770:	4686      	mov	lr, r0
  407772:	f7ff bbce 	b.w	406f12 <_vfiprintf_r+0x3da>
  407776:	9806      	ldr	r0, [sp, #24]
  407778:	aa0f      	add	r2, sp, #60	; 0x3c
  40777a:	4659      	mov	r1, fp
  40777c:	f7ff f99c 	bl	406ab8 <__sprint_r.part.0>
  407780:	2800      	cmp	r0, #0
  407782:	f43f ae24 	beq.w	4073ce <_vfiprintf_r+0x896>
  407786:	e624      	b.n	4073d2 <_vfiprintf_r+0x89a>
  407788:	9907      	ldr	r1, [sp, #28]
  40778a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40778e:	680c      	ldr	r4, [r1, #0]
  407790:	3104      	adds	r1, #4
  407792:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  407796:	46b8      	mov	r8, r7
  407798:	9107      	str	r1, [sp, #28]
  40779a:	f7ff ba3f 	b.w	406c1c <_vfiprintf_r+0xe4>
  40779e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4077a2:	e43c      	b.n	40701e <_vfiprintf_r+0x4e6>
  4077a4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4077a8:	e521      	b.n	4071ee <_vfiprintf_r+0x6b6>
  4077aa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4077ae:	f7ff bbf4 	b.w	406f9a <_vfiprintf_r+0x462>
  4077b2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4077b6:	e491      	b.n	4070dc <_vfiprintf_r+0x5a4>
  4077b8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4077bc:	e469      	b.n	407092 <_vfiprintf_r+0x55a>
  4077be:	bf00      	nop
  4077c0:	0040b140 	.word	0x0040b140
  4077c4:	0040b114 	.word	0x0040b114

004077c8 <__sbprintf>:
  4077c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4077cc:	460c      	mov	r4, r1
  4077ce:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4077d2:	8989      	ldrh	r1, [r1, #12]
  4077d4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4077d6:	89e5      	ldrh	r5, [r4, #14]
  4077d8:	9619      	str	r6, [sp, #100]	; 0x64
  4077da:	f021 0102 	bic.w	r1, r1, #2
  4077de:	4606      	mov	r6, r0
  4077e0:	69e0      	ldr	r0, [r4, #28]
  4077e2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4077e6:	4617      	mov	r7, r2
  4077e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4077ec:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4077ee:	f8ad 500e 	strh.w	r5, [sp, #14]
  4077f2:	4698      	mov	r8, r3
  4077f4:	ad1a      	add	r5, sp, #104	; 0x68
  4077f6:	2300      	movs	r3, #0
  4077f8:	9007      	str	r0, [sp, #28]
  4077fa:	a816      	add	r0, sp, #88	; 0x58
  4077fc:	9209      	str	r2, [sp, #36]	; 0x24
  4077fe:	9306      	str	r3, [sp, #24]
  407800:	9500      	str	r5, [sp, #0]
  407802:	9504      	str	r5, [sp, #16]
  407804:	9102      	str	r1, [sp, #8]
  407806:	9105      	str	r1, [sp, #20]
  407808:	f001 fd16 	bl	409238 <__retarget_lock_init_recursive>
  40780c:	4643      	mov	r3, r8
  40780e:	463a      	mov	r2, r7
  407810:	4669      	mov	r1, sp
  407812:	4630      	mov	r0, r6
  407814:	f7ff f990 	bl	406b38 <_vfiprintf_r>
  407818:	1e05      	subs	r5, r0, #0
  40781a:	db07      	blt.n	40782c <__sbprintf+0x64>
  40781c:	4630      	mov	r0, r6
  40781e:	4669      	mov	r1, sp
  407820:	f001 f8e8 	bl	4089f4 <_fflush_r>
  407824:	2800      	cmp	r0, #0
  407826:	bf18      	it	ne
  407828:	f04f 35ff 	movne.w	r5, #4294967295
  40782c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  407830:	065b      	lsls	r3, r3, #25
  407832:	d503      	bpl.n	40783c <__sbprintf+0x74>
  407834:	89a3      	ldrh	r3, [r4, #12]
  407836:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40783a:	81a3      	strh	r3, [r4, #12]
  40783c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40783e:	f001 fcfd 	bl	40923c <__retarget_lock_close_recursive>
  407842:	4628      	mov	r0, r5
  407844:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  407848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040784c <__swsetup_r>:
  40784c:	b538      	push	{r3, r4, r5, lr}
  40784e:	4b30      	ldr	r3, [pc, #192]	; (407910 <__swsetup_r+0xc4>)
  407850:	681b      	ldr	r3, [r3, #0]
  407852:	4605      	mov	r5, r0
  407854:	460c      	mov	r4, r1
  407856:	b113      	cbz	r3, 40785e <__swsetup_r+0x12>
  407858:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40785a:	2a00      	cmp	r2, #0
  40785c:	d038      	beq.n	4078d0 <__swsetup_r+0x84>
  40785e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407862:	b293      	uxth	r3, r2
  407864:	0718      	lsls	r0, r3, #28
  407866:	d50c      	bpl.n	407882 <__swsetup_r+0x36>
  407868:	6920      	ldr	r0, [r4, #16]
  40786a:	b1a8      	cbz	r0, 407898 <__swsetup_r+0x4c>
  40786c:	f013 0201 	ands.w	r2, r3, #1
  407870:	d01e      	beq.n	4078b0 <__swsetup_r+0x64>
  407872:	6963      	ldr	r3, [r4, #20]
  407874:	2200      	movs	r2, #0
  407876:	425b      	negs	r3, r3
  407878:	61a3      	str	r3, [r4, #24]
  40787a:	60a2      	str	r2, [r4, #8]
  40787c:	b1f0      	cbz	r0, 4078bc <__swsetup_r+0x70>
  40787e:	2000      	movs	r0, #0
  407880:	bd38      	pop	{r3, r4, r5, pc}
  407882:	06d9      	lsls	r1, r3, #27
  407884:	d53c      	bpl.n	407900 <__swsetup_r+0xb4>
  407886:	0758      	lsls	r0, r3, #29
  407888:	d426      	bmi.n	4078d8 <__swsetup_r+0x8c>
  40788a:	6920      	ldr	r0, [r4, #16]
  40788c:	f042 0308 	orr.w	r3, r2, #8
  407890:	81a3      	strh	r3, [r4, #12]
  407892:	b29b      	uxth	r3, r3
  407894:	2800      	cmp	r0, #0
  407896:	d1e9      	bne.n	40786c <__swsetup_r+0x20>
  407898:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40789c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4078a0:	d0e4      	beq.n	40786c <__swsetup_r+0x20>
  4078a2:	4628      	mov	r0, r5
  4078a4:	4621      	mov	r1, r4
  4078a6:	f001 fcfd 	bl	4092a4 <__smakebuf_r>
  4078aa:	89a3      	ldrh	r3, [r4, #12]
  4078ac:	6920      	ldr	r0, [r4, #16]
  4078ae:	e7dd      	b.n	40786c <__swsetup_r+0x20>
  4078b0:	0799      	lsls	r1, r3, #30
  4078b2:	bf58      	it	pl
  4078b4:	6962      	ldrpl	r2, [r4, #20]
  4078b6:	60a2      	str	r2, [r4, #8]
  4078b8:	2800      	cmp	r0, #0
  4078ba:	d1e0      	bne.n	40787e <__swsetup_r+0x32>
  4078bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4078c0:	061a      	lsls	r2, r3, #24
  4078c2:	d5dd      	bpl.n	407880 <__swsetup_r+0x34>
  4078c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4078c8:	81a3      	strh	r3, [r4, #12]
  4078ca:	f04f 30ff 	mov.w	r0, #4294967295
  4078ce:	bd38      	pop	{r3, r4, r5, pc}
  4078d0:	4618      	mov	r0, r3
  4078d2:	f001 f8e7 	bl	408aa4 <__sinit>
  4078d6:	e7c2      	b.n	40785e <__swsetup_r+0x12>
  4078d8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4078da:	b151      	cbz	r1, 4078f2 <__swsetup_r+0xa6>
  4078dc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4078e0:	4299      	cmp	r1, r3
  4078e2:	d004      	beq.n	4078ee <__swsetup_r+0xa2>
  4078e4:	4628      	mov	r0, r5
  4078e6:	f001 fa03 	bl	408cf0 <_free_r>
  4078ea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4078ee:	2300      	movs	r3, #0
  4078f0:	6323      	str	r3, [r4, #48]	; 0x30
  4078f2:	2300      	movs	r3, #0
  4078f4:	6920      	ldr	r0, [r4, #16]
  4078f6:	6063      	str	r3, [r4, #4]
  4078f8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4078fc:	6020      	str	r0, [r4, #0]
  4078fe:	e7c5      	b.n	40788c <__swsetup_r+0x40>
  407900:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  407904:	2309      	movs	r3, #9
  407906:	602b      	str	r3, [r5, #0]
  407908:	f04f 30ff 	mov.w	r0, #4294967295
  40790c:	81a2      	strh	r2, [r4, #12]
  40790e:	bd38      	pop	{r3, r4, r5, pc}
  407910:	20400014 	.word	0x20400014

00407914 <register_fini>:
  407914:	4b02      	ldr	r3, [pc, #8]	; (407920 <register_fini+0xc>)
  407916:	b113      	cbz	r3, 40791e <register_fini+0xa>
  407918:	4802      	ldr	r0, [pc, #8]	; (407924 <register_fini+0x10>)
  40791a:	f000 b805 	b.w	407928 <atexit>
  40791e:	4770      	bx	lr
  407920:	00000000 	.word	0x00000000
  407924:	00408b15 	.word	0x00408b15

00407928 <atexit>:
  407928:	2300      	movs	r3, #0
  40792a:	4601      	mov	r1, r0
  40792c:	461a      	mov	r2, r3
  40792e:	4618      	mov	r0, r3
  407930:	f002 bbda 	b.w	40a0e8 <__register_exitproc>

00407934 <quorem>:
  407934:	6902      	ldr	r2, [r0, #16]
  407936:	690b      	ldr	r3, [r1, #16]
  407938:	4293      	cmp	r3, r2
  40793a:	f300 808d 	bgt.w	407a58 <quorem+0x124>
  40793e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407942:	f103 38ff 	add.w	r8, r3, #4294967295
  407946:	f101 0714 	add.w	r7, r1, #20
  40794a:	f100 0b14 	add.w	fp, r0, #20
  40794e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  407952:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  407956:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40795a:	b083      	sub	sp, #12
  40795c:	3201      	adds	r2, #1
  40795e:	fbb3 f9f2 	udiv	r9, r3, r2
  407962:	eb0b 0304 	add.w	r3, fp, r4
  407966:	9400      	str	r4, [sp, #0]
  407968:	eb07 0a04 	add.w	sl, r7, r4
  40796c:	9301      	str	r3, [sp, #4]
  40796e:	f1b9 0f00 	cmp.w	r9, #0
  407972:	d039      	beq.n	4079e8 <quorem+0xb4>
  407974:	2500      	movs	r5, #0
  407976:	462e      	mov	r6, r5
  407978:	46bc      	mov	ip, r7
  40797a:	46de      	mov	lr, fp
  40797c:	f85c 4b04 	ldr.w	r4, [ip], #4
  407980:	f8de 3000 	ldr.w	r3, [lr]
  407984:	b2a2      	uxth	r2, r4
  407986:	fb09 5502 	mla	r5, r9, r2, r5
  40798a:	0c22      	lsrs	r2, r4, #16
  40798c:	0c2c      	lsrs	r4, r5, #16
  40798e:	fb09 4202 	mla	r2, r9, r2, r4
  407992:	b2ad      	uxth	r5, r5
  407994:	1b75      	subs	r5, r6, r5
  407996:	b296      	uxth	r6, r2
  407998:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40799c:	fa15 f383 	uxtah	r3, r5, r3
  4079a0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4079a4:	b29b      	uxth	r3, r3
  4079a6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4079aa:	45e2      	cmp	sl, ip
  4079ac:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4079b0:	f84e 3b04 	str.w	r3, [lr], #4
  4079b4:	ea4f 4626 	mov.w	r6, r6, asr #16
  4079b8:	d2e0      	bcs.n	40797c <quorem+0x48>
  4079ba:	9b00      	ldr	r3, [sp, #0]
  4079bc:	f85b 3003 	ldr.w	r3, [fp, r3]
  4079c0:	b993      	cbnz	r3, 4079e8 <quorem+0xb4>
  4079c2:	9c01      	ldr	r4, [sp, #4]
  4079c4:	1f23      	subs	r3, r4, #4
  4079c6:	459b      	cmp	fp, r3
  4079c8:	d20c      	bcs.n	4079e4 <quorem+0xb0>
  4079ca:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4079ce:	b94b      	cbnz	r3, 4079e4 <quorem+0xb0>
  4079d0:	f1a4 0308 	sub.w	r3, r4, #8
  4079d4:	e002      	b.n	4079dc <quorem+0xa8>
  4079d6:	681a      	ldr	r2, [r3, #0]
  4079d8:	3b04      	subs	r3, #4
  4079da:	b91a      	cbnz	r2, 4079e4 <quorem+0xb0>
  4079dc:	459b      	cmp	fp, r3
  4079de:	f108 38ff 	add.w	r8, r8, #4294967295
  4079e2:	d3f8      	bcc.n	4079d6 <quorem+0xa2>
  4079e4:	f8c0 8010 	str.w	r8, [r0, #16]
  4079e8:	4604      	mov	r4, r0
  4079ea:	f001 ff73 	bl	4098d4 <__mcmp>
  4079ee:	2800      	cmp	r0, #0
  4079f0:	db2e      	blt.n	407a50 <quorem+0x11c>
  4079f2:	f109 0901 	add.w	r9, r9, #1
  4079f6:	465d      	mov	r5, fp
  4079f8:	2300      	movs	r3, #0
  4079fa:	f857 1b04 	ldr.w	r1, [r7], #4
  4079fe:	6828      	ldr	r0, [r5, #0]
  407a00:	b28a      	uxth	r2, r1
  407a02:	1a9a      	subs	r2, r3, r2
  407a04:	0c0b      	lsrs	r3, r1, #16
  407a06:	fa12 f280 	uxtah	r2, r2, r0
  407a0a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  407a0e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407a12:	b292      	uxth	r2, r2
  407a14:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407a18:	45ba      	cmp	sl, r7
  407a1a:	f845 2b04 	str.w	r2, [r5], #4
  407a1e:	ea4f 4323 	mov.w	r3, r3, asr #16
  407a22:	d2ea      	bcs.n	4079fa <quorem+0xc6>
  407a24:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  407a28:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  407a2c:	b982      	cbnz	r2, 407a50 <quorem+0x11c>
  407a2e:	1f1a      	subs	r2, r3, #4
  407a30:	4593      	cmp	fp, r2
  407a32:	d20b      	bcs.n	407a4c <quorem+0x118>
  407a34:	f853 2c04 	ldr.w	r2, [r3, #-4]
  407a38:	b942      	cbnz	r2, 407a4c <quorem+0x118>
  407a3a:	3b08      	subs	r3, #8
  407a3c:	e002      	b.n	407a44 <quorem+0x110>
  407a3e:	681a      	ldr	r2, [r3, #0]
  407a40:	3b04      	subs	r3, #4
  407a42:	b91a      	cbnz	r2, 407a4c <quorem+0x118>
  407a44:	459b      	cmp	fp, r3
  407a46:	f108 38ff 	add.w	r8, r8, #4294967295
  407a4a:	d3f8      	bcc.n	407a3e <quorem+0x10a>
  407a4c:	f8c4 8010 	str.w	r8, [r4, #16]
  407a50:	4648      	mov	r0, r9
  407a52:	b003      	add	sp, #12
  407a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a58:	2000      	movs	r0, #0
  407a5a:	4770      	bx	lr
  407a5c:	0000      	movs	r0, r0
	...

00407a60 <_dtoa_r>:
  407a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407a64:	6c01      	ldr	r1, [r0, #64]	; 0x40
  407a66:	b09b      	sub	sp, #108	; 0x6c
  407a68:	4604      	mov	r4, r0
  407a6a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  407a6c:	4692      	mov	sl, r2
  407a6e:	469b      	mov	fp, r3
  407a70:	b141      	cbz	r1, 407a84 <_dtoa_r+0x24>
  407a72:	6c42      	ldr	r2, [r0, #68]	; 0x44
  407a74:	604a      	str	r2, [r1, #4]
  407a76:	2301      	movs	r3, #1
  407a78:	4093      	lsls	r3, r2
  407a7a:	608b      	str	r3, [r1, #8]
  407a7c:	f001 fd52 	bl	409524 <_Bfree>
  407a80:	2300      	movs	r3, #0
  407a82:	6423      	str	r3, [r4, #64]	; 0x40
  407a84:	f1bb 0f00 	cmp.w	fp, #0
  407a88:	465d      	mov	r5, fp
  407a8a:	db35      	blt.n	407af8 <_dtoa_r+0x98>
  407a8c:	2300      	movs	r3, #0
  407a8e:	6033      	str	r3, [r6, #0]
  407a90:	4b9d      	ldr	r3, [pc, #628]	; (407d08 <_dtoa_r+0x2a8>)
  407a92:	43ab      	bics	r3, r5
  407a94:	d015      	beq.n	407ac2 <_dtoa_r+0x62>
  407a96:	4650      	mov	r0, sl
  407a98:	4659      	mov	r1, fp
  407a9a:	2200      	movs	r2, #0
  407a9c:	2300      	movs	r3, #0
  407a9e:	f003 f89b 	bl	40abd8 <__aeabi_dcmpeq>
  407aa2:	4680      	mov	r8, r0
  407aa4:	2800      	cmp	r0, #0
  407aa6:	d02d      	beq.n	407b04 <_dtoa_r+0xa4>
  407aa8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407aaa:	2301      	movs	r3, #1
  407aac:	6013      	str	r3, [r2, #0]
  407aae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407ab0:	2b00      	cmp	r3, #0
  407ab2:	f000 80bd 	beq.w	407c30 <_dtoa_r+0x1d0>
  407ab6:	4895      	ldr	r0, [pc, #596]	; (407d0c <_dtoa_r+0x2ac>)
  407ab8:	6018      	str	r0, [r3, #0]
  407aba:	3801      	subs	r0, #1
  407abc:	b01b      	add	sp, #108	; 0x6c
  407abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407ac2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407ac4:	f242 730f 	movw	r3, #9999	; 0x270f
  407ac8:	6013      	str	r3, [r2, #0]
  407aca:	f1ba 0f00 	cmp.w	sl, #0
  407ace:	d10d      	bne.n	407aec <_dtoa_r+0x8c>
  407ad0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  407ad4:	b955      	cbnz	r5, 407aec <_dtoa_r+0x8c>
  407ad6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407ad8:	488d      	ldr	r0, [pc, #564]	; (407d10 <_dtoa_r+0x2b0>)
  407ada:	2b00      	cmp	r3, #0
  407adc:	d0ee      	beq.n	407abc <_dtoa_r+0x5c>
  407ade:	f100 0308 	add.w	r3, r0, #8
  407ae2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  407ae4:	6013      	str	r3, [r2, #0]
  407ae6:	b01b      	add	sp, #108	; 0x6c
  407ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407aec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407aee:	4889      	ldr	r0, [pc, #548]	; (407d14 <_dtoa_r+0x2b4>)
  407af0:	2b00      	cmp	r3, #0
  407af2:	d0e3      	beq.n	407abc <_dtoa_r+0x5c>
  407af4:	1cc3      	adds	r3, r0, #3
  407af6:	e7f4      	b.n	407ae2 <_dtoa_r+0x82>
  407af8:	2301      	movs	r3, #1
  407afa:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  407afe:	6033      	str	r3, [r6, #0]
  407b00:	46ab      	mov	fp, r5
  407b02:	e7c5      	b.n	407a90 <_dtoa_r+0x30>
  407b04:	aa18      	add	r2, sp, #96	; 0x60
  407b06:	ab19      	add	r3, sp, #100	; 0x64
  407b08:	9201      	str	r2, [sp, #4]
  407b0a:	9300      	str	r3, [sp, #0]
  407b0c:	4652      	mov	r2, sl
  407b0e:	465b      	mov	r3, fp
  407b10:	4620      	mov	r0, r4
  407b12:	f001 ff7f 	bl	409a14 <__d2b>
  407b16:	0d2b      	lsrs	r3, r5, #20
  407b18:	4681      	mov	r9, r0
  407b1a:	d071      	beq.n	407c00 <_dtoa_r+0x1a0>
  407b1c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  407b20:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  407b24:	9f18      	ldr	r7, [sp, #96]	; 0x60
  407b26:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  407b2a:	4650      	mov	r0, sl
  407b2c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  407b30:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  407b34:	2200      	movs	r2, #0
  407b36:	4b78      	ldr	r3, [pc, #480]	; (407d18 <_dtoa_r+0x2b8>)
  407b38:	f002 fc32 	bl	40a3a0 <__aeabi_dsub>
  407b3c:	a36c      	add	r3, pc, #432	; (adr r3, 407cf0 <_dtoa_r+0x290>)
  407b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
  407b42:	f002 fde1 	bl	40a708 <__aeabi_dmul>
  407b46:	a36c      	add	r3, pc, #432	; (adr r3, 407cf8 <_dtoa_r+0x298>)
  407b48:	e9d3 2300 	ldrd	r2, r3, [r3]
  407b4c:	f002 fc2a 	bl	40a3a4 <__adddf3>
  407b50:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407b54:	4630      	mov	r0, r6
  407b56:	f002 fd71 	bl	40a63c <__aeabi_i2d>
  407b5a:	a369      	add	r3, pc, #420	; (adr r3, 407d00 <_dtoa_r+0x2a0>)
  407b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
  407b60:	f002 fdd2 	bl	40a708 <__aeabi_dmul>
  407b64:	4602      	mov	r2, r0
  407b66:	460b      	mov	r3, r1
  407b68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407b6c:	f002 fc1a 	bl	40a3a4 <__adddf3>
  407b70:	e9cd 0104 	strd	r0, r1, [sp, #16]
  407b74:	f003 f878 	bl	40ac68 <__aeabi_d2iz>
  407b78:	2200      	movs	r2, #0
  407b7a:	9002      	str	r0, [sp, #8]
  407b7c:	2300      	movs	r3, #0
  407b7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407b82:	f003 f833 	bl	40abec <__aeabi_dcmplt>
  407b86:	2800      	cmp	r0, #0
  407b88:	f040 8173 	bne.w	407e72 <_dtoa_r+0x412>
  407b8c:	9d02      	ldr	r5, [sp, #8]
  407b8e:	2d16      	cmp	r5, #22
  407b90:	f200 815d 	bhi.w	407e4e <_dtoa_r+0x3ee>
  407b94:	4b61      	ldr	r3, [pc, #388]	; (407d1c <_dtoa_r+0x2bc>)
  407b96:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  407b9a:	e9d3 0100 	ldrd	r0, r1, [r3]
  407b9e:	4652      	mov	r2, sl
  407ba0:	465b      	mov	r3, fp
  407ba2:	f003 f841 	bl	40ac28 <__aeabi_dcmpgt>
  407ba6:	2800      	cmp	r0, #0
  407ba8:	f000 81c5 	beq.w	407f36 <_dtoa_r+0x4d6>
  407bac:	1e6b      	subs	r3, r5, #1
  407bae:	9302      	str	r3, [sp, #8]
  407bb0:	2300      	movs	r3, #0
  407bb2:	930e      	str	r3, [sp, #56]	; 0x38
  407bb4:	1bbf      	subs	r7, r7, r6
  407bb6:	1e7b      	subs	r3, r7, #1
  407bb8:	9306      	str	r3, [sp, #24]
  407bba:	f100 8154 	bmi.w	407e66 <_dtoa_r+0x406>
  407bbe:	2300      	movs	r3, #0
  407bc0:	9308      	str	r3, [sp, #32]
  407bc2:	9b02      	ldr	r3, [sp, #8]
  407bc4:	2b00      	cmp	r3, #0
  407bc6:	f2c0 8145 	blt.w	407e54 <_dtoa_r+0x3f4>
  407bca:	9a06      	ldr	r2, [sp, #24]
  407bcc:	930d      	str	r3, [sp, #52]	; 0x34
  407bce:	4611      	mov	r1, r2
  407bd0:	4419      	add	r1, r3
  407bd2:	2300      	movs	r3, #0
  407bd4:	9106      	str	r1, [sp, #24]
  407bd6:	930c      	str	r3, [sp, #48]	; 0x30
  407bd8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407bda:	2b09      	cmp	r3, #9
  407bdc:	d82a      	bhi.n	407c34 <_dtoa_r+0x1d4>
  407bde:	2b05      	cmp	r3, #5
  407be0:	f340 865b 	ble.w	40889a <_dtoa_r+0xe3a>
  407be4:	3b04      	subs	r3, #4
  407be6:	9324      	str	r3, [sp, #144]	; 0x90
  407be8:	2500      	movs	r5, #0
  407bea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407bec:	3b02      	subs	r3, #2
  407bee:	2b03      	cmp	r3, #3
  407bf0:	f200 8642 	bhi.w	408878 <_dtoa_r+0xe18>
  407bf4:	e8df f013 	tbh	[pc, r3, lsl #1]
  407bf8:	02c903d4 	.word	0x02c903d4
  407bfc:	046103df 	.word	0x046103df
  407c00:	9f18      	ldr	r7, [sp, #96]	; 0x60
  407c02:	9e19      	ldr	r6, [sp, #100]	; 0x64
  407c04:	443e      	add	r6, r7
  407c06:	f206 4332 	addw	r3, r6, #1074	; 0x432
  407c0a:	2b20      	cmp	r3, #32
  407c0c:	f340 818e 	ble.w	407f2c <_dtoa_r+0x4cc>
  407c10:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  407c14:	f206 4012 	addw	r0, r6, #1042	; 0x412
  407c18:	409d      	lsls	r5, r3
  407c1a:	fa2a f000 	lsr.w	r0, sl, r0
  407c1e:	4328      	orrs	r0, r5
  407c20:	f002 fcfc 	bl	40a61c <__aeabi_ui2d>
  407c24:	2301      	movs	r3, #1
  407c26:	3e01      	subs	r6, #1
  407c28:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  407c2c:	9314      	str	r3, [sp, #80]	; 0x50
  407c2e:	e781      	b.n	407b34 <_dtoa_r+0xd4>
  407c30:	483b      	ldr	r0, [pc, #236]	; (407d20 <_dtoa_r+0x2c0>)
  407c32:	e743      	b.n	407abc <_dtoa_r+0x5c>
  407c34:	2100      	movs	r1, #0
  407c36:	6461      	str	r1, [r4, #68]	; 0x44
  407c38:	4620      	mov	r0, r4
  407c3a:	9125      	str	r1, [sp, #148]	; 0x94
  407c3c:	f001 fc4c 	bl	4094d8 <_Balloc>
  407c40:	f04f 33ff 	mov.w	r3, #4294967295
  407c44:	930a      	str	r3, [sp, #40]	; 0x28
  407c46:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407c48:	930f      	str	r3, [sp, #60]	; 0x3c
  407c4a:	2301      	movs	r3, #1
  407c4c:	9004      	str	r0, [sp, #16]
  407c4e:	6420      	str	r0, [r4, #64]	; 0x40
  407c50:	9224      	str	r2, [sp, #144]	; 0x90
  407c52:	930b      	str	r3, [sp, #44]	; 0x2c
  407c54:	9b19      	ldr	r3, [sp, #100]	; 0x64
  407c56:	2b00      	cmp	r3, #0
  407c58:	f2c0 80d9 	blt.w	407e0e <_dtoa_r+0x3ae>
  407c5c:	9a02      	ldr	r2, [sp, #8]
  407c5e:	2a0e      	cmp	r2, #14
  407c60:	f300 80d5 	bgt.w	407e0e <_dtoa_r+0x3ae>
  407c64:	4b2d      	ldr	r3, [pc, #180]	; (407d1c <_dtoa_r+0x2bc>)
  407c66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
  407c6e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  407c72:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407c74:	2b00      	cmp	r3, #0
  407c76:	f2c0 83ba 	blt.w	4083ee <_dtoa_r+0x98e>
  407c7a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  407c7e:	4650      	mov	r0, sl
  407c80:	462a      	mov	r2, r5
  407c82:	4633      	mov	r3, r6
  407c84:	4659      	mov	r1, fp
  407c86:	f002 fe69 	bl	40a95c <__aeabi_ddiv>
  407c8a:	f002 ffed 	bl	40ac68 <__aeabi_d2iz>
  407c8e:	4680      	mov	r8, r0
  407c90:	f002 fcd4 	bl	40a63c <__aeabi_i2d>
  407c94:	462a      	mov	r2, r5
  407c96:	4633      	mov	r3, r6
  407c98:	f002 fd36 	bl	40a708 <__aeabi_dmul>
  407c9c:	460b      	mov	r3, r1
  407c9e:	4602      	mov	r2, r0
  407ca0:	4659      	mov	r1, fp
  407ca2:	4650      	mov	r0, sl
  407ca4:	f002 fb7c 	bl	40a3a0 <__aeabi_dsub>
  407ca8:	9d04      	ldr	r5, [sp, #16]
  407caa:	f108 0330 	add.w	r3, r8, #48	; 0x30
  407cae:	702b      	strb	r3, [r5, #0]
  407cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407cb2:	2b01      	cmp	r3, #1
  407cb4:	4606      	mov	r6, r0
  407cb6:	460f      	mov	r7, r1
  407cb8:	f105 0501 	add.w	r5, r5, #1
  407cbc:	d068      	beq.n	407d90 <_dtoa_r+0x330>
  407cbe:	2200      	movs	r2, #0
  407cc0:	4b18      	ldr	r3, [pc, #96]	; (407d24 <_dtoa_r+0x2c4>)
  407cc2:	f002 fd21 	bl	40a708 <__aeabi_dmul>
  407cc6:	2200      	movs	r2, #0
  407cc8:	2300      	movs	r3, #0
  407cca:	4606      	mov	r6, r0
  407ccc:	460f      	mov	r7, r1
  407cce:	f002 ff83 	bl	40abd8 <__aeabi_dcmpeq>
  407cd2:	2800      	cmp	r0, #0
  407cd4:	f040 8088 	bne.w	407de8 <_dtoa_r+0x388>
  407cd8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  407cdc:	f04f 0a00 	mov.w	sl, #0
  407ce0:	f8df b040 	ldr.w	fp, [pc, #64]	; 407d24 <_dtoa_r+0x2c4>
  407ce4:	940c      	str	r4, [sp, #48]	; 0x30
  407ce6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  407cea:	e028      	b.n	407d3e <_dtoa_r+0x2de>
  407cec:	f3af 8000 	nop.w
  407cf0:	636f4361 	.word	0x636f4361
  407cf4:	3fd287a7 	.word	0x3fd287a7
  407cf8:	8b60c8b3 	.word	0x8b60c8b3
  407cfc:	3fc68a28 	.word	0x3fc68a28
  407d00:	509f79fb 	.word	0x509f79fb
  407d04:	3fd34413 	.word	0x3fd34413
  407d08:	7ff00000 	.word	0x7ff00000
  407d0c:	0040b11d 	.word	0x0040b11d
  407d10:	0040b160 	.word	0x0040b160
  407d14:	0040b16c 	.word	0x0040b16c
  407d18:	3ff80000 	.word	0x3ff80000
  407d1c:	0040b1a8 	.word	0x0040b1a8
  407d20:	0040b11c 	.word	0x0040b11c
  407d24:	40240000 	.word	0x40240000
  407d28:	f002 fcee 	bl	40a708 <__aeabi_dmul>
  407d2c:	2200      	movs	r2, #0
  407d2e:	2300      	movs	r3, #0
  407d30:	4606      	mov	r6, r0
  407d32:	460f      	mov	r7, r1
  407d34:	f002 ff50 	bl	40abd8 <__aeabi_dcmpeq>
  407d38:	2800      	cmp	r0, #0
  407d3a:	f040 83c1 	bne.w	4084c0 <_dtoa_r+0xa60>
  407d3e:	4642      	mov	r2, r8
  407d40:	464b      	mov	r3, r9
  407d42:	4630      	mov	r0, r6
  407d44:	4639      	mov	r1, r7
  407d46:	f002 fe09 	bl	40a95c <__aeabi_ddiv>
  407d4a:	f002 ff8d 	bl	40ac68 <__aeabi_d2iz>
  407d4e:	4604      	mov	r4, r0
  407d50:	f002 fc74 	bl	40a63c <__aeabi_i2d>
  407d54:	4642      	mov	r2, r8
  407d56:	464b      	mov	r3, r9
  407d58:	f002 fcd6 	bl	40a708 <__aeabi_dmul>
  407d5c:	4602      	mov	r2, r0
  407d5e:	460b      	mov	r3, r1
  407d60:	4630      	mov	r0, r6
  407d62:	4639      	mov	r1, r7
  407d64:	f002 fb1c 	bl	40a3a0 <__aeabi_dsub>
  407d68:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  407d6c:	9e04      	ldr	r6, [sp, #16]
  407d6e:	f805 eb01 	strb.w	lr, [r5], #1
  407d72:	eba5 0e06 	sub.w	lr, r5, r6
  407d76:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  407d78:	45b6      	cmp	lr, r6
  407d7a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  407d7e:	4652      	mov	r2, sl
  407d80:	465b      	mov	r3, fp
  407d82:	d1d1      	bne.n	407d28 <_dtoa_r+0x2c8>
  407d84:	46a0      	mov	r8, r4
  407d86:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  407d8a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  407d8c:	4606      	mov	r6, r0
  407d8e:	460f      	mov	r7, r1
  407d90:	4632      	mov	r2, r6
  407d92:	463b      	mov	r3, r7
  407d94:	4630      	mov	r0, r6
  407d96:	4639      	mov	r1, r7
  407d98:	f002 fb04 	bl	40a3a4 <__adddf3>
  407d9c:	4606      	mov	r6, r0
  407d9e:	460f      	mov	r7, r1
  407da0:	4602      	mov	r2, r0
  407da2:	460b      	mov	r3, r1
  407da4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407da8:	f002 ff20 	bl	40abec <__aeabi_dcmplt>
  407dac:	b948      	cbnz	r0, 407dc2 <_dtoa_r+0x362>
  407dae:	4632      	mov	r2, r6
  407db0:	463b      	mov	r3, r7
  407db2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407db6:	f002 ff0f 	bl	40abd8 <__aeabi_dcmpeq>
  407dba:	b1a8      	cbz	r0, 407de8 <_dtoa_r+0x388>
  407dbc:	f018 0f01 	tst.w	r8, #1
  407dc0:	d012      	beq.n	407de8 <_dtoa_r+0x388>
  407dc2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  407dc6:	9a04      	ldr	r2, [sp, #16]
  407dc8:	1e6b      	subs	r3, r5, #1
  407dca:	e004      	b.n	407dd6 <_dtoa_r+0x376>
  407dcc:	429a      	cmp	r2, r3
  407dce:	f000 8401 	beq.w	4085d4 <_dtoa_r+0xb74>
  407dd2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  407dd6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  407dda:	f103 0501 	add.w	r5, r3, #1
  407dde:	d0f5      	beq.n	407dcc <_dtoa_r+0x36c>
  407de0:	f108 0801 	add.w	r8, r8, #1
  407de4:	f883 8000 	strb.w	r8, [r3]
  407de8:	4649      	mov	r1, r9
  407dea:	4620      	mov	r0, r4
  407dec:	f001 fb9a 	bl	409524 <_Bfree>
  407df0:	2200      	movs	r2, #0
  407df2:	9b02      	ldr	r3, [sp, #8]
  407df4:	702a      	strb	r2, [r5, #0]
  407df6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407df8:	3301      	adds	r3, #1
  407dfa:	6013      	str	r3, [r2, #0]
  407dfc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407dfe:	2b00      	cmp	r3, #0
  407e00:	f000 839e 	beq.w	408540 <_dtoa_r+0xae0>
  407e04:	9804      	ldr	r0, [sp, #16]
  407e06:	601d      	str	r5, [r3, #0]
  407e08:	b01b      	add	sp, #108	; 0x6c
  407e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e0e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407e10:	2a00      	cmp	r2, #0
  407e12:	d03e      	beq.n	407e92 <_dtoa_r+0x432>
  407e14:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407e16:	2a01      	cmp	r2, #1
  407e18:	f340 8311 	ble.w	40843e <_dtoa_r+0x9de>
  407e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407e1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407e20:	1e5f      	subs	r7, r3, #1
  407e22:	42ba      	cmp	r2, r7
  407e24:	f2c0 838f 	blt.w	408546 <_dtoa_r+0xae6>
  407e28:	1bd7      	subs	r7, r2, r7
  407e2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407e2c:	2b00      	cmp	r3, #0
  407e2e:	f2c0 848b 	blt.w	408748 <_dtoa_r+0xce8>
  407e32:	9d08      	ldr	r5, [sp, #32]
  407e34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407e36:	9a08      	ldr	r2, [sp, #32]
  407e38:	441a      	add	r2, r3
  407e3a:	9208      	str	r2, [sp, #32]
  407e3c:	9a06      	ldr	r2, [sp, #24]
  407e3e:	2101      	movs	r1, #1
  407e40:	441a      	add	r2, r3
  407e42:	4620      	mov	r0, r4
  407e44:	9206      	str	r2, [sp, #24]
  407e46:	f001 fc07 	bl	409658 <__i2b>
  407e4a:	4606      	mov	r6, r0
  407e4c:	e024      	b.n	407e98 <_dtoa_r+0x438>
  407e4e:	2301      	movs	r3, #1
  407e50:	930e      	str	r3, [sp, #56]	; 0x38
  407e52:	e6af      	b.n	407bb4 <_dtoa_r+0x154>
  407e54:	9a08      	ldr	r2, [sp, #32]
  407e56:	9b02      	ldr	r3, [sp, #8]
  407e58:	1ad2      	subs	r2, r2, r3
  407e5a:	425b      	negs	r3, r3
  407e5c:	930c      	str	r3, [sp, #48]	; 0x30
  407e5e:	2300      	movs	r3, #0
  407e60:	9208      	str	r2, [sp, #32]
  407e62:	930d      	str	r3, [sp, #52]	; 0x34
  407e64:	e6b8      	b.n	407bd8 <_dtoa_r+0x178>
  407e66:	f1c7 0301 	rsb	r3, r7, #1
  407e6a:	9308      	str	r3, [sp, #32]
  407e6c:	2300      	movs	r3, #0
  407e6e:	9306      	str	r3, [sp, #24]
  407e70:	e6a7      	b.n	407bc2 <_dtoa_r+0x162>
  407e72:	9d02      	ldr	r5, [sp, #8]
  407e74:	4628      	mov	r0, r5
  407e76:	f002 fbe1 	bl	40a63c <__aeabi_i2d>
  407e7a:	4602      	mov	r2, r0
  407e7c:	460b      	mov	r3, r1
  407e7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407e82:	f002 fea9 	bl	40abd8 <__aeabi_dcmpeq>
  407e86:	2800      	cmp	r0, #0
  407e88:	f47f ae80 	bne.w	407b8c <_dtoa_r+0x12c>
  407e8c:	1e6b      	subs	r3, r5, #1
  407e8e:	9302      	str	r3, [sp, #8]
  407e90:	e67c      	b.n	407b8c <_dtoa_r+0x12c>
  407e92:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407e94:	9d08      	ldr	r5, [sp, #32]
  407e96:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  407e98:	2d00      	cmp	r5, #0
  407e9a:	dd0c      	ble.n	407eb6 <_dtoa_r+0x456>
  407e9c:	9906      	ldr	r1, [sp, #24]
  407e9e:	2900      	cmp	r1, #0
  407ea0:	460b      	mov	r3, r1
  407ea2:	dd08      	ble.n	407eb6 <_dtoa_r+0x456>
  407ea4:	42a9      	cmp	r1, r5
  407ea6:	9a08      	ldr	r2, [sp, #32]
  407ea8:	bfa8      	it	ge
  407eaa:	462b      	movge	r3, r5
  407eac:	1ad2      	subs	r2, r2, r3
  407eae:	1aed      	subs	r5, r5, r3
  407eb0:	1acb      	subs	r3, r1, r3
  407eb2:	9208      	str	r2, [sp, #32]
  407eb4:	9306      	str	r3, [sp, #24]
  407eb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407eb8:	b1d3      	cbz	r3, 407ef0 <_dtoa_r+0x490>
  407eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407ebc:	2b00      	cmp	r3, #0
  407ebe:	f000 82b7 	beq.w	408430 <_dtoa_r+0x9d0>
  407ec2:	2f00      	cmp	r7, #0
  407ec4:	dd10      	ble.n	407ee8 <_dtoa_r+0x488>
  407ec6:	4631      	mov	r1, r6
  407ec8:	463a      	mov	r2, r7
  407eca:	4620      	mov	r0, r4
  407ecc:	f001 fc60 	bl	409790 <__pow5mult>
  407ed0:	464a      	mov	r2, r9
  407ed2:	4601      	mov	r1, r0
  407ed4:	4606      	mov	r6, r0
  407ed6:	4620      	mov	r0, r4
  407ed8:	f001 fbc8 	bl	40966c <__multiply>
  407edc:	4649      	mov	r1, r9
  407ede:	4680      	mov	r8, r0
  407ee0:	4620      	mov	r0, r4
  407ee2:	f001 fb1f 	bl	409524 <_Bfree>
  407ee6:	46c1      	mov	r9, r8
  407ee8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407eea:	1bda      	subs	r2, r3, r7
  407eec:	f040 82a1 	bne.w	408432 <_dtoa_r+0x9d2>
  407ef0:	2101      	movs	r1, #1
  407ef2:	4620      	mov	r0, r4
  407ef4:	f001 fbb0 	bl	409658 <__i2b>
  407ef8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407efa:	2b00      	cmp	r3, #0
  407efc:	4680      	mov	r8, r0
  407efe:	dd1c      	ble.n	407f3a <_dtoa_r+0x4da>
  407f00:	4601      	mov	r1, r0
  407f02:	461a      	mov	r2, r3
  407f04:	4620      	mov	r0, r4
  407f06:	f001 fc43 	bl	409790 <__pow5mult>
  407f0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407f0c:	2b01      	cmp	r3, #1
  407f0e:	4680      	mov	r8, r0
  407f10:	f340 8254 	ble.w	4083bc <_dtoa_r+0x95c>
  407f14:	2300      	movs	r3, #0
  407f16:	930c      	str	r3, [sp, #48]	; 0x30
  407f18:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407f1c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  407f20:	6918      	ldr	r0, [r3, #16]
  407f22:	f001 fb49 	bl	4095b8 <__hi0bits>
  407f26:	f1c0 0020 	rsb	r0, r0, #32
  407f2a:	e010      	b.n	407f4e <_dtoa_r+0x4ee>
  407f2c:	f1c3 0520 	rsb	r5, r3, #32
  407f30:	fa0a f005 	lsl.w	r0, sl, r5
  407f34:	e674      	b.n	407c20 <_dtoa_r+0x1c0>
  407f36:	900e      	str	r0, [sp, #56]	; 0x38
  407f38:	e63c      	b.n	407bb4 <_dtoa_r+0x154>
  407f3a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407f3c:	2b01      	cmp	r3, #1
  407f3e:	f340 8287 	ble.w	408450 <_dtoa_r+0x9f0>
  407f42:	2300      	movs	r3, #0
  407f44:	930c      	str	r3, [sp, #48]	; 0x30
  407f46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407f48:	2001      	movs	r0, #1
  407f4a:	2b00      	cmp	r3, #0
  407f4c:	d1e4      	bne.n	407f18 <_dtoa_r+0x4b8>
  407f4e:	9a06      	ldr	r2, [sp, #24]
  407f50:	4410      	add	r0, r2
  407f52:	f010 001f 	ands.w	r0, r0, #31
  407f56:	f000 80a1 	beq.w	40809c <_dtoa_r+0x63c>
  407f5a:	f1c0 0320 	rsb	r3, r0, #32
  407f5e:	2b04      	cmp	r3, #4
  407f60:	f340 849e 	ble.w	4088a0 <_dtoa_r+0xe40>
  407f64:	9b08      	ldr	r3, [sp, #32]
  407f66:	f1c0 001c 	rsb	r0, r0, #28
  407f6a:	4403      	add	r3, r0
  407f6c:	9308      	str	r3, [sp, #32]
  407f6e:	4613      	mov	r3, r2
  407f70:	4403      	add	r3, r0
  407f72:	4405      	add	r5, r0
  407f74:	9306      	str	r3, [sp, #24]
  407f76:	9b08      	ldr	r3, [sp, #32]
  407f78:	2b00      	cmp	r3, #0
  407f7a:	dd05      	ble.n	407f88 <_dtoa_r+0x528>
  407f7c:	4649      	mov	r1, r9
  407f7e:	461a      	mov	r2, r3
  407f80:	4620      	mov	r0, r4
  407f82:	f001 fc55 	bl	409830 <__lshift>
  407f86:	4681      	mov	r9, r0
  407f88:	9b06      	ldr	r3, [sp, #24]
  407f8a:	2b00      	cmp	r3, #0
  407f8c:	dd05      	ble.n	407f9a <_dtoa_r+0x53a>
  407f8e:	4641      	mov	r1, r8
  407f90:	461a      	mov	r2, r3
  407f92:	4620      	mov	r0, r4
  407f94:	f001 fc4c 	bl	409830 <__lshift>
  407f98:	4680      	mov	r8, r0
  407f9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407f9c:	2b00      	cmp	r3, #0
  407f9e:	f040 8086 	bne.w	4080ae <_dtoa_r+0x64e>
  407fa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407fa4:	2b00      	cmp	r3, #0
  407fa6:	f340 8266 	ble.w	408476 <_dtoa_r+0xa16>
  407faa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407fac:	2b00      	cmp	r3, #0
  407fae:	f000 8098 	beq.w	4080e2 <_dtoa_r+0x682>
  407fb2:	2d00      	cmp	r5, #0
  407fb4:	dd05      	ble.n	407fc2 <_dtoa_r+0x562>
  407fb6:	4631      	mov	r1, r6
  407fb8:	462a      	mov	r2, r5
  407fba:	4620      	mov	r0, r4
  407fbc:	f001 fc38 	bl	409830 <__lshift>
  407fc0:	4606      	mov	r6, r0
  407fc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407fc4:	2b00      	cmp	r3, #0
  407fc6:	f040 8337 	bne.w	408638 <_dtoa_r+0xbd8>
  407fca:	9606      	str	r6, [sp, #24]
  407fcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407fce:	9a04      	ldr	r2, [sp, #16]
  407fd0:	f8dd b018 	ldr.w	fp, [sp, #24]
  407fd4:	3b01      	subs	r3, #1
  407fd6:	18d3      	adds	r3, r2, r3
  407fd8:	930b      	str	r3, [sp, #44]	; 0x2c
  407fda:	f00a 0301 	and.w	r3, sl, #1
  407fde:	930c      	str	r3, [sp, #48]	; 0x30
  407fe0:	4617      	mov	r7, r2
  407fe2:	46c2      	mov	sl, r8
  407fe4:	4651      	mov	r1, sl
  407fe6:	4648      	mov	r0, r9
  407fe8:	f7ff fca4 	bl	407934 <quorem>
  407fec:	4631      	mov	r1, r6
  407fee:	4605      	mov	r5, r0
  407ff0:	4648      	mov	r0, r9
  407ff2:	f001 fc6f 	bl	4098d4 <__mcmp>
  407ff6:	465a      	mov	r2, fp
  407ff8:	900a      	str	r0, [sp, #40]	; 0x28
  407ffa:	4651      	mov	r1, sl
  407ffc:	4620      	mov	r0, r4
  407ffe:	f001 fc85 	bl	40990c <__mdiff>
  408002:	68c2      	ldr	r2, [r0, #12]
  408004:	4680      	mov	r8, r0
  408006:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40800a:	2a00      	cmp	r2, #0
  40800c:	f040 822b 	bne.w	408466 <_dtoa_r+0xa06>
  408010:	4601      	mov	r1, r0
  408012:	4648      	mov	r0, r9
  408014:	9308      	str	r3, [sp, #32]
  408016:	f001 fc5d 	bl	4098d4 <__mcmp>
  40801a:	4641      	mov	r1, r8
  40801c:	9006      	str	r0, [sp, #24]
  40801e:	4620      	mov	r0, r4
  408020:	f001 fa80 	bl	409524 <_Bfree>
  408024:	9a06      	ldr	r2, [sp, #24]
  408026:	9b08      	ldr	r3, [sp, #32]
  408028:	b932      	cbnz	r2, 408038 <_dtoa_r+0x5d8>
  40802a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40802c:	b921      	cbnz	r1, 408038 <_dtoa_r+0x5d8>
  40802e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408030:	2a00      	cmp	r2, #0
  408032:	f000 83ef 	beq.w	408814 <_dtoa_r+0xdb4>
  408036:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408038:	990a      	ldr	r1, [sp, #40]	; 0x28
  40803a:	2900      	cmp	r1, #0
  40803c:	f2c0 829f 	blt.w	40857e <_dtoa_r+0xb1e>
  408040:	d105      	bne.n	40804e <_dtoa_r+0x5ee>
  408042:	9924      	ldr	r1, [sp, #144]	; 0x90
  408044:	b919      	cbnz	r1, 40804e <_dtoa_r+0x5ee>
  408046:	990c      	ldr	r1, [sp, #48]	; 0x30
  408048:	2900      	cmp	r1, #0
  40804a:	f000 8298 	beq.w	40857e <_dtoa_r+0xb1e>
  40804e:	2a00      	cmp	r2, #0
  408050:	f300 8306 	bgt.w	408660 <_dtoa_r+0xc00>
  408054:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408056:	703b      	strb	r3, [r7, #0]
  408058:	f107 0801 	add.w	r8, r7, #1
  40805c:	4297      	cmp	r7, r2
  40805e:	4645      	mov	r5, r8
  408060:	f000 830c 	beq.w	40867c <_dtoa_r+0xc1c>
  408064:	4649      	mov	r1, r9
  408066:	2300      	movs	r3, #0
  408068:	220a      	movs	r2, #10
  40806a:	4620      	mov	r0, r4
  40806c:	f001 fa64 	bl	409538 <__multadd>
  408070:	455e      	cmp	r6, fp
  408072:	4681      	mov	r9, r0
  408074:	4631      	mov	r1, r6
  408076:	f04f 0300 	mov.w	r3, #0
  40807a:	f04f 020a 	mov.w	r2, #10
  40807e:	4620      	mov	r0, r4
  408080:	f000 81eb 	beq.w	40845a <_dtoa_r+0x9fa>
  408084:	f001 fa58 	bl	409538 <__multadd>
  408088:	4659      	mov	r1, fp
  40808a:	4606      	mov	r6, r0
  40808c:	2300      	movs	r3, #0
  40808e:	220a      	movs	r2, #10
  408090:	4620      	mov	r0, r4
  408092:	f001 fa51 	bl	409538 <__multadd>
  408096:	4647      	mov	r7, r8
  408098:	4683      	mov	fp, r0
  40809a:	e7a3      	b.n	407fe4 <_dtoa_r+0x584>
  40809c:	201c      	movs	r0, #28
  40809e:	9b08      	ldr	r3, [sp, #32]
  4080a0:	4403      	add	r3, r0
  4080a2:	9308      	str	r3, [sp, #32]
  4080a4:	9b06      	ldr	r3, [sp, #24]
  4080a6:	4403      	add	r3, r0
  4080a8:	4405      	add	r5, r0
  4080aa:	9306      	str	r3, [sp, #24]
  4080ac:	e763      	b.n	407f76 <_dtoa_r+0x516>
  4080ae:	4641      	mov	r1, r8
  4080b0:	4648      	mov	r0, r9
  4080b2:	f001 fc0f 	bl	4098d4 <__mcmp>
  4080b6:	2800      	cmp	r0, #0
  4080b8:	f6bf af73 	bge.w	407fa2 <_dtoa_r+0x542>
  4080bc:	9f02      	ldr	r7, [sp, #8]
  4080be:	4649      	mov	r1, r9
  4080c0:	2300      	movs	r3, #0
  4080c2:	220a      	movs	r2, #10
  4080c4:	4620      	mov	r0, r4
  4080c6:	3f01      	subs	r7, #1
  4080c8:	9702      	str	r7, [sp, #8]
  4080ca:	f001 fa35 	bl	409538 <__multadd>
  4080ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4080d0:	4681      	mov	r9, r0
  4080d2:	2b00      	cmp	r3, #0
  4080d4:	f040 83b6 	bne.w	408844 <_dtoa_r+0xde4>
  4080d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4080da:	2b00      	cmp	r3, #0
  4080dc:	f340 83bf 	ble.w	40885e <_dtoa_r+0xdfe>
  4080e0:	930a      	str	r3, [sp, #40]	; 0x28
  4080e2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4080e6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4080e8:	465d      	mov	r5, fp
  4080ea:	e002      	b.n	4080f2 <_dtoa_r+0x692>
  4080ec:	f001 fa24 	bl	409538 <__multadd>
  4080f0:	4681      	mov	r9, r0
  4080f2:	4641      	mov	r1, r8
  4080f4:	4648      	mov	r0, r9
  4080f6:	f7ff fc1d 	bl	407934 <quorem>
  4080fa:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4080fe:	f805 ab01 	strb.w	sl, [r5], #1
  408102:	eba5 030b 	sub.w	r3, r5, fp
  408106:	42bb      	cmp	r3, r7
  408108:	f04f 020a 	mov.w	r2, #10
  40810c:	f04f 0300 	mov.w	r3, #0
  408110:	4649      	mov	r1, r9
  408112:	4620      	mov	r0, r4
  408114:	dbea      	blt.n	4080ec <_dtoa_r+0x68c>
  408116:	9b04      	ldr	r3, [sp, #16]
  408118:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40811a:	2a01      	cmp	r2, #1
  40811c:	bfac      	ite	ge
  40811e:	189b      	addge	r3, r3, r2
  408120:	3301      	addlt	r3, #1
  408122:	461d      	mov	r5, r3
  408124:	f04f 0b00 	mov.w	fp, #0
  408128:	4649      	mov	r1, r9
  40812a:	2201      	movs	r2, #1
  40812c:	4620      	mov	r0, r4
  40812e:	f001 fb7f 	bl	409830 <__lshift>
  408132:	4641      	mov	r1, r8
  408134:	4681      	mov	r9, r0
  408136:	f001 fbcd 	bl	4098d4 <__mcmp>
  40813a:	2800      	cmp	r0, #0
  40813c:	f340 823d 	ble.w	4085ba <_dtoa_r+0xb5a>
  408140:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  408144:	9904      	ldr	r1, [sp, #16]
  408146:	1e6b      	subs	r3, r5, #1
  408148:	e004      	b.n	408154 <_dtoa_r+0x6f4>
  40814a:	428b      	cmp	r3, r1
  40814c:	f000 81ae 	beq.w	4084ac <_dtoa_r+0xa4c>
  408150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  408154:	2a39      	cmp	r2, #57	; 0x39
  408156:	f103 0501 	add.w	r5, r3, #1
  40815a:	d0f6      	beq.n	40814a <_dtoa_r+0x6ea>
  40815c:	3201      	adds	r2, #1
  40815e:	701a      	strb	r2, [r3, #0]
  408160:	4641      	mov	r1, r8
  408162:	4620      	mov	r0, r4
  408164:	f001 f9de 	bl	409524 <_Bfree>
  408168:	2e00      	cmp	r6, #0
  40816a:	f43f ae3d 	beq.w	407de8 <_dtoa_r+0x388>
  40816e:	f1bb 0f00 	cmp.w	fp, #0
  408172:	d005      	beq.n	408180 <_dtoa_r+0x720>
  408174:	45b3      	cmp	fp, r6
  408176:	d003      	beq.n	408180 <_dtoa_r+0x720>
  408178:	4659      	mov	r1, fp
  40817a:	4620      	mov	r0, r4
  40817c:	f001 f9d2 	bl	409524 <_Bfree>
  408180:	4631      	mov	r1, r6
  408182:	4620      	mov	r0, r4
  408184:	f001 f9ce 	bl	409524 <_Bfree>
  408188:	e62e      	b.n	407de8 <_dtoa_r+0x388>
  40818a:	2300      	movs	r3, #0
  40818c:	930b      	str	r3, [sp, #44]	; 0x2c
  40818e:	9b02      	ldr	r3, [sp, #8]
  408190:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408192:	4413      	add	r3, r2
  408194:	930f      	str	r3, [sp, #60]	; 0x3c
  408196:	3301      	adds	r3, #1
  408198:	2b01      	cmp	r3, #1
  40819a:	461f      	mov	r7, r3
  40819c:	461e      	mov	r6, r3
  40819e:	930a      	str	r3, [sp, #40]	; 0x28
  4081a0:	bfb8      	it	lt
  4081a2:	2701      	movlt	r7, #1
  4081a4:	2100      	movs	r1, #0
  4081a6:	2f17      	cmp	r7, #23
  4081a8:	6461      	str	r1, [r4, #68]	; 0x44
  4081aa:	d90a      	bls.n	4081c2 <_dtoa_r+0x762>
  4081ac:	2201      	movs	r2, #1
  4081ae:	2304      	movs	r3, #4
  4081b0:	005b      	lsls	r3, r3, #1
  4081b2:	f103 0014 	add.w	r0, r3, #20
  4081b6:	4287      	cmp	r7, r0
  4081b8:	4611      	mov	r1, r2
  4081ba:	f102 0201 	add.w	r2, r2, #1
  4081be:	d2f7      	bcs.n	4081b0 <_dtoa_r+0x750>
  4081c0:	6461      	str	r1, [r4, #68]	; 0x44
  4081c2:	4620      	mov	r0, r4
  4081c4:	f001 f988 	bl	4094d8 <_Balloc>
  4081c8:	2e0e      	cmp	r6, #14
  4081ca:	9004      	str	r0, [sp, #16]
  4081cc:	6420      	str	r0, [r4, #64]	; 0x40
  4081ce:	f63f ad41 	bhi.w	407c54 <_dtoa_r+0x1f4>
  4081d2:	2d00      	cmp	r5, #0
  4081d4:	f43f ad3e 	beq.w	407c54 <_dtoa_r+0x1f4>
  4081d8:	9902      	ldr	r1, [sp, #8]
  4081da:	2900      	cmp	r1, #0
  4081dc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4081e0:	f340 8202 	ble.w	4085e8 <_dtoa_r+0xb88>
  4081e4:	4bb8      	ldr	r3, [pc, #736]	; (4084c8 <_dtoa_r+0xa68>)
  4081e6:	f001 020f 	and.w	r2, r1, #15
  4081ea:	110d      	asrs	r5, r1, #4
  4081ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4081f0:	06e9      	lsls	r1, r5, #27
  4081f2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4081f6:	f140 81ae 	bpl.w	408556 <_dtoa_r+0xaf6>
  4081fa:	4bb4      	ldr	r3, [pc, #720]	; (4084cc <_dtoa_r+0xa6c>)
  4081fc:	4650      	mov	r0, sl
  4081fe:	4659      	mov	r1, fp
  408200:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  408204:	f002 fbaa 	bl	40a95c <__aeabi_ddiv>
  408208:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40820c:	f005 050f 	and.w	r5, r5, #15
  408210:	f04f 0a03 	mov.w	sl, #3
  408214:	b18d      	cbz	r5, 40823a <_dtoa_r+0x7da>
  408216:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4084cc <_dtoa_r+0xa6c>
  40821a:	07ea      	lsls	r2, r5, #31
  40821c:	d509      	bpl.n	408232 <_dtoa_r+0x7d2>
  40821e:	4630      	mov	r0, r6
  408220:	4639      	mov	r1, r7
  408222:	e9d8 2300 	ldrd	r2, r3, [r8]
  408226:	f002 fa6f 	bl	40a708 <__aeabi_dmul>
  40822a:	f10a 0a01 	add.w	sl, sl, #1
  40822e:	4606      	mov	r6, r0
  408230:	460f      	mov	r7, r1
  408232:	106d      	asrs	r5, r5, #1
  408234:	f108 0808 	add.w	r8, r8, #8
  408238:	d1ef      	bne.n	40821a <_dtoa_r+0x7ba>
  40823a:	463b      	mov	r3, r7
  40823c:	4632      	mov	r2, r6
  40823e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  408242:	f002 fb8b 	bl	40a95c <__aeabi_ddiv>
  408246:	4607      	mov	r7, r0
  408248:	4688      	mov	r8, r1
  40824a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40824c:	b143      	cbz	r3, 408260 <_dtoa_r+0x800>
  40824e:	2200      	movs	r2, #0
  408250:	4b9f      	ldr	r3, [pc, #636]	; (4084d0 <_dtoa_r+0xa70>)
  408252:	4638      	mov	r0, r7
  408254:	4641      	mov	r1, r8
  408256:	f002 fcc9 	bl	40abec <__aeabi_dcmplt>
  40825a:	2800      	cmp	r0, #0
  40825c:	f040 8286 	bne.w	40876c <_dtoa_r+0xd0c>
  408260:	4650      	mov	r0, sl
  408262:	f002 f9eb 	bl	40a63c <__aeabi_i2d>
  408266:	463a      	mov	r2, r7
  408268:	4643      	mov	r3, r8
  40826a:	f002 fa4d 	bl	40a708 <__aeabi_dmul>
  40826e:	4b99      	ldr	r3, [pc, #612]	; (4084d4 <_dtoa_r+0xa74>)
  408270:	2200      	movs	r2, #0
  408272:	f002 f897 	bl	40a3a4 <__adddf3>
  408276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408278:	4605      	mov	r5, r0
  40827a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40827e:	2b00      	cmp	r3, #0
  408280:	f000 813e 	beq.w	408500 <_dtoa_r+0xaa0>
  408284:	9b02      	ldr	r3, [sp, #8]
  408286:	9315      	str	r3, [sp, #84]	; 0x54
  408288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40828a:	9312      	str	r3, [sp, #72]	; 0x48
  40828c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40828e:	2b00      	cmp	r3, #0
  408290:	f000 81fa 	beq.w	408688 <_dtoa_r+0xc28>
  408294:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408296:	4b8c      	ldr	r3, [pc, #560]	; (4084c8 <_dtoa_r+0xa68>)
  408298:	498f      	ldr	r1, [pc, #572]	; (4084d8 <_dtoa_r+0xa78>)
  40829a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40829e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4082a2:	2000      	movs	r0, #0
  4082a4:	f002 fb5a 	bl	40a95c <__aeabi_ddiv>
  4082a8:	462a      	mov	r2, r5
  4082aa:	4633      	mov	r3, r6
  4082ac:	f002 f878 	bl	40a3a0 <__aeabi_dsub>
  4082b0:	4682      	mov	sl, r0
  4082b2:	468b      	mov	fp, r1
  4082b4:	4638      	mov	r0, r7
  4082b6:	4641      	mov	r1, r8
  4082b8:	f002 fcd6 	bl	40ac68 <__aeabi_d2iz>
  4082bc:	4605      	mov	r5, r0
  4082be:	f002 f9bd 	bl	40a63c <__aeabi_i2d>
  4082c2:	4602      	mov	r2, r0
  4082c4:	460b      	mov	r3, r1
  4082c6:	4638      	mov	r0, r7
  4082c8:	4641      	mov	r1, r8
  4082ca:	f002 f869 	bl	40a3a0 <__aeabi_dsub>
  4082ce:	3530      	adds	r5, #48	; 0x30
  4082d0:	fa5f f885 	uxtb.w	r8, r5
  4082d4:	9d04      	ldr	r5, [sp, #16]
  4082d6:	4606      	mov	r6, r0
  4082d8:	460f      	mov	r7, r1
  4082da:	f885 8000 	strb.w	r8, [r5]
  4082de:	4602      	mov	r2, r0
  4082e0:	460b      	mov	r3, r1
  4082e2:	4650      	mov	r0, sl
  4082e4:	4659      	mov	r1, fp
  4082e6:	3501      	adds	r5, #1
  4082e8:	f002 fc9e 	bl	40ac28 <__aeabi_dcmpgt>
  4082ec:	2800      	cmp	r0, #0
  4082ee:	d154      	bne.n	40839a <_dtoa_r+0x93a>
  4082f0:	4632      	mov	r2, r6
  4082f2:	463b      	mov	r3, r7
  4082f4:	2000      	movs	r0, #0
  4082f6:	4976      	ldr	r1, [pc, #472]	; (4084d0 <_dtoa_r+0xa70>)
  4082f8:	f002 f852 	bl	40a3a0 <__aeabi_dsub>
  4082fc:	4602      	mov	r2, r0
  4082fe:	460b      	mov	r3, r1
  408300:	4650      	mov	r0, sl
  408302:	4659      	mov	r1, fp
  408304:	f002 fc90 	bl	40ac28 <__aeabi_dcmpgt>
  408308:	2800      	cmp	r0, #0
  40830a:	f040 8270 	bne.w	4087ee <_dtoa_r+0xd8e>
  40830e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408310:	2a01      	cmp	r2, #1
  408312:	f000 8111 	beq.w	408538 <_dtoa_r+0xad8>
  408316:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408318:	9a04      	ldr	r2, [sp, #16]
  40831a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40831e:	4413      	add	r3, r2
  408320:	4699      	mov	r9, r3
  408322:	e00d      	b.n	408340 <_dtoa_r+0x8e0>
  408324:	2000      	movs	r0, #0
  408326:	496a      	ldr	r1, [pc, #424]	; (4084d0 <_dtoa_r+0xa70>)
  408328:	f002 f83a 	bl	40a3a0 <__aeabi_dsub>
  40832c:	4652      	mov	r2, sl
  40832e:	465b      	mov	r3, fp
  408330:	f002 fc5c 	bl	40abec <__aeabi_dcmplt>
  408334:	2800      	cmp	r0, #0
  408336:	f040 8258 	bne.w	4087ea <_dtoa_r+0xd8a>
  40833a:	454d      	cmp	r5, r9
  40833c:	f000 80fa 	beq.w	408534 <_dtoa_r+0xad4>
  408340:	4650      	mov	r0, sl
  408342:	4659      	mov	r1, fp
  408344:	2200      	movs	r2, #0
  408346:	4b65      	ldr	r3, [pc, #404]	; (4084dc <_dtoa_r+0xa7c>)
  408348:	f002 f9de 	bl	40a708 <__aeabi_dmul>
  40834c:	2200      	movs	r2, #0
  40834e:	4b63      	ldr	r3, [pc, #396]	; (4084dc <_dtoa_r+0xa7c>)
  408350:	4682      	mov	sl, r0
  408352:	468b      	mov	fp, r1
  408354:	4630      	mov	r0, r6
  408356:	4639      	mov	r1, r7
  408358:	f002 f9d6 	bl	40a708 <__aeabi_dmul>
  40835c:	460f      	mov	r7, r1
  40835e:	4606      	mov	r6, r0
  408360:	f002 fc82 	bl	40ac68 <__aeabi_d2iz>
  408364:	4680      	mov	r8, r0
  408366:	f002 f969 	bl	40a63c <__aeabi_i2d>
  40836a:	4602      	mov	r2, r0
  40836c:	460b      	mov	r3, r1
  40836e:	4630      	mov	r0, r6
  408370:	4639      	mov	r1, r7
  408372:	f002 f815 	bl	40a3a0 <__aeabi_dsub>
  408376:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40837a:	fa5f f888 	uxtb.w	r8, r8
  40837e:	4652      	mov	r2, sl
  408380:	465b      	mov	r3, fp
  408382:	f805 8b01 	strb.w	r8, [r5], #1
  408386:	4606      	mov	r6, r0
  408388:	460f      	mov	r7, r1
  40838a:	f002 fc2f 	bl	40abec <__aeabi_dcmplt>
  40838e:	4632      	mov	r2, r6
  408390:	463b      	mov	r3, r7
  408392:	2800      	cmp	r0, #0
  408394:	d0c6      	beq.n	408324 <_dtoa_r+0x8c4>
  408396:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40839a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40839c:	9302      	str	r3, [sp, #8]
  40839e:	e523      	b.n	407de8 <_dtoa_r+0x388>
  4083a0:	2300      	movs	r3, #0
  4083a2:	930b      	str	r3, [sp, #44]	; 0x2c
  4083a4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4083a6:	2b00      	cmp	r3, #0
  4083a8:	f340 80dc 	ble.w	408564 <_dtoa_r+0xb04>
  4083ac:	461f      	mov	r7, r3
  4083ae:	461e      	mov	r6, r3
  4083b0:	930f      	str	r3, [sp, #60]	; 0x3c
  4083b2:	930a      	str	r3, [sp, #40]	; 0x28
  4083b4:	e6f6      	b.n	4081a4 <_dtoa_r+0x744>
  4083b6:	2301      	movs	r3, #1
  4083b8:	930b      	str	r3, [sp, #44]	; 0x2c
  4083ba:	e7f3      	b.n	4083a4 <_dtoa_r+0x944>
  4083bc:	f1ba 0f00 	cmp.w	sl, #0
  4083c0:	f47f ada8 	bne.w	407f14 <_dtoa_r+0x4b4>
  4083c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4083c8:	2b00      	cmp	r3, #0
  4083ca:	f47f adba 	bne.w	407f42 <_dtoa_r+0x4e2>
  4083ce:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4083d2:	0d3f      	lsrs	r7, r7, #20
  4083d4:	053f      	lsls	r7, r7, #20
  4083d6:	2f00      	cmp	r7, #0
  4083d8:	f000 820d 	beq.w	4087f6 <_dtoa_r+0xd96>
  4083dc:	9b08      	ldr	r3, [sp, #32]
  4083de:	3301      	adds	r3, #1
  4083e0:	9308      	str	r3, [sp, #32]
  4083e2:	9b06      	ldr	r3, [sp, #24]
  4083e4:	3301      	adds	r3, #1
  4083e6:	9306      	str	r3, [sp, #24]
  4083e8:	2301      	movs	r3, #1
  4083ea:	930c      	str	r3, [sp, #48]	; 0x30
  4083ec:	e5ab      	b.n	407f46 <_dtoa_r+0x4e6>
  4083ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4083f0:	2b00      	cmp	r3, #0
  4083f2:	f73f ac42 	bgt.w	407c7a <_dtoa_r+0x21a>
  4083f6:	f040 8221 	bne.w	40883c <_dtoa_r+0xddc>
  4083fa:	2200      	movs	r2, #0
  4083fc:	4b38      	ldr	r3, [pc, #224]	; (4084e0 <_dtoa_r+0xa80>)
  4083fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408402:	f002 f981 	bl	40a708 <__aeabi_dmul>
  408406:	4652      	mov	r2, sl
  408408:	465b      	mov	r3, fp
  40840a:	f002 fc03 	bl	40ac14 <__aeabi_dcmpge>
  40840e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  408412:	4646      	mov	r6, r8
  408414:	2800      	cmp	r0, #0
  408416:	d041      	beq.n	40849c <_dtoa_r+0xa3c>
  408418:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40841a:	9d04      	ldr	r5, [sp, #16]
  40841c:	43db      	mvns	r3, r3
  40841e:	9302      	str	r3, [sp, #8]
  408420:	4641      	mov	r1, r8
  408422:	4620      	mov	r0, r4
  408424:	f001 f87e 	bl	409524 <_Bfree>
  408428:	2e00      	cmp	r6, #0
  40842a:	f43f acdd 	beq.w	407de8 <_dtoa_r+0x388>
  40842e:	e6a7      	b.n	408180 <_dtoa_r+0x720>
  408430:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408432:	4649      	mov	r1, r9
  408434:	4620      	mov	r0, r4
  408436:	f001 f9ab 	bl	409790 <__pow5mult>
  40843a:	4681      	mov	r9, r0
  40843c:	e558      	b.n	407ef0 <_dtoa_r+0x490>
  40843e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408440:	2a00      	cmp	r2, #0
  408442:	f000 8187 	beq.w	408754 <_dtoa_r+0xcf4>
  408446:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40844a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40844c:	9d08      	ldr	r5, [sp, #32]
  40844e:	e4f2      	b.n	407e36 <_dtoa_r+0x3d6>
  408450:	f1ba 0f00 	cmp.w	sl, #0
  408454:	f47f ad75 	bne.w	407f42 <_dtoa_r+0x4e2>
  408458:	e7b4      	b.n	4083c4 <_dtoa_r+0x964>
  40845a:	f001 f86d 	bl	409538 <__multadd>
  40845e:	4647      	mov	r7, r8
  408460:	4606      	mov	r6, r0
  408462:	4683      	mov	fp, r0
  408464:	e5be      	b.n	407fe4 <_dtoa_r+0x584>
  408466:	4601      	mov	r1, r0
  408468:	4620      	mov	r0, r4
  40846a:	9306      	str	r3, [sp, #24]
  40846c:	f001 f85a 	bl	409524 <_Bfree>
  408470:	2201      	movs	r2, #1
  408472:	9b06      	ldr	r3, [sp, #24]
  408474:	e5e0      	b.n	408038 <_dtoa_r+0x5d8>
  408476:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408478:	2b02      	cmp	r3, #2
  40847a:	f77f ad96 	ble.w	407faa <_dtoa_r+0x54a>
  40847e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408480:	2b00      	cmp	r3, #0
  408482:	d1c9      	bne.n	408418 <_dtoa_r+0x9b8>
  408484:	4641      	mov	r1, r8
  408486:	2205      	movs	r2, #5
  408488:	4620      	mov	r0, r4
  40848a:	f001 f855 	bl	409538 <__multadd>
  40848e:	4601      	mov	r1, r0
  408490:	4680      	mov	r8, r0
  408492:	4648      	mov	r0, r9
  408494:	f001 fa1e 	bl	4098d4 <__mcmp>
  408498:	2800      	cmp	r0, #0
  40849a:	ddbd      	ble.n	408418 <_dtoa_r+0x9b8>
  40849c:	9a02      	ldr	r2, [sp, #8]
  40849e:	9904      	ldr	r1, [sp, #16]
  4084a0:	2331      	movs	r3, #49	; 0x31
  4084a2:	3201      	adds	r2, #1
  4084a4:	9202      	str	r2, [sp, #8]
  4084a6:	700b      	strb	r3, [r1, #0]
  4084a8:	1c4d      	adds	r5, r1, #1
  4084aa:	e7b9      	b.n	408420 <_dtoa_r+0x9c0>
  4084ac:	9a02      	ldr	r2, [sp, #8]
  4084ae:	3201      	adds	r2, #1
  4084b0:	9202      	str	r2, [sp, #8]
  4084b2:	9a04      	ldr	r2, [sp, #16]
  4084b4:	2331      	movs	r3, #49	; 0x31
  4084b6:	7013      	strb	r3, [r2, #0]
  4084b8:	e652      	b.n	408160 <_dtoa_r+0x700>
  4084ba:	2301      	movs	r3, #1
  4084bc:	930b      	str	r3, [sp, #44]	; 0x2c
  4084be:	e666      	b.n	40818e <_dtoa_r+0x72e>
  4084c0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4084c4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4084c6:	e48f      	b.n	407de8 <_dtoa_r+0x388>
  4084c8:	0040b1a8 	.word	0x0040b1a8
  4084cc:	0040b180 	.word	0x0040b180
  4084d0:	3ff00000 	.word	0x3ff00000
  4084d4:	401c0000 	.word	0x401c0000
  4084d8:	3fe00000 	.word	0x3fe00000
  4084dc:	40240000 	.word	0x40240000
  4084e0:	40140000 	.word	0x40140000
  4084e4:	4650      	mov	r0, sl
  4084e6:	f002 f8a9 	bl	40a63c <__aeabi_i2d>
  4084ea:	463a      	mov	r2, r7
  4084ec:	4643      	mov	r3, r8
  4084ee:	f002 f90b 	bl	40a708 <__aeabi_dmul>
  4084f2:	2200      	movs	r2, #0
  4084f4:	4bc1      	ldr	r3, [pc, #772]	; (4087fc <_dtoa_r+0xd9c>)
  4084f6:	f001 ff55 	bl	40a3a4 <__adddf3>
  4084fa:	4605      	mov	r5, r0
  4084fc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  408500:	4641      	mov	r1, r8
  408502:	2200      	movs	r2, #0
  408504:	4bbe      	ldr	r3, [pc, #760]	; (408800 <_dtoa_r+0xda0>)
  408506:	4638      	mov	r0, r7
  408508:	f001 ff4a 	bl	40a3a0 <__aeabi_dsub>
  40850c:	462a      	mov	r2, r5
  40850e:	4633      	mov	r3, r6
  408510:	4682      	mov	sl, r0
  408512:	468b      	mov	fp, r1
  408514:	f002 fb88 	bl	40ac28 <__aeabi_dcmpgt>
  408518:	4680      	mov	r8, r0
  40851a:	2800      	cmp	r0, #0
  40851c:	f040 8110 	bne.w	408740 <_dtoa_r+0xce0>
  408520:	462a      	mov	r2, r5
  408522:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  408526:	4650      	mov	r0, sl
  408528:	4659      	mov	r1, fp
  40852a:	f002 fb5f 	bl	40abec <__aeabi_dcmplt>
  40852e:	b118      	cbz	r0, 408538 <_dtoa_r+0xad8>
  408530:	4646      	mov	r6, r8
  408532:	e771      	b.n	408418 <_dtoa_r+0x9b8>
  408534:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  408538:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40853c:	f7ff bb8a 	b.w	407c54 <_dtoa_r+0x1f4>
  408540:	9804      	ldr	r0, [sp, #16]
  408542:	f7ff babb 	b.w	407abc <_dtoa_r+0x5c>
  408546:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408548:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40854a:	970c      	str	r7, [sp, #48]	; 0x30
  40854c:	1afb      	subs	r3, r7, r3
  40854e:	441a      	add	r2, r3
  408550:	920d      	str	r2, [sp, #52]	; 0x34
  408552:	2700      	movs	r7, #0
  408554:	e469      	b.n	407e2a <_dtoa_r+0x3ca>
  408556:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40855a:	f04f 0a02 	mov.w	sl, #2
  40855e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  408562:	e657      	b.n	408214 <_dtoa_r+0x7b4>
  408564:	2100      	movs	r1, #0
  408566:	2301      	movs	r3, #1
  408568:	6461      	str	r1, [r4, #68]	; 0x44
  40856a:	4620      	mov	r0, r4
  40856c:	9325      	str	r3, [sp, #148]	; 0x94
  40856e:	f000 ffb3 	bl	4094d8 <_Balloc>
  408572:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408574:	9004      	str	r0, [sp, #16]
  408576:	6420      	str	r0, [r4, #64]	; 0x40
  408578:	930a      	str	r3, [sp, #40]	; 0x28
  40857a:	930f      	str	r3, [sp, #60]	; 0x3c
  40857c:	e629      	b.n	4081d2 <_dtoa_r+0x772>
  40857e:	2a00      	cmp	r2, #0
  408580:	46d0      	mov	r8, sl
  408582:	f8cd b018 	str.w	fp, [sp, #24]
  408586:	469a      	mov	sl, r3
  408588:	dd11      	ble.n	4085ae <_dtoa_r+0xb4e>
  40858a:	4649      	mov	r1, r9
  40858c:	2201      	movs	r2, #1
  40858e:	4620      	mov	r0, r4
  408590:	f001 f94e 	bl	409830 <__lshift>
  408594:	4641      	mov	r1, r8
  408596:	4681      	mov	r9, r0
  408598:	f001 f99c 	bl	4098d4 <__mcmp>
  40859c:	2800      	cmp	r0, #0
  40859e:	f340 8146 	ble.w	40882e <_dtoa_r+0xdce>
  4085a2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4085a6:	f000 8106 	beq.w	4087b6 <_dtoa_r+0xd56>
  4085aa:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4085ae:	46b3      	mov	fp, r6
  4085b0:	f887 a000 	strb.w	sl, [r7]
  4085b4:	1c7d      	adds	r5, r7, #1
  4085b6:	9e06      	ldr	r6, [sp, #24]
  4085b8:	e5d2      	b.n	408160 <_dtoa_r+0x700>
  4085ba:	d104      	bne.n	4085c6 <_dtoa_r+0xb66>
  4085bc:	f01a 0f01 	tst.w	sl, #1
  4085c0:	d001      	beq.n	4085c6 <_dtoa_r+0xb66>
  4085c2:	e5bd      	b.n	408140 <_dtoa_r+0x6e0>
  4085c4:	4615      	mov	r5, r2
  4085c6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4085ca:	2b30      	cmp	r3, #48	; 0x30
  4085cc:	f105 32ff 	add.w	r2, r5, #4294967295
  4085d0:	d0f8      	beq.n	4085c4 <_dtoa_r+0xb64>
  4085d2:	e5c5      	b.n	408160 <_dtoa_r+0x700>
  4085d4:	9904      	ldr	r1, [sp, #16]
  4085d6:	2230      	movs	r2, #48	; 0x30
  4085d8:	700a      	strb	r2, [r1, #0]
  4085da:	9a02      	ldr	r2, [sp, #8]
  4085dc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4085e0:	3201      	adds	r2, #1
  4085e2:	9202      	str	r2, [sp, #8]
  4085e4:	f7ff bbfc 	b.w	407de0 <_dtoa_r+0x380>
  4085e8:	f000 80bb 	beq.w	408762 <_dtoa_r+0xd02>
  4085ec:	9b02      	ldr	r3, [sp, #8]
  4085ee:	425d      	negs	r5, r3
  4085f0:	4b84      	ldr	r3, [pc, #528]	; (408804 <_dtoa_r+0xda4>)
  4085f2:	f005 020f 	and.w	r2, r5, #15
  4085f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4085fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4085fe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  408602:	f002 f881 	bl	40a708 <__aeabi_dmul>
  408606:	112d      	asrs	r5, r5, #4
  408608:	4607      	mov	r7, r0
  40860a:	4688      	mov	r8, r1
  40860c:	f000 812c 	beq.w	408868 <_dtoa_r+0xe08>
  408610:	4e7d      	ldr	r6, [pc, #500]	; (408808 <_dtoa_r+0xda8>)
  408612:	f04f 0a02 	mov.w	sl, #2
  408616:	07eb      	lsls	r3, r5, #31
  408618:	d509      	bpl.n	40862e <_dtoa_r+0xbce>
  40861a:	4638      	mov	r0, r7
  40861c:	4641      	mov	r1, r8
  40861e:	e9d6 2300 	ldrd	r2, r3, [r6]
  408622:	f002 f871 	bl	40a708 <__aeabi_dmul>
  408626:	f10a 0a01 	add.w	sl, sl, #1
  40862a:	4607      	mov	r7, r0
  40862c:	4688      	mov	r8, r1
  40862e:	106d      	asrs	r5, r5, #1
  408630:	f106 0608 	add.w	r6, r6, #8
  408634:	d1ef      	bne.n	408616 <_dtoa_r+0xbb6>
  408636:	e608      	b.n	40824a <_dtoa_r+0x7ea>
  408638:	6871      	ldr	r1, [r6, #4]
  40863a:	4620      	mov	r0, r4
  40863c:	f000 ff4c 	bl	4094d8 <_Balloc>
  408640:	6933      	ldr	r3, [r6, #16]
  408642:	3302      	adds	r3, #2
  408644:	009a      	lsls	r2, r3, #2
  408646:	4605      	mov	r5, r0
  408648:	f106 010c 	add.w	r1, r6, #12
  40864c:	300c      	adds	r0, #12
  40864e:	f7fc fd8d 	bl	40516c <memcpy>
  408652:	4629      	mov	r1, r5
  408654:	2201      	movs	r2, #1
  408656:	4620      	mov	r0, r4
  408658:	f001 f8ea 	bl	409830 <__lshift>
  40865c:	9006      	str	r0, [sp, #24]
  40865e:	e4b5      	b.n	407fcc <_dtoa_r+0x56c>
  408660:	2b39      	cmp	r3, #57	; 0x39
  408662:	f8cd b018 	str.w	fp, [sp, #24]
  408666:	46d0      	mov	r8, sl
  408668:	f000 80a5 	beq.w	4087b6 <_dtoa_r+0xd56>
  40866c:	f103 0a01 	add.w	sl, r3, #1
  408670:	46b3      	mov	fp, r6
  408672:	f887 a000 	strb.w	sl, [r7]
  408676:	1c7d      	adds	r5, r7, #1
  408678:	9e06      	ldr	r6, [sp, #24]
  40867a:	e571      	b.n	408160 <_dtoa_r+0x700>
  40867c:	465a      	mov	r2, fp
  40867e:	46d0      	mov	r8, sl
  408680:	46b3      	mov	fp, r6
  408682:	469a      	mov	sl, r3
  408684:	4616      	mov	r6, r2
  408686:	e54f      	b.n	408128 <_dtoa_r+0x6c8>
  408688:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40868a:	495e      	ldr	r1, [pc, #376]	; (408804 <_dtoa_r+0xda4>)
  40868c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  408690:	462a      	mov	r2, r5
  408692:	4633      	mov	r3, r6
  408694:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  408698:	f002 f836 	bl	40a708 <__aeabi_dmul>
  40869c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4086a0:	4638      	mov	r0, r7
  4086a2:	4641      	mov	r1, r8
  4086a4:	f002 fae0 	bl	40ac68 <__aeabi_d2iz>
  4086a8:	4605      	mov	r5, r0
  4086aa:	f001 ffc7 	bl	40a63c <__aeabi_i2d>
  4086ae:	460b      	mov	r3, r1
  4086b0:	4602      	mov	r2, r0
  4086b2:	4641      	mov	r1, r8
  4086b4:	4638      	mov	r0, r7
  4086b6:	f001 fe73 	bl	40a3a0 <__aeabi_dsub>
  4086ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4086bc:	460f      	mov	r7, r1
  4086be:	9904      	ldr	r1, [sp, #16]
  4086c0:	3530      	adds	r5, #48	; 0x30
  4086c2:	2b01      	cmp	r3, #1
  4086c4:	700d      	strb	r5, [r1, #0]
  4086c6:	4606      	mov	r6, r0
  4086c8:	f101 0501 	add.w	r5, r1, #1
  4086cc:	d026      	beq.n	40871c <_dtoa_r+0xcbc>
  4086ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4086d0:	9a04      	ldr	r2, [sp, #16]
  4086d2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 408810 <_dtoa_r+0xdb0>
  4086d6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4086da:	4413      	add	r3, r2
  4086dc:	f04f 0a00 	mov.w	sl, #0
  4086e0:	4699      	mov	r9, r3
  4086e2:	4652      	mov	r2, sl
  4086e4:	465b      	mov	r3, fp
  4086e6:	4630      	mov	r0, r6
  4086e8:	4639      	mov	r1, r7
  4086ea:	f002 f80d 	bl	40a708 <__aeabi_dmul>
  4086ee:	460f      	mov	r7, r1
  4086f0:	4606      	mov	r6, r0
  4086f2:	f002 fab9 	bl	40ac68 <__aeabi_d2iz>
  4086f6:	4680      	mov	r8, r0
  4086f8:	f001 ffa0 	bl	40a63c <__aeabi_i2d>
  4086fc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  408700:	4602      	mov	r2, r0
  408702:	460b      	mov	r3, r1
  408704:	4630      	mov	r0, r6
  408706:	4639      	mov	r1, r7
  408708:	f001 fe4a 	bl	40a3a0 <__aeabi_dsub>
  40870c:	f805 8b01 	strb.w	r8, [r5], #1
  408710:	454d      	cmp	r5, r9
  408712:	4606      	mov	r6, r0
  408714:	460f      	mov	r7, r1
  408716:	d1e4      	bne.n	4086e2 <_dtoa_r+0xc82>
  408718:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40871c:	4b3b      	ldr	r3, [pc, #236]	; (40880c <_dtoa_r+0xdac>)
  40871e:	2200      	movs	r2, #0
  408720:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408724:	f001 fe3e 	bl	40a3a4 <__adddf3>
  408728:	4632      	mov	r2, r6
  40872a:	463b      	mov	r3, r7
  40872c:	f002 fa5e 	bl	40abec <__aeabi_dcmplt>
  408730:	2800      	cmp	r0, #0
  408732:	d046      	beq.n	4087c2 <_dtoa_r+0xd62>
  408734:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408736:	9302      	str	r3, [sp, #8]
  408738:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40873c:	f7ff bb43 	b.w	407dc6 <_dtoa_r+0x366>
  408740:	f04f 0800 	mov.w	r8, #0
  408744:	4646      	mov	r6, r8
  408746:	e6a9      	b.n	40849c <_dtoa_r+0xa3c>
  408748:	9b08      	ldr	r3, [sp, #32]
  40874a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40874c:	1a9d      	subs	r5, r3, r2
  40874e:	2300      	movs	r3, #0
  408750:	f7ff bb71 	b.w	407e36 <_dtoa_r+0x3d6>
  408754:	9b18      	ldr	r3, [sp, #96]	; 0x60
  408756:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  408758:	9d08      	ldr	r5, [sp, #32]
  40875a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40875e:	f7ff bb6a 	b.w	407e36 <_dtoa_r+0x3d6>
  408762:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  408766:	f04f 0a02 	mov.w	sl, #2
  40876a:	e56e      	b.n	40824a <_dtoa_r+0x7ea>
  40876c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40876e:	2b00      	cmp	r3, #0
  408770:	f43f aeb8 	beq.w	4084e4 <_dtoa_r+0xa84>
  408774:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408776:	2b00      	cmp	r3, #0
  408778:	f77f aede 	ble.w	408538 <_dtoa_r+0xad8>
  40877c:	2200      	movs	r2, #0
  40877e:	4b24      	ldr	r3, [pc, #144]	; (408810 <_dtoa_r+0xdb0>)
  408780:	4638      	mov	r0, r7
  408782:	4641      	mov	r1, r8
  408784:	f001 ffc0 	bl	40a708 <__aeabi_dmul>
  408788:	4607      	mov	r7, r0
  40878a:	4688      	mov	r8, r1
  40878c:	f10a 0001 	add.w	r0, sl, #1
  408790:	f001 ff54 	bl	40a63c <__aeabi_i2d>
  408794:	463a      	mov	r2, r7
  408796:	4643      	mov	r3, r8
  408798:	f001 ffb6 	bl	40a708 <__aeabi_dmul>
  40879c:	2200      	movs	r2, #0
  40879e:	4b17      	ldr	r3, [pc, #92]	; (4087fc <_dtoa_r+0xd9c>)
  4087a0:	f001 fe00 	bl	40a3a4 <__adddf3>
  4087a4:	9a02      	ldr	r2, [sp, #8]
  4087a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4087a8:	9312      	str	r3, [sp, #72]	; 0x48
  4087aa:	3a01      	subs	r2, #1
  4087ac:	4605      	mov	r5, r0
  4087ae:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4087b2:	9215      	str	r2, [sp, #84]	; 0x54
  4087b4:	e56a      	b.n	40828c <_dtoa_r+0x82c>
  4087b6:	2239      	movs	r2, #57	; 0x39
  4087b8:	46b3      	mov	fp, r6
  4087ba:	703a      	strb	r2, [r7, #0]
  4087bc:	9e06      	ldr	r6, [sp, #24]
  4087be:	1c7d      	adds	r5, r7, #1
  4087c0:	e4c0      	b.n	408144 <_dtoa_r+0x6e4>
  4087c2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4087c6:	2000      	movs	r0, #0
  4087c8:	4910      	ldr	r1, [pc, #64]	; (40880c <_dtoa_r+0xdac>)
  4087ca:	f001 fde9 	bl	40a3a0 <__aeabi_dsub>
  4087ce:	4632      	mov	r2, r6
  4087d0:	463b      	mov	r3, r7
  4087d2:	f002 fa29 	bl	40ac28 <__aeabi_dcmpgt>
  4087d6:	b908      	cbnz	r0, 4087dc <_dtoa_r+0xd7c>
  4087d8:	e6ae      	b.n	408538 <_dtoa_r+0xad8>
  4087da:	4615      	mov	r5, r2
  4087dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4087e0:	2b30      	cmp	r3, #48	; 0x30
  4087e2:	f105 32ff 	add.w	r2, r5, #4294967295
  4087e6:	d0f8      	beq.n	4087da <_dtoa_r+0xd7a>
  4087e8:	e5d7      	b.n	40839a <_dtoa_r+0x93a>
  4087ea:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4087ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4087f0:	9302      	str	r3, [sp, #8]
  4087f2:	f7ff bae8 	b.w	407dc6 <_dtoa_r+0x366>
  4087f6:	970c      	str	r7, [sp, #48]	; 0x30
  4087f8:	f7ff bba5 	b.w	407f46 <_dtoa_r+0x4e6>
  4087fc:	401c0000 	.word	0x401c0000
  408800:	40140000 	.word	0x40140000
  408804:	0040b1a8 	.word	0x0040b1a8
  408808:	0040b180 	.word	0x0040b180
  40880c:	3fe00000 	.word	0x3fe00000
  408810:	40240000 	.word	0x40240000
  408814:	2b39      	cmp	r3, #57	; 0x39
  408816:	f8cd b018 	str.w	fp, [sp, #24]
  40881a:	46d0      	mov	r8, sl
  40881c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  408820:	469a      	mov	sl, r3
  408822:	d0c8      	beq.n	4087b6 <_dtoa_r+0xd56>
  408824:	f1bb 0f00 	cmp.w	fp, #0
  408828:	f73f aebf 	bgt.w	4085aa <_dtoa_r+0xb4a>
  40882c:	e6bf      	b.n	4085ae <_dtoa_r+0xb4e>
  40882e:	f47f aebe 	bne.w	4085ae <_dtoa_r+0xb4e>
  408832:	f01a 0f01 	tst.w	sl, #1
  408836:	f43f aeba 	beq.w	4085ae <_dtoa_r+0xb4e>
  40883a:	e6b2      	b.n	4085a2 <_dtoa_r+0xb42>
  40883c:	f04f 0800 	mov.w	r8, #0
  408840:	4646      	mov	r6, r8
  408842:	e5e9      	b.n	408418 <_dtoa_r+0x9b8>
  408844:	4631      	mov	r1, r6
  408846:	2300      	movs	r3, #0
  408848:	220a      	movs	r2, #10
  40884a:	4620      	mov	r0, r4
  40884c:	f000 fe74 	bl	409538 <__multadd>
  408850:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408852:	2b00      	cmp	r3, #0
  408854:	4606      	mov	r6, r0
  408856:	dd0a      	ble.n	40886e <_dtoa_r+0xe0e>
  408858:	930a      	str	r3, [sp, #40]	; 0x28
  40885a:	f7ff bbaa 	b.w	407fb2 <_dtoa_r+0x552>
  40885e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408860:	2b02      	cmp	r3, #2
  408862:	dc23      	bgt.n	4088ac <_dtoa_r+0xe4c>
  408864:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408866:	e43b      	b.n	4080e0 <_dtoa_r+0x680>
  408868:	f04f 0a02 	mov.w	sl, #2
  40886c:	e4ed      	b.n	40824a <_dtoa_r+0x7ea>
  40886e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408870:	2b02      	cmp	r3, #2
  408872:	dc1b      	bgt.n	4088ac <_dtoa_r+0xe4c>
  408874:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408876:	e7ef      	b.n	408858 <_dtoa_r+0xdf8>
  408878:	2500      	movs	r5, #0
  40887a:	6465      	str	r5, [r4, #68]	; 0x44
  40887c:	4629      	mov	r1, r5
  40887e:	4620      	mov	r0, r4
  408880:	f000 fe2a 	bl	4094d8 <_Balloc>
  408884:	f04f 33ff 	mov.w	r3, #4294967295
  408888:	930a      	str	r3, [sp, #40]	; 0x28
  40888a:	930f      	str	r3, [sp, #60]	; 0x3c
  40888c:	2301      	movs	r3, #1
  40888e:	9004      	str	r0, [sp, #16]
  408890:	9525      	str	r5, [sp, #148]	; 0x94
  408892:	6420      	str	r0, [r4, #64]	; 0x40
  408894:	930b      	str	r3, [sp, #44]	; 0x2c
  408896:	f7ff b9dd 	b.w	407c54 <_dtoa_r+0x1f4>
  40889a:	2501      	movs	r5, #1
  40889c:	f7ff b9a5 	b.w	407bea <_dtoa_r+0x18a>
  4088a0:	f43f ab69 	beq.w	407f76 <_dtoa_r+0x516>
  4088a4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4088a8:	f7ff bbf9 	b.w	40809e <_dtoa_r+0x63e>
  4088ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4088ae:	930a      	str	r3, [sp, #40]	; 0x28
  4088b0:	e5e5      	b.n	40847e <_dtoa_r+0xa1e>
  4088b2:	bf00      	nop

004088b4 <__sflush_r>:
  4088b4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4088b8:	b29a      	uxth	r2, r3
  4088ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4088be:	460d      	mov	r5, r1
  4088c0:	0711      	lsls	r1, r2, #28
  4088c2:	4680      	mov	r8, r0
  4088c4:	d43a      	bmi.n	40893c <__sflush_r+0x88>
  4088c6:	686a      	ldr	r2, [r5, #4]
  4088c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4088cc:	2a00      	cmp	r2, #0
  4088ce:	81ab      	strh	r3, [r5, #12]
  4088d0:	dd6f      	ble.n	4089b2 <__sflush_r+0xfe>
  4088d2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4088d4:	2c00      	cmp	r4, #0
  4088d6:	d049      	beq.n	40896c <__sflush_r+0xb8>
  4088d8:	2200      	movs	r2, #0
  4088da:	b29b      	uxth	r3, r3
  4088dc:	f8d8 6000 	ldr.w	r6, [r8]
  4088e0:	f8c8 2000 	str.w	r2, [r8]
  4088e4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4088e8:	d067      	beq.n	4089ba <__sflush_r+0x106>
  4088ea:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4088ec:	075f      	lsls	r7, r3, #29
  4088ee:	d505      	bpl.n	4088fc <__sflush_r+0x48>
  4088f0:	6869      	ldr	r1, [r5, #4]
  4088f2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4088f4:	1a52      	subs	r2, r2, r1
  4088f6:	b10b      	cbz	r3, 4088fc <__sflush_r+0x48>
  4088f8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4088fa:	1ad2      	subs	r2, r2, r3
  4088fc:	2300      	movs	r3, #0
  4088fe:	69e9      	ldr	r1, [r5, #28]
  408900:	4640      	mov	r0, r8
  408902:	47a0      	blx	r4
  408904:	1c44      	adds	r4, r0, #1
  408906:	d03c      	beq.n	408982 <__sflush_r+0xce>
  408908:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40890c:	692a      	ldr	r2, [r5, #16]
  40890e:	602a      	str	r2, [r5, #0]
  408910:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  408914:	2200      	movs	r2, #0
  408916:	81ab      	strh	r3, [r5, #12]
  408918:	04db      	lsls	r3, r3, #19
  40891a:	606a      	str	r2, [r5, #4]
  40891c:	d447      	bmi.n	4089ae <__sflush_r+0xfa>
  40891e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  408920:	f8c8 6000 	str.w	r6, [r8]
  408924:	b311      	cbz	r1, 40896c <__sflush_r+0xb8>
  408926:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40892a:	4299      	cmp	r1, r3
  40892c:	d002      	beq.n	408934 <__sflush_r+0x80>
  40892e:	4640      	mov	r0, r8
  408930:	f000 f9de 	bl	408cf0 <_free_r>
  408934:	2000      	movs	r0, #0
  408936:	6328      	str	r0, [r5, #48]	; 0x30
  408938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40893c:	692e      	ldr	r6, [r5, #16]
  40893e:	b1ae      	cbz	r6, 40896c <__sflush_r+0xb8>
  408940:	682c      	ldr	r4, [r5, #0]
  408942:	602e      	str	r6, [r5, #0]
  408944:	0791      	lsls	r1, r2, #30
  408946:	bf0c      	ite	eq
  408948:	696b      	ldreq	r3, [r5, #20]
  40894a:	2300      	movne	r3, #0
  40894c:	1ba4      	subs	r4, r4, r6
  40894e:	60ab      	str	r3, [r5, #8]
  408950:	e00a      	b.n	408968 <__sflush_r+0xb4>
  408952:	4623      	mov	r3, r4
  408954:	4632      	mov	r2, r6
  408956:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  408958:	69e9      	ldr	r1, [r5, #28]
  40895a:	4640      	mov	r0, r8
  40895c:	47b8      	blx	r7
  40895e:	2800      	cmp	r0, #0
  408960:	eba4 0400 	sub.w	r4, r4, r0
  408964:	4406      	add	r6, r0
  408966:	dd04      	ble.n	408972 <__sflush_r+0xbe>
  408968:	2c00      	cmp	r4, #0
  40896a:	dcf2      	bgt.n	408952 <__sflush_r+0x9e>
  40896c:	2000      	movs	r0, #0
  40896e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408972:	89ab      	ldrh	r3, [r5, #12]
  408974:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408978:	81ab      	strh	r3, [r5, #12]
  40897a:	f04f 30ff 	mov.w	r0, #4294967295
  40897e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408982:	f8d8 4000 	ldr.w	r4, [r8]
  408986:	2c1d      	cmp	r4, #29
  408988:	d8f3      	bhi.n	408972 <__sflush_r+0xbe>
  40898a:	4b19      	ldr	r3, [pc, #100]	; (4089f0 <__sflush_r+0x13c>)
  40898c:	40e3      	lsrs	r3, r4
  40898e:	43db      	mvns	r3, r3
  408990:	f013 0301 	ands.w	r3, r3, #1
  408994:	d1ed      	bne.n	408972 <__sflush_r+0xbe>
  408996:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40899a:	606b      	str	r3, [r5, #4]
  40899c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4089a0:	6929      	ldr	r1, [r5, #16]
  4089a2:	81ab      	strh	r3, [r5, #12]
  4089a4:	04da      	lsls	r2, r3, #19
  4089a6:	6029      	str	r1, [r5, #0]
  4089a8:	d5b9      	bpl.n	40891e <__sflush_r+0x6a>
  4089aa:	2c00      	cmp	r4, #0
  4089ac:	d1b7      	bne.n	40891e <__sflush_r+0x6a>
  4089ae:	6528      	str	r0, [r5, #80]	; 0x50
  4089b0:	e7b5      	b.n	40891e <__sflush_r+0x6a>
  4089b2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4089b4:	2a00      	cmp	r2, #0
  4089b6:	dc8c      	bgt.n	4088d2 <__sflush_r+0x1e>
  4089b8:	e7d8      	b.n	40896c <__sflush_r+0xb8>
  4089ba:	2301      	movs	r3, #1
  4089bc:	69e9      	ldr	r1, [r5, #28]
  4089be:	4640      	mov	r0, r8
  4089c0:	47a0      	blx	r4
  4089c2:	1c43      	adds	r3, r0, #1
  4089c4:	4602      	mov	r2, r0
  4089c6:	d002      	beq.n	4089ce <__sflush_r+0x11a>
  4089c8:	89ab      	ldrh	r3, [r5, #12]
  4089ca:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4089cc:	e78e      	b.n	4088ec <__sflush_r+0x38>
  4089ce:	f8d8 3000 	ldr.w	r3, [r8]
  4089d2:	2b00      	cmp	r3, #0
  4089d4:	d0f8      	beq.n	4089c8 <__sflush_r+0x114>
  4089d6:	2b1d      	cmp	r3, #29
  4089d8:	d001      	beq.n	4089de <__sflush_r+0x12a>
  4089da:	2b16      	cmp	r3, #22
  4089dc:	d102      	bne.n	4089e4 <__sflush_r+0x130>
  4089de:	f8c8 6000 	str.w	r6, [r8]
  4089e2:	e7c3      	b.n	40896c <__sflush_r+0xb8>
  4089e4:	89ab      	ldrh	r3, [r5, #12]
  4089e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4089ea:	81ab      	strh	r3, [r5, #12]
  4089ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4089f0:	20400001 	.word	0x20400001

004089f4 <_fflush_r>:
  4089f4:	b538      	push	{r3, r4, r5, lr}
  4089f6:	460d      	mov	r5, r1
  4089f8:	4604      	mov	r4, r0
  4089fa:	b108      	cbz	r0, 408a00 <_fflush_r+0xc>
  4089fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4089fe:	b1bb      	cbz	r3, 408a30 <_fflush_r+0x3c>
  408a00:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  408a04:	b188      	cbz	r0, 408a2a <_fflush_r+0x36>
  408a06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  408a08:	07db      	lsls	r3, r3, #31
  408a0a:	d401      	bmi.n	408a10 <_fflush_r+0x1c>
  408a0c:	0581      	lsls	r1, r0, #22
  408a0e:	d517      	bpl.n	408a40 <_fflush_r+0x4c>
  408a10:	4620      	mov	r0, r4
  408a12:	4629      	mov	r1, r5
  408a14:	f7ff ff4e 	bl	4088b4 <__sflush_r>
  408a18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  408a1a:	07da      	lsls	r2, r3, #31
  408a1c:	4604      	mov	r4, r0
  408a1e:	d402      	bmi.n	408a26 <_fflush_r+0x32>
  408a20:	89ab      	ldrh	r3, [r5, #12]
  408a22:	059b      	lsls	r3, r3, #22
  408a24:	d507      	bpl.n	408a36 <_fflush_r+0x42>
  408a26:	4620      	mov	r0, r4
  408a28:	bd38      	pop	{r3, r4, r5, pc}
  408a2a:	4604      	mov	r4, r0
  408a2c:	4620      	mov	r0, r4
  408a2e:	bd38      	pop	{r3, r4, r5, pc}
  408a30:	f000 f838 	bl	408aa4 <__sinit>
  408a34:	e7e4      	b.n	408a00 <_fflush_r+0xc>
  408a36:	6da8      	ldr	r0, [r5, #88]	; 0x58
  408a38:	f000 fc04 	bl	409244 <__retarget_lock_release_recursive>
  408a3c:	4620      	mov	r0, r4
  408a3e:	bd38      	pop	{r3, r4, r5, pc}
  408a40:	6da8      	ldr	r0, [r5, #88]	; 0x58
  408a42:	f000 fbfd 	bl	409240 <__retarget_lock_acquire_recursive>
  408a46:	e7e3      	b.n	408a10 <_fflush_r+0x1c>

00408a48 <_cleanup_r>:
  408a48:	4901      	ldr	r1, [pc, #4]	; (408a50 <_cleanup_r+0x8>)
  408a4a:	f000 bbaf 	b.w	4091ac <_fwalk_reent>
  408a4e:	bf00      	nop
  408a50:	0040a231 	.word	0x0040a231

00408a54 <std.isra.0>:
  408a54:	b510      	push	{r4, lr}
  408a56:	2300      	movs	r3, #0
  408a58:	4604      	mov	r4, r0
  408a5a:	8181      	strh	r1, [r0, #12]
  408a5c:	81c2      	strh	r2, [r0, #14]
  408a5e:	6003      	str	r3, [r0, #0]
  408a60:	6043      	str	r3, [r0, #4]
  408a62:	6083      	str	r3, [r0, #8]
  408a64:	6643      	str	r3, [r0, #100]	; 0x64
  408a66:	6103      	str	r3, [r0, #16]
  408a68:	6143      	str	r3, [r0, #20]
  408a6a:	6183      	str	r3, [r0, #24]
  408a6c:	4619      	mov	r1, r3
  408a6e:	2208      	movs	r2, #8
  408a70:	305c      	adds	r0, #92	; 0x5c
  408a72:	f7fc fc15 	bl	4052a0 <memset>
  408a76:	4807      	ldr	r0, [pc, #28]	; (408a94 <std.isra.0+0x40>)
  408a78:	4907      	ldr	r1, [pc, #28]	; (408a98 <std.isra.0+0x44>)
  408a7a:	4a08      	ldr	r2, [pc, #32]	; (408a9c <std.isra.0+0x48>)
  408a7c:	4b08      	ldr	r3, [pc, #32]	; (408aa0 <std.isra.0+0x4c>)
  408a7e:	6220      	str	r0, [r4, #32]
  408a80:	61e4      	str	r4, [r4, #28]
  408a82:	6261      	str	r1, [r4, #36]	; 0x24
  408a84:	62a2      	str	r2, [r4, #40]	; 0x28
  408a86:	62e3      	str	r3, [r4, #44]	; 0x2c
  408a88:	f104 0058 	add.w	r0, r4, #88	; 0x58
  408a8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  408a90:	f000 bbd2 	b.w	409238 <__retarget_lock_init_recursive>
  408a94:	00409e19 	.word	0x00409e19
  408a98:	00409e3d 	.word	0x00409e3d
  408a9c:	00409e79 	.word	0x00409e79
  408aa0:	00409e99 	.word	0x00409e99

00408aa4 <__sinit>:
  408aa4:	b510      	push	{r4, lr}
  408aa6:	4604      	mov	r4, r0
  408aa8:	4812      	ldr	r0, [pc, #72]	; (408af4 <__sinit+0x50>)
  408aaa:	f000 fbc9 	bl	409240 <__retarget_lock_acquire_recursive>
  408aae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  408ab0:	b9d2      	cbnz	r2, 408ae8 <__sinit+0x44>
  408ab2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  408ab6:	4810      	ldr	r0, [pc, #64]	; (408af8 <__sinit+0x54>)
  408ab8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  408abc:	2103      	movs	r1, #3
  408abe:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  408ac2:	63e0      	str	r0, [r4, #60]	; 0x3c
  408ac4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  408ac8:	6860      	ldr	r0, [r4, #4]
  408aca:	2104      	movs	r1, #4
  408acc:	f7ff ffc2 	bl	408a54 <std.isra.0>
  408ad0:	2201      	movs	r2, #1
  408ad2:	2109      	movs	r1, #9
  408ad4:	68a0      	ldr	r0, [r4, #8]
  408ad6:	f7ff ffbd 	bl	408a54 <std.isra.0>
  408ada:	2202      	movs	r2, #2
  408adc:	2112      	movs	r1, #18
  408ade:	68e0      	ldr	r0, [r4, #12]
  408ae0:	f7ff ffb8 	bl	408a54 <std.isra.0>
  408ae4:	2301      	movs	r3, #1
  408ae6:	63a3      	str	r3, [r4, #56]	; 0x38
  408ae8:	4802      	ldr	r0, [pc, #8]	; (408af4 <__sinit+0x50>)
  408aea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  408aee:	f000 bba9 	b.w	409244 <__retarget_lock_release_recursive>
  408af2:	bf00      	nop
  408af4:	2040ca6c 	.word	0x2040ca6c
  408af8:	00408a49 	.word	0x00408a49

00408afc <__sfp_lock_acquire>:
  408afc:	4801      	ldr	r0, [pc, #4]	; (408b04 <__sfp_lock_acquire+0x8>)
  408afe:	f000 bb9f 	b.w	409240 <__retarget_lock_acquire_recursive>
  408b02:	bf00      	nop
  408b04:	2040ca80 	.word	0x2040ca80

00408b08 <__sfp_lock_release>:
  408b08:	4801      	ldr	r0, [pc, #4]	; (408b10 <__sfp_lock_release+0x8>)
  408b0a:	f000 bb9b 	b.w	409244 <__retarget_lock_release_recursive>
  408b0e:	bf00      	nop
  408b10:	2040ca80 	.word	0x2040ca80

00408b14 <__libc_fini_array>:
  408b14:	b538      	push	{r3, r4, r5, lr}
  408b16:	4c0a      	ldr	r4, [pc, #40]	; (408b40 <__libc_fini_array+0x2c>)
  408b18:	4d0a      	ldr	r5, [pc, #40]	; (408b44 <__libc_fini_array+0x30>)
  408b1a:	1b64      	subs	r4, r4, r5
  408b1c:	10a4      	asrs	r4, r4, #2
  408b1e:	d00a      	beq.n	408b36 <__libc_fini_array+0x22>
  408b20:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  408b24:	3b01      	subs	r3, #1
  408b26:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  408b2a:	3c01      	subs	r4, #1
  408b2c:	f855 3904 	ldr.w	r3, [r5], #-4
  408b30:	4798      	blx	r3
  408b32:	2c00      	cmp	r4, #0
  408b34:	d1f9      	bne.n	408b2a <__libc_fini_array+0x16>
  408b36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  408b3a:	f002 bc2b 	b.w	40b394 <_fini>
  408b3e:	bf00      	nop
  408b40:	0040b3a4 	.word	0x0040b3a4
  408b44:	0040b3a0 	.word	0x0040b3a0

00408b48 <__fputwc>:
  408b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408b4c:	b082      	sub	sp, #8
  408b4e:	4680      	mov	r8, r0
  408b50:	4689      	mov	r9, r1
  408b52:	4614      	mov	r4, r2
  408b54:	f000 fb54 	bl	409200 <__locale_mb_cur_max>
  408b58:	2801      	cmp	r0, #1
  408b5a:	d036      	beq.n	408bca <__fputwc+0x82>
  408b5c:	464a      	mov	r2, r9
  408b5e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  408b62:	a901      	add	r1, sp, #4
  408b64:	4640      	mov	r0, r8
  408b66:	f001 fa71 	bl	40a04c <_wcrtomb_r>
  408b6a:	1c42      	adds	r2, r0, #1
  408b6c:	4606      	mov	r6, r0
  408b6e:	d025      	beq.n	408bbc <__fputwc+0x74>
  408b70:	b3a8      	cbz	r0, 408bde <__fputwc+0x96>
  408b72:	f89d e004 	ldrb.w	lr, [sp, #4]
  408b76:	2500      	movs	r5, #0
  408b78:	f10d 0a04 	add.w	sl, sp, #4
  408b7c:	e009      	b.n	408b92 <__fputwc+0x4a>
  408b7e:	6823      	ldr	r3, [r4, #0]
  408b80:	1c5a      	adds	r2, r3, #1
  408b82:	6022      	str	r2, [r4, #0]
  408b84:	f883 e000 	strb.w	lr, [r3]
  408b88:	3501      	adds	r5, #1
  408b8a:	42b5      	cmp	r5, r6
  408b8c:	d227      	bcs.n	408bde <__fputwc+0x96>
  408b8e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  408b92:	68a3      	ldr	r3, [r4, #8]
  408b94:	3b01      	subs	r3, #1
  408b96:	2b00      	cmp	r3, #0
  408b98:	60a3      	str	r3, [r4, #8]
  408b9a:	daf0      	bge.n	408b7e <__fputwc+0x36>
  408b9c:	69a7      	ldr	r7, [r4, #24]
  408b9e:	42bb      	cmp	r3, r7
  408ba0:	4671      	mov	r1, lr
  408ba2:	4622      	mov	r2, r4
  408ba4:	4640      	mov	r0, r8
  408ba6:	db02      	blt.n	408bae <__fputwc+0x66>
  408ba8:	f1be 0f0a 	cmp.w	lr, #10
  408bac:	d1e7      	bne.n	408b7e <__fputwc+0x36>
  408bae:	f001 f9f5 	bl	409f9c <__swbuf_r>
  408bb2:	1c43      	adds	r3, r0, #1
  408bb4:	d1e8      	bne.n	408b88 <__fputwc+0x40>
  408bb6:	b002      	add	sp, #8
  408bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408bbc:	89a3      	ldrh	r3, [r4, #12]
  408bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408bc2:	81a3      	strh	r3, [r4, #12]
  408bc4:	b002      	add	sp, #8
  408bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408bca:	f109 33ff 	add.w	r3, r9, #4294967295
  408bce:	2bfe      	cmp	r3, #254	; 0xfe
  408bd0:	d8c4      	bhi.n	408b5c <__fputwc+0x14>
  408bd2:	fa5f fe89 	uxtb.w	lr, r9
  408bd6:	4606      	mov	r6, r0
  408bd8:	f88d e004 	strb.w	lr, [sp, #4]
  408bdc:	e7cb      	b.n	408b76 <__fputwc+0x2e>
  408bde:	4648      	mov	r0, r9
  408be0:	b002      	add	sp, #8
  408be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408be6:	bf00      	nop

00408be8 <_fputwc_r>:
  408be8:	b530      	push	{r4, r5, lr}
  408bea:	6e53      	ldr	r3, [r2, #100]	; 0x64
  408bec:	f013 0f01 	tst.w	r3, #1
  408bf0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  408bf4:	4614      	mov	r4, r2
  408bf6:	b083      	sub	sp, #12
  408bf8:	4605      	mov	r5, r0
  408bfa:	b29a      	uxth	r2, r3
  408bfc:	d101      	bne.n	408c02 <_fputwc_r+0x1a>
  408bfe:	0590      	lsls	r0, r2, #22
  408c00:	d51c      	bpl.n	408c3c <_fputwc_r+0x54>
  408c02:	0490      	lsls	r0, r2, #18
  408c04:	d406      	bmi.n	408c14 <_fputwc_r+0x2c>
  408c06:	6e62      	ldr	r2, [r4, #100]	; 0x64
  408c08:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  408c0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408c10:	81a3      	strh	r3, [r4, #12]
  408c12:	6662      	str	r2, [r4, #100]	; 0x64
  408c14:	4628      	mov	r0, r5
  408c16:	4622      	mov	r2, r4
  408c18:	f7ff ff96 	bl	408b48 <__fputwc>
  408c1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408c1e:	07da      	lsls	r2, r3, #31
  408c20:	4605      	mov	r5, r0
  408c22:	d402      	bmi.n	408c2a <_fputwc_r+0x42>
  408c24:	89a3      	ldrh	r3, [r4, #12]
  408c26:	059b      	lsls	r3, r3, #22
  408c28:	d502      	bpl.n	408c30 <_fputwc_r+0x48>
  408c2a:	4628      	mov	r0, r5
  408c2c:	b003      	add	sp, #12
  408c2e:	bd30      	pop	{r4, r5, pc}
  408c30:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408c32:	f000 fb07 	bl	409244 <__retarget_lock_release_recursive>
  408c36:	4628      	mov	r0, r5
  408c38:	b003      	add	sp, #12
  408c3a:	bd30      	pop	{r4, r5, pc}
  408c3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408c3e:	9101      	str	r1, [sp, #4]
  408c40:	f000 fafe 	bl	409240 <__retarget_lock_acquire_recursive>
  408c44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408c48:	9901      	ldr	r1, [sp, #4]
  408c4a:	b29a      	uxth	r2, r3
  408c4c:	e7d9      	b.n	408c02 <_fputwc_r+0x1a>
  408c4e:	bf00      	nop

00408c50 <_malloc_trim_r>:
  408c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408c52:	4f24      	ldr	r7, [pc, #144]	; (408ce4 <_malloc_trim_r+0x94>)
  408c54:	460c      	mov	r4, r1
  408c56:	4606      	mov	r6, r0
  408c58:	f7fc fb70 	bl	40533c <__malloc_lock>
  408c5c:	68bb      	ldr	r3, [r7, #8]
  408c5e:	685d      	ldr	r5, [r3, #4]
  408c60:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  408c64:	310f      	adds	r1, #15
  408c66:	f025 0503 	bic.w	r5, r5, #3
  408c6a:	4429      	add	r1, r5
  408c6c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  408c70:	f021 010f 	bic.w	r1, r1, #15
  408c74:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  408c78:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  408c7c:	db07      	blt.n	408c8e <_malloc_trim_r+0x3e>
  408c7e:	2100      	movs	r1, #0
  408c80:	4630      	mov	r0, r6
  408c82:	f7fc fb67 	bl	405354 <_sbrk_r>
  408c86:	68bb      	ldr	r3, [r7, #8]
  408c88:	442b      	add	r3, r5
  408c8a:	4298      	cmp	r0, r3
  408c8c:	d004      	beq.n	408c98 <_malloc_trim_r+0x48>
  408c8e:	4630      	mov	r0, r6
  408c90:	f7fc fb5a 	bl	405348 <__malloc_unlock>
  408c94:	2000      	movs	r0, #0
  408c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408c98:	4261      	negs	r1, r4
  408c9a:	4630      	mov	r0, r6
  408c9c:	f7fc fb5a 	bl	405354 <_sbrk_r>
  408ca0:	3001      	adds	r0, #1
  408ca2:	d00d      	beq.n	408cc0 <_malloc_trim_r+0x70>
  408ca4:	4b10      	ldr	r3, [pc, #64]	; (408ce8 <_malloc_trim_r+0x98>)
  408ca6:	68ba      	ldr	r2, [r7, #8]
  408ca8:	6819      	ldr	r1, [r3, #0]
  408caa:	1b2d      	subs	r5, r5, r4
  408cac:	f045 0501 	orr.w	r5, r5, #1
  408cb0:	4630      	mov	r0, r6
  408cb2:	1b09      	subs	r1, r1, r4
  408cb4:	6055      	str	r5, [r2, #4]
  408cb6:	6019      	str	r1, [r3, #0]
  408cb8:	f7fc fb46 	bl	405348 <__malloc_unlock>
  408cbc:	2001      	movs	r0, #1
  408cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408cc0:	2100      	movs	r1, #0
  408cc2:	4630      	mov	r0, r6
  408cc4:	f7fc fb46 	bl	405354 <_sbrk_r>
  408cc8:	68ba      	ldr	r2, [r7, #8]
  408cca:	1a83      	subs	r3, r0, r2
  408ccc:	2b0f      	cmp	r3, #15
  408cce:	ddde      	ble.n	408c8e <_malloc_trim_r+0x3e>
  408cd0:	4c06      	ldr	r4, [pc, #24]	; (408cec <_malloc_trim_r+0x9c>)
  408cd2:	4905      	ldr	r1, [pc, #20]	; (408ce8 <_malloc_trim_r+0x98>)
  408cd4:	6824      	ldr	r4, [r4, #0]
  408cd6:	f043 0301 	orr.w	r3, r3, #1
  408cda:	1b00      	subs	r0, r0, r4
  408cdc:	6053      	str	r3, [r2, #4]
  408cde:	6008      	str	r0, [r1, #0]
  408ce0:	e7d5      	b.n	408c8e <_malloc_trim_r+0x3e>
  408ce2:	bf00      	nop
  408ce4:	20400440 	.word	0x20400440
  408ce8:	2040c93c 	.word	0x2040c93c
  408cec:	20400848 	.word	0x20400848

00408cf0 <_free_r>:
  408cf0:	2900      	cmp	r1, #0
  408cf2:	d044      	beq.n	408d7e <_free_r+0x8e>
  408cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408cf8:	460d      	mov	r5, r1
  408cfa:	4680      	mov	r8, r0
  408cfc:	f7fc fb1e 	bl	40533c <__malloc_lock>
  408d00:	f855 7c04 	ldr.w	r7, [r5, #-4]
  408d04:	4969      	ldr	r1, [pc, #420]	; (408eac <_free_r+0x1bc>)
  408d06:	f027 0301 	bic.w	r3, r7, #1
  408d0a:	f1a5 0408 	sub.w	r4, r5, #8
  408d0e:	18e2      	adds	r2, r4, r3
  408d10:	688e      	ldr	r6, [r1, #8]
  408d12:	6850      	ldr	r0, [r2, #4]
  408d14:	42b2      	cmp	r2, r6
  408d16:	f020 0003 	bic.w	r0, r0, #3
  408d1a:	d05e      	beq.n	408dda <_free_r+0xea>
  408d1c:	07fe      	lsls	r6, r7, #31
  408d1e:	6050      	str	r0, [r2, #4]
  408d20:	d40b      	bmi.n	408d3a <_free_r+0x4a>
  408d22:	f855 7c08 	ldr.w	r7, [r5, #-8]
  408d26:	1be4      	subs	r4, r4, r7
  408d28:	f101 0e08 	add.w	lr, r1, #8
  408d2c:	68a5      	ldr	r5, [r4, #8]
  408d2e:	4575      	cmp	r5, lr
  408d30:	443b      	add	r3, r7
  408d32:	d06d      	beq.n	408e10 <_free_r+0x120>
  408d34:	68e7      	ldr	r7, [r4, #12]
  408d36:	60ef      	str	r7, [r5, #12]
  408d38:	60bd      	str	r5, [r7, #8]
  408d3a:	1815      	adds	r5, r2, r0
  408d3c:	686d      	ldr	r5, [r5, #4]
  408d3e:	07ed      	lsls	r5, r5, #31
  408d40:	d53e      	bpl.n	408dc0 <_free_r+0xd0>
  408d42:	f043 0201 	orr.w	r2, r3, #1
  408d46:	6062      	str	r2, [r4, #4]
  408d48:	50e3      	str	r3, [r4, r3]
  408d4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  408d4e:	d217      	bcs.n	408d80 <_free_r+0x90>
  408d50:	08db      	lsrs	r3, r3, #3
  408d52:	1c58      	adds	r0, r3, #1
  408d54:	109a      	asrs	r2, r3, #2
  408d56:	684d      	ldr	r5, [r1, #4]
  408d58:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  408d5c:	60a7      	str	r7, [r4, #8]
  408d5e:	2301      	movs	r3, #1
  408d60:	4093      	lsls	r3, r2
  408d62:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  408d66:	432b      	orrs	r3, r5
  408d68:	3a08      	subs	r2, #8
  408d6a:	60e2      	str	r2, [r4, #12]
  408d6c:	604b      	str	r3, [r1, #4]
  408d6e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  408d72:	60fc      	str	r4, [r7, #12]
  408d74:	4640      	mov	r0, r8
  408d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408d7a:	f7fc bae5 	b.w	405348 <__malloc_unlock>
  408d7e:	4770      	bx	lr
  408d80:	0a5a      	lsrs	r2, r3, #9
  408d82:	2a04      	cmp	r2, #4
  408d84:	d852      	bhi.n	408e2c <_free_r+0x13c>
  408d86:	099a      	lsrs	r2, r3, #6
  408d88:	f102 0739 	add.w	r7, r2, #57	; 0x39
  408d8c:	00ff      	lsls	r7, r7, #3
  408d8e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  408d92:	19c8      	adds	r0, r1, r7
  408d94:	59ca      	ldr	r2, [r1, r7]
  408d96:	3808      	subs	r0, #8
  408d98:	4290      	cmp	r0, r2
  408d9a:	d04f      	beq.n	408e3c <_free_r+0x14c>
  408d9c:	6851      	ldr	r1, [r2, #4]
  408d9e:	f021 0103 	bic.w	r1, r1, #3
  408da2:	428b      	cmp	r3, r1
  408da4:	d232      	bcs.n	408e0c <_free_r+0x11c>
  408da6:	6892      	ldr	r2, [r2, #8]
  408da8:	4290      	cmp	r0, r2
  408daa:	d1f7      	bne.n	408d9c <_free_r+0xac>
  408dac:	68c3      	ldr	r3, [r0, #12]
  408dae:	60a0      	str	r0, [r4, #8]
  408db0:	60e3      	str	r3, [r4, #12]
  408db2:	609c      	str	r4, [r3, #8]
  408db4:	60c4      	str	r4, [r0, #12]
  408db6:	4640      	mov	r0, r8
  408db8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408dbc:	f7fc bac4 	b.w	405348 <__malloc_unlock>
  408dc0:	6895      	ldr	r5, [r2, #8]
  408dc2:	4f3b      	ldr	r7, [pc, #236]	; (408eb0 <_free_r+0x1c0>)
  408dc4:	42bd      	cmp	r5, r7
  408dc6:	4403      	add	r3, r0
  408dc8:	d040      	beq.n	408e4c <_free_r+0x15c>
  408dca:	68d0      	ldr	r0, [r2, #12]
  408dcc:	60e8      	str	r0, [r5, #12]
  408dce:	f043 0201 	orr.w	r2, r3, #1
  408dd2:	6085      	str	r5, [r0, #8]
  408dd4:	6062      	str	r2, [r4, #4]
  408dd6:	50e3      	str	r3, [r4, r3]
  408dd8:	e7b7      	b.n	408d4a <_free_r+0x5a>
  408dda:	07ff      	lsls	r7, r7, #31
  408ddc:	4403      	add	r3, r0
  408dde:	d407      	bmi.n	408df0 <_free_r+0x100>
  408de0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  408de4:	1aa4      	subs	r4, r4, r2
  408de6:	4413      	add	r3, r2
  408de8:	68a0      	ldr	r0, [r4, #8]
  408dea:	68e2      	ldr	r2, [r4, #12]
  408dec:	60c2      	str	r2, [r0, #12]
  408dee:	6090      	str	r0, [r2, #8]
  408df0:	4a30      	ldr	r2, [pc, #192]	; (408eb4 <_free_r+0x1c4>)
  408df2:	6812      	ldr	r2, [r2, #0]
  408df4:	f043 0001 	orr.w	r0, r3, #1
  408df8:	4293      	cmp	r3, r2
  408dfa:	6060      	str	r0, [r4, #4]
  408dfc:	608c      	str	r4, [r1, #8]
  408dfe:	d3b9      	bcc.n	408d74 <_free_r+0x84>
  408e00:	4b2d      	ldr	r3, [pc, #180]	; (408eb8 <_free_r+0x1c8>)
  408e02:	4640      	mov	r0, r8
  408e04:	6819      	ldr	r1, [r3, #0]
  408e06:	f7ff ff23 	bl	408c50 <_malloc_trim_r>
  408e0a:	e7b3      	b.n	408d74 <_free_r+0x84>
  408e0c:	4610      	mov	r0, r2
  408e0e:	e7cd      	b.n	408dac <_free_r+0xbc>
  408e10:	1811      	adds	r1, r2, r0
  408e12:	6849      	ldr	r1, [r1, #4]
  408e14:	07c9      	lsls	r1, r1, #31
  408e16:	d444      	bmi.n	408ea2 <_free_r+0x1b2>
  408e18:	6891      	ldr	r1, [r2, #8]
  408e1a:	68d2      	ldr	r2, [r2, #12]
  408e1c:	60ca      	str	r2, [r1, #12]
  408e1e:	4403      	add	r3, r0
  408e20:	f043 0001 	orr.w	r0, r3, #1
  408e24:	6091      	str	r1, [r2, #8]
  408e26:	6060      	str	r0, [r4, #4]
  408e28:	50e3      	str	r3, [r4, r3]
  408e2a:	e7a3      	b.n	408d74 <_free_r+0x84>
  408e2c:	2a14      	cmp	r2, #20
  408e2e:	d816      	bhi.n	408e5e <_free_r+0x16e>
  408e30:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  408e34:	00ff      	lsls	r7, r7, #3
  408e36:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  408e3a:	e7aa      	b.n	408d92 <_free_r+0xa2>
  408e3c:	10aa      	asrs	r2, r5, #2
  408e3e:	2301      	movs	r3, #1
  408e40:	684d      	ldr	r5, [r1, #4]
  408e42:	4093      	lsls	r3, r2
  408e44:	432b      	orrs	r3, r5
  408e46:	604b      	str	r3, [r1, #4]
  408e48:	4603      	mov	r3, r0
  408e4a:	e7b0      	b.n	408dae <_free_r+0xbe>
  408e4c:	f043 0201 	orr.w	r2, r3, #1
  408e50:	614c      	str	r4, [r1, #20]
  408e52:	610c      	str	r4, [r1, #16]
  408e54:	60e5      	str	r5, [r4, #12]
  408e56:	60a5      	str	r5, [r4, #8]
  408e58:	6062      	str	r2, [r4, #4]
  408e5a:	50e3      	str	r3, [r4, r3]
  408e5c:	e78a      	b.n	408d74 <_free_r+0x84>
  408e5e:	2a54      	cmp	r2, #84	; 0x54
  408e60:	d806      	bhi.n	408e70 <_free_r+0x180>
  408e62:	0b1a      	lsrs	r2, r3, #12
  408e64:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  408e68:	00ff      	lsls	r7, r7, #3
  408e6a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  408e6e:	e790      	b.n	408d92 <_free_r+0xa2>
  408e70:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  408e74:	d806      	bhi.n	408e84 <_free_r+0x194>
  408e76:	0bda      	lsrs	r2, r3, #15
  408e78:	f102 0778 	add.w	r7, r2, #120	; 0x78
  408e7c:	00ff      	lsls	r7, r7, #3
  408e7e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  408e82:	e786      	b.n	408d92 <_free_r+0xa2>
  408e84:	f240 5054 	movw	r0, #1364	; 0x554
  408e88:	4282      	cmp	r2, r0
  408e8a:	d806      	bhi.n	408e9a <_free_r+0x1aa>
  408e8c:	0c9a      	lsrs	r2, r3, #18
  408e8e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  408e92:	00ff      	lsls	r7, r7, #3
  408e94:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  408e98:	e77b      	b.n	408d92 <_free_r+0xa2>
  408e9a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  408e9e:	257e      	movs	r5, #126	; 0x7e
  408ea0:	e777      	b.n	408d92 <_free_r+0xa2>
  408ea2:	f043 0101 	orr.w	r1, r3, #1
  408ea6:	6061      	str	r1, [r4, #4]
  408ea8:	6013      	str	r3, [r2, #0]
  408eaa:	e763      	b.n	408d74 <_free_r+0x84>
  408eac:	20400440 	.word	0x20400440
  408eb0:	20400448 	.word	0x20400448
  408eb4:	2040084c 	.word	0x2040084c
  408eb8:	2040c96c 	.word	0x2040c96c

00408ebc <__sfvwrite_r>:
  408ebc:	6893      	ldr	r3, [r2, #8]
  408ebe:	2b00      	cmp	r3, #0
  408ec0:	d073      	beq.n	408faa <__sfvwrite_r+0xee>
  408ec2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408ec6:	898b      	ldrh	r3, [r1, #12]
  408ec8:	b083      	sub	sp, #12
  408eca:	460c      	mov	r4, r1
  408ecc:	0719      	lsls	r1, r3, #28
  408ece:	9000      	str	r0, [sp, #0]
  408ed0:	4616      	mov	r6, r2
  408ed2:	d526      	bpl.n	408f22 <__sfvwrite_r+0x66>
  408ed4:	6922      	ldr	r2, [r4, #16]
  408ed6:	b322      	cbz	r2, 408f22 <__sfvwrite_r+0x66>
  408ed8:	f013 0002 	ands.w	r0, r3, #2
  408edc:	6835      	ldr	r5, [r6, #0]
  408ede:	d02c      	beq.n	408f3a <__sfvwrite_r+0x7e>
  408ee0:	f04f 0900 	mov.w	r9, #0
  408ee4:	4fb0      	ldr	r7, [pc, #704]	; (4091a8 <__sfvwrite_r+0x2ec>)
  408ee6:	46c8      	mov	r8, r9
  408ee8:	46b2      	mov	sl, r6
  408eea:	45b8      	cmp	r8, r7
  408eec:	4643      	mov	r3, r8
  408eee:	464a      	mov	r2, r9
  408ef0:	bf28      	it	cs
  408ef2:	463b      	movcs	r3, r7
  408ef4:	9800      	ldr	r0, [sp, #0]
  408ef6:	f1b8 0f00 	cmp.w	r8, #0
  408efa:	d050      	beq.n	408f9e <__sfvwrite_r+0xe2>
  408efc:	69e1      	ldr	r1, [r4, #28]
  408efe:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408f00:	47b0      	blx	r6
  408f02:	2800      	cmp	r0, #0
  408f04:	dd58      	ble.n	408fb8 <__sfvwrite_r+0xfc>
  408f06:	f8da 3008 	ldr.w	r3, [sl, #8]
  408f0a:	1a1b      	subs	r3, r3, r0
  408f0c:	4481      	add	r9, r0
  408f0e:	eba8 0800 	sub.w	r8, r8, r0
  408f12:	f8ca 3008 	str.w	r3, [sl, #8]
  408f16:	2b00      	cmp	r3, #0
  408f18:	d1e7      	bne.n	408eea <__sfvwrite_r+0x2e>
  408f1a:	2000      	movs	r0, #0
  408f1c:	b003      	add	sp, #12
  408f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f22:	4621      	mov	r1, r4
  408f24:	9800      	ldr	r0, [sp, #0]
  408f26:	f7fe fc91 	bl	40784c <__swsetup_r>
  408f2a:	2800      	cmp	r0, #0
  408f2c:	f040 8133 	bne.w	409196 <__sfvwrite_r+0x2da>
  408f30:	89a3      	ldrh	r3, [r4, #12]
  408f32:	6835      	ldr	r5, [r6, #0]
  408f34:	f013 0002 	ands.w	r0, r3, #2
  408f38:	d1d2      	bne.n	408ee0 <__sfvwrite_r+0x24>
  408f3a:	f013 0901 	ands.w	r9, r3, #1
  408f3e:	d145      	bne.n	408fcc <__sfvwrite_r+0x110>
  408f40:	464f      	mov	r7, r9
  408f42:	9601      	str	r6, [sp, #4]
  408f44:	b337      	cbz	r7, 408f94 <__sfvwrite_r+0xd8>
  408f46:	059a      	lsls	r2, r3, #22
  408f48:	f8d4 8008 	ldr.w	r8, [r4, #8]
  408f4c:	f140 8083 	bpl.w	409056 <__sfvwrite_r+0x19a>
  408f50:	4547      	cmp	r7, r8
  408f52:	46c3      	mov	fp, r8
  408f54:	f0c0 80ab 	bcc.w	4090ae <__sfvwrite_r+0x1f2>
  408f58:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408f5c:	f040 80ac 	bne.w	4090b8 <__sfvwrite_r+0x1fc>
  408f60:	6820      	ldr	r0, [r4, #0]
  408f62:	46ba      	mov	sl, r7
  408f64:	465a      	mov	r2, fp
  408f66:	4649      	mov	r1, r9
  408f68:	f000 fa52 	bl	409410 <memmove>
  408f6c:	68a2      	ldr	r2, [r4, #8]
  408f6e:	6823      	ldr	r3, [r4, #0]
  408f70:	eba2 0208 	sub.w	r2, r2, r8
  408f74:	445b      	add	r3, fp
  408f76:	60a2      	str	r2, [r4, #8]
  408f78:	6023      	str	r3, [r4, #0]
  408f7a:	9a01      	ldr	r2, [sp, #4]
  408f7c:	6893      	ldr	r3, [r2, #8]
  408f7e:	eba3 030a 	sub.w	r3, r3, sl
  408f82:	44d1      	add	r9, sl
  408f84:	eba7 070a 	sub.w	r7, r7, sl
  408f88:	6093      	str	r3, [r2, #8]
  408f8a:	2b00      	cmp	r3, #0
  408f8c:	d0c5      	beq.n	408f1a <__sfvwrite_r+0x5e>
  408f8e:	89a3      	ldrh	r3, [r4, #12]
  408f90:	2f00      	cmp	r7, #0
  408f92:	d1d8      	bne.n	408f46 <__sfvwrite_r+0x8a>
  408f94:	f8d5 9000 	ldr.w	r9, [r5]
  408f98:	686f      	ldr	r7, [r5, #4]
  408f9a:	3508      	adds	r5, #8
  408f9c:	e7d2      	b.n	408f44 <__sfvwrite_r+0x88>
  408f9e:	f8d5 9000 	ldr.w	r9, [r5]
  408fa2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408fa6:	3508      	adds	r5, #8
  408fa8:	e79f      	b.n	408eea <__sfvwrite_r+0x2e>
  408faa:	2000      	movs	r0, #0
  408fac:	4770      	bx	lr
  408fae:	4621      	mov	r1, r4
  408fb0:	9800      	ldr	r0, [sp, #0]
  408fb2:	f7ff fd1f 	bl	4089f4 <_fflush_r>
  408fb6:	b370      	cbz	r0, 409016 <__sfvwrite_r+0x15a>
  408fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408fc0:	f04f 30ff 	mov.w	r0, #4294967295
  408fc4:	81a3      	strh	r3, [r4, #12]
  408fc6:	b003      	add	sp, #12
  408fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408fcc:	4681      	mov	r9, r0
  408fce:	4633      	mov	r3, r6
  408fd0:	464e      	mov	r6, r9
  408fd2:	46a8      	mov	r8, r5
  408fd4:	469a      	mov	sl, r3
  408fd6:	464d      	mov	r5, r9
  408fd8:	b34e      	cbz	r6, 40902e <__sfvwrite_r+0x172>
  408fda:	b380      	cbz	r0, 40903e <__sfvwrite_r+0x182>
  408fdc:	6820      	ldr	r0, [r4, #0]
  408fde:	6923      	ldr	r3, [r4, #16]
  408fe0:	6962      	ldr	r2, [r4, #20]
  408fe2:	45b1      	cmp	r9, r6
  408fe4:	46cb      	mov	fp, r9
  408fe6:	bf28      	it	cs
  408fe8:	46b3      	movcs	fp, r6
  408fea:	4298      	cmp	r0, r3
  408fec:	465f      	mov	r7, fp
  408fee:	d904      	bls.n	408ffa <__sfvwrite_r+0x13e>
  408ff0:	68a3      	ldr	r3, [r4, #8]
  408ff2:	4413      	add	r3, r2
  408ff4:	459b      	cmp	fp, r3
  408ff6:	f300 80a6 	bgt.w	409146 <__sfvwrite_r+0x28a>
  408ffa:	4593      	cmp	fp, r2
  408ffc:	db4b      	blt.n	409096 <__sfvwrite_r+0x1da>
  408ffe:	4613      	mov	r3, r2
  409000:	6a67      	ldr	r7, [r4, #36]	; 0x24
  409002:	69e1      	ldr	r1, [r4, #28]
  409004:	9800      	ldr	r0, [sp, #0]
  409006:	462a      	mov	r2, r5
  409008:	47b8      	blx	r7
  40900a:	1e07      	subs	r7, r0, #0
  40900c:	ddd4      	ble.n	408fb8 <__sfvwrite_r+0xfc>
  40900e:	ebb9 0907 	subs.w	r9, r9, r7
  409012:	d0cc      	beq.n	408fae <__sfvwrite_r+0xf2>
  409014:	2001      	movs	r0, #1
  409016:	f8da 3008 	ldr.w	r3, [sl, #8]
  40901a:	1bdb      	subs	r3, r3, r7
  40901c:	443d      	add	r5, r7
  40901e:	1bf6      	subs	r6, r6, r7
  409020:	f8ca 3008 	str.w	r3, [sl, #8]
  409024:	2b00      	cmp	r3, #0
  409026:	f43f af78 	beq.w	408f1a <__sfvwrite_r+0x5e>
  40902a:	2e00      	cmp	r6, #0
  40902c:	d1d5      	bne.n	408fda <__sfvwrite_r+0x11e>
  40902e:	f108 0308 	add.w	r3, r8, #8
  409032:	e913 0060 	ldmdb	r3, {r5, r6}
  409036:	4698      	mov	r8, r3
  409038:	3308      	adds	r3, #8
  40903a:	2e00      	cmp	r6, #0
  40903c:	d0f9      	beq.n	409032 <__sfvwrite_r+0x176>
  40903e:	4632      	mov	r2, r6
  409040:	210a      	movs	r1, #10
  409042:	4628      	mov	r0, r5
  409044:	f000 f994 	bl	409370 <memchr>
  409048:	2800      	cmp	r0, #0
  40904a:	f000 80a1 	beq.w	409190 <__sfvwrite_r+0x2d4>
  40904e:	3001      	adds	r0, #1
  409050:	eba0 0905 	sub.w	r9, r0, r5
  409054:	e7c2      	b.n	408fdc <__sfvwrite_r+0x120>
  409056:	6820      	ldr	r0, [r4, #0]
  409058:	6923      	ldr	r3, [r4, #16]
  40905a:	4298      	cmp	r0, r3
  40905c:	d802      	bhi.n	409064 <__sfvwrite_r+0x1a8>
  40905e:	6963      	ldr	r3, [r4, #20]
  409060:	429f      	cmp	r7, r3
  409062:	d25d      	bcs.n	409120 <__sfvwrite_r+0x264>
  409064:	45b8      	cmp	r8, r7
  409066:	bf28      	it	cs
  409068:	46b8      	movcs	r8, r7
  40906a:	4642      	mov	r2, r8
  40906c:	4649      	mov	r1, r9
  40906e:	f000 f9cf 	bl	409410 <memmove>
  409072:	68a3      	ldr	r3, [r4, #8]
  409074:	6822      	ldr	r2, [r4, #0]
  409076:	eba3 0308 	sub.w	r3, r3, r8
  40907a:	4442      	add	r2, r8
  40907c:	60a3      	str	r3, [r4, #8]
  40907e:	6022      	str	r2, [r4, #0]
  409080:	b10b      	cbz	r3, 409086 <__sfvwrite_r+0x1ca>
  409082:	46c2      	mov	sl, r8
  409084:	e779      	b.n	408f7a <__sfvwrite_r+0xbe>
  409086:	4621      	mov	r1, r4
  409088:	9800      	ldr	r0, [sp, #0]
  40908a:	f7ff fcb3 	bl	4089f4 <_fflush_r>
  40908e:	2800      	cmp	r0, #0
  409090:	d192      	bne.n	408fb8 <__sfvwrite_r+0xfc>
  409092:	46c2      	mov	sl, r8
  409094:	e771      	b.n	408f7a <__sfvwrite_r+0xbe>
  409096:	465a      	mov	r2, fp
  409098:	4629      	mov	r1, r5
  40909a:	f000 f9b9 	bl	409410 <memmove>
  40909e:	68a2      	ldr	r2, [r4, #8]
  4090a0:	6823      	ldr	r3, [r4, #0]
  4090a2:	eba2 020b 	sub.w	r2, r2, fp
  4090a6:	445b      	add	r3, fp
  4090a8:	60a2      	str	r2, [r4, #8]
  4090aa:	6023      	str	r3, [r4, #0]
  4090ac:	e7af      	b.n	40900e <__sfvwrite_r+0x152>
  4090ae:	6820      	ldr	r0, [r4, #0]
  4090b0:	46b8      	mov	r8, r7
  4090b2:	46ba      	mov	sl, r7
  4090b4:	46bb      	mov	fp, r7
  4090b6:	e755      	b.n	408f64 <__sfvwrite_r+0xa8>
  4090b8:	6962      	ldr	r2, [r4, #20]
  4090ba:	6820      	ldr	r0, [r4, #0]
  4090bc:	6921      	ldr	r1, [r4, #16]
  4090be:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4090c2:	eba0 0a01 	sub.w	sl, r0, r1
  4090c6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4090ca:	f10a 0001 	add.w	r0, sl, #1
  4090ce:	ea4f 0868 	mov.w	r8, r8, asr #1
  4090d2:	4438      	add	r0, r7
  4090d4:	4540      	cmp	r0, r8
  4090d6:	4642      	mov	r2, r8
  4090d8:	bf84      	itt	hi
  4090da:	4680      	movhi	r8, r0
  4090dc:	4642      	movhi	r2, r8
  4090de:	055b      	lsls	r3, r3, #21
  4090e0:	d544      	bpl.n	40916c <__sfvwrite_r+0x2b0>
  4090e2:	4611      	mov	r1, r2
  4090e4:	9800      	ldr	r0, [sp, #0]
  4090e6:	f7fb fd91 	bl	404c0c <_malloc_r>
  4090ea:	4683      	mov	fp, r0
  4090ec:	2800      	cmp	r0, #0
  4090ee:	d055      	beq.n	40919c <__sfvwrite_r+0x2e0>
  4090f0:	4652      	mov	r2, sl
  4090f2:	6921      	ldr	r1, [r4, #16]
  4090f4:	f7fc f83a 	bl	40516c <memcpy>
  4090f8:	89a3      	ldrh	r3, [r4, #12]
  4090fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4090fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  409102:	81a3      	strh	r3, [r4, #12]
  409104:	eb0b 000a 	add.w	r0, fp, sl
  409108:	eba8 030a 	sub.w	r3, r8, sl
  40910c:	f8c4 b010 	str.w	fp, [r4, #16]
  409110:	f8c4 8014 	str.w	r8, [r4, #20]
  409114:	6020      	str	r0, [r4, #0]
  409116:	60a3      	str	r3, [r4, #8]
  409118:	46b8      	mov	r8, r7
  40911a:	46ba      	mov	sl, r7
  40911c:	46bb      	mov	fp, r7
  40911e:	e721      	b.n	408f64 <__sfvwrite_r+0xa8>
  409120:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  409124:	42b9      	cmp	r1, r7
  409126:	bf28      	it	cs
  409128:	4639      	movcs	r1, r7
  40912a:	464a      	mov	r2, r9
  40912c:	fb91 f1f3 	sdiv	r1, r1, r3
  409130:	9800      	ldr	r0, [sp, #0]
  409132:	6a66      	ldr	r6, [r4, #36]	; 0x24
  409134:	fb03 f301 	mul.w	r3, r3, r1
  409138:	69e1      	ldr	r1, [r4, #28]
  40913a:	47b0      	blx	r6
  40913c:	f1b0 0a00 	subs.w	sl, r0, #0
  409140:	f73f af1b 	bgt.w	408f7a <__sfvwrite_r+0xbe>
  409144:	e738      	b.n	408fb8 <__sfvwrite_r+0xfc>
  409146:	461a      	mov	r2, r3
  409148:	4629      	mov	r1, r5
  40914a:	9301      	str	r3, [sp, #4]
  40914c:	f000 f960 	bl	409410 <memmove>
  409150:	6822      	ldr	r2, [r4, #0]
  409152:	9b01      	ldr	r3, [sp, #4]
  409154:	9800      	ldr	r0, [sp, #0]
  409156:	441a      	add	r2, r3
  409158:	6022      	str	r2, [r4, #0]
  40915a:	4621      	mov	r1, r4
  40915c:	f7ff fc4a 	bl	4089f4 <_fflush_r>
  409160:	9b01      	ldr	r3, [sp, #4]
  409162:	2800      	cmp	r0, #0
  409164:	f47f af28 	bne.w	408fb8 <__sfvwrite_r+0xfc>
  409168:	461f      	mov	r7, r3
  40916a:	e750      	b.n	40900e <__sfvwrite_r+0x152>
  40916c:	9800      	ldr	r0, [sp, #0]
  40916e:	f000 fcad 	bl	409acc <_realloc_r>
  409172:	4683      	mov	fp, r0
  409174:	2800      	cmp	r0, #0
  409176:	d1c5      	bne.n	409104 <__sfvwrite_r+0x248>
  409178:	9d00      	ldr	r5, [sp, #0]
  40917a:	6921      	ldr	r1, [r4, #16]
  40917c:	4628      	mov	r0, r5
  40917e:	f7ff fdb7 	bl	408cf0 <_free_r>
  409182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409186:	220c      	movs	r2, #12
  409188:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40918c:	602a      	str	r2, [r5, #0]
  40918e:	e715      	b.n	408fbc <__sfvwrite_r+0x100>
  409190:	f106 0901 	add.w	r9, r6, #1
  409194:	e722      	b.n	408fdc <__sfvwrite_r+0x120>
  409196:	f04f 30ff 	mov.w	r0, #4294967295
  40919a:	e6bf      	b.n	408f1c <__sfvwrite_r+0x60>
  40919c:	9a00      	ldr	r2, [sp, #0]
  40919e:	230c      	movs	r3, #12
  4091a0:	6013      	str	r3, [r2, #0]
  4091a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4091a6:	e709      	b.n	408fbc <__sfvwrite_r+0x100>
  4091a8:	7ffffc00 	.word	0x7ffffc00

004091ac <_fwalk_reent>:
  4091ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4091b0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4091b4:	d01f      	beq.n	4091f6 <_fwalk_reent+0x4a>
  4091b6:	4688      	mov	r8, r1
  4091b8:	4606      	mov	r6, r0
  4091ba:	f04f 0900 	mov.w	r9, #0
  4091be:	687d      	ldr	r5, [r7, #4]
  4091c0:	68bc      	ldr	r4, [r7, #8]
  4091c2:	3d01      	subs	r5, #1
  4091c4:	d411      	bmi.n	4091ea <_fwalk_reent+0x3e>
  4091c6:	89a3      	ldrh	r3, [r4, #12]
  4091c8:	2b01      	cmp	r3, #1
  4091ca:	f105 35ff 	add.w	r5, r5, #4294967295
  4091ce:	d908      	bls.n	4091e2 <_fwalk_reent+0x36>
  4091d0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4091d4:	3301      	adds	r3, #1
  4091d6:	4621      	mov	r1, r4
  4091d8:	4630      	mov	r0, r6
  4091da:	d002      	beq.n	4091e2 <_fwalk_reent+0x36>
  4091dc:	47c0      	blx	r8
  4091de:	ea49 0900 	orr.w	r9, r9, r0
  4091e2:	1c6b      	adds	r3, r5, #1
  4091e4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4091e8:	d1ed      	bne.n	4091c6 <_fwalk_reent+0x1a>
  4091ea:	683f      	ldr	r7, [r7, #0]
  4091ec:	2f00      	cmp	r7, #0
  4091ee:	d1e6      	bne.n	4091be <_fwalk_reent+0x12>
  4091f0:	4648      	mov	r0, r9
  4091f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4091f6:	46b9      	mov	r9, r7
  4091f8:	4648      	mov	r0, r9
  4091fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4091fe:	bf00      	nop

00409200 <__locale_mb_cur_max>:
  409200:	4b04      	ldr	r3, [pc, #16]	; (409214 <__locale_mb_cur_max+0x14>)
  409202:	4a05      	ldr	r2, [pc, #20]	; (409218 <__locale_mb_cur_max+0x18>)
  409204:	681b      	ldr	r3, [r3, #0]
  409206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  409208:	2b00      	cmp	r3, #0
  40920a:	bf08      	it	eq
  40920c:	4613      	moveq	r3, r2
  40920e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  409212:	4770      	bx	lr
  409214:	20400014 	.word	0x20400014
  409218:	20400854 	.word	0x20400854

0040921c <_localeconv_r>:
  40921c:	4a04      	ldr	r2, [pc, #16]	; (409230 <_localeconv_r+0x14>)
  40921e:	4b05      	ldr	r3, [pc, #20]	; (409234 <_localeconv_r+0x18>)
  409220:	6812      	ldr	r2, [r2, #0]
  409222:	6b50      	ldr	r0, [r2, #52]	; 0x34
  409224:	2800      	cmp	r0, #0
  409226:	bf08      	it	eq
  409228:	4618      	moveq	r0, r3
  40922a:	30f0      	adds	r0, #240	; 0xf0
  40922c:	4770      	bx	lr
  40922e:	bf00      	nop
  409230:	20400014 	.word	0x20400014
  409234:	20400854 	.word	0x20400854

00409238 <__retarget_lock_init_recursive>:
  409238:	4770      	bx	lr
  40923a:	bf00      	nop

0040923c <__retarget_lock_close_recursive>:
  40923c:	4770      	bx	lr
  40923e:	bf00      	nop

00409240 <__retarget_lock_acquire_recursive>:
  409240:	4770      	bx	lr
  409242:	bf00      	nop

00409244 <__retarget_lock_release_recursive>:
  409244:	4770      	bx	lr
  409246:	bf00      	nop

00409248 <__swhatbuf_r>:
  409248:	b570      	push	{r4, r5, r6, lr}
  40924a:	460c      	mov	r4, r1
  40924c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409250:	2900      	cmp	r1, #0
  409252:	b090      	sub	sp, #64	; 0x40
  409254:	4615      	mov	r5, r2
  409256:	461e      	mov	r6, r3
  409258:	db14      	blt.n	409284 <__swhatbuf_r+0x3c>
  40925a:	aa01      	add	r2, sp, #4
  40925c:	f001 f84a 	bl	40a2f4 <_fstat_r>
  409260:	2800      	cmp	r0, #0
  409262:	db0f      	blt.n	409284 <__swhatbuf_r+0x3c>
  409264:	9a02      	ldr	r2, [sp, #8]
  409266:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40926a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40926e:	fab2 f282 	clz	r2, r2
  409272:	0952      	lsrs	r2, r2, #5
  409274:	f44f 6380 	mov.w	r3, #1024	; 0x400
  409278:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40927c:	6032      	str	r2, [r6, #0]
  40927e:	602b      	str	r3, [r5, #0]
  409280:	b010      	add	sp, #64	; 0x40
  409282:	bd70      	pop	{r4, r5, r6, pc}
  409284:	89a2      	ldrh	r2, [r4, #12]
  409286:	2300      	movs	r3, #0
  409288:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40928c:	6033      	str	r3, [r6, #0]
  40928e:	d004      	beq.n	40929a <__swhatbuf_r+0x52>
  409290:	2240      	movs	r2, #64	; 0x40
  409292:	4618      	mov	r0, r3
  409294:	602a      	str	r2, [r5, #0]
  409296:	b010      	add	sp, #64	; 0x40
  409298:	bd70      	pop	{r4, r5, r6, pc}
  40929a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40929e:	602b      	str	r3, [r5, #0]
  4092a0:	b010      	add	sp, #64	; 0x40
  4092a2:	bd70      	pop	{r4, r5, r6, pc}

004092a4 <__smakebuf_r>:
  4092a4:	898a      	ldrh	r2, [r1, #12]
  4092a6:	0792      	lsls	r2, r2, #30
  4092a8:	460b      	mov	r3, r1
  4092aa:	d506      	bpl.n	4092ba <__smakebuf_r+0x16>
  4092ac:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4092b0:	2101      	movs	r1, #1
  4092b2:	601a      	str	r2, [r3, #0]
  4092b4:	611a      	str	r2, [r3, #16]
  4092b6:	6159      	str	r1, [r3, #20]
  4092b8:	4770      	bx	lr
  4092ba:	b5f0      	push	{r4, r5, r6, r7, lr}
  4092bc:	b083      	sub	sp, #12
  4092be:	ab01      	add	r3, sp, #4
  4092c0:	466a      	mov	r2, sp
  4092c2:	460c      	mov	r4, r1
  4092c4:	4606      	mov	r6, r0
  4092c6:	f7ff ffbf 	bl	409248 <__swhatbuf_r>
  4092ca:	9900      	ldr	r1, [sp, #0]
  4092cc:	4605      	mov	r5, r0
  4092ce:	4630      	mov	r0, r6
  4092d0:	f7fb fc9c 	bl	404c0c <_malloc_r>
  4092d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4092d8:	b1d8      	cbz	r0, 409312 <__smakebuf_r+0x6e>
  4092da:	9a01      	ldr	r2, [sp, #4]
  4092dc:	4f15      	ldr	r7, [pc, #84]	; (409334 <__smakebuf_r+0x90>)
  4092de:	9900      	ldr	r1, [sp, #0]
  4092e0:	63f7      	str	r7, [r6, #60]	; 0x3c
  4092e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4092e6:	81a3      	strh	r3, [r4, #12]
  4092e8:	6020      	str	r0, [r4, #0]
  4092ea:	6120      	str	r0, [r4, #16]
  4092ec:	6161      	str	r1, [r4, #20]
  4092ee:	b91a      	cbnz	r2, 4092f8 <__smakebuf_r+0x54>
  4092f0:	432b      	orrs	r3, r5
  4092f2:	81a3      	strh	r3, [r4, #12]
  4092f4:	b003      	add	sp, #12
  4092f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4092f8:	4630      	mov	r0, r6
  4092fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4092fe:	f001 f80d 	bl	40a31c <_isatty_r>
  409302:	b1a0      	cbz	r0, 40932e <__smakebuf_r+0x8a>
  409304:	89a3      	ldrh	r3, [r4, #12]
  409306:	f023 0303 	bic.w	r3, r3, #3
  40930a:	f043 0301 	orr.w	r3, r3, #1
  40930e:	b21b      	sxth	r3, r3
  409310:	e7ee      	b.n	4092f0 <__smakebuf_r+0x4c>
  409312:	059a      	lsls	r2, r3, #22
  409314:	d4ee      	bmi.n	4092f4 <__smakebuf_r+0x50>
  409316:	f023 0303 	bic.w	r3, r3, #3
  40931a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40931e:	f043 0302 	orr.w	r3, r3, #2
  409322:	2101      	movs	r1, #1
  409324:	81a3      	strh	r3, [r4, #12]
  409326:	6022      	str	r2, [r4, #0]
  409328:	6122      	str	r2, [r4, #16]
  40932a:	6161      	str	r1, [r4, #20]
  40932c:	e7e2      	b.n	4092f4 <__smakebuf_r+0x50>
  40932e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409332:	e7dd      	b.n	4092f0 <__smakebuf_r+0x4c>
  409334:	00408a49 	.word	0x00408a49

00409338 <__ascii_mbtowc>:
  409338:	b082      	sub	sp, #8
  40933a:	b149      	cbz	r1, 409350 <__ascii_mbtowc+0x18>
  40933c:	b15a      	cbz	r2, 409356 <__ascii_mbtowc+0x1e>
  40933e:	b16b      	cbz	r3, 40935c <__ascii_mbtowc+0x24>
  409340:	7813      	ldrb	r3, [r2, #0]
  409342:	600b      	str	r3, [r1, #0]
  409344:	7812      	ldrb	r2, [r2, #0]
  409346:	1c10      	adds	r0, r2, #0
  409348:	bf18      	it	ne
  40934a:	2001      	movne	r0, #1
  40934c:	b002      	add	sp, #8
  40934e:	4770      	bx	lr
  409350:	a901      	add	r1, sp, #4
  409352:	2a00      	cmp	r2, #0
  409354:	d1f3      	bne.n	40933e <__ascii_mbtowc+0x6>
  409356:	4610      	mov	r0, r2
  409358:	b002      	add	sp, #8
  40935a:	4770      	bx	lr
  40935c:	f06f 0001 	mvn.w	r0, #1
  409360:	e7f4      	b.n	40934c <__ascii_mbtowc+0x14>
  409362:	bf00      	nop
	...

00409370 <memchr>:
  409370:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409374:	2a10      	cmp	r2, #16
  409376:	db2b      	blt.n	4093d0 <memchr+0x60>
  409378:	f010 0f07 	tst.w	r0, #7
  40937c:	d008      	beq.n	409390 <memchr+0x20>
  40937e:	f810 3b01 	ldrb.w	r3, [r0], #1
  409382:	3a01      	subs	r2, #1
  409384:	428b      	cmp	r3, r1
  409386:	d02d      	beq.n	4093e4 <memchr+0x74>
  409388:	f010 0f07 	tst.w	r0, #7
  40938c:	b342      	cbz	r2, 4093e0 <memchr+0x70>
  40938e:	d1f6      	bne.n	40937e <memchr+0xe>
  409390:	b4f0      	push	{r4, r5, r6, r7}
  409392:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  409396:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40939a:	f022 0407 	bic.w	r4, r2, #7
  40939e:	f07f 0700 	mvns.w	r7, #0
  4093a2:	2300      	movs	r3, #0
  4093a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4093a8:	3c08      	subs	r4, #8
  4093aa:	ea85 0501 	eor.w	r5, r5, r1
  4093ae:	ea86 0601 	eor.w	r6, r6, r1
  4093b2:	fa85 f547 	uadd8	r5, r5, r7
  4093b6:	faa3 f587 	sel	r5, r3, r7
  4093ba:	fa86 f647 	uadd8	r6, r6, r7
  4093be:	faa5 f687 	sel	r6, r5, r7
  4093c2:	b98e      	cbnz	r6, 4093e8 <memchr+0x78>
  4093c4:	d1ee      	bne.n	4093a4 <memchr+0x34>
  4093c6:	bcf0      	pop	{r4, r5, r6, r7}
  4093c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4093cc:	f002 0207 	and.w	r2, r2, #7
  4093d0:	b132      	cbz	r2, 4093e0 <memchr+0x70>
  4093d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4093d6:	3a01      	subs	r2, #1
  4093d8:	ea83 0301 	eor.w	r3, r3, r1
  4093dc:	b113      	cbz	r3, 4093e4 <memchr+0x74>
  4093de:	d1f8      	bne.n	4093d2 <memchr+0x62>
  4093e0:	2000      	movs	r0, #0
  4093e2:	4770      	bx	lr
  4093e4:	3801      	subs	r0, #1
  4093e6:	4770      	bx	lr
  4093e8:	2d00      	cmp	r5, #0
  4093ea:	bf06      	itte	eq
  4093ec:	4635      	moveq	r5, r6
  4093ee:	3803      	subeq	r0, #3
  4093f0:	3807      	subne	r0, #7
  4093f2:	f015 0f01 	tst.w	r5, #1
  4093f6:	d107      	bne.n	409408 <memchr+0x98>
  4093f8:	3001      	adds	r0, #1
  4093fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4093fe:	bf02      	ittt	eq
  409400:	3001      	addeq	r0, #1
  409402:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  409406:	3001      	addeq	r0, #1
  409408:	bcf0      	pop	{r4, r5, r6, r7}
  40940a:	3801      	subs	r0, #1
  40940c:	4770      	bx	lr
  40940e:	bf00      	nop

00409410 <memmove>:
  409410:	4288      	cmp	r0, r1
  409412:	b5f0      	push	{r4, r5, r6, r7, lr}
  409414:	d90d      	bls.n	409432 <memmove+0x22>
  409416:	188b      	adds	r3, r1, r2
  409418:	4298      	cmp	r0, r3
  40941a:	d20a      	bcs.n	409432 <memmove+0x22>
  40941c:	1884      	adds	r4, r0, r2
  40941e:	2a00      	cmp	r2, #0
  409420:	d051      	beq.n	4094c6 <memmove+0xb6>
  409422:	4622      	mov	r2, r4
  409424:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  409428:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40942c:	4299      	cmp	r1, r3
  40942e:	d1f9      	bne.n	409424 <memmove+0x14>
  409430:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409432:	2a0f      	cmp	r2, #15
  409434:	d948      	bls.n	4094c8 <memmove+0xb8>
  409436:	ea41 0300 	orr.w	r3, r1, r0
  40943a:	079b      	lsls	r3, r3, #30
  40943c:	d146      	bne.n	4094cc <memmove+0xbc>
  40943e:	f100 0410 	add.w	r4, r0, #16
  409442:	f101 0310 	add.w	r3, r1, #16
  409446:	4615      	mov	r5, r2
  409448:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40944c:	f844 6c10 	str.w	r6, [r4, #-16]
  409450:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  409454:	f844 6c0c 	str.w	r6, [r4, #-12]
  409458:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40945c:	f844 6c08 	str.w	r6, [r4, #-8]
  409460:	3d10      	subs	r5, #16
  409462:	f853 6c04 	ldr.w	r6, [r3, #-4]
  409466:	f844 6c04 	str.w	r6, [r4, #-4]
  40946a:	2d0f      	cmp	r5, #15
  40946c:	f103 0310 	add.w	r3, r3, #16
  409470:	f104 0410 	add.w	r4, r4, #16
  409474:	d8e8      	bhi.n	409448 <memmove+0x38>
  409476:	f1a2 0310 	sub.w	r3, r2, #16
  40947a:	f023 030f 	bic.w	r3, r3, #15
  40947e:	f002 0e0f 	and.w	lr, r2, #15
  409482:	3310      	adds	r3, #16
  409484:	f1be 0f03 	cmp.w	lr, #3
  409488:	4419      	add	r1, r3
  40948a:	4403      	add	r3, r0
  40948c:	d921      	bls.n	4094d2 <memmove+0xc2>
  40948e:	1f1e      	subs	r6, r3, #4
  409490:	460d      	mov	r5, r1
  409492:	4674      	mov	r4, lr
  409494:	3c04      	subs	r4, #4
  409496:	f855 7b04 	ldr.w	r7, [r5], #4
  40949a:	f846 7f04 	str.w	r7, [r6, #4]!
  40949e:	2c03      	cmp	r4, #3
  4094a0:	d8f8      	bhi.n	409494 <memmove+0x84>
  4094a2:	f1ae 0404 	sub.w	r4, lr, #4
  4094a6:	f024 0403 	bic.w	r4, r4, #3
  4094aa:	3404      	adds	r4, #4
  4094ac:	4421      	add	r1, r4
  4094ae:	4423      	add	r3, r4
  4094b0:	f002 0203 	and.w	r2, r2, #3
  4094b4:	b162      	cbz	r2, 4094d0 <memmove+0xc0>
  4094b6:	3b01      	subs	r3, #1
  4094b8:	440a      	add	r2, r1
  4094ba:	f811 4b01 	ldrb.w	r4, [r1], #1
  4094be:	f803 4f01 	strb.w	r4, [r3, #1]!
  4094c2:	428a      	cmp	r2, r1
  4094c4:	d1f9      	bne.n	4094ba <memmove+0xaa>
  4094c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4094c8:	4603      	mov	r3, r0
  4094ca:	e7f3      	b.n	4094b4 <memmove+0xa4>
  4094cc:	4603      	mov	r3, r0
  4094ce:	e7f2      	b.n	4094b6 <memmove+0xa6>
  4094d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4094d2:	4672      	mov	r2, lr
  4094d4:	e7ee      	b.n	4094b4 <memmove+0xa4>
  4094d6:	bf00      	nop

004094d8 <_Balloc>:
  4094d8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4094da:	b570      	push	{r4, r5, r6, lr}
  4094dc:	4605      	mov	r5, r0
  4094de:	460c      	mov	r4, r1
  4094e0:	b14b      	cbz	r3, 4094f6 <_Balloc+0x1e>
  4094e2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4094e6:	b180      	cbz	r0, 40950a <_Balloc+0x32>
  4094e8:	6802      	ldr	r2, [r0, #0]
  4094ea:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4094ee:	2300      	movs	r3, #0
  4094f0:	6103      	str	r3, [r0, #16]
  4094f2:	60c3      	str	r3, [r0, #12]
  4094f4:	bd70      	pop	{r4, r5, r6, pc}
  4094f6:	2221      	movs	r2, #33	; 0x21
  4094f8:	2104      	movs	r1, #4
  4094fa:	f000 fe57 	bl	40a1ac <_calloc_r>
  4094fe:	64e8      	str	r0, [r5, #76]	; 0x4c
  409500:	4603      	mov	r3, r0
  409502:	2800      	cmp	r0, #0
  409504:	d1ed      	bne.n	4094e2 <_Balloc+0xa>
  409506:	2000      	movs	r0, #0
  409508:	bd70      	pop	{r4, r5, r6, pc}
  40950a:	2101      	movs	r1, #1
  40950c:	fa01 f604 	lsl.w	r6, r1, r4
  409510:	1d72      	adds	r2, r6, #5
  409512:	4628      	mov	r0, r5
  409514:	0092      	lsls	r2, r2, #2
  409516:	f000 fe49 	bl	40a1ac <_calloc_r>
  40951a:	2800      	cmp	r0, #0
  40951c:	d0f3      	beq.n	409506 <_Balloc+0x2e>
  40951e:	6044      	str	r4, [r0, #4]
  409520:	6086      	str	r6, [r0, #8]
  409522:	e7e4      	b.n	4094ee <_Balloc+0x16>

00409524 <_Bfree>:
  409524:	b131      	cbz	r1, 409534 <_Bfree+0x10>
  409526:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409528:	684a      	ldr	r2, [r1, #4]
  40952a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40952e:	6008      	str	r0, [r1, #0]
  409530:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  409534:	4770      	bx	lr
  409536:	bf00      	nop

00409538 <__multadd>:
  409538:	b5f0      	push	{r4, r5, r6, r7, lr}
  40953a:	690c      	ldr	r4, [r1, #16]
  40953c:	b083      	sub	sp, #12
  40953e:	460d      	mov	r5, r1
  409540:	4606      	mov	r6, r0
  409542:	f101 0e14 	add.w	lr, r1, #20
  409546:	2700      	movs	r7, #0
  409548:	f8de 0000 	ldr.w	r0, [lr]
  40954c:	b281      	uxth	r1, r0
  40954e:	fb02 3301 	mla	r3, r2, r1, r3
  409552:	0c01      	lsrs	r1, r0, #16
  409554:	0c18      	lsrs	r0, r3, #16
  409556:	fb02 0101 	mla	r1, r2, r1, r0
  40955a:	b29b      	uxth	r3, r3
  40955c:	3701      	adds	r7, #1
  40955e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  409562:	42bc      	cmp	r4, r7
  409564:	f84e 3b04 	str.w	r3, [lr], #4
  409568:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40956c:	dcec      	bgt.n	409548 <__multadd+0x10>
  40956e:	b13b      	cbz	r3, 409580 <__multadd+0x48>
  409570:	68aa      	ldr	r2, [r5, #8]
  409572:	4294      	cmp	r4, r2
  409574:	da07      	bge.n	409586 <__multadd+0x4e>
  409576:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40957a:	3401      	adds	r4, #1
  40957c:	6153      	str	r3, [r2, #20]
  40957e:	612c      	str	r4, [r5, #16]
  409580:	4628      	mov	r0, r5
  409582:	b003      	add	sp, #12
  409584:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409586:	6869      	ldr	r1, [r5, #4]
  409588:	9301      	str	r3, [sp, #4]
  40958a:	3101      	adds	r1, #1
  40958c:	4630      	mov	r0, r6
  40958e:	f7ff ffa3 	bl	4094d8 <_Balloc>
  409592:	692a      	ldr	r2, [r5, #16]
  409594:	3202      	adds	r2, #2
  409596:	f105 010c 	add.w	r1, r5, #12
  40959a:	4607      	mov	r7, r0
  40959c:	0092      	lsls	r2, r2, #2
  40959e:	300c      	adds	r0, #12
  4095a0:	f7fb fde4 	bl	40516c <memcpy>
  4095a4:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4095a6:	6869      	ldr	r1, [r5, #4]
  4095a8:	9b01      	ldr	r3, [sp, #4]
  4095aa:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4095ae:	6028      	str	r0, [r5, #0]
  4095b0:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4095b4:	463d      	mov	r5, r7
  4095b6:	e7de      	b.n	409576 <__multadd+0x3e>

004095b8 <__hi0bits>:
  4095b8:	0c02      	lsrs	r2, r0, #16
  4095ba:	0412      	lsls	r2, r2, #16
  4095bc:	4603      	mov	r3, r0
  4095be:	b9b2      	cbnz	r2, 4095ee <__hi0bits+0x36>
  4095c0:	0403      	lsls	r3, r0, #16
  4095c2:	2010      	movs	r0, #16
  4095c4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4095c8:	bf04      	itt	eq
  4095ca:	021b      	lsleq	r3, r3, #8
  4095cc:	3008      	addeq	r0, #8
  4095ce:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4095d2:	bf04      	itt	eq
  4095d4:	011b      	lsleq	r3, r3, #4
  4095d6:	3004      	addeq	r0, #4
  4095d8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4095dc:	bf04      	itt	eq
  4095de:	009b      	lsleq	r3, r3, #2
  4095e0:	3002      	addeq	r0, #2
  4095e2:	2b00      	cmp	r3, #0
  4095e4:	db02      	blt.n	4095ec <__hi0bits+0x34>
  4095e6:	005b      	lsls	r3, r3, #1
  4095e8:	d403      	bmi.n	4095f2 <__hi0bits+0x3a>
  4095ea:	2020      	movs	r0, #32
  4095ec:	4770      	bx	lr
  4095ee:	2000      	movs	r0, #0
  4095f0:	e7e8      	b.n	4095c4 <__hi0bits+0xc>
  4095f2:	3001      	adds	r0, #1
  4095f4:	4770      	bx	lr
  4095f6:	bf00      	nop

004095f8 <__lo0bits>:
  4095f8:	6803      	ldr	r3, [r0, #0]
  4095fa:	f013 0207 	ands.w	r2, r3, #7
  4095fe:	4601      	mov	r1, r0
  409600:	d007      	beq.n	409612 <__lo0bits+0x1a>
  409602:	07da      	lsls	r2, r3, #31
  409604:	d421      	bmi.n	40964a <__lo0bits+0x52>
  409606:	0798      	lsls	r0, r3, #30
  409608:	d421      	bmi.n	40964e <__lo0bits+0x56>
  40960a:	089b      	lsrs	r3, r3, #2
  40960c:	600b      	str	r3, [r1, #0]
  40960e:	2002      	movs	r0, #2
  409610:	4770      	bx	lr
  409612:	b298      	uxth	r0, r3
  409614:	b198      	cbz	r0, 40963e <__lo0bits+0x46>
  409616:	4610      	mov	r0, r2
  409618:	f013 0fff 	tst.w	r3, #255	; 0xff
  40961c:	bf04      	itt	eq
  40961e:	0a1b      	lsreq	r3, r3, #8
  409620:	3008      	addeq	r0, #8
  409622:	071a      	lsls	r2, r3, #28
  409624:	bf04      	itt	eq
  409626:	091b      	lsreq	r3, r3, #4
  409628:	3004      	addeq	r0, #4
  40962a:	079a      	lsls	r2, r3, #30
  40962c:	bf04      	itt	eq
  40962e:	089b      	lsreq	r3, r3, #2
  409630:	3002      	addeq	r0, #2
  409632:	07da      	lsls	r2, r3, #31
  409634:	d407      	bmi.n	409646 <__lo0bits+0x4e>
  409636:	085b      	lsrs	r3, r3, #1
  409638:	d104      	bne.n	409644 <__lo0bits+0x4c>
  40963a:	2020      	movs	r0, #32
  40963c:	4770      	bx	lr
  40963e:	0c1b      	lsrs	r3, r3, #16
  409640:	2010      	movs	r0, #16
  409642:	e7e9      	b.n	409618 <__lo0bits+0x20>
  409644:	3001      	adds	r0, #1
  409646:	600b      	str	r3, [r1, #0]
  409648:	4770      	bx	lr
  40964a:	2000      	movs	r0, #0
  40964c:	4770      	bx	lr
  40964e:	085b      	lsrs	r3, r3, #1
  409650:	600b      	str	r3, [r1, #0]
  409652:	2001      	movs	r0, #1
  409654:	4770      	bx	lr
  409656:	bf00      	nop

00409658 <__i2b>:
  409658:	b510      	push	{r4, lr}
  40965a:	460c      	mov	r4, r1
  40965c:	2101      	movs	r1, #1
  40965e:	f7ff ff3b 	bl	4094d8 <_Balloc>
  409662:	2201      	movs	r2, #1
  409664:	6144      	str	r4, [r0, #20]
  409666:	6102      	str	r2, [r0, #16]
  409668:	bd10      	pop	{r4, pc}
  40966a:	bf00      	nop

0040966c <__multiply>:
  40966c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409670:	690c      	ldr	r4, [r1, #16]
  409672:	6915      	ldr	r5, [r2, #16]
  409674:	42ac      	cmp	r4, r5
  409676:	b083      	sub	sp, #12
  409678:	468b      	mov	fp, r1
  40967a:	4616      	mov	r6, r2
  40967c:	da04      	bge.n	409688 <__multiply+0x1c>
  40967e:	4622      	mov	r2, r4
  409680:	46b3      	mov	fp, r6
  409682:	462c      	mov	r4, r5
  409684:	460e      	mov	r6, r1
  409686:	4615      	mov	r5, r2
  409688:	f8db 3008 	ldr.w	r3, [fp, #8]
  40968c:	f8db 1004 	ldr.w	r1, [fp, #4]
  409690:	eb04 0805 	add.w	r8, r4, r5
  409694:	4598      	cmp	r8, r3
  409696:	bfc8      	it	gt
  409698:	3101      	addgt	r1, #1
  40969a:	f7ff ff1d 	bl	4094d8 <_Balloc>
  40969e:	f100 0914 	add.w	r9, r0, #20
  4096a2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4096a6:	45d1      	cmp	r9, sl
  4096a8:	9000      	str	r0, [sp, #0]
  4096aa:	d205      	bcs.n	4096b8 <__multiply+0x4c>
  4096ac:	464b      	mov	r3, r9
  4096ae:	2100      	movs	r1, #0
  4096b0:	f843 1b04 	str.w	r1, [r3], #4
  4096b4:	459a      	cmp	sl, r3
  4096b6:	d8fb      	bhi.n	4096b0 <__multiply+0x44>
  4096b8:	f106 0c14 	add.w	ip, r6, #20
  4096bc:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4096c0:	f10b 0b14 	add.w	fp, fp, #20
  4096c4:	459c      	cmp	ip, r3
  4096c6:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4096ca:	d24c      	bcs.n	409766 <__multiply+0xfa>
  4096cc:	f8cd a004 	str.w	sl, [sp, #4]
  4096d0:	469a      	mov	sl, r3
  4096d2:	f8dc 5000 	ldr.w	r5, [ip]
  4096d6:	b2af      	uxth	r7, r5
  4096d8:	b1ef      	cbz	r7, 409716 <__multiply+0xaa>
  4096da:	2100      	movs	r1, #0
  4096dc:	464d      	mov	r5, r9
  4096de:	465e      	mov	r6, fp
  4096e0:	460c      	mov	r4, r1
  4096e2:	f856 2b04 	ldr.w	r2, [r6], #4
  4096e6:	6828      	ldr	r0, [r5, #0]
  4096e8:	b293      	uxth	r3, r2
  4096ea:	b281      	uxth	r1, r0
  4096ec:	fb07 1303 	mla	r3, r7, r3, r1
  4096f0:	0c12      	lsrs	r2, r2, #16
  4096f2:	0c01      	lsrs	r1, r0, #16
  4096f4:	4423      	add	r3, r4
  4096f6:	fb07 1102 	mla	r1, r7, r2, r1
  4096fa:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4096fe:	b29b      	uxth	r3, r3
  409700:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  409704:	45b6      	cmp	lr, r6
  409706:	f845 3b04 	str.w	r3, [r5], #4
  40970a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40970e:	d8e8      	bhi.n	4096e2 <__multiply+0x76>
  409710:	602c      	str	r4, [r5, #0]
  409712:	f8dc 5000 	ldr.w	r5, [ip]
  409716:	0c2d      	lsrs	r5, r5, #16
  409718:	d01d      	beq.n	409756 <__multiply+0xea>
  40971a:	f8d9 3000 	ldr.w	r3, [r9]
  40971e:	4648      	mov	r0, r9
  409720:	461c      	mov	r4, r3
  409722:	4659      	mov	r1, fp
  409724:	2200      	movs	r2, #0
  409726:	880e      	ldrh	r6, [r1, #0]
  409728:	0c24      	lsrs	r4, r4, #16
  40972a:	fb05 4406 	mla	r4, r5, r6, r4
  40972e:	4422      	add	r2, r4
  409730:	b29b      	uxth	r3, r3
  409732:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  409736:	f840 3b04 	str.w	r3, [r0], #4
  40973a:	f851 3b04 	ldr.w	r3, [r1], #4
  40973e:	6804      	ldr	r4, [r0, #0]
  409740:	0c1b      	lsrs	r3, r3, #16
  409742:	b2a6      	uxth	r6, r4
  409744:	fb05 6303 	mla	r3, r5, r3, r6
  409748:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40974c:	458e      	cmp	lr, r1
  40974e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  409752:	d8e8      	bhi.n	409726 <__multiply+0xba>
  409754:	6003      	str	r3, [r0, #0]
  409756:	f10c 0c04 	add.w	ip, ip, #4
  40975a:	45e2      	cmp	sl, ip
  40975c:	f109 0904 	add.w	r9, r9, #4
  409760:	d8b7      	bhi.n	4096d2 <__multiply+0x66>
  409762:	f8dd a004 	ldr.w	sl, [sp, #4]
  409766:	f1b8 0f00 	cmp.w	r8, #0
  40976a:	dd0b      	ble.n	409784 <__multiply+0x118>
  40976c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  409770:	f1aa 0a04 	sub.w	sl, sl, #4
  409774:	b11b      	cbz	r3, 40977e <__multiply+0x112>
  409776:	e005      	b.n	409784 <__multiply+0x118>
  409778:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40977c:	b913      	cbnz	r3, 409784 <__multiply+0x118>
  40977e:	f1b8 0801 	subs.w	r8, r8, #1
  409782:	d1f9      	bne.n	409778 <__multiply+0x10c>
  409784:	9800      	ldr	r0, [sp, #0]
  409786:	f8c0 8010 	str.w	r8, [r0, #16]
  40978a:	b003      	add	sp, #12
  40978c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409790 <__pow5mult>:
  409790:	f012 0303 	ands.w	r3, r2, #3
  409794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409798:	4614      	mov	r4, r2
  40979a:	4607      	mov	r7, r0
  40979c:	d12e      	bne.n	4097fc <__pow5mult+0x6c>
  40979e:	460d      	mov	r5, r1
  4097a0:	10a4      	asrs	r4, r4, #2
  4097a2:	d01c      	beq.n	4097de <__pow5mult+0x4e>
  4097a4:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4097a6:	b396      	cbz	r6, 40980e <__pow5mult+0x7e>
  4097a8:	07e3      	lsls	r3, r4, #31
  4097aa:	f04f 0800 	mov.w	r8, #0
  4097ae:	d406      	bmi.n	4097be <__pow5mult+0x2e>
  4097b0:	1064      	asrs	r4, r4, #1
  4097b2:	d014      	beq.n	4097de <__pow5mult+0x4e>
  4097b4:	6830      	ldr	r0, [r6, #0]
  4097b6:	b1a8      	cbz	r0, 4097e4 <__pow5mult+0x54>
  4097b8:	4606      	mov	r6, r0
  4097ba:	07e3      	lsls	r3, r4, #31
  4097bc:	d5f8      	bpl.n	4097b0 <__pow5mult+0x20>
  4097be:	4632      	mov	r2, r6
  4097c0:	4629      	mov	r1, r5
  4097c2:	4638      	mov	r0, r7
  4097c4:	f7ff ff52 	bl	40966c <__multiply>
  4097c8:	b1b5      	cbz	r5, 4097f8 <__pow5mult+0x68>
  4097ca:	686a      	ldr	r2, [r5, #4]
  4097cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4097ce:	1064      	asrs	r4, r4, #1
  4097d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4097d4:	6029      	str	r1, [r5, #0]
  4097d6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4097da:	4605      	mov	r5, r0
  4097dc:	d1ea      	bne.n	4097b4 <__pow5mult+0x24>
  4097de:	4628      	mov	r0, r5
  4097e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4097e4:	4632      	mov	r2, r6
  4097e6:	4631      	mov	r1, r6
  4097e8:	4638      	mov	r0, r7
  4097ea:	f7ff ff3f 	bl	40966c <__multiply>
  4097ee:	6030      	str	r0, [r6, #0]
  4097f0:	f8c0 8000 	str.w	r8, [r0]
  4097f4:	4606      	mov	r6, r0
  4097f6:	e7e0      	b.n	4097ba <__pow5mult+0x2a>
  4097f8:	4605      	mov	r5, r0
  4097fa:	e7d9      	b.n	4097b0 <__pow5mult+0x20>
  4097fc:	1e5a      	subs	r2, r3, #1
  4097fe:	4d0b      	ldr	r5, [pc, #44]	; (40982c <__pow5mult+0x9c>)
  409800:	2300      	movs	r3, #0
  409802:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  409806:	f7ff fe97 	bl	409538 <__multadd>
  40980a:	4605      	mov	r5, r0
  40980c:	e7c8      	b.n	4097a0 <__pow5mult+0x10>
  40980e:	2101      	movs	r1, #1
  409810:	4638      	mov	r0, r7
  409812:	f7ff fe61 	bl	4094d8 <_Balloc>
  409816:	f240 2171 	movw	r1, #625	; 0x271
  40981a:	2201      	movs	r2, #1
  40981c:	2300      	movs	r3, #0
  40981e:	6141      	str	r1, [r0, #20]
  409820:	6102      	str	r2, [r0, #16]
  409822:	4606      	mov	r6, r0
  409824:	64b8      	str	r0, [r7, #72]	; 0x48
  409826:	6003      	str	r3, [r0, #0]
  409828:	e7be      	b.n	4097a8 <__pow5mult+0x18>
  40982a:	bf00      	nop
  40982c:	0040b270 	.word	0x0040b270

00409830 <__lshift>:
  409830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409834:	4691      	mov	r9, r2
  409836:	690a      	ldr	r2, [r1, #16]
  409838:	688b      	ldr	r3, [r1, #8]
  40983a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40983e:	eb04 0802 	add.w	r8, r4, r2
  409842:	f108 0501 	add.w	r5, r8, #1
  409846:	429d      	cmp	r5, r3
  409848:	460e      	mov	r6, r1
  40984a:	4607      	mov	r7, r0
  40984c:	6849      	ldr	r1, [r1, #4]
  40984e:	dd04      	ble.n	40985a <__lshift+0x2a>
  409850:	005b      	lsls	r3, r3, #1
  409852:	429d      	cmp	r5, r3
  409854:	f101 0101 	add.w	r1, r1, #1
  409858:	dcfa      	bgt.n	409850 <__lshift+0x20>
  40985a:	4638      	mov	r0, r7
  40985c:	f7ff fe3c 	bl	4094d8 <_Balloc>
  409860:	2c00      	cmp	r4, #0
  409862:	f100 0314 	add.w	r3, r0, #20
  409866:	dd06      	ble.n	409876 <__lshift+0x46>
  409868:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40986c:	2100      	movs	r1, #0
  40986e:	f843 1b04 	str.w	r1, [r3], #4
  409872:	429a      	cmp	r2, r3
  409874:	d1fb      	bne.n	40986e <__lshift+0x3e>
  409876:	6934      	ldr	r4, [r6, #16]
  409878:	f106 0114 	add.w	r1, r6, #20
  40987c:	f019 091f 	ands.w	r9, r9, #31
  409880:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  409884:	d01d      	beq.n	4098c2 <__lshift+0x92>
  409886:	f1c9 0c20 	rsb	ip, r9, #32
  40988a:	2200      	movs	r2, #0
  40988c:	680c      	ldr	r4, [r1, #0]
  40988e:	fa04 f409 	lsl.w	r4, r4, r9
  409892:	4314      	orrs	r4, r2
  409894:	f843 4b04 	str.w	r4, [r3], #4
  409898:	f851 2b04 	ldr.w	r2, [r1], #4
  40989c:	458e      	cmp	lr, r1
  40989e:	fa22 f20c 	lsr.w	r2, r2, ip
  4098a2:	d8f3      	bhi.n	40988c <__lshift+0x5c>
  4098a4:	601a      	str	r2, [r3, #0]
  4098a6:	b10a      	cbz	r2, 4098ac <__lshift+0x7c>
  4098a8:	f108 0502 	add.w	r5, r8, #2
  4098ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4098ae:	6872      	ldr	r2, [r6, #4]
  4098b0:	3d01      	subs	r5, #1
  4098b2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4098b6:	6105      	str	r5, [r0, #16]
  4098b8:	6031      	str	r1, [r6, #0]
  4098ba:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4098be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4098c2:	3b04      	subs	r3, #4
  4098c4:	f851 2b04 	ldr.w	r2, [r1], #4
  4098c8:	f843 2f04 	str.w	r2, [r3, #4]!
  4098cc:	458e      	cmp	lr, r1
  4098ce:	d8f9      	bhi.n	4098c4 <__lshift+0x94>
  4098d0:	e7ec      	b.n	4098ac <__lshift+0x7c>
  4098d2:	bf00      	nop

004098d4 <__mcmp>:
  4098d4:	b430      	push	{r4, r5}
  4098d6:	690b      	ldr	r3, [r1, #16]
  4098d8:	4605      	mov	r5, r0
  4098da:	6900      	ldr	r0, [r0, #16]
  4098dc:	1ac0      	subs	r0, r0, r3
  4098de:	d10f      	bne.n	409900 <__mcmp+0x2c>
  4098e0:	009b      	lsls	r3, r3, #2
  4098e2:	3514      	adds	r5, #20
  4098e4:	3114      	adds	r1, #20
  4098e6:	4419      	add	r1, r3
  4098e8:	442b      	add	r3, r5
  4098ea:	e001      	b.n	4098f0 <__mcmp+0x1c>
  4098ec:	429d      	cmp	r5, r3
  4098ee:	d207      	bcs.n	409900 <__mcmp+0x2c>
  4098f0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4098f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4098f8:	4294      	cmp	r4, r2
  4098fa:	d0f7      	beq.n	4098ec <__mcmp+0x18>
  4098fc:	d302      	bcc.n	409904 <__mcmp+0x30>
  4098fe:	2001      	movs	r0, #1
  409900:	bc30      	pop	{r4, r5}
  409902:	4770      	bx	lr
  409904:	f04f 30ff 	mov.w	r0, #4294967295
  409908:	e7fa      	b.n	409900 <__mcmp+0x2c>
  40990a:	bf00      	nop

0040990c <__mdiff>:
  40990c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409910:	690f      	ldr	r7, [r1, #16]
  409912:	460e      	mov	r6, r1
  409914:	6911      	ldr	r1, [r2, #16]
  409916:	1a7f      	subs	r7, r7, r1
  409918:	2f00      	cmp	r7, #0
  40991a:	4690      	mov	r8, r2
  40991c:	d117      	bne.n	40994e <__mdiff+0x42>
  40991e:	0089      	lsls	r1, r1, #2
  409920:	f106 0514 	add.w	r5, r6, #20
  409924:	f102 0e14 	add.w	lr, r2, #20
  409928:	186b      	adds	r3, r5, r1
  40992a:	4471      	add	r1, lr
  40992c:	e001      	b.n	409932 <__mdiff+0x26>
  40992e:	429d      	cmp	r5, r3
  409930:	d25c      	bcs.n	4099ec <__mdiff+0xe0>
  409932:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  409936:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40993a:	42a2      	cmp	r2, r4
  40993c:	d0f7      	beq.n	40992e <__mdiff+0x22>
  40993e:	d25e      	bcs.n	4099fe <__mdiff+0xf2>
  409940:	4633      	mov	r3, r6
  409942:	462c      	mov	r4, r5
  409944:	4646      	mov	r6, r8
  409946:	4675      	mov	r5, lr
  409948:	4698      	mov	r8, r3
  40994a:	2701      	movs	r7, #1
  40994c:	e005      	b.n	40995a <__mdiff+0x4e>
  40994e:	db58      	blt.n	409a02 <__mdiff+0xf6>
  409950:	f106 0514 	add.w	r5, r6, #20
  409954:	f108 0414 	add.w	r4, r8, #20
  409958:	2700      	movs	r7, #0
  40995a:	6871      	ldr	r1, [r6, #4]
  40995c:	f7ff fdbc 	bl	4094d8 <_Balloc>
  409960:	f8d8 3010 	ldr.w	r3, [r8, #16]
  409964:	6936      	ldr	r6, [r6, #16]
  409966:	60c7      	str	r7, [r0, #12]
  409968:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40996c:	46a6      	mov	lr, r4
  40996e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  409972:	f100 0414 	add.w	r4, r0, #20
  409976:	2300      	movs	r3, #0
  409978:	f85e 1b04 	ldr.w	r1, [lr], #4
  40997c:	f855 8b04 	ldr.w	r8, [r5], #4
  409980:	b28a      	uxth	r2, r1
  409982:	fa13 f388 	uxtah	r3, r3, r8
  409986:	0c09      	lsrs	r1, r1, #16
  409988:	1a9a      	subs	r2, r3, r2
  40998a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40998e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  409992:	b292      	uxth	r2, r2
  409994:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  409998:	45f4      	cmp	ip, lr
  40999a:	f844 2b04 	str.w	r2, [r4], #4
  40999e:	ea4f 4323 	mov.w	r3, r3, asr #16
  4099a2:	d8e9      	bhi.n	409978 <__mdiff+0x6c>
  4099a4:	42af      	cmp	r7, r5
  4099a6:	d917      	bls.n	4099d8 <__mdiff+0xcc>
  4099a8:	46a4      	mov	ip, r4
  4099aa:	46ae      	mov	lr, r5
  4099ac:	f85e 2b04 	ldr.w	r2, [lr], #4
  4099b0:	fa13 f382 	uxtah	r3, r3, r2
  4099b4:	1419      	asrs	r1, r3, #16
  4099b6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4099ba:	b29b      	uxth	r3, r3
  4099bc:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4099c0:	4577      	cmp	r7, lr
  4099c2:	f84c 2b04 	str.w	r2, [ip], #4
  4099c6:	ea4f 4321 	mov.w	r3, r1, asr #16
  4099ca:	d8ef      	bhi.n	4099ac <__mdiff+0xa0>
  4099cc:	43ed      	mvns	r5, r5
  4099ce:	442f      	add	r7, r5
  4099d0:	f027 0703 	bic.w	r7, r7, #3
  4099d4:	3704      	adds	r7, #4
  4099d6:	443c      	add	r4, r7
  4099d8:	3c04      	subs	r4, #4
  4099da:	b922      	cbnz	r2, 4099e6 <__mdiff+0xda>
  4099dc:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4099e0:	3e01      	subs	r6, #1
  4099e2:	2b00      	cmp	r3, #0
  4099e4:	d0fa      	beq.n	4099dc <__mdiff+0xd0>
  4099e6:	6106      	str	r6, [r0, #16]
  4099e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4099ec:	2100      	movs	r1, #0
  4099ee:	f7ff fd73 	bl	4094d8 <_Balloc>
  4099f2:	2201      	movs	r2, #1
  4099f4:	2300      	movs	r3, #0
  4099f6:	6102      	str	r2, [r0, #16]
  4099f8:	6143      	str	r3, [r0, #20]
  4099fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4099fe:	4674      	mov	r4, lr
  409a00:	e7ab      	b.n	40995a <__mdiff+0x4e>
  409a02:	4633      	mov	r3, r6
  409a04:	f106 0414 	add.w	r4, r6, #20
  409a08:	f102 0514 	add.w	r5, r2, #20
  409a0c:	4616      	mov	r6, r2
  409a0e:	2701      	movs	r7, #1
  409a10:	4698      	mov	r8, r3
  409a12:	e7a2      	b.n	40995a <__mdiff+0x4e>

00409a14 <__d2b>:
  409a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409a18:	b082      	sub	sp, #8
  409a1a:	2101      	movs	r1, #1
  409a1c:	461c      	mov	r4, r3
  409a1e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  409a22:	4615      	mov	r5, r2
  409a24:	9e08      	ldr	r6, [sp, #32]
  409a26:	f7ff fd57 	bl	4094d8 <_Balloc>
  409a2a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  409a2e:	4680      	mov	r8, r0
  409a30:	b10f      	cbz	r7, 409a36 <__d2b+0x22>
  409a32:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  409a36:	9401      	str	r4, [sp, #4]
  409a38:	b31d      	cbz	r5, 409a82 <__d2b+0x6e>
  409a3a:	a802      	add	r0, sp, #8
  409a3c:	f840 5d08 	str.w	r5, [r0, #-8]!
  409a40:	f7ff fdda 	bl	4095f8 <__lo0bits>
  409a44:	2800      	cmp	r0, #0
  409a46:	d134      	bne.n	409ab2 <__d2b+0x9e>
  409a48:	e89d 000c 	ldmia.w	sp, {r2, r3}
  409a4c:	f8c8 2014 	str.w	r2, [r8, #20]
  409a50:	2b00      	cmp	r3, #0
  409a52:	bf0c      	ite	eq
  409a54:	2101      	moveq	r1, #1
  409a56:	2102      	movne	r1, #2
  409a58:	f8c8 3018 	str.w	r3, [r8, #24]
  409a5c:	f8c8 1010 	str.w	r1, [r8, #16]
  409a60:	b9df      	cbnz	r7, 409a9a <__d2b+0x86>
  409a62:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  409a66:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  409a6a:	6030      	str	r0, [r6, #0]
  409a6c:	6918      	ldr	r0, [r3, #16]
  409a6e:	f7ff fda3 	bl	4095b8 <__hi0bits>
  409a72:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409a74:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  409a78:	6018      	str	r0, [r3, #0]
  409a7a:	4640      	mov	r0, r8
  409a7c:	b002      	add	sp, #8
  409a7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409a82:	a801      	add	r0, sp, #4
  409a84:	f7ff fdb8 	bl	4095f8 <__lo0bits>
  409a88:	9b01      	ldr	r3, [sp, #4]
  409a8a:	f8c8 3014 	str.w	r3, [r8, #20]
  409a8e:	2101      	movs	r1, #1
  409a90:	3020      	adds	r0, #32
  409a92:	f8c8 1010 	str.w	r1, [r8, #16]
  409a96:	2f00      	cmp	r7, #0
  409a98:	d0e3      	beq.n	409a62 <__d2b+0x4e>
  409a9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409a9c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  409aa0:	4407      	add	r7, r0
  409aa2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  409aa6:	6037      	str	r7, [r6, #0]
  409aa8:	6018      	str	r0, [r3, #0]
  409aaa:	4640      	mov	r0, r8
  409aac:	b002      	add	sp, #8
  409aae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409ab2:	e89d 000a 	ldmia.w	sp, {r1, r3}
  409ab6:	f1c0 0220 	rsb	r2, r0, #32
  409aba:	fa03 f202 	lsl.w	r2, r3, r2
  409abe:	430a      	orrs	r2, r1
  409ac0:	40c3      	lsrs	r3, r0
  409ac2:	9301      	str	r3, [sp, #4]
  409ac4:	f8c8 2014 	str.w	r2, [r8, #20]
  409ac8:	e7c2      	b.n	409a50 <__d2b+0x3c>
  409aca:	bf00      	nop

00409acc <_realloc_r>:
  409acc:	2900      	cmp	r1, #0
  409ace:	f000 8095 	beq.w	409bfc <_realloc_r+0x130>
  409ad2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409ad6:	460d      	mov	r5, r1
  409ad8:	4616      	mov	r6, r2
  409ada:	b083      	sub	sp, #12
  409adc:	4680      	mov	r8, r0
  409ade:	f106 070b 	add.w	r7, r6, #11
  409ae2:	f7fb fc2b 	bl	40533c <__malloc_lock>
  409ae6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  409aea:	2f16      	cmp	r7, #22
  409aec:	f02e 0403 	bic.w	r4, lr, #3
  409af0:	f1a5 0908 	sub.w	r9, r5, #8
  409af4:	d83c      	bhi.n	409b70 <_realloc_r+0xa4>
  409af6:	2210      	movs	r2, #16
  409af8:	4617      	mov	r7, r2
  409afa:	42be      	cmp	r6, r7
  409afc:	d83d      	bhi.n	409b7a <_realloc_r+0xae>
  409afe:	4294      	cmp	r4, r2
  409b00:	da43      	bge.n	409b8a <_realloc_r+0xbe>
  409b02:	4bc4      	ldr	r3, [pc, #784]	; (409e14 <_realloc_r+0x348>)
  409b04:	6899      	ldr	r1, [r3, #8]
  409b06:	eb09 0004 	add.w	r0, r9, r4
  409b0a:	4288      	cmp	r0, r1
  409b0c:	f000 80b4 	beq.w	409c78 <_realloc_r+0x1ac>
  409b10:	6843      	ldr	r3, [r0, #4]
  409b12:	f023 0101 	bic.w	r1, r3, #1
  409b16:	4401      	add	r1, r0
  409b18:	6849      	ldr	r1, [r1, #4]
  409b1a:	07c9      	lsls	r1, r1, #31
  409b1c:	d54c      	bpl.n	409bb8 <_realloc_r+0xec>
  409b1e:	f01e 0f01 	tst.w	lr, #1
  409b22:	f000 809b 	beq.w	409c5c <_realloc_r+0x190>
  409b26:	4631      	mov	r1, r6
  409b28:	4640      	mov	r0, r8
  409b2a:	f7fb f86f 	bl	404c0c <_malloc_r>
  409b2e:	4606      	mov	r6, r0
  409b30:	2800      	cmp	r0, #0
  409b32:	d03a      	beq.n	409baa <_realloc_r+0xde>
  409b34:	f855 3c04 	ldr.w	r3, [r5, #-4]
  409b38:	f023 0301 	bic.w	r3, r3, #1
  409b3c:	444b      	add	r3, r9
  409b3e:	f1a0 0208 	sub.w	r2, r0, #8
  409b42:	429a      	cmp	r2, r3
  409b44:	f000 8121 	beq.w	409d8a <_realloc_r+0x2be>
  409b48:	1f22      	subs	r2, r4, #4
  409b4a:	2a24      	cmp	r2, #36	; 0x24
  409b4c:	f200 8107 	bhi.w	409d5e <_realloc_r+0x292>
  409b50:	2a13      	cmp	r2, #19
  409b52:	f200 80db 	bhi.w	409d0c <_realloc_r+0x240>
  409b56:	4603      	mov	r3, r0
  409b58:	462a      	mov	r2, r5
  409b5a:	6811      	ldr	r1, [r2, #0]
  409b5c:	6019      	str	r1, [r3, #0]
  409b5e:	6851      	ldr	r1, [r2, #4]
  409b60:	6059      	str	r1, [r3, #4]
  409b62:	6892      	ldr	r2, [r2, #8]
  409b64:	609a      	str	r2, [r3, #8]
  409b66:	4629      	mov	r1, r5
  409b68:	4640      	mov	r0, r8
  409b6a:	f7ff f8c1 	bl	408cf0 <_free_r>
  409b6e:	e01c      	b.n	409baa <_realloc_r+0xde>
  409b70:	f027 0707 	bic.w	r7, r7, #7
  409b74:	2f00      	cmp	r7, #0
  409b76:	463a      	mov	r2, r7
  409b78:	dabf      	bge.n	409afa <_realloc_r+0x2e>
  409b7a:	2600      	movs	r6, #0
  409b7c:	230c      	movs	r3, #12
  409b7e:	4630      	mov	r0, r6
  409b80:	f8c8 3000 	str.w	r3, [r8]
  409b84:	b003      	add	sp, #12
  409b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409b8a:	462e      	mov	r6, r5
  409b8c:	1be3      	subs	r3, r4, r7
  409b8e:	2b0f      	cmp	r3, #15
  409b90:	d81e      	bhi.n	409bd0 <_realloc_r+0x104>
  409b92:	f8d9 3004 	ldr.w	r3, [r9, #4]
  409b96:	f003 0301 	and.w	r3, r3, #1
  409b9a:	4323      	orrs	r3, r4
  409b9c:	444c      	add	r4, r9
  409b9e:	f8c9 3004 	str.w	r3, [r9, #4]
  409ba2:	6863      	ldr	r3, [r4, #4]
  409ba4:	f043 0301 	orr.w	r3, r3, #1
  409ba8:	6063      	str	r3, [r4, #4]
  409baa:	4640      	mov	r0, r8
  409bac:	f7fb fbcc 	bl	405348 <__malloc_unlock>
  409bb0:	4630      	mov	r0, r6
  409bb2:	b003      	add	sp, #12
  409bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409bb8:	f023 0303 	bic.w	r3, r3, #3
  409bbc:	18e1      	adds	r1, r4, r3
  409bbe:	4291      	cmp	r1, r2
  409bc0:	db1f      	blt.n	409c02 <_realloc_r+0x136>
  409bc2:	68c3      	ldr	r3, [r0, #12]
  409bc4:	6882      	ldr	r2, [r0, #8]
  409bc6:	462e      	mov	r6, r5
  409bc8:	60d3      	str	r3, [r2, #12]
  409bca:	460c      	mov	r4, r1
  409bcc:	609a      	str	r2, [r3, #8]
  409bce:	e7dd      	b.n	409b8c <_realloc_r+0xc0>
  409bd0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  409bd4:	eb09 0107 	add.w	r1, r9, r7
  409bd8:	f002 0201 	and.w	r2, r2, #1
  409bdc:	444c      	add	r4, r9
  409bde:	f043 0301 	orr.w	r3, r3, #1
  409be2:	4317      	orrs	r7, r2
  409be4:	f8c9 7004 	str.w	r7, [r9, #4]
  409be8:	604b      	str	r3, [r1, #4]
  409bea:	6863      	ldr	r3, [r4, #4]
  409bec:	f043 0301 	orr.w	r3, r3, #1
  409bf0:	3108      	adds	r1, #8
  409bf2:	6063      	str	r3, [r4, #4]
  409bf4:	4640      	mov	r0, r8
  409bf6:	f7ff f87b 	bl	408cf0 <_free_r>
  409bfa:	e7d6      	b.n	409baa <_realloc_r+0xde>
  409bfc:	4611      	mov	r1, r2
  409bfe:	f7fb b805 	b.w	404c0c <_malloc_r>
  409c02:	f01e 0f01 	tst.w	lr, #1
  409c06:	d18e      	bne.n	409b26 <_realloc_r+0x5a>
  409c08:	f855 1c08 	ldr.w	r1, [r5, #-8]
  409c0c:	eba9 0a01 	sub.w	sl, r9, r1
  409c10:	f8da 1004 	ldr.w	r1, [sl, #4]
  409c14:	f021 0103 	bic.w	r1, r1, #3
  409c18:	440b      	add	r3, r1
  409c1a:	4423      	add	r3, r4
  409c1c:	4293      	cmp	r3, r2
  409c1e:	db25      	blt.n	409c6c <_realloc_r+0x1a0>
  409c20:	68c2      	ldr	r2, [r0, #12]
  409c22:	6881      	ldr	r1, [r0, #8]
  409c24:	4656      	mov	r6, sl
  409c26:	60ca      	str	r2, [r1, #12]
  409c28:	6091      	str	r1, [r2, #8]
  409c2a:	f8da 100c 	ldr.w	r1, [sl, #12]
  409c2e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  409c32:	1f22      	subs	r2, r4, #4
  409c34:	2a24      	cmp	r2, #36	; 0x24
  409c36:	60c1      	str	r1, [r0, #12]
  409c38:	6088      	str	r0, [r1, #8]
  409c3a:	f200 8094 	bhi.w	409d66 <_realloc_r+0x29a>
  409c3e:	2a13      	cmp	r2, #19
  409c40:	d96f      	bls.n	409d22 <_realloc_r+0x256>
  409c42:	6829      	ldr	r1, [r5, #0]
  409c44:	f8ca 1008 	str.w	r1, [sl, #8]
  409c48:	6869      	ldr	r1, [r5, #4]
  409c4a:	f8ca 100c 	str.w	r1, [sl, #12]
  409c4e:	2a1b      	cmp	r2, #27
  409c50:	f200 80a2 	bhi.w	409d98 <_realloc_r+0x2cc>
  409c54:	3508      	adds	r5, #8
  409c56:	f10a 0210 	add.w	r2, sl, #16
  409c5a:	e063      	b.n	409d24 <_realloc_r+0x258>
  409c5c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  409c60:	eba9 0a03 	sub.w	sl, r9, r3
  409c64:	f8da 1004 	ldr.w	r1, [sl, #4]
  409c68:	f021 0103 	bic.w	r1, r1, #3
  409c6c:	1863      	adds	r3, r4, r1
  409c6e:	4293      	cmp	r3, r2
  409c70:	f6ff af59 	blt.w	409b26 <_realloc_r+0x5a>
  409c74:	4656      	mov	r6, sl
  409c76:	e7d8      	b.n	409c2a <_realloc_r+0x15e>
  409c78:	6841      	ldr	r1, [r0, #4]
  409c7a:	f021 0b03 	bic.w	fp, r1, #3
  409c7e:	44a3      	add	fp, r4
  409c80:	f107 0010 	add.w	r0, r7, #16
  409c84:	4583      	cmp	fp, r0
  409c86:	da56      	bge.n	409d36 <_realloc_r+0x26a>
  409c88:	f01e 0f01 	tst.w	lr, #1
  409c8c:	f47f af4b 	bne.w	409b26 <_realloc_r+0x5a>
  409c90:	f855 1c08 	ldr.w	r1, [r5, #-8]
  409c94:	eba9 0a01 	sub.w	sl, r9, r1
  409c98:	f8da 1004 	ldr.w	r1, [sl, #4]
  409c9c:	f021 0103 	bic.w	r1, r1, #3
  409ca0:	448b      	add	fp, r1
  409ca2:	4558      	cmp	r0, fp
  409ca4:	dce2      	bgt.n	409c6c <_realloc_r+0x1a0>
  409ca6:	4656      	mov	r6, sl
  409ca8:	f8da 100c 	ldr.w	r1, [sl, #12]
  409cac:	f856 0f08 	ldr.w	r0, [r6, #8]!
  409cb0:	1f22      	subs	r2, r4, #4
  409cb2:	2a24      	cmp	r2, #36	; 0x24
  409cb4:	60c1      	str	r1, [r0, #12]
  409cb6:	6088      	str	r0, [r1, #8]
  409cb8:	f200 808f 	bhi.w	409dda <_realloc_r+0x30e>
  409cbc:	2a13      	cmp	r2, #19
  409cbe:	f240 808a 	bls.w	409dd6 <_realloc_r+0x30a>
  409cc2:	6829      	ldr	r1, [r5, #0]
  409cc4:	f8ca 1008 	str.w	r1, [sl, #8]
  409cc8:	6869      	ldr	r1, [r5, #4]
  409cca:	f8ca 100c 	str.w	r1, [sl, #12]
  409cce:	2a1b      	cmp	r2, #27
  409cd0:	f200 808a 	bhi.w	409de8 <_realloc_r+0x31c>
  409cd4:	3508      	adds	r5, #8
  409cd6:	f10a 0210 	add.w	r2, sl, #16
  409cda:	6829      	ldr	r1, [r5, #0]
  409cdc:	6011      	str	r1, [r2, #0]
  409cde:	6869      	ldr	r1, [r5, #4]
  409ce0:	6051      	str	r1, [r2, #4]
  409ce2:	68a9      	ldr	r1, [r5, #8]
  409ce4:	6091      	str	r1, [r2, #8]
  409ce6:	eb0a 0107 	add.w	r1, sl, r7
  409cea:	ebab 0207 	sub.w	r2, fp, r7
  409cee:	f042 0201 	orr.w	r2, r2, #1
  409cf2:	6099      	str	r1, [r3, #8]
  409cf4:	604a      	str	r2, [r1, #4]
  409cf6:	f8da 3004 	ldr.w	r3, [sl, #4]
  409cfa:	f003 0301 	and.w	r3, r3, #1
  409cfe:	431f      	orrs	r7, r3
  409d00:	4640      	mov	r0, r8
  409d02:	f8ca 7004 	str.w	r7, [sl, #4]
  409d06:	f7fb fb1f 	bl	405348 <__malloc_unlock>
  409d0a:	e751      	b.n	409bb0 <_realloc_r+0xe4>
  409d0c:	682b      	ldr	r3, [r5, #0]
  409d0e:	6003      	str	r3, [r0, #0]
  409d10:	686b      	ldr	r3, [r5, #4]
  409d12:	6043      	str	r3, [r0, #4]
  409d14:	2a1b      	cmp	r2, #27
  409d16:	d82d      	bhi.n	409d74 <_realloc_r+0x2a8>
  409d18:	f100 0308 	add.w	r3, r0, #8
  409d1c:	f105 0208 	add.w	r2, r5, #8
  409d20:	e71b      	b.n	409b5a <_realloc_r+0x8e>
  409d22:	4632      	mov	r2, r6
  409d24:	6829      	ldr	r1, [r5, #0]
  409d26:	6011      	str	r1, [r2, #0]
  409d28:	6869      	ldr	r1, [r5, #4]
  409d2a:	6051      	str	r1, [r2, #4]
  409d2c:	68a9      	ldr	r1, [r5, #8]
  409d2e:	6091      	str	r1, [r2, #8]
  409d30:	461c      	mov	r4, r3
  409d32:	46d1      	mov	r9, sl
  409d34:	e72a      	b.n	409b8c <_realloc_r+0xc0>
  409d36:	eb09 0107 	add.w	r1, r9, r7
  409d3a:	ebab 0b07 	sub.w	fp, fp, r7
  409d3e:	f04b 0201 	orr.w	r2, fp, #1
  409d42:	6099      	str	r1, [r3, #8]
  409d44:	604a      	str	r2, [r1, #4]
  409d46:	f855 3c04 	ldr.w	r3, [r5, #-4]
  409d4a:	f003 0301 	and.w	r3, r3, #1
  409d4e:	431f      	orrs	r7, r3
  409d50:	4640      	mov	r0, r8
  409d52:	f845 7c04 	str.w	r7, [r5, #-4]
  409d56:	f7fb faf7 	bl	405348 <__malloc_unlock>
  409d5a:	462e      	mov	r6, r5
  409d5c:	e728      	b.n	409bb0 <_realloc_r+0xe4>
  409d5e:	4629      	mov	r1, r5
  409d60:	f7ff fb56 	bl	409410 <memmove>
  409d64:	e6ff      	b.n	409b66 <_realloc_r+0x9a>
  409d66:	4629      	mov	r1, r5
  409d68:	4630      	mov	r0, r6
  409d6a:	461c      	mov	r4, r3
  409d6c:	46d1      	mov	r9, sl
  409d6e:	f7ff fb4f 	bl	409410 <memmove>
  409d72:	e70b      	b.n	409b8c <_realloc_r+0xc0>
  409d74:	68ab      	ldr	r3, [r5, #8]
  409d76:	6083      	str	r3, [r0, #8]
  409d78:	68eb      	ldr	r3, [r5, #12]
  409d7a:	60c3      	str	r3, [r0, #12]
  409d7c:	2a24      	cmp	r2, #36	; 0x24
  409d7e:	d017      	beq.n	409db0 <_realloc_r+0x2e4>
  409d80:	f100 0310 	add.w	r3, r0, #16
  409d84:	f105 0210 	add.w	r2, r5, #16
  409d88:	e6e7      	b.n	409b5a <_realloc_r+0x8e>
  409d8a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  409d8e:	f023 0303 	bic.w	r3, r3, #3
  409d92:	441c      	add	r4, r3
  409d94:	462e      	mov	r6, r5
  409d96:	e6f9      	b.n	409b8c <_realloc_r+0xc0>
  409d98:	68a9      	ldr	r1, [r5, #8]
  409d9a:	f8ca 1010 	str.w	r1, [sl, #16]
  409d9e:	68e9      	ldr	r1, [r5, #12]
  409da0:	f8ca 1014 	str.w	r1, [sl, #20]
  409da4:	2a24      	cmp	r2, #36	; 0x24
  409da6:	d00c      	beq.n	409dc2 <_realloc_r+0x2f6>
  409da8:	3510      	adds	r5, #16
  409daa:	f10a 0218 	add.w	r2, sl, #24
  409dae:	e7b9      	b.n	409d24 <_realloc_r+0x258>
  409db0:	692b      	ldr	r3, [r5, #16]
  409db2:	6103      	str	r3, [r0, #16]
  409db4:	696b      	ldr	r3, [r5, #20]
  409db6:	6143      	str	r3, [r0, #20]
  409db8:	f105 0218 	add.w	r2, r5, #24
  409dbc:	f100 0318 	add.w	r3, r0, #24
  409dc0:	e6cb      	b.n	409b5a <_realloc_r+0x8e>
  409dc2:	692a      	ldr	r2, [r5, #16]
  409dc4:	f8ca 2018 	str.w	r2, [sl, #24]
  409dc8:	696a      	ldr	r2, [r5, #20]
  409dca:	f8ca 201c 	str.w	r2, [sl, #28]
  409dce:	3518      	adds	r5, #24
  409dd0:	f10a 0220 	add.w	r2, sl, #32
  409dd4:	e7a6      	b.n	409d24 <_realloc_r+0x258>
  409dd6:	4632      	mov	r2, r6
  409dd8:	e77f      	b.n	409cda <_realloc_r+0x20e>
  409dda:	4629      	mov	r1, r5
  409ddc:	4630      	mov	r0, r6
  409dde:	9301      	str	r3, [sp, #4]
  409de0:	f7ff fb16 	bl	409410 <memmove>
  409de4:	9b01      	ldr	r3, [sp, #4]
  409de6:	e77e      	b.n	409ce6 <_realloc_r+0x21a>
  409de8:	68a9      	ldr	r1, [r5, #8]
  409dea:	f8ca 1010 	str.w	r1, [sl, #16]
  409dee:	68e9      	ldr	r1, [r5, #12]
  409df0:	f8ca 1014 	str.w	r1, [sl, #20]
  409df4:	2a24      	cmp	r2, #36	; 0x24
  409df6:	d003      	beq.n	409e00 <_realloc_r+0x334>
  409df8:	3510      	adds	r5, #16
  409dfa:	f10a 0218 	add.w	r2, sl, #24
  409dfe:	e76c      	b.n	409cda <_realloc_r+0x20e>
  409e00:	692a      	ldr	r2, [r5, #16]
  409e02:	f8ca 2018 	str.w	r2, [sl, #24]
  409e06:	696a      	ldr	r2, [r5, #20]
  409e08:	f8ca 201c 	str.w	r2, [sl, #28]
  409e0c:	3518      	adds	r5, #24
  409e0e:	f10a 0220 	add.w	r2, sl, #32
  409e12:	e762      	b.n	409cda <_realloc_r+0x20e>
  409e14:	20400440 	.word	0x20400440

00409e18 <__sread>:
  409e18:	b510      	push	{r4, lr}
  409e1a:	460c      	mov	r4, r1
  409e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409e20:	f000 faa4 	bl	40a36c <_read_r>
  409e24:	2800      	cmp	r0, #0
  409e26:	db03      	blt.n	409e30 <__sread+0x18>
  409e28:	6d23      	ldr	r3, [r4, #80]	; 0x50
  409e2a:	4403      	add	r3, r0
  409e2c:	6523      	str	r3, [r4, #80]	; 0x50
  409e2e:	bd10      	pop	{r4, pc}
  409e30:	89a3      	ldrh	r3, [r4, #12]
  409e32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  409e36:	81a3      	strh	r3, [r4, #12]
  409e38:	bd10      	pop	{r4, pc}
  409e3a:	bf00      	nop

00409e3c <__swrite>:
  409e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409e40:	4616      	mov	r6, r2
  409e42:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  409e46:	461f      	mov	r7, r3
  409e48:	05d3      	lsls	r3, r2, #23
  409e4a:	460c      	mov	r4, r1
  409e4c:	4605      	mov	r5, r0
  409e4e:	d507      	bpl.n	409e60 <__swrite+0x24>
  409e50:	2200      	movs	r2, #0
  409e52:	2302      	movs	r3, #2
  409e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409e58:	f000 fa72 	bl	40a340 <_lseek_r>
  409e5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409e60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409e64:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  409e68:	81a2      	strh	r2, [r4, #12]
  409e6a:	463b      	mov	r3, r7
  409e6c:	4632      	mov	r2, r6
  409e6e:	4628      	mov	r0, r5
  409e70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  409e74:	f000 b922 	b.w	40a0bc <_write_r>

00409e78 <__sseek>:
  409e78:	b510      	push	{r4, lr}
  409e7a:	460c      	mov	r4, r1
  409e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409e80:	f000 fa5e 	bl	40a340 <_lseek_r>
  409e84:	89a3      	ldrh	r3, [r4, #12]
  409e86:	1c42      	adds	r2, r0, #1
  409e88:	bf0e      	itee	eq
  409e8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  409e8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  409e92:	6520      	strne	r0, [r4, #80]	; 0x50
  409e94:	81a3      	strh	r3, [r4, #12]
  409e96:	bd10      	pop	{r4, pc}

00409e98 <__sclose>:
  409e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409e9c:	f000 b9b6 	b.w	40a20c <_close_r>

00409ea0 <__ssprint_r>:
  409ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409ea4:	6893      	ldr	r3, [r2, #8]
  409ea6:	b083      	sub	sp, #12
  409ea8:	4690      	mov	r8, r2
  409eaa:	2b00      	cmp	r3, #0
  409eac:	d070      	beq.n	409f90 <__ssprint_r+0xf0>
  409eae:	4682      	mov	sl, r0
  409eb0:	460c      	mov	r4, r1
  409eb2:	6817      	ldr	r7, [r2, #0]
  409eb4:	688d      	ldr	r5, [r1, #8]
  409eb6:	6808      	ldr	r0, [r1, #0]
  409eb8:	e042      	b.n	409f40 <__ssprint_r+0xa0>
  409eba:	89a3      	ldrh	r3, [r4, #12]
  409ebc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  409ec0:	d02e      	beq.n	409f20 <__ssprint_r+0x80>
  409ec2:	6965      	ldr	r5, [r4, #20]
  409ec4:	6921      	ldr	r1, [r4, #16]
  409ec6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  409eca:	eba0 0b01 	sub.w	fp, r0, r1
  409ece:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  409ed2:	f10b 0001 	add.w	r0, fp, #1
  409ed6:	106d      	asrs	r5, r5, #1
  409ed8:	4430      	add	r0, r6
  409eda:	42a8      	cmp	r0, r5
  409edc:	462a      	mov	r2, r5
  409ede:	bf84      	itt	hi
  409ee0:	4605      	movhi	r5, r0
  409ee2:	462a      	movhi	r2, r5
  409ee4:	055b      	lsls	r3, r3, #21
  409ee6:	d538      	bpl.n	409f5a <__ssprint_r+0xba>
  409ee8:	4611      	mov	r1, r2
  409eea:	4650      	mov	r0, sl
  409eec:	f7fa fe8e 	bl	404c0c <_malloc_r>
  409ef0:	2800      	cmp	r0, #0
  409ef2:	d03c      	beq.n	409f6e <__ssprint_r+0xce>
  409ef4:	465a      	mov	r2, fp
  409ef6:	6921      	ldr	r1, [r4, #16]
  409ef8:	9001      	str	r0, [sp, #4]
  409efa:	f7fb f937 	bl	40516c <memcpy>
  409efe:	89a2      	ldrh	r2, [r4, #12]
  409f00:	9b01      	ldr	r3, [sp, #4]
  409f02:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  409f06:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  409f0a:	81a2      	strh	r2, [r4, #12]
  409f0c:	eba5 020b 	sub.w	r2, r5, fp
  409f10:	eb03 000b 	add.w	r0, r3, fp
  409f14:	6165      	str	r5, [r4, #20]
  409f16:	6123      	str	r3, [r4, #16]
  409f18:	6020      	str	r0, [r4, #0]
  409f1a:	60a2      	str	r2, [r4, #8]
  409f1c:	4635      	mov	r5, r6
  409f1e:	46b3      	mov	fp, r6
  409f20:	465a      	mov	r2, fp
  409f22:	4649      	mov	r1, r9
  409f24:	f7ff fa74 	bl	409410 <memmove>
  409f28:	f8d8 3008 	ldr.w	r3, [r8, #8]
  409f2c:	68a2      	ldr	r2, [r4, #8]
  409f2e:	6820      	ldr	r0, [r4, #0]
  409f30:	1b55      	subs	r5, r2, r5
  409f32:	4458      	add	r0, fp
  409f34:	1b9e      	subs	r6, r3, r6
  409f36:	60a5      	str	r5, [r4, #8]
  409f38:	6020      	str	r0, [r4, #0]
  409f3a:	f8c8 6008 	str.w	r6, [r8, #8]
  409f3e:	b33e      	cbz	r6, 409f90 <__ssprint_r+0xf0>
  409f40:	687e      	ldr	r6, [r7, #4]
  409f42:	463b      	mov	r3, r7
  409f44:	3708      	adds	r7, #8
  409f46:	2e00      	cmp	r6, #0
  409f48:	d0fa      	beq.n	409f40 <__ssprint_r+0xa0>
  409f4a:	42ae      	cmp	r6, r5
  409f4c:	f8d3 9000 	ldr.w	r9, [r3]
  409f50:	46ab      	mov	fp, r5
  409f52:	d2b2      	bcs.n	409eba <__ssprint_r+0x1a>
  409f54:	4635      	mov	r5, r6
  409f56:	46b3      	mov	fp, r6
  409f58:	e7e2      	b.n	409f20 <__ssprint_r+0x80>
  409f5a:	4650      	mov	r0, sl
  409f5c:	f7ff fdb6 	bl	409acc <_realloc_r>
  409f60:	4603      	mov	r3, r0
  409f62:	2800      	cmp	r0, #0
  409f64:	d1d2      	bne.n	409f0c <__ssprint_r+0x6c>
  409f66:	6921      	ldr	r1, [r4, #16]
  409f68:	4650      	mov	r0, sl
  409f6a:	f7fe fec1 	bl	408cf0 <_free_r>
  409f6e:	230c      	movs	r3, #12
  409f70:	f8ca 3000 	str.w	r3, [sl]
  409f74:	89a3      	ldrh	r3, [r4, #12]
  409f76:	2200      	movs	r2, #0
  409f78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409f7c:	f04f 30ff 	mov.w	r0, #4294967295
  409f80:	81a3      	strh	r3, [r4, #12]
  409f82:	f8c8 2008 	str.w	r2, [r8, #8]
  409f86:	f8c8 2004 	str.w	r2, [r8, #4]
  409f8a:	b003      	add	sp, #12
  409f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409f90:	2000      	movs	r0, #0
  409f92:	f8c8 0004 	str.w	r0, [r8, #4]
  409f96:	b003      	add	sp, #12
  409f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409f9c <__swbuf_r>:
  409f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409f9e:	460d      	mov	r5, r1
  409fa0:	4614      	mov	r4, r2
  409fa2:	4606      	mov	r6, r0
  409fa4:	b110      	cbz	r0, 409fac <__swbuf_r+0x10>
  409fa6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409fa8:	2b00      	cmp	r3, #0
  409faa:	d04b      	beq.n	40a044 <__swbuf_r+0xa8>
  409fac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409fb0:	69a3      	ldr	r3, [r4, #24]
  409fb2:	60a3      	str	r3, [r4, #8]
  409fb4:	b291      	uxth	r1, r2
  409fb6:	0708      	lsls	r0, r1, #28
  409fb8:	d539      	bpl.n	40a02e <__swbuf_r+0x92>
  409fba:	6923      	ldr	r3, [r4, #16]
  409fbc:	2b00      	cmp	r3, #0
  409fbe:	d036      	beq.n	40a02e <__swbuf_r+0x92>
  409fc0:	b2ed      	uxtb	r5, r5
  409fc2:	0489      	lsls	r1, r1, #18
  409fc4:	462f      	mov	r7, r5
  409fc6:	d515      	bpl.n	409ff4 <__swbuf_r+0x58>
  409fc8:	6822      	ldr	r2, [r4, #0]
  409fca:	6961      	ldr	r1, [r4, #20]
  409fcc:	1ad3      	subs	r3, r2, r3
  409fce:	428b      	cmp	r3, r1
  409fd0:	da1c      	bge.n	40a00c <__swbuf_r+0x70>
  409fd2:	3301      	adds	r3, #1
  409fd4:	68a1      	ldr	r1, [r4, #8]
  409fd6:	1c50      	adds	r0, r2, #1
  409fd8:	3901      	subs	r1, #1
  409fda:	60a1      	str	r1, [r4, #8]
  409fdc:	6020      	str	r0, [r4, #0]
  409fde:	7015      	strb	r5, [r2, #0]
  409fe0:	6962      	ldr	r2, [r4, #20]
  409fe2:	429a      	cmp	r2, r3
  409fe4:	d01a      	beq.n	40a01c <__swbuf_r+0x80>
  409fe6:	89a3      	ldrh	r3, [r4, #12]
  409fe8:	07db      	lsls	r3, r3, #31
  409fea:	d501      	bpl.n	409ff0 <__swbuf_r+0x54>
  409fec:	2d0a      	cmp	r5, #10
  409fee:	d015      	beq.n	40a01c <__swbuf_r+0x80>
  409ff0:	4638      	mov	r0, r7
  409ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409ff4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  409ff6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  409ffa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  409ffe:	81a2      	strh	r2, [r4, #12]
  40a000:	6822      	ldr	r2, [r4, #0]
  40a002:	6661      	str	r1, [r4, #100]	; 0x64
  40a004:	6961      	ldr	r1, [r4, #20]
  40a006:	1ad3      	subs	r3, r2, r3
  40a008:	428b      	cmp	r3, r1
  40a00a:	dbe2      	blt.n	409fd2 <__swbuf_r+0x36>
  40a00c:	4621      	mov	r1, r4
  40a00e:	4630      	mov	r0, r6
  40a010:	f7fe fcf0 	bl	4089f4 <_fflush_r>
  40a014:	b940      	cbnz	r0, 40a028 <__swbuf_r+0x8c>
  40a016:	6822      	ldr	r2, [r4, #0]
  40a018:	2301      	movs	r3, #1
  40a01a:	e7db      	b.n	409fd4 <__swbuf_r+0x38>
  40a01c:	4621      	mov	r1, r4
  40a01e:	4630      	mov	r0, r6
  40a020:	f7fe fce8 	bl	4089f4 <_fflush_r>
  40a024:	2800      	cmp	r0, #0
  40a026:	d0e3      	beq.n	409ff0 <__swbuf_r+0x54>
  40a028:	f04f 37ff 	mov.w	r7, #4294967295
  40a02c:	e7e0      	b.n	409ff0 <__swbuf_r+0x54>
  40a02e:	4621      	mov	r1, r4
  40a030:	4630      	mov	r0, r6
  40a032:	f7fd fc0b 	bl	40784c <__swsetup_r>
  40a036:	2800      	cmp	r0, #0
  40a038:	d1f6      	bne.n	40a028 <__swbuf_r+0x8c>
  40a03a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a03e:	6923      	ldr	r3, [r4, #16]
  40a040:	b291      	uxth	r1, r2
  40a042:	e7bd      	b.n	409fc0 <__swbuf_r+0x24>
  40a044:	f7fe fd2e 	bl	408aa4 <__sinit>
  40a048:	e7b0      	b.n	409fac <__swbuf_r+0x10>
  40a04a:	bf00      	nop

0040a04c <_wcrtomb_r>:
  40a04c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a04e:	4606      	mov	r6, r0
  40a050:	b085      	sub	sp, #20
  40a052:	461f      	mov	r7, r3
  40a054:	b189      	cbz	r1, 40a07a <_wcrtomb_r+0x2e>
  40a056:	4c10      	ldr	r4, [pc, #64]	; (40a098 <_wcrtomb_r+0x4c>)
  40a058:	4d10      	ldr	r5, [pc, #64]	; (40a09c <_wcrtomb_r+0x50>)
  40a05a:	6824      	ldr	r4, [r4, #0]
  40a05c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40a05e:	2c00      	cmp	r4, #0
  40a060:	bf08      	it	eq
  40a062:	462c      	moveq	r4, r5
  40a064:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40a068:	47a0      	blx	r4
  40a06a:	1c43      	adds	r3, r0, #1
  40a06c:	d103      	bne.n	40a076 <_wcrtomb_r+0x2a>
  40a06e:	2200      	movs	r2, #0
  40a070:	238a      	movs	r3, #138	; 0x8a
  40a072:	603a      	str	r2, [r7, #0]
  40a074:	6033      	str	r3, [r6, #0]
  40a076:	b005      	add	sp, #20
  40a078:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a07a:	460c      	mov	r4, r1
  40a07c:	4906      	ldr	r1, [pc, #24]	; (40a098 <_wcrtomb_r+0x4c>)
  40a07e:	4a07      	ldr	r2, [pc, #28]	; (40a09c <_wcrtomb_r+0x50>)
  40a080:	6809      	ldr	r1, [r1, #0]
  40a082:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40a084:	2900      	cmp	r1, #0
  40a086:	bf08      	it	eq
  40a088:	4611      	moveq	r1, r2
  40a08a:	4622      	mov	r2, r4
  40a08c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40a090:	a901      	add	r1, sp, #4
  40a092:	47a0      	blx	r4
  40a094:	e7e9      	b.n	40a06a <_wcrtomb_r+0x1e>
  40a096:	bf00      	nop
  40a098:	20400014 	.word	0x20400014
  40a09c:	20400854 	.word	0x20400854

0040a0a0 <__ascii_wctomb>:
  40a0a0:	b121      	cbz	r1, 40a0ac <__ascii_wctomb+0xc>
  40a0a2:	2aff      	cmp	r2, #255	; 0xff
  40a0a4:	d804      	bhi.n	40a0b0 <__ascii_wctomb+0x10>
  40a0a6:	700a      	strb	r2, [r1, #0]
  40a0a8:	2001      	movs	r0, #1
  40a0aa:	4770      	bx	lr
  40a0ac:	4608      	mov	r0, r1
  40a0ae:	4770      	bx	lr
  40a0b0:	238a      	movs	r3, #138	; 0x8a
  40a0b2:	6003      	str	r3, [r0, #0]
  40a0b4:	f04f 30ff 	mov.w	r0, #4294967295
  40a0b8:	4770      	bx	lr
  40a0ba:	bf00      	nop

0040a0bc <_write_r>:
  40a0bc:	b570      	push	{r4, r5, r6, lr}
  40a0be:	460d      	mov	r5, r1
  40a0c0:	4c08      	ldr	r4, [pc, #32]	; (40a0e4 <_write_r+0x28>)
  40a0c2:	4611      	mov	r1, r2
  40a0c4:	4606      	mov	r6, r0
  40a0c6:	461a      	mov	r2, r3
  40a0c8:	4628      	mov	r0, r5
  40a0ca:	2300      	movs	r3, #0
  40a0cc:	6023      	str	r3, [r4, #0]
  40a0ce:	f7f6 fe61 	bl	400d94 <_write>
  40a0d2:	1c43      	adds	r3, r0, #1
  40a0d4:	d000      	beq.n	40a0d8 <_write_r+0x1c>
  40a0d6:	bd70      	pop	{r4, r5, r6, pc}
  40a0d8:	6823      	ldr	r3, [r4, #0]
  40a0da:	2b00      	cmp	r3, #0
  40a0dc:	d0fb      	beq.n	40a0d6 <_write_r+0x1a>
  40a0de:	6033      	str	r3, [r6, #0]
  40a0e0:	bd70      	pop	{r4, r5, r6, pc}
  40a0e2:	bf00      	nop
  40a0e4:	2040ca84 	.word	0x2040ca84

0040a0e8 <__register_exitproc>:
  40a0e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a0ec:	4d2c      	ldr	r5, [pc, #176]	; (40a1a0 <__register_exitproc+0xb8>)
  40a0ee:	4606      	mov	r6, r0
  40a0f0:	6828      	ldr	r0, [r5, #0]
  40a0f2:	4698      	mov	r8, r3
  40a0f4:	460f      	mov	r7, r1
  40a0f6:	4691      	mov	r9, r2
  40a0f8:	f7ff f8a2 	bl	409240 <__retarget_lock_acquire_recursive>
  40a0fc:	4b29      	ldr	r3, [pc, #164]	; (40a1a4 <__register_exitproc+0xbc>)
  40a0fe:	681c      	ldr	r4, [r3, #0]
  40a100:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40a104:	2b00      	cmp	r3, #0
  40a106:	d03e      	beq.n	40a186 <__register_exitproc+0x9e>
  40a108:	685a      	ldr	r2, [r3, #4]
  40a10a:	2a1f      	cmp	r2, #31
  40a10c:	dc1c      	bgt.n	40a148 <__register_exitproc+0x60>
  40a10e:	f102 0e01 	add.w	lr, r2, #1
  40a112:	b176      	cbz	r6, 40a132 <__register_exitproc+0x4a>
  40a114:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40a118:	2401      	movs	r4, #1
  40a11a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40a11e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40a122:	4094      	lsls	r4, r2
  40a124:	4320      	orrs	r0, r4
  40a126:	2e02      	cmp	r6, #2
  40a128:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40a12c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40a130:	d023      	beq.n	40a17a <__register_exitproc+0x92>
  40a132:	3202      	adds	r2, #2
  40a134:	f8c3 e004 	str.w	lr, [r3, #4]
  40a138:	6828      	ldr	r0, [r5, #0]
  40a13a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40a13e:	f7ff f881 	bl	409244 <__retarget_lock_release_recursive>
  40a142:	2000      	movs	r0, #0
  40a144:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a148:	4b17      	ldr	r3, [pc, #92]	; (40a1a8 <__register_exitproc+0xc0>)
  40a14a:	b30b      	cbz	r3, 40a190 <__register_exitproc+0xa8>
  40a14c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40a150:	f7fa fd54 	bl	404bfc <malloc>
  40a154:	4603      	mov	r3, r0
  40a156:	b1d8      	cbz	r0, 40a190 <__register_exitproc+0xa8>
  40a158:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40a15c:	6002      	str	r2, [r0, #0]
  40a15e:	2100      	movs	r1, #0
  40a160:	6041      	str	r1, [r0, #4]
  40a162:	460a      	mov	r2, r1
  40a164:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40a168:	f04f 0e01 	mov.w	lr, #1
  40a16c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40a170:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40a174:	2e00      	cmp	r6, #0
  40a176:	d0dc      	beq.n	40a132 <__register_exitproc+0x4a>
  40a178:	e7cc      	b.n	40a114 <__register_exitproc+0x2c>
  40a17a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40a17e:	430c      	orrs	r4, r1
  40a180:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40a184:	e7d5      	b.n	40a132 <__register_exitproc+0x4a>
  40a186:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40a18a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40a18e:	e7bb      	b.n	40a108 <__register_exitproc+0x20>
  40a190:	6828      	ldr	r0, [r5, #0]
  40a192:	f7ff f857 	bl	409244 <__retarget_lock_release_recursive>
  40a196:	f04f 30ff 	mov.w	r0, #4294967295
  40a19a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a19e:	bf00      	nop
  40a1a0:	20400850 	.word	0x20400850
  40a1a4:	0040b0d8 	.word	0x0040b0d8
  40a1a8:	00404bfd 	.word	0x00404bfd

0040a1ac <_calloc_r>:
  40a1ac:	b510      	push	{r4, lr}
  40a1ae:	fb02 f101 	mul.w	r1, r2, r1
  40a1b2:	f7fa fd2b 	bl	404c0c <_malloc_r>
  40a1b6:	4604      	mov	r4, r0
  40a1b8:	b1d8      	cbz	r0, 40a1f2 <_calloc_r+0x46>
  40a1ba:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40a1be:	f022 0203 	bic.w	r2, r2, #3
  40a1c2:	3a04      	subs	r2, #4
  40a1c4:	2a24      	cmp	r2, #36	; 0x24
  40a1c6:	d818      	bhi.n	40a1fa <_calloc_r+0x4e>
  40a1c8:	2a13      	cmp	r2, #19
  40a1ca:	d914      	bls.n	40a1f6 <_calloc_r+0x4a>
  40a1cc:	2300      	movs	r3, #0
  40a1ce:	2a1b      	cmp	r2, #27
  40a1d0:	6003      	str	r3, [r0, #0]
  40a1d2:	6043      	str	r3, [r0, #4]
  40a1d4:	d916      	bls.n	40a204 <_calloc_r+0x58>
  40a1d6:	2a24      	cmp	r2, #36	; 0x24
  40a1d8:	6083      	str	r3, [r0, #8]
  40a1da:	60c3      	str	r3, [r0, #12]
  40a1dc:	bf11      	iteee	ne
  40a1de:	f100 0210 	addne.w	r2, r0, #16
  40a1e2:	6103      	streq	r3, [r0, #16]
  40a1e4:	6143      	streq	r3, [r0, #20]
  40a1e6:	f100 0218 	addeq.w	r2, r0, #24
  40a1ea:	2300      	movs	r3, #0
  40a1ec:	6013      	str	r3, [r2, #0]
  40a1ee:	6053      	str	r3, [r2, #4]
  40a1f0:	6093      	str	r3, [r2, #8]
  40a1f2:	4620      	mov	r0, r4
  40a1f4:	bd10      	pop	{r4, pc}
  40a1f6:	4602      	mov	r2, r0
  40a1f8:	e7f7      	b.n	40a1ea <_calloc_r+0x3e>
  40a1fa:	2100      	movs	r1, #0
  40a1fc:	f7fb f850 	bl	4052a0 <memset>
  40a200:	4620      	mov	r0, r4
  40a202:	bd10      	pop	{r4, pc}
  40a204:	f100 0208 	add.w	r2, r0, #8
  40a208:	e7ef      	b.n	40a1ea <_calloc_r+0x3e>
  40a20a:	bf00      	nop

0040a20c <_close_r>:
  40a20c:	b538      	push	{r3, r4, r5, lr}
  40a20e:	4c07      	ldr	r4, [pc, #28]	; (40a22c <_close_r+0x20>)
  40a210:	2300      	movs	r3, #0
  40a212:	4605      	mov	r5, r0
  40a214:	4608      	mov	r0, r1
  40a216:	6023      	str	r3, [r4, #0]
  40a218:	f7f8 f85e 	bl	4022d8 <_close>
  40a21c:	1c43      	adds	r3, r0, #1
  40a21e:	d000      	beq.n	40a222 <_close_r+0x16>
  40a220:	bd38      	pop	{r3, r4, r5, pc}
  40a222:	6823      	ldr	r3, [r4, #0]
  40a224:	2b00      	cmp	r3, #0
  40a226:	d0fb      	beq.n	40a220 <_close_r+0x14>
  40a228:	602b      	str	r3, [r5, #0]
  40a22a:	bd38      	pop	{r3, r4, r5, pc}
  40a22c:	2040ca84 	.word	0x2040ca84

0040a230 <_fclose_r>:
  40a230:	b570      	push	{r4, r5, r6, lr}
  40a232:	b159      	cbz	r1, 40a24c <_fclose_r+0x1c>
  40a234:	4605      	mov	r5, r0
  40a236:	460c      	mov	r4, r1
  40a238:	b110      	cbz	r0, 40a240 <_fclose_r+0x10>
  40a23a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a23c:	2b00      	cmp	r3, #0
  40a23e:	d03c      	beq.n	40a2ba <_fclose_r+0x8a>
  40a240:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a242:	07d8      	lsls	r0, r3, #31
  40a244:	d505      	bpl.n	40a252 <_fclose_r+0x22>
  40a246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a24a:	b92b      	cbnz	r3, 40a258 <_fclose_r+0x28>
  40a24c:	2600      	movs	r6, #0
  40a24e:	4630      	mov	r0, r6
  40a250:	bd70      	pop	{r4, r5, r6, pc}
  40a252:	89a3      	ldrh	r3, [r4, #12]
  40a254:	0599      	lsls	r1, r3, #22
  40a256:	d53c      	bpl.n	40a2d2 <_fclose_r+0xa2>
  40a258:	4621      	mov	r1, r4
  40a25a:	4628      	mov	r0, r5
  40a25c:	f7fe fb2a 	bl	4088b4 <__sflush_r>
  40a260:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40a262:	4606      	mov	r6, r0
  40a264:	b133      	cbz	r3, 40a274 <_fclose_r+0x44>
  40a266:	69e1      	ldr	r1, [r4, #28]
  40a268:	4628      	mov	r0, r5
  40a26a:	4798      	blx	r3
  40a26c:	2800      	cmp	r0, #0
  40a26e:	bfb8      	it	lt
  40a270:	f04f 36ff 	movlt.w	r6, #4294967295
  40a274:	89a3      	ldrh	r3, [r4, #12]
  40a276:	061a      	lsls	r2, r3, #24
  40a278:	d422      	bmi.n	40a2c0 <_fclose_r+0x90>
  40a27a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a27c:	b141      	cbz	r1, 40a290 <_fclose_r+0x60>
  40a27e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a282:	4299      	cmp	r1, r3
  40a284:	d002      	beq.n	40a28c <_fclose_r+0x5c>
  40a286:	4628      	mov	r0, r5
  40a288:	f7fe fd32 	bl	408cf0 <_free_r>
  40a28c:	2300      	movs	r3, #0
  40a28e:	6323      	str	r3, [r4, #48]	; 0x30
  40a290:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40a292:	b121      	cbz	r1, 40a29e <_fclose_r+0x6e>
  40a294:	4628      	mov	r0, r5
  40a296:	f7fe fd2b 	bl	408cf0 <_free_r>
  40a29a:	2300      	movs	r3, #0
  40a29c:	6463      	str	r3, [r4, #68]	; 0x44
  40a29e:	f7fe fc2d 	bl	408afc <__sfp_lock_acquire>
  40a2a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a2a4:	2200      	movs	r2, #0
  40a2a6:	07db      	lsls	r3, r3, #31
  40a2a8:	81a2      	strh	r2, [r4, #12]
  40a2aa:	d50e      	bpl.n	40a2ca <_fclose_r+0x9a>
  40a2ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a2ae:	f7fe ffc5 	bl	40923c <__retarget_lock_close_recursive>
  40a2b2:	f7fe fc29 	bl	408b08 <__sfp_lock_release>
  40a2b6:	4630      	mov	r0, r6
  40a2b8:	bd70      	pop	{r4, r5, r6, pc}
  40a2ba:	f7fe fbf3 	bl	408aa4 <__sinit>
  40a2be:	e7bf      	b.n	40a240 <_fclose_r+0x10>
  40a2c0:	6921      	ldr	r1, [r4, #16]
  40a2c2:	4628      	mov	r0, r5
  40a2c4:	f7fe fd14 	bl	408cf0 <_free_r>
  40a2c8:	e7d7      	b.n	40a27a <_fclose_r+0x4a>
  40a2ca:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a2cc:	f7fe ffba 	bl	409244 <__retarget_lock_release_recursive>
  40a2d0:	e7ec      	b.n	40a2ac <_fclose_r+0x7c>
  40a2d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a2d4:	f7fe ffb4 	bl	409240 <__retarget_lock_acquire_recursive>
  40a2d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a2dc:	2b00      	cmp	r3, #0
  40a2de:	d1bb      	bne.n	40a258 <_fclose_r+0x28>
  40a2e0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40a2e2:	f016 0601 	ands.w	r6, r6, #1
  40a2e6:	d1b1      	bne.n	40a24c <_fclose_r+0x1c>
  40a2e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40a2ea:	f7fe ffab 	bl	409244 <__retarget_lock_release_recursive>
  40a2ee:	4630      	mov	r0, r6
  40a2f0:	bd70      	pop	{r4, r5, r6, pc}
  40a2f2:	bf00      	nop

0040a2f4 <_fstat_r>:
  40a2f4:	b538      	push	{r3, r4, r5, lr}
  40a2f6:	460b      	mov	r3, r1
  40a2f8:	4c07      	ldr	r4, [pc, #28]	; (40a318 <_fstat_r+0x24>)
  40a2fa:	4605      	mov	r5, r0
  40a2fc:	4611      	mov	r1, r2
  40a2fe:	4618      	mov	r0, r3
  40a300:	2300      	movs	r3, #0
  40a302:	6023      	str	r3, [r4, #0]
  40a304:	f7f7 ffeb 	bl	4022de <_fstat>
  40a308:	1c43      	adds	r3, r0, #1
  40a30a:	d000      	beq.n	40a30e <_fstat_r+0x1a>
  40a30c:	bd38      	pop	{r3, r4, r5, pc}
  40a30e:	6823      	ldr	r3, [r4, #0]
  40a310:	2b00      	cmp	r3, #0
  40a312:	d0fb      	beq.n	40a30c <_fstat_r+0x18>
  40a314:	602b      	str	r3, [r5, #0]
  40a316:	bd38      	pop	{r3, r4, r5, pc}
  40a318:	2040ca84 	.word	0x2040ca84

0040a31c <_isatty_r>:
  40a31c:	b538      	push	{r3, r4, r5, lr}
  40a31e:	4c07      	ldr	r4, [pc, #28]	; (40a33c <_isatty_r+0x20>)
  40a320:	2300      	movs	r3, #0
  40a322:	4605      	mov	r5, r0
  40a324:	4608      	mov	r0, r1
  40a326:	6023      	str	r3, [r4, #0]
  40a328:	f7f7 ffde 	bl	4022e8 <_isatty>
  40a32c:	1c43      	adds	r3, r0, #1
  40a32e:	d000      	beq.n	40a332 <_isatty_r+0x16>
  40a330:	bd38      	pop	{r3, r4, r5, pc}
  40a332:	6823      	ldr	r3, [r4, #0]
  40a334:	2b00      	cmp	r3, #0
  40a336:	d0fb      	beq.n	40a330 <_isatty_r+0x14>
  40a338:	602b      	str	r3, [r5, #0]
  40a33a:	bd38      	pop	{r3, r4, r5, pc}
  40a33c:	2040ca84 	.word	0x2040ca84

0040a340 <_lseek_r>:
  40a340:	b570      	push	{r4, r5, r6, lr}
  40a342:	460d      	mov	r5, r1
  40a344:	4c08      	ldr	r4, [pc, #32]	; (40a368 <_lseek_r+0x28>)
  40a346:	4611      	mov	r1, r2
  40a348:	4606      	mov	r6, r0
  40a34a:	461a      	mov	r2, r3
  40a34c:	4628      	mov	r0, r5
  40a34e:	2300      	movs	r3, #0
  40a350:	6023      	str	r3, [r4, #0]
  40a352:	f7f7 ffcb 	bl	4022ec <_lseek>
  40a356:	1c43      	adds	r3, r0, #1
  40a358:	d000      	beq.n	40a35c <_lseek_r+0x1c>
  40a35a:	bd70      	pop	{r4, r5, r6, pc}
  40a35c:	6823      	ldr	r3, [r4, #0]
  40a35e:	2b00      	cmp	r3, #0
  40a360:	d0fb      	beq.n	40a35a <_lseek_r+0x1a>
  40a362:	6033      	str	r3, [r6, #0]
  40a364:	bd70      	pop	{r4, r5, r6, pc}
  40a366:	bf00      	nop
  40a368:	2040ca84 	.word	0x2040ca84

0040a36c <_read_r>:
  40a36c:	b570      	push	{r4, r5, r6, lr}
  40a36e:	460d      	mov	r5, r1
  40a370:	4c08      	ldr	r4, [pc, #32]	; (40a394 <_read_r+0x28>)
  40a372:	4611      	mov	r1, r2
  40a374:	4606      	mov	r6, r0
  40a376:	461a      	mov	r2, r3
  40a378:	4628      	mov	r0, r5
  40a37a:	2300      	movs	r3, #0
  40a37c:	6023      	str	r3, [r4, #0]
  40a37e:	f7f6 fceb 	bl	400d58 <_read>
  40a382:	1c43      	adds	r3, r0, #1
  40a384:	d000      	beq.n	40a388 <_read_r+0x1c>
  40a386:	bd70      	pop	{r4, r5, r6, pc}
  40a388:	6823      	ldr	r3, [r4, #0]
  40a38a:	2b00      	cmp	r3, #0
  40a38c:	d0fb      	beq.n	40a386 <_read_r+0x1a>
  40a38e:	6033      	str	r3, [r6, #0]
  40a390:	bd70      	pop	{r4, r5, r6, pc}
  40a392:	bf00      	nop
  40a394:	2040ca84 	.word	0x2040ca84

0040a398 <__aeabi_drsub>:
  40a398:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40a39c:	e002      	b.n	40a3a4 <__adddf3>
  40a39e:	bf00      	nop

0040a3a0 <__aeabi_dsub>:
  40a3a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040a3a4 <__adddf3>:
  40a3a4:	b530      	push	{r4, r5, lr}
  40a3a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40a3aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40a3ae:	ea94 0f05 	teq	r4, r5
  40a3b2:	bf08      	it	eq
  40a3b4:	ea90 0f02 	teqeq	r0, r2
  40a3b8:	bf1f      	itttt	ne
  40a3ba:	ea54 0c00 	orrsne.w	ip, r4, r0
  40a3be:	ea55 0c02 	orrsne.w	ip, r5, r2
  40a3c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40a3c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40a3ca:	f000 80e2 	beq.w	40a592 <__adddf3+0x1ee>
  40a3ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40a3d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40a3d6:	bfb8      	it	lt
  40a3d8:	426d      	neglt	r5, r5
  40a3da:	dd0c      	ble.n	40a3f6 <__adddf3+0x52>
  40a3dc:	442c      	add	r4, r5
  40a3de:	ea80 0202 	eor.w	r2, r0, r2
  40a3e2:	ea81 0303 	eor.w	r3, r1, r3
  40a3e6:	ea82 0000 	eor.w	r0, r2, r0
  40a3ea:	ea83 0101 	eor.w	r1, r3, r1
  40a3ee:	ea80 0202 	eor.w	r2, r0, r2
  40a3f2:	ea81 0303 	eor.w	r3, r1, r3
  40a3f6:	2d36      	cmp	r5, #54	; 0x36
  40a3f8:	bf88      	it	hi
  40a3fa:	bd30      	pophi	{r4, r5, pc}
  40a3fc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a400:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40a404:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40a408:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40a40c:	d002      	beq.n	40a414 <__adddf3+0x70>
  40a40e:	4240      	negs	r0, r0
  40a410:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a414:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40a418:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40a41c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40a420:	d002      	beq.n	40a428 <__adddf3+0x84>
  40a422:	4252      	negs	r2, r2
  40a424:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40a428:	ea94 0f05 	teq	r4, r5
  40a42c:	f000 80a7 	beq.w	40a57e <__adddf3+0x1da>
  40a430:	f1a4 0401 	sub.w	r4, r4, #1
  40a434:	f1d5 0e20 	rsbs	lr, r5, #32
  40a438:	db0d      	blt.n	40a456 <__adddf3+0xb2>
  40a43a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40a43e:	fa22 f205 	lsr.w	r2, r2, r5
  40a442:	1880      	adds	r0, r0, r2
  40a444:	f141 0100 	adc.w	r1, r1, #0
  40a448:	fa03 f20e 	lsl.w	r2, r3, lr
  40a44c:	1880      	adds	r0, r0, r2
  40a44e:	fa43 f305 	asr.w	r3, r3, r5
  40a452:	4159      	adcs	r1, r3
  40a454:	e00e      	b.n	40a474 <__adddf3+0xd0>
  40a456:	f1a5 0520 	sub.w	r5, r5, #32
  40a45a:	f10e 0e20 	add.w	lr, lr, #32
  40a45e:	2a01      	cmp	r2, #1
  40a460:	fa03 fc0e 	lsl.w	ip, r3, lr
  40a464:	bf28      	it	cs
  40a466:	f04c 0c02 	orrcs.w	ip, ip, #2
  40a46a:	fa43 f305 	asr.w	r3, r3, r5
  40a46e:	18c0      	adds	r0, r0, r3
  40a470:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40a474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a478:	d507      	bpl.n	40a48a <__adddf3+0xe6>
  40a47a:	f04f 0e00 	mov.w	lr, #0
  40a47e:	f1dc 0c00 	rsbs	ip, ip, #0
  40a482:	eb7e 0000 	sbcs.w	r0, lr, r0
  40a486:	eb6e 0101 	sbc.w	r1, lr, r1
  40a48a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40a48e:	d31b      	bcc.n	40a4c8 <__adddf3+0x124>
  40a490:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40a494:	d30c      	bcc.n	40a4b0 <__adddf3+0x10c>
  40a496:	0849      	lsrs	r1, r1, #1
  40a498:	ea5f 0030 	movs.w	r0, r0, rrx
  40a49c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40a4a0:	f104 0401 	add.w	r4, r4, #1
  40a4a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40a4a8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40a4ac:	f080 809a 	bcs.w	40a5e4 <__adddf3+0x240>
  40a4b0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40a4b4:	bf08      	it	eq
  40a4b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40a4ba:	f150 0000 	adcs.w	r0, r0, #0
  40a4be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a4c2:	ea41 0105 	orr.w	r1, r1, r5
  40a4c6:	bd30      	pop	{r4, r5, pc}
  40a4c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40a4cc:	4140      	adcs	r0, r0
  40a4ce:	eb41 0101 	adc.w	r1, r1, r1
  40a4d2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a4d6:	f1a4 0401 	sub.w	r4, r4, #1
  40a4da:	d1e9      	bne.n	40a4b0 <__adddf3+0x10c>
  40a4dc:	f091 0f00 	teq	r1, #0
  40a4e0:	bf04      	itt	eq
  40a4e2:	4601      	moveq	r1, r0
  40a4e4:	2000      	moveq	r0, #0
  40a4e6:	fab1 f381 	clz	r3, r1
  40a4ea:	bf08      	it	eq
  40a4ec:	3320      	addeq	r3, #32
  40a4ee:	f1a3 030b 	sub.w	r3, r3, #11
  40a4f2:	f1b3 0220 	subs.w	r2, r3, #32
  40a4f6:	da0c      	bge.n	40a512 <__adddf3+0x16e>
  40a4f8:	320c      	adds	r2, #12
  40a4fa:	dd08      	ble.n	40a50e <__adddf3+0x16a>
  40a4fc:	f102 0c14 	add.w	ip, r2, #20
  40a500:	f1c2 020c 	rsb	r2, r2, #12
  40a504:	fa01 f00c 	lsl.w	r0, r1, ip
  40a508:	fa21 f102 	lsr.w	r1, r1, r2
  40a50c:	e00c      	b.n	40a528 <__adddf3+0x184>
  40a50e:	f102 0214 	add.w	r2, r2, #20
  40a512:	bfd8      	it	le
  40a514:	f1c2 0c20 	rsble	ip, r2, #32
  40a518:	fa01 f102 	lsl.w	r1, r1, r2
  40a51c:	fa20 fc0c 	lsr.w	ip, r0, ip
  40a520:	bfdc      	itt	le
  40a522:	ea41 010c 	orrle.w	r1, r1, ip
  40a526:	4090      	lslle	r0, r2
  40a528:	1ae4      	subs	r4, r4, r3
  40a52a:	bfa2      	ittt	ge
  40a52c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40a530:	4329      	orrge	r1, r5
  40a532:	bd30      	popge	{r4, r5, pc}
  40a534:	ea6f 0404 	mvn.w	r4, r4
  40a538:	3c1f      	subs	r4, #31
  40a53a:	da1c      	bge.n	40a576 <__adddf3+0x1d2>
  40a53c:	340c      	adds	r4, #12
  40a53e:	dc0e      	bgt.n	40a55e <__adddf3+0x1ba>
  40a540:	f104 0414 	add.w	r4, r4, #20
  40a544:	f1c4 0220 	rsb	r2, r4, #32
  40a548:	fa20 f004 	lsr.w	r0, r0, r4
  40a54c:	fa01 f302 	lsl.w	r3, r1, r2
  40a550:	ea40 0003 	orr.w	r0, r0, r3
  40a554:	fa21 f304 	lsr.w	r3, r1, r4
  40a558:	ea45 0103 	orr.w	r1, r5, r3
  40a55c:	bd30      	pop	{r4, r5, pc}
  40a55e:	f1c4 040c 	rsb	r4, r4, #12
  40a562:	f1c4 0220 	rsb	r2, r4, #32
  40a566:	fa20 f002 	lsr.w	r0, r0, r2
  40a56a:	fa01 f304 	lsl.w	r3, r1, r4
  40a56e:	ea40 0003 	orr.w	r0, r0, r3
  40a572:	4629      	mov	r1, r5
  40a574:	bd30      	pop	{r4, r5, pc}
  40a576:	fa21 f004 	lsr.w	r0, r1, r4
  40a57a:	4629      	mov	r1, r5
  40a57c:	bd30      	pop	{r4, r5, pc}
  40a57e:	f094 0f00 	teq	r4, #0
  40a582:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40a586:	bf06      	itte	eq
  40a588:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40a58c:	3401      	addeq	r4, #1
  40a58e:	3d01      	subne	r5, #1
  40a590:	e74e      	b.n	40a430 <__adddf3+0x8c>
  40a592:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40a596:	bf18      	it	ne
  40a598:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40a59c:	d029      	beq.n	40a5f2 <__adddf3+0x24e>
  40a59e:	ea94 0f05 	teq	r4, r5
  40a5a2:	bf08      	it	eq
  40a5a4:	ea90 0f02 	teqeq	r0, r2
  40a5a8:	d005      	beq.n	40a5b6 <__adddf3+0x212>
  40a5aa:	ea54 0c00 	orrs.w	ip, r4, r0
  40a5ae:	bf04      	itt	eq
  40a5b0:	4619      	moveq	r1, r3
  40a5b2:	4610      	moveq	r0, r2
  40a5b4:	bd30      	pop	{r4, r5, pc}
  40a5b6:	ea91 0f03 	teq	r1, r3
  40a5ba:	bf1e      	ittt	ne
  40a5bc:	2100      	movne	r1, #0
  40a5be:	2000      	movne	r0, #0
  40a5c0:	bd30      	popne	{r4, r5, pc}
  40a5c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40a5c6:	d105      	bne.n	40a5d4 <__adddf3+0x230>
  40a5c8:	0040      	lsls	r0, r0, #1
  40a5ca:	4149      	adcs	r1, r1
  40a5cc:	bf28      	it	cs
  40a5ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40a5d2:	bd30      	pop	{r4, r5, pc}
  40a5d4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40a5d8:	bf3c      	itt	cc
  40a5da:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40a5de:	bd30      	popcc	{r4, r5, pc}
  40a5e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a5e4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40a5e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40a5ec:	f04f 0000 	mov.w	r0, #0
  40a5f0:	bd30      	pop	{r4, r5, pc}
  40a5f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40a5f6:	bf1a      	itte	ne
  40a5f8:	4619      	movne	r1, r3
  40a5fa:	4610      	movne	r0, r2
  40a5fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40a600:	bf1c      	itt	ne
  40a602:	460b      	movne	r3, r1
  40a604:	4602      	movne	r2, r0
  40a606:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40a60a:	bf06      	itte	eq
  40a60c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40a610:	ea91 0f03 	teqeq	r1, r3
  40a614:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40a618:	bd30      	pop	{r4, r5, pc}
  40a61a:	bf00      	nop

0040a61c <__aeabi_ui2d>:
  40a61c:	f090 0f00 	teq	r0, #0
  40a620:	bf04      	itt	eq
  40a622:	2100      	moveq	r1, #0
  40a624:	4770      	bxeq	lr
  40a626:	b530      	push	{r4, r5, lr}
  40a628:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a62c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a630:	f04f 0500 	mov.w	r5, #0
  40a634:	f04f 0100 	mov.w	r1, #0
  40a638:	e750      	b.n	40a4dc <__adddf3+0x138>
  40a63a:	bf00      	nop

0040a63c <__aeabi_i2d>:
  40a63c:	f090 0f00 	teq	r0, #0
  40a640:	bf04      	itt	eq
  40a642:	2100      	moveq	r1, #0
  40a644:	4770      	bxeq	lr
  40a646:	b530      	push	{r4, r5, lr}
  40a648:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a64c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a650:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40a654:	bf48      	it	mi
  40a656:	4240      	negmi	r0, r0
  40a658:	f04f 0100 	mov.w	r1, #0
  40a65c:	e73e      	b.n	40a4dc <__adddf3+0x138>
  40a65e:	bf00      	nop

0040a660 <__aeabi_f2d>:
  40a660:	0042      	lsls	r2, r0, #1
  40a662:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40a666:	ea4f 0131 	mov.w	r1, r1, rrx
  40a66a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40a66e:	bf1f      	itttt	ne
  40a670:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40a674:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40a678:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40a67c:	4770      	bxne	lr
  40a67e:	f092 0f00 	teq	r2, #0
  40a682:	bf14      	ite	ne
  40a684:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40a688:	4770      	bxeq	lr
  40a68a:	b530      	push	{r4, r5, lr}
  40a68c:	f44f 7460 	mov.w	r4, #896	; 0x380
  40a690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a698:	e720      	b.n	40a4dc <__adddf3+0x138>
  40a69a:	bf00      	nop

0040a69c <__aeabi_ul2d>:
  40a69c:	ea50 0201 	orrs.w	r2, r0, r1
  40a6a0:	bf08      	it	eq
  40a6a2:	4770      	bxeq	lr
  40a6a4:	b530      	push	{r4, r5, lr}
  40a6a6:	f04f 0500 	mov.w	r5, #0
  40a6aa:	e00a      	b.n	40a6c2 <__aeabi_l2d+0x16>

0040a6ac <__aeabi_l2d>:
  40a6ac:	ea50 0201 	orrs.w	r2, r0, r1
  40a6b0:	bf08      	it	eq
  40a6b2:	4770      	bxeq	lr
  40a6b4:	b530      	push	{r4, r5, lr}
  40a6b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40a6ba:	d502      	bpl.n	40a6c2 <__aeabi_l2d+0x16>
  40a6bc:	4240      	negs	r0, r0
  40a6be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a6c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a6c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a6ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40a6ce:	f43f aedc 	beq.w	40a48a <__adddf3+0xe6>
  40a6d2:	f04f 0203 	mov.w	r2, #3
  40a6d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40a6da:	bf18      	it	ne
  40a6dc:	3203      	addne	r2, #3
  40a6de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40a6e2:	bf18      	it	ne
  40a6e4:	3203      	addne	r2, #3
  40a6e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40a6ea:	f1c2 0320 	rsb	r3, r2, #32
  40a6ee:	fa00 fc03 	lsl.w	ip, r0, r3
  40a6f2:	fa20 f002 	lsr.w	r0, r0, r2
  40a6f6:	fa01 fe03 	lsl.w	lr, r1, r3
  40a6fa:	ea40 000e 	orr.w	r0, r0, lr
  40a6fe:	fa21 f102 	lsr.w	r1, r1, r2
  40a702:	4414      	add	r4, r2
  40a704:	e6c1      	b.n	40a48a <__adddf3+0xe6>
  40a706:	bf00      	nop

0040a708 <__aeabi_dmul>:
  40a708:	b570      	push	{r4, r5, r6, lr}
  40a70a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a70e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40a712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40a716:	bf1d      	ittte	ne
  40a718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40a71c:	ea94 0f0c 	teqne	r4, ip
  40a720:	ea95 0f0c 	teqne	r5, ip
  40a724:	f000 f8de 	bleq	40a8e4 <__aeabi_dmul+0x1dc>
  40a728:	442c      	add	r4, r5
  40a72a:	ea81 0603 	eor.w	r6, r1, r3
  40a72e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40a732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40a736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40a73a:	bf18      	it	ne
  40a73c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40a740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40a748:	d038      	beq.n	40a7bc <__aeabi_dmul+0xb4>
  40a74a:	fba0 ce02 	umull	ip, lr, r0, r2
  40a74e:	f04f 0500 	mov.w	r5, #0
  40a752:	fbe1 e502 	umlal	lr, r5, r1, r2
  40a756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40a75a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40a75e:	f04f 0600 	mov.w	r6, #0
  40a762:	fbe1 5603 	umlal	r5, r6, r1, r3
  40a766:	f09c 0f00 	teq	ip, #0
  40a76a:	bf18      	it	ne
  40a76c:	f04e 0e01 	orrne.w	lr, lr, #1
  40a770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40a774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40a778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40a77c:	d204      	bcs.n	40a788 <__aeabi_dmul+0x80>
  40a77e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40a782:	416d      	adcs	r5, r5
  40a784:	eb46 0606 	adc.w	r6, r6, r6
  40a788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40a78c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40a790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40a794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40a798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40a79c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40a7a0:	bf88      	it	hi
  40a7a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40a7a6:	d81e      	bhi.n	40a7e6 <__aeabi_dmul+0xde>
  40a7a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40a7ac:	bf08      	it	eq
  40a7ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40a7b2:	f150 0000 	adcs.w	r0, r0, #0
  40a7b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a7ba:	bd70      	pop	{r4, r5, r6, pc}
  40a7bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40a7c0:	ea46 0101 	orr.w	r1, r6, r1
  40a7c4:	ea40 0002 	orr.w	r0, r0, r2
  40a7c8:	ea81 0103 	eor.w	r1, r1, r3
  40a7cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40a7d0:	bfc2      	ittt	gt
  40a7d2:	ebd4 050c 	rsbsgt	r5, r4, ip
  40a7d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40a7da:	bd70      	popgt	{r4, r5, r6, pc}
  40a7dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a7e0:	f04f 0e00 	mov.w	lr, #0
  40a7e4:	3c01      	subs	r4, #1
  40a7e6:	f300 80ab 	bgt.w	40a940 <__aeabi_dmul+0x238>
  40a7ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40a7ee:	bfde      	ittt	le
  40a7f0:	2000      	movle	r0, #0
  40a7f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40a7f6:	bd70      	pople	{r4, r5, r6, pc}
  40a7f8:	f1c4 0400 	rsb	r4, r4, #0
  40a7fc:	3c20      	subs	r4, #32
  40a7fe:	da35      	bge.n	40a86c <__aeabi_dmul+0x164>
  40a800:	340c      	adds	r4, #12
  40a802:	dc1b      	bgt.n	40a83c <__aeabi_dmul+0x134>
  40a804:	f104 0414 	add.w	r4, r4, #20
  40a808:	f1c4 0520 	rsb	r5, r4, #32
  40a80c:	fa00 f305 	lsl.w	r3, r0, r5
  40a810:	fa20 f004 	lsr.w	r0, r0, r4
  40a814:	fa01 f205 	lsl.w	r2, r1, r5
  40a818:	ea40 0002 	orr.w	r0, r0, r2
  40a81c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40a820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40a828:	fa21 f604 	lsr.w	r6, r1, r4
  40a82c:	eb42 0106 	adc.w	r1, r2, r6
  40a830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a834:	bf08      	it	eq
  40a836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a83a:	bd70      	pop	{r4, r5, r6, pc}
  40a83c:	f1c4 040c 	rsb	r4, r4, #12
  40a840:	f1c4 0520 	rsb	r5, r4, #32
  40a844:	fa00 f304 	lsl.w	r3, r0, r4
  40a848:	fa20 f005 	lsr.w	r0, r0, r5
  40a84c:	fa01 f204 	lsl.w	r2, r1, r4
  40a850:	ea40 0002 	orr.w	r0, r0, r2
  40a854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40a85c:	f141 0100 	adc.w	r1, r1, #0
  40a860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a864:	bf08      	it	eq
  40a866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a86a:	bd70      	pop	{r4, r5, r6, pc}
  40a86c:	f1c4 0520 	rsb	r5, r4, #32
  40a870:	fa00 f205 	lsl.w	r2, r0, r5
  40a874:	ea4e 0e02 	orr.w	lr, lr, r2
  40a878:	fa20 f304 	lsr.w	r3, r0, r4
  40a87c:	fa01 f205 	lsl.w	r2, r1, r5
  40a880:	ea43 0302 	orr.w	r3, r3, r2
  40a884:	fa21 f004 	lsr.w	r0, r1, r4
  40a888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a88c:	fa21 f204 	lsr.w	r2, r1, r4
  40a890:	ea20 0002 	bic.w	r0, r0, r2
  40a894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40a898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a89c:	bf08      	it	eq
  40a89e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a8a2:	bd70      	pop	{r4, r5, r6, pc}
  40a8a4:	f094 0f00 	teq	r4, #0
  40a8a8:	d10f      	bne.n	40a8ca <__aeabi_dmul+0x1c2>
  40a8aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40a8ae:	0040      	lsls	r0, r0, #1
  40a8b0:	eb41 0101 	adc.w	r1, r1, r1
  40a8b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a8b8:	bf08      	it	eq
  40a8ba:	3c01      	subeq	r4, #1
  40a8bc:	d0f7      	beq.n	40a8ae <__aeabi_dmul+0x1a6>
  40a8be:	ea41 0106 	orr.w	r1, r1, r6
  40a8c2:	f095 0f00 	teq	r5, #0
  40a8c6:	bf18      	it	ne
  40a8c8:	4770      	bxne	lr
  40a8ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40a8ce:	0052      	lsls	r2, r2, #1
  40a8d0:	eb43 0303 	adc.w	r3, r3, r3
  40a8d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40a8d8:	bf08      	it	eq
  40a8da:	3d01      	subeq	r5, #1
  40a8dc:	d0f7      	beq.n	40a8ce <__aeabi_dmul+0x1c6>
  40a8de:	ea43 0306 	orr.w	r3, r3, r6
  40a8e2:	4770      	bx	lr
  40a8e4:	ea94 0f0c 	teq	r4, ip
  40a8e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40a8ec:	bf18      	it	ne
  40a8ee:	ea95 0f0c 	teqne	r5, ip
  40a8f2:	d00c      	beq.n	40a90e <__aeabi_dmul+0x206>
  40a8f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a8f8:	bf18      	it	ne
  40a8fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a8fe:	d1d1      	bne.n	40a8a4 <__aeabi_dmul+0x19c>
  40a900:	ea81 0103 	eor.w	r1, r1, r3
  40a904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a908:	f04f 0000 	mov.w	r0, #0
  40a90c:	bd70      	pop	{r4, r5, r6, pc}
  40a90e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a912:	bf06      	itte	eq
  40a914:	4610      	moveq	r0, r2
  40a916:	4619      	moveq	r1, r3
  40a918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a91c:	d019      	beq.n	40a952 <__aeabi_dmul+0x24a>
  40a91e:	ea94 0f0c 	teq	r4, ip
  40a922:	d102      	bne.n	40a92a <__aeabi_dmul+0x222>
  40a924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40a928:	d113      	bne.n	40a952 <__aeabi_dmul+0x24a>
  40a92a:	ea95 0f0c 	teq	r5, ip
  40a92e:	d105      	bne.n	40a93c <__aeabi_dmul+0x234>
  40a930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40a934:	bf1c      	itt	ne
  40a936:	4610      	movne	r0, r2
  40a938:	4619      	movne	r1, r3
  40a93a:	d10a      	bne.n	40a952 <__aeabi_dmul+0x24a>
  40a93c:	ea81 0103 	eor.w	r1, r1, r3
  40a940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40a94c:	f04f 0000 	mov.w	r0, #0
  40a950:	bd70      	pop	{r4, r5, r6, pc}
  40a952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40a95a:	bd70      	pop	{r4, r5, r6, pc}

0040a95c <__aeabi_ddiv>:
  40a95c:	b570      	push	{r4, r5, r6, lr}
  40a95e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40a966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40a96a:	bf1d      	ittte	ne
  40a96c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40a970:	ea94 0f0c 	teqne	r4, ip
  40a974:	ea95 0f0c 	teqne	r5, ip
  40a978:	f000 f8a7 	bleq	40aaca <__aeabi_ddiv+0x16e>
  40a97c:	eba4 0405 	sub.w	r4, r4, r5
  40a980:	ea81 0e03 	eor.w	lr, r1, r3
  40a984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40a988:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40a98c:	f000 8088 	beq.w	40aaa0 <__aeabi_ddiv+0x144>
  40a990:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40a994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40a998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40a99c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40a9a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40a9a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40a9a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40a9ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40a9b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40a9b4:	429d      	cmp	r5, r3
  40a9b6:	bf08      	it	eq
  40a9b8:	4296      	cmpeq	r6, r2
  40a9ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40a9be:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40a9c2:	d202      	bcs.n	40a9ca <__aeabi_ddiv+0x6e>
  40a9c4:	085b      	lsrs	r3, r3, #1
  40a9c6:	ea4f 0232 	mov.w	r2, r2, rrx
  40a9ca:	1ab6      	subs	r6, r6, r2
  40a9cc:	eb65 0503 	sbc.w	r5, r5, r3
  40a9d0:	085b      	lsrs	r3, r3, #1
  40a9d2:	ea4f 0232 	mov.w	r2, r2, rrx
  40a9d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40a9da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40a9de:	ebb6 0e02 	subs.w	lr, r6, r2
  40a9e2:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a9e6:	bf22      	ittt	cs
  40a9e8:	1ab6      	subcs	r6, r6, r2
  40a9ea:	4675      	movcs	r5, lr
  40a9ec:	ea40 000c 	orrcs.w	r0, r0, ip
  40a9f0:	085b      	lsrs	r3, r3, #1
  40a9f2:	ea4f 0232 	mov.w	r2, r2, rrx
  40a9f6:	ebb6 0e02 	subs.w	lr, r6, r2
  40a9fa:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a9fe:	bf22      	ittt	cs
  40aa00:	1ab6      	subcs	r6, r6, r2
  40aa02:	4675      	movcs	r5, lr
  40aa04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40aa08:	085b      	lsrs	r3, r3, #1
  40aa0a:	ea4f 0232 	mov.w	r2, r2, rrx
  40aa0e:	ebb6 0e02 	subs.w	lr, r6, r2
  40aa12:	eb75 0e03 	sbcs.w	lr, r5, r3
  40aa16:	bf22      	ittt	cs
  40aa18:	1ab6      	subcs	r6, r6, r2
  40aa1a:	4675      	movcs	r5, lr
  40aa1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40aa20:	085b      	lsrs	r3, r3, #1
  40aa22:	ea4f 0232 	mov.w	r2, r2, rrx
  40aa26:	ebb6 0e02 	subs.w	lr, r6, r2
  40aa2a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40aa2e:	bf22      	ittt	cs
  40aa30:	1ab6      	subcs	r6, r6, r2
  40aa32:	4675      	movcs	r5, lr
  40aa34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40aa38:	ea55 0e06 	orrs.w	lr, r5, r6
  40aa3c:	d018      	beq.n	40aa70 <__aeabi_ddiv+0x114>
  40aa3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40aa42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40aa46:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40aa4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40aa4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40aa52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40aa56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40aa5a:	d1c0      	bne.n	40a9de <__aeabi_ddiv+0x82>
  40aa5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40aa60:	d10b      	bne.n	40aa7a <__aeabi_ddiv+0x11e>
  40aa62:	ea41 0100 	orr.w	r1, r1, r0
  40aa66:	f04f 0000 	mov.w	r0, #0
  40aa6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40aa6e:	e7b6      	b.n	40a9de <__aeabi_ddiv+0x82>
  40aa70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40aa74:	bf04      	itt	eq
  40aa76:	4301      	orreq	r1, r0
  40aa78:	2000      	moveq	r0, #0
  40aa7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40aa7e:	bf88      	it	hi
  40aa80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40aa84:	f63f aeaf 	bhi.w	40a7e6 <__aeabi_dmul+0xde>
  40aa88:	ebb5 0c03 	subs.w	ip, r5, r3
  40aa8c:	bf04      	itt	eq
  40aa8e:	ebb6 0c02 	subseq.w	ip, r6, r2
  40aa92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40aa96:	f150 0000 	adcs.w	r0, r0, #0
  40aa9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40aa9e:	bd70      	pop	{r4, r5, r6, pc}
  40aaa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40aaa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40aaa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40aaac:	bfc2      	ittt	gt
  40aaae:	ebd4 050c 	rsbsgt	r5, r4, ip
  40aab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40aab6:	bd70      	popgt	{r4, r5, r6, pc}
  40aab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40aabc:	f04f 0e00 	mov.w	lr, #0
  40aac0:	3c01      	subs	r4, #1
  40aac2:	e690      	b.n	40a7e6 <__aeabi_dmul+0xde>
  40aac4:	ea45 0e06 	orr.w	lr, r5, r6
  40aac8:	e68d      	b.n	40a7e6 <__aeabi_dmul+0xde>
  40aaca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40aace:	ea94 0f0c 	teq	r4, ip
  40aad2:	bf08      	it	eq
  40aad4:	ea95 0f0c 	teqeq	r5, ip
  40aad8:	f43f af3b 	beq.w	40a952 <__aeabi_dmul+0x24a>
  40aadc:	ea94 0f0c 	teq	r4, ip
  40aae0:	d10a      	bne.n	40aaf8 <__aeabi_ddiv+0x19c>
  40aae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40aae6:	f47f af34 	bne.w	40a952 <__aeabi_dmul+0x24a>
  40aaea:	ea95 0f0c 	teq	r5, ip
  40aaee:	f47f af25 	bne.w	40a93c <__aeabi_dmul+0x234>
  40aaf2:	4610      	mov	r0, r2
  40aaf4:	4619      	mov	r1, r3
  40aaf6:	e72c      	b.n	40a952 <__aeabi_dmul+0x24a>
  40aaf8:	ea95 0f0c 	teq	r5, ip
  40aafc:	d106      	bne.n	40ab0c <__aeabi_ddiv+0x1b0>
  40aafe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40ab02:	f43f aefd 	beq.w	40a900 <__aeabi_dmul+0x1f8>
  40ab06:	4610      	mov	r0, r2
  40ab08:	4619      	mov	r1, r3
  40ab0a:	e722      	b.n	40a952 <__aeabi_dmul+0x24a>
  40ab0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40ab10:	bf18      	it	ne
  40ab12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40ab16:	f47f aec5 	bne.w	40a8a4 <__aeabi_dmul+0x19c>
  40ab1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40ab1e:	f47f af0d 	bne.w	40a93c <__aeabi_dmul+0x234>
  40ab22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40ab26:	f47f aeeb 	bne.w	40a900 <__aeabi_dmul+0x1f8>
  40ab2a:	e712      	b.n	40a952 <__aeabi_dmul+0x24a>

0040ab2c <__gedf2>:
  40ab2c:	f04f 3cff 	mov.w	ip, #4294967295
  40ab30:	e006      	b.n	40ab40 <__cmpdf2+0x4>
  40ab32:	bf00      	nop

0040ab34 <__ledf2>:
  40ab34:	f04f 0c01 	mov.w	ip, #1
  40ab38:	e002      	b.n	40ab40 <__cmpdf2+0x4>
  40ab3a:	bf00      	nop

0040ab3c <__cmpdf2>:
  40ab3c:	f04f 0c01 	mov.w	ip, #1
  40ab40:	f84d cd04 	str.w	ip, [sp, #-4]!
  40ab44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40ab48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ab4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40ab50:	bf18      	it	ne
  40ab52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40ab56:	d01b      	beq.n	40ab90 <__cmpdf2+0x54>
  40ab58:	b001      	add	sp, #4
  40ab5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40ab5e:	bf0c      	ite	eq
  40ab60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40ab64:	ea91 0f03 	teqne	r1, r3
  40ab68:	bf02      	ittt	eq
  40ab6a:	ea90 0f02 	teqeq	r0, r2
  40ab6e:	2000      	moveq	r0, #0
  40ab70:	4770      	bxeq	lr
  40ab72:	f110 0f00 	cmn.w	r0, #0
  40ab76:	ea91 0f03 	teq	r1, r3
  40ab7a:	bf58      	it	pl
  40ab7c:	4299      	cmppl	r1, r3
  40ab7e:	bf08      	it	eq
  40ab80:	4290      	cmpeq	r0, r2
  40ab82:	bf2c      	ite	cs
  40ab84:	17d8      	asrcs	r0, r3, #31
  40ab86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40ab8a:	f040 0001 	orr.w	r0, r0, #1
  40ab8e:	4770      	bx	lr
  40ab90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40ab94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ab98:	d102      	bne.n	40aba0 <__cmpdf2+0x64>
  40ab9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40ab9e:	d107      	bne.n	40abb0 <__cmpdf2+0x74>
  40aba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40aba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40aba8:	d1d6      	bne.n	40ab58 <__cmpdf2+0x1c>
  40abaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40abae:	d0d3      	beq.n	40ab58 <__cmpdf2+0x1c>
  40abb0:	f85d 0b04 	ldr.w	r0, [sp], #4
  40abb4:	4770      	bx	lr
  40abb6:	bf00      	nop

0040abb8 <__aeabi_cdrcmple>:
  40abb8:	4684      	mov	ip, r0
  40abba:	4610      	mov	r0, r2
  40abbc:	4662      	mov	r2, ip
  40abbe:	468c      	mov	ip, r1
  40abc0:	4619      	mov	r1, r3
  40abc2:	4663      	mov	r3, ip
  40abc4:	e000      	b.n	40abc8 <__aeabi_cdcmpeq>
  40abc6:	bf00      	nop

0040abc8 <__aeabi_cdcmpeq>:
  40abc8:	b501      	push	{r0, lr}
  40abca:	f7ff ffb7 	bl	40ab3c <__cmpdf2>
  40abce:	2800      	cmp	r0, #0
  40abd0:	bf48      	it	mi
  40abd2:	f110 0f00 	cmnmi.w	r0, #0
  40abd6:	bd01      	pop	{r0, pc}

0040abd8 <__aeabi_dcmpeq>:
  40abd8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40abdc:	f7ff fff4 	bl	40abc8 <__aeabi_cdcmpeq>
  40abe0:	bf0c      	ite	eq
  40abe2:	2001      	moveq	r0, #1
  40abe4:	2000      	movne	r0, #0
  40abe6:	f85d fb08 	ldr.w	pc, [sp], #8
  40abea:	bf00      	nop

0040abec <__aeabi_dcmplt>:
  40abec:	f84d ed08 	str.w	lr, [sp, #-8]!
  40abf0:	f7ff ffea 	bl	40abc8 <__aeabi_cdcmpeq>
  40abf4:	bf34      	ite	cc
  40abf6:	2001      	movcc	r0, #1
  40abf8:	2000      	movcs	r0, #0
  40abfa:	f85d fb08 	ldr.w	pc, [sp], #8
  40abfe:	bf00      	nop

0040ac00 <__aeabi_dcmple>:
  40ac00:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ac04:	f7ff ffe0 	bl	40abc8 <__aeabi_cdcmpeq>
  40ac08:	bf94      	ite	ls
  40ac0a:	2001      	movls	r0, #1
  40ac0c:	2000      	movhi	r0, #0
  40ac0e:	f85d fb08 	ldr.w	pc, [sp], #8
  40ac12:	bf00      	nop

0040ac14 <__aeabi_dcmpge>:
  40ac14:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ac18:	f7ff ffce 	bl	40abb8 <__aeabi_cdrcmple>
  40ac1c:	bf94      	ite	ls
  40ac1e:	2001      	movls	r0, #1
  40ac20:	2000      	movhi	r0, #0
  40ac22:	f85d fb08 	ldr.w	pc, [sp], #8
  40ac26:	bf00      	nop

0040ac28 <__aeabi_dcmpgt>:
  40ac28:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ac2c:	f7ff ffc4 	bl	40abb8 <__aeabi_cdrcmple>
  40ac30:	bf34      	ite	cc
  40ac32:	2001      	movcc	r0, #1
  40ac34:	2000      	movcs	r0, #0
  40ac36:	f85d fb08 	ldr.w	pc, [sp], #8
  40ac3a:	bf00      	nop

0040ac3c <__aeabi_dcmpun>:
  40ac3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40ac40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ac44:	d102      	bne.n	40ac4c <__aeabi_dcmpun+0x10>
  40ac46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40ac4a:	d10a      	bne.n	40ac62 <__aeabi_dcmpun+0x26>
  40ac4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40ac50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ac54:	d102      	bne.n	40ac5c <__aeabi_dcmpun+0x20>
  40ac56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40ac5a:	d102      	bne.n	40ac62 <__aeabi_dcmpun+0x26>
  40ac5c:	f04f 0000 	mov.w	r0, #0
  40ac60:	4770      	bx	lr
  40ac62:	f04f 0001 	mov.w	r0, #1
  40ac66:	4770      	bx	lr

0040ac68 <__aeabi_d2iz>:
  40ac68:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40ac6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40ac70:	d215      	bcs.n	40ac9e <__aeabi_d2iz+0x36>
  40ac72:	d511      	bpl.n	40ac98 <__aeabi_d2iz+0x30>
  40ac74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40ac78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40ac7c:	d912      	bls.n	40aca4 <__aeabi_d2iz+0x3c>
  40ac7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40ac82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40ac86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40ac8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40ac8e:	fa23 f002 	lsr.w	r0, r3, r2
  40ac92:	bf18      	it	ne
  40ac94:	4240      	negne	r0, r0
  40ac96:	4770      	bx	lr
  40ac98:	f04f 0000 	mov.w	r0, #0
  40ac9c:	4770      	bx	lr
  40ac9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40aca2:	d105      	bne.n	40acb0 <__aeabi_d2iz+0x48>
  40aca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40aca8:	bf08      	it	eq
  40acaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40acae:	4770      	bx	lr
  40acb0:	f04f 0000 	mov.w	r0, #0
  40acb4:	4770      	bx	lr
  40acb6:	bf00      	nop

0040acb8 <__aeabi_uldivmod>:
  40acb8:	b953      	cbnz	r3, 40acd0 <__aeabi_uldivmod+0x18>
  40acba:	b94a      	cbnz	r2, 40acd0 <__aeabi_uldivmod+0x18>
  40acbc:	2900      	cmp	r1, #0
  40acbe:	bf08      	it	eq
  40acc0:	2800      	cmpeq	r0, #0
  40acc2:	bf1c      	itt	ne
  40acc4:	f04f 31ff 	movne.w	r1, #4294967295
  40acc8:	f04f 30ff 	movne.w	r0, #4294967295
  40accc:	f000 b97a 	b.w	40afc4 <__aeabi_idiv0>
  40acd0:	f1ad 0c08 	sub.w	ip, sp, #8
  40acd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40acd8:	f000 f806 	bl	40ace8 <__udivmoddi4>
  40acdc:	f8dd e004 	ldr.w	lr, [sp, #4]
  40ace0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40ace4:	b004      	add	sp, #16
  40ace6:	4770      	bx	lr

0040ace8 <__udivmoddi4>:
  40ace8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40acec:	468c      	mov	ip, r1
  40acee:	460d      	mov	r5, r1
  40acf0:	4604      	mov	r4, r0
  40acf2:	9e08      	ldr	r6, [sp, #32]
  40acf4:	2b00      	cmp	r3, #0
  40acf6:	d151      	bne.n	40ad9c <__udivmoddi4+0xb4>
  40acf8:	428a      	cmp	r2, r1
  40acfa:	4617      	mov	r7, r2
  40acfc:	d96d      	bls.n	40adda <__udivmoddi4+0xf2>
  40acfe:	fab2 fe82 	clz	lr, r2
  40ad02:	f1be 0f00 	cmp.w	lr, #0
  40ad06:	d00b      	beq.n	40ad20 <__udivmoddi4+0x38>
  40ad08:	f1ce 0c20 	rsb	ip, lr, #32
  40ad0c:	fa01 f50e 	lsl.w	r5, r1, lr
  40ad10:	fa20 fc0c 	lsr.w	ip, r0, ip
  40ad14:	fa02 f70e 	lsl.w	r7, r2, lr
  40ad18:	ea4c 0c05 	orr.w	ip, ip, r5
  40ad1c:	fa00 f40e 	lsl.w	r4, r0, lr
  40ad20:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40ad24:	0c25      	lsrs	r5, r4, #16
  40ad26:	fbbc f8fa 	udiv	r8, ip, sl
  40ad2a:	fa1f f987 	uxth.w	r9, r7
  40ad2e:	fb0a cc18 	mls	ip, sl, r8, ip
  40ad32:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40ad36:	fb08 f309 	mul.w	r3, r8, r9
  40ad3a:	42ab      	cmp	r3, r5
  40ad3c:	d90a      	bls.n	40ad54 <__udivmoddi4+0x6c>
  40ad3e:	19ed      	adds	r5, r5, r7
  40ad40:	f108 32ff 	add.w	r2, r8, #4294967295
  40ad44:	f080 8123 	bcs.w	40af8e <__udivmoddi4+0x2a6>
  40ad48:	42ab      	cmp	r3, r5
  40ad4a:	f240 8120 	bls.w	40af8e <__udivmoddi4+0x2a6>
  40ad4e:	f1a8 0802 	sub.w	r8, r8, #2
  40ad52:	443d      	add	r5, r7
  40ad54:	1aed      	subs	r5, r5, r3
  40ad56:	b2a4      	uxth	r4, r4
  40ad58:	fbb5 f0fa 	udiv	r0, r5, sl
  40ad5c:	fb0a 5510 	mls	r5, sl, r0, r5
  40ad60:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40ad64:	fb00 f909 	mul.w	r9, r0, r9
  40ad68:	45a1      	cmp	r9, r4
  40ad6a:	d909      	bls.n	40ad80 <__udivmoddi4+0x98>
  40ad6c:	19e4      	adds	r4, r4, r7
  40ad6e:	f100 33ff 	add.w	r3, r0, #4294967295
  40ad72:	f080 810a 	bcs.w	40af8a <__udivmoddi4+0x2a2>
  40ad76:	45a1      	cmp	r9, r4
  40ad78:	f240 8107 	bls.w	40af8a <__udivmoddi4+0x2a2>
  40ad7c:	3802      	subs	r0, #2
  40ad7e:	443c      	add	r4, r7
  40ad80:	eba4 0409 	sub.w	r4, r4, r9
  40ad84:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40ad88:	2100      	movs	r1, #0
  40ad8a:	2e00      	cmp	r6, #0
  40ad8c:	d061      	beq.n	40ae52 <__udivmoddi4+0x16a>
  40ad8e:	fa24 f40e 	lsr.w	r4, r4, lr
  40ad92:	2300      	movs	r3, #0
  40ad94:	6034      	str	r4, [r6, #0]
  40ad96:	6073      	str	r3, [r6, #4]
  40ad98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ad9c:	428b      	cmp	r3, r1
  40ad9e:	d907      	bls.n	40adb0 <__udivmoddi4+0xc8>
  40ada0:	2e00      	cmp	r6, #0
  40ada2:	d054      	beq.n	40ae4e <__udivmoddi4+0x166>
  40ada4:	2100      	movs	r1, #0
  40ada6:	e886 0021 	stmia.w	r6, {r0, r5}
  40adaa:	4608      	mov	r0, r1
  40adac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40adb0:	fab3 f183 	clz	r1, r3
  40adb4:	2900      	cmp	r1, #0
  40adb6:	f040 808e 	bne.w	40aed6 <__udivmoddi4+0x1ee>
  40adba:	42ab      	cmp	r3, r5
  40adbc:	d302      	bcc.n	40adc4 <__udivmoddi4+0xdc>
  40adbe:	4282      	cmp	r2, r0
  40adc0:	f200 80fa 	bhi.w	40afb8 <__udivmoddi4+0x2d0>
  40adc4:	1a84      	subs	r4, r0, r2
  40adc6:	eb65 0503 	sbc.w	r5, r5, r3
  40adca:	2001      	movs	r0, #1
  40adcc:	46ac      	mov	ip, r5
  40adce:	2e00      	cmp	r6, #0
  40add0:	d03f      	beq.n	40ae52 <__udivmoddi4+0x16a>
  40add2:	e886 1010 	stmia.w	r6, {r4, ip}
  40add6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40adda:	b912      	cbnz	r2, 40ade2 <__udivmoddi4+0xfa>
  40addc:	2701      	movs	r7, #1
  40adde:	fbb7 f7f2 	udiv	r7, r7, r2
  40ade2:	fab7 fe87 	clz	lr, r7
  40ade6:	f1be 0f00 	cmp.w	lr, #0
  40adea:	d134      	bne.n	40ae56 <__udivmoddi4+0x16e>
  40adec:	1beb      	subs	r3, r5, r7
  40adee:	0c3a      	lsrs	r2, r7, #16
  40adf0:	fa1f fc87 	uxth.w	ip, r7
  40adf4:	2101      	movs	r1, #1
  40adf6:	fbb3 f8f2 	udiv	r8, r3, r2
  40adfa:	0c25      	lsrs	r5, r4, #16
  40adfc:	fb02 3318 	mls	r3, r2, r8, r3
  40ae00:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40ae04:	fb0c f308 	mul.w	r3, ip, r8
  40ae08:	42ab      	cmp	r3, r5
  40ae0a:	d907      	bls.n	40ae1c <__udivmoddi4+0x134>
  40ae0c:	19ed      	adds	r5, r5, r7
  40ae0e:	f108 30ff 	add.w	r0, r8, #4294967295
  40ae12:	d202      	bcs.n	40ae1a <__udivmoddi4+0x132>
  40ae14:	42ab      	cmp	r3, r5
  40ae16:	f200 80d1 	bhi.w	40afbc <__udivmoddi4+0x2d4>
  40ae1a:	4680      	mov	r8, r0
  40ae1c:	1aed      	subs	r5, r5, r3
  40ae1e:	b2a3      	uxth	r3, r4
  40ae20:	fbb5 f0f2 	udiv	r0, r5, r2
  40ae24:	fb02 5510 	mls	r5, r2, r0, r5
  40ae28:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40ae2c:	fb0c fc00 	mul.w	ip, ip, r0
  40ae30:	45a4      	cmp	ip, r4
  40ae32:	d907      	bls.n	40ae44 <__udivmoddi4+0x15c>
  40ae34:	19e4      	adds	r4, r4, r7
  40ae36:	f100 33ff 	add.w	r3, r0, #4294967295
  40ae3a:	d202      	bcs.n	40ae42 <__udivmoddi4+0x15a>
  40ae3c:	45a4      	cmp	ip, r4
  40ae3e:	f200 80b8 	bhi.w	40afb2 <__udivmoddi4+0x2ca>
  40ae42:	4618      	mov	r0, r3
  40ae44:	eba4 040c 	sub.w	r4, r4, ip
  40ae48:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40ae4c:	e79d      	b.n	40ad8a <__udivmoddi4+0xa2>
  40ae4e:	4631      	mov	r1, r6
  40ae50:	4630      	mov	r0, r6
  40ae52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ae56:	f1ce 0420 	rsb	r4, lr, #32
  40ae5a:	fa05 f30e 	lsl.w	r3, r5, lr
  40ae5e:	fa07 f70e 	lsl.w	r7, r7, lr
  40ae62:	fa20 f804 	lsr.w	r8, r0, r4
  40ae66:	0c3a      	lsrs	r2, r7, #16
  40ae68:	fa25 f404 	lsr.w	r4, r5, r4
  40ae6c:	ea48 0803 	orr.w	r8, r8, r3
  40ae70:	fbb4 f1f2 	udiv	r1, r4, r2
  40ae74:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40ae78:	fb02 4411 	mls	r4, r2, r1, r4
  40ae7c:	fa1f fc87 	uxth.w	ip, r7
  40ae80:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40ae84:	fb01 f30c 	mul.w	r3, r1, ip
  40ae88:	42ab      	cmp	r3, r5
  40ae8a:	fa00 f40e 	lsl.w	r4, r0, lr
  40ae8e:	d909      	bls.n	40aea4 <__udivmoddi4+0x1bc>
  40ae90:	19ed      	adds	r5, r5, r7
  40ae92:	f101 30ff 	add.w	r0, r1, #4294967295
  40ae96:	f080 808a 	bcs.w	40afae <__udivmoddi4+0x2c6>
  40ae9a:	42ab      	cmp	r3, r5
  40ae9c:	f240 8087 	bls.w	40afae <__udivmoddi4+0x2c6>
  40aea0:	3902      	subs	r1, #2
  40aea2:	443d      	add	r5, r7
  40aea4:	1aeb      	subs	r3, r5, r3
  40aea6:	fa1f f588 	uxth.w	r5, r8
  40aeaa:	fbb3 f0f2 	udiv	r0, r3, r2
  40aeae:	fb02 3310 	mls	r3, r2, r0, r3
  40aeb2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40aeb6:	fb00 f30c 	mul.w	r3, r0, ip
  40aeba:	42ab      	cmp	r3, r5
  40aebc:	d907      	bls.n	40aece <__udivmoddi4+0x1e6>
  40aebe:	19ed      	adds	r5, r5, r7
  40aec0:	f100 38ff 	add.w	r8, r0, #4294967295
  40aec4:	d26f      	bcs.n	40afa6 <__udivmoddi4+0x2be>
  40aec6:	42ab      	cmp	r3, r5
  40aec8:	d96d      	bls.n	40afa6 <__udivmoddi4+0x2be>
  40aeca:	3802      	subs	r0, #2
  40aecc:	443d      	add	r5, r7
  40aece:	1aeb      	subs	r3, r5, r3
  40aed0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40aed4:	e78f      	b.n	40adf6 <__udivmoddi4+0x10e>
  40aed6:	f1c1 0720 	rsb	r7, r1, #32
  40aeda:	fa22 f807 	lsr.w	r8, r2, r7
  40aede:	408b      	lsls	r3, r1
  40aee0:	fa05 f401 	lsl.w	r4, r5, r1
  40aee4:	ea48 0303 	orr.w	r3, r8, r3
  40aee8:	fa20 fe07 	lsr.w	lr, r0, r7
  40aeec:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40aef0:	40fd      	lsrs	r5, r7
  40aef2:	ea4e 0e04 	orr.w	lr, lr, r4
  40aef6:	fbb5 f9fc 	udiv	r9, r5, ip
  40aefa:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40aefe:	fb0c 5519 	mls	r5, ip, r9, r5
  40af02:	fa1f f883 	uxth.w	r8, r3
  40af06:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40af0a:	fb09 f408 	mul.w	r4, r9, r8
  40af0e:	42ac      	cmp	r4, r5
  40af10:	fa02 f201 	lsl.w	r2, r2, r1
  40af14:	fa00 fa01 	lsl.w	sl, r0, r1
  40af18:	d908      	bls.n	40af2c <__udivmoddi4+0x244>
  40af1a:	18ed      	adds	r5, r5, r3
  40af1c:	f109 30ff 	add.w	r0, r9, #4294967295
  40af20:	d243      	bcs.n	40afaa <__udivmoddi4+0x2c2>
  40af22:	42ac      	cmp	r4, r5
  40af24:	d941      	bls.n	40afaa <__udivmoddi4+0x2c2>
  40af26:	f1a9 0902 	sub.w	r9, r9, #2
  40af2a:	441d      	add	r5, r3
  40af2c:	1b2d      	subs	r5, r5, r4
  40af2e:	fa1f fe8e 	uxth.w	lr, lr
  40af32:	fbb5 f0fc 	udiv	r0, r5, ip
  40af36:	fb0c 5510 	mls	r5, ip, r0, r5
  40af3a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40af3e:	fb00 f808 	mul.w	r8, r0, r8
  40af42:	45a0      	cmp	r8, r4
  40af44:	d907      	bls.n	40af56 <__udivmoddi4+0x26e>
  40af46:	18e4      	adds	r4, r4, r3
  40af48:	f100 35ff 	add.w	r5, r0, #4294967295
  40af4c:	d229      	bcs.n	40afa2 <__udivmoddi4+0x2ba>
  40af4e:	45a0      	cmp	r8, r4
  40af50:	d927      	bls.n	40afa2 <__udivmoddi4+0x2ba>
  40af52:	3802      	subs	r0, #2
  40af54:	441c      	add	r4, r3
  40af56:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40af5a:	eba4 0408 	sub.w	r4, r4, r8
  40af5e:	fba0 8902 	umull	r8, r9, r0, r2
  40af62:	454c      	cmp	r4, r9
  40af64:	46c6      	mov	lr, r8
  40af66:	464d      	mov	r5, r9
  40af68:	d315      	bcc.n	40af96 <__udivmoddi4+0x2ae>
  40af6a:	d012      	beq.n	40af92 <__udivmoddi4+0x2aa>
  40af6c:	b156      	cbz	r6, 40af84 <__udivmoddi4+0x29c>
  40af6e:	ebba 030e 	subs.w	r3, sl, lr
  40af72:	eb64 0405 	sbc.w	r4, r4, r5
  40af76:	fa04 f707 	lsl.w	r7, r4, r7
  40af7a:	40cb      	lsrs	r3, r1
  40af7c:	431f      	orrs	r7, r3
  40af7e:	40cc      	lsrs	r4, r1
  40af80:	6037      	str	r7, [r6, #0]
  40af82:	6074      	str	r4, [r6, #4]
  40af84:	2100      	movs	r1, #0
  40af86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40af8a:	4618      	mov	r0, r3
  40af8c:	e6f8      	b.n	40ad80 <__udivmoddi4+0x98>
  40af8e:	4690      	mov	r8, r2
  40af90:	e6e0      	b.n	40ad54 <__udivmoddi4+0x6c>
  40af92:	45c2      	cmp	sl, r8
  40af94:	d2ea      	bcs.n	40af6c <__udivmoddi4+0x284>
  40af96:	ebb8 0e02 	subs.w	lr, r8, r2
  40af9a:	eb69 0503 	sbc.w	r5, r9, r3
  40af9e:	3801      	subs	r0, #1
  40afa0:	e7e4      	b.n	40af6c <__udivmoddi4+0x284>
  40afa2:	4628      	mov	r0, r5
  40afa4:	e7d7      	b.n	40af56 <__udivmoddi4+0x26e>
  40afa6:	4640      	mov	r0, r8
  40afa8:	e791      	b.n	40aece <__udivmoddi4+0x1e6>
  40afaa:	4681      	mov	r9, r0
  40afac:	e7be      	b.n	40af2c <__udivmoddi4+0x244>
  40afae:	4601      	mov	r1, r0
  40afb0:	e778      	b.n	40aea4 <__udivmoddi4+0x1bc>
  40afb2:	3802      	subs	r0, #2
  40afb4:	443c      	add	r4, r7
  40afb6:	e745      	b.n	40ae44 <__udivmoddi4+0x15c>
  40afb8:	4608      	mov	r0, r1
  40afba:	e708      	b.n	40adce <__udivmoddi4+0xe6>
  40afbc:	f1a8 0802 	sub.w	r8, r8, #2
  40afc0:	443d      	add	r5, r7
  40afc2:	e72b      	b.n	40ae1c <__udivmoddi4+0x134>

0040afc4 <__aeabi_idiv0>:
  40afc4:	4770      	bx	lr
  40afc6:	bf00      	nop
  40afc8:	0a05000d 	.word	0x0a05000d
  40afcc:	0000004b 	.word	0x0000004b
  40afd0:	00001932 	.word	0x00001932
  40afd4:	0e00008b 	.word	0x0e00008b
  40afd8:	32800008 	.word	0x32800008
  40afdc:	030a0205 	.word	0x030a0205
  40afe0:	0f022003 	.word	0x0f022003
  40afe4:	00000a0f 	.word	0x00000a0f
  40afe8:	18180000 	.word	0x18180000
  40afec:	00002020 	.word	0x00002020
  40aff0:	0a000000 	.word	0x0a000000
  40aff4:	02020000 	.word	0x02020000
  40aff8:	18180000 	.word	0x18180000
  40affc:	00030000 	.word	0x00030000
  40b000:	00000000 	.word	0x00000000
  40b004:	18010002 	.word	0x18010002
  40b008:	1e1e1e1e 	.word	0x1e1e1e1e
  40b00c:	1e1e1e1e 	.word	0x1e1e1e1e
  40b010:	1e1e1e1e 	.word	0x1e1e1e1e
  40b014:	00001e1e 	.word	0x00001e1e
	...
  40b028:	454c4449 	.word	0x454c4449
  40b02c:	00000000 	.word	0x00000000
  40b030:	51726d54 	.word	0x51726d54
  40b034:	00000000 	.word	0x00000000
  40b038:	20726d54 	.word	0x20726d54
  40b03c:	00637653 	.word	0x00637653

0040b040 <firCoeffs32>:
  40b040:	3dfb45c5 3dff4fd2 3e010356 3e01b1df     .E.=.O.=V..>...>
  40b050:	3e01b1df 3e010356 3dff4fd2 3dfb45c5     ...>V..>.O.=.E.=
  40b060:	0074786d 6c696146 74206465 7263206f     mxt.Failed to cr
  40b070:	65746165 73657420 656c2074 61742064     eate test led ta
  40b080:	0a0d6b73 00000000 0064636c 00636461     sk......lcd.adc.
  40b090:	6c696146 74206465 7263206f 65746165     Failed to create
  40b0a0:	73657420 64612074 61742063 0a0d6b73      test adc task..
  40b0b0:	00000000 64343025 00000000 000a6425     ....%04d....%d..
  40b0c0:	63617473 766f206b 6c667265 2520776f     stack overflow %
  40b0d0:	73252078 00000a0d                       x %s....

0040b0d8 <_global_impure_ptr>:
  40b0d8:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  40b0e8:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40b0f8:	46454443 00000000 33323130 37363534     CDEF....01234567
  40b108:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40b118:	0000296c 00000030                       l)..0...

0040b120 <blanks.7223>:
  40b120:	20202020 20202020 20202020 20202020                     

0040b130 <zeroes.7224>:
  40b130:	30303030 30303030 30303030 30303030     0000000000000000

0040b140 <blanks.7217>:
  40b140:	20202020 20202020 20202020 20202020                     

0040b150 <zeroes.7218>:
  40b150:	30303030 30303030 30303030 30303030     0000000000000000
  40b160:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40b170:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0040b180 <__mprec_bigtens>:
  40b180:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40b190:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40b1a0:	7f73bf3c 75154fdd                       <.s..O.u

0040b1a8 <__mprec_tens>:
  40b1a8:	00000000 3ff00000 00000000 40240000     .......?......$@
  40b1b8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40b1c8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40b1d8:	00000000 412e8480 00000000 416312d0     .......A......cA
  40b1e8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40b1f8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40b208:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40b218:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40b228:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40b238:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40b248:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40b258:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40b268:	79d99db4 44ea7843                       ...yCx.D

0040b270 <p05.6055>:
  40b270:	00000005 00000019 0000007d              ........}...

0040b27c <_ctype_>:
  40b27c:	20202000 20202020 28282020 20282828     .         ((((( 
  40b28c:	20202020 20202020 20202020 20202020                     
  40b29c:	10108820 10101010 10101010 10101010      ...............
  40b2ac:	04040410 04040404 10040404 10101010     ................
  40b2bc:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40b2cc:	01010101 01010101 01010101 10101010     ................
  40b2dc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40b2ec:	02020202 02020202 02020202 10101010     ................
  40b2fc:	00000020 00000000 00000000 00000000      ...............
	...

0040b380 <_init>:
  40b380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b382:	bf00      	nop
  40b384:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40b386:	bc08      	pop	{r3}
  40b388:	469e      	mov	lr, r3
  40b38a:	4770      	bx	lr

0040b38c <__init_array_start>:
  40b38c:	00407915 	.word	0x00407915

0040b390 <__frame_dummy_init_array_entry>:
  40b390:	0040018d                                ..@.

0040b394 <_fini>:
  40b394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b396:	bf00      	nop
  40b398:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40b39a:	bc08      	pop	{r3}
  40b39c:	469e      	mov	lr, r3
  40b39e:	4770      	bx	lr

0040b3a0 <__fini_array_start>:
  40b3a0:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <_impure_ptr>:
20400014:	0018 2040                                   ..@ 

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__malloc_av_>:
	...
20400448:	0440 2040 0440 2040 0448 2040 0448 2040     @.@ @.@ H.@ H.@ 
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 

20400848 <__malloc_sbrk_base>:
20400848:	ffff ffff                                   ....

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__atexit_recursive_mutex>:
20400850:	ca60 2040                                   `.@ 

20400854 <__global_locale>:
20400854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	a0a1 0040 9339 0040 0000 0000 b27c 0040     ..@.9.@.....|.@.
20400944:	b17c 0040 b0b0 0040 b0b0 0040 b0b0 0040     |.@...@...@...@.
20400954:	b0b0 0040 b0b0 0040 b0b0 0040 b0b0 0040     ..@...@...@...@.
20400964:	b0b0 0040 b0b0 0040 ffff ffff ffff ffff     ..@...@.........
20400974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
