Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan  7 03:21:01 2024
| Host         : ebrahim running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
HPDR-2     Warning           Port pin INOUT inconsistency   5           
TIMING-18  Warning           Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (1)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: system_i/UART_rx/uart_rx_0/inst/idle_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/UART_rx/uart_rx_0/inst/rx_clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.844        0.000                      0                 1154        0.117        0.000                      0                 1154        4.500        0.000                       0                   518  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
src_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
src_clk             4.844        0.000                      0                 1154        0.117        0.000                      0                 1154        4.500        0.000                       0                   518  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        src_clk                     
(none)                      src_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  src_clk
  To Clock:  src_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.000ns (20.422%)  route 3.897ns (79.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.541     5.062    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=95, routed)          1.778     7.358    system_i/reg_c/inst/i_addr[0]
    SLICE_X59Y74         LUT4 (Prop_lut4_I2_O)        0.150     7.508 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.417     7.925    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.332     8.257 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.702     9.959    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.430    14.771    system_i/reg_c/inst/i_clk
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[15]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.803    system_i/reg_c/inst/data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.000ns (20.422%)  route 3.897ns (79.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.541     5.062    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=95, routed)          1.778     7.358    system_i/reg_c/inst/i_addr[0]
    SLICE_X59Y74         LUT4 (Prop_lut4_I2_O)        0.150     7.508 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.417     7.925    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.332     8.257 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.702     9.959    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.430    14.771    system_i/reg_c/inst/i_clk
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[23]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.803    system_i/reg_c/inst/data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.000ns (20.422%)  route 3.897ns (79.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.541     5.062    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=95, routed)          1.778     7.358    system_i/reg_c/inst/i_addr[0]
    SLICE_X59Y74         LUT4 (Prop_lut4_I2_O)        0.150     7.508 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.417     7.925    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.332     8.257 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.702     9.959    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.430    14.771    system_i/reg_c/inst/i_clk
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[25]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.803    system_i/reg_c/inst/data_reg[25]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.000ns (20.422%)  route 3.897ns (79.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.541     5.062    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=95, routed)          1.778     7.358    system_i/reg_c/inst/i_addr[0]
    SLICE_X59Y74         LUT4 (Prop_lut4_I2_O)        0.150     7.508 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.417     7.925    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.332     8.257 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.702     9.959    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.430    14.771    system_i/reg_c/inst/i_clk
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[27]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.803    system_i/reg_c/inst/data_reg[27]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.000ns (20.422%)  route 3.897ns (79.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.541     5.062    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=95, routed)          1.778     7.358    system_i/reg_c/inst/i_addr[0]
    SLICE_X59Y74         LUT4 (Prop_lut4_I2_O)        0.150     7.508 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.417     7.925    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.332     8.257 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.702     9.959    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.430    14.771    system_i/reg_c/inst/i_clk
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[28]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.803    system_i/reg_c/inst/data_reg[28]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.000ns (20.422%)  route 3.897ns (79.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.541     5.062    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=95, routed)          1.778     7.358    system_i/reg_c/inst/i_addr[0]
    SLICE_X59Y74         LUT4 (Prop_lut4_I2_O)        0.150     7.508 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.417     7.925    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.332     8.257 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.702     9.959    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.430    14.771    system_i/reg_c/inst/i_clk
    SLICE_X55Y71         FDRE                                         r  system_i/reg_c/inst/data_reg[29]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.803    system_i/reg_c/inst/data_reg[29]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 system_i/UART_tx/uart_tx_0/inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.298ns (27.564%)  route 3.411ns (72.436%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.612     5.133    system_i/UART_tx/uart_tx_0/inst/i_clk
    SLICE_X65Y71         FDRE                                         r  system_i/UART_tx/uart_tx_0/inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  system_i/UART_tx/uart_tx_0/inst/sending_reg/Q
                         net (fo=15, routed)          0.852     6.440    system_i/UART_tx/uart_tx_0/inst/sending
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.152     6.592 f  system_i/UART_tx/uart_tx_0/inst/o_busy_INST_0/O
                         net (fo=7, routed)           1.014     7.606    system_i/UART_tx/uart_tx_viewer_0/inst/i_tx_busy
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.358     7.964 r  system_i/UART_tx/uart_tx_viewer_0/inst/byte[6]_i_2/O
                         net (fo=43, routed)          0.737     8.701    system_i/UART_tx/uart_tx_viewer_0/inst/data1
    SLICE_X60Y72         LUT5 (Prop_lut5_I0_O)        0.332     9.033 r  system_i/UART_tx/uart_tx_viewer_0/inst/data[31]_i_1/O
                         net (fo=28, routed)          0.808     9.842    system_i/UART_tx/uart_tx_viewer_0/inst/data[31]_i_1_n_0
    SLICE_X54Y70         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.431    14.772    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X54Y70         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[21]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.826    system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[21]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 system_i/UART_tx/uart_tx_0/inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.298ns (27.564%)  route 3.411ns (72.436%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.612     5.133    system_i/UART_tx/uart_tx_0/inst/i_clk
    SLICE_X65Y71         FDRE                                         r  system_i/UART_tx/uart_tx_0/inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  system_i/UART_tx/uart_tx_0/inst/sending_reg/Q
                         net (fo=15, routed)          0.852     6.440    system_i/UART_tx/uart_tx_0/inst/sending
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.152     6.592 f  system_i/UART_tx/uart_tx_0/inst/o_busy_INST_0/O
                         net (fo=7, routed)           1.014     7.606    system_i/UART_tx/uart_tx_viewer_0/inst/i_tx_busy
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.358     7.964 r  system_i/UART_tx/uart_tx_viewer_0/inst/byte[6]_i_2/O
                         net (fo=43, routed)          0.737     8.701    system_i/UART_tx/uart_tx_viewer_0/inst/data1
    SLICE_X60Y72         LUT5 (Prop_lut5_I0_O)        0.332     9.033 r  system_i/UART_tx/uart_tx_viewer_0/inst/data[31]_i_1/O
                         net (fo=28, routed)          0.808     9.842    system_i/UART_tx/uart_tx_viewer_0/inst/data[31]_i_1_n_0
    SLICE_X54Y70         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.431    14.772    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X54Y70         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[25]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.826    system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[25]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 system_i/UART_tx/uart_tx_0/inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.298ns (28.435%)  route 3.267ns (71.565%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.612     5.133    system_i/UART_tx/uart_tx_0/inst/i_clk
    SLICE_X65Y71         FDRE                                         r  system_i/UART_tx/uart_tx_0/inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  system_i/UART_tx/uart_tx_0/inst/sending_reg/Q
                         net (fo=15, routed)          0.852     6.440    system_i/UART_tx/uart_tx_0/inst/sending
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.152     6.592 f  system_i/UART_tx/uart_tx_0/inst/o_busy_INST_0/O
                         net (fo=7, routed)           1.014     7.606    system_i/UART_tx/uart_tx_viewer_0/inst/i_tx_busy
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.358     7.964 r  system_i/UART_tx/uart_tx_viewer_0/inst/byte[6]_i_2/O
                         net (fo=43, routed)          0.737     8.701    system_i/UART_tx/uart_tx_viewer_0/inst/data1
    SLICE_X60Y72         LUT5 (Prop_lut5_I0_O)        0.332     9.033 r  system_i/UART_tx/uart_tx_viewer_0/inst/data[31]_i_1/O
                         net (fo=28, routed)          0.664     9.698    system_i/UART_tx/uart_tx_viewer_0/inst/data[31]_i_1_n_0
    SLICE_X54Y72         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.428    14.769    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X54Y72         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[20]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X54Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.823    system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[20]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 system_i/UART_tx/uart_tx_0/inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.298ns (28.435%)  route 3.267ns (71.565%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.612     5.133    system_i/UART_tx/uart_tx_0/inst/i_clk
    SLICE_X65Y71         FDRE                                         r  system_i/UART_tx/uart_tx_0/inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  system_i/UART_tx/uart_tx_0/inst/sending_reg/Q
                         net (fo=15, routed)          0.852     6.440    system_i/UART_tx/uart_tx_0/inst/sending
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.152     6.592 f  system_i/UART_tx/uart_tx_0/inst/o_busy_INST_0/O
                         net (fo=7, routed)           1.014     7.606    system_i/UART_tx/uart_tx_viewer_0/inst/i_tx_busy
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.358     7.964 r  system_i/UART_tx/uart_tx_viewer_0/inst/byte[6]_i_2/O
                         net (fo=43, routed)          0.737     8.701    system_i/UART_tx/uart_tx_viewer_0/inst/data1
    SLICE_X60Y72         LUT5 (Prop_lut5_I0_O)        0.332     9.033 r  system_i/UART_tx/uart_tx_viewer_0/inst/data[31]_i_1/O
                         net (fo=28, routed)          0.664     9.698    system_i/UART_tx/uart_tx_viewer_0/inst/data[31]_i_1_n_0
    SLICE_X54Y72         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.428    14.769    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X54Y72         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[24]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X54Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.823    system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[24]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  5.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X36Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    system_i/clocks/clock_1h/inst/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  system_i/clocks/clock_1h/inst/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    system_i/clocks/clock_1h/inst/counter_reg[28]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X36Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X36Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    system_i/clocks/clock_1h/inst/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  system_i/clocks/clock_1h/inst/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    system_i/clocks/clock_1h/inst/counter_reg[28]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X36Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/UART_tx/uart_tx_viewer_0/inst/hex_to_ascii_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/UART_tx/uart_tx_viewer_0/inst/byte_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.580     1.463    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X61Y73         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/hex_to_ascii_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  system_i/UART_tx/uart_tx_viewer_0/inst/hex_to_ascii_reg_reg[3]/Q
                         net (fo=1, routed)           0.117     1.721    system_i/UART_tx/uart_tx_viewer_0/inst/hex_to_ascii_reg[3]
    SLICE_X63Y73         FDSE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.848     1.976    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X63Y73         FDSE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/byte_reg[3]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X63Y73         FDSE (Hold_fdse_C_D)         0.072     1.570    system_i/UART_tx/uart_tx_viewer_0/inst/byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X36Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    system_i/clocks/clock_1h/inst/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  system_i/clocks/clock_1h/inst/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    system_i/clocks/clock_1h/inst/counter_reg[28]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X36Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X36Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    system_i/clocks/clock_1h/inst/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  system_i/clocks/clock_1h/inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    system_i/clocks/clock_1h/inst/counter_reg[28]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X36Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.579     1.462    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X61Y74         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/Q
                         net (fo=9, routed)           0.122     1.726    system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I2_O)        0.048     1.774 r  system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter[1]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.845     1.973    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X60Y74         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter_reg[1]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.131     1.606    system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/UART_tx/uart_tx_viewer_0/inst/hex_to_ascii_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/UART_tx/uart_tx_viewer_0/inst/byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.580     1.463    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X63Y74         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/hex_to_ascii_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  system_i/UART_tx/uart_tx_viewer_0/inst/hex_to_ascii_reg_reg[5]/Q
                         net (fo=1, routed)           0.112     1.716    system_i/UART_tx/uart_tx_viewer_0/inst/hex_to_ascii_reg[5]
    SLICE_X63Y73         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.848     1.976    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X63Y73         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/byte_reg[5]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.071     1.548    system_i/UART_tx/uart_tx_viewer_0/inst/byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/sys_register_0/inst/data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.552     1.435    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X55Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[31]/Q
                         net (fo=4, routed)           0.125     1.701    system_i/sys_register_0/inst/i_data[31]
    SLICE_X55Y72         FDRE                                         r  system_i/sys_register_0/inst/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.821     1.949    system_i/sys_register_0/inst/i_clk
    SLICE_X55Y72         FDRE                                         r  system_i/sys_register_0/inst/data_reg[31]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.078     1.528    system_i/sys_register_0/inst/data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.185%)  route 0.140ns (49.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.552     1.435    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X55Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[31]/Q
                         net (fo=4, routed)           0.140     1.716    system_i/UART_rx/uart_rx_interpreter_0/inst/o_wdata[31]
    SLICE_X57Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.819     1.947    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X57Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[27]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.072     1.541    system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.579     1.462    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X61Y74         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/Q
                         net (fo=9, routed)           0.122     1.726    system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg_0
    SLICE_X60Y74         LUT4 (Prop_lut4_I2_O)        0.045     1.771 r  system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter[0]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.845     1.973    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X60Y74         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter_reg[0]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.120     1.595    system_i/UART_tx/uart_tx_viewer_0/inst/bytes_sent_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         src_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  system_i/clk_in_bufg_0/inst/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   system_i/UART_rx/uart_rx_0/inst/bits_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   system_i/UART_rx/uart_rx_0/inst/bits_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y78   system_i/UART_rx/uart_rx_0/inst/bits_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   system_i/UART_rx/uart_rx_0/inst/bits_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   system_i/UART_rx/uart_rx_0/inst/bits_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y77   system_i/UART_rx/uart_rx_0/inst/bits_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   system_i/UART_rx/uart_rx_0/inst/bits_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y78   system_i/UART_rx/uart_rx_0/inst/bits_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JC2
                            (input port)
  Destination:            LD15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.367ns  (logic 4.442ns (42.850%)  route 5.925ns (57.150%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  JC2 (IN)
                         net (fo=0)                   0.000     0.000    JC2
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JC2_IBUF_inst/O
                         net (fo=3, routed)           5.925     7.378    LD15_OBUF
    L1                   OBUF (Prop_obuf_I_O)         2.989    10.367 r  LD15_OBUF_inst/O
                         net (fo=0)                   0.000    10.367    LD15
    L1                                                                r  LD15 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC2
                            (input port)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.518ns  (logic 1.453ns (26.330%)  route 4.065ns (73.670%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  JC2 (IN)
                         net (fo=0)                   0.000     0.000    JC2
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JC2_IBUF_inst/O
                         net (fo=3, routed)           4.065     5.518    system_i/UART_rx/uart_rx_reg_0/inst/i_rx
    SLICE_X60Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.527ns  (logic 0.419ns (27.441%)  route 1.108ns (72.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/Q
                         net (fo=2, routed)           1.108     1.527    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[6]
    SLICE_X58Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.239ns  (logic 0.419ns (33.812%)  route 0.820ns (66.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.820     1.239    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[3]
    SLICE_X58Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.237ns  (logic 0.419ns (33.863%)  route 0.818ns (66.137%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.818     1.237    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[5]
    SLICE_X59Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.233ns  (logic 0.419ns (33.982%)  route 0.814ns (66.018%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.814     1.233    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[6]
    SLICE_X59Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.219ns  (logic 0.456ns (37.412%)  route 0.763ns (62.588%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.763     1.219    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[1]
    SLICE_X58Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.212ns  (logic 0.456ns (37.636%)  route 0.756ns (62.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.756     1.212    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[1]
    SLICE_X59Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.197ns  (logic 0.419ns (34.994%)  route 0.778ns (65.006%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.778     1.197    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[3]
    SLICE_X59Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.093ns  (logic 0.419ns (38.345%)  route 0.674ns (61.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.674     1.093    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[5]
    SLICE_X58Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.668%)  route 0.125ns (49.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.125     0.253    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[4]
    SLICE_X58Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/C
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.099     0.263    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[7]
    SLICE_X59Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.833%)  route 0.131ns (48.167%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.131     0.272    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[2]
    SLICE_X58Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.128ns (40.908%)  route 0.185ns (59.092%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.185     0.313    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[4]
    SLICE_X59Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.924%)  route 0.173ns (55.076%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[0]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg_n_0_[0]
    SLICE_X58Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.771%)  route 0.181ns (56.229%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.181     0.322    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[2]
    SLICE_X59Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.843%)  route 0.204ns (59.157%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.204     0.345    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[0]
    SLICE_X59Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.211     0.352    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[0]
    SLICE_X58Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.128ns (26.907%)  route 0.348ns (73.093%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.348     0.476    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[5]
    SLICE_X58Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.128ns (24.411%)  route 0.396ns (75.589%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.396     0.524    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[3]
    SLICE_X59Y77         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  src_clk
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 3.492ns (39.113%)  route 5.436ns (60.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.539     5.060    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X56Y74         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           5.436    11.014    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         2.974    13.988 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000    13.988    LD6
    U14                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.871ns  (logic 3.621ns (40.813%)  route 5.251ns (59.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.541     5.062    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.478     5.540 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.251    10.791    lopt
    V14                  OBUF (Prop_obuf_I_O)         3.143    13.933 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000    13.933    LD7
    V14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 3.491ns (40.204%)  route 5.192ns (59.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.541     5.062    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.192    10.772    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         2.973    13.745 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    13.745    LD0
    U16                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/variable_clock_div_0/inst/out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.464ns  (logic 3.523ns (41.625%)  route 4.941ns (58.375%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.551     5.072    system_i/variable_clock_div_0/inst/i_clk
    SLICE_X57Y66         FDRE                                         r  system_i/variable_clock_div_0/inst/out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  system_i/variable_clock_div_0/inst/out_reg_lopt_replica/Q
                         net (fo=1, routed)           1.831     7.359    system_i/variable_clock_div_0/inst/Q_replN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.455 r  system_i/variable_clock_div_0/inst/bufg_inst/O
                         net (fo=1, routed)           3.109    10.564    system_i/gpio_obuf_0/inst/d_i
    A15                  OBUF (Prop_obuf_I_O)         2.971    13.535 r  system_i/gpio_obuf_0/inst/obuf_inst/O
                         net (fo=0)                   0.000    13.535    JB7
    A15                                                               r  JB7 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.442ns  (logic 3.500ns (41.464%)  route 4.942ns (58.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.539     5.060    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X56Y74         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.942    10.520    lopt_2
    U15                  OBUF (Prop_obuf_I_O)         2.982    13.502 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000    13.502    LD5
    U15                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.405ns  (logic 3.627ns (43.149%)  route 4.778ns (56.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.541     5.062    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.478     5.540 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.778    10.318    lopt_3
    W18                  OBUF (Prop_obuf_I_O)         3.149    13.467 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000    13.467    LD4
    W18                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 3.618ns (43.104%)  route 4.776ns (56.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.541     5.062    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.478     5.540 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.776    10.315    lopt_5
    U19                  OBUF (Prop_obuf_I_O)         3.140    13.455 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000    13.455    LD2
    U19                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.309ns  (logic 3.632ns (43.713%)  route 4.677ns (56.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.541     5.062    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.478     5.540 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.677    10.217    lopt_4
    V19                  OBUF (Prop_obuf_I_O)         3.154    13.371 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000    13.371    LD3
    V19                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_tx/uart_tx_0/inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.236ns  (logic 3.461ns (42.019%)  route 4.776ns (57.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.612     5.133    system_i/UART_tx/uart_tx_0/inst/i_clk
    SLICE_X62Y71         FDRE                                         r  system_i/UART_tx/uart_tx_0/inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  system_i/UART_tx/uart_tx_0/inst/tx_reg/Q
                         net (fo=2, routed)           4.776    10.364    system_i/UART_tx/gpio_obuf_0/inst/d_i
    K17                  OBUF (Prop_obuf_I_O)         3.005    13.369 r  system_i/UART_tx/gpio_obuf_0/inst/obuf_inst/O
                         net (fo=0)                   0.000    13.369    JC1
    K17                                                               r  JC1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_tx/uart_tx_0/inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.436ns  (logic 3.774ns (50.754%)  route 3.662ns (49.246%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.612     5.133    system_i/UART_tx/uart_tx_0/inst/i_clk
    SLICE_X65Y71         FDRE                                         r  system_i/UART_tx/uart_tx_0/inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  system_i/UART_tx/uart_tx_0/inst/sending_reg/Q
                         net (fo=15, routed)          0.852     6.440    system_i/UART_tx/uart_tx_0/inst/sending
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.152     6.592 r  system_i/UART_tx/uart_tx_0/inst/o_busy_INST_0/O
                         net (fo=7, routed)           2.810     9.403    system_i/UART_tx/gpio_obuf_3/inst/d_i
    G2                   OBUF (Prop_obuf_I_O)         3.166    12.568 r  system_i/UART_tx/gpio_obuf_3/inst/obuf_inst/O
                         net (fo=0)                   0.000    12.568    JA4
    G2                                                                r  JA4 (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/led_2_reg_b/inst/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.272ns (69.661%)  route 0.554ns (30.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.579     1.462    system_i/led_2_reg_b/inst/i_clk
    SLICE_X59Y74         FDRE                                         r  system_i/led_2_reg_b/inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  system_i/led_2_reg_b/inst/data_reg[0]/Q
                         net (fo=3, routed)           0.554     2.157    LD13_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         1.131     3.289 r  LD13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.289    LD13[0]
    N3                                                                r  LD13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/led_1_reg_a/inst/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.283ns (69.839%)  route 0.554ns (30.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.579     1.462    system_i/led_1_reg_a/inst/i_clk
    SLICE_X59Y74         FDRE                                         r  system_i/led_1_reg_a/inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  system_i/led_1_reg_a/inst/data_reg[0]/Q
                         net (fo=3, routed)           0.554     2.157    LD12_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         1.142     3.299 r  LD12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.299    LD12[0]
    P3                                                                r  LD12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_tx/uart_tx_0/inst/start_send_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.273ns (63.058%)  route 0.746ns (36.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.583     1.466    system_i/UART_tx/uart_tx_0/inst/i_clk
    SLICE_X62Y72         FDRE                                         r  system_i/UART_tx/uart_tx_0/inst/start_send_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  system_i/UART_tx/uart_tx_0/inst/start_send_reg_reg/Q
                         net (fo=7, routed)           0.746     2.353    system_i/UART_tx/gpio_obuf_1/inst/d_i
    J2                   OBUF (Prop_obuf_I_O)         1.132     3.485 r  system_i/UART_tx/gpio_obuf_1/inst/obuf_inst/O
                         net (fo=0)                   0.000     3.485    JA3
    J2                                                                r  JA3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_0/inst/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.270ns (56.829%)  route 0.965ns (43.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.553     1.436    system_i/UART_rx/uart_rx_0/inst/i_clk
    SLICE_X57Y75         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  system_i/UART_rx/uart_rx_0/inst/idle_reg/Q
                         net (fo=12, routed)          0.965     2.542    system_i/UART_rx/gpio_obuf_3/inst/d_i
    J1                   OBUF (Prop_obuf_I_O)         1.129     3.671 r  system_i/UART_rx/gpio_obuf_3/inst/obuf_inst/O
                         net (fo=0)                   0.000     3.671    JA1
    J1                                                                r  JA1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/hex_display_0/inst/dig_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.268ns (56.456%)  route 0.978ns (43.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.561     1.444    system_i/hex_display_0/inst/i_clk
    SLICE_X57Y66         FDRE                                         r  system_i/hex_display_0/inst/dig_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  system_i/hex_display_0/inst/dig_out_reg[0]/Q
                         net (fo=1, routed)           0.978     2.563    AN0_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.127     3.690 r  AN0_OBUF_inst/O
                         net (fo=0)                   0.000     3.690    AN0
    U2                                                                r  AN0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/hex_display_0/inst/dig_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.264ns (55.092%)  route 1.031ns (44.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.561     1.444    system_i/hex_display_0/inst/i_clk
    SLICE_X57Y66         FDRE                                         r  system_i/hex_display_0/inst/dig_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  system_i/hex_display_0/inst/dig_out_reg[1]/Q
                         net (fo=1, routed)           1.031     2.616    AN1_OBUF
    U4                   OBUF (Prop_obuf_I_O)         1.123     3.739 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.739    AN1
    U4                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/hex_display_0/inst/seg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.340ns (59.021%)  route 0.931ns (40.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.587     1.470    system_i/hex_display_0/inst/i_clk
    SLICE_X62Y67         FDRE                                         r  system_i/hex_display_0/inst/seg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  system_i/hex_display_0/inst/seg_out_reg[3]/Q
                         net (fo=1, routed)           0.931     2.529    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.212     3.741 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.741    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/hex_display_0/inst/seg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.316ns (57.731%)  route 0.963ns (42.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.587     1.470    system_i/hex_display_0/inst/i_clk
    SLICE_X62Y67         FDRE                                         r  system_i/hex_display_0/inst/seg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  system_i/hex_display_0/inst/seg_out_reg[6]/Q
                         net (fo=1, routed)           0.963     2.562    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.188     3.749 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.749    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD10
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.290ns (56.297%)  route 1.002ns (43.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.579     1.462    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X61Y74         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/Q
                         net (fo=9, routed)           1.002     2.605    LD10_OBUF
    W3                   OBUF (Prop_obuf_I_O)         1.149     3.754 r  LD10_OBUF_inst/O
                         net (fo=0)                   0.000     3.754    LD10
    W3                                                                r  LD10 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/clocks/clock_1h/inst/out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD14
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.306ns (56.316%)  route 1.013ns (43.684%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.563     1.446    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y46         FDRE                                         r  system_i/clocks/clock_1h/inst/out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  system_i/clocks/clock_1h/inst/out_reg_lopt_replica/Q
                         net (fo=1, routed)           0.267     1.854    system_i/clocks/clock_1h/inst/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.880 r  system_i/clocks/clock_1h/inst/bufg_inst/O
                         net (fo=1, routed)           0.746     2.627    LD14_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.139     3.766 r  LD14_OBUF_inst/O
                         net (fo=0)                   0.000     3.766    LD14
    P1                                                                r  LD14 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  src_clk

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JC2
                            (input port)
  Destination:            system_i/UART_rx/uart_rx_0/inst/idle_reg/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.398ns  (logic 1.577ns (29.214%)  route 3.821ns (70.786%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  JC2 (IN)
                         net (fo=0)                   0.000     0.000    JC2
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JC2_IBUF_inst/O
                         net (fo=3, routed)           3.821     5.274    system_i/UART_rx/uart_rx_0/inst/i_rx
    SLICE_X57Y75         LUT3 (Prop_lut3_I1_O)        0.124     5.398 r  system_i/UART_rx/uart_rx_0/inst/idle_i_1/O
                         net (fo=1, routed)           0.000     5.398    system_i/UART_rx/uart_rx_0/inst/idle_i_1_n_0
    SLICE_X57Y75         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.426     4.767    system_i/UART_rx/uart_rx_0/inst/i_clk
    SLICE_X57Y75         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/idle_reg/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 0.743ns (41.042%)  route 1.067ns (58.958%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/Q
                         net (fo=1, routed)           1.067     1.486    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[5]
    SLICE_X56Y77         LUT3 (Prop_lut3_I2_O)        0.324     1.810 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.810    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[5]
    SLICE_X56Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.429     4.770    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X56Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.624ns  (logic 0.580ns (35.714%)  route 1.044ns (64.286%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/Q
                         net (fo=1, routed)           1.044     1.500    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[2]
    SLICE_X55Y77         LUT3 (Prop_lut3_I2_O)        0.124     1.624 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.624    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[2]
    SLICE_X55Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.428     4.769    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X55Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.558ns  (logic 0.744ns (47.749%)  route 0.814ns (52.251%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/Q
                         net (fo=1, routed)           0.814     1.233    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[7]
    SLICE_X58Y76         LUT3 (Prop_lut3_I2_O)        0.325     1.558 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.558    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[7]
    SLICE_X58Y76         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.493     4.834    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X58Y76         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.535ns  (logic 0.718ns (46.780%)  route 0.817ns (53.220%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/Q
                         net (fo=1, routed)           0.817     1.236    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[4]
    SLICE_X56Y77         LUT3 (Prop_lut3_I2_O)        0.299     1.535 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.535    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[4]
    SLICE_X56Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.429     4.770    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X56Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.494ns  (logic 0.605ns (40.500%)  route 0.889ns (59.500%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/Q
                         net (fo=1, routed)           0.889     1.345    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[3]
    SLICE_X55Y77         LUT3 (Prop_lut3_I2_O)        0.149     1.494 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.494    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[3]
    SLICE_X55Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.428     4.769    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X55Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.405ns  (logic 0.606ns (43.130%)  route 0.799ns (56.870%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/Q
                         net (fo=1, routed)           0.799     1.255    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[1]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.150     1.405 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.405    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[1]
    SLICE_X57Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.429     4.770    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X57Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[1]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.716ns (55.308%)  route 0.579ns (44.692%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/Q
                         net (fo=1, routed)           0.579     0.998    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[6]
    SLICE_X58Y76         LUT3 (Prop_lut3_I2_O)        0.297     1.295 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.295    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[6]
    SLICE_X58Y76         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.493     4.834    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X58Y76         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.081ns  (logic 0.580ns (53.654%)  route 0.501ns (46.346%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/Q
                         net (fo=1, routed)           0.501     0.957    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[0]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124     1.081 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.081    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[0]
    SLICE_X57Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         1.429     4.770    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X57Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/Q
                         net (fo=1, routed)           0.231     0.372    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[0]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.045     0.417 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[0]
    SLICE_X57Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.821     1.949    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X57Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.226ns (53.483%)  route 0.197ns (46.517%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/Q
                         net (fo=1, routed)           0.197     0.325    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[6]
    SLICE_X58Y76         LUT3 (Prop_lut3_I2_O)        0.098     0.423 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.423    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[6]
    SLICE_X58Y76         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.846     1.974    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X58Y76         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.224ns (44.170%)  route 0.283ns (55.830%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/Q
                         net (fo=1, routed)           0.283     0.411    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[7]
    SLICE_X58Y76         LUT3 (Prop_lut3_I2_O)        0.096     0.507 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.507    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[7]
    SLICE_X58Y76         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.846     1.974    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X58Y76         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.187ns (36.591%)  route 0.324ns (63.409%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/Q
                         net (fo=1, routed)           0.324     0.465    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[1]
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.046     0.511 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.511    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[1]
    SLICE_X57Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.821     1.949    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X57Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[1]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.183ns (33.837%)  route 0.358ns (66.163%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/Q
                         net (fo=1, routed)           0.358     0.499    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[3]
    SLICE_X55Y77         LUT3 (Prop_lut3_I2_O)        0.042     0.541 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.541    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[3]
    SLICE_X55Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.821     1.949    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X55Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.227ns (40.766%)  route 0.330ns (59.234%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/Q
                         net (fo=1, routed)           0.330     0.458    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[4]
    SLICE_X56Y77         LUT3 (Prop_lut3_I2_O)        0.099     0.557 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.557    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[4]
    SLICE_X56Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.821     1.949    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X56Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.392%)  route 0.426ns (69.608%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/Q
                         net (fo=1, routed)           0.426     0.567    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[2]
    SLICE_X55Y77         LUT3 (Prop_lut3_I2_O)        0.045     0.612 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.612    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[2]
    SLICE_X55Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.821     1.949    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X55Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.226ns (35.349%)  route 0.413ns (64.651%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/C
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/Q
                         net (fo=1, routed)           0.413     0.541    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[5]
    SLICE_X56Y77         LUT3 (Prop_lut3_I2_O)        0.098     0.639 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.639    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[5]
    SLICE_X56Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.821     1.949    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X56Y77         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/C

Slack:                    inf
  Source:                 JC2
                            (input port)
  Destination:            system_i/UART_rx/uart_rx_0/inst/idle_reg/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.016ns  (logic 0.266ns (13.199%)  route 1.750ns (86.801%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  JC2 (IN)
                         net (fo=0)                   0.000     0.000    JC2
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JC2_IBUF_inst/O
                         net (fo=3, routed)           1.750     1.971    system_i/UART_rx/uart_rx_0/inst/i_rx
    SLICE_X57Y75         LUT3 (Prop_lut3_I1_O)        0.045     2.016 r  system_i/UART_rx/uart_rx_0/inst/idle_i_1/O
                         net (fo=1, routed)           0.000     2.016    system_i/UART_rx/uart_rx_0/inst/idle_i_1_n_0
    SLICE_X57Y75         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=517, routed)         0.818     1.946    system_i/UART_rx/uart_rx_0/inst/i_clk
    SLICE_X57Y75         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/idle_reg/C





