// Seed: 707036352
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wire id_2,
    output tri id_3,
    output tri0 id_4,
    output wire id_5,
    input wire id_6,
    input uwire id_7,
    input tri0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input wor id_11,
    input supply0 id_12,
    output wire id_13
);
  assign id_5 = 1;
  wire  id_15;
  logic id_16;
  xor primCall (id_5, id_9, id_12, id_15, id_1, id_0, id_6, id_11, id_8, id_16, id_7);
  module_0 modCall_1 (
      id_16,
      id_15
  );
endmodule
