$date
	Fri Mar 13 22:41:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_seq_tb $end
$var wire 4 ! state [3:0] $end
$var wire 1 " out $end
$var reg 1 # clk $end
$var reg 1 $ x $end
$scope module f1 $end
$var wire 1 # clk $end
$var wire 1 $ x $end
$var reg 1 " out $end
$var reg 4 % state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 %
0$
0#
0"
b1111 !
$end
#10
b1110 !
b1110 %
1$
1#
#20
0#
#30
b1101 !
b1101 %
1#
#40
0#
#50
b1111 !
b1111 %
1#
0$
#60
0#
#70
1#
#80
0#
#90
b1110 !
b1110 %
1#
1$
#100
0#
#110
b1111 !
b1111 %
1#
0$
#120
0#
#130
b1110 !
b1110 %
1#
1$
#140
0#
#150
b1101 !
b1101 %
1#
#160
0#
#170
b1111 !
b1111 %
1#
0$
#180
0#
#190
1#
#200
0#
#210
b1110 !
b1110 %
1#
1$
#220
0#
#230
b1111 !
b1111 %
1#
0$
#240
0#
#250
b1110 !
b1110 %
1#
1$
#260
0#
#270
b1101 !
b1101 %
1#
#280
0#
#290
b1100 !
b1100 %
1#
#300
0#
#310
b1011 !
b1011 %
1#
#320
0#
#330
1"
b1010 !
b1010 %
1#
#340
0#
#350
0"
b1001 !
b1001 %
1#
#360
0#
#370
b1000 !
b1000 %
1#
#380
0#
#390
b1111 !
b1111 %
1#
0$
#400
0#
#410
1#
#420
0#
#430
1#
#440
0#
#450
b1110 !
b1110 %
1#
1$
#460
0#
#470
b1101 !
b1101 %
1#
#480
0#
#490
b1100 !
b1100 %
1#
#500
0#
