# Verilog Fundamentals

This folder contains foundational Verilog RTL designs and testbenches,
organized by concept for systematic learning.
