VERILOG_SOURCES += ../common/timescale.v ../../../../simWorkspace/StreamFifo/rtl/StreamFifo.v
TOPLEVEL=StreamFifo
MODULE=StreamFifoTest

include $(shell cocotb-config --makefiles)/Makefile.sim
