# RISC_V
 Implementaion of single cycle RISC-V processor in verilog and verification using systemverilog and UVM
