#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("x_address0", 10, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("x_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("x_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("x_address1", 10, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("x_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("x_q1", 32, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weight0_address0", 6, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("weight0_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("weight0_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("weight0_address1", 6, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weight0_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("weight0_q1", 32, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bias0_address0", 2, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("bias0_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("bias0_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("weight1_address0", 9, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("weight1_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("weight1_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("weight1_address1", 9, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weight1_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("weight1_q1", 32, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bias1_address0", 3, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("bias1_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("bias1_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("weight2_address0", 14, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("weight2_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("weight2_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("bias2_address0", 5, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("bias2_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("bias2_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("weight3_address0", 9, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("weight3_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("weight3_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("weight3_address1", 9, hls_out, 7, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weight3_ce1", 1, hls_out, 7, "ap_memory", "MemPortCE2", 1),
	Port_Property("weight3_q1", 32, hls_in, 7, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("bias3_address0", 4, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("bias3_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("bias3_q0", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("y_address0", 4, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("y_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("y_we0", 1, hls_out, 9, "ap_memory", "mem_we", 1),
	Port_Property("y_d0", 32, hls_out, 9, "ap_memory", "mem_din", 1),
};
const char* HLS_Design_Meta::dut_name = "cnn_top";
