// Seed: 2782013302
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  string id_10 = "";
  assign id_2 = {1, id_6, id_3, 1};
  wire id_11;
  wire id_12;
  always @(1 or posedge "") begin : LABEL_0
    id_5 = 1;
  end
  wire id_13;
  assign id_2 = 1;
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_19(
      .id_0(1), .id_1((id_16)), .id_2(id_7), .id_3(1), .id_4(id_6 - 1 & (id_13))
  );
  wire id_20, id_21, id_22, id_23;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_14,
      id_11,
      id_3,
      id_20,
      id_14,
      id_18,
      id_5
  );
endmodule
