.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH reset_clock_sense  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBreset_clock_sense\fR \-  Resets clock sense constraint(s) specified using the set_clock_sense command
.SH Syntax \fBreset_clock_sense\fR  [-all]  | [[-clocks <clock_list>] <pin_or_port_list>]] 
.P Resets clock sense constraint(s) specified using the set_clock_sense command. 
.SH Parameters    "\fB-all\fR" Resets all the specified clock_sense constraints.  "\fB-clocks <clock_list>\fR" Specifies the list of clocks for which the clock sense constraints are to be removed. The clocks must have previously been defined using the set_clock_sense -clock parameter.  "\fBpin_or_port_list\fR" Specifies the list or collection of cell output pins for which the clock sense constraints will be removed. 
.SH Examples
.RS  "*" 2 The following command resets all the previously defined clock_sense constraints from a design:   reset_clock_sense -all
.RE 
.SH Related Information
.RS  "*" 2 set_clock_sense
.RE
.P
