[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2573863 heartbeat IPC: 3.885 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2573863 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2573863 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 15972816 heartbeat IPC: 0.7463 cumulative IPC: 0.7463 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 25531614 heartbeat IPC: 1.046 cumulative IPC: 0.8712 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 34652040 heartbeat IPC: 1.096 cumulative IPC: 0.9352 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 43704065 heartbeat IPC: 1.105 cumulative IPC: 0.9725 (Simulation time: 00 hr 02 min 37 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 50272324 cumulative IPC: 0.9946 (Simulation time: 00 hr 03 min 09 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 50272324 cumulative IPC: 0.9946 (Simulation time: 00 hr 03 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9946 instructions: 50000000 cycles: 50272324
CPU 0 Branch Prediction Accuracy: 88.24% MPKI: 19.91 Average ROB Occupancy at Mispredict: 20.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1049
BRANCH_INDIRECT: 0.0134
BRANCH_CONDITIONAL: 19.75
BRANCH_DIRECT_CALL: 0.00596
BRANCH_INDIRECT_CALL: 0.0036
BRANCH_RETURN: 0.0321

cpu0->cpu0_STLB TOTAL        ACCESS:      20374 HIT:      19824 MISS:        550 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      20374 HIT:      19824 MISS:        550 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 265.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     307869 HIT:     217469 MISS:      90400 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     137243 HIT:      82219 MISS:      55024 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      66513 HIT:      32949 MISS:      33564 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     103747 HIT:     102183 MISS:       1564 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        366 HIT:        118 MISS:        248 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5770194 HIT:    5749695 MISS:      20499 MSHR_MERGE:       8005
cpu0->cpu0_L1I LOAD         ACCESS:    5770194 HIT:    5749695 MISS:      20499 MSHR_MERGE:       8005
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 20.64 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15798402 HIT:   15353613 MISS:     444789 MSHR_MERGE:     253160
cpu0->cpu0_L1D LOAD         ACCESS:    9190333 HIT:    9007211 MISS:     183122 MSHR_MERGE:      58372
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6607518 HIT:    6346217 MISS:     261301 MSHR_MERGE:     194788
cpu0->cpu0_L1D TRANSLATION  ACCESS:        551 HIT:        185 MISS:        366 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.38 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5165062 HIT:    5164452 MISS:        610 MSHR_MERGE:        324
cpu0->cpu0_ITLB LOAD         ACCESS:    5165062 HIT:    5164452 MISS:        610 MSHR_MERGE:        324
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 49.95 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14976000 HIT:   14950350 MISS:      25650 MSHR_MERGE:       5562
cpu0->cpu0_DTLB LOAD         ACCESS:   14976000 HIT:   14950350 MISS:      25650 MSHR_MERGE:       5562
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.66 cycles
cpu0->LLC TOTAL        ACCESS:     147387 HIT:     120747 MISS:      26640 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      55024 HIT:      36430 MISS:      18594 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      33564 HIT:      25662 MISS:       7902 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      58551 HIT:      58548 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        248 HIT:        107 MISS:        141 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 170.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2894
  ROW_BUFFER_MISS:      23742
  AVG DBUS CONGESTED CYCLE: 14.69
Channel 0 WQ ROW_BUFFER_HIT:        295
  ROW_BUFFER_MISS:       1105
  FULL:          0
Channel 0 REFRESHES ISSUED:       4189
