
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.125426                       # Number of seconds simulated
sim_ticks                                1125426359500                       # Number of ticks simulated
final_tick                               1125426359500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 241044                       # Simulator instruction rate (inst/s)
host_op_rate                                   462714                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5425540670                       # Simulator tick rate (ticks/s)
host_mem_usage                                 867292                       # Number of bytes of host memory used
host_seconds                                   207.43                       # Real time elapsed on the host
sim_insts                                    50000000                       # Number of instructions simulated
sim_ops                                      95981252                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       414822112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          414865920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    406421312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       406421312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         12963191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12964560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      12700666                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12700666                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              38926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          368591075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             368630001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         38926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            38926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       361126526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            361126526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       361126526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             38926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         368591075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            729756527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    12964560                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12700666                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12964560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12700666                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              829731840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               406485888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               414865920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            406421312                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               6349306                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          383                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            810209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            810105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            810076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            810053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            810222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            810157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            809777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            809945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            809965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            810188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           810421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           810714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           810668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           810708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           810675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           810677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            396850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            396835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            396867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            396845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            396967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            396848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            396722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            396765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            396847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            396920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           397097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           397190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           397157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           397156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           397159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           397117                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1125426341500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              12964560                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             12700666                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12964559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 396959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 396958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1431820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    863.388973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   756.166251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.533761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        55083      3.85%      3.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50201      3.51%      7.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41622      2.91%     10.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70767      4.94%     15.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57999      4.05%     19.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        51527      3.60%     22.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        47392      3.31%     26.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        61554      4.30%     30.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       995675     69.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1431820                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       396958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.659770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.003346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    257.695655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       396955    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-73727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        396958                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       396958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.008399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           396951    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        396958                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  93582536250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            336668036250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                64822800000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7218.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25968.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       737.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       361.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    368.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    361.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 11983025                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5901056                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43850.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5410812960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2952328500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             50548102800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            20572049520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          73507262400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         392295353625                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         331136169750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           876422079555                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            778.747769                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 542578001000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   37580400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  545267802000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5413731120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2953920750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             50575324800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            20584542960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          73507262400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         392073753870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         331330555500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           876439091400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            778.762885                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 542871364250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   37580400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  544974399000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 6543945                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6543945                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3470                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6535561                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6527013                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.869208                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             0.130792                       # BTB Miss Percentage
system.cpu.branchPred.usedRAS                    3769                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                227                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  108                       # Number of system calls
system.cpu.numCycles                       2250852719                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    50000000                       # Number of instructions committed
system.cpu.committedOps                      95981252                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              95975786                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               51833399                       # Number of float alu accesses
system.cpu.num_func_calls                        7602                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      6532565                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     95975786                       # number of integer instructions
system.cpu.num_fp_insts                      51833399                       # number of float instructions
system.cpu.num_int_register_reads           219093281                       # number of times the integer registers were read
system.cpu.num_int_register_writes           37404609                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             51836935                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                4221                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             34496136                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            29304313                       # number of times the CC registers were written
system.cpu.num_mem_refs                      53378426                       # number of memory refs
system.cpu.num_load_insts                     1350125                       # Number of load instructions
system.cpu.num_store_insts                   52028301                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2250852719                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6543945                       # Number of branches fetched
system.cpu.predictedBranches                  6530782                       # Number of branches predicted as taken
system.cpu.BranchMispred                         3470                       # Number of branch mispredictions
system.cpu.numBranchMispreadPercent          0.053026                       # Number of Branch Mispread Percent
system.cpu.op_class::No_OpClass                  1614      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  42596796     44.38%     44.38% # Class of executed instruction
system.cpu.op_class::IntMult                      725      0.00%     44.38% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     44.38% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3670      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::MemRead                  1350125      1.41%     45.79% # Class of executed instruction
system.cpu.op_class::MemWrite                52028301     54.21%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   95981252                       # Class of executed instruction
system.cpu.dcache.tags.replacements          12959121                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4088.716389                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            40415238                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12963217                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.117686                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7901189500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4088.716389                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1044                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2938                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         226477037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        226477037                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1349643                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1349643                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     39065595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39065595                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      40415238                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         40415238                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     40415238                       # number of overall hits
system.cpu.dcache.overall_hits::total        40415238                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          499                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           499                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     12962718                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     12962718                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12963217                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12963217                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12963217                       # number of overall misses
system.cpu.dcache.overall_misses::total      12963217                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     40644500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40644500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1014094333000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1014094333000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1014134977500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1014134977500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1014134977500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1014134977500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1350142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1350142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     52028313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     52028313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     53378455                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     53378455                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     53378455                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     53378455                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.249147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249147                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.242855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.242855                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.242855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.242855                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81451.903808                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81451.903808                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78231.612614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78231.612614                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78231.736574                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78231.736574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78231.736574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78231.736574                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     12958737                       # number of writebacks
system.cpu.dcache.writebacks::total          12958737                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          499                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     12962718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     12962718                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12963217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12963217                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12963217                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12963217                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     40145500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40145500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1001131615000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1001131615000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1001171760500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1001171760500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1001171760500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1001171760500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.249147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.249147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.242855                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.242855                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.242855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.242855                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80451.903808                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80451.903808                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77231.612614                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77231.612614                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77231.736574                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77231.736574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77231.736574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77231.736574                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 2                       # number of replacements
system.cpu.icache.tags.tagsinuse           876.606065                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70767166                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1369                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          51692.597516                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   876.606065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.214015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.214015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1367                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1367                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.333740                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         283075509                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        283075509                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     70767166                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        70767166                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      70767166                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         70767166                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     70767166                       # number of overall hits
system.cpu.icache.overall_hits::total        70767166                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1369                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1369                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1369                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1369                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1369                       # number of overall misses
system.cpu.icache.overall_misses::total          1369                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    109083000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109083000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    109083000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109083000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    109083000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109083000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     70768535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     70768535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     70768535                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     70768535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     70768535                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     70768535                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79680.788897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79680.788897                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79680.788897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79680.788897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79680.788897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79680.788897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1369                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1369                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1369                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1369                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1369                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1369                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    107714000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107714000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    107714000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107714000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    107714000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107714000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78680.788897                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78680.788897                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78680.788897                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78680.788897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78680.788897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78680.788897                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  12702418                       # number of replacements
system.l2.tags.tagsinuse                 253812.138928                       # Cycle average of tags in use
system.l2.tags.total_refs                         525                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12960466                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.000041                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    253774.611877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         28.810603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          8.716435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.968073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968216                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        258048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3       104272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       142189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  77770602                       # Number of tag accesses
system.l2.tags.data_accesses                 77770602                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     12958737                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12958737                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data             16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                    26                       # number of demand (read+write) hits
system.l2.demand_hits::total                       26                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                   26                       # number of overall hits
system.l2.overall_hits::total                      26                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         12962708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            12962708                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1369                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             483                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1369                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            12963191                       # number of demand (read+write) misses
system.l2.demand_misses::total               12964560                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1369                       # number of overall misses
system.l2.overall_misses::cpu.data           12963191                       # number of overall misses
system.l2.overall_misses::total              12964560                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 981687433000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  981687433000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    105660500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105660500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     39228500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39228500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     105660500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  981726661500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     981832322000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    105660500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 981726661500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    981832322000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     12958737                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12958737                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       12962718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          12962718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1369                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12963217                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12964586                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1369                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12963217                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12964586                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.967936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.967936                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999998                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999998                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999998                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999998                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75731.662936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75731.662936                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77180.788897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77180.788897                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81218.426501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81218.426501                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77180.788897                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75731.867370                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75732.020369                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77180.788897                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75731.867370                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75732.020369                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             12700666                       # number of writebacks
system.l2.writebacks::total                  12700666                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data     12962708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       12962708                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1369                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          483                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       12963191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12964560                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      12963191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12964560                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 852060353000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 852060353000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     91970500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91970500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     34398500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34398500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     91970500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 852094751500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 852186722000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     91970500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 852094751500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 852186722000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.967936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.967936                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999998                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65731.662936                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65731.662936                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67180.788897                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67180.788897                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71218.426501                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71218.426501                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67180.788897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65731.867370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65732.020369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67180.788897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65731.867370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65732.020369                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               1852                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12700666                       # Transaction distribution
system.membus.trans_dist::CleanEvict              383                       # Transaction distribution
system.membus.trans_dist::ReadExReq          12962708                       # Transaction distribution
system.membus.trans_dist::ReadExResp         12962708                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1852                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38630169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     38630169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38630169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    821287232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    821287232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               821287232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          25665609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25665609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25665609                       # Request fanout histogram
system.membus.reqLayer2.occupancy         51066943500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        42312242750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     25923709                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12959123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1369                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1369                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp              1868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     25659403                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         12962718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        12962718                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1369                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          499                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     38885555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38888295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    829502528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              829546400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12702418                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         25667004                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007303                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25665635     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1369      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25667004                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19441224000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1369000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12963217000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
