Classic Timing Analyzer report for shift
Thu Dec 16 09:44:47 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.565 ns   ; frbus ; w[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 17.565 ns       ; frbus ; w[4] ;
; N/A   ; None              ; 17.509 ns       ; fbus  ; w[4] ;
; N/A   ; None              ; 17.257 ns       ; flbus ; w[4] ;
; N/A   ; None              ; 16.515 ns       ; frbus ; w[6] ;
; N/A   ; None              ; 16.459 ns       ; fbus  ; w[6] ;
; N/A   ; None              ; 16.405 ns       ; frbus ; w[1] ;
; N/A   ; None              ; 16.349 ns       ; fbus  ; w[1] ;
; N/A   ; None              ; 16.349 ns       ; frbus ; w[0] ;
; N/A   ; None              ; 16.345 ns       ; frbus ; w[7] ;
; N/A   ; None              ; 16.336 ns       ; frbus ; w[2] ;
; N/A   ; None              ; 16.329 ns       ; frbus ; w[5] ;
; N/A   ; None              ; 16.293 ns       ; fbus  ; w[0] ;
; N/A   ; None              ; 16.289 ns       ; fbus  ; w[7] ;
; N/A   ; None              ; 16.280 ns       ; fbus  ; w[2] ;
; N/A   ; None              ; 16.273 ns       ; fbus  ; w[5] ;
; N/A   ; None              ; 16.207 ns       ; flbus ; w[6] ;
; N/A   ; None              ; 16.097 ns       ; flbus ; w[1] ;
; N/A   ; None              ; 16.041 ns       ; flbus ; w[0] ;
; N/A   ; None              ; 16.037 ns       ; flbus ; w[7] ;
; N/A   ; None              ; 16.028 ns       ; flbus ; w[2] ;
; N/A   ; None              ; 16.021 ns       ; flbus ; w[5] ;
; N/A   ; None              ; 15.911 ns       ; frbus ; w[3] ;
; N/A   ; None              ; 15.855 ns       ; fbus  ; w[3] ;
; N/A   ; None              ; 15.603 ns       ; flbus ; w[3] ;
; N/A   ; None              ; 13.942 ns       ; a[2]  ; w[1] ;
; N/A   ; None              ; 13.642 ns       ; a[0]  ; w[1] ;
; N/A   ; None              ; 13.636 ns       ; a[7]  ; w[6] ;
; N/A   ; None              ; 13.575 ns       ; a[0]  ; w[7] ;
; N/A   ; None              ; 13.531 ns       ; a[1]  ; w[2] ;
; N/A   ; None              ; 13.507 ns       ; a[1]  ; w[0] ;
; N/A   ; None              ; 13.435 ns       ; a[7]  ; w[0] ;
; N/A   ; None              ; 13.143 ns       ; a[2]  ; w[3] ;
; N/A   ; None              ; 13.101 ns       ; a[0]  ; cf   ;
; N/A   ; None              ; 12.894 ns       ; a[0]  ; w[0] ;
; N/A   ; None              ; 12.722 ns       ; frbus ; cf   ;
; N/A   ; None              ; 12.666 ns       ; fbus  ; cf   ;
; N/A   ; None              ; 12.554 ns       ; a[2]  ; w[2] ;
; N/A   ; None              ; 12.521 ns       ; a[1]  ; w[1] ;
; N/A   ; None              ; 12.414 ns       ; flbus ; cf   ;
; N/A   ; None              ; 12.400 ns       ; a[7]  ; w[7] ;
; N/A   ; None              ; 11.968 ns       ; a[7]  ; cf   ;
; N/A   ; None              ; 10.466 ns       ; a[5]  ; w[4] ;
; N/A   ; None              ; 10.321 ns       ; a[3]  ; w[4] ;
; N/A   ; None              ; 9.771 ns        ; a[4]  ; w[4] ;
; N/A   ; None              ; 9.558 ns        ; a[6]  ; w[5] ;
; N/A   ; None              ; 9.460 ns        ; a[5]  ; w[6] ;
; N/A   ; None              ; 9.216 ns        ; a[4]  ; w[5] ;
; N/A   ; None              ; 9.126 ns        ; a[3]  ; w[2] ;
; N/A   ; None              ; 9.099 ns        ; a[6]  ; w[7] ;
; N/A   ; None              ; 9.098 ns        ; a[4]  ; w[3] ;
; N/A   ; None              ; 8.269 ns        ; a[6]  ; w[6] ;
; N/A   ; None              ; 7.767 ns        ; a[5]  ; w[5] ;
; N/A   ; None              ; 7.685 ns        ; a[3]  ; w[3] ;
+-------+-------------------+-----------------+-------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 16 09:44:47 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shift -c shift --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "frbus" to destination pin "w[4]" is 17.565 ns
    Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 4; PIN Node = 'frbus'
    Info: 2: + IC(5.320 ns) + CELL(0.651 ns) = 6.936 ns; Loc. = LCCOMB_X27_Y1_N26; Fanout = 9; COMB Node = 'always0~6'
    Info: 3: + IC(3.349 ns) + CELL(0.624 ns) = 10.909 ns; Loc. = LCCOMB_X3_Y4_N0; Fanout = 1; COMB Node = 'w[4]~34'
    Info: 4: + IC(0.359 ns) + CELL(0.624 ns) = 11.892 ns; Loc. = LCCOMB_X3_Y4_N2; Fanout = 1; COMB Node = 'w[4]~35'
    Info: 5: + IC(2.437 ns) + CELL(3.236 ns) = 17.565 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'w[4]'
    Info: Total cell delay = 6.100 ns ( 34.73 % )
    Info: Total interconnect delay = 11.465 ns ( 65.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Thu Dec 16 09:44:47 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


