Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jul 23 16:47:57 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digital_clock_top_timing_summary_routed.rpt -pb digital_clock_top_timing_summary_routed.pb -rpx digital_clock_top_timing_summary_routed.rpx -warn_on_violation
| Design       : digital_clock_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u1/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.917        0.000                      0                   28        0.411        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.917        0.000                      0                   28        0.411        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 u1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 2.223ns (54.900%)  route 1.826ns (45.100%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u1/clk_1Hz_reg_0
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  u1/count_reg[2]/Q
                         net (fo=2, routed)           0.732     6.339    u1/count[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  u1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    u1/count0_carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  u1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    u1/count0_carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  u1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    u1/count0_carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  u1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    u1/count0_carry__2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  u1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    u1/count0_carry__3_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.803 r  u1/count0_carry__4/O[1]
                         net (fo=1, routed)           1.094     8.897    u1/data0[22]
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.303     9.200 r  u1/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.200    u1/count_0[22]
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.848    u1/clk_1Hz_reg_0
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031    15.118    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.828ns (21.385%)  route 3.044ns (78.615%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.148    u1/clk_1Hz_reg_0
    SLICE_X62Y18         FDCE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.872     6.476    u1/count[11]
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.600 r  u1/count[26]_i_7/O
                         net (fo=1, routed)           0.430     7.030    u1/count[26]_i_7_n_0
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.154 r  u1/count[26]_i_3/O
                         net (fo=27, routed)          1.742     8.896    u1/count[26]_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.020 r  u1/count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.020    u1/count_0[17]
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    u1/clk_1Hz_reg_0
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.029    15.117    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.966ns (24.995%)  route 2.899ns (75.005%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.146    u1/clk_1Hz_reg_0
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.875     6.440    u1/count[19]
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.299     6.739 r  u1/count[26]_i_8/O
                         net (fo=1, routed)           0.643     7.382    u1/count[26]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.506 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          1.381     8.887    u1/count[26]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.011 r  u1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.011    u1/count_0[1]
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    u1/clk_1Hz_reg_0
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.029    15.121    u1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.856ns (21.949%)  route 3.044ns (78.051%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.627     5.148    u1/clk_1Hz_reg_0
    SLICE_X62Y18         FDCE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.872     6.476    u1/count[11]
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.600 r  u1/count[26]_i_7/O
                         net (fo=1, routed)           0.430     7.030    u1/count[26]_i_7_n_0
    SLICE_X62Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.154 r  u1/count[26]_i_3/O
                         net (fo=27, routed)          1.742     8.896    u1/count[26]_i_3_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.152     9.048 r  u1/count[19]_i_1/O
                         net (fo=1, routed)           0.000     9.048    u1/count_0[19]
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    u1/clk_1Hz_reg_0
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.075    15.163    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.994ns (25.535%)  route 2.899ns (74.465%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.146    u1/clk_1Hz_reg_0
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.875     6.440    u1/count[19]
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.299     6.739 r  u1/count[26]_i_8/O
                         net (fo=1, routed)           0.643     7.382    u1/count[26]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.506 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          1.381     8.887    u1/count[26]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.152     9.039 r  u1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.039    u1/count_0[3]
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    u1/clk_1Hz_reg_0
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.075    15.167    u1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 u1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 2.155ns (55.642%)  route 1.718ns (44.358%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u1/clk_1Hz_reg_0
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  u1/count_reg[2]/Q
                         net (fo=2, routed)           0.732     6.339    u1/count[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  u1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    u1/count0_carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  u1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    u1/count0_carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  u1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    u1/count0_carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  u1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    u1/count0_carry__2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  u1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    u1/count0_carry__3_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.708 r  u1/count0_carry__4/O[2]
                         net (fo=1, routed)           0.986     8.694    u1/data0[23]
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.330     9.024 r  u1/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.024    u1/count_0[23]
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.848    u1/clk_1Hz_reg_0
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 u1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 2.221ns (58.250%)  route 1.592ns (41.750%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u1/clk_1Hz_reg_0
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  u1/count_reg[2]/Q
                         net (fo=2, routed)           0.732     6.339    u1/count[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  u1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    u1/count0_carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  u1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    u1/count0_carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  u1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    u1/count0_carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  u1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    u1/count0_carry__2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  u1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    u1/count0_carry__3_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  u1/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    u1/count0_carry__4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.805 r  u1/count0_carry__5/O[0]
                         net (fo=1, routed)           0.860     8.665    u1/data0[25]
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.299     8.964 r  u1/count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.964    u1/count_0[25]
    SLICE_X62Y22         FDCE                                         r  u1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    14.846    u1/clk_1Hz_reg_0
    SLICE_X62Y22         FDCE                                         r  u1/count_reg[25]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.031    15.116    u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.966ns (25.998%)  route 2.750ns (74.002%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.146    u1/clk_1Hz_reg_0
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.875     6.440    u1/count[19]
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.299     6.739 r  u1/count[26]_i_8/O
                         net (fo=1, routed)           0.643     7.382    u1/count[26]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.506 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          1.232     8.738    u1/count[26]_i_4_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.862 r  u1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.862    u1/count_0[5]
    SLICE_X62Y17         FDCE                                         r  u1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    u1/clk_1Hz_reg_0
    SLICE_X62Y17         FDCE                                         r  u1/count_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.029    15.120    u1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 u1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 2.365ns (63.216%)  route 1.376ns (36.784%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u1/clk_1Hz_reg_0
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  u1/count_reg[2]/Q
                         net (fo=2, routed)           0.732     6.339    u1/count[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  u1/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.013    u1/count0_carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  u1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.127    u1/count0_carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  u1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.241    u1/count0_carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  u1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.355    u1/count0_carry__2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  u1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.469    u1/count0_carry__3_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  u1/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.583    u1/count0_carry__4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.917 r  u1/count0_carry__5/O[1]
                         net (fo=1, routed)           0.644     8.561    u1/data0[26]
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.892 r  u1/count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.892    u1/count_0[26]
    SLICE_X62Y22         FDCE                                         r  u1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    14.846    u1/clk_1Hz_reg_0
    SLICE_X62Y22         FDCE                                         r  u1/count_reg[26]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.075    15.160    u1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.994ns (26.552%)  route 2.750ns (73.448%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.625     5.146    u1/clk_1Hz_reg_0
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.875     6.440    u1/count[19]
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.299     6.739 r  u1/count[26]_i_8/O
                         net (fo=1, routed)           0.643     7.382    u1/count[26]_i_8_n_0
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.506 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          1.232     8.738    u1/count[26]_i_4_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I2_O)        0.152     8.890 r  u1/count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.890    u1/count_0[7]
    SLICE_X62Y17         FDCE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    u1/clk_1Hz_reg_0
    SLICE_X62Y17         FDCE                                         r  u1/count_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.075    15.166    u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  6.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u1/clk_1Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.064%)  route 0.316ns (62.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.468    u1/clk_1Hz_reg_0
    SLICE_X62Y22         FDCE                                         r  u1/clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  u1/clk_1Hz_reg/Q
                         net (fo=5, routed)           0.316     1.925    u1/CLK
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.970 r  u1/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     1.970    u1/clk_1Hz_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  u1/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.980    u1/clk_1Hz_reg_0
    SLICE_X62Y22         FDCE                                         r  u1/clk_1Hz_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.091     1.559    u1/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     1.471    u1/clk_1Hz_reg_0
    SLICE_X62Y18         FDCE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.062     1.674    u1/count[11]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.785 r  u1/count0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.946    u1/data0[11]
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.108     2.054 r  u1/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.054    u1/count_0[11]
    SLICE_X62Y18         FDCE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    u1/clk_1Hz_reg_0
    SLICE_X62Y18         FDCE                                         r  u1/count_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y18         FDCE (Hold_fdce_C_D)         0.092     1.563    u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.274ns (43.519%)  route 0.356ns (56.481%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    u1/clk_1Hz_reg_0
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.123     1.721    u1/count[16]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.098     1.819 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          0.233     2.052    u1/count[26]_i_4_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.048     2.100 r  u1/count[23]_i_1/O
                         net (fo=1, routed)           0.000     2.100    u1/count_0[23]
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.981    u1/clk_1Hz_reg_0
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.107     1.589    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.274ns (43.970%)  route 0.349ns (56.030%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    u1/clk_1Hz_reg_0
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.123     1.721    u1/count[16]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.098     1.819 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          0.227     2.045    u1/count[26]_i_4_n_0
    SLICE_X62Y19         LUT4 (Prop_lut4_I2_O)        0.048     2.093 r  u1/count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.093    u1/count_0[15]
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    u1/clk_1Hz_reg_0
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.107     1.577    u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.275ns (43.989%)  route 0.350ns (56.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    u1/clk_1Hz_reg_0
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.123     1.721    u1/count[16]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.098     1.819 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          0.228     2.046    u1/count[26]_i_4_n_0
    SLICE_X62Y19         LUT4 (Prop_lut4_I2_O)        0.049     2.095 r  u1/count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.095    u1/count_0[16]
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    u1/clk_1Hz_reg_0
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[16]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.107     1.577    u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.271ns (43.248%)  route 0.356ns (56.752%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    u1/clk_1Hz_reg_0
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.123     1.721    u1/count[16]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.098     1.819 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          0.233     2.052    u1/count[26]_i_4_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.045     2.097 r  u1/count[21]_i_1/O
                         net (fo=1, routed)           0.000     2.097    u1/count_0[21]
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.981    u1/clk_1Hz_reg_0
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[21]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.091     1.573    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.271ns (43.698%)  route 0.349ns (56.301%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    u1/clk_1Hz_reg_0
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.123     1.721    u1/count[16]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.098     1.819 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          0.227     2.045    u1/count[26]_i_4_n_0
    SLICE_X62Y19         LUT4 (Prop_lut4_I2_O)        0.045     2.090 r  u1/count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.090    u1/count_0[13]
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    u1/clk_1Hz_reg_0
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[13]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.091     1.561    u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 u1/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.271ns (43.628%)  route 0.350ns (56.372%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    u1/clk_1Hz_reg_0
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  u1/count_reg[16]/Q
                         net (fo=2, routed)           0.123     1.721    u1/count[16]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.098     1.819 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          0.228     2.046    u1/count[26]_i_4_n_0
    SLICE_X62Y19         LUT4 (Prop_lut4_I2_O)        0.045     2.091 r  u1/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.091    u1/count_0[14]
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    u1/clk_1Hz_reg_0
    SLICE_X62Y19         FDCE                                         r  u1/count_reg[14]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    u1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.234ns (34.642%)  route 0.441ns (65.358%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.469    u1/clk_1Hz_reg_0
    SLICE_X63Y20         FDCE                                         r  u1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  u1/count_reg[0]/Q
                         net (fo=3, routed)           0.238     1.848    u1/count[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I2_O)        0.045     1.893 r  u1/count[26]_i_2/O
                         net (fo=27, routed)          0.203     2.097    u1/count[26]_i_2_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.048     2.145 r  u1/count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.145    u1/count_0[19]
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.982    u1/clk_1Hz_reg_0
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X62Y20         FDCE (Hold_fdce_C_D)         0.107     1.589    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.275ns (41.509%)  route 0.388ns (58.491%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    u1/clk_1Hz_reg_0
    SLICE_X62Y17         FDCE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.161     1.761    u1/count[7]
    SLICE_X62Y17         LUT5 (Prop_lut5_I0_O)        0.099     1.860 r  u1/count[26]_i_3/O
                         net (fo=27, routed)          0.227     2.087    u1/count[26]_i_3_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I1_O)        0.048     2.135 r  u1/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.135    u1/count_0[7]
    SLICE_X62Y17         FDCE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u1/clk_1Hz_reg_0
    SLICE_X62Y17         FDCE                                         r  u1/count_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.107     1.579    u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.556    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   u1/clk_1Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   u1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   u1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   u1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   u1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   u1/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   u1/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   u1/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   u1/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   u1/clk_1Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   u1/clk_1Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   u1/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   u1/clk_1Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   u1/clk_1Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   u1/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   u1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u1/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/sec_ones_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 4.545ns (62.551%)  route 2.721ns (37.449%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[2]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u2/sec_ones_reg[2]/Q
                         net (fo=10, routed)          0.913     1.391    u5/Q[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.323     1.714 r  u5/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.522    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.265 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.265    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.232ns  (logic 4.514ns (62.411%)  route 2.719ns (37.589%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[2]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u2/sec_ones_reg[2]/Q
                         net (fo=10, routed)          0.911     1.389    u5/Q[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.323     1.712 r  u5/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.520    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     7.232 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.232    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.537ns (63.365%)  route 2.623ns (36.635%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[2]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u2/sec_ones_reg[2]/Q
                         net (fo=10, routed)          0.701     1.179    u5/Q[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.325     1.504 r  u5/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.922     3.426    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     7.161 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.161    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.886ns  (logic 4.302ns (62.479%)  route 2.584ns (37.521%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[2]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u2/sec_ones_reg[2]/Q
                         net (fo=10, routed)          0.911     1.389    u5/Q[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.295     1.684 r  u5/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     3.357    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.886 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.886    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.277ns (62.135%)  route 2.607ns (37.865%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[2]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u2/sec_ones_reg[2]/Q
                         net (fo=10, routed)          0.701     1.179    u5/Q[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.295     1.474 r  u5/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.905     3.380    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.884 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.884    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 4.293ns (62.649%)  route 2.559ns (37.351%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[2]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u2/sec_ones_reg[2]/Q
                         net (fo=10, routed)          0.703     1.181    u5/Q[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.295     1.476 r  u5/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.856     3.332    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.852 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.852    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.747ns  (logic 4.308ns (63.853%)  route 2.439ns (36.147%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[2]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u2/sec_ones_reg[2]/Q
                         net (fo=10, routed)          0.913     1.391    u5/Q[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.295     1.686 r  u5/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     3.212    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.747 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.747    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u2/sec_ones_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 1.453ns (27.142%)  route 3.900ns (72.858%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.900     5.353    u2/AR[0]
    SLICE_X64Y22         FDCE                                         f  u2/sec_ones_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u2/sec_ones_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 1.453ns (27.142%)  route 3.900ns (72.858%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.900     5.353    u2/AR[0]
    SLICE_X64Y22         FDCE                                         f  u2/sec_ones_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u2/sec_ones_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 1.453ns (27.142%)  route 3.900ns (72.858%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.900     5.353    u2/AR[0]
    SLICE_X64Y22         FDCE                                         f  u2/sec_ones_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/sec_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_ones_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.207ns (48.635%)  route 0.219ns (51.365%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[0]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/sec_ones_reg[0]/Q
                         net (fo=11, routed)          0.219     0.383    u2/Q[0]
    SLICE_X64Y22         LUT3 (Prop_lut3_I0_O)        0.043     0.426 r  u2/sec_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.426    u2/sec_ones[2]_i_1_n_0
    SLICE_X64Y22         FDCE                                         r  u2/sec_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_ones_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.207ns (48.635%)  route 0.219ns (51.365%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[0]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/sec_ones_reg[0]/Q
                         net (fo=11, routed)          0.219     0.383    u2/Q[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.043     0.426 r  u2/sec_ones[3]_i_1/O
                         net (fo=1, routed)           0.000     0.426    u2/sec_ones[3]_i_1_n_0
    SLICE_X64Y22         FDCE                                         r  u2/sec_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_ones_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.209ns (48.875%)  route 0.219ns (51.125%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[0]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u2/sec_ones_reg[0]/Q
                         net (fo=11, routed)          0.219     0.383    u2/Q[0]
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.428 r  u2/sec_ones[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    u2/sec_ones[0]_i_1_n_0
    SLICE_X64Y22         FDCE                                         r  u2/sec_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_ones_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.209ns (48.875%)  route 0.219ns (51.125%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[0]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/sec_ones_reg[0]/Q
                         net (fo=11, routed)          0.219     0.383    u2/Q[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.428 r  u2/sec_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     0.428    u2/sec_ones[1]_i_1_n_0
    SLICE_X64Y22         FDCE                                         r  u2/sec_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.445ns (77.523%)  route 0.419ns (22.477%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[0]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u2/sec_ones_reg[0]/Q
                         net (fo=11, routed)          0.139     0.303    u5/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.348 r  u5/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     0.628    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.864 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.864    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.439ns (75.587%)  route 0.465ns (24.413%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[0]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/sec_ones_reg[0]/Q
                         net (fo=11, routed)          0.138     0.302    u5/Q[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     0.347 r  u5/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.674    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.904 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.904    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.430ns (73.396%)  route 0.518ns (26.604%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  u2/sec_ones_reg[1]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/sec_ones_reg[1]/Q
                         net (fo=10, routed)          0.107     0.271    u5/Q[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.316 r  u5/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.411     0.727    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.948 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.948    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u2/sec_ones_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 0.221ns (11.071%)  route 1.775ns (88.929%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.775     1.996    u2/AR[0]
    SLICE_X64Y22         FDCE                                         f  u2/sec_ones_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u2/sec_ones_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 0.221ns (11.071%)  route 1.775ns (88.929%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.775     1.996    u2/AR[0]
    SLICE_X64Y22         FDCE                                         f  u2/sec_ones_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u2/sec_ones_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 0.221ns (11.071%)  route 1.775ns (88.929%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.775     1.996    u2/AR[0]
    SLICE_X64Y22         FDCE                                         f  u2/sec_ones_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/clk_1Hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 1.453ns (27.124%)  route 3.904ns (72.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.904     5.356    u1/AR[0]
    SLICE_X62Y22         FDCE                                         f  u1/clk_1Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505     4.846    u1/clk_1Hz_reg_0
    SLICE_X62Y22         FDCE                                         r  u1/clk_1Hz_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 1.453ns (27.124%)  route 3.904ns (72.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.904     5.356    u1/AR[0]
    SLICE_X62Y22         FDCE                                         f  u1/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505     4.846    u1/clk_1Hz_reg_0
    SLICE_X62Y22         FDCE                                         r  u1/count_reg[25]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 1.453ns (27.124%)  route 3.904ns (72.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.904     5.356    u1/AR[0]
    SLICE_X62Y22         FDCE                                         f  u1/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505     4.846    u1/clk_1Hz_reg_0
    SLICE_X62Y22         FDCE                                         r  u1/count_reg[26]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 1.453ns (27.843%)  route 3.765ns (72.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.765     5.218    u1/AR[0]
    SLICE_X62Y21         FDCE                                         f  u1/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507     4.848    u1/clk_1Hz_reg_0
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[21]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 1.453ns (27.843%)  route 3.765ns (72.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.765     5.218    u1/AR[0]
    SLICE_X62Y21         FDCE                                         f  u1/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507     4.848    u1/clk_1Hz_reg_0
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[22]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 1.453ns (27.843%)  route 3.765ns (72.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.765     5.218    u1/AR[0]
    SLICE_X62Y21         FDCE                                         f  u1/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507     4.848    u1/clk_1Hz_reg_0
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[23]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 1.453ns (27.843%)  route 3.765ns (72.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.765     5.218    u1/AR[0]
    SLICE_X62Y21         FDCE                                         f  u1/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507     4.848    u1/clk_1Hz_reg_0
    SLICE_X62Y21         FDCE                                         r  u1/count_reg[24]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.070ns  (logic 1.453ns (28.658%)  route 3.617ns (71.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.617     5.070    u1/AR[0]
    SLICE_X62Y20         FDCE                                         f  u1/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508     4.849    u1/clk_1Hz_reg_0
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[17]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.070ns  (logic 1.453ns (28.658%)  route 3.617ns (71.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.617     5.070    u1/AR[0]
    SLICE_X62Y20         FDCE                                         f  u1/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508     4.849    u1/clk_1Hz_reg_0
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[18]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.070ns  (logic 1.453ns (28.658%)  route 3.617ns (71.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          3.617     5.070    u1/AR[0]
    SLICE_X62Y20         FDCE                                         f  u1/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508     4.849    u1/clk_1Hz_reg_0
    SLICE_X62Y20         FDCE                                         r  u1/count_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.221ns (13.537%)  route 1.411ns (86.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.411     1.632    u1/AR[0]
    SLICE_X62Y16         FDCE                                         f  u1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    u1/clk_1Hz_reg_0
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.221ns (13.537%)  route 1.411ns (86.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.411     1.632    u1/AR[0]
    SLICE_X62Y16         FDCE                                         f  u1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    u1/clk_1Hz_reg_0
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.221ns (13.537%)  route 1.411ns (86.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.411     1.632    u1/AR[0]
    SLICE_X62Y16         FDCE                                         f  u1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    u1/clk_1Hz_reg_0
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.221ns (13.537%)  route 1.411ns (86.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.411     1.632    u1/AR[0]
    SLICE_X62Y16         FDCE                                         f  u1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    u1/clk_1Hz_reg_0
    SLICE_X62Y16         FDCE                                         r  u1/count_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.221ns (13.031%)  route 1.475ns (86.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.475     1.696    u1/AR[0]
    SLICE_X62Y17         FDCE                                         f  u1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u1/clk_1Hz_reg_0
    SLICE_X62Y17         FDCE                                         r  u1/count_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.221ns (13.031%)  route 1.475ns (86.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.475     1.696    u1/AR[0]
    SLICE_X62Y17         FDCE                                         f  u1/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u1/clk_1Hz_reg_0
    SLICE_X62Y17         FDCE                                         r  u1/count_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.221ns (13.031%)  route 1.475ns (86.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.475     1.696    u1/AR[0]
    SLICE_X62Y17         FDCE                                         f  u1/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u1/clk_1Hz_reg_0
    SLICE_X62Y17         FDCE                                         r  u1/count_reg[7]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.221ns (13.031%)  route 1.475ns (86.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.475     1.696    u1/AR[0]
    SLICE_X62Y17         FDCE                                         f  u1/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u1/clk_1Hz_reg_0
    SLICE_X62Y17         FDCE                                         r  u1/count_reg[8]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.221ns (12.563%)  route 1.538ns (87.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.538     1.759    u1/AR[0]
    SLICE_X62Y18         FDCE                                         f  u1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    u1/clk_1Hz_reg_0
    SLICE_X62Y18         FDCE                                         r  u1/count_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.221ns (12.563%)  route 1.538ns (87.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=32, routed)          1.538     1.759    u1/AR[0]
    SLICE_X62Y18         FDCE                                         f  u1/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    u1/clk_1Hz_reg_0
    SLICE_X62Y18         FDCE                                         r  u1/count_reg[11]/C





