WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000
Simulation Instructions: 50000
Number of CPUs: 4
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
Warmup finished CPU 1 instructions: 20003 cycles: 5103 cumulative IPC: 3.92 (Simulation time: 00 hr 00 min 00 sec)
Warmup finished CPU 2 instructions: 20001 cycles: 5581 cumulative IPC: 3.584 (Simulation time: 00 hr 00 min 00 sec)
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
Warmup finished CPU 0 instructions: 20003 cycles: 6511 cumulative IPC: 3.072 (Simulation time: 00 hr 00 min 00 sec)
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu0_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu0_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu0_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu0_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L2C
num_set 1024
NUM_WAY 8
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
Warmup finished CPU 3 instructions: 20001 cycles: 83303 cumulative IPC: 0.2401 (Simulation time: 00 hr 00 min 07 sec)
Warmup complete CPU 0 instructions: 260463 cycles: 83303 cumulative IPC: 3.127 (Simulation time: 00 hr 00 min 07 sec)
Warmup complete CPU 1 instructions: 332803 cycles: 83303 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 07 sec)
Warmup complete CPU 2 instructions: 329827 cycles: 83303 cumulative IPC: 3.959 (Simulation time: 00 hr 00 min 07 sec)
Warmup complete CPU 3 instructions: 20001 cycles: 83303 cumulative IPC: 0.2401 (Simulation time: 00 hr 00 min 07 sec)
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
Simulation finished CPU 2 instructions: 50003 cycles: 163911 cumulative IPC: 0.3051 (Simulation time: 00 hr 00 min 09 sec)
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
Simulation finished CPU 3 instructions: 50001 cycles: 198349 cumulative IPC: 0.2521 (Simulation time: 00 hr 00 min 10 sec)
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
Simulation finished CPU 0 instructions: 50000 cycles: 351058 cumulative IPC: 0.1424 (Simulation time: 00 hr 00 min 13 sec)
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_DTLB
num_set 16
NUM_WAY 4
MSHR_SIZE 8
offset bits 12
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name LLC
num_set 1024
NUM_WAY 4
MSHR_SIZE 64
offset bits 6
name cpu1_L1D
num_set 128
NUM_WAY 12
MSHR_SIZE 64
offset bits 6
Simulation finished CPU 1 instructions: 50004 cycles: 1170316 cumulative IPC: 0.04273 (Simulation time: 00 hr 00 min 26 sec)
Simulation complete CPU 0 instructions: 180150 cycles: 1170316 cumulative IPC: 0.1539 (Simulation time: 00 hr 00 min 26 sec)
Simulation complete CPU 1 instructions: 50004 cycles: 1170316 cumulative IPC: 0.04273 (Simulation time: 00 hr 00 min 26 sec)
Simulation complete CPU 2 instructions: 356470 cycles: 1170316 cumulative IPC: 0.3046 (Simulation time: 00 hr 00 min 26 sec)
Simulation complete CPU 3 instructions: 328543 cycles: 1170316 cumulative IPC: 0.2807 (Simulation time: 00 hr 00 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /public/champsim/dp3_traces/600.perlbench_s-570B.champsimtrace.xzCPU 1 runs /public/champsim/dp3_traces/602.gcc_s-1850B.champsimtrace.xzCPU 2 runs /public/champsim/dp3_traces/638.imagick_s-824B.champsimtrace.xzCPU 3 runs /public/champsim/dp3_traces/654.roms_s-1007B.champsimtrace.xz
Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 0.1539 instructions: 180150 cycles: 1170316
CPU 0 Branch Prediction Accuracy: 95.24% MPKI: 5.823 Average ROB Occupancy at Mispredict: 153.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.577
BRANCH_CONDITIONAL: 5.25
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.04273 instructions: 50004 cycles: 1170316
CPU 1 Branch Prediction Accuracy: 87.76% MPKI: 31.24 Average ROB Occupancy at Mispredict: 13.51
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.3046 instructions: 356470 cycles: 1170316
CPU 2 Branch Prediction Accuracy: 99.68% MPKI: 0.5134 Average ROB Occupancy at Mispredict: 221.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.513
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 cumulative IPC: 0.2807 instructions: 328543 cycles: 1170316
CPU 3 Branch Prediction Accuracy: 85.76% MPKI: 16.55 Average ROB Occupancy at Mispredict: 296.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.29
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 8.26

LLC TOTAL        ACCESS:      11405 HIT:       5694 MISS:       5711
LLC LOAD         ACCESS:       4627 HIT:       2279 MISS:       2348
LLC RFO          ACCESS:       5393 HIT:       2726 MISS:       2667
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:       1385 HIT:        689 MISS:        696
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL        ACCESS:       3146 HIT:       1302 MISS:       1844
LLC LOAD         ACCESS:       2404 HIT:        938 MISS:       1466
LLC RFO          ACCESS:        319 HIT:        171 MISS:        148
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:        423 HIT:        193 MISS:        230
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL        ACCESS:      19696 HIT:       9806 MISS:       9890
LLC LOAD         ACCESS:      15195 HIT:       7568 MISS:       7627
LLC RFO          ACCESS:       1874 HIT:        940 MISS:        934
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:       2627 HIT:       1298 MISS:       1329
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL        ACCESS:      12289 HIT:       6010 MISS:       6279
LLC LOAD         ACCESS:       6951 HIT:       3387 MISS:       3564
LLC RFO          ACCESS:       3150 HIT:       1570 MISS:       1580
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:       2188 HIT:       1053 MISS:       1135
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles
cpu0_DTLB TOTAL        ACCESS:      33778 HIT:      10243 MISS:      23535
cpu0_DTLB LOAD         ACCESS:      33778 HIT:      10243 MISS:      23535
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL        ACCESS:       3221 HIT:        794 MISS:       2427
cpu0_ITLB LOAD         ACCESS:       3221 HIT:        794 MISS:       2427
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL        ACCESS:      67863 HIT:      21110 MISS:      46753
cpu0_L1D LOAD         ACCESS:      21603 HIT:       8701 MISS:      12902
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      40743 HIT:       9659 MISS:      31084
cpu0_L1D TRANSLATION  ACCESS:       5517 HIT:       2750 MISS:       2767
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L1I TOTAL        ACCESS:       3782 HIT:       1677 MISS:       2105
cpu0_L1I LOAD         ACCESS:       3782 HIT:       1677 MISS:       2105
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 0 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 0 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 0 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL        ACCESS:      22808 HIT:      11403 MISS:      11405
cpu0_L2C LOAD         ACCESS:       9530 HIT:       4903 MISS:       4627
cpu0_L2C RFO          ACCESS:      10513 HIT:       5120 MISS:       5393
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2765 HIT:       1380 MISS:       1385
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
cpu0_STLB TOTAL        ACCESS:      11036 HIT:       5519 MISS:       5517
cpu0_STLB LOAD         ACCESS:      11036 HIT:       5519 MISS:       5517
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_DTLB TOTAL        ACCESS:       9023 HIT:       3200 MISS:       5823
cpu1_DTLB LOAD         ACCESS:       9023 HIT:       3200 MISS:       5823
cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL        ACCESS:          3 HIT:          0 MISS:          3
cpu1_ITLB LOAD         ACCESS:          3 HIT:          0 MISS:          3
cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL        ACCESS:      17217 HIT:       5034 MISS:      12183
cpu1_L1D LOAD         ACCESS:      11020 HIT:       3547 MISS:       7473
cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D WRITE        ACCESS:       4589 HIT:        697 MISS:       3892
cpu1_L1D TRANSLATION  ACCESS:       1608 HIT:        790 MISS:        818
cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 0 cycles
cpu1_L1I TOTAL        ACCESS:          4 HIT:          2 MISS:          2
cpu1_L1I LOAD         ACCESS:          4 HIT:          2 MISS:          2
cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 0 cycles
cpu1_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 0 cycles
cpu1_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL        ACCESS:       5629 HIT:       2483 MISS:       3146
cpu1_L2C LOAD         ACCESS:       4112 HIT:       1708 MISS:       2404
cpu1_L2C RFO          ACCESS:        698 HIT:        379 MISS:        319
cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C WRITE        ACCESS:          1 HIT:          1 MISS:          0
cpu1_L2C TRANSLATION  ACCESS:        818 HIT:        395 MISS:        423
cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
cpu1_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_STLB TOTAL        ACCESS:       3211 HIT:       1603 MISS:       1608
cpu1_STLB LOAD         ACCESS:       3211 HIT:       1603 MISS:       1608
cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu2_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu2_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu2_DTLB TOTAL        ACCESS:      39746 HIT:      11701 MISS:      28045
cpu2_DTLB LOAD         ACCESS:      39746 HIT:      11701 MISS:      28045
cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu2_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu2_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu2_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu2_ITLB TOTAL        ACCESS:      39274 HIT:       9370 MISS:      29904
cpu2_ITLB LOAD         ACCESS:      39274 HIT:       9370 MISS:      29904
cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu2_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu2_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 0 cycles
cpu2_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 0 cycles
cpu2_L1D TOTAL        ACCESS:      71478 HIT:      22679 MISS:      48799
cpu2_L1D LOAD         ACCESS:      43101 HIT:      13882 MISS:      29219
cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D WRITE        ACCESS:      17840 HIT:       3564 MISS:      14276
cpu2_L1D TRANSLATION  ACCESS:      10537 HIT:       5233 MISS:       5304
cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 0 cycles
cpu2_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 0 cycles
cpu2_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 0 cycles
cpu2_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 0 cycles
cpu2_L1I TOTAL        ACCESS:      47878 HIT:      16566 MISS:      31312
cpu2_L1I LOAD         ACCESS:      47878 HIT:      16566 MISS:      31312
cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 0 cycles
cpu2_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 0 cycles
cpu2_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 0 cycles
cpu2_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 0 cycles
cpu2_L2C TOTAL        ACCESS:      39331 HIT:      19636 MISS:      19695
cpu2_L2C LOAD         ACCESS:      30373 HIT:      15179 MISS:      15194
cpu2_L2C RFO          ACCESS:       3718 HIT:       1844 MISS:       1874
cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C TRANSLATION  ACCESS:       5240 HIT:       2613 MISS:       2627
cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 0 cycles
cpu2_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 0 cycles
cpu2_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 0 cycles
cpu2_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 0 cycles
cpu2_STLB TOTAL        ACCESS:      21070 HIT:      10533 MISS:      10537
cpu2_STLB LOAD         ACCESS:      21070 HIT:      10533 MISS:      10537
cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 0 cycles
cpu2_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 0 cycles
cpu3_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu3_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu3_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu3_DTLB TOTAL        ACCESS:      47691 HIT:      16201 MISS:      31490
cpu3_DTLB LOAD         ACCESS:      47691 HIT:      16201 MISS:      31490
cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu3_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu3_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu3_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu3_ITLB TOTAL        ACCESS:       2466 HIT:        550 MISS:       1916
cpu3_ITLB LOAD         ACCESS:       2466 HIT:        550 MISS:       1916
cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu3_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 0 cycles
cpu3_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 0 cycles
cpu3_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 0 cycles
cpu3_L1D TOTAL        ACCESS:      86334 HIT:      22998 MISS:      63336
cpu3_L1D LOAD         ACCESS:      39119 HIT:      12806 MISS:      26313
cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D WRITE        ACCESS:      38835 HIT:       6047 MISS:      32788
cpu3_L1D TRANSLATION  ACCESS:       8380 HIT:       4145 MISS:       4235
cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 0 cycles
cpu3_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 0 cycles
cpu3_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 0 cycles
cpu3_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 0 cycles
cpu3_L1I TOTAL        ACCESS:       3130 HIT:        692 MISS:       2438
cpu3_L1I LOAD         ACCESS:       3130 HIT:        692 MISS:       2438
cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 0 cycles
cpu3_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 0 cycles
cpu3_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 0 cycles
cpu3_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 0 cycles
cpu3_L2C TOTAL        ACCESS:      24180 HIT:      11910 MISS:      12270
cpu3_L2C LOAD         ACCESS:      13828 HIT:       6891 MISS:       6937
cpu3_L2C RFO          ACCESS:       6130 HIT:       2982 MISS:       3148
cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C TRANSLATION  ACCESS:       4222 HIT:       2037 MISS:       2185
cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 0 cycles
cpu3_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 0 cycles
cpu3_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 0 cycles
cpu3_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 0 cycles
cpu3_STLB TOTAL        ACCESS:      16756 HIT:       8379 MISS:       8377
cpu3_STLB LOAD         ACCESS:      16756 HIT:       8379 MISS:       8377
cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 0 cycles

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1424 instructions: 50000 cycles: 351058
CPU 0 Branch Prediction Accuracy: 95.2% MPKI: 5.88 Average ROB Occupancy at Mispredict: 148.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.56
BRANCH_CONDITIONAL: 5.32
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.04273 instructions: 50004 cycles: 1170316
CPU 1 Branch Prediction Accuracy: 87.76% MPKI: 31.24 Average ROB Occupancy at Mispredict: 13.51
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.3051 instructions: 50003 cycles: 163911
CPU 2 Branch Prediction Accuracy: 99.67% MPKI: 0.54 Average ROB Occupancy at Mispredict: 202.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.54
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 cumulative IPC: 0.2521 instructions: 50001 cycles: 198349
CPU 3 Branch Prediction Accuracy: 86.46% MPKI: 15.2 Average ROB Occupancy at Mispredict: 296.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.64
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 7.56

LLC TOTAL        ACCESS:       3218 HIT:       1608 MISS:       1610
LLC LOAD         ACCESS:       1305 HIT:        628 MISS:        677
LLC RFO          ACCESS:       1527 HIT:        787 MISS:        740
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:        386 HIT:        193 MISS:        193
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 5482 cycles
LLC TOTAL        ACCESS:       3146 HIT:       1302 MISS:       1844
LLC LOAD         ACCESS:       2404 HIT:        938 MISS:       1466
LLC RFO          ACCESS:        319 HIT:        171 MISS:        148
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:        423 HIT:        193 MISS:        230
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 5482 cycles
LLC TOTAL        ACCESS:       2837 HIT:       1411 MISS:       1426
LLC LOAD         ACCESS:       2180 HIT:       1083 MISS:       1097
LLC RFO          ACCESS:        276 HIT:        141 MISS:        135
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:        381 HIT:        187 MISS:        194
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 5482 cycles
LLC TOTAL        ACCESS:       2028 HIT:        859 MISS:       1169
LLC LOAD         ACCESS:       1085 HIT:        525 MISS:        560
LLC RFO          ACCESS:        575 HIT:        197 MISS:        378
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:        368 HIT:        137 MISS:        231
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 5482 cycles
cpu0_DTLB TOTAL        ACCESS:       9388 HIT:       2864 MISS:       6524
cpu0_DTLB LOAD         ACCESS:       9388 HIT:       2864 MISS:       6524
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 242.5 cycles
cpu0_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 242.5 cycles
cpu0_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 242.5 cycles
cpu0_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 242.5 cycles
cpu0_ITLB TOTAL        ACCESS:        872 HIT:        212 MISS:        660
cpu0_ITLB LOAD         ACCESS:        872 HIT:        212 MISS:        660
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 311.2 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 311.2 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 311.2 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 311.2 cycles
cpu0_L1D TOTAL        ACCESS:      18884 HIT:       5953 MISS:      12931
cpu0_L1D LOAD         ACCESS:       6033 HIT:       2458 MISS:       3575
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      11317 HIT:       2729 MISS:       8588
cpu0_L1D TRANSLATION  ACCESS:       1534 HIT:        766 MISS:        768
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 948.1 cycles
cpu0_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 948.1 cycles
cpu0_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 948.1 cycles
cpu0_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 948.1 cycles
cpu0_L1I TOTAL        ACCESS:       1024 HIT:        457 MISS:        567
cpu0_L1I LOAD         ACCESS:       1024 HIT:        457 MISS:        567
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 1207 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 1207 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 1207 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 1207 cycles
cpu0_L2C TOTAL        ACCESS:       6418 HIT:       3200 MISS:       3218
cpu0_L2C LOAD         ACCESS:       2677 HIT:       1372 MISS:       1305
cpu0_L2C RFO          ACCESS:       2973 HIT:       1446 MISS:       1527
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        768 HIT:        382 MISS:        386
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 2182 cycles
cpu0_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 2182 cycles
cpu0_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 2182 cycles
cpu0_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 2182 cycles
cpu0_STLB TOTAL        ACCESS:       3074 HIT:       1540 MISS:       1534
cpu0_STLB LOAD         ACCESS:       3074 HIT:       1540 MISS:       1534
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 595.3 cycles
cpu0_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 595.3 cycles
cpu0_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 595.3 cycles
cpu0_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 595.3 cycles
cpu1_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 92.31 cycles
cpu1_DTLB TOTAL        ACCESS:       9023 HIT:       3200 MISS:       5823
cpu1_DTLB LOAD         ACCESS:       9023 HIT:       3200 MISS:       5823
cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 92.31 cycles
cpu1_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 92.31 cycles
cpu1_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 92.31 cycles
cpu1_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: inf cycles
cpu1_ITLB TOTAL        ACCESS:          3 HIT:          0 MISS:          3
cpu1_ITLB LOAD         ACCESS:          3 HIT:          0 MISS:          3
cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: inf cycles
cpu1_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: inf cycles
cpu1_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: inf cycles
cpu1_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 450.4 cycles
cpu1_L1D TOTAL        ACCESS:      17217 HIT:       5034 MISS:      12183
cpu1_L1D LOAD         ACCESS:      11020 HIT:       3547 MISS:       7473
cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D WRITE        ACCESS:       4589 HIT:        697 MISS:       3892
cpu1_L1D TRANSLATION  ACCESS:       1608 HIT:        790 MISS:        818
cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 450.4 cycles
cpu1_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 450.4 cycles
cpu1_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 450.4 cycles
cpu1_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 467 cycles
cpu1_L1I TOTAL        ACCESS:          4 HIT:          2 MISS:          2
cpu1_L1I LOAD         ACCESS:          4 HIT:          2 MISS:          2
cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 467 cycles
cpu1_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 467 cycles
cpu1_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 467 cycles
cpu1_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 913.1 cycles
cpu1_L2C TOTAL        ACCESS:       5629 HIT:       2483 MISS:       3146
cpu1_L2C LOAD         ACCESS:       4112 HIT:       1708 MISS:       2404
cpu1_L2C RFO          ACCESS:        698 HIT:        379 MISS:        319
cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C WRITE        ACCESS:          1 HIT:          1 MISS:          0
cpu1_L2C TRANSLATION  ACCESS:        818 HIT:        395 MISS:        423
cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 913.1 cycles
cpu1_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 913.1 cycles
cpu1_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 913.1 cycles
cpu1_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 194.6 cycles
cpu1_STLB TOTAL        ACCESS:       3211 HIT:       1603 MISS:       1608
cpu1_STLB LOAD         ACCESS:       3211 HIT:       1603 MISS:       1608
cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 194.6 cycles
cpu1_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 194.6 cycles
cpu1_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 194.6 cycles
cpu2_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 333.1 cycles
cpu2_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 333.1 cycles
cpu2_DTLB TOTAL        ACCESS:       5674 HIT:       1672 MISS:       4002
cpu2_DTLB LOAD         ACCESS:       5674 HIT:       1672 MISS:       4002
cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 333.1 cycles
cpu2_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 333.1 cycles
cpu2_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 297.3 cycles
cpu2_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 297.3 cycles
cpu2_ITLB TOTAL        ACCESS:       5720 HIT:       1352 MISS:       4368
cpu2_ITLB LOAD         ACCESS:       5720 HIT:       1352 MISS:       4368
cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 297.3 cycles
cpu2_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 297.3 cycles
cpu2_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 1688 cycles
cpu2_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 1688 cycles
cpu2_L1D TOTAL        ACCESS:      10189 HIT:       3261 MISS:       6928
cpu2_L1D LOAD         ACCESS:       6119 HIT:       1991 MISS:       4128
cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D WRITE        ACCESS:       2555 HIT:        516 MISS:       2039
cpu2_L1D TRANSLATION  ACCESS:       1515 HIT:        754 MISS:        761
cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 1688 cycles
cpu2_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 1688 cycles
cpu2_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 1557 cycles
cpu2_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 1557 cycles
cpu2_L1I TOTAL        ACCESS:       6947 HIT:       2365 MISS:       4582
cpu2_L1I LOAD         ACCESS:       6947 HIT:       2365 MISS:       4582
cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 1557 cycles
cpu2_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 1557 cycles
cpu2_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 4428 cycles
cpu2_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 4428 cycles
cpu2_L2C TOTAL        ACCESS:       5645 HIT:       2809 MISS:       2836
cpu2_L2C LOAD         ACCESS:       4352 HIT:       2173 MISS:       2179
cpu2_L2C RFO          ACCESS:        541 HIT:        265 MISS:        276
cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C TRANSLATION  ACCESS:        752 HIT:        371 MISS:        381
cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 4428 cycles
cpu2_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 4428 cycles
cpu2_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 1225 cycles
cpu2_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 1225 cycles
cpu2_STLB TOTAL        ACCESS:       3027 HIT:       1512 MISS:       1515
cpu2_STLB LOAD         ACCESS:       3027 HIT:       1512 MISS:       1515
cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 1225 cycles
cpu2_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 1225 cycles
cpu3_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 345.4 cycles
cpu3_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 345.4 cycles
cpu3_DTLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 345.4 cycles
cpu3_DTLB TOTAL        ACCESS:       7204 HIT:       2374 MISS:       4830
cpu3_DTLB LOAD         ACCESS:       7204 HIT:       2374 MISS:       4830
cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 345.4 cycles
cpu3_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 383.2 cycles
cpu3_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 383.2 cycles
cpu3_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 383.2 cycles
cpu3_ITLB TOTAL        ACCESS:        679 HIT:        122 MISS:        557
cpu3_ITLB LOAD         ACCESS:        679 HIT:        122 MISS:        557
cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 383.2 cycles
cpu3_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 1591 cycles
cpu3_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 1591 cycles
cpu3_L1D TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 1591 cycles
cpu3_L1D TOTAL        ACCESS:      13304 HIT:       3322 MISS:       9982
cpu3_L1D LOAD         ACCESS:       5735 HIT:       1833 MISS:       3902
cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1D WRITE        ACCESS:       6319 HIT:        895 MISS:       5424
cpu3_L1D TRANSLATION  ACCESS:       1250 HIT:        594 MISS:        656
cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 1591 cycles
cpu3_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 1229 cycles
cpu3_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 1229 cycles
cpu3_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 1229 cycles
cpu3_L1I TOTAL        ACCESS:        899 HIT:        155 MISS:        744
cpu3_L1I LOAD         ACCESS:        899 HIT:        155 MISS:        744
cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 1229 cycles
cpu3_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 4410 cycles
cpu3_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 4410 cycles
cpu3_L2C TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 4410 cycles
cpu3_L2C TOTAL        ACCESS:       3749 HIT:       1740 MISS:       2009
cpu3_L2C LOAD         ACCESS:       2110 HIT:       1039 MISS:       1071
cpu3_L2C RFO          ACCESS:        989 HIT:        416 MISS:        573
cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_L2C TRANSLATION  ACCESS:        650 HIT:        285 MISS:        365
cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 4410 cycles
cpu3_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 1237 cycles
cpu3_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 1237 cycles
cpu3_STLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 1237 cycles
cpu3_STLB TOTAL        ACCESS:       2493 HIT:       1246 MISS:       1247
cpu3_STLB LOAD         ACCESS:       2493 HIT:       1246 MISS:       1247
cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 1237 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3232
  ROW_BUFFER_MISS:      20476
 AVG DBUS CONGESTED CYCLE: 3.977
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
