
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035990                       # Number of seconds simulated
sim_ticks                                 35990363025                       # Number of ticks simulated
final_tick                               563906619684                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290750                       # Simulator instruction rate (inst/s)
host_op_rate                                   366577                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3165924                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908920                       # Number of bytes of host memory used
host_seconds                                 11368.05                       # Real time elapsed on the host
sim_insts                                  3305263865                       # Number of instructions simulated
sim_ops                                    4167259280                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       526592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2178432                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3840896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1525760                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1525760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8832                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17019                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30007                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11920                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11920                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31411075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        56904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14631472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60528203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               106720124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46235                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        56904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46235                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             149373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42393571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42393571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42393571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31411075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        56904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14631472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60528203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149113695                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86307826                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31054624                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25256445                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075987                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13181108                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12238725                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3191307                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91590                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34362042                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169633782                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31054624                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15430032                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35632646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10654066                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5737847                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16790272                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822407                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84275142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.479869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48642496     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1912659      2.27%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2486388      2.95%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3783717      4.49%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3666745      4.35%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2791220      3.31%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652868      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2497961      2.96%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16841088     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84275142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359812                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965451                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35506567                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5620701                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34337773                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267728                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8542367                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5270754                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202921669                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8542367                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37372676                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1020251                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1866983                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32695696                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2777164                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197039094                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          804                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1199419                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       872669                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           83                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274523489                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917658290                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917658290                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103774442                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41818                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23609                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7853380                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18262513                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9687293                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187717                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3014641                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183171843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147574353                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274883                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59558130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181041755                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6386                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84275142                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751102                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897915                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29512940     35.02%     35.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18436684     21.88%     56.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11869244     14.08%     70.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8140024      9.66%     80.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7626328      9.05%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4055554      4.81%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2991862      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       895193      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       747313      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84275142                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725897     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149952     14.27%     83.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174769     16.63%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122795903     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084813      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14556658      9.86%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8120310      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147574353                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.709861                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1050622                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007119                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380749347                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242770507                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143422017                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148624975                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       498104                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6994582                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2177                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          847                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2464847                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          356                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8542367                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         595929                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97432                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183211565                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1191060                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18262513                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9687293                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23054                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          847                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270623                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1169889                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440512                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144730417                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13701652                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2843930                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21633450                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20269729                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7931798                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.676910                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143459618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143422017                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92142163                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258770773                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661750                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356076                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60307393                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2110277                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75732775                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622870                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151915                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29394560     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21660156     28.60%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7991039     10.55%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572171      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3811161      5.03%     89.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1855746      2.45%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1880253      2.48%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800728      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3766961      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75732775                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3766961                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255177630                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374970399                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2032684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863078                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863078                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158643                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158643                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651290493                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198081825                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187450461                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86307826                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32356155                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26397994                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2154679                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13552471                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12753752                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3342133                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94818                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33493767                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175763858                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32356155                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16095885                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38106008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11250472                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5341985                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16304733                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       826325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86019755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.526538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.335337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47913747     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3120635      3.63%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4687301      5.45%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3247748      3.78%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2280329      2.65%     71.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2217145      2.58%     73.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1334186      1.55%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2867734      3.33%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18350930     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86019755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374892                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.036476                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34453261                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5573629                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36383626                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       531498                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9077739                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5451202                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          654                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210464068                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9077739                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36369091                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         502341                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2295177                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34960313                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2815089                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204210707                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1180486                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       955814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286390432                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    950559379                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    950559379                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176492499                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109897890                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36856                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17593                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8361371                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18719971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9591753                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113836                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2723150                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190378991                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152142145                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       303896                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63411003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193921936                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86019755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768688                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918307                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30967559     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17190822     19.98%     55.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12308082     14.31%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8213348      9.55%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8323127      9.68%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3988698      4.64%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3546639      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       672557      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       808923      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86019755                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         828681     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164407     14.07%     85.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175103     14.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127252022     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1921192      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17534      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14946324      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8005073      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152142145                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.762785                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1168191                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007678                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391776130                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    253825501                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147940268                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153310336                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       478879                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7251427                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6348                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2298679                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9077739                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         259292                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49783                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190414124                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       653301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18719971                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9591753                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17593                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42321                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1309384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2485716                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149350622                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13972363                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2791521                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21779514                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21236290                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7807151                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730441                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148003512                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147940268                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95837595                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        272280403                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714100                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351981                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102618244                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126491837                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63922456                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2172059                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76942016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643989                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29605409     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21957479     28.54%     67.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8298418     10.79%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4650058      6.04%     83.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3923303      5.10%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1754097      2.28%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1676805      2.18%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1148755      1.49%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3927692      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76942016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102618244                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126491837                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18761615                       # Number of memory references committed
system.switch_cpus1.commit.loads             11468541                       # Number of loads committed
system.switch_cpus1.commit.membars              17534                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18352706                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113875211                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2616260                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3927692                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           263428617                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389912098                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 288071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102618244                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126491837                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102618244                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841057                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841057                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188980                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188980                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       670761487                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205742754                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193509576                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35068                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86307826                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30359834                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24674063                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2071605                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12757117                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11850305                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3206596                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87884                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30480104                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168393299                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30359834                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15056901                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37042904                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11129510                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6932375                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14930522                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       893508                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83466927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46424023     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3256665      3.90%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2628498      3.15%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6396942      7.66%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1727504      2.07%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2232788      2.68%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1612689      1.93%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          901356      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18286462     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83466927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.351762                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.951078                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31887515                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6747633                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35620695                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       240499                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8970581                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5185600                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41276                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201341526                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        77546                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8970581                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34222891                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1430080                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1873132                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33470220                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3500019                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194219845                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31233                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1451556                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1087383                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1362                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    271938133                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    906706263                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    906706263                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166690579                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105247531                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40060                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22689                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9598541                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18111879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9216946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       144528                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2835241                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183686345                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38646                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145917391                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       287107                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63459653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193842476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6354                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83466927                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748206                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886263                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29386455     35.21%     35.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17892083     21.44%     56.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11606823     13.91%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8648791     10.36%     80.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7454563      8.93%     89.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3850107      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3305030      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       618278      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       704797      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83466927                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         855069     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            11      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        173249     14.41%     85.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173549     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121569821     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2076734      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16147      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14485384      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7769305      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145917391                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.690662                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1201878                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008237                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376790693                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    247185269                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142202780                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147119269                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       546071                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7141336                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2835                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          627                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2355844                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8970581                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         597629                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80170                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183724993                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       401438                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18111879                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9216946                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22500                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71807                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          627                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1240825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1163100                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2403925                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143596672                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13588332                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2320718                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21150194                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20253127                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7561862                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.663773                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142296905                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142202780                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92665970                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        261660450                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647623                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354146                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97654006                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119928631                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63797300                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32292                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2076637                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74496346                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.609859                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135881                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29343182     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20476098     27.49%     66.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8338852     11.19%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4678426      6.28%     84.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3822477      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1548170      2.08%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1839231      2.47%     94.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       925873      1.24%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3524037      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74496346                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97654006                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119928631                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17831642                       # Number of memory references committed
system.switch_cpus2.commit.loads             10970540                       # Number of loads committed
system.switch_cpus2.commit.membars              16146                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17231572                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108059949                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2441579                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3524037                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254698240                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          376428210                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2840899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97654006                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119928631                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97654006                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.883812                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.883812                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.131462                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.131462                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       646008969                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196540022                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185778007                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32292                       # number of misc regfile writes
system.l20.replacements                          8845                       # number of replacements
system.l20.tagsinuse                     10239.987932                       # Cycle average of tags in use
system.l20.total_refs                          554248                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19085                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.041027                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          561.928145                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.843558                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3789.789494                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5880.426734                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054876                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000766                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370097                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574260                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43402                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43402                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25365                       # number of Writeback hits
system.l20.Writeback_hits::total                25365                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43402                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43402                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43402                       # number of overall hits
system.l20.overall_hits::total                  43402                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8831                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8844                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8832                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8845                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8832                       # number of overall misses
system.l20.overall_misses::total                 8845                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1126358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1105222236                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1106348594                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data        35906                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total        35906                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1126358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1105258142                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1106384500                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1126358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1105258142                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1106384500                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52233                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52246                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25365                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25365                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52234                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52247                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52234                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52247                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169069                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169276                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169085                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169292                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169085                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169292                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 125152.557581                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 125095.951379                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data        35906                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total        35906                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 125142.452672                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 125085.867722                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 86642.923077                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 125142.452672                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 125085.867722                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5923                       # number of writebacks
system.l20.writebacks::total                     5923                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8831                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8844                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8832                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8845                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8832                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8845                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1021984390                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1022987665                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data        26576                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total        26576                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1022010966                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1023014241                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1003275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1022010966                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1023014241                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169069                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169276                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169085                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169292                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169085                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169292                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115726.915412                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 115670.247060                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        26576                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total        26576                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 115716.821332                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 115660.174223                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        77175                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 115716.821332                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 115660.174223                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4130                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          317506                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14370                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.095059                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          479.825489                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.648591                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1912.788228                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.819095                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7828.918598                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046858                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001528                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.186796                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000275                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.764543                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29779                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29779                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9716                       # number of Writeback hits
system.l21.Writeback_hits::total                 9716                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29779                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29779                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29779                       # number of overall hits
system.l21.overall_hits::total                  29779                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4114                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4130                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4114                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4130                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4114                       # number of overall misses
system.l21.overall_misses::total                 4130                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1862514                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    527930793                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      529793307                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1862514                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    527930793                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       529793307                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1862514                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    527930793                       # number of overall miss cycles
system.l21.overall_miss_latency::total      529793307                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33893                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33909                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9716                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9716                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33893                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33909                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33893                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33909                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121382                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121797                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121382                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.121797                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121382                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.121797                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 116407.125000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128325.423675                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128279.251090                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 116407.125000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128325.423675                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128279.251090                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 116407.125000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128325.423675                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128279.251090                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2668                       # number of writebacks
system.l21.writebacks::total                     2668                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4114                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4130                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4114                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4130                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4114                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4130                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1712080                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    489161844                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    490873924                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1712080                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    489161844                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    490873924                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1712080                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    489161844                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    490873924                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121382                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121797                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121382                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.121797                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121382                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.121797                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       107005                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118901.760817                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 118855.671671                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       107005                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 118901.760817                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 118855.671671                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       107005                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 118901.760817                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 118855.671671                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         17032                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          762600                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29320                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.009550                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          406.805436                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.520126                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3809.669079                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.248695                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          8061.756665                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033106                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000775                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.310032                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000020                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.656067                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        53809                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  53809                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20133                       # number of Writeback hits
system.l22.Writeback_hits::total                20133                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        53809                       # number of demand (read+write) hits
system.l22.demand_hits::total                   53809                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        53809                       # number of overall hits
system.l22.overall_hits::total                  53809                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        17019                       # number of ReadReq misses
system.l22.ReadReq_misses::total                17032                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        17019                       # number of demand (read+write) misses
system.l22.demand_misses::total                 17032                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        17019                       # number of overall misses
system.l22.overall_misses::total                17032                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2072936                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2239995301                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2242068237                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2072936                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2239995301                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2242068237                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2072936                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2239995301                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2242068237                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        70828                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              70841                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20133                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20133                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        70828                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               70841                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        70828                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              70841                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.240286                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.240426                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.240286                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.240426                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.240286                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.240426                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 159456.615385                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 131617.327751                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 131638.576620                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 159456.615385                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 131617.327751                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 131638.576620                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 159456.615385                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 131617.327751                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 131638.576620                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3329                       # number of writebacks
system.l22.writebacks::total                     3329                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        17019                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           17032                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        17019                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            17032                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        17019                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           17032                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1951459                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2079644722                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2081596181                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1951459                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2079644722                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2081596181                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1951459                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2079644722                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2081596181                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.240286                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.240426                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.240286                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.240426                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.240286                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.240426                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150112.230769                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 122195.471062                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 122216.779063                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150112.230769                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 122195.471062                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 122216.779063                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150112.230769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 122195.471062                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 122216.779063                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996541                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016797870                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049995.705645                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996541                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16790253                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16790253                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16790253                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16790253                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16790253                       # number of overall hits
system.cpu0.icache.overall_hits::total       16790253                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1547029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1547029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1547029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1547029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1547029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1547029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16790272                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16790272                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16790272                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16790272                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16790272                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16790272                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81422.578947                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81422.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81422.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81422.578947                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1139358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1139358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1139358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1139358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87642.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87642.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52234                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173615879                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52490                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3307.599143                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.265792                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.734208                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911195                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088805                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10425100                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10425100                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183334                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183334                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17607                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17607                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17608434                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17608434                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17608434                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17608434                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131718                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131718                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4768                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4768                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136486                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136486                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136486                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136486                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6483418427                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6483418427                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    496695949                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    496695949                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6980114376                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6980114376                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6980114376                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6980114376                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10556818                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10556818                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17744920                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17744920                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17744920                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17744920                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012477                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012477                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000663                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000663                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007692                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007692                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007692                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007692                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49221.962275                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49221.962275                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 104172.808096                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104172.808096                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 51141.614349                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51141.614349                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 51141.614349                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51141.614349                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1614666                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 89703.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25365                       # number of writebacks
system.cpu0.dcache.writebacks::total            25365                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79485                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79485                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4767                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4767                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84252                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84252                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52233                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52233                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52234                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52234                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52234                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52234                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1469551318                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1469551318                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data        36906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total        36906                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1469588224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1469588224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1469588224                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1469588224                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28134.537897                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28134.537897                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        36906                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        36906                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28134.705824                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28134.705824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28134.705824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28134.705824                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.995601                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019448979                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206599.521645                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.995601                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025634                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16304713                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16304713                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16304713                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16304713                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16304713                       # number of overall hits
system.cpu1.icache.overall_hits::total       16304713                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2294248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2294248                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2294248                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2294248                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2294248                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2294248                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16304733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16304733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16304733                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16304733                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16304733                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16304733                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 114712.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 114712.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 114712.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 114712.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 114712.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 114712.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1878514                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1878514                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1878514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1878514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1878514                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1878514                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 117407.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 117407.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33893                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164577688                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34149                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4819.399924                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.661969                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.338031                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901023                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098977                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10633344                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10633344                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7258003                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7258003                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17565                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17565                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17534                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17534                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17891347                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17891347                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17891347                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17891347                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68207                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68207                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68207                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68207                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68207                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68207                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2319834003                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2319834003                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2319834003                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2319834003                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2319834003                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2319834003                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10701551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10701551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7258003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7258003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17959554                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17959554                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17959554                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17959554                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006374                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006374                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003798                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003798                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003798                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003798                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34011.670400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34011.670400                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34011.670400                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34011.670400                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34011.670400                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34011.670400                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9716                       # number of writebacks
system.cpu1.dcache.writebacks::total             9716                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34314                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34314                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34314                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34314                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34314                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34314                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33893                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33893                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33893                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33893                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33893                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33893                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    761705180                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    761705180                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    761705180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    761705180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    761705180                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    761705180                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22473.819963                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22473.819963                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22473.819963                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22473.819963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22473.819963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22473.819963                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996497                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016793121                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2049986.131048                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996497                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14930504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14930504                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14930504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14930504                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14930504                       # number of overall hits
system.cpu2.icache.overall_hits::total       14930504                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2615114                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2615114                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2615114                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2615114                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2615114                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2615114                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14930522                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14930522                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14930522                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14930522                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14930522                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14930522                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 145284.111111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 145284.111111                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 145284.111111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 145284.111111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 145284.111111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 145284.111111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2101949                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2101949                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2101949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2101949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2101949                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2101949                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161688.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161688.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161688.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 70828                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180430076                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71084                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2538.265658                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.468596                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.531404                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900268                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099732                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10319977                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10319977                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6828809                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6828809                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22134                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22134                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16146                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16146                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17148786                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17148786                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17148786                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17148786                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154196                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154196                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154196                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154196                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154196                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154196                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8307094167                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8307094167                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8307094167                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8307094167                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8307094167                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8307094167                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10474173                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10474173                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6828809                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6828809                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16146                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16146                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17302982                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17302982                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17302982                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17302982                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014722                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014722                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008912                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008912                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008912                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008912                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53873.603511                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53873.603511                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53873.603511                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53873.603511                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53873.603511                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53873.603511                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20133                       # number of writebacks
system.cpu2.dcache.writebacks::total            20133                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        83368                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        83368                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83368                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83368                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83368                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83368                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        70828                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        70828                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        70828                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70828                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        70828                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70828                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2665543890                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2665543890                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2665543890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2665543890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2665543890                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2665543890                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004093                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004093                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37634.041481                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37634.041481                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37634.041481                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37634.041481                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37634.041481                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37634.041481                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
