<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_T_main_Probe_MainCtl</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_T_main_Probe_MainCtl</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html">Component : ALT_NOC_MPU_DDR_T_PRB</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Register MainCtl contains probe global control bits. The register has seven bit fields:</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN</a> </td></tr>
<tr>
<td align="left">[31:8] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ERREN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp136f101e1dc8877e7512ff1e750f465f"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN"></a></p>
<p>Register field ErrEn enables the probe to send on the ObsTx output any packet with Error status, independently of filtering mechanisms, thus constituting a simple supplementary global filter.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5830590d593e517ccdf9037d7a4150fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga5830590d593e517ccdf9037d7a4150fa">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5830590d593e517ccdf9037d7a4150fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c0efdfbdce675d9a5a4e835479916d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga90c0efdfbdce675d9a5a4e835479916d">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga90c0efdfbdce675d9a5a4e835479916d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb2ec4e1ac6c3d3c05d9062f189a78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga1fb2ec4e1ac6c3d3c05d9062f189a78e">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1fb2ec4e1ac6c3d3c05d9062f189a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad593d94681e975bfcb47fb3f09b41d22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gad593d94681e975bfcb47fb3f09b41d22">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gad593d94681e975bfcb47fb3f09b41d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6cb5a6e2e759916216b2a7720fd9ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gab6cb5a6e2e759916216b2a7720fd9ba6">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gab6cb5a6e2e759916216b2a7720fd9ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd6265960537cc0bf3e7d84d602ed23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga8bd6265960537cc0bf3e7d84d602ed23">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8bd6265960537cc0bf3e7d84d602ed23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10dd4700b5b308671d10ca45cebb879f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga10dd4700b5b308671d10ca45cebb879f">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga10dd4700b5b308671d10ca45cebb879f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d931b2170484596ef853c063a8ae71f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3d931b2170484596ef853c063a8ae71f">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga3d931b2170484596ef853c063a8ae71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : TRACEEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe2060b4c2fb726a4b6035ea95c78c9cf"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN"></a></p>
<p>Register field TraceEn enables the probe to send filtered packets (Trace) on the ObsTx observation output.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa8566f213e547e713205c5c046543603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaa8566f213e547e713205c5c046543603">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa8566f213e547e713205c5c046543603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3536df428187d04efb05c1db6d2c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga8c3536df428187d04efb05c1db6d2c5b">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8c3536df428187d04efb05c1db6d2c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e620792e4d6d6f7a87c7481f5ce2f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga1e620792e4d6d6f7a87c7481f5ce2f72">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1e620792e4d6d6f7a87c7481f5ce2f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaceb510c7dbc0bb4ed1719fac22ab3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gafaceb510c7dbc0bb4ed1719fac22ab3a">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gafaceb510c7dbc0bb4ed1719fac22ab3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d4b46a125881bddaffebaa6887881d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga46d4b46a125881bddaffebaa6887881d">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga46d4b46a125881bddaffebaa6887881d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fc4802b02fbf292da29df3f490a8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gad2fc4802b02fbf292da29df3f490a8db">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad2fc4802b02fbf292da29df3f490a8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25084c7d2a7d333e3a8a512948cc26e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga25084c7d2a7d333e3a8a512948cc26e1">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga25084c7d2a7d333e3a8a512948cc26e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8dd7c74a76e34c367c33ca53a38627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaeb8dd7c74a76e34c367c33ca53a38627">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gaeb8dd7c74a76e34c367c33ca53a38627"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PAYLOADEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc5b7e3dda90ae5e48e98b1df4b263847"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN"></a></p>
<p>Register field PayloadEn, when set to 1, enables traces to contain headers and payload. When set ot 0, only headers are reported.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3ed6391f6c0b0eda696145002eef4a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3ed6391f6c0b0eda696145002eef4a21">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga3ed6391f6c0b0eda696145002eef4a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb363e323850b5d273a3c5f99aa250df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gafb363e323850b5d273a3c5f99aa250df">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gafb363e323850b5d273a3c5f99aa250df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db4771d0c14b3e2e9c4c16a83dd0959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga8db4771d0c14b3e2e9c4c16a83dd0959">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8db4771d0c14b3e2e9c4c16a83dd0959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de6fc1d07a92e9e5c33c29eec9085ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga7de6fc1d07a92e9e5c33c29eec9085ec">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga7de6fc1d07a92e9e5c33c29eec9085ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77294ea80a0fa836ce97b42b6f1a40e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga77294ea80a0fa836ce97b42b6f1a40e0">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga77294ea80a0fa836ce97b42b6f1a40e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc3238be7abbaff51a6f445014f5beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gafdc3238be7abbaff51a6f445014f5beb">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafdc3238be7abbaff51a6f445014f5beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991f939f5f5dc2fb0c590268f455dd84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga991f939f5f5dc2fb0c590268f455dd84">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga991f939f5f5dc2fb0c590268f455dd84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430460a6e6c47c3ae6fe49b7705be4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga430460a6e6c47c3ae6fe49b7705be4ba">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga430460a6e6c47c3ae6fe49b7705be4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : STATEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa1fb49cf3535592e7b3a01be6aeb2b1f"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN"></a></p>
<p>When set to 1, register field StatEn enables statistics profiling. The probe sendS statistics results to the output for signal ObsTx. All statistics counters are cleared when the StatEn bit goes from 0 to 1. When set to 0, counters are disabled.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0b0697d31ba8c98ec5bd9556135d913e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga0b0697d31ba8c98ec5bd9556135d913e">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0b0697d31ba8c98ec5bd9556135d913e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2bcd1aa3c913e10c508523d4fd2e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3b2bcd1aa3c913e10c508523d4fd2e61">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3b2bcd1aa3c913e10c508523d4fd2e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa3f529a0a2277d098dfc5d2161ff92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gacfa3f529a0a2277d098dfc5d2161ff92">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gacfa3f529a0a2277d098dfc5d2161ff92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17dcbf40e2b78af031d20b8d1c79108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gac17dcbf40e2b78af031d20b8d1c79108">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:gac17dcbf40e2b78af031d20b8d1c79108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40daca0ad77cc07cde99aff866c5f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaa40daca0ad77cc07cde99aff866c5f7f">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gaa40daca0ad77cc07cde99aff866c5f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead64393d0bdc4edef8666c528976453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaead64393d0bdc4edef8666c528976453">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaead64393d0bdc4edef8666c528976453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8828b6e02019a4a199ce5ec2118c69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gab8828b6e02019a4a199ce5ec2118c69f">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gab8828b6e02019a4a199ce5ec2118c69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cd675d4a489edcfa7e9b4ca107c231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga27cd675d4a489edcfa7e9b4ca107c231">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga27cd675d4a489edcfa7e9b4ca107c231"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ALARMEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0fbca5dd31ec1fbec64a7e4b0aae1bb4"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN"></a></p>
<p>When set, register field AlarmEn enables the probe to collect alarm-related information. When the register field bit is null, both TraceAlarm and StatAlarm outputs are driven to 0.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4584e4624346a9d0b35e60c6acb3ed0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga4584e4624346a9d0b35e60c6acb3ed0f">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga4584e4624346a9d0b35e60c6acb3ed0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabaebcde1f84f6f939f746ec401ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga2eabaebcde1f84f6f939f746ec401ccc">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2eabaebcde1f84f6f939f746ec401ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c44703d9f418ff4952f7d0d2a7d2bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga0c44703d9f418ff4952f7d0d2a7d2bce">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0c44703d9f418ff4952f7d0d2a7d2bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bcbb1b56a0999693044f664d032b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga47bcbb1b56a0999693044f664d032b61">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga47bcbb1b56a0999693044f664d032b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c25b452353025662e72286a824cd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga63c25b452353025662e72286a824cd57">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga63c25b452353025662e72286a824cd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca6d12664b7efa7958f775d0fcee436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3ca6d12664b7efa7958f775d0fcee436">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3ca6d12664b7efa7958f775d0fcee436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b598b333204e4fb8ee99c6e01aa12ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga6b598b333204e4fb8ee99c6e01aa12ff">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga6b598b333204e4fb8ee99c6e01aa12ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57fb57fadd55353b9cce40c75da4955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaf57fb57fadd55353b9cce40c75da4955">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:gaf57fb57fadd55353b9cce40c75da4955"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : STATCONDDUMP </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp096ab53802fc302f42d5578fb3d595d4"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP"></a></p>
<p>When set, register field StatCondDump enables the dump of a statistics frame to the range of counter values set for registers StatAlarmMin, StatAlarmMax, and AlarmMode. This field also renders register StatAlarmStatus inoperative. When parameter statisticsCounterAlarm is set to False, the StatCondDump register bit is reserved.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga59d5f9556db112f0d5191be80beb99f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga59d5f9556db112f0d5191be80beb99f8">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga59d5f9556db112f0d5191be80beb99f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91331377c544c32823a5d86c7e7b0f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga91331377c544c32823a5d86c7e7b0f87">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga91331377c544c32823a5d86c7e7b0f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91982fe35171021e1700dd13e752cb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga91982fe35171021e1700dd13e752cb25">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga91982fe35171021e1700dd13e752cb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6e644207f61e8d642c525e197c0ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gabb6e644207f61e8d642c525e197c0ace">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gabb6e644207f61e8d642c525e197c0ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d1cd9769d9d640172e0b536ac362ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga06d1cd9769d9d640172e0b536ac362ee">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga06d1cd9769d9d640172e0b536ac362ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf9db2d0bcf6fbd21540b9d66b8a2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gacbf9db2d0bcf6fbd21540b9d66b8a2a8">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacbf9db2d0bcf6fbd21540b9d66b8a2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8ef060e37b6a2457b805ba3c1e9e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3a8ef060e37b6a2457b805ba3c1e9e99">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga3a8ef060e37b6a2457b805ba3c1e9e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b99dd2896ca1e534ff77b7a82e72ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaa9b99dd2896ca1e534ff77b7a82e72ce">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gaa9b99dd2896ca1e534ff77b7a82e72ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : INTRUSIVEMODE </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp36a90eedf6a8e35f3d448402f7bf5583"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD"></a></p>
<p>When set to 1, register field IntrusiveMode enables trace operation in Intrusive flow-control mode. When set to 0, the register enables trace operation in Overflow flow-control mode</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1dc917de5c0e8fdd76a711ac3f11bd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga1dc917de5c0e8fdd76a711ac3f11bd5b">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga1dc917de5c0e8fdd76a711ac3f11bd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcfc64bb00550849ba89774a59896cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gafcfc64bb00550849ba89774a59896cad">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gafcfc64bb00550849ba89774a59896cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b40b5fea6b1ecd52d67402cd42bcf54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga1b40b5fea6b1ecd52d67402cd42bcf54">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1b40b5fea6b1ecd52d67402cd42bcf54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51464e4574c006a10bacccfad6c1a560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga51464e4574c006a10bacccfad6c1a560">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga51464e4574c006a10bacccfad6c1a560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2d9ae654fb3feb0d3183ecfc2dee0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga6b2d9ae654fb3feb0d3183ecfc2dee0c">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga6b2d9ae654fb3feb0d3183ecfc2dee0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7e827b2255f400ad8630591bb0dc22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaac7e827b2255f400ad8630591bb0dc22">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaac7e827b2255f400ad8630591bb0dc22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5143319c3e850c7b2812980855c71635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga5143319c3e850c7b2812980855c71635">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:ga5143319c3e850c7b2812980855c71635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b5903cea41ae7471694cf43c875c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gad6b5903cea41ae7471694cf43c875c6f">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gad6b5903cea41ae7471694cf43c875c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FILTBYTEALWAYSCHAINABLEEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8de902e81f4f2080820222f4e9957b0f"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN"></a></p>
<p>When set to 0, filters are mapped to all statistic counters when counting bytes or enabled bytes. Therefore, only filter events mapped to even counters can be counted using a pair of chained counters.When set to 1, filters are mapped only to even statistic counters when counting bytes or enabled bytes. Thus events from any filter can be counted using a pair of chained counters.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga55e44c5fe75e9ffd934f4b1e23a80afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga55e44c5fe75e9ffd934f4b1e23a80afc">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga55e44c5fe75e9ffd934f4b1e23a80afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f7e2dd22c0cb186382d76996ffdbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga35f7e2dd22c0cb186382d76996ffdbea">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga35f7e2dd22c0cb186382d76996ffdbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga279548a66bdbb74c3b9c639410188175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga279548a66bdbb74c3b9c639410188175">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga279548a66bdbb74c3b9c639410188175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f673403f2d7428c36ab41348e150b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gac5f673403f2d7428c36ab41348e150b6">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gac5f673403f2d7428c36ab41348e150b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac327313c54cd2ccdb8667677be3b257d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gac327313c54cd2ccdb8667677be3b257d">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:gac327313c54cd2ccdb8667677be3b257d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6664c63a51a54355b03b63b196255ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga6664c63a51a54355b03b63b196255ad9">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6664c63a51a54355b03b63b196255ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58439c6e77d24b44023938b453399006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga58439c6e77d24b44023938b453399006">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:ga58439c6e77d24b44023938b453399006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abfe4e8ff769a787ad7649ba806156c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga6abfe4e8ff769a787ad7649ba806156c">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga6abfe4e8ff769a787ad7649ba806156c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l__s">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaba565798e0b415fd4fc1b44e2a7ccc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaba565798e0b415fd4fc1b44e2a7ccc64">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaba565798e0b415fd4fc1b44e2a7ccc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84b0eeebdaf480f69b8b7ed85c6cba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gae84b0eeebdaf480f69b8b7ed85c6cba1">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_OFST</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gae84b0eeebdaf480f69b8b7ed85c6cba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga3deb55faaa3cee2cd7be736393c6640e"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l__s">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3deb55faaa3cee2cd7be736393c6640e">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_t</a></td></tr>
<tr class="separator:ga3deb55faaa3cee2cd7be736393c6640e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l__s" id="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_DDR_T_PRB_MAINCTL_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html">ALT_NOC_MPU_DDR_T_PRB_MAINCTL</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aee375fe1b4e8681f486cdb89925cf92c"></a>uint32_t</td>
<td class="fieldname">
ERREN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2b68d6d37510cc6ef13e8d34e5041f1c"></a>uint32_t</td>
<td class="fieldname">
TRACEEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1c5638be846c6b98dbe0ff91604be8b2"></a>uint32_t</td>
<td class="fieldname">
PAYLOADEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abd66f179e5e3e56c4d2ae8ec36afca1c"></a>uint32_t</td>
<td class="fieldname">
STATEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a438e7c16f2a5b919c271eb8859b99d17"></a>uint32_t</td>
<td class="fieldname">
ALARMEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0e293b02a5b9b3e1baae4e314f838398"></a>uint32_t</td>
<td class="fieldname">
STATCONDDUMP: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9209f7e1692c3511bd336ca274cfa33b"></a>uint32_t</td>
<td class="fieldname">
INTRUSIVEMODE: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9499986289785add3891ac90e4ff7457"></a>uint32_t</td>
<td class="fieldname">
FILTBYTEALWAYSCHAINABLEEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0917b5b27e155bc8f18f595304191a5f"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 24</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga5830590d593e517ccdf9037d7a4150fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga90c0efdfbdce675d9a5a4e835479916d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1fb2ec4e1ac6c3d3c05d9062f189a78e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad593d94681e975bfcb47fb3f09b41d22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab6cb5a6e2e759916216b2a7720fd9ba6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8bd6265960537cc0bf3e7d84d602ed23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10dd4700b5b308671d10ca45cebb879f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3d931b2170484596ef853c063a8ae71f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa8566f213e547e713205c5c046543603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c3536df428187d04efb05c1db6d2c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1e620792e4d6d6f7a87c7481f5ce2f72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafaceb510c7dbc0bb4ed1719fac22ab3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga46d4b46a125881bddaffebaa6887881d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad2fc4802b02fbf292da29df3f490a8db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga25084c7d2a7d333e3a8a512948cc26e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaeb8dd7c74a76e34c367c33ca53a38627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3ed6391f6c0b0eda696145002eef4a21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb363e323850b5d273a3c5f99aa250df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8db4771d0c14b3e2e9c4c16a83dd0959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7de6fc1d07a92e9e5c33c29eec9085ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga77294ea80a0fa836ce97b42b6f1a40e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafdc3238be7abbaff51a6f445014f5beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga991f939f5f5dc2fb0c590268f455dd84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga430460a6e6c47c3ae6fe49b7705be4ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0b0697d31ba8c98ec5bd9556135d913e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b2bcd1aa3c913e10c508523d4fd2e61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacfa3f529a0a2277d098dfc5d2161ff92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac17dcbf40e2b78af031d20b8d1c79108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa40daca0ad77cc07cde99aff866c5f7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaead64393d0bdc4edef8666c528976453"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab8828b6e02019a4a199ce5ec2118c69f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga27cd675d4a489edcfa7e9b4ca107c231"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4584e4624346a9d0b35e60c6acb3ed0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2eabaebcde1f84f6f939f746ec401ccc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0c44703d9f418ff4952f7d0d2a7d2bce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga47bcbb1b56a0999693044f664d032b61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga63c25b452353025662e72286a824cd57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3ca6d12664b7efa7958f775d0fcee436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b598b333204e4fb8ee99c6e01aa12ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf57fb57fadd55353b9cce40c75da4955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga59d5f9556db112f0d5191be80beb99f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga91331377c544c32823a5d86c7e7b0f87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga91982fe35171021e1700dd13e752cb25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb6e644207f61e8d642c525e197c0ace"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga06d1cd9769d9d640172e0b536ac362ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacbf9db2d0bcf6fbd21540b9d66b8a2a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a8ef060e37b6a2457b805ba3c1e9e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa9b99dd2896ca1e534ff77b7a82e72ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1dc917de5c0e8fdd76a711ac3f11bd5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafcfc64bb00550849ba89774a59896cad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1b40b5fea6b1ecd52d67402cd42bcf54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga51464e4574c006a10bacccfad6c1a560"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6b2d9ae654fb3feb0d3183ecfc2dee0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaac7e827b2255f400ad8630591bb0dc22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5143319c3e850c7b2812980855c71635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad6b5903cea41ae7471694cf43c875c6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga55e44c5fe75e9ffd934f4b1e23a80afc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga35f7e2dd22c0cb186382d76996ffdbea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga279548a66bdbb74c3b9c639410188175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5f673403f2d7428c36ab41348e150b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac327313c54cd2ccdb8667677be3b257d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6664c63a51a54355b03b63b196255ad9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga58439c6e77d24b44023938b453399006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6abfe4e8ff769a787ad7649ba806156c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaba565798e0b415fd4fc1b44e2a7ccc64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html">ALT_NOC_MPU_DDR_T_PRB_MAINCTL</a> register. </p>

</div>
</div>
<a class="anchor" id="gae84b0eeebdaf480f69b8b7ed85c6cba1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_OFST&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html">ALT_NOC_MPU_DDR_T_PRB_MAINCTL</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga3deb55faaa3cee2cd7be736393c6640e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l__s">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3deb55faaa3cee2cd7be736393c6640e">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html">ALT_NOC_MPU_DDR_T_PRB_MAINCTL</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
