CADENCE IHNL11140
$model
D_CELLS_JI3V/DFRQJI3VX2/cmos_sch DFRQJI3VX2
D_CELLS_JI3V/DECAP15JI3V/cmos_sch DECAP15JI3V
GATES_JI3V/o2na2ji3v/schematic o2na2ji3v
GATES_JI3V/a22no2ji3v/schematic a22no2ji3v
D_CELLS_JI3V/NO2JI3VX0/cmos_sch NO2JI3VX0
D_CELLS_JI3V/DFRQJI3VX1/cmos_sch DFRQJI3VX1
COUNTER_JI3/counter/schematic counter
D_CELLS_JI3V/BUJI3VX16/cmos_sch BUJI3VX16
D_CELLS_JI3V/AN22JI3VX1/cmos_sch AN22JI3VX1
GATES_JI3V/nand2ji3v/schematic nand2ji3v
D_CELLS_JI3V/DLY1JI3VX1/cmos_sch DLY1JI3VX1
GATES_JI3V/a2no2ji3v/schematic a2no2ji3v
D_CELLS_JI3V/INJI3VX0/cmos_sch INJI3VX0
D_CELLS_JI3V/DECAP5JI3V/cmos_sch DECAP5JI3V
D_CELLS_JI3V/AN21JI3VX1/cmos_sch AN21JI3VX1
D_CELLS_JI3V/DECAP10JI3V/cmos_sch DECAP10JI3V
D_CELLS_JI3V/DLY2JI3VX1/cmos_sch DLY2JI3VX1
D_CELLS_JI3V/DFRQJI3VX4/cmos_sch DFRQJI3VX4
D_CELLS_JI3V/ON211JI3VX1/cmos_sch ON211JI3VX1
GATES_JI3V/nor2ji3v/schematic nor2ji3v
D_CELLS_JI3V/BUJI3VX0/cmos_sch BUJI3VX0
GATES_JI3V/o2na3ji3v/schematic o2na3ji3v
D_CELLS_JI3V/NA2JI3VX0/cmos_sch NA2JI3VX0
GATES_JI3V/invrji3v/schematic invrji3v
D_CELLS_JI3V/EN2JI3VX0/cmos_sch EN2JI3VX0
D_CELLS_JI3V/DECAP25JI3V/cmos_sch DECAP25JI3V
D_CELLS_JI3V/DECAP7JI3V/cmos_sch DECAP7JI3V
D_CELLS_JI3V/BUJI3VX1/cmos_sch BUJI3VX1
D_CELLS_JI3V/BUJI3VX2/cmos_sch BUJI3VX2
$endmodel
$net
gnd3i! gnd3i!
vdd3i! vdd3i!
$endnet
$param
$endparam
