module signext(input logic [15:0] a,
					output logic [31:0] y);