# Design-and-Implementation-of-Braun-Multiplier-using-Verilog
Design and Implementation of Braun Multiplier using Verilog
## Output :

### FPGA Implementation:
#### •	Input A=0011 & Input B=0011:
![image](https://github.com/user-attachments/assets/269cbbc9-31d6-4d92-975f-aa6102857da6)

#### •	Input A=0100 & Input B=0011:
![image](https://github.com/user-attachments/assets/85d98681-3b58-4ff8-b99c-f46ec94aef91)

#### •	Input A=1100 & Input B=1011:
![image](https://github.com/user-attachments/assets/6623fac7-8038-4dd2-9cf7-f2c3e803238d)

#### •	Input A=0011 & Input B=0101:
![image](https://github.com/user-attachments/assets/c778d378-d3e1-4cca-a0a3-8e20617b6b26)
