// Seed: 724750401
module module_0 (
    input  tri  id_0,
    output tri1 id_1
);
  logic [-1 : -1] id_3 = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd82
) (
    input uwire id_0,
    output supply1 id_1,
    output supply0 id_2,
    input tri0 _id_3,
    output tri1 id_4,
    output uwire id_5
);
  reg id_7;
  ;
  wire [1 : 1 'b0 ==  id_3] id_8;
  assign id_4 = ~id_7;
  wire id_9;
  initial begin : LABEL_0
    id_7 = id_9 & id_0 == 1;
  end
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
