wb_dma_ch_pri_enc/wire_pri27_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 2.314574 1.507259 0.926342 1.259621 0.211534 0.697213 -1.646348 -3.822032 1.288311 -1.606537 2.663610 -1.537745 1.830089 -0.367936 0.408433 2.351048 1.684420 -0.695908 3.317862 1.912539
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/always_5/stmt_1/expr_1 2.781765 2.023107 0.353526 -0.186336 -0.568741 -0.932738 -4.043067 1.645696 2.075858 1.670452 -2.096489 2.604184 -1.067388 -1.154780 1.685998 2.606102 1.129563 -1.372580 2.027768 0.972495
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.012558 -0.752031 1.688479 0.095690 1.738663 -1.246412 1.831851 0.596261 3.979803 1.405262 0.875825 -0.472055 -2.973313 0.884930 -1.213275 0.743670 -3.299762 -0.133084 -1.002367 -2.689613
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.225264 -0.490207 0.676002 -1.795664 -0.209820 1.259615 1.199665 -0.505787 2.786514 -1.684224 2.622498 2.003830 -1.452521 -3.675097 0.110721 -0.511713 2.355198 1.076139 0.398655 -4.320681
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_rf/assign_1_ch_adr0 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_ch_rf/reg_ch_busy 0.327553 0.173560 1.757412 0.906740 2.975071 -0.037510 0.765828 2.838631 3.168628 1.866042 -1.443882 -2.178761 -3.026160 0.194461 -1.122233 1.400385 -2.770864 -2.257369 -2.062235 -2.554076
wb_dma_wb_slv/always_5 1.461779 1.155641 1.595532 -0.011887 -1.190572 -1.064322 -0.337006 2.887062 -0.660085 -2.296443 2.035792 -0.203519 -1.580866 6.358128 -0.029255 -1.007302 0.062288 -0.726667 1.510743 1.629283
wb_dma_wb_slv/always_4 -0.184584 0.599496 1.626866 -3.452969 -2.973038 -2.577693 -1.049720 -1.122785 -0.571108 -0.625689 3.129097 -0.437367 1.104055 6.758137 -1.731169 -3.631039 0.133355 -1.592696 3.755875 4.817063
wb_dma_wb_slv/always_3 1.477149 -1.218099 -2.186478 -6.151620 0.019048 -1.533124 1.787295 -1.295870 2.405636 -2.618087 0.064001 -0.797112 3.157841 1.478420 -0.564652 -1.234686 2.231349 3.074721 -1.003181 -0.516125
wb_dma_wb_slv/always_1 -0.854903 -0.862935 1.845985 -5.460091 -1.018367 -3.710676 -0.784436 1.166064 3.131997 -0.673519 1.361700 1.906882 -0.972083 3.752656 1.494024 -5.437190 -2.270338 0.199495 2.555322 6.000174
wb_dma_ch_sel/always_44/case_1/cond -2.397373 -0.925051 2.034137 -3.900494 -3.672942 -0.213632 1.497642 -0.866523 2.082171 -0.371751 1.272747 -1.928266 -1.902862 2.737941 -1.301067 0.571070 1.671053 0.607807 0.651739 -1.617399
wb_dma_rf/wire_ch0_csr 4.579819 -0.912754 -0.541395 -0.962710 3.197576 0.718585 1.117132 3.672655 -0.643160 3.103892 -4.696931 1.692413 1.085385 2.302752 -0.466411 -0.554509 -4.421889 0.675411 0.560737 4.580039
wb_dma_de/wire_done 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma_ch_pri_enc/wire_pri11_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 2.570329 -0.135465 0.352494 4.035129 4.827603 1.749964 0.422152 3.599973 0.074470 1.086350 -1.021117 1.666481 0.059731 -2.554928 1.665992 -0.395706 0.534504 -0.420418 0.251549 -0.907306
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.394402 -0.816595 1.265828 2.269991 1.572661 2.907749 2.591778 0.463869 1.007838 -0.001210 1.624825 0.607087 0.415934 -1.880467 -0.472555 0.912872 2.764894 1.181243 1.079717 -3.693120
wb_dma_de/always_13/stmt_1 4.404168 1.243900 -0.878637 -2.658562 0.109364 0.602712 -2.089905 -0.823438 1.683007 0.336246 -2.476452 1.840186 0.137769 -0.701488 0.537902 2.636810 0.647535 0.553453 1.080507 0.079107
wb_dma_de/always_4/if_1 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_ch_arb/input_req 1.471676 1.961395 -0.971818 -2.604715 0.950925 1.632334 3.335771 0.372933 -1.572028 -1.363091 1.233641 1.830701 1.963251 -1.272264 -3.485974 -2.592578 2.861848 1.387557 1.517995 -3.981417
wb_dma_ch_pri_enc/wire_pri20_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_ch_rf/always_26/if_1/if_1 5.973038 2.084761 -1.157308 -2.631253 -0.023360 -0.945210 -1.200395 -0.548367 1.300453 -3.946376 -2.164847 0.754726 1.119102 -0.894629 1.476645 2.284764 0.581504 0.780171 -0.158424 1.525951
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.154906 -1.598328 2.542393 2.457851 -1.070111 0.898116 -0.673947 -2.486729 0.155255 0.837533 2.437765 -0.442692 -2.888286 1.166650 0.938914 0.442979 -2.042269 -0.754736 1.363742 0.933799
wb_dma_ch_sel/assign_145_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.801699 1.064883 1.503528 2.634171 -0.683231 -1.527413 -1.405852 -0.645959 0.572065 1.669624 1.498214 1.466252 -1.440388 2.245255 -0.320047 1.918218 -1.883190 -0.818475 2.516902 0.928455
wb_dma_ch_sel/wire_ch_sel 2.590742 1.880162 -0.562516 -5.787493 1.122427 0.394249 1.283886 3.323987 1.735698 0.942854 -3.674227 0.549317 0.076188 -0.590090 -2.423955 -0.718399 1.505073 -0.598342 -0.938428 -2.950623
wb_dma_rf/inst_u19 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u18 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u17 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u16 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u15 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u14 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u13 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u12 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u11 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u10 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.326298 -3.949888 1.541373 0.584524 1.609715 0.371826 -1.899475 1.890066 -1.649988 3.208771 0.401865 3.391156 -0.674803 1.398483 1.422476 -3.070759 1.227319 -3.834950 -2.440767 -1.549067
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.227774 0.789404 -1.035804 -0.521102 -2.428214 -0.193626 -1.342062 -5.529034 -2.674050 1.730649 2.904758 1.839663 0.413138 4.075758 -3.212119 2.160138 0.294180 -0.194968 2.860271 -2.439810
wb_dma/input_wb1_ack_i -0.073317 0.880393 -1.067363 -0.127474 1.745911 -1.135140 -0.320097 0.711320 -0.395390 -2.129781 1.437684 3.197903 -1.751004 0.293791 1.435408 -1.448252 -1.164139 0.943057 0.347279 -0.913829
wb_dma/wire_slv0_we 2.975843 -0.606726 -1.753926 -5.610090 0.900020 -0.842474 1.146745 1.040935 1.585454 -2.643384 -1.403120 -1.456313 3.095904 0.446511 -0.073184 -2.118093 3.630575 1.365291 -1.474775 -0.632603
wb_dma_ch_rf/reg_ch_sz_inf 1.381217 -0.177022 1.629494 2.694331 1.216003 1.110632 -1.642174 1.073355 0.565068 0.820113 -0.566250 -1.156605 -2.591488 0.648679 1.215496 1.722795 -1.649953 -1.905695 -0.267735 0.443957
wb_dma_ch_rf 1.441999 0.122417 -1.049156 -4.247307 -1.770072 -0.864218 -1.315274 0.864580 0.138387 0.767906 -2.795465 -0.439081 1.230698 0.957584 -0.344644 0.256378 2.116762 -0.994856 -1.130106 0.170791
wb_dma_ch_sel/wire_gnt_p1_d -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 3.535764 1.490261 1.266747 2.054254 2.473493 2.462294 -0.870232 -0.288881 0.043116 0.404129 -0.501521 -2.420457 1.781224 -2.223791 -0.117779 1.614002 3.127977 -2.636779 1.667195 -0.326747
wb_dma_ch_sel/input_ch1_txsz 0.833110 -0.190464 0.531659 1.175968 1.621262 0.272224 -1.156082 -3.351009 2.447670 -0.993521 2.878559 1.427784 0.024949 -1.219254 1.744832 0.085923 -1.927999 1.421463 3.035310 3.086774
wb_dma/wire_ch3_txsz 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_sel/assign_7_pri2 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_pri_enc/inst_u30 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/assign_3_dma_nd 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_rf/assign_6_pointer -0.288256 -2.435649 5.346411 -0.986125 -1.008979 0.774858 2.331981 -4.769194 0.852094 2.891981 1.316507 0.748506 0.395933 -1.650144 -1.409768 -1.701124 1.569618 -3.091444 3.367614 -0.381511
wb_dma_ch_rf/wire_ch_adr0_dewe 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_ch_pri_enc/always_2/if_1/cond 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_ch_sel/input_ch0_txsz 4.342397 1.626677 0.872306 2.326668 2.193688 2.178070 -1.986683 -0.904811 -0.653880 0.038220 -0.706349 -1.745784 1.140803 -0.448294 0.561616 2.086273 1.278238 -2.119408 2.046955 1.457365
wb_dma_ch_sel/always_2 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_sel/always_3 3.524318 0.119859 0.241246 1.179836 1.901071 4.060134 1.887930 0.121090 -1.168328 -0.476661 0.806997 0.466728 2.255940 -0.714255 -0.648949 0.117722 4.054262 1.436011 2.345831 -2.079948
wb_dma_rf/input_de_txsz_we 3.676122 1.197349 1.837867 2.784441 3.421996 2.384912 -0.479874 -0.172041 -1.187924 -0.350674 0.524240 -1.114192 0.271496 1.240353 0.193978 -0.450162 -0.853527 -1.629205 2.687019 2.476900
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_sel/assign_145_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_de/always_3/if_1/if_1/cond 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_rf/always_1/case_1 -2.511454 -2.425196 4.201955 1.459915 -0.085876 -2.119070 0.352476 1.598446 0.572841 0.682125 -1.639992 -0.318959 -3.862293 -0.247338 4.194711 -0.099477 0.386414 -1.039903 0.676904 0.596442
wb_dma_rf/always_2/if_1/if_1/stmt_1 0.415476 0.822310 2.102663 0.579798 -0.283790 -3.233076 -1.908726 -1.029807 3.338931 -0.031567 1.341252 -0.064259 -2.768444 3.047822 0.164923 2.205432 -3.040593 -1.610764 1.149779 0.924130
wb_dma_ch_sel/assign_99_valid/expr_1 1.546582 0.962537 -0.222452 -2.669538 -3.347645 -0.187716 -0.573413 3.965118 -0.894836 -0.383869 -1.076625 -0.916396 0.709626 3.220562 -1.058077 0.584499 5.017393 -1.295702 -0.779780 -1.843464
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_wb_slv/reg_slv_adr -0.854903 -0.862935 1.845985 -5.460091 -1.018367 -3.710676 -0.784436 1.166064 3.131997 -0.673519 1.361700 1.906882 -0.972083 3.752656 1.494024 -5.437190 -2.270338 0.199495 2.555322 6.000174
wb_dma_ch_sel/assign_8_pri2 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.381217 -0.177022 1.629494 2.694331 1.216003 1.110632 -1.642174 1.073355 0.565068 0.820113 -0.566250 -1.156605 -2.591488 0.648679 1.215496 1.722795 -1.649953 -1.905695 -0.267735 0.443957
wb_dma_wb_mast/wire_wb_cyc_o -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/wire_paused -0.801699 1.064883 1.503528 2.634171 -0.683231 -1.527413 -1.405852 -0.645959 0.572065 1.669624 1.498214 1.466252 -1.440388 2.245255 -0.320047 1.918218 -1.883190 -0.818475 2.516902 0.928455
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.327553 0.173560 1.757412 0.906740 2.975071 -0.037510 0.765828 2.838631 3.168628 1.866042 -1.443882 -2.178761 -3.026160 0.194461 -1.122233 1.400385 -2.770864 -2.257369 -2.062235 -2.554076
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma/wire_ch1_adr1 -0.744107 -1.497409 1.302026 2.793993 1.059619 1.189714 2.400144 0.519931 1.045321 0.213455 2.009136 0.219700 0.511503 -1.052023 0.094245 0.026266 1.394892 1.015795 0.566064 -1.701825
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.130747 2.122659 -1.408338 -1.601750 -0.357771 -0.529412 0.546625 2.805792 -1.408269 2.895843 -1.777424 3.824571 2.342566 -0.390430 -2.169908 -0.671771 3.018168 0.615733 1.851978 -1.989984
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.984447 -0.809078 1.077441 -1.489731 -0.914857 2.672573 1.956925 -1.176734 2.029954 -1.146901 2.507577 0.187545 0.243979 -1.692526 -0.885478 0.857393 4.193369 1.283336 1.057855 -4.297259
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.151026 0.711681 0.141251 -1.249102 -1.249200 2.106323 2.549553 2.073482 -2.065517 -2.795999 2.280227 0.403279 1.595981 1.586614 -1.750640 -2.047845 4.713214 0.824544 1.234065 -2.434525
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_sel/always_39/case_1/stmt_4 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_pri_enc/wire_pri14_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/always_39/case_1/stmt_1 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_rf/wire_ch6_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.867691 -0.068067 1.732334 1.046572 1.793081 0.888177 -0.242177 3.095342 -1.128707 -1.027794 1.316849 1.121199 -2.644092 4.468187 1.229869 -2.738194 -1.085483 -0.197417 1.971289 1.435136
wb_dma_wb_if/input_wb_we_i 1.613822 -1.207115 -2.031289 0.454074 -0.910662 -1.222807 -3.069092 0.424447 -2.167024 -0.722806 3.027041 5.192688 -1.328336 6.299191 1.507965 -1.676760 -2.761975 1.441450 -0.162324 2.076529
wb_dma_ch_sel/assign_141_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.910726 -0.583230 -0.544219 -1.470757 0.893834 2.866150 2.986804 3.598203 -1.148286 -0.221919 -1.264300 0.860139 -1.622956 4.660320 -0.695649 -1.484206 -0.622896 4.280930 1.029772 -0.730353
wb_dma_ch_sel_checker 0.164546 -0.514716 1.643259 -1.394805 -1.103179 -0.130994 -0.679127 -3.611863 2.209878 -0.609218 2.869005 0.112004 -0.527655 1.274710 0.070104 0.494825 -0.214935 0.041170 2.438691 1.033767
wb_dma_ch_rf/reg_ch_dis 6.016940 2.851694 -0.998623 -3.340369 -0.148996 -0.187173 -1.821980 0.158544 0.529639 -1.341502 -2.389915 1.742983 1.103108 0.378141 -0.295421 1.878235 1.420064 -0.267733 1.294324 0.538669
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_rf/wire_pointer_we -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_ch_sel/always_46/case_1/stmt_1 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_wb_slv/always_3/stmt_1 1.477149 -1.218099 -2.186478 -6.151620 0.019048 -1.533124 1.787295 -1.295870 2.405636 -2.618087 0.064001 -0.797112 3.157841 1.478420 -0.564652 -1.234686 2.231349 3.074721 -1.003181 -0.516125
wb_dma_ch_rf/always_2/if_1/if_1 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_pri_enc_sub/assign_1_pri_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/input_ch0_adr0 -0.453201 -1.592276 2.012805 -2.196794 -2.960559 -0.463938 0.915195 -0.695882 2.183554 0.579290 -0.354702 -1.494281 -0.877058 4.068196 0.161163 1.818494 0.404373 1.218889 1.462442 1.983163
wb_dma_ch_sel/input_ch0_adr1 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_wb_slv/assign_4 -4.646619 -0.819871 0.952868 2.336042 2.403709 -1.565058 3.155219 1.230226 0.434173 -0.224494 3.767390 -0.228128 -0.754203 4.055378 -0.063913 -0.407782 -1.670494 1.252211 0.787478 -0.986549
wb_dma_wb_mast/input_wb_data_i 1.358901 -0.810998 -0.010863 -2.481837 0.526347 2.359959 1.720953 -4.829618 -0.452866 0.910957 0.603068 0.422087 2.088638 3.387207 -1.813489 0.094245 -1.021598 3.223993 3.439582 1.833249
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.984447 -0.809078 1.077441 -1.489731 -0.914857 2.672573 1.956925 -1.176734 2.029954 -1.146901 2.507577 0.187545 0.243979 -1.692526 -0.885478 0.857393 4.193369 1.283336 1.057855 -4.297259
wb_dma_de/wire_adr1_cnt_next1 -0.076934 -3.032307 0.711718 4.068772 0.240531 1.099921 2.524890 3.183722 1.955438 0.632986 0.183040 1.051249 1.692853 -0.146004 2.267928 1.140559 1.751115 3.333718 0.181774 0.997866
wb_dma_ch_sel/inst_u2 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/inst_u1 2.116858 -0.860708 -0.010098 -1.918412 -0.620232 2.965394 4.627551 1.175644 -0.088582 -0.554962 -0.713277 0.254898 3.889867 0.073274 -1.944981 -0.174327 4.795903 3.289224 0.791656 -2.022115
wb_dma_ch_sel/inst_u0 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/wire_adr0 -2.397373 -0.925051 2.034137 -3.900494 -3.672942 -0.213632 1.497642 -0.866523 2.082171 -0.371751 1.272747 -1.928266 -1.902862 2.737941 -1.301067 0.571070 1.671053 0.607807 0.651739 -1.617399
wb_dma/wire_adr1 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_sel/assign_131_req_p0/expr_1 3.052434 1.811103 0.551295 -1.143280 -0.638712 2.201739 1.484747 3.920791 -2.736511 -2.405055 0.497553 -0.716269 0.162123 1.148327 -1.974723 -1.957150 4.139022 -1.696147 -0.034503 -2.952555
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_rf/assign_18_pointer_we -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_sel/wire_req_p0 1.521885 1.727347 -0.312415 -1.672006 1.089894 2.683868 4.708825 0.159996 -1.789516 -1.193792 0.410152 -0.671696 2.868932 0.008588 -4.169921 -1.036073 3.104338 1.642738 1.158480 -3.791175
wb_dma_ch_sel/wire_req_p1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma/wire_ndnr 3.524318 0.119859 0.241246 1.179836 1.901071 4.060134 1.887930 0.121090 -1.168328 -0.476661 0.806997 0.466728 2.255940 -0.714255 -0.648949 0.117722 4.054262 1.436011 2.345831 -2.079948
wb_dma_de/reg_mast0_drdy_r 2.544624 1.402141 -0.029235 -1.375076 -0.110562 2.637475 0.010947 -3.431066 -0.056332 -1.969767 2.334401 -1.052424 1.615053 2.891851 -0.990539 1.114823 1.075445 2.234432 3.905297 1.829523
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_ch_sel/assign_137_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_rf/wire_pointer2 0.164546 -0.514716 1.643259 -1.394805 -1.103179 -0.130994 -0.679127 -3.611863 2.209878 -0.609218 2.869005 0.112004 -0.527655 1.274710 0.070104 0.494825 -0.214935 0.041170 2.438691 1.033767
wb_dma_rf/wire_pointer3 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_rf/wire_pointer0 -0.574563 -1.104683 4.996264 -0.266963 -1.463692 1.869974 0.559135 -2.631130 -0.389708 2.236405 1.642561 0.446360 -0.655964 -2.285476 -0.610528 -2.142663 3.023146 -4.019489 3.549770 -0.581365
wb_dma_rf/wire_pointer1 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_rf/wire_sw_pointer0 -0.182202 -1.102787 1.739080 0.461256 -0.702555 -1.121989 0.552082 -0.182129 3.868372 -2.508000 1.396908 -0.750928 -2.026208 -0.333771 2.149052 1.911643 -0.814724 1.099208 -0.701477 0.070198
wb_dma_de/always_21/stmt_1 2.544624 1.402141 -0.029235 -1.375076 -0.110562 2.637475 0.010947 -3.431066 -0.056332 -1.969767 2.334401 -1.052424 1.615053 2.891851 -0.990539 1.114823 1.075445 2.234432 3.905297 1.829523
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.182023 1.320332 0.036382 0.897046 1.998150 2.674610 -0.432138 -1.989505 0.140504 -1.470298 2.040071 -1.325076 3.807981 -1.427406 0.767608 0.755588 5.943872 0.655209 4.304808 0.152503
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.310596 0.042345 2.600405 -0.009074 1.357510 0.781255 -2.115276 0.012206 0.120717 0.101209 0.938385 0.314489 -1.525995 3.050380 0.949094 -1.461333 -1.229945 -2.635556 2.536827 3.092134
wb_dma_ch_arb/input_advance 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_de/always_7/stmt_1 3.817881 0.858604 0.442725 3.798209 3.297035 3.496249 -0.263055 1.793719 -2.091522 0.471069 -1.342975 -0.767329 0.061429 0.315081 0.492871 1.080997 0.419232 -0.520250 1.090432 0.099051
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_de/always_3/if_1/cond 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.910726 -0.583230 -0.544219 -1.470757 0.893834 2.866150 2.986804 3.598203 -1.148286 -0.221919 -1.264300 0.860139 -1.622956 4.660320 -0.695649 -1.484206 -0.622896 4.280930 1.029772 -0.730353
wb_dma_ch_sel/assign_101_valid 1.546582 0.962537 -0.222452 -2.669538 -3.347645 -0.187716 -0.573413 3.965118 -0.894836 -0.383869 -1.076625 -0.916396 0.709626 3.220562 -1.058077 0.584499 5.017393 -1.295702 -0.779780 -1.843464
wb_dma_ch_sel/assign_98_valid 1.546582 0.962537 -0.222452 -2.669538 -3.347645 -0.187716 -0.573413 3.965118 -0.894836 -0.383869 -1.076625 -0.916396 0.709626 3.220562 -1.058077 0.584499 5.017393 -1.295702 -0.779780 -1.843464
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_rf/wire_ch7_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_ch_sel/reg_csr 2.983944 -2.239517 -0.833886 -2.421774 1.315722 4.468890 -0.046403 -0.361173 -3.489980 2.990798 -3.422193 3.236274 -0.835398 2.090937 0.253476 -2.398438 -2.881280 1.764768 0.912499 2.313804
wb_dma_de/reg_next_state 4.048648 2.884953 -1.333857 -2.034135 2.791820 -1.794039 -1.337661 2.477831 -0.631970 3.204603 -3.900124 4.097430 2.382626 -0.580128 -1.439479 -1.151601 1.022748 -1.399899 2.113055 0.041344
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.310332 -5.665381 2.726688 -1.962464 1.227454 3.293216 0.962799 -2.544865 -2.770929 6.775429 -1.162692 2.846690 0.143055 2.606009 -0.540973 -3.315341 1.952888 -1.758508 1.904042 -1.962856
wb_dma_de/always_11/stmt_1/expr_1 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_rf/input_ptr_set 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_sel/assign_12_pri3 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_de/assign_65_done/expr_1/expr_1 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.910726 -0.583230 -0.544219 -1.470757 0.893834 2.866150 2.986804 3.598203 -1.148286 -0.221919 -1.264300 0.860139 -1.622956 4.660320 -0.695649 -1.484206 -0.622896 4.280930 1.029772 -0.730353
assert_wb_dma_ch_sel/input_valid 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma/input_wb0_stb_i 1.461779 1.155641 1.595532 -0.011887 -1.190572 -1.064322 -0.337006 2.887062 -0.660085 -2.296443 2.035792 -0.203519 -1.580866 6.358128 -0.029255 -1.007302 0.062288 -0.726667 1.510743 1.629283
wb_dma/wire_ch1_csr 4.724011 -0.067090 -2.537651 -2.217291 -0.702602 2.838894 -3.477740 -0.748581 -3.325382 0.857796 -2.771434 1.155849 0.970808 2.518270 1.025185 0.679615 0.607755 0.544786 0.628829 2.662038
wb_dma_rf/assign_5_pause_req 1.409867 2.664199 0.715774 -3.339550 1.447448 -2.810812 0.192917 0.137250 2.174732 1.247076 -1.343601 3.851282 -2.679381 -0.365851 -2.335761 -0.352827 -3.453605 -1.288887 1.127244 -2.301389
wb_dma_de/always_12/stmt_1 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_wb_if/wire_wb_ack_o -0.867565 0.851350 1.050470 3.200933 2.334845 -0.603603 0.643282 -1.070602 0.533318 -1.759078 2.992473 -0.182248 -1.167515 0.742757 0.503416 0.516661 -2.172456 -0.212637 1.042048 0.041137
wb_dma_ch_rf/always_5/if_1/block_1 -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_arb/assign_1_gnt 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_rf/input_dma_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma/wire_wb0_addr_o 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_de/assign_73_dma_busy/expr_1 0.975738 1.771964 1.955755 -0.528551 3.938074 0.115551 0.654513 0.683757 3.871427 1.787251 -1.609699 -3.000962 -2.519715 -1.197551 -2.188990 2.337236 -2.336444 -3.106297 -1.101401 -3.713540
wb_dma/input_dma_nd_i 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 2.026701 0.812244 1.633479 -0.742921 -1.889129 0.280579 -2.379778 0.219494 1.592539 0.410255 -0.958683 -2.374597 -3.069251 4.298501 -0.280389 3.995157 -1.391934 -1.926966 -0.160878 0.541902
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 2.026701 0.812244 1.633479 -0.742921 -1.889129 0.280579 -2.379778 0.219494 1.592539 0.410255 -0.958683 -2.374597 -3.069251 4.298501 -0.280389 3.995157 -1.391934 -1.926966 -0.160878 0.541902
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_de/always_14/stmt_1/expr_1/expr_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/assign_3_pri0 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_de/always_23/block_1/stmt_8 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_arb/always_2/block_1/stmt_1 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_de/always_23/block_1/stmt_1 4.048648 2.884953 -1.333857 -2.034135 2.791820 -1.794039 -1.337661 2.477831 -0.631970 3.204603 -3.900124 4.097430 2.382626 -0.580128 -1.439479 -1.151601 1.022748 -1.399899 2.113055 0.041344
wb_dma_de/always_23/block_1/stmt_2 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
wb_dma_de/always_23/block_1/stmt_4 3.914429 1.641859 0.691819 -1.780532 0.673566 1.760206 -0.396992 -2.544975 0.287293 0.928177 -1.840935 -1.599268 1.248911 1.437300 -1.832518 2.810544 0.605541 -0.827729 2.045161 0.276904
wb_dma_de/always_23/block_1/stmt_5 2.609123 -2.756494 0.869948 -0.673508 1.870520 4.513754 0.411904 -1.637949 -4.395651 2.260631 0.644862 2.661072 -0.425922 3.435383 -0.257859 -3.825761 0.225703 0.514053 2.874396 -0.146843
wb_dma_de/always_23/block_1/stmt_6 1.867691 -0.068067 1.732334 1.046572 1.793081 0.888177 -0.242177 3.095342 -1.128707 -1.027794 1.316849 1.121199 -2.644092 4.468187 1.229869 -2.738194 -1.085483 -0.197417 1.971289 1.435136
wb_dma_rf/inst_u25 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_wb_mast/input_mast_go -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.521977 0.123465 1.570731 2.142433 1.300064 0.671132 -1.202256 2.528598 -0.297457 -0.051185 -0.382438 -0.735090 -2.570961 2.185525 1.242982 0.034660 -1.624574 -1.661123 -0.012467 1.186706
wb_dma_ch_sel/assign_125_de_start/expr_1 3.919237 3.164225 0.360701 -0.435916 -0.826765 -1.757029 -3.094066 2.815607 0.934530 -0.095124 -1.808198 2.563920 -0.146591 -0.176932 0.862382 1.679606 1.640547 -1.890954 1.825929 1.194969
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.132817 0.758503 1.849857 0.721949 0.306859 -2.546627 0.464203 0.657521 3.312970 2.298037 0.488572 0.377779 -2.721480 1.669056 -1.627851 1.986873 -3.104776 -1.025625 0.255533 -1.806853
wb_dma_ch_sel/assign_151_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 4.009296 1.712514 -0.601486 -2.019012 0.892905 1.808509 -0.160090 -1.000183 -0.116639 -1.946340 1.652786 2.740637 0.979865 0.699832 -0.248110 -0.683392 2.097521 2.029987 3.796706 -0.145595
wb_dma_wb_mast/reg_mast_dout 1.358901 -0.810998 -0.010863 -2.481837 0.526347 2.359959 1.720953 -4.829618 -0.452866 0.910957 0.603068 0.422087 2.088638 3.387207 -1.813489 0.094245 -1.021598 3.223993 3.439582 1.833249
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/assign_100_valid 1.546582 0.962537 -0.222452 -2.669538 -3.347645 -0.187716 -0.573413 3.965118 -0.894836 -0.383869 -1.076625 -0.916396 0.709626 3.220562 -1.058077 0.584499 5.017393 -1.295702 -0.779780 -1.843464
wb_dma_ch_sel/assign_131_req_p0 3.052434 1.811103 0.551295 -1.143280 -0.638712 2.201739 1.484747 3.920791 -2.736511 -2.405055 0.497553 -0.716269 0.162123 1.148327 -1.974723 -1.957150 4.139022 -1.696147 -0.034503 -2.952555
wb_dma_ch_sel/assign_135_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_ch_rf/input_dma_done_all 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.411401 -0.908403 -0.536542 0.682690 3.224199 4.574785 1.649510 -3.138049 -3.438102 1.965848 -0.921993 1.228859 2.327023 2.000902 -1.191274 -0.302764 -0.146066 2.614048 3.197476 0.333388
wb_dma_pri_enc_sub/wire_pri_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/input_wb_rf_din 1.197454 -2.259165 1.769230 -2.626949 -0.991764 1.898963 -2.249352 -0.238406 -0.446221 0.448411 3.107651 -3.079684 1.418035 4.190655 0.190199 -3.478414 2.691956 -3.189810 1.671147 4.040961
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma_ch_sel/assign_157_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/assign_139_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/always_38/case_1 3.919237 3.164225 0.360701 -0.435916 -0.826765 -1.757029 -3.094066 2.815607 0.934530 -0.095124 -1.808198 2.563920 -0.146591 -0.176932 0.862382 1.679606 1.640547 -1.890954 1.825929 1.194969
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -2.098758 2.503382 -1.159752 -2.464746 -3.168222 -1.817637 1.061912 0.059450 0.882996 1.900960 0.345433 2.982677 2.529048 -1.087781 -3.066499 1.819862 3.824208 1.306260 2.081293 -3.292893
wb_dma/constraint_wb0_cyc_o -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma/input_wb0_addr_i -1.971396 0.746064 0.695369 -5.324251 0.592260 -4.261620 -0.724694 0.870520 2.127064 -2.575561 1.386644 2.632025 -1.455755 3.679490 2.413419 -4.851174 -3.188431 0.451580 1.727631 5.356686
wb_dma_de/input_mast1_drdy 0.229897 -0.473732 -0.322407 -0.500336 0.247378 -0.593462 -0.557502 1.308418 0.448957 -0.797196 0.835462 3.305194 -2.072758 -0.238738 1.535691 -1.717655 -0.748027 1.157634 0.410111 -0.390421
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.381217 -0.177022 1.629494 2.694331 1.216003 1.110632 -1.642174 1.073355 0.565068 0.820113 -0.566250 -1.156605 -2.591488 0.648679 1.215496 1.722795 -1.649953 -1.905695 -0.267735 0.443957
wb_dma_wb_if/input_wb_ack_i 1.116297 3.025839 -3.376239 -1.858871 3.210114 0.368318 -0.928428 -5.716890 -3.042410 -0.573117 1.639879 1.906700 2.294717 1.692206 -1.755590 0.181482 -0.579072 1.425309 3.459462 -0.694414
wb_dma_ch_sel/wire_pri_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/assign_3_ch_am0 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_rf/input_ch_sel 1.921044 1.963603 0.982805 -3.091001 3.657115 1.090068 2.261476 -2.937215 2.600588 2.245816 -2.819973 -3.117613 -0.503412 1.811270 -4.447693 2.607822 -4.965031 -0.439048 0.408583 -0.841970
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.440509 -0.101366 -0.514131 -2.373517 -1.479538 0.394294 -1.899668 -0.273738 -0.096314 1.783786 -1.162056 -0.493215 -4.592404 3.283622 -0.473971 2.959189 -0.807486 0.131387 -1.373228 -4.454873
wb_dma_de/always_23/block_1/case_1 4.048648 2.884953 -1.333857 -2.034135 2.791820 -1.794039 -1.337661 2.477831 -0.631970 3.204603 -3.900124 4.097430 2.382626 -0.580128 -1.439479 -1.151601 1.022748 -1.399899 2.113055 0.041344
wb_dma/wire_pause_req 1.409867 2.664199 0.715774 -3.339550 1.447448 -2.810812 0.192917 0.137250 2.174732 1.247076 -1.343601 3.851282 -2.679381 -0.365851 -2.335761 -0.352827 -3.453605 -1.288887 1.127244 -2.301389
wb_dma_wb_if/input_mast_go -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/input_de_csr 1.758191 -0.087219 0.346510 -0.032188 0.800841 2.657573 0.710599 -4.857102 0.419306 0.764542 0.775679 -0.243575 1.245353 -0.245856 -1.307917 2.425829 0.019343 1.398752 2.443012 -0.625208
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/input_mast0_din 1.358901 -0.810998 -0.010863 -2.481837 0.526347 2.359959 1.720953 -4.829618 -0.452866 0.910957 0.603068 0.422087 2.088638 3.387207 -1.813489 0.094245 -1.021598 3.223993 3.439582 1.833249
wb_dma_pri_enc_sub/always_3 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_pri_enc_sub/always_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/reg_adr0 -2.397373 -0.925051 2.034137 -3.900494 -3.672942 -0.213632 1.497642 -0.866523 2.082171 -0.371751 1.272747 -1.928266 -1.902862 2.737941 -1.301067 0.571070 1.671053 0.607807 0.651739 -1.617399
wb_dma_ch_sel/reg_adr1 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_sel/assign_1_pri0 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_pri_enc/wire_pri26_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.596174 -2.537783 2.234900 -1.108355 -1.741549 1.694828 0.600097 1.362952 2.019505 2.947859 0.691190 1.611421 1.984362 4.017885 -2.038816 -1.290038 -1.414118 -0.902660 0.374781 4.148846
wb_dma/wire_ptr_set 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.493866 -0.327770 1.032373 1.523462 1.385221 2.193666 0.744468 4.674500 -1.388975 -0.711116 0.485014 1.610889 -2.523262 3.640059 0.850456 -1.373090 0.877899 0.868971 0.996581 -1.470678
wb_dma_de/reg_ptr_set 2.600919 0.927368 1.141471 -0.493983 -2.244151 0.680482 -2.878830 -0.986025 4.701797 0.679046 -0.345421 -2.496159 1.598873 1.052261 0.856426 5.901977 2.842874 -0.302763 2.045634 2.618003
wb_dma/wire_dma_nd 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_rf/assign_3_csr -0.801699 1.064883 1.503528 2.634171 -0.683231 -1.527413 -1.405852 -0.645959 0.572065 1.669624 1.498214 1.466252 -1.440388 2.245255 -0.320047 1.918218 -1.883190 -0.818475 2.516902 0.928455
wb_dma_rf/assign_4_dma_abort 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/assign_123_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.880001 -1.593086 -0.334176 1.200389 1.766198 3.695154 2.315604 4.541374 -2.169360 0.199887 -0.868194 1.414054 -1.625019 2.523484 0.703044 -2.211972 0.118258 3.209651 0.224230 -1.143784
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.381217 -0.177022 1.629494 2.694331 1.216003 1.110632 -1.642174 1.073355 0.565068 0.820113 -0.566250 -1.156605 -2.591488 0.648679 1.215496 1.722795 -1.649953 -1.905695 -0.267735 0.443957
wb_dma_rf/wire_ch4_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_ch_rf/always_1/stmt_1/expr_1 2.026701 0.812244 1.633479 -0.742921 -1.889129 0.280579 -2.379778 0.219494 1.592539 0.410255 -0.958683 -2.374597 -3.069251 4.298501 -0.280389 3.995157 -1.391934 -1.926966 -0.160878 0.541902
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_ch_pri_enc/wire_pri0_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/assign_10_ch_enable -2.098758 2.503382 -1.159752 -2.464746 -3.168222 -1.817637 1.061912 0.059450 0.882996 1.900960 0.345433 2.982677 2.529048 -1.087781 -3.066499 1.819862 3.824208 1.306260 2.081293 -3.292893
wb_dma_wb_slv/reg_slv_we 1.477149 -1.218099 -2.186478 -6.151620 0.019048 -1.533124 1.787295 -1.295870 2.405636 -2.618087 0.064001 -0.797112 3.157841 1.478420 -0.564652 -1.234686 2.231349 3.074721 -1.003181 -0.516125
wb_dma_de/input_txsz 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_wb_if/wire_mast_dout 1.358901 -0.810998 -0.010863 -2.481837 0.526347 2.359959 1.720953 -4.829618 -0.452866 0.910957 0.603068 0.422087 2.088638 3.387207 -1.813489 0.094245 -1.021598 3.223993 3.439582 1.833249
wb_dma_ch_rf/wire_ch_enable -2.098758 2.503382 -1.159752 -2.464746 -3.168222 -1.817637 1.061912 0.059450 0.882996 1.900960 0.345433 2.982677 2.529048 -1.087781 -3.066499 1.819862 3.824208 1.306260 2.081293 -3.292893
wb_dma_rf/wire_csr_we 3.713540 0.446885 0.897104 -5.443427 0.819104 -0.868203 -0.004303 -2.053317 1.396281 -0.702738 -1.846158 1.768078 -2.837092 1.173381 -1.106492 -0.775304 -2.907396 -0.912710 0.077161 -1.173030
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel_checker/input_dma_busy 0.164546 -0.514716 1.643259 -1.394805 -1.103179 -0.130994 -0.679127 -3.611863 2.209878 -0.609218 2.869005 0.112004 -0.527655 1.274710 0.070104 0.494825 -0.214935 0.041170 2.438691 1.033767
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/assign_9_ch_txsz 3.288520 0.211715 1.324947 -0.402280 4.025876 0.982734 -1.662957 -0.314651 1.922571 -0.785812 1.794229 -1.145707 1.458809 -3.242208 1.256698 -3.234224 2.779573 -2.785433 2.197365 1.089984
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_de/assign_65_done 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.414383 1.613952 -0.818372 -2.134967 -1.885467 -2.192333 -0.026912 -1.616037 2.199631 -2.376469 1.022659 3.005803 2.927728 1.377041 0.050582 2.184971 1.965769 2.657450 2.772313 1.558598
wb_dma_de/always_2/if_1/if_1 -1.439196 -3.621528 -0.704796 0.426332 -3.127008 1.404147 0.202242 1.141144 2.749930 1.419563 0.363950 1.030192 -0.935372 2.376211 1.327994 3.396265 0.794268 3.928504 -1.927614 -1.742649
wb_dma_ch_sel/assign_154_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/assign_156_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/assign_112_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_de/always_23/block_1/case_1/block_8 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_de/always_23/block_1/case_1/block_9 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_ch_rf/assign_28_this_ptr_set 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_ch_rf/always_22 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_de/always_23/block_1/case_1/block_1 4.096539 2.009905 -1.262677 -1.656508 1.146688 -0.310007 -1.245026 3.032431 -2.622097 2.194605 -3.867660 4.922014 2.460860 0.031170 -0.050847 -1.644013 3.093808 0.090755 2.704579 0.576853
wb_dma_de/always_23/block_1/case_1/block_2 -2.132817 0.758503 1.849857 0.721949 0.306859 -2.546627 0.464203 0.657521 3.312970 2.298037 0.488572 0.377779 -2.721480 1.669056 -1.627851 1.986873 -3.104776 -1.025625 0.255533 -1.806853
wb_dma_de/always_23/block_1/case_1/block_3 1.618271 -3.260194 0.159135 0.509028 2.770909 2.126376 0.043443 4.935578 -0.525580 3.078240 -2.069943 3.658050 1.289142 -1.303616 2.859567 -3.579011 3.328324 0.514816 0.016479 -0.006180
wb_dma_de/always_23/block_1/case_1/block_4 1.081586 -3.275944 -0.273226 -0.784871 3.471744 3.030535 -1.263633 4.093032 0.609657 3.745831 -2.827858 2.709585 -0.213755 -1.549781 3.472751 -3.055246 2.626294 1.271026 0.288237 -0.117615
wb_dma_ch_rf/always_27 6.016940 2.851694 -0.998623 -3.340369 -0.148996 -0.187173 -1.821980 0.158544 0.529639 -1.341502 -2.389915 1.742983 1.103108 0.378141 -0.295421 1.878235 1.420064 -0.267733 1.294324 0.538669
wb_dma_de/always_23/block_1/case_1/block_7 1.307898 1.728216 -0.703350 -0.414519 -1.333695 0.057116 -1.612300 -5.596447 -0.087536 0.510283 2.145640 -1.061770 2.431854 2.411833 -2.124577 3.801133 1.382391 -0.018705 3.234524 0.111254
wb_dma/assign_4_dma_rest -1.416023 -1.445221 0.884910 0.523111 -0.139082 0.501833 1.629905 -3.898405 1.826803 1.919938 1.224049 0.474788 -0.113713 0.875924 -1.186105 2.360392 -1.909066 2.039120 1.419918 -0.744514
wb_dma_ch_rf/always_23/if_1 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_sel/reg_ndr_r 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_de/assign_66_dma_done/expr_1 4.404168 1.243900 -0.878637 -2.658562 0.109364 0.602712 -2.089905 -0.823438 1.683007 0.336246 -2.476452 1.840186 0.137769 -0.701488 0.537902 2.636810 0.647535 0.553453 1.080507 0.079107
wb_dma_ch_sel/reg_req_r 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_ch_rf/reg_pointer_r -3.385784 -2.193824 2.086025 1.713381 -1.266091 0.602202 0.003713 -4.338943 1.238931 0.578850 3.252696 -1.904137 -2.170291 0.994805 0.239280 1.447270 -1.213169 -0.408424 0.639803 -0.807953
wb_dma_ch_sel/assign_105_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_pri_enc/wire_pri5_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/always_39/case_1 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_sel/always_6 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_ch_sel/always_7 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_sel/always_4 5.111720 2.275068 -0.365167 -1.883588 -0.455015 -0.257418 -2.509737 2.416141 0.938859 -1.311685 -1.990420 1.057846 0.001819 0.507636 0.930995 1.804610 2.309960 -1.021923 0.565755 0.303094
wb_dma_ch_sel/always_5 2.781765 2.023107 0.353526 -0.186336 -0.568741 -0.932738 -4.043067 1.645696 2.075858 1.670452 -2.096489 2.604184 -1.067388 -1.154780 1.685998 2.606102 1.129563 -1.372580 2.027768 0.972495
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.590742 1.880162 -0.562516 -5.787493 1.122427 0.394249 1.283886 3.323987 1.735698 0.942854 -3.674227 0.549317 0.076188 -0.590090 -2.423955 -0.718399 1.505073 -0.598342 -0.938428 -2.950623
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_sel/always_1 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_ch_arb/always_2/block_1/case_1/cond 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_sel/always_8 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_ch_sel/always_9 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/assign_67_dma_done_all 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
wb_dma_ch_rf/wire_ch_txsz 3.288520 0.211715 1.324947 -0.402280 4.025876 0.982734 -1.662957 -0.314651 1.922571 -0.785812 1.794229 -1.145707 1.458809 -3.242208 1.256698 -3.234224 2.779573 -2.785433 2.197365 1.089984
wb_dma_ch_sel/assign_99_valid 1.546582 0.962537 -0.222452 -2.669538 -3.347645 -0.187716 -0.573413 3.965118 -0.894836 -0.383869 -1.076625 -0.916396 0.709626 3.220562 -1.058077 0.584499 5.017393 -1.295702 -0.779780 -1.843464
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 1.300005 -0.357413 -1.920430 -4.454091 0.585291 0.735847 2.587591 3.711648 -1.504396 0.591697 -2.061797 1.338053 3.170949 1.876036 -1.398538 -3.033104 3.394167 2.670949 0.686714 -0.445064
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 3.442094 0.478632 0.123608 -0.457319 -2.188086 -0.704065 -2.065314 1.560928 1.421113 -2.358510 2.935956 2.391464 -1.019182 2.384369 0.011407 -0.097914 -2.048537 -1.478525 -0.686550 2.722755
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.984447 -0.809078 1.077441 -1.489731 -0.914857 2.672573 1.956925 -1.176734 2.029954 -1.146901 2.507577 0.187545 0.243979 -1.692526 -0.885478 0.857393 4.193369 1.283336 1.057855 -4.297259
wb_dma/wire_ch2_txsz 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.081586 -3.275944 -0.273226 -0.784871 3.471744 3.030535 -1.263633 4.093032 0.609657 3.745831 -2.827858 2.709585 -0.213755 -1.549781 3.472751 -3.055246 2.626294 1.271026 0.288237 -0.117615
wb_dma_de/always_23/block_1 4.048648 2.884953 -1.333857 -2.034135 2.791820 -1.794039 -1.337661 2.477831 -0.631970 3.204603 -3.900124 4.097430 2.382626 -0.580128 -1.439479 -1.151601 1.022748 -1.399899 2.113055 0.041344
wb_dma_ch_rf/always_22/if_1 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_de/wire_mast1_dout 0.814045 -1.488581 0.653682 3.029535 2.661306 2.077728 0.394821 -1.698365 -0.576534 1.235841 1.244442 -0.167290 1.795872 1.656588 0.931660 -0.323608 -0.672671 1.549240 2.739212 2.993202
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_de/always_8/stmt_1 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_ch_rf/wire_ch_done_we 5.028117 1.917208 -0.113623 -1.743235 1.758073 1.859980 -0.846207 0.845426 -0.309417 -0.269780 -0.871599 2.771720 -0.327096 0.256225 -0.323475 -0.214623 1.120619 0.139675 2.533510 -0.820281
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_wb_slv/wire_wb_ack_o -0.867565 0.851350 1.050470 3.200933 2.334845 -0.603603 0.643282 -1.070602 0.533318 -1.759078 2.992473 -0.182248 -1.167515 0.742757 0.503416 0.516661 -2.172456 -0.212637 1.042048 0.041137
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.984447 -0.809078 1.077441 -1.489731 -0.914857 2.672573 1.956925 -1.176734 2.029954 -1.146901 2.507577 0.187545 0.243979 -1.692526 -0.885478 0.857393 4.193369 1.283336 1.057855 -4.297259
wb_dma_de/reg_ld_desc_sel 1.554470 -0.427081 1.337073 -0.125214 2.696605 1.329780 -0.007509 3.528695 -1.768967 5.089074 -4.216701 -0.709581 -2.175271 2.972797 -1.503539 0.782862 2.050170 -2.812917 -0.801675 -5.164742
wb_dma_wb_mast/assign_2_mast_pt_out -0.867565 0.851350 1.050470 3.200933 2.334845 -0.603603 0.643282 -1.070602 0.533318 -1.759078 2.992473 -0.182248 -1.167515 0.742757 0.503416 0.516661 -2.172456 -0.212637 1.042048 0.041137
wb_dma_de/assign_83_wr_ack 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma/wire_dma_done_all 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
assert_wb_dma_rf/input_ch0_am1 -0.182202 -1.102787 1.739080 0.461256 -0.702555 -1.121989 0.552082 -0.182129 3.868372 -2.508000 1.396908 -0.750928 -2.026208 -0.333771 2.149052 1.911643 -0.814724 1.099208 -0.701477 0.070198
wb_dma_ch_arb/reg_state 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_ch_sel/input_ch0_csr 4.703015 0.245317 -0.065673 -1.708782 -0.838742 1.985175 -1.324563 2.499709 -1.841744 1.669328 -5.047251 5.022074 -0.317340 -0.292409 1.482262 -0.701065 -1.647405 1.005012 1.406380 4.303267
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.618271 -3.260194 0.159135 0.509028 2.770909 2.126376 0.043443 4.935578 -0.525580 3.078240 -2.069943 3.658050 1.289142 -1.303616 2.859567 -3.579011 3.328324 0.514816 0.016479 -0.006180
wb_dma_ch_sel/assign_153_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_wb_mast 1.596318 3.004832 -3.122335 -0.742028 1.308639 -0.566428 0.417172 -2.608046 -3.179855 -2.338881 2.196353 2.570055 3.474568 3.058875 -1.532792 -0.306463 0.338107 2.159873 2.880948 0.723439
wb_dma_ch_sel/assign_124_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_de/always_18/stmt_1 -0.461796 0.240969 0.210542 4.225682 -2.100460 0.350118 -0.200934 -0.970643 -2.376249 -0.316432 3.877084 -1.597680 1.874659 3.790356 -1.250283 2.134082 2.565288 -0.440936 1.533280 -0.405474
wb_dma_ch_rf/wire_ch_csr_dewe 3.411401 -0.908403 -0.536542 0.682690 3.224199 4.574785 1.649510 -3.138049 -3.438102 1.965848 -0.921993 1.228859 2.327023 2.000902 -1.191274 -0.302764 -0.146066 2.614048 3.197476 0.333388
wb_dma_ch_pri_enc/input_pri2 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_pri_enc/input_pri3 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_pri_enc/input_pri0 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_pri_enc/input_pri1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_wb_if/input_slv_pt_in -0.867565 0.851350 1.050470 3.200933 2.334845 -0.603603 0.643282 -1.070602 0.533318 -1.759078 2.992473 -0.182248 -1.167515 0.742757 0.503416 0.516661 -2.172456 -0.212637 1.042048 0.041137
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma/wire_de_adr1_we 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_sel/assign_6_pri1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.714728 -0.053162 0.147074 2.513434 1.298748 3.483369 0.943466 5.199475 -3.760779 -1.027726 -0.458472 1.780536 -0.479530 1.728377 0.676166 -2.273208 1.394549 0.456914 0.507953 -0.318080
wb_dma_rf/wire_csr -0.801699 1.064883 1.503528 2.634171 -0.683231 -1.527413 -1.405852 -0.645959 0.572065 1.669624 1.498214 1.466252 -1.440388 2.245255 -0.320047 1.918218 -1.883190 -0.818475 2.516902 0.928455
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 2.362811 2.503723 -0.443915 -1.823796 -0.731620 -0.606216 -2.822971 -3.504496 2.398143 -3.048025 3.292134 0.529321 0.622215 0.426726 0.788178 1.441921 0.687571 0.697532 3.694346 2.590867
wb_dma_ch_sel/always_37/if_1 1.400351 0.974861 -0.612663 -6.377541 1.164562 1.344170 1.152035 1.523338 3.280333 2.667344 -3.941327 0.281940 -0.043379 -1.812942 -2.413618 0.200683 1.293508 0.294229 -0.284518 -3.171931
wb_dma_de/always_6/if_1/cond 4.129680 1.717938 1.669842 1.683735 2.161817 1.225998 -2.172384 -1.690177 -0.106070 -0.597960 0.880623 -1.348223 1.019641 1.408405 0.594765 0.755946 -0.148843 -2.285621 3.383761 3.752647
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.618271 -3.260194 0.159135 0.509028 2.770909 2.126376 0.043443 4.935578 -0.525580 3.078240 -2.069943 3.658050 1.289142 -1.303616 2.859567 -3.579011 3.328324 0.514816 0.016479 -0.006180
wb_dma_ch_rf/always_8/stmt_1 0.327553 0.173560 1.757412 0.906740 2.975071 -0.037510 0.765828 2.838631 3.168628 1.866042 -1.443882 -2.178761 -3.026160 0.194461 -1.122233 1.400385 -2.770864 -2.257369 -2.062235 -2.554076
wb_dma_ch_sel/assign_108_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_pri_enc/wire_pri9_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_sel/wire_pri2 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_sel/wire_pri3 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_sel/wire_pri0 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_sel/wire_pri1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/always_4/if_1/if_1/cond/expr_1 5.092131 1.101351 1.906305 0.584722 1.607402 2.670008 -1.017562 1.464821 0.145778 0.251399 -0.393164 0.736198 -1.605475 1.076770 0.004870 1.262782 1.466327 -1.699713 2.048592 -1.525211
wb_dma_rf/input_ptr_set 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_rf/always_2/if_1/if_1 2.854708 1.190969 1.531493 -4.140114 -0.984838 -2.311816 -0.992286 -2.371433 0.365376 0.170229 -1.244599 4.436686 -3.093731 0.696239 -1.179607 -0.992130 -2.983699 -1.468814 1.788096 -0.561934
wb_dma_de/assign_77_read_hold -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_pri_enc_sub/input_valid -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.273448 -1.302624 -1.005754 0.456118 1.402553 5.134468 2.296067 3.368096 -2.874978 0.025963 -0.935882 1.986934 -0.576429 2.136917 0.223874 -1.747723 0.892201 3.989432 0.993530 -1.290551
wb_dma_ch_rf/always_27/stmt_1 6.016940 2.851694 -0.998623 -3.340369 -0.148996 -0.187173 -1.821980 0.158544 0.529639 -1.341502 -2.389915 1.742983 1.103108 0.378141 -0.295421 1.878235 1.420064 -0.267733 1.294324 0.538669
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -1.373007 0.499785 -1.477331 3.762292 5.534083 1.200231 3.133774 1.417949 -1.825158 -0.656571 1.526587 2.353921 0.804388 0.037120 0.376645 -3.329546 -4.207788 4.403275 2.326689 2.451089
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_ch_sel/wire_valid -2.098758 2.503382 -1.159752 -2.464746 -3.168222 -1.817637 1.061912 0.059450 0.882996 1.900960 0.345433 2.982677 2.529048 -1.087781 -3.066499 1.819862 3.824208 1.306260 2.081293 -3.292893
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_de/wire_chunk_cnt_is_0_d 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_sel/assign_109_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 1.309084 1.821254 1.958200 -2.137555 -0.646288 -3.440509 1.188354 3.723895 2.063633 -3.151511 1.259119 -0.551832 -2.800320 5.877183 -1.397710 -1.149221 -1.535550 -1.392234 -0.584564 -0.573289
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_de/assign_75_mast1_dout 0.814045 -1.488581 0.653682 3.029535 2.661306 2.077728 0.394821 -1.698365 -0.576534 1.235841 1.244442 -0.167290 1.795872 1.656588 0.931660 -0.323608 -0.672671 1.549240 2.739212 2.993202
wb_dma/constraint_csr 1.381217 -0.177022 1.629494 2.694331 1.216003 1.110632 -1.642174 1.073355 0.565068 0.820113 -0.566250 -1.156605 -2.591488 0.648679 1.215496 1.722795 -1.649953 -1.905695 -0.267735 0.443957
wb_dma_ch_rf/always_5/if_1 -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_ch_pri_enc/wire_pri21_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/assign_157_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_wb_mast/assign_1/expr_1 1.009601 -1.502854 -0.805293 3.613779 0.154790 -0.443067 1.000938 0.717477 0.088038 -1.164108 3.875498 4.703015 3.556148 1.622466 1.931838 -1.617235 0.031064 3.933439 3.005133 4.641567
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_de/reg_mast1_adr -0.625733 0.267555 -1.139444 -0.002211 -0.300970 -1.375436 3.454050 3.500182 3.497000 -0.466581 -1.524107 1.273677 0.211269 3.809447 -0.244366 3.032875 -0.984434 6.467669 0.552879 -0.160255
wb_dma_ch_pri_enc/wire_pri17_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/assign_141_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/input_ch2_csr 4.724011 -0.067090 -2.537651 -2.217291 -0.702602 2.838894 -3.477740 -0.748581 -3.325382 0.857796 -2.771434 1.155849 0.970808 2.518270 1.025185 0.679615 0.607755 0.544786 0.628829 2.662038
wb_dma_ch_rf/assign_13_ch_txsz_we 3.535764 1.490261 1.266747 2.054254 2.473493 2.462294 -0.870232 -0.288881 0.043116 0.404129 -0.501521 -2.420457 1.781224 -2.223791 -0.117779 1.614002 3.127977 -2.636779 1.667195 -0.326747
wb_dma_ch_sel/assign_130_req_p0 3.714728 -0.053162 0.147074 2.513434 1.298748 3.483369 0.943466 5.199475 -3.760779 -1.027726 -0.458472 1.780536 -0.479530 1.728377 0.676166 -2.273208 1.394549 0.456914 0.507953 -0.318080
wb_dma_ch_arb/always_1/if_1/stmt_2 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_ch_sel/assign_106_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_pri_enc/wire_pri28_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_rf/always_11/if_1/if_1 2.320444 0.368946 -0.001565 1.397647 2.471689 1.413066 1.153673 4.083604 -0.703865 -1.293238 0.875166 3.937992 -2.193850 0.153133 0.934802 -2.129076 0.278609 1.703871 1.025457 -2.393617
wb_dma_wb_if/wire_slv_adr -0.854903 -0.862935 1.845985 -5.460091 -1.018367 -3.710676 -0.784436 1.166064 3.131997 -0.673519 1.361700 1.906882 -0.972083 3.752656 1.494024 -5.437190 -2.270338 0.199495 2.555322 6.000174
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_sel/input_ch1_csr 4.724011 -0.067090 -2.537651 -2.217291 -0.702602 2.838894 -3.477740 -0.748581 -3.325382 0.857796 -2.771434 1.155849 0.970808 2.518270 1.025185 0.679615 0.607755 0.544786 0.628829 2.662038
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma/wire_pt1_sel_i 0.591688 -2.429208 -0.009512 2.418957 2.242337 3.089936 2.109954 -0.125709 -0.642356 1.007189 0.833726 0.229927 2.911749 2.756578 1.053903 -0.905438 0.147392 3.963221 2.725981 3.484104
wb_dma_ch_sel/always_47/case_1/stmt_1 0.479963 -1.426368 0.554962 2.065984 -1.622074 -0.098462 0.018909 1.420170 2.852665 0.781865 -0.401207 0.610234 0.101685 1.078597 1.583136 3.946878 1.024320 2.084626 -0.025464 0.270461
wb_dma/wire_pt1_sel_o -0.625863 -1.577886 0.723050 2.399566 0.456340 1.504404 -0.144324 -0.881178 1.067577 0.114929 1.828210 2.421313 -2.836103 -3.372428 1.417796 -1.170472 -2.272924 1.796290 0.770800 -0.373860
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_pri_enc/inst_u16 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_sel/always_48/case_1 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_ch_sel/input_ch7_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
assert_wb_dma_rf/input_ch0_txsz 0.460210 -0.525909 1.727061 1.136227 0.704709 -0.429206 -0.341498 -0.390933 2.001313 -3.252639 4.044625 -2.669381 -0.653467 1.638702 1.184631 -1.130075 0.402058 -0.754436 0.490324 1.104334
assert_wb_dma_rf 0.637552 -0.692863 1.890070 0.346541 -0.683314 -1.579180 -0.283754 0.070495 3.466366 -3.922095 2.633444 -1.729702 -1.232213 0.757810 2.470407 0.509143 0.128288 0.182511 -0.208372 1.560670
wb_dma_ch_rf/reg_ch_am0_r -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_rf/always_4/if_1 -3.385784 -2.193824 2.086025 1.713381 -1.266091 0.602202 0.003713 -4.338943 1.238931 0.578850 3.252696 -1.904137 -2.170291 0.994805 0.239280 1.447270 -1.213169 -0.408424 0.639803 -0.807953
wb_dma_de/always_4/if_1/if_1/stmt_1 5.092131 1.101351 1.906305 0.584722 1.607402 2.670008 -1.017562 1.464821 0.145778 0.251399 -0.393164 0.736198 -1.605475 1.076770 0.004870 1.262782 1.466327 -1.699713 2.048592 -1.525211
wb_dma_de/always_14/stmt_1/expr_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/wire_use_ed 1.218263 -5.325828 1.420189 -2.524185 1.983460 4.011536 0.134833 -2.369280 -2.683254 6.790833 -2.270403 2.694702 -0.661612 4.023805 0.038209 -2.587396 0.433238 0.378550 1.993575 -1.442664
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.132817 0.758503 1.849857 0.721949 0.306859 -2.546627 0.464203 0.657521 3.312970 2.298037 0.488572 0.377779 -2.721480 1.669056 -1.627851 1.986873 -3.104776 -1.025625 0.255533 -1.806853
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_sel/input_nd_i 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
assert_wb_dma_ch_sel/input_req_i 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_rf/reg_ch_rl 2.026701 0.812244 1.633479 -0.742921 -1.889129 0.280579 -2.379778 0.219494 1.592539 0.410255 -0.958683 -2.374597 -3.069251 4.298501 -0.280389 3.995157 -1.391934 -1.926966 -0.160878 0.541902
wb_dma_de/reg_paused -0.801699 1.064883 1.503528 2.634171 -0.683231 -1.527413 -1.405852 -0.645959 0.572065 1.669624 1.498214 1.466252 -1.440388 2.245255 -0.320047 1.918218 -1.883190 -0.818475 2.516902 0.928455
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma_wb_if/wire_mast_drdy 0.952321 1.827564 -3.716268 -0.197334 -0.549024 2.305824 -4.826744 -3.170759 -4.661967 -0.019561 3.423059 2.397964 -0.706629 0.970959 -0.246724 -0.423744 2.746101 0.288503 3.075082 -2.745607
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 1.917166 0.714536 0.924883 -1.673109 -1.535762 1.477302 1.106317 -0.031611 1.149783 -0.568338 0.893511 -0.467265 -1.220373 4.026753 -1.871622 2.851052 1.536407 1.263681 1.339484 -2.897545
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_sel/assign_100_valid/expr_1 1.546582 0.962537 -0.222452 -2.669538 -3.347645 -0.187716 -0.573413 3.965118 -0.894836 -0.383869 -1.076625 -0.916396 0.709626 3.220562 -1.058077 0.584499 5.017393 -1.295702 -0.779780 -1.843464
wb_dma_wb_if/inst_u1 -1.205025 0.892848 -1.004550 -3.299090 -0.091633 -2.564829 2.008945 -0.177680 0.981977 -1.632871 1.061964 1.186400 2.611049 -0.462747 -1.179975 -2.657883 1.856475 1.689856 0.796772 -0.483400
wb_dma_wb_if/inst_u0 1.596318 3.004832 -3.122335 -0.742028 1.308639 -0.566428 0.417172 -2.608046 -3.179855 -2.338881 2.196353 2.570055 3.474568 3.058875 -1.532792 -0.306463 0.338107 2.159873 2.880948 0.723439
wb_dma_ch_sel 2.449622 1.759190 -1.374002 -3.094410 0.236474 0.252923 -1.073240 1.378577 -1.127463 2.808415 -3.918334 2.165146 0.746073 -0.357678 -1.735802 0.215221 0.788834 -1.082907 0.129351 -1.202451
wb_dma_rf/input_de_csr_we 3.411401 -0.908403 -0.536542 0.682690 3.224199 4.574785 1.649510 -3.138049 -3.438102 1.965848 -0.921993 1.228859 2.327023 2.000902 -1.191274 -0.302764 -0.146066 2.614048 3.197476 0.333388
wb_dma_rf/wire_ch0_adr0 -0.725329 -2.879367 0.944259 -2.258171 -2.588013 0.529250 -1.572810 0.632144 0.534664 2.896805 -0.478859 0.291067 -2.954901 6.952517 0.635054 0.867418 -0.977796 0.725536 0.118070 0.632687
wb_dma_rf/wire_ch0_adr1 0.935713 -0.172540 1.829268 2.331463 -0.814919 -0.580244 -0.037971 1.567275 0.835199 -3.863091 3.794883 -2.690528 0.282417 1.824766 1.195493 -0.823896 2.305245 -1.264415 -0.028444 1.083327
wb_dma_de/always_9/stmt_1/expr_1 3.190239 0.497328 0.745402 4.702085 3.458845 2.754708 -0.704839 2.809545 -1.605198 0.607487 -1.629435 -1.569645 -0.216902 1.065275 1.395754 0.965276 -0.296318 -0.641514 0.824082 1.718180
wb_dma_ch_sel/always_42/case_1/cond 2.614344 1.059754 -0.212167 -2.895274 0.614674 1.819459 -0.569337 -3.018092 1.213051 1.598181 -2.041329 1.051077 -1.442827 -0.361429 -1.745980 2.604389 -2.339022 0.541500 0.904783 -1.325652
wb_dma_wb_slv/input_wb_cyc_i 0.239739 3.130430 -0.997972 1.399187 1.285889 1.295199 3.549923 1.236715 -2.836583 -3.414040 0.583285 -0.965061 1.075960 3.130170 -2.162843 -1.775749 -3.279024 4.632987 2.468881 3.657056
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_de/reg_tsz_cnt 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_ch_sel/reg_ndr 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_de/assign_83_wr_ack/expr_1 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma_de/reg_de_txsz_we 3.676122 1.197349 1.837867 2.784441 3.421996 2.384912 -0.479874 -0.172041 -1.187924 -0.350674 0.524240 -1.114192 0.271496 1.240353 0.193978 -0.450162 -0.853527 -1.629205 2.687019 2.476900
wb_dma_ch_rf/reg_pointer_sr -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_rf/input_de_adr1_we 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.081586 -3.275944 -0.273226 -0.784871 3.471744 3.030535 -1.263633 4.093032 0.609657 3.745831 -2.827858 2.709585 -0.213755 -1.549781 3.472751 -3.055246 2.626294 1.271026 0.288237 -0.117615
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/always_43/case_1/cond 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_ch_rf/reg_ch_adr0_r -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_ch_pri_enc/input_valid -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_pri_enc/reg_pri_out1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.535388 -0.031967 -0.385066 2.930655 -1.231578 0.630716 -0.705840 -2.973797 -1.755724 1.382950 3.523392 -1.118910 1.125000 3.712705 -1.595366 2.489694 1.316246 0.285939 2.152367 -1.144799
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -1.416023 -1.445221 0.884910 0.523111 -0.139082 0.501833 1.629905 -3.898405 1.826803 1.919938 1.224049 0.474788 -0.113713 0.875924 -1.186105 2.360392 -1.909066 2.039120 1.419918 -0.744514
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.225264 -0.490207 0.676002 -1.795664 -0.209820 1.259615 1.199665 -0.505787 2.786514 -1.684224 2.622498 2.003830 -1.452521 -3.675097 0.110721 -0.511713 2.355198 1.076139 0.398655 -4.320681
wb_dma_ch_sel/input_req_i 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_rf/assign_4_dma_abort/expr_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/always_1/case_1/stmt_8 -1.067673 -2.454668 2.532638 -0.124080 0.122180 0.147656 0.048584 0.098449 0.819835 2.330165 -1.854741 -0.704517 -2.879192 0.451795 2.160646 1.214411 0.603113 -0.456202 0.431223 -0.940133
wb_dma_ch_rf/wire_ptr_inv 1.394402 -0.816595 1.265828 2.269991 1.572661 2.907749 2.591778 0.463869 1.007838 -0.001210 1.624825 0.607087 0.415934 -1.880467 -0.472555 0.912872 2.764894 1.181243 1.079717 -3.693120
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.111466 -0.369972 0.591822 -0.634284 0.752189 -0.584465 -1.058515 0.529159 0.552880 -1.131769 2.180668 3.216941 -1.657516 1.334597 1.566064 -2.838143 -1.211928 0.442945 1.985962 1.718514
wb_dma_ch_sel/assign_138_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_rf/always_1/case_1/stmt_1 -0.801699 1.064883 1.503528 2.634171 -0.683231 -1.527413 -1.405852 -0.645959 0.572065 1.669624 1.498214 1.466252 -1.440388 2.245255 -0.320047 1.918218 -1.883190 -0.818475 2.516902 0.928455
wb_dma_rf/always_1/case_1/stmt_6 -2.689719 -2.149387 2.246605 0.264074 1.107325 -1.376889 3.199762 2.807224 2.056083 0.041427 1.834705 -1.271666 -3.271030 3.993542 -0.571306 -1.837265 -3.287120 1.391938 0.032967 -0.368786
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_sel/always_43/case_1 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_ch_sel/assign_9_pri2 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_pri_enc_sub/always_1/case_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_rf/always_2/if_1 2.854708 1.190969 1.531493 -4.140114 -0.984838 -2.311816 -0.992286 -2.371433 0.365376 0.170229 -1.244599 4.436686 -3.093731 0.696239 -1.179607 -0.992130 -2.983699 -1.468814 1.788096 -0.561934
wb_dma/wire_dma_abort 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_wb_if/input_wb_stb_i 1.461779 1.155641 1.595532 -0.011887 -1.190572 -1.064322 -0.337006 2.887062 -0.660085 -2.296443 2.035792 -0.203519 -1.580866 6.358128 -0.029255 -1.007302 0.062288 -0.726667 1.510743 1.629283
wb_dma_rf/input_de_txsz 3.817881 0.858604 0.442725 3.798209 3.297035 3.496249 -0.263055 1.793719 -2.091522 0.471069 -1.342975 -0.767329 0.061429 0.315081 0.492871 1.080997 0.419232 -0.520250 1.090432 0.099051
wb_dma_ch_pri_enc/wire_pri3_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/wire_gnt_p1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/wire_gnt_p0 2.116858 -0.860708 -0.010098 -1.918412 -0.620232 2.965394 4.627551 1.175644 -0.088582 -0.554962 -0.713277 0.254898 3.889867 0.073274 -1.944981 -0.174327 4.795903 3.289224 0.791656 -2.022115
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.801699 1.064883 1.503528 2.634171 -0.683231 -1.527413 -1.405852 -0.645959 0.572065 1.669624 1.498214 1.466252 -1.440388 2.245255 -0.320047 1.918218 -1.883190 -0.818475 2.516902 0.928455
wb_dma/input_wb0_err_i 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.463319 -1.691161 0.524611 -1.086815 -1.136561 0.855811 2.691625 0.074999 2.225754 0.181793 1.098091 0.298781 -2.439159 1.296793 -0.959814 1.361312 -0.386815 3.020513 -0.908044 -4.171898
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.453201 -1.592276 2.012805 -2.196794 -2.960559 -0.463938 0.915195 -0.695882 2.183554 0.579290 -0.354702 -1.494281 -0.877058 4.068196 0.161163 1.818494 0.404373 1.218889 1.462442 1.983163
wb_dma_wb_mast/wire_wb_data_o 0.814045 -1.488581 0.653682 3.029535 2.661306 2.077728 0.394821 -1.698365 -0.576534 1.235841 1.244442 -0.167290 1.795872 1.656588 0.931660 -0.323608 -0.672671 1.549240 2.739212 2.993202
wb_dma_de/always_6/if_1/if_1/stmt_1 2.570329 -0.135465 0.352494 4.035129 4.827603 1.749964 0.422152 3.599973 0.074470 1.086350 -1.021117 1.666481 0.059731 -2.554928 1.665992 -0.395706 0.534504 -0.420418 0.251549 -0.907306
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_sel/always_38/case_1/cond 5.111720 2.275068 -0.365167 -1.883588 -0.455015 -0.257418 -2.509737 2.416141 0.938859 -1.311685 -1.990420 1.057846 0.001819 0.507636 0.930995 1.804610 2.309960 -1.021923 0.565755 0.303094
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.314574 1.507259 0.926342 1.259621 0.211534 0.697213 -1.646348 -3.822032 1.288311 -1.606537 2.663610 -1.537745 1.830089 -0.367936 0.408433 2.351048 1.684420 -0.695908 3.317862 1.912539
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.817881 0.858604 0.442725 3.798209 3.297035 3.496249 -0.263055 1.793719 -2.091522 0.471069 -1.342975 -0.767329 0.061429 0.315081 0.492871 1.080997 0.419232 -0.520250 1.090432 0.099051
wb_dma_de/assign_4_use_ed 1.218263 -5.325828 1.420189 -2.524185 1.983460 4.011536 0.134833 -2.369280 -2.683254 6.790833 -2.270403 2.694702 -0.661612 4.023805 0.038209 -2.587396 0.433238 0.378550 1.993575 -1.442664
assert_wb_dma_wb_if/assert_a_wb_stb -1.451307 -1.689752 1.259842 3.543036 -0.251492 2.315413 1.082671 -1.050259 0.012895 0.290777 2.275553 0.711449 -1.975552 -1.729338 0.427069 -0.450774 -1.537028 2.047115 1.000623 -0.444017
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 4.099141 0.864719 1.380210 2.186954 2.197151 2.604898 -0.405512 3.456961 -0.767518 0.218791 -0.930275 0.450893 -1.920857 1.294841 0.409782 0.809428 0.858107 -1.175193 0.884950 -1.564241
wb_dma_ch_sel/assign_132_req_p0 3.052434 1.811103 0.551295 -1.143280 -0.638712 2.201739 1.484747 3.920791 -2.736511 -2.405055 0.497553 -0.716269 0.162123 1.148327 -1.974723 -1.957150 4.139022 -1.696147 -0.034503 -2.952555
wb_dma_ch_rf/always_25/if_1 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma_de/wire_rd_ack 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma/wire_slv0_adr -0.014489 -1.247396 3.015210 -4.646470 -0.645034 -2.585078 -0.863730 1.545090 3.459378 0.234692 0.568885 0.622134 -0.943081 2.688162 1.055933 -5.202384 -2.496495 -1.643056 1.813264 6.331825
wb_dma_rf/input_dma_busy 0.327553 0.173560 1.757412 0.906740 2.975071 -0.037510 0.765828 2.838631 3.168628 1.866042 -1.443882 -2.178761 -3.026160 0.194461 -1.122233 1.400385 -2.770864 -2.257369 -2.062235 -2.554076
wb_dma_ch_sel/assign_96_valid/expr_1 5.050992 -0.504858 -2.360023 -2.658402 -3.398810 -3.071661 -1.953183 0.254024 -1.618966 0.143046 -0.982988 4.219962 0.337387 6.141575 -0.334587 2.016286 0.608047 -0.152478 -0.552448 -0.662210
wb_dma_ch_sel/always_4/stmt_1 5.111720 2.275068 -0.365167 -1.883588 -0.455015 -0.257418 -2.509737 2.416141 0.938859 -1.311685 -1.990420 1.057846 0.001819 0.507636 0.930995 1.804610 2.309960 -1.021923 0.565755 0.303094
wb_dma_rf/wire_pointer2_s -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_de/reg_chunk_dec 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_de/reg_chunk_cnt_is_0_r 5.092131 1.101351 1.906305 0.584722 1.607402 2.670008 -1.017562 1.464821 0.145778 0.251399 -0.393164 0.736198 -1.605475 1.076770 0.004870 1.262782 1.466327 -1.699713 2.048592 -1.525211
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma/wire_wb0_cyc_o -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.661349 1.046288 -2.017227 -3.715408 0.159945 0.232883 3.352983 -0.074499 0.821531 2.106970 -0.767707 2.202054 3.868007 -0.179198 -3.447154 0.306921 2.408861 3.056287 1.222738 -2.681596
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.062832 0.811672 -0.317025 -5.119508 0.856884 4.884338 2.371678 0.193942 -0.866870 0.385466 -1.424406 -0.050950 0.087059 -2.295881 -3.259636 -2.873094 2.181952 0.466418 0.949633 -3.220147
wb_dma_ch_rf/always_23/if_1/block_1/if_1 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_rf/reg_ch_adr1_r 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma/input_wb0_cyc_i 0.248065 1.595046 -0.510694 0.576382 4.410362 -0.473541 3.835155 1.320364 -1.322908 -1.510174 0.631634 -0.621201 2.975508 6.055646 -0.963213 -0.695997 -2.329801 2.979621 2.820227 3.759469
wb_dma_ch_sel/always_8/stmt_1 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.758191 -0.087219 0.346510 -0.032188 0.800841 2.657573 0.710599 -4.857102 0.419306 0.764542 0.775679 -0.243575 1.245353 -0.245856 -1.307917 2.425829 0.019343 1.398752 2.443012 -0.625208
wb_dma_wb_slv -1.205025 0.892848 -1.004550 -3.299090 -0.091633 -2.564829 2.008945 -0.177680 0.981977 -1.632871 1.061964 1.186400 2.611049 -0.462747 -1.179975 -2.657883 1.856475 1.689856 0.796772 -0.483400
wb_dma_de/inst_u0 -1.439196 -3.621528 -0.704796 0.426332 -3.127008 1.404147 0.202242 1.141144 2.749930 1.419563 0.363950 1.030192 -0.935372 2.376211 1.327994 3.396265 0.794268 3.928504 -1.927614 -1.742649
wb_dma_de/inst_u1 -0.076934 -3.032307 0.711718 4.068772 0.240531 1.099921 2.524890 3.183722 1.955438 0.632986 0.183040 1.051249 1.692853 -0.146004 2.267928 1.140559 1.751115 3.333718 0.181774 0.997866
wb_dma_pri_enc_sub/input_pri_in 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.676122 1.197349 1.837867 2.784441 3.421996 2.384912 -0.479874 -0.172041 -1.187924 -0.350674 0.524240 -1.114192 0.271496 1.240353 0.193978 -0.450162 -0.853527 -1.629205 2.687019 2.476900
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_sel/assign_146_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/assign_101_valid/expr_1 1.546582 0.962537 -0.222452 -2.669538 -3.347645 -0.187716 -0.573413 3.965118 -0.894836 -0.383869 -1.076625 -0.916396 0.709626 3.220562 -1.058077 0.584499 5.017393 -1.295702 -0.779780 -1.843464
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_de/reg_de_adr1_we 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.414383 1.613952 -0.818372 -2.134967 -1.885467 -2.192333 -0.026912 -1.616037 2.199631 -2.376469 1.022659 3.005803 2.927728 1.377041 0.050582 2.184971 1.965769 2.657450 2.772313 1.558598
wb_dma_ch_sel/always_46/case_1 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_rf/assign_11_ch_csr_we 1.300005 -0.357413 -1.920430 -4.454091 0.585291 0.735847 2.587591 3.711648 -1.504396 0.591697 -2.061797 1.338053 3.170949 1.876036 -1.398538 -3.033104 3.394167 2.670949 0.686714 -0.445064
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 3.178826 0.476403 1.411916 4.042437 3.369013 3.387522 -0.717030 -1.197586 0.257411 1.288012 -0.707639 -1.452256 -0.342148 -1.937218 0.398011 2.929681 -0.595225 -1.297980 1.223533 -0.267336
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma/wire_de_adr0_we 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_wb_slv/wire_rf_sel -0.300291 4.704944 0.802445 0.325389 0.766576 -2.858535 1.998754 3.438416 -0.725641 -3.774741 1.697727 -0.163121 -2.958402 4.649805 -2.814024 -0.714827 -2.648957 -1.616094 -0.732536 -2.402718
assert_wb_dma_wb_if -1.451307 -1.689752 1.259842 3.543036 -0.251492 2.315413 1.082671 -1.050259 0.012895 0.290777 2.275553 0.711449 -1.975552 -1.729338 0.427069 -0.450774 -1.537028 2.047115 1.000623 -0.444017
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_sel/assign_120_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma/wire_wb1s_data_o 0.814045 -1.488581 0.653682 3.029535 2.661306 2.077728 0.394821 -1.698365 -0.576534 1.235841 1.244442 -0.167290 1.795872 1.656588 0.931660 -0.323608 -0.672671 1.549240 2.739212 2.993202
wb_dma_de/wire_adr0_cnt_next1 -1.439196 -3.621528 -0.704796 0.426332 -3.127008 1.404147 0.202242 1.141144 2.749930 1.419563 0.363950 1.030192 -0.935372 2.376211 1.327994 3.396265 0.794268 3.928504 -1.927614 -1.742649
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma/wire_pt0_sel_o 0.591688 -2.429208 -0.009512 2.418957 2.242337 3.089936 2.109954 -0.125709 -0.642356 1.007189 0.833726 0.229927 2.911749 2.756578 1.053903 -0.905438 0.147392 3.963221 2.725981 3.484104
wb_dma/wire_pt0_sel_i -0.625863 -1.577886 0.723050 2.399566 0.456340 1.504404 -0.144324 -0.881178 1.067577 0.114929 1.828210 2.421313 -2.836103 -3.372428 1.417796 -1.170472 -2.272924 1.796290 0.770800 -0.373860
wb_dma_ch_rf/always_11 2.320444 0.368946 -0.001565 1.397647 2.471689 1.413066 1.153673 4.083604 -0.703865 -1.293238 0.875166 3.937992 -2.193850 0.153133 0.934802 -2.129076 0.278609 1.703871 1.025457 -2.393617
wb_dma_ch_rf/always_10 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_rf/always_17 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_ch_rf/always_19 1.381217 -0.177022 1.629494 2.694331 1.216003 1.110632 -1.642174 1.073355 0.565068 0.820113 -0.566250 -1.156605 -2.591488 0.648679 1.215496 1.722795 -1.649953 -1.905695 -0.267735 0.443957
wb_dma_ch_rf/input_de_csr_we 3.411401 -0.908403 -0.536542 0.682690 3.224199 4.574785 1.649510 -3.138049 -3.438102 1.965848 -0.921993 1.228859 2.327023 2.000902 -1.191274 -0.302764 -0.146066 2.614048 3.197476 0.333388
wb_dma_ch_sel/assign_147_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.107277 -0.136538 1.310701 1.129118 1.137892 0.748854 0.190396 2.550706 -0.556812 -0.817382 0.834857 0.564052 -2.167480 2.845412 0.850239 -1.392019 -0.672490 -0.017295 0.896591 0.294309
wb_dma_wb_if/wire_slv_dout -0.184584 0.599496 1.626866 -3.452969 -2.973038 -2.577693 -1.049720 -1.122785 -0.571108 -0.625689 3.129097 -0.437367 1.104055 6.758137 -1.731169 -3.631039 0.133355 -1.592696 3.755875 4.817063
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 3.347962 3.157683 0.469202 -0.197645 0.852618 -0.884016 -3.689161 -0.301885 0.067304 0.640582 -0.595634 2.519520 -1.081932 0.155941 0.454971 0.804446 -0.754028 -2.118506 3.340827 1.777576
wb_dma/wire_pointer 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_de/assign_75_mast1_dout/expr_1 0.814045 -1.488581 0.653682 3.029535 2.661306 2.077728 0.394821 -1.698365 -0.576534 1.235841 1.244442 -0.167290 1.795872 1.656588 0.931660 -0.323608 -0.672671 1.549240 2.739212 2.993202
wb_dma/wire_ch3_csr 4.724011 -0.067090 -2.537651 -2.217291 -0.702602 2.838894 -3.477740 -0.748581 -3.325382 0.857796 -2.771434 1.155849 0.970808 2.518270 1.025185 0.679615 0.607755 0.544786 0.628829 2.662038
wb_dma_ch_rf/assign_27_ptr_inv 1.394402 -0.816595 1.265828 2.269991 1.572661 2.907749 2.591778 0.463869 1.007838 -0.001210 1.624825 0.607087 0.415934 -1.880467 -0.472555 0.912872 2.764894 1.181243 1.079717 -3.693120
wb_dma_de/reg_adr1_inc 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_sel/input_ch6_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_de/input_mast0_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/assign_68_de_txsz/expr_1 3.852315 1.688812 0.719172 4.067084 3.134140 1.856458 -2.104967 1.390451 -0.489182 0.489386 -1.780595 -2.728457 0.403267 -0.079626 1.209371 2.742817 0.731739 -2.223795 0.940248 1.387597
wb_dma/wire_ch2_csr 4.724011 -0.067090 -2.537651 -2.217291 -0.702602 2.838894 -3.477740 -0.748581 -3.325382 0.857796 -2.771434 1.155849 0.970808 2.518270 1.025185 0.679615 0.607755 0.544786 0.628829 2.662038
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_rf/input_ndnr 3.524318 0.119859 0.241246 1.179836 1.901071 4.060134 1.887930 0.121090 -1.168328 -0.476661 0.806997 0.466728 2.255940 -0.714255 -0.648949 0.117722 4.054262 1.436011 2.345831 -2.079948
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_de/always_19/stmt_1 -0.625733 0.267555 -1.139444 -0.002211 -0.300970 -1.375436 3.454050 3.500182 3.497000 -0.466581 -1.524107 1.273677 0.211269 3.809447 -0.244366 3.032875 -0.984434 6.467669 0.552879 -0.160255
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 2.570582 -0.452823 2.116421 -0.311092 0.614349 0.859313 -2.172302 -0.560719 0.481644 0.649370 0.523960 0.011575 -1.560217 2.255015 0.803705 -0.525879 -1.020947 -2.337555 1.652156 2.177806
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.298846 -4.990200 1.600439 0.298929 -0.671373 0.643128 -1.654548 1.106394 3.417134 3.676336 1.600277 3.006206 1.513841 0.679749 0.929344 -1.712705 1.325457 -1.344781 -0.138671 2.533148
wb_dma_ch_sel/assign_139_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_de/assign_78_mast0_go/expr_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma/assign_6_pt1_sel_i 0.591688 -2.429208 -0.009512 2.418957 2.242337 3.089936 2.109954 -0.125709 -0.642356 1.007189 0.833726 0.229927 2.911749 2.756578 1.053903 -0.905438 0.147392 3.963221 2.725981 3.484104
wb_dma/wire_mast1_adr -0.625733 0.267555 -1.139444 -0.002211 -0.300970 -1.375436 3.454050 3.500182 3.497000 -0.466581 -1.524107 1.273677 0.211269 3.809447 -0.244366 3.032875 -0.984434 6.467669 0.552879 -0.160255
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_wb_slv/input_wb_stb_i 1.461779 1.155641 1.595532 -0.011887 -1.190572 -1.064322 -0.337006 2.887062 -0.660085 -2.296443 2.035792 -0.203519 -1.580866 6.358128 -0.029255 -1.007302 0.062288 -0.726667 1.510743 1.629283
wb_dma_de/reg_adr1_cnt 0.001069 -1.571770 1.120463 4.380273 -1.080734 -0.454693 2.329993 3.367734 1.496956 -0.660887 1.433508 0.346676 2.547372 0.722156 1.333043 1.385661 2.813524 1.872243 0.279266 1.111250
wb_dma_ch_sel/always_42/case_1/stmt_4 1.758191 -0.087219 0.346510 -0.032188 0.800841 2.657573 0.710599 -4.857102 0.419306 0.764542 0.775679 -0.243575 1.245353 -0.245856 -1.307917 2.425829 0.019343 1.398752 2.443012 -0.625208
wb_dma_ch_sel/always_42/case_1/stmt_2 2.417882 0.911715 0.548412 1.469986 2.618560 1.452582 -0.570451 -2.628527 1.281057 -0.955169 2.019818 1.853829 -0.047197 -2.779196 0.824281 0.354799 -0.474171 0.568159 2.912627 0.205828
wb_dma_ch_sel/always_42/case_1/stmt_3 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_sel/always_42/case_1/stmt_1 3.460049 -2.346645 0.053576 -1.677490 1.186444 7.178094 -0.798874 1.825421 -4.187917 3.493635 -4.537542 0.171964 -1.292025 2.510820 0.779006 -1.806283 -0.313530 0.705548 0.654223 1.977968
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -3.385784 -2.193824 2.086025 1.713381 -1.266091 0.602202 0.003713 -4.338943 1.238931 0.578850 3.252696 -1.904137 -2.170291 0.994805 0.239280 1.447270 -1.213169 -0.408424 0.639803 -0.807953
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.759472 -0.659045 3.191499 0.608902 -2.057704 1.904779 2.921307 3.171158 1.423782 0.977974 -0.892892 -1.839638 1.387073 3.179667 -2.472669 0.222252 -0.216463 -0.961765 -0.130297 3.010684
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.104632 -4.521531 1.644304 0.001143 -1.442738 1.786886 -0.402492 2.351546 4.023256 3.477632 1.442018 2.792719 1.662110 0.005989 0.033425 -2.125026 0.328151 -0.672996 0.225616 3.688786
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.524318 0.119859 0.241246 1.179836 1.901071 4.060134 1.887930 0.121090 -1.168328 -0.476661 0.806997 0.466728 2.255940 -0.714255 -0.648949 0.117722 4.054262 1.436011 2.345831 -2.079948
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.880001 -1.593086 -0.334176 1.200389 1.766198 3.695154 2.315604 4.541374 -2.169360 0.199887 -0.868194 1.414054 -1.625019 2.523484 0.703044 -2.211972 0.118258 3.209651 0.224230 -1.143784
wb_dma/wire_txsz 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_de/always_14/stmt_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_wb_slv/reg_rf_ack 1.461779 1.155641 1.595532 -0.011887 -1.190572 -1.064322 -0.337006 2.887062 -0.660085 -2.296443 2.035792 -0.203519 -1.580866 6.358128 -0.029255 -1.007302 0.062288 -0.726667 1.510743 1.629283
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 5.111720 2.275068 -0.365167 -1.883588 -0.455015 -0.257418 -2.509737 2.416141 0.938859 -1.311685 -1.990420 1.057846 0.001819 0.507636 0.930995 1.804610 2.309960 -1.021923 0.565755 0.303094
wb_dma/wire_de_csr_we 3.411401 -0.908403 -0.536542 0.682690 3.224199 4.574785 1.649510 -3.138049 -3.438102 1.965848 -0.921993 1.228859 2.327023 2.000902 -1.191274 -0.302764 -0.146066 2.614048 3.197476 0.333388
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.300291 4.704944 0.802445 0.325389 0.766576 -2.858535 1.998754 3.438416 -0.725641 -3.774741 1.697727 -0.163121 -2.958402 4.649805 -2.814024 -0.714827 -2.648957 -1.616094 -0.732536 -2.402718
wb_dma/wire_ch1_txsz 0.833110 -0.190464 0.531659 1.175968 1.621262 0.272224 -1.156082 -3.351009 2.447670 -0.993521 2.878559 1.427784 0.024949 -1.219254 1.744832 0.085923 -1.927999 1.421463 3.035310 3.086774
wb_dma_rf/inst_u9 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u8 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u7 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_rf/inst_u6 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_rf/inst_u5 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_rf/inst_u4 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_rf/inst_u3 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_rf/inst_u1 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_rf/inst_u0 1.765885 0.890894 -0.418552 -3.385547 -1.300986 -1.250925 -1.384099 2.551475 -0.473878 1.811922 -3.599786 1.301984 0.758769 0.878965 -0.315356 -0.578285 1.258981 -1.374801 -0.146398 1.120365
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.618271 -3.260194 0.159135 0.509028 2.770909 2.126376 0.043443 4.935578 -0.525580 3.078240 -2.069943 3.658050 1.289142 -1.303616 2.859567 -3.579011 3.328324 0.514816 0.016479 -0.006180
wb_dma_inc30r/assign_2_out -0.838399 -3.576011 1.493624 5.297349 0.652352 0.607902 1.832779 4.809376 1.222595 2.166264 -1.291308 0.616025 0.044056 0.112090 3.392808 1.679798 1.353115 1.548964 -0.909955 0.478920
wb_dma/wire_mast1_din 0.814045 -1.488581 0.653682 3.029535 2.661306 2.077728 0.394821 -1.698365 -0.576534 1.235841 1.244442 -0.167290 1.795872 1.656588 0.931660 -0.323608 -0.672671 1.549240 2.739212 2.993202
wb_dma_ch_sel/assign_2_pri0 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_rf/input_de_adr0_we 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_wb_mast/always_1/if_1/stmt_1 1.358901 -0.810998 -0.010863 -2.481837 0.526347 2.359959 1.720953 -4.829618 -0.452866 0.910957 0.603068 0.422087 2.088638 3.387207 -1.813489 0.094245 -1.021598 3.223993 3.439582 1.833249
wb_dma_ch_sel/always_48/case_1/cond 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_rf/input_wb_rf_we 2.975843 -0.606726 -1.753926 -5.610090 0.900020 -0.842474 1.146745 1.040935 1.585454 -2.643384 -1.403120 -1.456313 3.095904 0.446511 -0.073184 -2.118093 3.630575 1.365291 -1.474775 -0.632603
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/assign_7_pt0_sel_i -0.625863 -1.577886 0.723050 2.399566 0.456340 1.504404 -0.144324 -0.881178 1.067577 0.114929 1.828210 2.421313 -2.836103 -3.372428 1.417796 -1.170472 -2.272924 1.796290 0.770800 -0.373860
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.394402 -0.816595 1.265828 2.269991 1.572661 2.907749 2.591778 0.463869 1.007838 -0.001210 1.624825 0.607087 0.415934 -1.880467 -0.472555 0.912872 2.764894 1.181243 1.079717 -3.693120
wb_dma_wb_mast/wire_mast_pt_out -0.867565 0.851350 1.050470 3.200933 2.334845 -0.603603 0.643282 -1.070602 0.533318 -1.759078 2.992473 -0.182248 -1.167515 0.742757 0.503416 0.516661 -2.172456 -0.212637 1.042048 0.041137
assert_wb_dma_ch_arb/input_state 2.493866 -0.327770 1.032373 1.523462 1.385221 2.193666 0.744468 4.674500 -1.388975 -0.711116 0.485014 1.610889 -2.523262 3.640059 0.850456 -1.373090 0.877899 0.868971 0.996581 -1.470678
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_de/always_8/stmt_1/expr_1 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma/wire_ch0_csr 4.370907 0.243271 -2.326026 -0.532944 0.879883 1.503071 -1.362746 3.064127 1.092282 2.391428 -2.850658 3.809747 1.989952 0.583198 0.176193 0.399051 -3.001121 2.199047 0.230420 4.272631
wb_dma_de/assign_69_de_adr0/expr_1 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_wb_slv/wire_pt_sel -1.373007 0.499785 -1.477331 3.762292 5.534083 1.200231 3.133774 1.417949 -1.825158 -0.656571 1.526587 2.353921 0.804388 0.037120 0.376645 -3.329546 -4.207788 4.403275 2.326689 2.451089
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.749543 1.927063 1.056403 -1.914311 -1.971067 -1.632174 -1.262387 -1.131462 -0.370005 2.457934 -1.010325 5.745883 -2.157040 0.345057 -1.887808 0.817023 -1.342119 -1.139867 2.844777 -1.621912
wb_dma_ch_sel/wire_de_start 3.919237 3.164225 0.360701 -0.435916 -0.826765 -1.757029 -3.094066 2.815607 0.934530 -0.095124 -1.808198 2.563920 -0.146591 -0.176932 0.862382 1.679606 1.640547 -1.890954 1.825929 1.194969
wb_dma_wb_mast/assign_3_mast_drdy 0.952321 1.827564 -3.716268 -0.197334 -0.549024 2.305824 -4.826744 -3.170759 -4.661967 -0.019561 3.423059 2.397964 -0.706629 0.970959 -0.246724 -0.423744 2.746101 0.288503 3.075082 -2.745607
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_de/always_5/stmt_1 5.092131 1.101351 1.906305 0.584722 1.607402 2.670008 -1.017562 1.464821 0.145778 0.251399 -0.393164 0.736198 -1.605475 1.076770 0.004870 1.262782 1.466327 -1.699713 2.048592 -1.525211
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_de/input_mast1_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/reg_mast0_adr -0.461796 0.240969 0.210542 4.225682 -2.100460 0.350118 -0.200934 -0.970643 -2.376249 -0.316432 3.877084 -1.597680 1.874659 3.790356 -1.250283 2.134082 2.565288 -0.440936 1.533280 -0.405474
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.544624 1.402141 -0.029235 -1.375076 -0.110562 2.637475 0.010947 -3.431066 -0.056332 -1.969767 2.334401 -1.052424 1.615053 2.891851 -0.990539 1.114823 1.075445 2.234432 3.905297 1.829523
wb_dma_ch_rf/assign_15_ch_am0_we -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_rf/inst_u2 2.439305 -0.274245 -2.192886 -3.165251 -0.752939 2.544597 -0.724128 -1.887974 -1.985124 0.577877 -1.251357 0.393232 2.731405 -0.515050 -0.854838 0.349782 3.892703 0.299811 0.132793 -1.568304
wb_dma_ch_rf/wire_ch_adr1_dewe 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_rf/always_17/if_1 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_de/assign_71_de_csr 1.758191 -0.087219 0.346510 -0.032188 0.800841 2.657573 0.710599 -4.857102 0.419306 0.764542 0.775679 -0.243575 1.245353 -0.245856 -1.307917 2.425829 0.019343 1.398752 2.443012 -0.625208
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/always_42/case_1 2.983944 -2.239517 -0.833886 -2.421774 1.315722 4.468890 -0.046403 -0.361173 -3.489980 2.990798 -3.422193 3.236274 -0.835398 2.090937 0.253476 -2.398438 -2.881280 1.764768 0.912499 2.313804
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_ch_sel/always_6/stmt_1 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_ch_rf/reg_ch_chk_sz_r 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_ch_sel/always_3/stmt_1 3.524318 0.119859 0.241246 1.179836 1.901071 4.060134 1.887930 0.121090 -1.168328 -0.476661 0.806997 0.466728 2.255940 -0.714255 -0.648949 0.117722 4.054262 1.436011 2.345831 -2.079948
wb_dma/wire_pointer2_s -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -2.990476 1.055901 1.090580 3.357183 2.841602 -1.079968 2.230841 0.228786 0.802073 0.168352 2.674304 1.039923 -1.620166 1.053888 -0.729526 0.871972 -2.651958 0.209187 0.899126 -2.166309
wb_dma_ch_rf/input_de_txsz 3.817881 0.858604 0.442725 3.798209 3.297035 3.496249 -0.263055 1.793719 -2.091522 0.471069 -1.342975 -0.767329 0.061429 0.315081 0.492871 1.080997 0.419232 -0.520250 1.090432 0.099051
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_wb_if/input_pt_sel_i 0.562292 -2.100533 -0.657407 3.306900 -0.072657 2.421485 0.523873 0.598265 -0.401640 -0.052855 1.607145 3.103243 0.964042 -0.909284 1.907823 -3.138710 -0.783143 5.683343 3.114604 4.028553
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.720995 0.813882 -1.460295 2.401017 -0.431742 2.935305 -2.916116 -4.634193 -4.093351 0.583303 4.392814 0.083976 1.432380 1.119223 -1.100287 0.865067 3.044088 -0.711231 3.432712 -1.678706
wb_dma/wire_mast0_go -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/always_1/stmt_1 2.026701 0.812244 1.633479 -0.742921 -1.889129 0.280579 -2.379778 0.219494 1.592539 0.410255 -0.958683 -2.374597 -3.069251 4.298501 -0.280389 3.995157 -1.391934 -1.926966 -0.160878 0.541902
wb_dma_ch_rf/always_10/if_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/assign_165_req_p1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_de/always_23/block_1/case_1/block_8/if_2 2.738259 0.365507 0.556925 3.787217 2.802856 3.648288 0.591057 -1.614608 -0.646184 -0.271087 1.014301 -0.708256 0.905046 -0.966693 0.194548 1.924464 0.593432 0.915960 2.163052 -0.327581
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_sel/always_2/stmt_1 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_sel/assign_115_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.041062 -2.448855 -0.569733 -1.243986 4.065406 1.487236 -2.033691 -0.726964 0.539692 4.405681 -3.391554 2.899418 -1.013329 -2.000309 2.642852 -0.240173 1.087137 1.198528 0.710425 -2.340508
wb_dma/wire_de_txsz 3.852315 1.688812 0.719172 4.067084 3.134140 1.856458 -2.104967 1.390451 -0.489182 0.489386 -1.780595 -2.728457 0.403267 -0.079626 1.209371 2.742817 0.731739 -2.223795 0.940248 1.387597
wb_dma_wb_slv/input_slv_pt_in -0.867565 0.851350 1.050470 3.200933 2.334845 -0.603603 0.643282 -1.070602 0.533318 -1.759078 2.992473 -0.182248 -1.167515 0.742757 0.503416 0.516661 -2.172456 -0.212637 1.042048 0.041137
assert_wb_dma_ch_sel/input_ch0_csr 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.195349 1.552536 -0.906654 2.877772 -0.372480 1.134863 -3.664887 -4.293284 -1.462531 0.415772 4.045146 -0.915804 2.373645 0.774002 -0.316506 2.806577 3.301041 -1.341730 3.681882 0.014069
wb_dma_ch_sel/assign_149_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_de/wire_adr0_cnt_next -1.439196 -3.621528 -0.704796 0.426332 -3.127008 1.404147 0.202242 1.141144 2.749930 1.419563 0.363950 1.030192 -0.935372 2.376211 1.327994 3.396265 0.794268 3.928504 -1.927614 -1.742649
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 4.096539 2.009905 -1.262677 -1.656508 1.146688 -0.310007 -1.245026 3.032431 -2.622097 2.194605 -3.867660 4.922014 2.460860 0.031170 -0.050847 -1.644013 3.093808 0.090755 2.704579 0.576853
wb_dma_ch_rf/always_23/if_1/block_1 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_rf/wire_ch0_txsz 4.988765 0.714203 1.537988 0.650279 4.072114 2.047409 -2.434336 -0.953658 0.219757 -2.139844 0.304351 -4.173381 0.666603 -0.356769 1.861284 -1.182947 1.187077 -3.058269 1.503826 2.827729
wb_dma_ch_sel/assign_134_req_p0/expr_1 3.052434 1.811103 0.551295 -1.143280 -0.638712 2.201739 1.484747 3.920791 -2.736511 -2.405055 0.497553 -0.716269 0.162123 1.148327 -1.974723 -1.957150 4.139022 -1.696147 -0.034503 -2.952555
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.819450 0.749744 1.103364 -3.077527 -2.374712 -1.577249 -1.120506 -4.527297 3.142843 0.023843 0.957527 -0.701808 0.228400 2.852471 -1.410750 3.871893 0.016498 -0.575800 1.962058 0.307467
wb_dma_de/always_6/if_1/if_1 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_ch_sel/assign_128_req_p0 3.714728 -0.053162 0.147074 2.513434 1.298748 3.483369 0.943466 5.199475 -3.760779 -1.027726 -0.458472 1.780536 -0.479530 1.728377 0.676166 -2.273208 1.394549 0.456914 0.507953 -0.318080
wb_dma_de/assign_77_read_hold/expr_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_de/wire_de_adr0 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_de/wire_de_adr1 -0.744107 -1.497409 1.302026 2.793993 1.059619 1.189714 2.400144 0.519931 1.045321 0.213455 2.009136 0.219700 0.511503 -1.052023 0.094245 0.026266 1.394892 1.015795 0.566064 -1.701825
wb_dma_wb_mast/always_4 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_wb_mast/always_1 1.358901 -0.810998 -0.010863 -2.481837 0.526347 2.359959 1.720953 -4.829618 -0.452866 0.910957 0.603068 0.422087 2.088638 3.387207 -1.813489 0.094245 -1.021598 3.223993 3.439582 1.833249
wb_dma_rf/wire_ch3_csr 4.724011 -0.067090 -2.537651 -2.217291 -0.702602 2.838894 -3.477740 -0.748581 -3.325382 0.857796 -2.771434 1.155849 0.970808 2.518270 1.025185 0.679615 0.607755 0.544786 0.628829 2.662038
wb_dma_ch_rf/reg_ptr_valid 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_sel/always_9/stmt_1 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_rf/assign_6_csr_we/expr_1 3.713540 0.446885 0.897104 -5.443427 0.819104 -0.868203 -0.004303 -2.053317 1.396281 -0.702738 -1.846158 1.768078 -2.837092 1.173381 -1.106492 -0.775304 -2.907396 -0.912710 0.077161 -1.173030
wb_dma_ch_sel/assign_154_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.676122 1.197349 1.837867 2.784441 3.421996 2.384912 -0.479874 -0.172041 -1.187924 -0.350674 0.524240 -1.114192 0.271496 1.240353 0.193978 -0.450162 -0.853527 -1.629205 2.687019 2.476900
wb_dma/wire_ch5_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_ch_pri_enc/wire_pri10_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/assign_20_ch_done_we 5.028117 1.917208 -0.113623 -1.743235 1.758073 1.859980 -0.846207 0.845426 -0.309417 -0.269780 -0.871599 2.771720 -0.327096 0.256225 -0.323475 -0.214623 1.120619 0.139675 2.533510 -0.820281
wb_dma_wb_mast/input_wb_ack_i 1.116297 3.025839 -3.376239 -1.858871 3.210114 0.368318 -0.928428 -5.716890 -3.042410 -0.573117 1.639879 1.906700 2.294717 1.692206 -1.755590 0.181482 -0.579072 1.425309 3.459462 -0.694414
wb_dma_ch_rf/always_17/if_1/block_1/if_1 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_rf/input_dma_rest -1.416023 -1.445221 0.884910 0.523111 -0.139082 0.501833 1.629905 -3.898405 1.826803 1.919938 1.224049 0.474788 -0.113713 0.875924 -1.186105 2.360392 -1.909066 2.039120 1.419918 -0.744514
wb_dma_ch_sel/always_5/stmt_1 2.781765 2.023107 0.353526 -0.186336 -0.568741 -0.932738 -4.043067 1.645696 2.075858 1.670452 -2.096489 2.604184 -1.067388 -1.154780 1.685998 2.606102 1.129563 -1.372580 2.027768 0.972495
wb_dma_ch_sel/always_40/case_1 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.744107 -1.497409 1.302026 2.793993 1.059619 1.189714 2.400144 0.519931 1.045321 0.213455 2.009136 0.219700 0.511503 -1.052023 0.094245 0.026266 1.394892 1.015795 0.566064 -1.701825
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma/wire_de_csr 1.758191 -0.087219 0.346510 -0.032188 0.800841 2.657573 0.710599 -4.857102 0.419306 0.764542 0.775679 -0.243575 1.245353 -0.245856 -1.307917 2.425829 0.019343 1.398752 2.443012 -0.625208
wb_dma_de/always_23/block_1/case_1/block_1/if_1 4.096539 2.009905 -1.262677 -1.656508 1.146688 -0.310007 -1.245026 3.032431 -2.622097 2.194605 -3.867660 4.922014 2.460860 0.031170 -0.050847 -1.644013 3.093808 0.090755 2.704579 0.576853
wb_dma_ch_sel/always_37/if_1/if_1 1.400351 0.974861 -0.612663 -6.377541 1.164562 1.344170 1.152035 1.523338 3.280333 2.667344 -3.941327 0.281940 -0.043379 -1.812942 -2.413618 0.200683 1.293508 0.294229 -0.284518 -3.171931
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_ch_rf/always_10/if_1/if_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/input_ch3_adr0 -2.463319 -1.691161 0.524611 -1.086815 -1.136561 0.855811 2.691625 0.074999 2.225754 0.181793 1.098091 0.298781 -2.439159 1.296793 -0.959814 1.361312 -0.386815 3.020513 -0.908044 -4.171898
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_de/wire_de_txsz 3.852315 1.688812 0.719172 4.067084 3.134140 1.856458 -2.104967 1.390451 -0.489182 0.489386 -1.780595 -2.728457 0.403267 -0.079626 1.209371 2.742817 0.731739 -2.223795 0.940248 1.387597
wb_dma_rf/input_de_adr1 -0.744107 -1.497409 1.302026 2.793993 1.059619 1.189714 2.400144 0.519931 1.045321 0.213455 2.009136 0.219700 0.511503 -1.052023 0.094245 0.026266 1.394892 1.015795 0.566064 -1.701825
wb_dma_rf/input_de_adr0 -1.440509 -0.101366 -0.514131 -2.373517 -1.479538 0.394294 -1.899668 -0.273738 -0.096314 1.783786 -1.162056 -0.493215 -4.592404 3.283622 -0.473971 2.959189 -0.807486 0.131387 -1.373228 -4.454873
wb_dma_de/always_2/if_1 -1.077211 -2.506535 0.717001 -2.955245 -3.886749 0.232986 -0.582416 1.038783 2.915530 1.618016 -1.106166 -0.451540 -2.461436 3.370374 0.615349 3.043281 1.310046 1.395752 -1.526639 -1.932277
wb_dma_ch_sel/assign_102_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.039626 -0.712028 -1.944368 -4.786274 0.200023 0.367655 3.190055 0.818856 -0.207373 0.824096 -0.611177 1.772957 3.880142 1.902166 -1.736313 -2.151919 2.207655 4.180572 1.979523 0.553627
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_wb_mast/assign_4_mast_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.544624 1.402141 -0.029235 -1.375076 -0.110562 2.637475 0.010947 -3.431066 -0.056332 -1.969767 2.334401 -1.052424 1.615053 2.891851 -0.990539 1.114823 1.075445 2.234432 3.905297 1.829523
wb_dma_ch_rf/always_2/if_1 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma/input_wb1_err_i 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/assign_133_req_p0/expr_1 3.052434 1.811103 0.551295 -1.143280 -0.638712 2.201739 1.484747 3.920791 -2.736511 -2.405055 0.497553 -0.716269 0.162123 1.148327 -1.974723 -1.957150 4.139022 -1.696147 -0.034503 -2.952555
wb_dma_ch_sel/assign_136_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_ch_sel/assign_121_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_sel/assign_4_pri1 1.767190 0.265184 0.806775 2.158352 2.850653 1.437117 0.393792 0.673913 1.428191 -0.350678 1.130422 2.745552 -2.450457 -2.468397 0.899645 0.263640 -1.008963 0.708568 1.088285 -2.501319
wb_dma_de/always_2/if_1/cond 1.109702 -0.483790 0.648931 -0.271355 -2.774878 -1.617606 0.277175 1.540274 4.022528 -0.054481 -0.730889 0.618111 -0.231433 3.491148 0.790445 4.696433 0.761232 2.603895 0.363434 0.465606
wb_dma_ch_rf/reg_ch_csr_r -1.687756 1.433939 -1.305739 -1.961474 -1.567264 -1.372488 1.428473 -0.574499 0.042752 2.979164 0.174937 4.014802 3.094448 0.033486 -2.937463 0.348331 2.249716 2.052910 2.710718 -1.850161
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_wb_if/wire_slv_we 1.477149 -1.218099 -2.186478 -6.151620 0.019048 -1.533124 1.787295 -1.295870 2.405636 -2.618087 0.064001 -0.797112 3.157841 1.478420 -0.564652 -1.234686 2.231349 3.074721 -1.003181 -0.516125
wb_dma_de/assign_70_de_adr1 -0.744107 -1.497409 1.302026 2.793993 1.059619 1.189714 2.400144 0.519931 1.045321 0.213455 2.009136 0.219700 0.511503 -1.052023 0.094245 0.026266 1.394892 1.015795 0.566064 -1.701825
wb_dma_ch_sel/always_38/case_1/stmt_4 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_sel/reg_ch_sel_r 1.400351 0.974861 -0.612663 -6.377541 1.164562 1.344170 1.152035 1.523338 3.280333 2.667344 -3.941327 0.281940 -0.043379 -1.812942 -2.413618 0.200683 1.293508 0.294229 -0.284518 -3.171931
wb_dma_ch_sel/always_38/case_1/stmt_1 3.119484 2.954473 2.311436 1.090591 -1.089716 -1.575163 -0.945692 2.506523 2.036751 0.684200 -2.446139 -0.562172 1.338040 1.123054 -0.246727 3.787665 1.754701 -1.933470 2.146796 2.221949
wb_dma_ch_sel/always_38/case_1/stmt_3 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_sel/always_38/case_1/stmt_2 2.417882 0.911715 0.548412 1.469986 2.618560 1.452582 -0.570451 -2.628527 1.281057 -0.955169 2.019818 1.853829 -0.047197 -2.779196 0.824281 0.354799 -0.474171 0.568159 2.912627 0.205828
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_pri_enc/wire_pri30_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/reg_ch_sel_d 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_ch_rf/assign_14_ch_adr0_we -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_rf/wire_ch1_csr 4.724011 -0.067090 -2.537651 -2.217291 -0.702602 2.838894 -3.477740 -0.748581 -3.325382 0.857796 -2.771434 1.155849 0.970808 2.518270 1.025185 0.679615 0.607755 0.544786 0.628829 2.662038
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.793370 -5.052648 2.966516 1.643806 -3.404276 1.020440 0.243594 0.130317 4.317800 2.527754 2.044683 -1.184558 2.025132 1.278304 2.118286 1.946301 4.447095 0.386422 0.906357 2.337694
wb_dma_rf/wire_pause_req 1.409867 2.664199 0.715774 -3.339550 1.447448 -2.810812 0.192917 0.137250 2.174732 1.247076 -1.343601 3.851282 -2.679381 -0.365851 -2.335761 -0.352827 -3.453605 -1.288887 1.127244 -2.301389
wb_dma_ch_sel/assign_95_valid 5.110125 1.649556 -2.169523 -2.719124 -0.792368 -0.042237 -4.990847 3.754027 -2.342369 0.026742 -2.197903 0.924481 -0.458585 4.112669 1.258403 0.229807 3.516928 -2.232293 -0.113912 -0.090153
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.394402 -0.816595 1.265828 2.269991 1.572661 2.907749 2.591778 0.463869 1.007838 -0.001210 1.624825 0.607087 0.415934 -1.880467 -0.472555 0.912872 2.764894 1.181243 1.079717 -3.693120
wb_dma_ch_rf/reg_ch_stop 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/assign_146_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/always_45/case_1/stmt_1 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_de/input_dma_abort 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/input_adr1 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_de/input_adr0 -2.397373 -0.925051 2.034137 -3.900494 -3.672942 -0.213632 1.497642 -0.866523 2.082171 -0.371751 1.272747 -1.928266 -1.902862 2.737941 -1.301067 0.571070 1.671053 0.607807 0.651739 -1.617399
wb_dma_ch_arb/reg_next_state 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_wb_mast/input_wb_err_i 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_wb_if/wire_wbs_data_o 0.814045 -1.488581 0.653682 3.029535 2.661306 2.077728 0.394821 -1.698365 -0.576534 1.235841 1.244442 -0.167290 1.795872 1.656588 0.931660 -0.323608 -0.672671 1.549240 2.739212 2.993202
wb_dma_de/assign_73_dma_busy 0.975738 1.771964 1.955755 -0.528551 3.938074 0.115551 0.654513 0.683757 3.871427 1.787251 -1.609699 -3.000962 -2.519715 -1.197551 -2.188990 2.337236 -2.336444 -3.106297 -1.101401 -3.713540
wb_dma_de/always_22/if_1 4.048648 2.884953 -1.333857 -2.034135 2.791820 -1.794039 -1.337661 2.477831 -0.631970 3.204603 -3.900124 4.097430 2.382626 -0.580128 -1.439479 -1.151601 1.022748 -1.399899 2.113055 0.041344
wb_dma_rf/wire_ch2_csr 4.724011 -0.067090 -2.537651 -2.217291 -0.702602 2.838894 -3.477740 -0.748581 -3.325382 0.857796 -2.771434 1.155849 0.970808 2.518270 1.025185 0.679615 0.607755 0.544786 0.628829 2.662038
wb_dma_de/input_de_start 3.919237 3.164225 0.360701 -0.435916 -0.826765 -1.757029 -3.094066 2.815607 0.934530 -0.095124 -1.808198 2.563920 -0.146591 -0.176932 0.862382 1.679606 1.640547 -1.890954 1.825929 1.194969
wb_dma_pri_enc_sub/always_3/if_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.521977 0.123465 1.570731 2.142433 1.300064 0.671132 -1.202256 2.528598 -0.297457 -0.051185 -0.382438 -0.735090 -2.570961 2.185525 1.242982 0.034660 -1.624574 -1.661123 -0.012467 1.186706
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_sel/assign_132_req_p0/expr_1 3.052434 1.811103 0.551295 -1.143280 -0.638712 2.201739 1.484747 3.920791 -2.736511 -2.405055 0.497553 -0.716269 0.162123 1.148327 -1.974723 -1.957150 4.139022 -1.696147 -0.034503 -2.952555
wb_dma_ch_rf/always_25/if_1/if_1 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma_ch_sel/assign_98_valid/expr_1 1.546582 0.962537 -0.222452 -2.669538 -3.347645 -0.187716 -0.573413 3.965118 -0.894836 -0.383869 -1.076625 -0.916396 0.709626 3.220562 -1.058077 0.584499 5.017393 -1.295702 -0.779780 -1.843464
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.130747 2.122659 -1.408338 -1.601750 -0.357771 -0.529412 0.546625 2.805792 -1.408269 2.895843 -1.777424 3.824571 2.342566 -0.390430 -2.169908 -0.671771 3.018168 0.615733 1.851978 -1.989984
wb_dma_ch_sel/reg_pointer 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_wb_if/input_wb_err_i 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/input_de_csr 1.758191 -0.087219 0.346510 -0.032188 0.800841 2.657573 0.710599 -4.857102 0.419306 0.764542 0.775679 -0.243575 1.245353 -0.245856 -1.307917 2.425829 0.019343 1.398752 2.443012 -0.625208
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/input_de_adr0_we 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_ch_sel/assign_161_req_p1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.687756 1.433939 -1.305739 -1.961474 -1.567264 -1.372488 1.428473 -0.574499 0.042752 2.979164 0.174937 4.014802 3.094448 0.033486 -2.937463 0.348331 2.249716 2.052910 2.710718 -1.850161
wb_dma_ch_sel/assign_129_req_p0 3.714728 -0.053162 0.147074 2.513434 1.298748 3.483369 0.943466 5.199475 -3.760779 -1.027726 -0.458472 1.780536 -0.479530 1.728377 0.676166 -2.273208 1.394549 0.456914 0.507953 -0.318080
wb_dma_de/wire_de_ack 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_ch_arb 3.493301 0.703247 -0.797628 -3.429334 -0.396897 2.320807 2.934613 2.599984 -0.938314 -1.090766 -1.335142 2.267201 2.057787 -1.143945 -2.072292 -1.679909 4.187416 1.637218 0.247234 -3.137494
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_pri_enc_sub/always_3/if_1/cond -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.394402 -0.816595 1.265828 2.269991 1.572661 2.907749 2.591778 0.463869 1.007838 -0.001210 1.624825 0.607087 0.415934 -1.880467 -0.472555 0.912872 2.764894 1.181243 1.079717 -3.693120
wb_dma/wire_de_txsz_we 3.676122 1.197349 1.837867 2.784441 3.421996 2.384912 -0.479874 -0.172041 -1.187924 -0.350674 0.524240 -1.114192 0.271496 1.240353 0.193978 -0.450162 -0.853527 -1.629205 2.687019 2.476900
wb_dma_ch_pri_enc/wire_pri16_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.320444 0.368946 -0.001565 1.397647 2.471689 1.413066 1.153673 4.083604 -0.703865 -1.293238 0.875166 3.937992 -2.193850 0.153133 0.934802 -2.129076 0.278609 1.703871 1.025457 -2.393617
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_pri_enc/wire_pri7_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_wb_if/wire_mast_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 3.535764 1.490261 1.266747 2.054254 2.473493 2.462294 -0.870232 -0.288881 0.043116 0.404129 -0.501521 -2.420457 1.781224 -2.223791 -0.117779 1.614002 3.127977 -2.636779 1.667195 -0.326747
wb_dma_wb_if/input_wb_cyc_i 0.239739 3.130430 -0.997972 1.399187 1.285889 1.295199 3.549923 1.236715 -2.836583 -3.414040 0.583285 -0.965061 1.075960 3.130170 -2.162843 -1.775749 -3.279024 4.632987 2.468881 3.657056
wb_dma_ch_sel/assign_97_valid 3.843437 0.395308 -0.784551 -1.617140 -2.517463 -0.652490 -3.584001 3.708471 -2.115649 0.970722 -1.773206 0.491591 -0.104424 6.679150 0.636341 1.286699 3.320916 -1.825701 0.089342 0.410303
wb_dma/wire_mast0_drdy 0.822486 1.955136 -3.059385 -0.323808 0.383309 1.779945 -5.510668 -2.869072 -2.219086 1.434889 2.640301 0.562174 -1.579977 0.954803 -1.255271 0.712597 0.117286 -1.144851 1.708203 -2.197870
wb_dma_ch_pri_enc/wire_pri8_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_wb_if/wire_pt_sel_o 0.562292 -2.100533 -0.657407 3.306900 -0.072657 2.421485 0.523873 0.598265 -0.401640 -0.052855 1.607145 3.103243 0.964042 -0.909284 1.907823 -3.138710 -0.783143 5.683343 3.114604 4.028553
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_pri_enc/wire_pri22_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_ch_sel/assign_143_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/assign_135_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/wire_gnt_p0_d 2.116858 -0.860708 -0.010098 -1.918412 -0.620232 2.965394 4.627551 1.175644 -0.088582 -0.554962 -0.713277 0.254898 3.889867 0.073274 -1.944981 -0.174327 4.795903 3.289224 0.791656 -2.022115
wb_dma_de/assign_20_adr0_cnt_next -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.451307 -1.689752 1.259842 3.543036 -0.251492 2.315413 1.082671 -1.050259 0.012895 0.290777 2.275553 0.711449 -1.975552 -1.729338 0.427069 -0.450774 -1.537028 2.047115 1.000623 -0.444017
wb_dma_ch_sel/assign_153_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_de/assign_82_rd_ack/expr_1 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 5.028117 1.917208 -0.113623 -1.743235 1.758073 1.859980 -0.846207 0.845426 -0.309417 -0.269780 -0.871599 2.771720 -0.327096 0.256225 -0.323475 -0.214623 1.120619 0.139675 2.533510 -0.820281
wb_dma_de/reg_de_csr_we 3.411401 -0.908403 -0.536542 0.682690 3.224199 4.574785 1.649510 -3.138049 -3.438102 1.965848 -0.921993 1.228859 2.327023 2.000902 -1.191274 -0.302764 -0.146066 2.614048 3.197476 0.333388
wb_dma/wire_wb0_ack_o -0.867565 0.851350 1.050470 3.200933 2.334845 -0.603603 0.643282 -1.070602 0.533318 -1.759078 2.992473 -0.182248 -1.167515 0.742757 0.503416 0.516661 -2.172456 -0.212637 1.042048 0.041137
wb_dma_ch_sel/always_9/stmt_1/expr_1 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_pri_enc/wire_pri23_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/assign_103_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 2.026701 0.812244 1.633479 -0.742921 -1.889129 0.280579 -2.379778 0.219494 1.592539 0.410255 -0.958683 -2.374597 -3.069251 4.298501 -0.280389 3.995157 -1.391934 -1.926966 -0.160878 0.541902
wb_dma_rf/wire_ch1_txsz 0.833110 -0.190464 0.531659 1.175968 1.621262 0.272224 -1.156082 -3.351009 2.447670 -0.993521 2.878559 1.427784 0.024949 -1.219254 1.744832 0.085923 -1.927999 1.421463 3.035310 3.086774
wb_dma_de/always_23/block_1/stmt_13 2.390595 0.061259 0.992367 -0.401993 -1.235743 0.523072 -2.176307 -0.390523 4.760271 1.052742 -0.841650 -2.570527 1.762160 2.952992 1.091550 4.941642 1.004275 0.778578 1.936327 4.589406
wb_dma_de/always_23/block_1/stmt_14 0.611181 -2.185871 1.129168 0.310902 3.351308 3.344106 -0.827300 2.409820 -1.486315 5.828474 -3.828094 -0.206384 -2.873832 0.365341 0.057810 -0.060058 1.403580 -2.150704 -1.038099 -4.979363
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 3.208184 0.896371 0.301738 0.996320 2.775662 2.100633 0.282640 1.511662 0.000193 -0.160350 -0.339475 1.823179 0.107457 -3.176414 0.303590 -0.656639 1.670267 -0.429047 1.050765 -1.854770
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 5.092131 1.101351 1.906305 0.584722 1.607402 2.670008 -1.017562 1.464821 0.145778 0.251399 -0.393164 0.736198 -1.605475 1.076770 0.004870 1.262782 1.466327 -1.699713 2.048592 -1.525211
wb_dma_ch_rf/input_ch_sel 1.921044 1.963603 0.982805 -3.091001 3.657115 1.090068 2.261476 -2.937215 2.600588 2.245816 -2.819973 -3.117613 -0.503412 1.811270 -4.447693 2.607822 -4.965031 -0.439048 0.408583 -0.841970
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.744107 -1.497409 1.302026 2.793993 1.059619 1.189714 2.400144 0.519931 1.045321 0.213455 2.009136 0.219700 0.511503 -1.052023 0.094245 0.026266 1.394892 1.015795 0.566064 -1.701825
wb_dma_wb_if/wire_wb_addr_o -0.665458 -1.314222 0.777923 3.098555 -1.315416 1.147038 2.175438 2.914504 -1.478898 -1.444250 2.371203 -0.577627 0.432778 3.749393 0.218238 -0.668684 1.432104 1.722098 0.228292 0.439557
wb_dma_ch_rf/wire_ch_txsz_we 3.535764 1.490261 1.266747 2.054254 2.473493 2.462294 -0.870232 -0.288881 0.043116 0.404129 -0.501521 -2.420457 1.781224 -2.223791 -0.117779 1.614002 3.127977 -2.636779 1.667195 -0.326747
wb_dma_de/assign_70_de_adr1/expr_1 -0.744107 -1.497409 1.302026 2.793993 1.059619 1.189714 2.400144 0.519931 1.045321 0.213455 2.009136 0.219700 0.511503 -1.052023 0.094245 0.026266 1.394892 1.015795 0.566064 -1.701825
wb_dma_ch_sel/assign_116_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.732256 1.636642 1.126328 -2.385403 -2.530520 -1.162682 -2.443075 -3.096440 2.875614 -1.624246 2.231198 -1.471798 -0.173704 2.074182 -0.241222 3.072997 1.663784 -1.302778 2.270469 0.682359
wb_dma_ch_rf/always_22/if_1/if_1/cond -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_wb_mast/wire_wb_addr_o -0.665458 -1.314222 0.777923 3.098555 -1.315416 1.147038 2.175438 2.914504 -1.478898 -1.444250 2.371203 -0.577627 0.432778 3.749393 0.218238 -0.668684 1.432104 1.722098 0.228292 0.439557
wb_dma_ch_rf/reg_ch_csr_r2 2.320444 0.368946 -0.001565 1.397647 2.471689 1.413066 1.153673 4.083604 -0.703865 -1.293238 0.875166 3.937992 -2.193850 0.153133 0.934802 -2.129076 0.278609 1.703871 1.025457 -2.393617
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma_ch_sel/assign_11_pri3 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_de 2.393821 2.460482 -1.267432 -3.852785 0.610476 -1.156766 -0.528922 2.127012 -0.488955 2.011302 -3.097667 2.723708 1.289544 0.431739 -2.076000 -0.864305 1.505923 -0.833364 0.843298 -1.416311
wb_dma_wb_slv/wire_wb_data_o -4.502854 -3.077505 2.151369 2.027014 0.719091 -0.866254 3.563270 2.144617 2.351479 1.305975 3.347040 -0.698052 -1.624931 2.816573 -0.235678 -1.371278 -1.963029 2.310842 0.887795 -0.274266
wb_dma_inc30r/always_1/stmt_1 -1.787854 -4.367942 2.475681 3.269754 -2.188258 1.844697 1.165634 3.003641 2.751663 2.088722 0.417412 -1.971972 0.723476 0.769475 3.207371 1.581234 3.614169 1.259242 0.490793 2.368827
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/assign_127_req_p0 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/assign_94_valid 3.919237 3.164225 0.360701 -0.435916 -0.826765 -1.757029 -3.094066 2.815607 0.934530 -0.095124 -1.808198 2.563920 -0.146591 -0.176932 0.862382 1.679606 1.640547 -1.890954 1.825929 1.194969
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_ch_pri_enc/wire_pri12_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/always_20/if_1/block_1 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 4.127918 0.892839 0.687321 -0.691495 1.870301 1.780958 0.381663 1.271992 0.712719 -1.126242 1.349066 4.151284 -1.393845 -0.266361 0.254972 -0.992009 1.371983 1.107003 2.811131 -2.359956
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.381217 -0.177022 1.629494 2.694331 1.216003 1.110632 -1.642174 1.073355 0.565068 0.820113 -0.566250 -1.156605 -2.591488 0.648679 1.215496 1.722795 -1.649953 -1.905695 -0.267735 0.443957
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_wb_if/input_slv_din -4.502854 -3.077505 2.151369 2.027014 0.719091 -0.866254 3.563270 2.144617 2.351479 1.305975 3.347040 -0.698052 -1.624931 2.816573 -0.235678 -1.371278 -1.963029 2.310842 0.887795 -0.274266
wb_dma_ch_sel/assign_94_valid/expr_1 3.919237 3.164225 0.360701 -0.435916 -0.826765 -1.757029 -3.094066 2.815607 0.934530 -0.095124 -1.808198 2.563920 -0.146591 -0.176932 0.862382 1.679606 1.640547 -1.890954 1.825929 1.194969
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.310596 0.042345 2.600405 -0.009074 1.357510 0.781255 -2.115276 0.012206 0.120717 0.101209 0.938385 0.314489 -1.525995 3.050380 0.949094 -1.461333 -1.229945 -2.635556 2.536827 3.092134
wb_dma_de/always_21 2.544624 1.402141 -0.029235 -1.375076 -0.110562 2.637475 0.010947 -3.431066 -0.056332 -1.969767 2.334401 -1.052424 1.615053 2.891851 -0.990539 1.114823 1.075445 2.234432 3.905297 1.829523
wb_dma_de/always_22 4.048648 2.884953 -1.333857 -2.034135 2.791820 -1.794039 -1.337661 2.477831 -0.631970 3.204603 -3.900124 4.097430 2.382626 -0.580128 -1.439479 -1.151601 1.022748 -1.399899 2.113055 0.041344
wb_dma_de/always_23 4.048648 2.884953 -1.333857 -2.034135 2.791820 -1.794039 -1.337661 2.477831 -0.631970 3.204603 -3.900124 4.097430 2.382626 -0.580128 -1.439479 -1.151601 1.022748 -1.399899 2.113055 0.041344
wb_dma_ch_pri_enc/wire_pri1_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_de/assign_78_mast0_go -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_de/wire_dma_done 4.404168 1.243900 -0.878637 -2.658562 0.109364 0.602712 -2.089905 -0.823438 1.683007 0.336246 -2.476452 1.840186 0.137769 -0.701488 0.537902 2.636810 0.647535 0.553453 1.080507 0.079107
wb_dma_ch_sel/assign_150_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_rf/input_wb_rf_adr -0.014489 -1.247396 3.015210 -4.646470 -0.645034 -2.585078 -0.863730 1.545090 3.459378 0.234692 0.568885 0.622134 -0.943081 2.688162 1.055933 -5.202384 -2.496495 -1.643056 1.813264 6.331825
wb_dma_wb_if -1.205025 0.892848 -1.004550 -3.299090 -0.091633 -2.564829 2.008945 -0.177680 0.981977 -1.632871 1.061964 1.186400 2.611049 -0.462747 -1.179975 -2.657883 1.856475 1.689856 0.796772 -0.483400
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.411401 -0.908403 -0.536542 0.682690 3.224199 4.574785 1.649510 -3.138049 -3.438102 1.965848 -0.921993 1.228859 2.327023 2.000902 -1.191274 -0.302764 -0.146066 2.614048 3.197476 0.333388
wb_dma_ch_pri_enc/wire_pri25_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_wb_mast/reg_mast_cyc -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/input_wb_rf_we 1.186208 -0.785542 -1.607827 -4.005578 0.232095 -0.337025 1.777778 2.351706 0.895412 -1.448184 -0.481794 -0.471047 4.527532 -0.402955 0.122863 -2.036429 5.975147 1.626832 -0.438328 -0.964118
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_ch_rf/always_20 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_de/always_6/if_1 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_wb_slv/always_4/stmt_1 -0.184584 0.599496 1.626866 -3.452969 -2.973038 -2.577693 -1.049720 -1.122785 -0.571108 -0.625689 3.129097 -0.437367 1.104055 6.758137 -1.731169 -3.631039 0.133355 -1.592696 3.755875 4.817063
wb_dma_de/assign_3_ptr_valid 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_wb_mast/input_pt_sel 0.428344 -2.645842 -0.911146 2.428056 2.319497 1.100563 1.186589 0.652122 0.668787 0.592064 1.923617 3.987772 2.552727 1.481732 2.598540 -1.882908 -0.732686 4.643233 2.861840 4.165035
wb_dma_ch_pri_enc/wire_pri15_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_wb_slv/input_wb_we_i 1.613822 -1.207115 -2.031289 0.454074 -0.910662 -1.222807 -3.069092 0.424447 -2.167024 -0.722806 3.027041 5.192688 -1.328336 6.299191 1.507965 -1.676760 -2.761975 1.441450 -0.162324 2.076529
wb_dma_de/reg_tsz_cnt_is_0_r 3.817881 0.858604 0.442725 3.798209 3.297035 3.496249 -0.263055 1.793719 -2.091522 0.471069 -1.342975 -0.767329 0.061429 0.315081 0.492871 1.080997 0.419232 -0.520250 1.090432 0.099051
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 1.898803 -3.699829 0.559223 0.276804 4.123827 1.529184 -3.312766 1.787505 1.049558 4.668310 -2.699641 2.806975 -1.072785 -1.773546 4.445075 -1.607447 1.638794 -0.792259 0.325521 -0.045911
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/wire_mast1_drdy 0.229897 -0.473732 -0.322407 -0.500336 0.247378 -0.593462 -0.557502 1.308418 0.448957 -0.797196 0.835462 3.305194 -2.072758 -0.238738 1.535691 -1.717655 -0.748027 1.157634 0.410111 -0.390421
wb_dma_ch_rf/wire_ch_csr_we 1.300005 -0.357413 -1.920430 -4.454091 0.585291 0.735847 2.587591 3.711648 -1.504396 0.591697 -2.061797 1.338053 3.170949 1.876036 -1.398538 -3.033104 3.394167 2.670949 0.686714 -0.445064
wb_dma_ch_pri_enc/inst_u9 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/assign_8_ch_csr 0.921466 0.480279 -1.704141 -3.436141 0.288349 -0.008027 0.709442 3.622932 -1.486814 3.140275 -3.862165 1.837927 1.101438 1.916781 -1.987218 -0.972981 0.783919 0.438553 -0.437120 -1.094239
wb_dma_ch_rf/wire_this_ptr_set 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_ch_pri_enc/inst_u5 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u4 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u7 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u6 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u0 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u3 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u2 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/wire_de_start 3.919237 3.164225 0.360701 -0.435916 -0.826765 -1.757029 -3.094066 2.815607 0.934530 -0.095124 -1.808198 2.563920 -0.146591 -0.176932 0.862382 1.679606 1.640547 -1.890954 1.825929 1.194969
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.714728 -0.053162 0.147074 2.513434 1.298748 3.483369 0.943466 5.199475 -3.760779 -1.027726 -0.458472 1.780536 -0.479530 1.728377 0.676166 -2.273208 1.394549 0.456914 0.507953 -0.318080
wb_dma_rf/wire_ch_stop 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_rf/input_de_adr0 -1.440509 -0.101366 -0.514131 -2.373517 -1.479538 0.394294 -1.899668 -0.273738 -0.096314 1.783786 -1.162056 -0.493215 -4.592404 3.283622 -0.473971 2.959189 -0.807486 0.131387 -1.373228 -4.454873
wb_dma_ch_rf/input_de_adr1 -0.744107 -1.497409 1.302026 2.793993 1.059619 1.189714 2.400144 0.519931 1.045321 0.213455 2.009136 0.219700 0.511503 -1.052023 0.094245 0.026266 1.394892 1.015795 0.566064 -1.701825
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_wb_if/input_wbs_data_i 1.358901 -0.810998 -0.010863 -2.481837 0.526347 2.359959 1.720953 -4.829618 -0.452866 0.910957 0.603068 0.422087 2.088638 3.387207 -1.813489 0.094245 -1.021598 3.223993 3.439582 1.833249
wb_dma_de/reg_tsz_dec 3.190239 0.497328 0.745402 4.702085 3.458845 2.754708 -0.704839 2.809545 -1.605198 0.607487 -1.629435 -1.569645 -0.216902 1.065275 1.395754 0.965276 -0.296318 -0.641514 0.824082 1.718180
wb_dma_ch_sel/input_ch0_am0 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_sel/input_ch0_am1 0.479963 -1.426368 0.554962 2.065984 -1.622074 -0.098462 0.018909 1.420170 2.852665 0.781865 -0.401207 0.610234 0.101685 1.078597 1.583136 3.946878 1.024320 2.084626 -0.025464 0.270461
wb_dma_ch_sel/assign_162_req_p1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 2.738259 0.365507 0.556925 3.787217 2.802856 3.648288 0.591057 -1.614608 -0.646184 -0.271087 1.014301 -0.708256 0.905046 -0.966693 0.194548 1.924464 0.593432 0.915960 2.163052 -0.327581
wb_dma_rf/wire_ch5_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_ch_rf/wire_ch_am1_we 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_inc30r/wire_out -2.159349 -4.131824 -0.595367 1.607958 -2.318496 2.608991 2.266585 2.601891 1.262565 1.238843 1.011290 0.963928 0.240477 1.253185 0.885736 1.227975 2.212863 4.250403 -1.906733 -2.333643
wb_dma_ch_pri_enc/reg_pri_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/input_wb0_we_i 1.613822 -1.207115 -2.031289 0.454074 -0.910662 -1.222807 -3.069092 0.424447 -2.167024 -0.722806 3.027041 5.192688 -1.328336 6.299191 1.507965 -1.676760 -2.761975 1.441450 -0.162324 2.076529
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.439196 -3.621528 -0.704796 0.426332 -3.127008 1.404147 0.202242 1.141144 2.749930 1.419563 0.363950 1.030192 -0.935372 2.376211 1.327994 3.396265 0.794268 3.928504 -1.927614 -1.742649
wb_dma_ch_rf/wire_ch_txsz_dewe 3.676122 1.197349 1.837867 2.784441 3.421996 2.384912 -0.479874 -0.172041 -1.187924 -0.350674 0.524240 -1.114192 0.271496 1.240353 0.193978 -0.450162 -0.853527 -1.629205 2.687019 2.476900
wb_dma_de/always_22/if_1/stmt_2 4.048648 2.884953 -1.333857 -2.034135 2.791820 -1.794039 -1.337661 2.477831 -0.631970 3.204603 -3.900124 4.097430 2.382626 -0.580128 -1.439479 -1.151601 1.022748 -1.399899 2.113055 0.041344
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.867691 -0.068067 1.732334 1.046572 1.793081 0.888177 -0.242177 3.095342 -1.128707 -1.027794 1.316849 1.121199 -2.644092 4.468187 1.229869 -2.738194 -1.085483 -0.197417 1.971289 1.435136
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma_ch_sel/assign_149_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma/wire_de_ack 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_wb_mast/always_1/if_1 1.358901 -0.810998 -0.010863 -2.481837 0.526347 2.359959 1.720953 -4.829618 -0.452866 0.910957 0.603068 0.422087 2.088638 3.387207 -1.813489 0.094245 -1.021598 3.223993 3.439582 1.833249
wb_dma_wb_if/wire_wb_cyc_o -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/assign_143_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_wb_mast/wire_mast_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma/wire_slv0_dout 0.676030 0.221110 2.714390 -2.157389 -3.000635 -1.559085 -1.773642 -0.298534 0.111612 0.481966 2.581919 -1.365164 1.402509 5.482019 -1.709962 -2.952840 0.467481 -3.638768 3.161442 5.586410
wb_dma_ch_sel/reg_am1 0.479963 -1.426368 0.554962 2.065984 -1.622074 -0.098462 0.018909 1.420170 2.852665 0.781865 -0.401207 0.610234 0.101685 1.078597 1.583136 3.946878 1.024320 2.084626 -0.025464 0.270461
wb_dma_ch_sel/input_next_ch 4.404168 1.243900 -0.878637 -2.658562 0.109364 0.602712 -2.089905 -0.823438 1.683007 0.336246 -2.476452 1.840186 0.137769 -0.701488 0.537902 2.636810 0.647535 0.553453 1.080507 0.079107
wb_dma_de/always_9 3.190239 0.497328 0.745402 4.702085 3.458845 2.754708 -0.704839 2.809545 -1.605198 0.607487 -1.629435 -1.569645 -0.216902 1.065275 1.395754 0.965276 -0.296318 -0.641514 0.824082 1.718180
wb_dma_de/always_8 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_wb_mast/always_1/if_1/cond 1.358901 -0.810998 -0.010863 -2.481837 0.526347 2.359959 1.720953 -4.829618 -0.452866 0.910957 0.603068 0.422087 2.088638 3.387207 -1.813489 0.094245 -1.021598 3.223993 3.439582 1.833249
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_rf/always_1/case_1/stmt_12 -2.154906 -1.598328 2.542393 2.457851 -1.070111 0.898116 -0.673947 -2.486729 0.155255 0.837533 2.437765 -0.442692 -2.888286 1.166650 0.938914 0.442979 -2.042269 -0.754736 1.363742 0.933799
wb_dma_rf/always_1/case_1/stmt_13 -0.182202 -1.102787 1.739080 0.461256 -0.702555 -1.121989 0.552082 -0.182129 3.868372 -2.508000 1.396908 -0.750928 -2.026208 -0.333771 2.149052 1.911643 -0.814724 1.099208 -0.701477 0.070198
wb_dma_de/always_3 0.001069 -1.571770 1.120463 4.380273 -1.080734 -0.454693 2.329993 3.367734 1.496956 -0.660887 1.433508 0.346676 2.547372 0.722156 1.333043 1.385661 2.813524 1.872243 0.279266 1.111250
wb_dma_de/always_2 -1.077211 -2.506535 0.717001 -2.955245 -3.886749 0.232986 -0.582416 1.038783 2.915530 1.618016 -1.106166 -0.451540 -2.461436 3.370374 0.615349 3.043281 1.310046 1.395752 -1.526639 -1.932277
wb_dma_de/always_5 5.092131 1.101351 1.906305 0.584722 1.607402 2.670008 -1.017562 1.464821 0.145778 0.251399 -0.393164 0.736198 -1.605475 1.076770 0.004870 1.262782 1.466327 -1.699713 2.048592 -1.525211
wb_dma_de/always_4 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_de/always_7 3.817881 0.858604 0.442725 3.798209 3.297035 3.496249 -0.263055 1.793719 -2.091522 0.471069 -1.342975 -0.767329 0.061429 0.315081 0.492871 1.080997 0.419232 -0.520250 1.090432 0.099051
wb_dma_de/always_6 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_ch_sel/input_ch3_txsz 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.381217 -0.177022 1.629494 2.694331 1.216003 1.110632 -1.642174 1.073355 0.565068 0.820113 -0.566250 -1.156605 -2.591488 0.648679 1.215496 1.722795 -1.649953 -1.905695 -0.267735 0.443957
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/always_11/if_1 2.320444 0.368946 -0.001565 1.397647 2.471689 1.413066 1.153673 4.083604 -0.703865 -1.293238 0.875166 3.937992 -2.193850 0.153133 0.934802 -2.129076 0.278609 1.703871 1.025457 -2.393617
wb_dma_ch_sel/assign_147_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/always_45/case_1/cond 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_de/assign_68_de_txsz 3.852315 1.688812 0.719172 4.067084 3.134140 1.856458 -2.104967 1.390451 -0.489182 0.489386 -1.780595 -2.728457 0.403267 -0.079626 1.209371 2.742817 0.731739 -2.223795 0.940248 1.387597
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_ch_rf/always_20/if_1 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma/input_wb0s_data_i 1.358901 -0.810998 -0.010863 -2.481837 0.526347 2.359959 1.720953 -4.829618 -0.452866 0.910957 0.603068 0.422087 2.088638 3.387207 -1.813489 0.094245 -1.021598 3.223993 3.439582 1.833249
wb_dma_de/reg_dma_done_d 4.342042 2.492584 -0.491353 -2.290395 1.532981 0.674356 -1.656388 -2.188717 0.319185 -0.127164 -0.894593 1.847793 0.380081 -1.031425 -0.756804 0.832609 -0.028230 -0.620802 2.483621 0.014298
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_wb_slv/assign_1_rf_sel -0.300291 4.704944 0.802445 0.325389 0.766576 -2.858535 1.998754 3.438416 -0.725641 -3.774741 1.697727 -0.163121 -2.958402 4.649805 -2.814024 -0.714827 -2.648957 -1.616094 -0.732536 -2.402718
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.411401 -0.908403 -0.536542 0.682690 3.224199 4.574785 1.649510 -3.138049 -3.438102 1.965848 -0.921993 1.228859 2.327023 2.000902 -1.191274 -0.302764 -0.146066 2.614048 3.197476 0.333388
wb_dma_de/always_4/if_1/if_1/cond 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_ch_sel/assign_376_gnt_p1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_de/wire_wr_ack 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 2.738259 0.365507 0.556925 3.787217 2.802856 3.648288 0.591057 -1.614608 -0.646184 -0.271087 1.014301 -0.708256 0.905046 -0.966693 0.194548 1.924464 0.593432 0.915960 2.163052 -0.327581
wb_dma_ch_arb/always_1 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_ch_arb/always_2 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma/wire_ch0_txsz 4.342397 1.626677 0.872306 2.326668 2.193688 2.178070 -1.986683 -0.904811 -0.653880 0.038220 -0.706349 -1.745784 1.140803 -0.448294 0.561616 2.086273 1.278238 -2.119408 2.046955 1.457365
wb_dma_de/always_19 -0.625733 0.267555 -1.139444 -0.002211 -0.300970 -1.375436 3.454050 3.500182 3.497000 -0.466581 -1.524107 1.273677 0.211269 3.809447 -0.244366 3.032875 -0.984434 6.467669 0.552879 -0.160255
wb_dma_de/always_18 -0.461796 0.240969 0.210542 4.225682 -2.100460 0.350118 -0.200934 -0.970643 -2.376249 -0.316432 3.877084 -1.597680 1.874659 3.790356 -1.250283 2.134082 2.565288 -0.440936 1.533280 -0.405474
wb_dma_de/always_15 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
wb_dma_de/always_14 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/always_11 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_de/always_13 4.404168 1.243900 -0.878637 -2.658562 0.109364 0.602712 -2.089905 -0.823438 1.683007 0.336246 -2.476452 1.840186 0.137769 -0.701488 0.537902 2.636810 0.647535 0.553453 1.080507 0.079107
wb_dma_de/always_12 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.860331 0.413603 0.610328 -3.827435 1.174583 -0.763059 -2.230037 0.808111 2.577724 -1.079351 0.191069 0.723457 -4.053939 4.066192 0.419121 -1.268394 -4.334691 -1.138108 -0.096973 1.891153
wb_dma_ch_sel/assign_155_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_pri_enc/wire_pri13_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/reg_read_r 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.296232 1.283184 -0.190415 0.031440 2.454183 2.444153 0.322724 -0.922766 -0.340825 -1.460658 1.565500 3.306399 0.709940 -0.957567 0.153097 -0.754253 1.417205 1.780347 3.649828 -0.731515
wb_dma/assign_9_slv0_pt_in -0.867565 0.851350 1.050470 3.200933 2.334845 -0.603603 0.643282 -1.070602 0.533318 -1.759078 2.992473 -0.182248 -1.167515 0.742757 0.503416 0.516661 -2.172456 -0.212637 1.042048 0.041137
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_ch_rf/always_17/if_1/block_1 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -2.098758 2.503382 -1.159752 -2.464746 -3.168222 -1.817637 1.061912 0.059450 0.882996 1.900960 0.345433 2.982677 2.529048 -1.087781 -3.066499 1.819862 3.824208 1.306260 2.081293 -3.292893
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 5.092131 1.101351 1.906305 0.584722 1.607402 2.670008 -1.017562 1.464821 0.145778 0.251399 -0.393164 0.736198 -1.605475 1.076770 0.004870 1.262782 1.466327 -1.699713 2.048592 -1.525211
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_pri_enc/wire_pri2_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/always_11/stmt_1 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_rf/wire_ch_adr1_we 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_sel_checker/input_ch_sel 0.164546 -0.514716 1.643259 -1.394805 -1.103179 -0.130994 -0.679127 -3.611863 2.209878 -0.609218 2.869005 0.112004 -0.527655 1.274710 0.070104 0.494825 -0.214935 0.041170 2.438691 1.033767
wb_dma_ch_sel/input_ch1_adr1 -0.744107 -1.497409 1.302026 2.793993 1.059619 1.189714 2.400144 0.519931 1.045321 0.213455 2.009136 0.219700 0.511503 -1.052023 0.094245 0.026266 1.394892 1.015795 0.566064 -1.701825
wb_dma/wire_slv0_pt_in -0.867565 0.851350 1.050470 3.200933 2.334845 -0.603603 0.643282 -1.070602 0.533318 -1.759078 2.992473 -0.182248 -1.167515 0.742757 0.503416 0.516661 -2.172456 -0.212637 1.042048 0.041137
wb_dma_rf/always_2/if_1/if_1/cond 3.713540 0.446885 0.897104 -5.443427 0.819104 -0.868203 -0.004303 -2.053317 1.396281 -0.702738 -1.846158 1.768078 -2.837092 1.173381 -1.106492 -0.775304 -2.907396 -0.912710 0.077161 -1.173030
wb_dma_pri_enc_sub/reg_pri_out_d 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/always_4/case_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/wire_pri29_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_de/wire_read_hold -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_rf/wire_sw_pointer 5.973038 2.084761 -1.157308 -2.631253 -0.023360 -0.945210 -1.200395 -0.548367 1.300453 -3.946376 -2.164847 0.754726 1.119102 -0.894629 1.476645 2.284764 0.581504 0.780171 -0.158424 1.525951
wb_dma/wire_slv0_din -2.903024 -1.314612 3.713814 1.168094 -0.254815 -1.382150 2.053003 1.808572 -1.113867 1.706738 -2.197713 -0.946741 -3.870845 0.870052 1.377136 0.619229 -0.424021 -0.538095 1.961497 -0.222774
wb_dma_ch_rf/input_dma_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/assign_158_req_p1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/assign_17_ch_am1_we 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma_ch_rf/assign_7_pointer_s -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_wb_slv/always_5/stmt_1 1.461779 1.155641 1.595532 -0.011887 -1.190572 -1.064322 -0.337006 2.887062 -0.660085 -2.296443 2.035792 -0.203519 -1.580866 6.358128 -0.029255 -1.007302 0.062288 -0.726667 1.510743 1.629283
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_wb_mast/assign_1 1.009601 -1.502854 -0.805293 3.613779 0.154790 -0.443067 1.000938 0.717477 0.088038 -1.164108 3.875498 4.703015 3.556148 1.622466 1.931838 -1.617235 0.031064 3.933439 3.005133 4.641567
wb_dma_ch_sel/input_de_ack 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_sel/reg_valid_sel 3.919237 3.164225 0.360701 -0.435916 -0.826765 -1.757029 -3.094066 2.815607 0.934530 -0.095124 -1.808198 2.563920 -0.146591 -0.176932 0.862382 1.679606 1.640547 -1.890954 1.825929 1.194969
wb_dma_de/assign_63_chunk_cnt_is_0_d 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_de/assign_64_tsz_cnt_is_0_d 3.208184 0.896371 0.301738 0.996320 2.775662 2.100633 0.282640 1.511662 0.000193 -0.160350 -0.339475 1.823179 0.107457 -3.176414 0.303590 -0.656639 1.670267 -0.429047 1.050765 -1.854770
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_wb_mast/always_4/stmt_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/assign_375_gnt_p0 2.116858 -0.860708 -0.010098 -1.918412 -0.620232 2.965394 4.627551 1.175644 -0.088582 -0.554962 -0.713277 0.254898 3.889867 0.073274 -1.944981 -0.174327 4.795903 3.289224 0.791656 -2.022115
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma/inst_u2 2.393821 2.460482 -1.267432 -3.852785 0.610476 -1.156766 -0.528922 2.127012 -0.488955 2.011302 -3.097667 2.723708 1.289544 0.431739 -2.076000 -0.864305 1.505923 -0.833364 0.843298 -1.416311
wb_dma/inst_u1 2.449622 1.759190 -1.374002 -3.094410 0.236474 0.252923 -1.073240 1.378577 -1.127463 2.808415 -3.918334 2.165146 0.746073 -0.357678 -1.735802 0.215221 0.788834 -1.082907 0.129351 -1.202451
wb_dma/inst_u0 1.441999 0.122417 -1.049156 -4.247307 -1.770072 -0.864218 -1.315274 0.864580 0.138387 0.767906 -2.795465 -0.439081 1.230698 0.957584 -0.344644 0.256378 2.116762 -0.994856 -1.130106 0.170791
wb_dma/inst_u4 1.806648 2.239243 -2.143344 0.130375 -0.008539 1.726313 0.576256 0.399055 -4.253142 -3.821924 1.573309 3.396515 0.032665 0.229020 -0.265794 -3.812102 -0.612359 3.386601 2.052218 1.104462
wb_dma_ch_rf/assign_2_ch_adr1 0.321189 -0.395365 2.878325 2.521231 0.144886 -1.310176 1.378654 1.710231 2.101563 -2.682962 4.323339 -1.681822 1.695280 -0.551129 0.572878 -1.825048 3.739201 -1.900156 0.831720 0.201735
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_rf/wire_pointer_s -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_ch_sel/always_40/case_1/stmt_1 1.912693 -0.735219 1.751568 0.455000 0.710367 2.321898 2.200759 -1.094258 2.027233 0.028539 2.362708 1.144518 1.071817 -1.697114 -0.855790 0.835948 3.616393 0.816665 2.277235 -3.339905
wb_dma_ch_sel/always_40/case_1/stmt_2 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_sel/always_40/case_1/stmt_3 0.164546 -0.514716 1.643259 -1.394805 -1.103179 -0.130994 -0.679127 -3.611863 2.209878 -0.609218 2.869005 0.112004 -0.527655 1.274710 0.070104 0.494825 -0.214935 0.041170 2.438691 1.033767
wb_dma_ch_sel/always_40/case_1/stmt_4 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_pri_enc_sub 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/reg_ch_am1_r 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma_de/assign_72_dma_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/reg_ptr_adr_low -1.535388 -0.031967 -0.385066 2.930655 -1.231578 0.630716 -0.705840 -2.973797 -1.755724 1.382950 3.523392 -1.118910 1.125000 3.712705 -1.595366 2.489694 1.316246 0.285939 2.152367 -1.144799
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_de/reg_state 4.048648 2.884953 -1.333857 -2.034135 2.791820 -1.794039 -1.337661 2.477831 -0.631970 3.204603 -3.900124 4.097430 2.382626 -0.580128 -1.439479 -1.151601 1.022748 -1.399899 2.113055 0.041344
wb_dma_ch_rf/always_26/if_1 5.973038 2.084761 -1.157308 -2.631253 -0.023360 -0.945210 -1.200395 -0.548367 1.300453 -3.946376 -2.164847 0.754726 1.119102 -0.894629 1.476645 2.284764 0.581504 0.780171 -0.158424 1.525951
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.041062 -2.448855 -0.569733 -1.243986 4.065406 1.487236 -2.033691 -0.726964 0.539692 4.405681 -3.391554 2.899418 -1.013329 -2.000309 2.642852 -0.240173 1.087137 1.198528 0.710425 -2.340508
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_ch_sel/assign_113_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_inc30r/always_1 -1.787854 -4.367942 2.475681 3.269754 -2.188258 1.844697 1.165634 3.003641 2.751663 2.088722 0.417412 -1.971972 0.723476 0.769475 3.207371 1.581234 3.614169 1.259242 0.490793 2.368827
wb_dma_de/always_23/block_1/case_1/cond 4.048648 2.884953 -1.333857 -2.034135 2.791820 -1.794039 -1.337661 2.477831 -0.631970 3.204603 -3.900124 4.097430 2.382626 -0.580128 -1.439479 -1.151601 1.022748 -1.399899 2.113055 0.041344
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.714728 -0.053162 0.147074 2.513434 1.298748 3.483369 0.943466 5.199475 -3.760779 -1.027726 -0.458472 1.780536 -0.479530 1.728377 0.676166 -2.273208 1.394549 0.456914 0.507953 -0.318080
wb_dma_de/always_8/stmt_1/expr_1/expr_1 5.092131 1.101351 1.906305 0.584722 1.607402 2.670008 -1.017562 1.464821 0.145778 0.251399 -0.393164 0.736198 -1.605475 1.076770 0.004870 1.262782 1.466327 -1.699713 2.048592 -1.525211
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_de/always_9/stmt_1/expr_1/expr_1 2.271265 0.249972 -0.154764 4.831619 2.783291 2.854328 -0.043990 1.593653 -0.585626 1.156565 -1.944186 -1.450624 -0.095094 -0.348676 0.833100 3.455368 -0.141484 0.808512 -0.051415 -0.567780
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.151026 0.711681 0.141251 -1.249102 -1.249200 2.106323 2.549553 2.073482 -2.065517 -2.795999 2.280227 0.403279 1.595981 1.586614 -1.750640 -2.047845 4.713214 0.824544 1.234065 -2.434525
wb_dma_ch_sel/assign_148_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma/wire_ndr 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_pri_enc_sub/always_3/if_1/if_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.984447 -0.809078 1.077441 -1.489731 -0.914857 2.672573 1.956925 -1.176734 2.029954 -1.146901 2.507577 0.187545 0.243979 -1.692526 -0.885478 0.857393 4.193369 1.283336 1.057855 -4.297259
wb_dma_rf/input_dma_done_all 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_de/assign_66_dma_done 4.404168 1.243900 -0.878637 -2.658562 0.109364 0.602712 -2.089905 -0.823438 1.683007 0.336246 -2.476452 1.840186 0.137769 -0.701488 0.537902 2.636810 0.647535 0.553453 1.080507 0.079107
wb_dma/wire_ch4_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/input_ch3_csr 4.724011 -0.067090 -2.537651 -2.217291 -0.702602 2.838894 -3.477740 -0.748581 -3.325382 0.857796 -2.771434 1.155849 0.970808 2.518270 1.025185 0.679615 0.607755 0.544786 0.628829 2.662038
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_de/wire_adr1_cnt_next -0.076934 -3.032307 0.711718 4.068772 0.240531 1.099921 2.524890 3.183722 1.955438 0.632986 0.183040 1.051249 1.692853 -0.146004 2.267928 1.140559 1.751115 3.333718 0.181774 0.997866
wb_dma/wire_de_adr0 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/reg_adr0_cnt -1.077211 -2.506535 0.717001 -2.955245 -3.886749 0.232986 -0.582416 1.038783 2.915530 1.618016 -1.106166 -0.451540 -2.461436 3.370374 0.615349 3.043281 1.310046 1.395752 -1.526639 -1.932277
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/wire_am0 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma/wire_am1 0.479963 -1.426368 0.554962 2.065984 -1.622074 -0.098462 0.018909 1.420170 2.852665 0.781865 -0.401207 0.610234 0.101685 1.078597 1.583136 3.946878 1.024320 2.084626 -0.025464 0.270461
wb_dma_ch_sel/assign_137_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/assign_140_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_rf/always_22/if_1/if_1 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_de/assign_69_de_adr0 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_de/wire_mast0_go -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_wb_slv/input_slv_din -4.502854 -3.077505 2.151369 2.027014 0.719091 -0.866254 3.563270 2.144617 2.351479 1.305975 3.347040 -0.698052 -1.624931 2.816573 -0.235678 -1.371278 -1.963029 2.310842 0.887795 -0.274266
wb_dma_de/always_3/if_1/if_1 0.001069 -1.571770 1.120463 4.380273 -1.080734 -0.454693 2.329993 3.367734 1.496956 -0.660887 1.433508 0.346676 2.547372 0.722156 1.333043 1.385661 2.813524 1.872243 0.279266 1.111250
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_sel/always_47/case_1 0.479963 -1.426368 0.554962 2.065984 -1.622074 -0.098462 0.018909 1.420170 2.852665 0.781865 -0.401207 0.610234 0.101685 1.078597 1.583136 3.946878 1.024320 2.084626 -0.025464 0.270461
wb_dma_ch_sel/assign_152_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_de/reg_de_adr0_we 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_ch_sel/assign_114_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_rf/assign_4_ch_am1 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma_de/wire_dma_done_all 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 3.919237 3.164225 0.360701 -0.435916 -0.826765 -1.757029 -3.094066 2.815607 0.934530 -0.095124 -1.808198 2.563920 -0.146591 -0.176932 0.862382 1.679606 1.640547 -1.890954 1.825929 1.194969
wb_dma_wb_slv/input_wb_data_i -0.184584 0.599496 1.626866 -3.452969 -2.973038 -2.577693 -1.049720 -1.122785 -0.571108 -0.625689 3.129097 -0.437367 1.104055 6.758137 -1.731169 -3.631039 0.133355 -1.592696 3.755875 4.817063
wb_dma_de/input_nd 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_sel/assign_126_ch_sel 2.590742 1.880162 -0.562516 -5.787493 1.122427 0.394249 1.283886 3.323987 1.735698 0.942854 -3.674227 0.549317 0.076188 -0.590090 -2.423955 -0.718399 1.505073 -0.598342 -0.938428 -2.950623
wb_dma/wire_mast1_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/wire_ptr_valid 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma/wire_ch_sel 1.921044 1.963603 0.982805 -3.091001 3.657115 1.090068 2.261476 -2.937215 2.600588 2.245816 -2.819973 -3.117613 -0.503412 1.811270 -4.447693 2.607822 -4.965031 -0.439048 0.408583 -0.841970
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.984447 -0.809078 1.077441 -1.489731 -0.914857 2.672573 1.956925 -1.176734 2.029954 -1.146901 2.507577 0.187545 0.243979 -1.692526 -0.885478 0.857393 4.193369 1.283336 1.057855 -4.297259
wb_dma_de/always_12/stmt_1/expr_1 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma/wire_dma_req 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_ch_sel/assign_136_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_rf/assign_5_sw_pointer 5.973038 2.084761 -1.157308 -2.631253 -0.023360 -0.945210 -1.200395 -0.548367 1.300453 -3.946376 -2.164847 0.754726 1.119102 -0.894629 1.476645 2.284764 0.581504 0.780171 -0.158424 1.525951
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma_ch_sel/assign_97_valid/expr_1 3.843437 0.395308 -0.784551 -1.617140 -2.517463 -0.652490 -3.584001 3.708471 -2.115649 0.970722 -1.773206 0.491591 -0.104424 6.679150 0.636341 1.286699 3.320916 -1.825701 0.089342 0.410303
wb_dma_de/always_9/stmt_1 3.190239 0.497328 0.745402 4.702085 3.458845 2.754708 -0.704839 2.809545 -1.605198 0.607487 -1.629435 -1.569645 -0.216902 1.065275 1.395754 0.965276 -0.296318 -0.641514 0.824082 1.718180
wb_dma_de/input_pause_req 1.409867 2.664199 0.715774 -3.339550 1.447448 -2.810812 0.192917 0.137250 2.174732 1.247076 -1.343601 3.851282 -2.679381 -0.365851 -2.335761 -0.352827 -3.453605 -1.288887 1.127244 -2.301389
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.758191 -0.087219 0.346510 -0.032188 0.800841 2.657573 0.710599 -4.857102 0.419306 0.764542 0.775679 -0.243575 1.245353 -0.245856 -1.307917 2.425829 0.019343 1.398752 2.443012 -0.625208
wb_dma_de/wire_dma_busy 0.975738 1.771964 1.955755 -0.528551 3.938074 0.115551 0.654513 0.683757 3.871427 1.787251 -1.609699 -3.000962 -2.519715 -1.197551 -2.188990 2.337236 -2.336444 -3.106297 -1.101401 -3.713540
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_pri_enc/always_2/if_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/always_6/if_1/stmt_1 2.774890 1.195963 1.585903 4.333037 3.830139 2.095287 -0.880072 1.918782 0.022119 1.749322 -1.617517 -3.388930 1.180150 -1.714697 0.400140 1.818465 2.107031 -3.241847 0.863420 0.168162
wb_dma_ch_rf/input_de_txsz_we 3.676122 1.197349 1.837867 2.784441 3.421996 2.384912 -0.479874 -0.172041 -1.187924 -0.350674 0.524240 -1.114192 0.271496 1.240353 0.193978 -0.450162 -0.853527 -1.629205 2.687019 2.476900
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_wb_if/input_wb_addr_i -1.971396 0.746064 0.695369 -5.324251 0.592260 -4.261620 -0.724694 0.870520 2.127064 -2.575561 1.386644 2.632025 -1.455755 3.679490 2.413419 -4.851174 -3.188431 0.451580 1.727631 5.356686
wb_dma_ch_sel/always_7/stmt_1 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -2.098758 2.503382 -1.159752 -2.464746 -3.168222 -1.817637 1.061912 0.059450 0.882996 1.900960 0.345433 2.982677 2.529048 -1.087781 -3.066499 1.819862 3.824208 1.306260 2.081293 -3.292893
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.777570 -0.532321 -1.251069 -0.260690 3.014752 2.856992 0.503607 -2.677368 -2.259910 0.919973 0.158200 4.133234 1.032223 -0.140208 0.049753 -1.919321 -1.138412 2.905036 3.199329 0.569537
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_rf/always_4/if_1/block_1 -3.385784 -2.193824 2.086025 1.713381 -1.266091 0.602202 0.003713 -4.338943 1.238931 0.578850 3.252696 -1.904137 -2.170291 0.994805 0.239280 1.447270 -1.213169 -0.408424 0.639803 -0.807953
wb_dma_de/reg_dma_abort_r 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/input_ch2_txsz 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/input_ch5_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_ch_sel/assign_150_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_ch_sel/assign_155_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/always_43/case_1/stmt_4 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_sel/always_43/case_1/stmt_3 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_sel/always_43/case_1/stmt_2 0.833110 -0.190464 0.531659 1.175968 1.621262 0.272224 -1.156082 -3.351009 2.447670 -0.993521 2.878559 1.427784 0.024949 -1.219254 1.744832 0.085923 -1.927999 1.421463 3.035310 3.086774
wb_dma_ch_sel/always_43/case_1/stmt_1 4.342397 1.626677 0.872306 2.326668 2.193688 2.178070 -1.986683 -0.904811 -0.653880 0.038220 -0.706349 -1.745784 1.140803 -0.448294 0.561616 2.086273 1.278238 -2.119408 2.046955 1.457365
wb_dma_de/always_19/stmt_1/expr_1 -0.625733 0.267555 -1.139444 -0.002211 -0.300970 -1.375436 3.454050 3.500182 3.497000 -0.466581 -1.524107 1.273677 0.211269 3.809447 -0.244366 3.032875 -0.984434 6.467669 0.552879 -0.160255
wb_dma_ch_rf/wire_ch_err_we 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.012558 -0.752031 1.688479 0.095690 1.738663 -1.246412 1.831851 0.596261 3.979803 1.405262 0.875825 -0.472055 -2.973313 0.884930 -1.213275 0.743670 -3.299762 -0.133084 -1.002367 -2.689613
wb_dma_rf/wire_ch1_adr1 -0.744107 -1.497409 1.302026 2.793993 1.059619 1.189714 2.400144 0.519931 1.045321 0.213455 2.009136 0.219700 0.511503 -1.052023 0.094245 0.026266 1.394892 1.015795 0.566064 -1.701825
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 3.473004 -3.459976 0.385918 -0.833010 0.273129 -1.181668 -1.276163 -1.979720 -3.787876 3.861072 0.926570 5.140114 0.468410 2.576504 -1.169214 -2.559657 1.400750 -4.414167 -0.906246 -3.525909
assert_wb_dma_wb_if/input_pt_sel_i -1.451307 -1.689752 1.259842 3.543036 -0.251492 2.315413 1.082671 -1.050259 0.012895 0.290777 2.275553 0.711449 -1.975552 -1.729338 0.427069 -0.450774 -1.537028 2.047115 1.000623 -0.444017
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.910726 -0.583230 -0.544219 -1.470757 0.893834 2.866150 2.986804 3.598203 -1.148286 -0.221919 -1.264300 0.860139 -1.622956 4.660320 -0.695649 -1.484206 -0.622896 4.280930 1.029772 -0.730353
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_rf/input_paused -0.801699 1.064883 1.503528 2.634171 -0.683231 -1.527413 -1.405852 -0.645959 0.572065 1.669624 1.498214 1.466252 -1.440388 2.245255 -0.320047 1.918218 -1.883190 -0.818475 2.516902 0.928455
wb_dma/wire_mast0_adr -0.461796 0.240969 0.210542 4.225682 -2.100460 0.350118 -0.200934 -0.970643 -2.376249 -0.316432 3.877084 -1.597680 1.874659 3.790356 -1.250283 2.134082 2.565288 -0.440936 1.533280 -0.405474
wb_dma_ch_pri_enc/inst_u8 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/assign_148_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.521977 0.123465 1.570731 2.142433 1.300064 0.671132 -1.202256 2.528598 -0.297457 -0.051185 -0.382438 -0.735090 -2.570961 2.185525 1.242982 0.034660 -1.624574 -1.661123 -0.012467 1.186706
wb_dma_ch_arb/always_2/block_1 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
wb_dma_ch_sel/always_40/case_1/cond 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_ch_rf/assign_22_ch_err_we 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_rf/wire_pointer -0.288256 -2.435649 5.346411 -0.986125 -1.008979 0.774858 2.331981 -4.769194 0.852094 2.891981 1.316507 0.748506 0.395933 -1.650144 -1.409768 -1.701124 1.569618 -3.091444 3.367614 -0.381511
wb_dma_ch_pri_enc/always_2/if_1/if_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/wire_pri19_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/assign_5_pri1 1.767190 0.265184 0.806775 2.158352 2.850653 1.437117 0.393792 0.673913 1.428191 -0.350678 1.130422 2.745552 -2.450457 -2.468397 0.899645 0.263640 -1.008963 0.708568 1.088285 -2.501319
wb_dma_rf/inst_u26 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u27 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/always_23/block_1/case_1/block_10 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_de/always_23/block_1/case_1/block_11 2.544624 1.402141 -0.029235 -1.375076 -0.110562 2.637475 0.010947 -3.431066 -0.056332 -1.969767 2.334401 -1.052424 1.615053 2.891851 -0.990539 1.114823 1.075445 2.234432 3.905297 1.829523
wb_dma_rf/inst_u22 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u23 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u20 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/assign_86_de_ack 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_rf/inst_u28 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/inst_u29 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/always_1/stmt_1 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_de/always_6/if_1/if_1/cond/expr_1 2.149248 -0.056967 1.508164 4.599515 3.351310 2.231238 -0.665198 -0.051151 0.267343 1.237909 -0.552477 -1.764635 -0.043310 -0.505180 1.059005 1.818227 -1.276608 -1.008643 1.135485 1.751722
wb_dma_ch_sel/assign_142_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_rf/inst_check_wb_dma_rf 0.637552 -0.692863 1.890070 0.346541 -0.683314 -1.579180 -0.283754 0.070495 3.466366 -3.922095 2.633444 -1.729702 -1.232213 0.757810 2.470407 0.509143 0.128288 0.182511 -0.208372 1.560670
wb_dma_rf/reg_wb_rf_dout -2.511454 -2.425196 4.201955 1.459915 -0.085876 -2.119070 0.352476 1.598446 0.572841 0.682125 -1.639992 -0.318959 -3.862293 -0.247338 4.194711 -0.099477 0.386414 -1.039903 0.676904 0.596442
wb_dma/input_dma_req_i 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_de/input_am1 0.479963 -1.426368 0.554962 2.065984 -1.622074 -0.098462 0.018909 1.420170 2.852665 0.781865 -0.401207 0.610234 0.101685 1.078597 1.583136 3.946878 1.024320 2.084626 -0.025464 0.270461
wb_dma_de/input_am0 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_sel/reg_next_start 2.781765 2.023107 0.353526 -0.186336 -0.568741 -0.932738 -4.043067 1.645696 2.075858 1.670452 -2.096489 2.604184 -1.067388 -1.154780 1.685998 2.606102 1.129563 -1.372580 2.027768 0.972495
wb_dma_ch_sel/input_ch4_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma/wire_mast0_dout 1.358901 -0.810998 -0.010863 -2.481837 0.526347 2.359959 1.720953 -4.829618 -0.452866 0.910957 0.603068 0.422087 2.088638 3.387207 -1.813489 0.094245 -1.021598 3.223993 3.439582 1.833249
wb_dma_ch_sel/assign_107_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma/wire_next_ch 4.404168 1.243900 -0.878637 -2.658562 0.109364 0.602712 -2.089905 -0.823438 1.683007 0.336246 -2.476452 1.840186 0.137769 -0.701488 0.537902 2.636810 0.647535 0.553453 1.080507 0.079107
wb_dma_rf/wire_ch2_txsz 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_ch_rf/wire_ch_am0 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_rf/wire_ch_am1 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma/wire_ch6_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/input_csr 0.935263 -2.604817 -1.004342 -3.349191 1.914980 1.873187 -0.159298 -1.320057 -1.338105 3.666347 -1.158270 4.555601 0.591068 3.558640 0.700111 -3.403954 -1.058541 3.461745 3.176788 2.008925
wb_dma_de/reg_read 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma/input_wb1_cyc_i -1.451307 -1.689752 1.259842 3.543036 -0.251492 2.315413 1.082671 -1.050259 0.012895 0.290777 2.275553 0.711449 -1.975552 -1.729338 0.427069 -0.450774 -1.537028 2.047115 1.000623 -0.444017
wb_dma_ch_rf/wire_ch_adr0_we -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_ch_sel/assign_140_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_rf/wire_ch3_txsz 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_rf/input_wb_rf_din 0.676030 0.221110 2.714390 -2.157389 -3.000635 -1.559085 -1.773642 -0.298534 0.111612 0.481966 2.581919 -1.365164 1.402509 5.482019 -1.709962 -2.952840 0.467481 -3.638768 3.161442 5.586410
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_pri_enc_sub/reg_pri_out_d1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/always_19/if_1/block_1 1.381217 -0.177022 1.629494 2.694331 1.216003 1.110632 -1.642174 1.073355 0.565068 0.820113 -0.566250 -1.156605 -2.591488 0.648679 1.215496 1.722795 -1.649953 -1.905695 -0.267735 0.443957
wb_dma_ch_rf/always_2 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_ch_rf/always_1 2.026701 0.812244 1.633479 -0.742921 -1.889129 0.280579 -2.379778 0.219494 1.592539 0.410255 -0.958683 -2.374597 -3.069251 4.298501 -0.280389 3.995157 -1.391934 -1.926966 -0.160878 0.541902
wb_dma_de/input_mast0_drdy 0.822486 1.955136 -3.059385 -0.323808 0.383309 1.779945 -5.510668 -2.869072 -2.219086 1.434889 2.640301 0.562174 -1.579977 0.954803 -1.255271 0.712597 0.117286 -1.144851 1.708203 -2.197870
wb_dma_ch_rf/always_6 -1.687756 1.433939 -1.305739 -1.961474 -1.567264 -1.372488 1.428473 -0.574499 0.042752 2.979164 0.174937 4.014802 3.094448 0.033486 -2.937463 0.348331 2.249716 2.052910 2.710718 -1.850161
wb_dma_ch_rf/always_5 -1.329732 -1.864671 0.904467 2.005828 -0.185995 1.222426 0.665168 -3.020439 1.289044 -1.314573 3.277237 -2.298657 -0.649318 0.399398 0.523444 1.458708 -0.052436 0.797469 -0.070929 -0.936014
wb_dma_ch_rf/always_4 -3.385784 -2.193824 2.086025 1.713381 -1.266091 0.602202 0.003713 -4.338943 1.238931 0.578850 3.252696 -1.904137 -2.170291 0.994805 0.239280 1.447270 -1.213169 -0.408424 0.639803 -0.807953
wb_dma_ch_rf/always_9 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_rf/always_8 0.327553 0.173560 1.757412 0.906740 2.975071 -0.037510 0.765828 2.838631 3.168628 1.866042 -1.443882 -2.178761 -3.026160 0.194461 -1.122233 1.400385 -2.770864 -2.257369 -2.062235 -2.554076
assert_wb_dma_rf/input_wb_rf_dout 0.637552 -0.692863 1.890070 0.346541 -0.683314 -1.579180 -0.283754 0.070495 3.466366 -3.922095 2.633444 -1.729702 -1.232213 0.757810 2.470407 0.509143 0.128288 0.182511 -0.208372 1.560670
wb_dma/wire_wb1_addr_o -1.288717 -2.434003 0.297636 2.052296 0.051958 2.488443 2.967623 2.580380 -0.860650 -0.093546 1.231158 0.324057 -0.529865 2.913848 0.435583 -1.201448 0.057164 3.487829 0.292500 -0.220459
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_wb_slv/always_5/stmt_1/expr_1 1.461779 1.155641 1.595532 -0.011887 -1.190572 -1.064322 -0.337006 2.887062 -0.660085 -2.296443 2.035792 -0.203519 -1.580866 6.358128 -0.029255 -1.007302 0.062288 -0.726667 1.510743 1.629283
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.477149 -1.218099 -2.186478 -6.151620 0.019048 -1.533124 1.787295 -1.295870 2.405636 -2.618087 0.064001 -0.797112 3.157841 1.478420 -0.564652 -1.234686 2.231349 3.074721 -1.003181 -0.516125
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 0.948502 1.258931 0.176896 -0.523633 -1.193783 -2.670451 -0.571758 3.302774 0.385898 -3.646560 3.329170 3.562215 -2.417038 3.929739 0.956042 -2.520495 -1.199605 0.775997 1.061535 1.251394
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_wb_slv/reg_slv_dout -0.184584 0.599496 1.626866 -3.452969 -2.973038 -2.577693 -1.049720 -1.122785 -0.571108 -0.625689 3.129097 -0.437367 1.104055 6.758137 -1.731169 -3.631039 0.133355 -1.592696 3.755875 4.817063
wb_dma_ch_pri_enc/always_2 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/always_4 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/inst_u3 -1.205025 0.892848 -1.004550 -3.299090 -0.091633 -2.564829 2.008945 -0.177680 0.981977 -1.632871 1.061964 1.186400 2.611049 -0.462747 -1.179975 -2.657883 1.856475 1.689856 0.796772 -0.483400
wb_dma_wb_slv/always_1/stmt_1 -0.854903 -0.862935 1.845985 -5.460091 -1.018367 -3.710676 -0.784436 1.166064 3.131997 -0.673519 1.361700 1.906882 -0.972083 3.752656 1.494024 -5.437190 -2.270338 0.199495 2.555322 6.000174
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_rf/wire_ch0_am0 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_rf/wire_ch0_am1 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma_wb_mast/wire_mast_drdy 0.952321 1.827564 -3.716268 -0.197334 -0.549024 2.305824 -4.826744 -3.170759 -4.661967 -0.019561 3.423059 2.397964 -0.706629 0.970959 -0.246724 -0.423744 2.746101 0.288503 3.075082 -2.745607
wb_dma_wb_if/wire_mast_pt_out -0.867565 0.851350 1.050470 3.200933 2.334845 -0.603603 0.643282 -1.070602 0.533318 -1.759078 2.992473 -0.182248 -1.167515 0.742757 0.503416 0.516661 -2.172456 -0.212637 1.042048 0.041137
wb_dma_ch_sel/assign_95_valid/expr_1 5.110125 1.649556 -2.169523 -2.719124 -0.792368 -0.042237 -4.990847 3.754027 -2.342369 0.026742 -2.197903 0.924481 -0.458585 4.112669 1.258403 0.229807 3.516928 -2.232293 -0.113912 -0.090153
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 2.151026 0.711681 0.141251 -1.249102 -1.249200 2.106323 2.549553 2.073482 -2.065517 -2.795999 2.280227 0.403279 1.595981 1.586614 -1.750640 -2.047845 4.713214 0.824544 1.234065 -2.434525
wb_dma/constraint_slv0_din 0.415476 0.822310 2.102663 0.579798 -0.283790 -3.233076 -1.908726 -1.029807 3.338931 -0.031567 1.341252 -0.064259 -2.768444 3.047822 0.164923 2.205432 -3.040593 -1.610764 1.149779 0.924130
wb_dma_de/always_4/if_1/if_1 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_rf/always_2 2.854708 1.190969 1.531493 -4.140114 -0.984838 -2.311816 -0.992286 -2.371433 0.365376 0.170229 -1.244599 4.436686 -3.093731 0.696239 -1.179607 -0.992130 -2.983699 -1.468814 1.788096 -0.561934
wb_dma_rf/inst_u24 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/always_1 -2.511454 -2.425196 4.201955 1.459915 -0.085876 -2.119070 0.352476 1.598446 0.572841 0.682125 -1.639992 -0.318959 -3.862293 -0.247338 4.194711 -0.099477 0.386414 -1.039903 0.676904 0.596442
wb_dma_ch_sel/always_38 3.919237 3.164225 0.360701 -0.435916 -0.826765 -1.757029 -3.094066 2.815607 0.934530 -0.095124 -1.808198 2.563920 -0.146591 -0.176932 0.862382 1.679606 1.640547 -1.890954 1.825929 1.194969
wb_dma_ch_sel/always_39 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_sel/always_37 1.400351 0.974861 -0.612663 -6.377541 1.164562 1.344170 1.152035 1.523338 3.280333 2.667344 -3.941327 0.281940 -0.043379 -1.812942 -2.413618 0.200683 1.293508 0.294229 -0.284518 -3.171931
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.081586 -3.275944 -0.273226 -0.784871 3.471744 3.030535 -1.263633 4.093032 0.609657 3.745831 -2.827858 2.709585 -0.213755 -1.549781 3.472751 -3.055246 2.626294 1.271026 0.288237 -0.117615
wb_dma_ch_sel/assign_10_pri3 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_rf/inst_u21 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_rf/wire_ch3_adr0 -2.463319 -1.691161 0.524611 -1.086815 -1.136561 0.855811 2.691625 0.074999 2.225754 0.181793 1.098091 0.298781 -2.439159 1.296793 -0.959814 1.361312 -0.386815 3.020513 -0.908044 -4.171898
wb_dma_ch_rf/input_dma_busy 0.327553 0.173560 1.757412 0.906740 2.975071 -0.037510 0.765828 2.838631 3.168628 1.866042 -1.443882 -2.178761 -3.026160 0.194461 -1.122233 1.400385 -2.770864 -2.257369 -2.062235 -2.554076
wb_dma_ch_sel/assign_134_req_p0 3.052434 1.811103 0.551295 -1.143280 -0.638712 2.201739 1.484747 3.920791 -2.736511 -2.405055 0.497553 -0.716269 0.162123 1.148327 -1.974723 -1.957150 4.139022 -1.696147 -0.034503 -2.952555
wb_dma/wire_wb0m_data_o -4.502854 -3.077505 2.151369 2.027014 0.719091 -0.866254 3.563270 2.144617 2.351479 1.305975 3.347040 -0.698052 -1.624931 2.816573 -0.235678 -1.371278 -1.963029 2.310842 0.887795 -0.274266
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_ch_rf/always_6/if_1 -1.687756 1.433939 -1.305739 -1.961474 -1.567264 -1.372488 1.428473 -0.574499 0.042752 2.979164 0.174937 4.014802 3.094448 0.033486 -2.937463 0.348331 2.249716 2.052910 2.710718 -1.850161
wb_dma 0.239035 0.767284 -1.490516 -1.336945 -0.199749 -0.675196 -0.593344 0.834647 -1.503656 0.585268 -2.326529 -0.161095 1.698681 -0.812783 -0.376814 -0.745733 0.670170 -0.681058 -1.020003 0.821987
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 3.208184 0.896371 0.301738 0.996320 2.775662 2.100633 0.282640 1.511662 0.000193 -0.160350 -0.339475 1.823179 0.107457 -3.176414 0.303590 -0.656639 1.670267 -0.429047 1.050765 -1.854770
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.381217 -0.177022 1.629494 2.694331 1.216003 1.110632 -1.642174 1.073355 0.565068 0.820113 -0.566250 -1.156605 -2.591488 0.648679 1.215496 1.722795 -1.649953 -1.905695 -0.267735 0.443957
assert_wb_dma_rf/input_wb_rf_adr 0.637552 -0.692863 1.890070 0.346541 -0.683314 -1.579180 -0.283754 0.070495 3.466366 -3.922095 2.633444 -1.729702 -1.232213 0.757810 2.470407 0.509143 0.128288 0.182511 -0.208372 1.560670
wb_dma_ch_rf/always_6/if_1/if_1 -1.687756 1.433939 -1.305739 -1.961474 -1.567264 -1.372488 1.428473 -0.574499 0.042752 2.979164 0.174937 4.014802 3.094448 0.033486 -2.937463 0.348331 2.249716 2.052910 2.710718 -1.850161
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_arb/wire_gnt 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.801699 1.064883 1.503528 2.634171 -0.683231 -1.527413 -1.405852 -0.645959 0.572065 1.669624 1.498214 1.466252 -1.440388 2.245255 -0.320047 1.918218 -1.883190 -0.818475 2.516902 0.928455
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_rf/always_1/case_1/cond -2.511454 -2.425196 4.201955 1.459915 -0.085876 -2.119070 0.352476 1.598446 0.572841 0.682125 -1.639992 -0.318959 -3.862293 -0.247338 4.194711 -0.099477 0.386414 -1.039903 0.676904 0.596442
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_wb_slv/assign_4/expr_1 -4.646619 -0.819871 0.952868 2.336042 2.403709 -1.565058 3.155219 1.230226 0.434173 -0.224494 3.767390 -0.228128 -0.754203 4.055378 -0.063913 -0.407782 -1.670494 1.252211 0.787478 -0.986549
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.972250 0.648059 0.853228 1.385141 1.509759 2.862823 -0.077813 -3.180829 0.294833 -0.705917 1.856900 -0.330332 1.223675 -0.650347 -0.163530 1.602797 1.261232 0.506752 3.121491 0.151651
wb_dma_de/always_3/if_1/stmt_1 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_sel/assign_104_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_rf/always_9/stmt_1 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_wb_if/input_mast_adr -0.665458 -1.314222 0.777923 3.098555 -1.315416 1.147038 2.175438 2.914504 -1.478898 -1.444250 2.371203 -0.577627 0.432778 3.749393 0.218238 -0.668684 1.432104 1.722098 0.228292 0.439557
assert_wb_dma_ch_arb/input_req 2.493866 -0.327770 1.032373 1.523462 1.385221 2.193666 0.744468 4.674500 -1.388975 -0.711116 0.485014 1.610889 -2.523262 3.640059 0.850456 -1.373090 0.877899 0.868971 0.996581 -1.470678
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_wb_if/input_wbm_data_i -0.184584 0.599496 1.626866 -3.452969 -2.973038 -2.577693 -1.049720 -1.122785 -0.571108 -0.625689 3.129097 -0.437367 1.104055 6.758137 -1.731169 -3.631039 0.133355 -1.592696 3.755875 4.817063
wb_dma_de/wire_tsz_cnt_is_0_d 3.208184 0.896371 0.301738 0.996320 2.775662 2.100633 0.282640 1.511662 0.000193 -0.160350 -0.339475 1.823179 0.107457 -3.176414 0.303590 -0.656639 1.670267 -0.429047 1.050765 -1.854770
wb_dma/wire_dma_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel_checker/input_ch_sel_r 0.164546 -0.514716 1.643259 -1.394805 -1.103179 -0.130994 -0.679127 -3.611863 2.209878 -0.609218 2.869005 0.112004 -0.527655 1.274710 0.070104 0.494825 -0.214935 0.041170 2.438691 1.033767
wb_dma_ch_sel/assign_119_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_inc30r/input_in -2.309762 -2.873748 1.638658 -1.039400 -4.770991 0.598807 1.871884 0.245215 4.080315 0.158005 2.230113 -0.652790 0.241316 0.390476 0.031227 2.670771 4.318856 2.157455 -0.449226 -2.499724
wb_dma_ch_pri_enc/inst_u15 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u14 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u17 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/wire_dma_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_pri_enc/inst_u11 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u10 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u13 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u12 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u19 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u18 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/assign_110_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_rf/inst_u30 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.732256 1.636642 1.126328 -2.385403 -2.530520 -1.162682 -2.443075 -3.096440 2.875614 -1.624246 2.231198 -1.471798 -0.173704 2.074182 -0.241222 3.072997 1.663784 -1.302778 2.270469 0.682359
wb_dma_ch_pri_enc/wire_pri6_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_rf/assign_6_csr_we 3.713540 0.446885 0.897104 -5.443427 0.819104 -0.868203 -0.004303 -2.053317 1.396281 -0.702738 -1.846158 1.768078 -2.837092 1.173381 -1.106492 -0.775304 -2.907396 -0.912710 0.077161 -1.173030
wb_dma_de/assign_82_rd_ack 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_ch_sel/assign_96_valid 5.050992 -0.504858 -2.360023 -2.658402 -3.398810 -3.071661 -1.953183 0.254024 -1.618966 0.143046 -0.982988 4.219962 0.337387 6.141575 -0.334587 2.016286 0.608047 -0.152478 -0.552448 -0.662210
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/reg_next_ch 4.404168 1.243900 -0.878637 -2.658562 0.109364 0.602712 -2.089905 -0.823438 1.683007 0.336246 -2.476452 1.840186 0.137769 -0.701488 0.537902 2.636810 0.647535 0.553453 1.080507 0.079107
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.676122 1.197349 1.837867 2.784441 3.421996 2.384912 -0.479874 -0.172041 -1.187924 -0.350674 0.524240 -1.114192 0.271496 1.240353 0.193978 -0.450162 -0.853527 -1.629205 2.687019 2.476900
assert_wb_dma_ch_arb 2.493866 -0.327770 1.032373 1.523462 1.385221 2.193666 0.744468 4.674500 -1.388975 -0.711116 0.485014 1.610889 -2.523262 3.640059 0.850456 -1.373090 0.877899 0.868971 0.996581 -1.470678
wb_dma/wire_csr 2.983944 -2.239517 -0.833886 -2.421774 1.315722 4.468890 -0.046403 -0.361173 -3.489980 2.990798 -3.422193 3.236274 -0.835398 2.090937 0.253476 -2.398438 -2.881280 1.764768 0.912499 2.313804
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_wb_if/input_mast_din 0.814045 -1.488581 0.653682 3.029535 2.661306 2.077728 0.394821 -1.698365 -0.576534 1.235841 1.244442 -0.167290 1.795872 1.656588 0.931660 -0.323608 -0.672671 1.549240 2.739212 2.993202
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_ch_rf/reg_sw_pointer_r 5.973038 2.084761 -1.157308 -2.631253 -0.023360 -0.945210 -1.200395 -0.548367 1.300453 -3.946376 -2.164847 0.754726 1.119102 -0.894629 1.476645 2.284764 0.581504 0.780171 -0.158424 1.525951
wb_dma_ch_sel/assign_142_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_rf 1.441999 0.122417 -1.049156 -4.247307 -1.770072 -0.864218 -1.315274 0.864580 0.138387 0.767906 -2.795465 -0.439081 1.230698 0.957584 -0.344644 0.256378 2.116762 -0.994856 -1.130106 0.170791
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.156352 -2.998467 1.363411 1.837514 0.594386 1.187946 -0.178262 1.389562 1.340500 2.400314 -1.591208 0.017168 -3.437746 -0.156174 2.610540 2.027505 -0.649357 0.495600 -1.487035 -1.962067
wb_dma_de/reg_chunk_cnt 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.081586 -3.275944 -0.273226 -0.784871 3.471744 3.030535 -1.263633 4.093032 0.609657 3.745831 -2.827858 2.709585 -0.213755 -1.549781 3.472751 -3.055246 2.626294 1.271026 0.288237 -0.117615
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.618271 -3.260194 0.159135 0.509028 2.770909 2.126376 0.043443 4.935578 -0.525580 3.078240 -2.069943 3.658050 1.289142 -1.303616 2.859567 -3.579011 3.328324 0.514816 0.016479 -0.006180
wb_dma/input_wb0m_data_i -0.184584 0.599496 1.626866 -3.452969 -2.973038 -2.577693 -1.049720 -1.122785 -0.571108 -0.625689 3.129097 -0.437367 1.104055 6.758137 -1.731169 -3.631039 0.133355 -1.592696 3.755875 4.817063
wb_dma_de/always_15/stmt_1 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
wb_dma/wire_ch7_csr 2.848465 0.239992 -1.740738 -2.218085 -0.710965 2.227084 -0.500344 0.738857 -2.531384 0.938520 -2.336583 1.341647 2.042605 0.205101 -0.582936 -0.234830 2.842722 0.599824 0.335405 -0.308605
wb_dma/input_wb0_ack_i 1.838774 0.970903 -2.321117 -1.628172 0.538495 0.724600 -1.758209 -6.071341 -1.163045 1.146803 1.670146 1.912901 2.809756 0.934186 -1.433515 1.145410 0.871620 1.686970 3.884822 0.127819
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.236948 0.418485 0.372055 0.709900 -0.930371 0.476409 1.520954 4.094454 -1.960562 -2.161761 1.346026 0.070633 0.119245 4.700186 -0.326314 -1.486959 2.026047 0.963239 0.720146 0.074892
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.867691 -0.068067 1.732334 1.046572 1.793081 0.888177 -0.242177 3.095342 -1.128707 -1.027794 1.316849 1.121199 -2.644092 4.468187 1.229869 -2.738194 -1.085483 -0.197417 1.971289 1.435136
wb_dma_ch_sel/assign_125_de_start 3.919237 3.164225 0.360701 -0.435916 -0.826765 -1.757029 -3.094066 2.815607 0.934530 -0.095124 -1.808198 2.563920 -0.146591 -0.176932 0.862382 1.679606 1.640547 -1.890954 1.825929 1.194969
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma_ch_sel/input_dma_busy 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_inc30r -2.159349 -4.131824 -0.595367 1.607958 -2.318496 2.608991 2.266585 2.601891 1.262565 1.238843 1.011290 0.963928 0.240477 1.253185 0.885736 1.227975 2.212863 4.250403 -1.906733 -2.333643
wb_dma_ch_sel/always_45/case_1 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_sel/assign_117_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.558741 2.135501 0.609824 -1.065609 -0.852853 0.399507 -1.843369 -3.655556 1.697335 -2.111321 2.294199 -1.882087 1.509966 1.953460 -0.121337 2.573322 1.434625 0.071684 3.653129 2.638021
wb_dma/wire_ch3_adr0 -2.463319 -1.691161 0.524611 -1.086815 -1.136561 0.855811 2.691625 0.074999 2.225754 0.181793 1.098091 0.298781 -2.439159 1.296793 -0.959814 1.361312 -0.386815 3.020513 -0.908044 -4.171898
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_de/always_6/if_1/if_1/cond 3.190239 0.497328 0.745402 4.702085 3.458845 2.754708 -0.704839 2.809545 -1.605198 0.607487 -1.629435 -1.569645 -0.216902 1.065275 1.395754 0.965276 -0.296318 -0.641514 0.824082 1.718180
wb_dma/wire_mast1_pt_out -0.867565 0.851350 1.050470 3.200933 2.334845 -0.603603 0.643282 -1.070602 0.533318 -1.759078 2.992473 -0.182248 -1.167515 0.742757 0.503416 0.516661 -2.172456 -0.212637 1.042048 0.041137
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_ch_sel/always_48 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_ch_sel/always_43 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_ch_sel/always_42 2.983944 -2.239517 -0.833886 -2.421774 1.315722 4.468890 -0.046403 -0.361173 -3.489980 2.990798 -3.422193 3.236274 -0.835398 2.090937 0.253476 -2.398438 -2.881280 1.764768 0.912499 2.313804
wb_dma_ch_sel/always_40 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_ch_sel/always_47 0.479963 -1.426368 0.554962 2.065984 -1.622074 -0.098462 0.018909 1.420170 2.852665 0.781865 -0.401207 0.610234 0.101685 1.078597 1.583136 3.946878 1.024320 2.084626 -0.025464 0.270461
wb_dma_ch_sel/always_46 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_sel/always_45 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_ch_sel/always_44 -2.397373 -0.925051 2.034137 -3.900494 -3.672942 -0.213632 1.497642 -0.866523 2.082171 -0.371751 1.272747 -1.928266 -1.902862 2.737941 -1.301067 0.571070 1.671053 0.607807 0.651739 -1.617399
wb_dma_ch_sel/assign_152_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_rf/input_ndnr 3.524318 0.119859 0.241246 1.179836 1.901071 4.060134 1.887930 0.121090 -1.168328 -0.476661 0.806997 0.466728 2.255940 -0.714255 -0.648949 0.117722 4.054262 1.436011 2.345831 -2.079948
wb_dma_de/always_4/if_1/stmt_1 5.092131 1.101351 1.906305 0.584722 1.607402 2.670008 -1.017562 1.464821 0.145778 0.251399 -0.393164 0.736198 -1.605475 1.076770 0.004870 1.262782 1.466327 -1.699713 2.048592 -1.525211
wb_dma_ch_pri_enc/wire_pri4_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_sel/assign_111_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_wb_slv/assign_2_pt_sel -1.373007 0.499785 -1.477331 3.762292 5.534083 1.200231 3.133774 1.417949 -1.825158 -0.656571 1.526587 2.353921 0.804388 0.037120 0.376645 -3.329546 -4.207788 4.403275 2.326689 2.451089
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 4.508282 1.681199 0.625115 -0.407606 -0.919030 0.253151 -1.258554 1.668684 1.387056 -1.104057 -1.894215 -1.449637 1.338489 1.548692 0.507637 3.479188 2.785509 -0.708326 0.662557 1.160231
wb_dma_ch_sel/assign_144_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_de/input_pointer 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.544624 1.402141 -0.029235 -1.375076 -0.110562 2.637475 0.010947 -3.431066 -0.056332 -1.969767 2.334401 -1.052424 1.615053 2.891851 -0.990539 1.114823 1.075445 2.234432 3.905297 1.829523
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.819450 0.749744 1.103364 -3.077527 -2.374712 -1.577249 -1.120506 -4.527297 3.142843 0.023843 0.957527 -0.701808 0.228400 2.852471 -1.410750 3.871893 0.016498 -0.575800 1.962058 0.307467
wb_dma_ch_rf/input_wb_rf_adr 2.108909 -0.082523 -2.906666 -0.328098 -1.094604 3.304260 -3.676187 2.859342 5.520535 1.079170 5.758661 0.874623 2.520953 1.977450 -2.596360 -3.317722 -2.048552 -0.703073 -3.235986 3.109190
wb_dma_ch_sel/input_pointer0 1.912693 -0.735219 1.751568 0.455000 0.710367 2.321898 2.200759 -1.094258 2.027233 0.028539 2.362708 1.144518 1.071817 -1.697114 -0.855790 0.835948 3.616393 0.816665 2.277235 -3.339905
wb_dma_ch_sel/input_pointer1 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma_ch_sel/input_pointer2 0.164546 -0.514716 1.643259 -1.394805 -1.103179 -0.130994 -0.679127 -3.611863 2.209878 -0.609218 2.869005 0.112004 -0.527655 1.274710 0.070104 0.494825 -0.214935 0.041170 2.438691 1.033767
wb_dma_ch_sel/input_pointer3 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma_de/reg_chunk_0 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_sel/assign_151_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/assign_138_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_sel/reg_am0 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma/assign_2_dma_req 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.225264 -0.490207 0.676002 -1.795664 -0.209820 1.259615 1.199665 -0.505787 2.786514 -1.684224 2.622498 2.003830 -1.452521 -3.675097 0.110721 -0.511713 2.355198 1.076139 0.398655 -4.320681
wb_dma_ch_rf/wire_ch_csr 0.921466 0.480279 -1.704141 -3.436141 0.288349 -0.008027 0.709442 3.622932 -1.486814 3.140275 -3.862165 1.837927 1.101438 1.916781 -1.987218 -0.972981 0.783919 0.438553 -0.437120 -1.094239
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.739463 -3.789278 1.693937 0.441933 -3.867202 0.718647 1.301878 -0.831938 2.354691 0.327240 2.139608 -1.203082 0.314754 4.114230 1.019874 1.658595 1.193211 2.627974 0.647017 2.137144
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_sel/assign_118_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_ch_rf/input_de_adr1_we 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_wb_mast/input_mast_din 0.814045 -1.488581 0.653682 3.029535 2.661306 2.077728 0.394821 -1.698365 -0.576534 1.235841 1.244442 -0.167290 1.795872 1.656588 0.931660 -0.323608 -0.672671 1.549240 2.739212 2.993202
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 1.501536 -1.170861 -1.060908 -5.214517 0.589705 -1.048230 3.009603 -1.033779 2.372714 -2.134445 -0.744470 -3.261175 4.002502 3.185751 -1.376889 -0.401728 2.337790 2.686513 -1.054925 -0.049026
wb_dma_de/always_2/if_1/stmt_1 -2.397373 -0.925051 2.034137 -3.900494 -3.672942 -0.213632 1.497642 -0.866523 2.082171 -0.371751 1.272747 -1.928266 -1.902862 2.737941 -1.301067 0.571070 1.671053 0.607807 0.651739 -1.617399
wb_dma_de/assign_65_done/expr_1 4.248929 1.517675 0.383388 0.656640 2.900867 1.729322 -0.961968 0.127889 0.123247 -0.141517 -0.275129 2.486789 -0.594775 -1.706648 0.499662 0.003813 -0.037448 -0.404680 2.282551 -0.414887
wb_dma_ch_sel/reg_de_start_r 5.111720 2.275068 -0.365167 -1.883588 -0.455015 -0.257418 -2.509737 2.416141 0.938859 -1.311685 -1.990420 1.057846 0.001819 0.507636 0.930995 1.804610 2.309960 -1.021923 0.565755 0.303094
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/input_dma_rest -1.416023 -1.445221 0.884910 0.523111 -0.139082 0.501833 1.629905 -3.898405 1.826803 1.919938 1.224049 0.474788 -0.113713 0.875924 -1.186105 2.360392 -1.909066 2.039120 1.419918 -0.744514
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.972497 -1.547612 1.875905 0.278589 0.645759 1.118040 2.967122 -3.157715 2.288722 2.579202 1.243519 1.988998 1.391279 -0.949156 -2.126565 1.871371 1.481086 0.960631 2.254997 -3.439523
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_de/wire_de_csr 1.758191 -0.087219 0.346510 -0.032188 0.800841 2.657573 0.710599 -4.857102 0.419306 0.764542 0.775679 -0.243575 1.245353 -0.245856 -1.307917 2.425829 0.019343 1.398752 2.443012 -0.625208
wb_dma_ch_sel/reg_ndnr 3.524318 0.119859 0.241246 1.179836 1.901071 4.060134 1.887930 0.121090 -1.168328 -0.476661 0.806997 0.466728 2.255940 -0.714255 -0.648949 0.117722 4.054262 1.436011 2.345831 -2.079948
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_sel/reg_txsz 3.283709 1.779722 0.697233 1.431712 2.676376 1.073315 -1.488350 0.049091 0.725018 -0.447154 0.524301 0.182967 1.054362 -3.775663 0.702085 -0.066567 2.283489 -2.302786 1.922730 -0.087485
wb_dma_rf/always_1/case_1/stmt_10 0.460210 -0.525909 1.727061 1.136227 0.704709 -0.429206 -0.341498 -0.390933 2.001313 -3.252639 4.044625 -2.669381 -0.653467 1.638702 1.184631 -1.130075 0.402058 -0.754436 0.490324 1.104334
wb_dma_ch_pri_enc/inst_u28 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u29 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/wire_de_adr1 -0.744107 -1.497409 1.302026 2.793993 1.059619 1.189714 2.400144 0.519931 1.045321 0.213455 2.009136 0.219700 0.511503 -1.052023 0.094245 0.026266 1.394892 1.015795 0.566064 -1.701825
wb_dma_ch_arb/always_2/block_1/case_1 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_de/always_18/stmt_1/expr_1 -0.461796 0.240969 0.210542 4.225682 -2.100460 0.350118 -0.200934 -0.970643 -2.376249 -0.316432 3.877084 -1.597680 1.874659 3.790356 -1.250283 2.134082 2.565288 -0.440936 1.533280 -0.405474
wb_dma_ch_arb/always_1/if_1 1.716153 -0.171377 -0.921967 -2.957956 -0.712773 1.677341 3.556941 1.183830 0.097613 -1.455295 0.276879 2.509948 2.867995 -1.586769 -1.449336 -1.639566 4.362891 3.168885 0.786705 -2.673772
wb_dma_ch_pri_enc/inst_u20 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u21 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u22 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u23 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u24 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u25 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u26 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_pri_enc/inst_u27 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/wire_dma_busy 0.975738 1.771964 1.955755 -0.528551 3.938074 0.115551 0.654513 0.683757 3.871427 1.787251 -1.609699 -3.000962 -2.519715 -1.197551 -2.188990 2.337236 -2.336444 -3.106297 -1.101401 -3.713540
wb_dma_ch_sel/reg_ack_o 2.100685 1.195700 0.806126 -2.117431 -0.713984 0.314493 -0.190565 -4.676528 2.176109 -0.357094 0.715197 -1.468144 1.823406 1.512434 -1.382601 3.032696 0.401151 0.552781 2.922083 1.507872
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_rf/reg_csr_r 2.854708 1.190969 1.531493 -4.140114 -0.984838 -2.311816 -0.992286 -2.371433 0.365376 0.170229 -1.244599 4.436686 -3.093731 0.696239 -1.179607 -0.992130 -2.983699 -1.468814 1.788096 -0.561934
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.967983 -0.201844 0.837883 -1.693618 -0.474022 1.333434 0.032755 3.828259 -0.475879 -0.020019 -0.454220 1.098149 -3.518631 5.999219 -0.012888 -0.327994 0.237366 0.984931 0.730957 -1.588712
assert_wb_dma_ch_sel 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_rf/always_27/stmt_1/expr_1 6.016940 2.851694 -0.998623 -3.340369 -0.148996 -0.187173 -1.821980 0.158544 0.529639 -1.341502 -2.389915 1.742983 1.103108 0.378141 -0.295421 1.878235 1.420064 -0.267733 1.294324 0.538669
wb_dma_ch_sel/inst_ch2 0.164546 -0.514716 1.643259 -1.394805 -1.103179 -0.130994 -0.679127 -3.611863 2.209878 -0.609218 2.869005 0.112004 -0.527655 1.274710 0.070104 0.494825 -0.214935 0.041170 2.438691 1.033767
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_ch_sel/assign_122_valid 4.167604 1.042380 1.123029 -1.660907 0.064536 1.829784 -1.048556 1.585965 0.114601 0.536427 -1.222728 0.381964 -1.534220 3.101504 -0.599577 1.381137 1.340266 -0.944121 1.502399 -1.196043
wb_dma_rf/wire_dma_abort 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_de/assign_67_dma_done_all/expr_1 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
wb_dma_de/always_4/if_1/cond 4.114406 1.345727 1.197008 0.059038 2.143190 0.899336 -1.341434 1.953365 0.975019 -0.111524 -0.261708 2.982879 -2.631898 -0.454428 0.758649 -0.091702 -0.309240 -1.151129 1.696074 -1.307760
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.076934 -3.032307 0.711718 4.068772 0.240531 1.099921 2.524890 3.183722 1.955438 0.632986 0.183040 1.051249 1.692853 -0.146004 2.267928 1.140559 1.751115 3.333718 0.181774 0.997866
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.477149 -1.218099 -2.186478 -6.151620 0.019048 -1.533124 1.787295 -1.295870 2.405636 -2.618087 0.064001 -0.797112 3.157841 1.478420 -0.564652 -1.234686 2.231349 3.074721 -1.003181 -0.516125
wb_dma_ch_sel/assign_156_req_p0 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
assert_wb_dma_ch_arb/input_advance 2.493866 -0.327770 1.032373 1.523462 1.385221 2.193666 0.744468 4.674500 -1.388975 -0.711116 0.485014 1.610889 -2.523262 3.640059 0.850456 -1.373090 0.877899 0.868971 0.996581 -1.470678
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.170000 0.055350 1.134151 -1.843253 -1.967262 -0.407296 0.051647 0.123969 1.235326 -0.614508 1.253936 -0.269579 -2.093798 4.764531 -0.728358 1.109662 -0.350173 0.621097 0.959188 -0.482137
wb_dma_ch_rf/reg_ch_tot_sz_r 2.774890 1.195963 1.585903 4.333037 3.830139 2.095287 -0.880072 1.918782 0.022119 1.749322 -1.617517 -3.388930 1.180150 -1.714697 0.400140 1.818465 2.107031 -3.241847 0.863420 0.168162
wb_dma_ch_rf/wire_ch_adr0 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_ch_rf/wire_ch_adr1 0.321189 -0.395365 2.878325 2.521231 0.144886 -1.310176 1.378654 1.710231 2.101563 -2.682962 4.323339 -1.681822 1.695280 -0.551129 0.572878 -1.825048 3.739201 -1.900156 0.831720 0.201735
wb_dma/wire_ch0_adr0 -0.740703 -2.372819 0.807212 -3.080494 -3.194729 0.738215 -0.529251 -1.092384 0.792283 1.545596 1.226387 -0.174159 -1.403099 6.983683 -0.649482 0.263520 -0.391137 1.573403 1.282156 1.244825
wb_dma/wire_ch0_adr1 0.086269 0.294797 1.485914 2.914837 -1.386275 -0.466899 0.782741 2.057709 -0.398451 -2.308426 2.890743 -1.153070 -0.124119 2.841376 0.111824 0.407906 1.440341 -0.491183 0.375554 0.171911
wb_dma_ch_pri_enc/wire_pri24_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma/input_dma_rest_i -1.416023 -1.445221 0.884910 0.523111 -0.139082 0.501833 1.629905 -3.898405 1.826803 1.919938 1.224049 0.474788 -0.113713 0.875924 -1.186105 2.360392 -1.909066 2.039120 1.419918 -0.744514
wb_dma_inc30r/assign_1_out -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_sel/assign_133_req_p0 3.052434 1.811103 0.551295 -1.143280 -0.638712 2.201739 1.484747 3.920791 -2.736511 -2.405055 0.497553 -0.716269 0.162123 1.148327 -1.974723 -1.957150 4.139022 -1.696147 -0.034503 -2.952555
wb_dma_ch_rf/always_23 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_inc30r/reg_out_r -1.787854 -4.367942 2.475681 3.269754 -2.188258 1.844697 1.165634 3.003641 2.751663 2.088722 0.417412 -1.971972 0.723476 0.769475 3.207371 1.581234 3.614169 1.259242 0.490793 2.368827
wb_dma/wire_pointer2 0.164546 -0.514716 1.643259 -1.394805 -1.103179 -0.130994 -0.679127 -3.611863 2.209878 -0.609218 2.869005 0.112004 -0.527655 1.274710 0.070104 0.494825 -0.214935 0.041170 2.438691 1.033767
wb_dma/wire_pointer3 0.984283 -0.623543 1.090102 -1.496090 -0.461559 1.275868 0.913018 -4.770150 1.974918 1.383270 1.013028 0.735057 -0.185975 0.511234 -1.754030 2.774740 -0.307633 1.095603 2.071487 -2.112295
wb_dma/wire_pointer0 1.912693 -0.735219 1.751568 0.455000 0.710367 2.321898 2.200759 -1.094258 2.027233 0.028539 2.362708 1.144518 1.071817 -1.697114 -0.855790 0.835948 3.616393 0.816665 2.277235 -3.339905
wb_dma/wire_pointer1 3.082038 0.365548 1.577368 -0.710057 0.359799 2.175202 0.379778 -2.043384 1.816120 -0.608141 2.056280 1.074824 -0.670128 0.755319 -0.649175 1.692252 1.425984 0.748689 2.998271 -1.886813
wb_dma/wire_mast0_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_rf/always_26 5.973038 2.084761 -1.157308 -2.631253 -0.023360 -0.945210 -1.200395 -0.548367 1.300453 -3.946376 -2.164847 0.754726 1.119102 -0.894629 1.476645 2.284764 0.581504 0.780171 -0.158424 1.525951
wb_dma_de/always_23/block_1/case_1/block_5 1.041062 -2.448855 -0.569733 -1.243986 4.065406 1.487236 -2.033691 -0.726964 0.539692 4.405681 -3.391554 2.899418 -1.013329 -2.000309 2.642852 -0.240173 1.087137 1.198528 0.710425 -2.340508
wb_dma_ch_sel/assign_144_req_p0/expr_1 4.032348 1.787056 0.905001 -1.388644 -0.851026 0.616313 -0.682797 2.793709 -0.809455 -1.123993 -0.240056 0.347348 -0.571233 3.732194 -0.785251 0.361372 2.386096 -1.277625 1.301929 -0.712224
wb_dma_ch_rf/wire_ch_am0_we -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma_ch_rf/always_25 0.496655 -1.800550 1.151429 1.494021 -1.236544 -1.057562 0.288354 1.387360 3.948596 -1.294100 -0.296711 -0.334847 -0.655812 -0.052382 2.908776 3.241132 0.333492 1.844608 -1.171267 0.871447
wb_dma/wire_dma_rest -1.416023 -1.445221 0.884910 0.523111 -0.139082 0.501833 1.629905 -3.898405 1.826803 1.919938 1.224049 0.474788 -0.113713 0.875924 -1.186105 2.360392 -1.909066 2.039120 1.419918 -0.744514
wb_dma_wb_mast/input_mast_adr -0.665458 -1.314222 0.777923 3.098555 -1.315416 1.147038 2.175438 2.914504 -1.478898 -1.444250 2.371203 -0.577627 0.432778 3.749393 0.218238 -0.668684 1.432104 1.722098 0.228292 0.439557
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866416 -0.740372 0.800825 -3.135663 -1.743931 2.787494 0.391578 -2.436094 2.232608 -1.128100 1.943895 -0.083803 -1.913581 -0.569561 -0.614652 1.767498 2.309419 1.262688 0.609016 -4.225163
wb_dma_ch_sel/always_44/case_1 -2.397373 -0.925051 2.034137 -3.900494 -3.672942 -0.213632 1.497642 -0.866523 2.082171 -0.371751 1.272747 -1.928266 -1.902862 2.737941 -1.301067 0.571070 1.671053 0.607807 0.651739 -1.617399
wb_dma/wire_ch0_am0 -1.023989 -2.676273 0.507269 1.114655 -0.325547 1.510140 -0.906641 0.791687 -0.523897 2.778994 0.958400 1.163442 -2.390839 4.903513 0.462754 -0.156675 -1.698083 0.903849 0.227138 -0.138362
wb_dma/wire_ch0_am1 0.479963 -1.426368 0.554962 2.065984 -1.622074 -0.098462 0.018909 1.420170 2.852665 0.781865 -0.401207 0.610234 0.101685 1.078597 1.583136 3.946878 1.024320 2.084626 -0.025464 0.270461
wb_dma_ch_rf/always_19/if_1 1.381217 -0.177022 1.629494 2.694331 1.216003 1.110632 -1.642174 1.073355 0.565068 0.820113 -0.566250 -1.156605 -2.591488 0.648679 1.215496 1.722795 -1.649953 -1.905695 -0.267735 0.443957
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.833968 -2.292504 0.761159 -3.520677 -2.982833 0.796506 -0.052997 0.099651 0.960817 1.815133 -0.176188 -0.430374 -3.167484 4.665106 -0.633596 0.860743 -0.111257 0.954050 -0.878862 -2.180731
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.473004 -3.459976 0.385918 -0.833010 0.273129 -1.181668 -1.276163 -1.979720 -3.787876 3.861072 0.926570 5.140114 0.468410 2.576504 -1.169214 -2.559657 1.400750 -4.414167 -0.906246 -3.525909
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.535388 -0.031967 -0.385066 2.930655 -1.231578 0.630716 -0.705840 -2.973797 -1.755724 1.382950 3.523392 -1.118910 1.125000 3.712705 -1.595366 2.489694 1.316246 0.285939 2.152367 -1.144799
wb_dma_de/always_3/if_1 0.001069 -1.571770 1.120463 4.380273 -1.080734 -0.454693 2.329993 3.367734 1.496956 -0.660887 1.433508 0.346676 2.547372 0.722156 1.333043 1.385661 2.813524 1.872243 0.279266 1.111250
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/assign_16_ch_adr1_we 0.301234 0.370506 1.947565 3.649206 -0.549434 -0.703544 1.811963 1.759717 0.590253 -2.036432 3.376070 -0.913358 1.665851 -0.074613 -0.305309 0.330702 3.380511 -1.083841 0.704728 -0.954078
wb_dma_wb_if/wire_wbm_data_o -4.502854 -3.077505 2.151369 2.027014 0.719091 -0.866254 3.563270 2.144617 2.351479 1.305975 3.347040 -0.698052 -1.624931 2.816573 -0.235678 -1.371278 -1.963029 2.310842 0.887795 -0.274266
wb_dma_ch_pri_enc/wire_pri_out_tmp 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.785329 0.256460 1.057035 1.422727 1.600021 3.087844 1.245153 3.671536 -0.977936 -0.931179 0.751670 1.719235 -1.405874 2.192847 0.121573 -0.385967 2.274778 0.956506 1.649166 -2.634931
wb_dma_ch_sel/always_48/case_1/stmt_1 2.116858 -0.860708 -0.010098 -1.918412 -0.620232 2.965394 4.627551 1.175644 -0.088582 -0.554962 -0.713277 0.254898 3.889867 0.073274 -1.944981 -0.174327 4.795903 3.289224 0.791656 -2.022115
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
assert_wb_dma_ch_arb/input_grant0 2.493866 -0.327770 1.032373 1.523462 1.385221 2.193666 0.744468 4.674500 -1.388975 -0.711116 0.485014 1.610889 -2.523262 3.640059 0.850456 -1.373090 0.877899 0.868971 0.996581 -1.470678
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_pri_enc/wire_pri18_out 2.167644 0.575171 1.074787 -0.535794 1.395328 0.658511 -0.293764 -1.737906 2.455644 -0.563462 1.833994 2.899829 -1.807728 -1.531750 0.281431 0.489072 -0.635121 0.557610 2.410701 -1.567887
wb_dma_de/assign_6_adr0_cnt_next -1.156352 -2.998467 1.363411 1.837514 0.594386 1.187946 -0.178262 1.389562 1.340500 2.400314 -1.591208 0.017168 -3.437746 -0.156174 2.610540 2.027505 -0.649357 0.495600 -1.487035 -1.962067
wb_dma_ch_rf/reg_ch_err 3.021730 0.932344 0.105667 -3.205766 -0.197881 0.613623 0.256213 0.577048 1.049470 -1.051094 0.974332 3.494440 -0.981877 1.275108 -0.576638 -0.633889 1.547713 1.425454 2.305123 -2.043136
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.989836 0.093309 1.649861 1.442136 1.458474 2.924621 1.001350 0.300725 1.161321 -0.542932 1.663960 1.078998 -1.644496 0.405130 -0.145727 1.563977 1.247715 0.841888 2.017769 -3.002970
wb_dma_wb_slv/input_wb_addr_i -1.971396 0.746064 0.695369 -5.324251 0.592260 -4.261620 -0.724694 0.870520 2.127064 -2.575561 1.386644 2.632025 -1.455755 3.679490 2.413419 -4.851174 -3.188431 0.451580 1.727631 5.356686
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.277847 -0.686577 0.805375 1.437134 1.475043 -0.215884 -0.311909 -0.398785 1.886478 -0.393216 1.915648 2.441145 -2.579608 -1.322593 1.535967 -0.543393 -2.340621 0.778401 0.835438 -0.267306
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 4.523256 0.988950 0.795663 1.683935 2.304967 3.407403 -0.479320 0.013245 -1.288866 0.340562 -0.641006 -0.164896 0.540474 0.290184 -0.144182 1.152077 1.338182 -0.703994 2.143479 -0.173046
