
RTC_And_Alarm_With_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005718  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080058c8  080058c8  000068c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005958  08005958  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005958  08005958  00006958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005960  08005960  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005960  08005960  00006960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005964  08005964  00006964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005968  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000710  20000068  080059d0  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000778  080059d0  00007778  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012a17  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ae7  00000000  00000000  00019aaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  0001c598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c48  00000000  00000000  0001d5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002acea  00000000  00000000  0001e1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012f9f  00000000  00000000  00048ee2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00100d09  00000000  00000000  0005be81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015cb8a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a00  00000000  00000000  0015cbd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  001615d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080058b0 	.word	0x080058b0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	080058b0 	.word	0x080058b0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f000 fd02 	bl	8000fca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f82b 	bl	8000620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 f999 	bl	8000900 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005ce:	f000 f8ab 	bl	8000728 <MX_LPUART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005d2:	f000 f967 	bl	80008a4 <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 80005d6:	f000 f8d5 	bl	8000784 <MX_RTC_Init>
  MX_IWDG_Init();
 80005da:	f000 f887 	bl	80006ec <MX_IWDG_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int count = 1;
 80005de:	2301      	movs	r3, #1
 80005e0:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_Delay(300);  // because (1/32000)*128*100 so max ~400ms
 80005e2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80005e6:	f000 fd65 	bl	80010b4 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80005ea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005ee:	4809      	ldr	r0, [pc, #36]	@ (8000614 <main+0x58>)
 80005f0:	f001 f840 	bl	8001674 <HAL_GPIO_TogglePin>
	  if (HAL_IWDG_Refresh(&hiwdg) != HAL_OK)
 80005f4:	4808      	ldr	r0, [pc, #32]	@ (8000618 <main+0x5c>)
 80005f6:	f001 f8a8 	bl	800174a <HAL_IWDG_Refresh>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <main+0x48>
	  {
		  Error_Handler();
 8000600:	f000 fa42 	bl	8000a88 <Error_Handler>
	  }
	  printf("Hello world!! %d \n\r", count);
 8000604:	6879      	ldr	r1, [r7, #4]
 8000606:	4805      	ldr	r0, [pc, #20]	@ (800061c <main+0x60>)
 8000608:	f004 fae6 	bl	8004bd8 <iprintf>
	  count = count + 1;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	3301      	adds	r3, #1
 8000610:	607b      	str	r3, [r7, #4]
	  HAL_Delay(300);  // because (1/32000)*128*100 so max ~400ms
 8000612:	e7e6      	b.n	80005e2 <main+0x26>
 8000614:	48000400 	.word	0x48000400
 8000618:	20000084 	.word	0x20000084
 800061c:	080058c8 	.word	0x080058c8

08000620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b096      	sub	sp, #88	@ 0x58
 8000624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000626:	f107 0314 	add.w	r3, r7, #20
 800062a:	2244      	movs	r2, #68	@ 0x44
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f004 fb27 	bl	8004c82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000634:	463b      	mov	r3, r7
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
 800063a:	605a      	str	r2, [r3, #4]
 800063c:	609a      	str	r2, [r3, #8]
 800063e:	60da      	str	r2, [r3, #12]
 8000640:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000642:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000646:	f001 f9e1 	bl	8001a0c <HAL_PWREx_ControlVoltageScaling>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000650:	f000 fa1a 	bl	8000a88 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000654:	f001 f9bc 	bl	80019d0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000658:	4b23      	ldr	r3, [pc, #140]	@ (80006e8 <SystemClock_Config+0xc8>)
 800065a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800065e:	4a22      	ldr	r2, [pc, #136]	@ (80006e8 <SystemClock_Config+0xc8>)
 8000660:	f023 0318 	bic.w	r3, r3, #24
 8000664:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000668:	231c      	movs	r3, #28
 800066a:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800066c:	2301      	movs	r3, #1
 800066e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000670:	2301      	movs	r3, #1
 8000672:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000674:	2301      	movs	r3, #1
 8000676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800067c:	2360      	movs	r3, #96	@ 0x60
 800067e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000680:	2302      	movs	r3, #2
 8000682:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000684:	2301      	movs	r3, #1
 8000686:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000688:	2301      	movs	r3, #1
 800068a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 800068c:	2310      	movs	r3, #16
 800068e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000690:	2302      	movs	r3, #2
 8000692:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000694:	2302      	movs	r3, #2
 8000696:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000698:	2302      	movs	r3, #2
 800069a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069c:	f107 0314 	add.w	r3, r7, #20
 80006a0:	4618      	mov	r0, r3
 80006a2:	f001 fa29 	bl	8001af8 <HAL_RCC_OscConfig>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80006ac:	f000 f9ec 	bl	8000a88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b0:	230f      	movs	r3, #15
 80006b2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b4:	2303      	movs	r3, #3
 80006b6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80006b8:	2380      	movs	r3, #128	@ 0x80
 80006ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c2:	2300      	movs	r3, #0
 80006c4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006c6:	463b      	mov	r3, r7
 80006c8:	2100      	movs	r1, #0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f001 fe2e 	bl	800232c <HAL_RCC_ClockConfig>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0xba>
  {
    Error_Handler();
 80006d6:	f000 f9d7 	bl	8000a88 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80006da:	f002 fb47 	bl	8002d6c <HAL_RCCEx_EnableMSIPLLMode>
}
 80006de:	bf00      	nop
 80006e0:	3758      	adds	r7, #88	@ 0x58
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	40021000 	.word	0x40021000

080006ec <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80006f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000720 <MX_IWDG_Init+0x34>)
 80006f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000724 <MX_IWDG_Init+0x38>)
 80006f4:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_128;
 80006f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000720 <MX_IWDG_Init+0x34>)
 80006f8:	2205      	movs	r2, #5
 80006fa:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 1000;
 80006fc:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <MX_IWDG_Init+0x34>)
 80006fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000702:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 1000;
 8000704:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <MX_IWDG_Init+0x34>)
 8000706:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800070a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800070c:	4804      	ldr	r0, [pc, #16]	@ (8000720 <MX_IWDG_Init+0x34>)
 800070e:	f000 ffcb 	bl	80016a8 <HAL_IWDG_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8000718:	f000 f9b6 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000084 	.word	0x20000084
 8000724:	40003000 	.word	0x40003000

08000728 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800072c:	4b12      	ldr	r3, [pc, #72]	@ (8000778 <MX_LPUART1_UART_Init+0x50>)
 800072e:	4a13      	ldr	r2, [pc, #76]	@ (800077c <MX_LPUART1_UART_Init+0x54>)
 8000730:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000732:	4b11      	ldr	r3, [pc, #68]	@ (8000778 <MX_LPUART1_UART_Init+0x50>)
 8000734:	4a12      	ldr	r2, [pc, #72]	@ (8000780 <MX_LPUART1_UART_Init+0x58>)
 8000736:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000738:	4b0f      	ldr	r3, [pc, #60]	@ (8000778 <MX_LPUART1_UART_Init+0x50>)
 800073a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800073e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000740:	4b0d      	ldr	r3, [pc, #52]	@ (8000778 <MX_LPUART1_UART_Init+0x50>)
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000746:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <MX_LPUART1_UART_Init+0x50>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800074c:	4b0a      	ldr	r3, [pc, #40]	@ (8000778 <MX_LPUART1_UART_Init+0x50>)
 800074e:	220c      	movs	r2, #12
 8000750:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000752:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <MX_LPUART1_UART_Init+0x50>)
 8000754:	2200      	movs	r2, #0
 8000756:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000758:	4b07      	ldr	r3, [pc, #28]	@ (8000778 <MX_LPUART1_UART_Init+0x50>)
 800075a:	2200      	movs	r2, #0
 800075c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800075e:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <MX_LPUART1_UART_Init+0x50>)
 8000760:	2200      	movs	r2, #0
 8000762:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000764:	4804      	ldr	r0, [pc, #16]	@ (8000778 <MX_LPUART1_UART_Init+0x50>)
 8000766:	f003 f9a7 	bl	8003ab8 <HAL_UART_Init>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000770:	f000 f98a 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000774:	bf00      	nop
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20000094 	.word	0x20000094
 800077c:	40008000 	.word	0x40008000
 8000780:	00033324 	.word	0x00033324

08000784 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b092      	sub	sp, #72	@ 0x48
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800078a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800079a:	2300      	movs	r3, #0
 800079c:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 800079e:	1d3b      	adds	r3, r7, #4
 80007a0:	222c      	movs	r2, #44	@ 0x2c
 80007a2:	2100      	movs	r1, #0
 80007a4:	4618      	mov	r0, r3
 80007a6:	f004 fa6c 	bl	8004c82 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80007aa:	4b3c      	ldr	r3, [pc, #240]	@ (800089c <MX_RTC_Init+0x118>)
 80007ac:	4a3c      	ldr	r2, [pc, #240]	@ (80008a0 <MX_RTC_Init+0x11c>)
 80007ae:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80007b0:	4b3a      	ldr	r3, [pc, #232]	@ (800089c <MX_RTC_Init+0x118>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80007b6:	4b39      	ldr	r3, [pc, #228]	@ (800089c <MX_RTC_Init+0x118>)
 80007b8:	227f      	movs	r2, #127	@ 0x7f
 80007ba:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80007bc:	4b37      	ldr	r3, [pc, #220]	@ (800089c <MX_RTC_Init+0x118>)
 80007be:	22ff      	movs	r2, #255	@ 0xff
 80007c0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80007c2:	4b36      	ldr	r3, [pc, #216]	@ (800089c <MX_RTC_Init+0x118>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80007c8:	4b34      	ldr	r3, [pc, #208]	@ (800089c <MX_RTC_Init+0x118>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80007ce:	4b33      	ldr	r3, [pc, #204]	@ (800089c <MX_RTC_Init+0x118>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007d4:	4b31      	ldr	r3, [pc, #196]	@ (800089c <MX_RTC_Init+0x118>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007da:	4830      	ldr	r0, [pc, #192]	@ (800089c <MX_RTC_Init+0x118>)
 80007dc:	f002 fca4 	bl	8003128 <HAL_RTC_Init>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80007e6:	f000 f94f 	bl	8000a88 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80007ea:	2300      	movs	r3, #0
 80007ec:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0x0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0x1;
 80007f6:	2301      	movs	r3, #1
 80007f8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80007fc:	2300      	movs	r3, #0
 80007fe:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000800:	2300      	movs	r3, #0
 8000802:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000804:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000808:	2201      	movs	r2, #1
 800080a:	4619      	mov	r1, r3
 800080c:	4823      	ldr	r0, [pc, #140]	@ (800089c <MX_RTC_Init+0x118>)
 800080e:	f002 fd13 	bl	8003238 <HAL_RTC_SetTime>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000818:	f000 f936 	bl	8000a88 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800081c:	2301      	movs	r3, #1
 800081e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 8000822:	2301      	movs	r3, #1
 8000824:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 0x1;
 8000828:	2301      	movs	r3, #1
 800082a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0x0;
 800082e:	2300      	movs	r3, #0
 8000830:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000834:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000838:	2201      	movs	r2, #1
 800083a:	4619      	mov	r1, r3
 800083c:	4817      	ldr	r0, [pc, #92]	@ (800089c <MX_RTC_Init+0x118>)
 800083e:	f002 fd98 	bl	8003372 <HAL_RTC_SetDate>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000848:	f000 f91e 	bl	8000a88 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800084c:	2300      	movs	r3, #0
 800084e:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000850:	2300      	movs	r3, #0
 8000852:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000854:	2300      	movs	r3, #0
 8000856:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000858:	2300      	movs	r3, #0
 800085a:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800085c:	2300      	movs	r3, #0
 800085e:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000860:	2300      	movs	r3, #0
 8000862:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 8000864:	f04f 3380 	mov.w	r3, #2155905152	@ 0x80808080
 8000868:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800086a:	2300      	movs	r3, #0
 800086c:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800086e:	2300      	movs	r3, #0
 8000870:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8000872:	2301      	movs	r3, #1
 8000874:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000878:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800087c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800087e:	1d3b      	adds	r3, r7, #4
 8000880:	2201      	movs	r2, #1
 8000882:	4619      	mov	r1, r3
 8000884:	4805      	ldr	r0, [pc, #20]	@ (800089c <MX_RTC_Init+0x118>)
 8000886:	f002 fdfb 	bl	8003480 <HAL_RTC_SetAlarm_IT>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_RTC_Init+0x110>
  {
    Error_Handler();
 8000890:	f000 f8fa 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000894:	bf00      	nop
 8000896:	3748      	adds	r7, #72	@ 0x48
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	2000011c 	.word	0x2000011c
 80008a0:	40002800 	.word	0x40002800

080008a4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80008a8:	4b14      	ldr	r3, [pc, #80]	@ (80008fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008aa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80008ae:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80008b0:	4b12      	ldr	r3, [pc, #72]	@ (80008fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008b2:	2206      	movs	r2, #6
 80008b4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80008b6:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008b8:	2202      	movs	r2, #2
 80008ba:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80008bc:	4b0f      	ldr	r3, [pc, #60]	@ (80008fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008be:	2202      	movs	r2, #2
 80008c0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	@ (80008fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80008ce:	4b0b      	ldr	r3, [pc, #44]	@ (80008fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80008d4:	4b09      	ldr	r3, [pc, #36]	@ (80008fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80008da:	4b08      	ldr	r3, [pc, #32]	@ (80008fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008dc:	2200      	movs	r2, #0
 80008de:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80008e0:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80008e6:	4805      	ldr	r0, [pc, #20]	@ (80008fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008e8:	f000 ff3f 	bl	800176a <HAL_PCD_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80008f2:	f000 f8c9 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000140 	.word	0x20000140

08000900 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08a      	sub	sp, #40	@ 0x28
 8000904:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000906:	f107 0314 	add.w	r3, r7, #20
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	60da      	str	r2, [r3, #12]
 8000914:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000916:	4b42      	ldr	r3, [pc, #264]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091a:	4a41      	ldr	r2, [pc, #260]	@ (8000a20 <MX_GPIO_Init+0x120>)
 800091c:	f043 0304 	orr.w	r3, r3, #4
 8000920:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000922:	4b3f      	ldr	r3, [pc, #252]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000926:	f003 0304 	and.w	r3, r3, #4
 800092a:	613b      	str	r3, [r7, #16]
 800092c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800092e:	4b3c      	ldr	r3, [pc, #240]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000932:	4a3b      	ldr	r2, [pc, #236]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000934:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800093a:	4b39      	ldr	r3, [pc, #228]	@ (8000a20 <MX_GPIO_Init+0x120>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000946:	4b36      	ldr	r3, [pc, #216]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094a:	4a35      	ldr	r2, [pc, #212]	@ (8000a20 <MX_GPIO_Init+0x120>)
 800094c:	f043 0302 	orr.w	r3, r3, #2
 8000950:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000952:	4b33      	ldr	r3, [pc, #204]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000956:	f003 0302 	and.w	r3, r3, #2
 800095a:	60bb      	str	r3, [r7, #8]
 800095c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800095e:	4b30      	ldr	r3, [pc, #192]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000962:	4a2f      	ldr	r2, [pc, #188]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000964:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000968:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800096a:	4b2d      	ldr	r3, [pc, #180]	@ (8000a20 <MX_GPIO_Init+0x120>)
 800096c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800096e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000976:	f001 f8af 	bl	8001ad8 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800097a:	4b29      	ldr	r3, [pc, #164]	@ (8000a20 <MX_GPIO_Init+0x120>)
 800097c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097e:	4a28      	ldr	r2, [pc, #160]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000980:	f043 0301 	orr.w	r3, r3, #1
 8000984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000986:	4b26      	ldr	r3, [pc, #152]	@ (8000a20 <MX_GPIO_Init+0x120>)
 8000988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098a:	f003 0301 	and.w	r3, r3, #1
 800098e:	603b      	str	r3, [r7, #0]
 8000990:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000998:	4822      	ldr	r0, [pc, #136]	@ (8000a24 <MX_GPIO_Init+0x124>)
 800099a:	f000 fe53 	bl	8001644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	2140      	movs	r1, #64	@ 0x40
 80009a2:	4821      	ldr	r0, [pc, #132]	@ (8000a28 <MX_GPIO_Init+0x128>)
 80009a4:	f000 fe4e 	bl	8001644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009ae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009b8:	f107 0314 	add.w	r3, r7, #20
 80009bc:	4619      	mov	r1, r3
 80009be:	481b      	ldr	r0, [pc, #108]	@ (8000a2c <MX_GPIO_Init+0x12c>)
 80009c0:	f000 fcae 	bl	8001320 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80009c4:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80009c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ca:	2301      	movs	r3, #1
 80009cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d2:	2300      	movs	r3, #0
 80009d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d6:	f107 0314 	add.w	r3, r7, #20
 80009da:	4619      	mov	r1, r3
 80009dc:	4811      	ldr	r0, [pc, #68]	@ (8000a24 <MX_GPIO_Init+0x124>)
 80009de:	f000 fc9f 	bl	8001320 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80009e2:	2320      	movs	r3, #32
 80009e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4619      	mov	r1, r3
 80009f4:	480c      	ldr	r0, [pc, #48]	@ (8000a28 <MX_GPIO_Init+0x128>)
 80009f6:	f000 fc93 	bl	8001320 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80009fa:	2340      	movs	r3, #64	@ 0x40
 80009fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fe:	2301      	movs	r3, #1
 8000a00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a02:	2300      	movs	r3, #0
 8000a04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a06:	2300      	movs	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a0a:	f107 0314 	add.w	r3, r7, #20
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <MX_GPIO_Init+0x128>)
 8000a12:	f000 fc85 	bl	8001320 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a16:	bf00      	nop
 8000a18:	3728      	adds	r7, #40	@ 0x28
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40021000 	.word	0x40021000
 8000a24:	48000400 	.word	0x48000400
 8000a28:	48001800 	.word	0x48001800
 8000a2c:	48000800 	.word	0x48000800

08000a30 <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08e      	sub	sp, #56	@ 0x38
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  RTC_AlarmTypeDef sAlarm;
  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 8000a38:	f107 010c 	add.w	r1, r7, #12
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f002 fe58 	bl	80036f8 <HAL_RTC_GetAlarm>
  if(sAlarm.AlarmTime.Seconds>58) {
 8000a48:	7bbb      	ldrb	r3, [r7, #14]
 8000a4a:	2b3a      	cmp	r3, #58	@ 0x3a
 8000a4c:	d902      	bls.n	8000a54 <HAL_RTC_AlarmAEventCallback+0x24>
    sAlarm.AlarmTime.Seconds=0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	73bb      	strb	r3, [r7, #14]
 8000a52:	e003      	b.n	8000a5c <HAL_RTC_AlarmAEventCallback+0x2c>
  }else{
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
 8000a54:	7bbb      	ldrb	r3, [r7, #14]
 8000a56:	3301      	adds	r3, #1
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	73bb      	strb	r3, [r7, #14]
  }
    while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8000a5c:	bf00      	nop
 8000a5e:	f107 030c 	add.w	r3, r7, #12
 8000a62:	2200      	movs	r2, #0
 8000a64:	4619      	mov	r1, r3
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f002 fd0a 	bl	8003480 <HAL_RTC_SetAlarm_IT>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d1f5      	bne.n	8000a5e <HAL_RTC_AlarmAEventCallback+0x2e>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000a72:	2180      	movs	r1, #128	@ 0x80
 8000a74:	4803      	ldr	r0, [pc, #12]	@ (8000a84 <HAL_RTC_AlarmAEventCallback+0x54>)
 8000a76:	f000 fdfd 	bl	8001674 <HAL_GPIO_TogglePin>
}
 8000a7a:	bf00      	nop
 8000a7c:	3738      	adds	r7, #56	@ 0x38
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	48000400 	.word	0x48000400

08000a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a8c:	b672      	cpsid	i
}
 8000a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <Error_Handler+0x8>

08000a94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad8 <HAL_MspInit+0x44>)
 8000a9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ad8 <HAL_MspInit+0x44>)
 8000aa0:	f043 0301 	orr.w	r3, r3, #1
 8000aa4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad8 <HAL_MspInit+0x44>)
 8000aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab2:	4b09      	ldr	r3, [pc, #36]	@ (8000ad8 <HAL_MspInit+0x44>)
 8000ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ab6:	4a08      	ldr	r2, [pc, #32]	@ (8000ad8 <HAL_MspInit+0x44>)
 8000ab8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000abc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000abe:	4b06      	ldr	r3, [pc, #24]	@ (8000ad8 <HAL_MspInit+0x44>)
 8000ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ac6:	603b      	str	r3, [r7, #0]
 8000ac8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aca:	bf00      	nop
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	40021000 	.word	0x40021000

08000adc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b0ac      	sub	sp, #176	@ 0xb0
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
 8000af2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000af4:	f107 0310 	add.w	r3, r7, #16
 8000af8:	228c      	movs	r2, #140	@ 0x8c
 8000afa:	2100      	movs	r1, #0
 8000afc:	4618      	mov	r0, r3
 8000afe:	f004 f8c0 	bl	8004c82 <memset>
  if(huart->Instance==LPUART1)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a22      	ldr	r2, [pc, #136]	@ (8000b90 <HAL_UART_MspInit+0xb4>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d13d      	bne.n	8000b88 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000b0c:	2320      	movs	r3, #32
 8000b0e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000b10:	2300      	movs	r3, #0
 8000b12:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b14:	f107 0310 	add.w	r3, r7, #16
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f001 fe2b 	bl	8002774 <HAL_RCCEx_PeriphCLKConfig>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b24:	f7ff ffb0 	bl	8000a88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000b28:	4b1a      	ldr	r3, [pc, #104]	@ (8000b94 <HAL_UART_MspInit+0xb8>)
 8000b2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000b2c:	4a19      	ldr	r2, [pc, #100]	@ (8000b94 <HAL_UART_MspInit+0xb8>)
 8000b2e:	f043 0301 	orr.w	r3, r3, #1
 8000b32:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000b34:	4b17      	ldr	r3, [pc, #92]	@ (8000b94 <HAL_UART_MspInit+0xb8>)
 8000b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000b38:	f003 0301 	and.w	r3, r3, #1
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b40:	4b14      	ldr	r3, [pc, #80]	@ (8000b94 <HAL_UART_MspInit+0xb8>)
 8000b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b44:	4a13      	ldr	r2, [pc, #76]	@ (8000b94 <HAL_UART_MspInit+0xb8>)
 8000b46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b4c:	4b11      	ldr	r3, [pc, #68]	@ (8000b94 <HAL_UART_MspInit+0xb8>)
 8000b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000b58:	f000 ffbe 	bl	8001ad8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000b5c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000b60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b64:	2302      	movs	r3, #2
 8000b66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b70:	2303      	movs	r3, #3
 8000b72:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000b76:	2308      	movs	r3, #8
 8000b78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b7c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b80:	4619      	mov	r1, r3
 8000b82:	4805      	ldr	r0, [pc, #20]	@ (8000b98 <HAL_UART_MspInit+0xbc>)
 8000b84:	f000 fbcc 	bl	8001320 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8000b88:	bf00      	nop
 8000b8a:	37b0      	adds	r7, #176	@ 0xb0
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40008000 	.word	0x40008000
 8000b94:	40021000 	.word	0x40021000
 8000b98:	48001800 	.word	0x48001800

08000b9c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b0a6      	sub	sp, #152	@ 0x98
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ba4:	f107 030c 	add.w	r3, r7, #12
 8000ba8:	228c      	movs	r2, #140	@ 0x8c
 8000baa:	2100      	movs	r1, #0
 8000bac:	4618      	mov	r0, r3
 8000bae:	f004 f868 	bl	8004c82 <memset>
  if(hrtc->Instance==RTC)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a14      	ldr	r2, [pc, #80]	@ (8000c08 <HAL_RTC_MspInit+0x6c>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d120      	bne.n	8000bfe <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000bbc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bc0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000bc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bc6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bca:	f107 030c 	add.w	r3, r7, #12
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f001 fdd0 	bl	8002774 <HAL_RCCEx_PeriphCLKConfig>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000bda:	f7ff ff55 	bl	8000a88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000bde:	4b0b      	ldr	r3, [pc, #44]	@ (8000c0c <HAL_RTC_MspInit+0x70>)
 8000be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000be4:	4a09      	ldr	r2, [pc, #36]	@ (8000c0c <HAL_RTC_MspInit+0x70>)
 8000be6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	2029      	movs	r0, #41	@ 0x29
 8000bf4:	f000 fb5d 	bl	80012b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000bf8:	2029      	movs	r0, #41	@ 0x29
 8000bfa:	f000 fb76 	bl	80012ea <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000bfe:	bf00      	nop
 8000c00:	3798      	adds	r7, #152	@ 0x98
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	40002800 	.word	0x40002800
 8000c0c:	40021000 	.word	0x40021000

08000c10 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b0ae      	sub	sp, #184	@ 0xb8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c18:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]
 8000c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c28:	f107 0318 	add.w	r3, r7, #24
 8000c2c:	228c      	movs	r2, #140	@ 0x8c
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4618      	mov	r0, r3
 8000c32:	f004 f826 	bl	8004c82 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000c3e:	d17c      	bne.n	8000d3a <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000c40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c44:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000c46:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000c4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000c52:	2301      	movs	r3, #1
 8000c54:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000c56:	2318      	movs	r3, #24
 8000c58:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000c62:	2302      	movs	r3, #2
 8000c64:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000c66:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000c6a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c6c:	f107 0318 	add.w	r3, r7, #24
 8000c70:	4618      	mov	r0, r3
 8000c72:	f001 fd7f 	bl	8002774 <HAL_RCCEx_PeriphCLKConfig>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8000c7c:	f7ff ff04 	bl	8000a88 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c80:	4b30      	ldr	r3, [pc, #192]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c84:	4a2f      	ldr	r2, [pc, #188]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000c86:	f043 0301 	orr.w	r3, r3, #1
 8000c8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c8c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000c8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c90:	f003 0301 	and.w	r3, r3, #1
 8000c94:	617b      	str	r3, [r7, #20]
 8000c96:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000c98:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000c9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cac:	2303      	movs	r3, #3
 8000cae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000cb2:	230a      	movs	r3, #10
 8000cb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cc2:	f000 fb2d 	bl	8001320 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000cc6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000cca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000cda:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000cde:	4619      	mov	r1, r3
 8000ce0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ce4:	f000 fb1c 	bl	8001320 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000ce8:	4b16      	ldr	r3, [pc, #88]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000cea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cec:	4a15      	ldr	r2, [pc, #84]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000cee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000cf2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf4:	4b13      	ldr	r3, [pc, #76]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000cfc:	613b      	str	r3, [r7, #16]
 8000cfe:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d00:	4b10      	ldr	r3, [pc, #64]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d114      	bne.n	8000d36 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d10:	4a0c      	ldr	r2, [pc, #48]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000d12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d16:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d18:	4b0a      	ldr	r3, [pc, #40]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8000d24:	f000 fec8 	bl	8001ab8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d28:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d2c:	4a05      	ldr	r2, [pc, #20]	@ (8000d44 <HAL_PCD_MspInit+0x134>)
 8000d2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000d34:	e001      	b.n	8000d3a <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8000d36:	f000 febf 	bl	8001ab8 <HAL_PWREx_EnableVddUSB>
}
 8000d3a:	bf00      	nop
 8000d3c:	37b8      	adds	r7, #184	@ 0xb8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40021000 	.word	0x40021000

08000d48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d4c:	bf00      	nop
 8000d4e:	e7fd      	b.n	8000d4c <NMI_Handler+0x4>

08000d50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <HardFault_Handler+0x4>

08000d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <MemManage_Handler+0x4>

08000d60 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d64:	bf00      	nop
 8000d66:	e7fd      	b.n	8000d64 <BusFault_Handler+0x4>

08000d68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d6c:	bf00      	nop
 8000d6e:	e7fd      	b.n	8000d6c <UsageFault_Handler+0x4>

08000d70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr

08000d7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d9e:	f000 f969 	bl	8001074 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
	...

08000da8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000dac:	4802      	ldr	r0, [pc, #8]	@ (8000db8 <RTC_Alarm_IRQHandler+0x10>)
 8000dae:	f002 fd63 	bl	8003878 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	2000011c 	.word	0x2000011c

08000dbc <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e04 <ITM_SendChar+0x48>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a0e      	ldr	r2, [pc, #56]	@ (8000e04 <ITM_SendChar+0x48>)
 8000dcc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000dd0:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e08 <ITM_SendChar+0x4c>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4a0c      	ldr	r2, [pc, #48]	@ (8000e08 <ITM_SendChar+0x4c>)
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000dde:	bf00      	nop
 8000de0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d0f8      	beq.n	8000de0 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000dee:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	6013      	str	r3, [r2, #0]
}
 8000df6:	bf00      	nop
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000edfc 	.word	0xe000edfc
 8000e08:	e0000e00 	.word	0xe0000e00

08000e0c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e18:	2300      	movs	r3, #0
 8000e1a:	617b      	str	r3, [r7, #20]
 8000e1c:	e00a      	b.n	8000e34 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e1e:	f3af 8000 	nop.w
 8000e22:	4601      	mov	r1, r0
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	1c5a      	adds	r2, r3, #1
 8000e28:	60ba      	str	r2, [r7, #8]
 8000e2a:	b2ca      	uxtb	r2, r1
 8000e2c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	3301      	adds	r3, #1
 8000e32:	617b      	str	r3, [r7, #20]
 8000e34:	697a      	ldr	r2, [r7, #20]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	dbf0      	blt.n	8000e1e <_read+0x12>
	}

return len;
 8000e3c:	687b      	ldr	r3, [r7, #4]
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3718      	adds	r7, #24
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b086      	sub	sp, #24
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	60f8      	str	r0, [r7, #12]
 8000e4e:	60b9      	str	r1, [r7, #8]
 8000e50:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e52:	2300      	movs	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]
 8000e56:	e009      	b.n	8000e6c <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	1c5a      	adds	r2, r3, #1
 8000e5c:	60ba      	str	r2, [r7, #8]
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff ffab 	bl	8000dbc <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	617b      	str	r3, [r7, #20]
 8000e6c:	697a      	ldr	r2, [r7, #20]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	dbf1      	blt.n	8000e58 <_write+0x12>
	}
	return len;
 8000e74:	687b      	ldr	r3, [r7, #4]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3718      	adds	r7, #24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <_close>:

int _close(int file)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	b083      	sub	sp, #12
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
	return -1;
 8000e86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr

08000e96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e96:	b480      	push	{r7}
 8000e98:	b083      	sub	sp, #12
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
 8000e9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ea6:	605a      	str	r2, [r3, #4]
	return 0;
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <_isatty>:

int _isatty(int file)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
	return 1;
 8000ebe:	2301      	movs	r3, #1
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
	return 0;
 8000ed8:	2300      	movs	r3, #0
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
	...

08000ee8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ef0:	4a14      	ldr	r2, [pc, #80]	@ (8000f44 <_sbrk+0x5c>)
 8000ef2:	4b15      	ldr	r3, [pc, #84]	@ (8000f48 <_sbrk+0x60>)
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000efc:	4b13      	ldr	r3, [pc, #76]	@ (8000f4c <_sbrk+0x64>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d102      	bne.n	8000f0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f04:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <_sbrk+0x64>)
 8000f06:	4a12      	ldr	r2, [pc, #72]	@ (8000f50 <_sbrk+0x68>)
 8000f08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f0a:	4b10      	ldr	r3, [pc, #64]	@ (8000f4c <_sbrk+0x64>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4413      	add	r3, r2
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d207      	bcs.n	8000f28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f18:	f003 ff02 	bl	8004d20 <__errno>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	220c      	movs	r2, #12
 8000f20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f22:	f04f 33ff 	mov.w	r3, #4294967295
 8000f26:	e009      	b.n	8000f3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f28:	4b08      	ldr	r3, [pc, #32]	@ (8000f4c <_sbrk+0x64>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f2e:	4b07      	ldr	r3, [pc, #28]	@ (8000f4c <_sbrk+0x64>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	4a05      	ldr	r2, [pc, #20]	@ (8000f4c <_sbrk+0x64>)
 8000f38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3718      	adds	r7, #24
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20040000 	.word	0x20040000
 8000f48:	00000400 	.word	0x00000400
 8000f4c:	20000624 	.word	0x20000624
 8000f50:	20000778 	.word	0x20000778

08000f54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <SystemInit+0x20>)
 8000f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f5e:	4a05      	ldr	r2, [pc, #20]	@ (8000f74 <SystemInit+0x20>)
 8000f60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fb0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f7c:	f7ff ffea 	bl	8000f54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f80:	480c      	ldr	r0, [pc, #48]	@ (8000fb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f82:	490d      	ldr	r1, [pc, #52]	@ (8000fb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f84:	4a0d      	ldr	r2, [pc, #52]	@ (8000fbc <LoopForever+0xe>)
  movs r3, #0
 8000f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f88:	e002      	b.n	8000f90 <LoopCopyDataInit>

08000f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f8e:	3304      	adds	r3, #4

08000f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f94:	d3f9      	bcc.n	8000f8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f96:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f98:	4c0a      	ldr	r4, [pc, #40]	@ (8000fc4 <LoopForever+0x16>)
  movs r3, #0
 8000f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f9c:	e001      	b.n	8000fa2 <LoopFillZerobss>

08000f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fa0:	3204      	adds	r2, #4

08000fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fa4:	d3fb      	bcc.n	8000f9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fa6:	f003 fec1 	bl	8004d2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000faa:	f7ff fb07 	bl	80005bc <main>

08000fae <LoopForever>:

LoopForever:
    b LoopForever
 8000fae:	e7fe      	b.n	8000fae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000fb0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8000fb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fb8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000fbc:	08005968 	.word	0x08005968
  ldr r2, =_sbss
 8000fc0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000fc4:	20000778 	.word	0x20000778

08000fc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fc8:	e7fe      	b.n	8000fc8 <ADC1_2_IRQHandler>

08000fca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b082      	sub	sp, #8
 8000fce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fd4:	2003      	movs	r0, #3
 8000fd6:	f000 f961 	bl	800129c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fda:	2000      	movs	r0, #0
 8000fdc:	f000 f80e 	bl	8000ffc <HAL_InitTick>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d002      	beq.n	8000fec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	71fb      	strb	r3, [r7, #7]
 8000fea:	e001      	b.n	8000ff0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fec:	f7ff fd52 	bl	8000a94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
	...

08000ffc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001004:	2300      	movs	r3, #0
 8001006:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001008:	4b17      	ldr	r3, [pc, #92]	@ (8001068 <HAL_InitTick+0x6c>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d023      	beq.n	8001058 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001010:	4b16      	ldr	r3, [pc, #88]	@ (800106c <HAL_InitTick+0x70>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b14      	ldr	r3, [pc, #80]	@ (8001068 <HAL_InitTick+0x6c>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	4619      	mov	r1, r3
 800101a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800101e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001022:	fbb2 f3f3 	udiv	r3, r2, r3
 8001026:	4618      	mov	r0, r3
 8001028:	f000 f96d 	bl	8001306 <HAL_SYSTICK_Config>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d10f      	bne.n	8001052 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2b0f      	cmp	r3, #15
 8001036:	d809      	bhi.n	800104c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001038:	2200      	movs	r2, #0
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	f04f 30ff 	mov.w	r0, #4294967295
 8001040:	f000 f937 	bl	80012b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001044:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <HAL_InitTick+0x74>)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6013      	str	r3, [r2, #0]
 800104a:	e007      	b.n	800105c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800104c:	2301      	movs	r3, #1
 800104e:	73fb      	strb	r3, [r7, #15]
 8001050:	e004      	b.n	800105c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	73fb      	strb	r3, [r7, #15]
 8001056:	e001      	b.n	800105c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001058:	2301      	movs	r3, #1
 800105a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800105c:	7bfb      	ldrb	r3, [r7, #15]
}
 800105e:	4618      	mov	r0, r3
 8001060:	3710      	adds	r7, #16
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20000008 	.word	0x20000008
 800106c:	20000000 	.word	0x20000000
 8001070:	20000004 	.word	0x20000004

08001074 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001078:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_IncTick+0x20>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	461a      	mov	r2, r3
 800107e:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <HAL_IncTick+0x24>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4413      	add	r3, r2
 8001084:	4a04      	ldr	r2, [pc, #16]	@ (8001098 <HAL_IncTick+0x24>)
 8001086:	6013      	str	r3, [r2, #0]
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	20000008 	.word	0x20000008
 8001098:	20000628 	.word	0x20000628

0800109c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  return uwTick;
 80010a0:	4b03      	ldr	r3, [pc, #12]	@ (80010b0 <HAL_GetTick+0x14>)
 80010a2:	681b      	ldr	r3, [r3, #0]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	20000628 	.word	0x20000628

080010b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010bc:	f7ff ffee 	bl	800109c <HAL_GetTick>
 80010c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010cc:	d005      	beq.n	80010da <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80010ce:	4b0a      	ldr	r3, [pc, #40]	@ (80010f8 <HAL_Delay+0x44>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	461a      	mov	r2, r3
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4413      	add	r3, r2
 80010d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010da:	bf00      	nop
 80010dc:	f7ff ffde 	bl	800109c <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d8f7      	bhi.n	80010dc <HAL_Delay+0x28>
  {
  }
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000008 	.word	0x20000008

080010fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800110c:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001118:	4013      	ands	r3, r2
 800111a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001124:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001128:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800112c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800112e:	4a04      	ldr	r2, [pc, #16]	@ (8001140 <__NVIC_SetPriorityGrouping+0x44>)
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	60d3      	str	r3, [r2, #12]
}
 8001134:	bf00      	nop
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	e000ed00 	.word	0xe000ed00

08001144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001148:	4b04      	ldr	r3, [pc, #16]	@ (800115c <__NVIC_GetPriorityGrouping+0x18>)
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	0a1b      	lsrs	r3, r3, #8
 800114e:	f003 0307 	and.w	r3, r3, #7
}
 8001152:	4618      	mov	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	2b00      	cmp	r3, #0
 8001170:	db0b      	blt.n	800118a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	f003 021f 	and.w	r2, r3, #31
 8001178:	4907      	ldr	r1, [pc, #28]	@ (8001198 <__NVIC_EnableIRQ+0x38>)
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	095b      	lsrs	r3, r3, #5
 8001180:	2001      	movs	r0, #1
 8001182:	fa00 f202 	lsl.w	r2, r0, r2
 8001186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800118a:	bf00      	nop
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	e000e100 	.word	0xe000e100

0800119c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	6039      	str	r1, [r7, #0]
 80011a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	db0a      	blt.n	80011c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	490c      	ldr	r1, [pc, #48]	@ (80011e8 <__NVIC_SetPriority+0x4c>)
 80011b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ba:	0112      	lsls	r2, r2, #4
 80011bc:	b2d2      	uxtb	r2, r2
 80011be:	440b      	add	r3, r1
 80011c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011c4:	e00a      	b.n	80011dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	4908      	ldr	r1, [pc, #32]	@ (80011ec <__NVIC_SetPriority+0x50>)
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	f003 030f 	and.w	r3, r3, #15
 80011d2:	3b04      	subs	r3, #4
 80011d4:	0112      	lsls	r2, r2, #4
 80011d6:	b2d2      	uxtb	r2, r2
 80011d8:	440b      	add	r3, r1
 80011da:	761a      	strb	r2, [r3, #24]
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	e000e100 	.word	0xe000e100
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b089      	sub	sp, #36	@ 0x24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	f1c3 0307 	rsb	r3, r3, #7
 800120a:	2b04      	cmp	r3, #4
 800120c:	bf28      	it	cs
 800120e:	2304      	movcs	r3, #4
 8001210:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	3304      	adds	r3, #4
 8001216:	2b06      	cmp	r3, #6
 8001218:	d902      	bls.n	8001220 <NVIC_EncodePriority+0x30>
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	3b03      	subs	r3, #3
 800121e:	e000      	b.n	8001222 <NVIC_EncodePriority+0x32>
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001224:	f04f 32ff 	mov.w	r2, #4294967295
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43da      	mvns	r2, r3
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	401a      	ands	r2, r3
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001238:	f04f 31ff 	mov.w	r1, #4294967295
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	fa01 f303 	lsl.w	r3, r1, r3
 8001242:	43d9      	mvns	r1, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001248:	4313      	orrs	r3, r2
         );
}
 800124a:	4618      	mov	r0, r3
 800124c:	3724      	adds	r7, #36	@ 0x24
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
	...

08001258 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3b01      	subs	r3, #1
 8001264:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001268:	d301      	bcc.n	800126e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800126a:	2301      	movs	r3, #1
 800126c:	e00f      	b.n	800128e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800126e:	4a0a      	ldr	r2, [pc, #40]	@ (8001298 <SysTick_Config+0x40>)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	3b01      	subs	r3, #1
 8001274:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001276:	210f      	movs	r1, #15
 8001278:	f04f 30ff 	mov.w	r0, #4294967295
 800127c:	f7ff ff8e 	bl	800119c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001280:	4b05      	ldr	r3, [pc, #20]	@ (8001298 <SysTick_Config+0x40>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001286:	4b04      	ldr	r3, [pc, #16]	@ (8001298 <SysTick_Config+0x40>)
 8001288:	2207      	movs	r2, #7
 800128a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800128c:	2300      	movs	r3, #0
}
 800128e:	4618      	mov	r0, r3
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	e000e010 	.word	0xe000e010

0800129c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f7ff ff29 	bl	80010fc <__NVIC_SetPriorityGrouping>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b086      	sub	sp, #24
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	4603      	mov	r3, r0
 80012ba:	60b9      	str	r1, [r7, #8]
 80012bc:	607a      	str	r2, [r7, #4]
 80012be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012c4:	f7ff ff3e 	bl	8001144 <__NVIC_GetPriorityGrouping>
 80012c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	68b9      	ldr	r1, [r7, #8]
 80012ce:	6978      	ldr	r0, [r7, #20]
 80012d0:	f7ff ff8e 	bl	80011f0 <NVIC_EncodePriority>
 80012d4:	4602      	mov	r2, r0
 80012d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012da:	4611      	mov	r1, r2
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff ff5d 	bl	800119c <__NVIC_SetPriority>
}
 80012e2:	bf00      	nop
 80012e4:	3718      	adds	r7, #24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ea:	b580      	push	{r7, lr}
 80012ec:	b082      	sub	sp, #8
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	4603      	mov	r3, r0
 80012f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff ff31 	bl	8001160 <__NVIC_EnableIRQ>
}
 80012fe:	bf00      	nop
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	b082      	sub	sp, #8
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f7ff ffa2 	bl	8001258 <SysTick_Config>
 8001314:	4603      	mov	r3, r0
}
 8001316:	4618      	mov	r0, r3
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
	...

08001320 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001320:	b480      	push	{r7}
 8001322:	b087      	sub	sp, #28
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800132a:	2300      	movs	r3, #0
 800132c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800132e:	e166      	b.n	80015fe <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	2101      	movs	r1, #1
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	fa01 f303 	lsl.w	r3, r1, r3
 800133c:	4013      	ands	r3, r2
 800133e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	2b00      	cmp	r3, #0
 8001344:	f000 8158 	beq.w	80015f8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f003 0303 	and.w	r3, r3, #3
 8001350:	2b01      	cmp	r3, #1
 8001352:	d005      	beq.n	8001360 <HAL_GPIO_Init+0x40>
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f003 0303 	and.w	r3, r3, #3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d130      	bne.n	80013c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	2203      	movs	r2, #3
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	43db      	mvns	r3, r3
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	4013      	ands	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	68da      	ldr	r2, [r3, #12]
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	4313      	orrs	r3, r2
 8001388:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001396:	2201      	movs	r2, #1
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	43db      	mvns	r3, r3
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	4013      	ands	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	091b      	lsrs	r3, r3, #4
 80013ac:	f003 0201 	and.w	r2, r3, #1
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	fa02 f303 	lsl.w	r3, r2, r3
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f003 0303 	and.w	r3, r3, #3
 80013ca:	2b03      	cmp	r3, #3
 80013cc:	d017      	beq.n	80013fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	2203      	movs	r2, #3
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	43db      	mvns	r3, r3
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	4013      	ands	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	689a      	ldr	r2, [r3, #8]
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	685b      	ldr	r3, [r3, #4]
 8001402:	f003 0303 	and.w	r3, r3, #3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d123      	bne.n	8001452 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	08da      	lsrs	r2, r3, #3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	3208      	adds	r2, #8
 8001412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001416:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	f003 0307 	and.w	r3, r3, #7
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	220f      	movs	r2, #15
 8001422:	fa02 f303 	lsl.w	r3, r2, r3
 8001426:	43db      	mvns	r3, r3
 8001428:	693a      	ldr	r2, [r7, #16]
 800142a:	4013      	ands	r3, r2
 800142c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	691a      	ldr	r2, [r3, #16]
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	f003 0307 	and.w	r3, r3, #7
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	693a      	ldr	r2, [r7, #16]
 8001440:	4313      	orrs	r3, r2
 8001442:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	08da      	lsrs	r2, r3, #3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3208      	adds	r2, #8
 800144c:	6939      	ldr	r1, [r7, #16]
 800144e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	2203      	movs	r2, #3
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	43db      	mvns	r3, r3
 8001464:	693a      	ldr	r2, [r7, #16]
 8001466:	4013      	ands	r3, r2
 8001468:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f003 0203 	and.w	r2, r3, #3
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	fa02 f303 	lsl.w	r3, r2, r3
 800147a:	693a      	ldr	r2, [r7, #16]
 800147c:	4313      	orrs	r3, r2
 800147e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800148e:	2b00      	cmp	r3, #0
 8001490:	f000 80b2 	beq.w	80015f8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001494:	4b61      	ldr	r3, [pc, #388]	@ (800161c <HAL_GPIO_Init+0x2fc>)
 8001496:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001498:	4a60      	ldr	r2, [pc, #384]	@ (800161c <HAL_GPIO_Init+0x2fc>)
 800149a:	f043 0301 	orr.w	r3, r3, #1
 800149e:	6613      	str	r3, [r2, #96]	@ 0x60
 80014a0:	4b5e      	ldr	r3, [pc, #376]	@ (800161c <HAL_GPIO_Init+0x2fc>)
 80014a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014a4:	f003 0301 	and.w	r3, r3, #1
 80014a8:	60bb      	str	r3, [r7, #8]
 80014aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014ac:	4a5c      	ldr	r2, [pc, #368]	@ (8001620 <HAL_GPIO_Init+0x300>)
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	089b      	lsrs	r3, r3, #2
 80014b2:	3302      	adds	r3, #2
 80014b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	f003 0303 	and.w	r3, r3, #3
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	220f      	movs	r2, #15
 80014c4:	fa02 f303 	lsl.w	r3, r2, r3
 80014c8:	43db      	mvns	r3, r3
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	4013      	ands	r3, r2
 80014ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80014d6:	d02b      	beq.n	8001530 <HAL_GPIO_Init+0x210>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4a52      	ldr	r2, [pc, #328]	@ (8001624 <HAL_GPIO_Init+0x304>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d025      	beq.n	800152c <HAL_GPIO_Init+0x20c>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4a51      	ldr	r2, [pc, #324]	@ (8001628 <HAL_GPIO_Init+0x308>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d01f      	beq.n	8001528 <HAL_GPIO_Init+0x208>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a50      	ldr	r2, [pc, #320]	@ (800162c <HAL_GPIO_Init+0x30c>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d019      	beq.n	8001524 <HAL_GPIO_Init+0x204>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4a4f      	ldr	r2, [pc, #316]	@ (8001630 <HAL_GPIO_Init+0x310>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d013      	beq.n	8001520 <HAL_GPIO_Init+0x200>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	4a4e      	ldr	r2, [pc, #312]	@ (8001634 <HAL_GPIO_Init+0x314>)
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d00d      	beq.n	800151c <HAL_GPIO_Init+0x1fc>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4a4d      	ldr	r2, [pc, #308]	@ (8001638 <HAL_GPIO_Init+0x318>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d007      	beq.n	8001518 <HAL_GPIO_Init+0x1f8>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4a4c      	ldr	r2, [pc, #304]	@ (800163c <HAL_GPIO_Init+0x31c>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d101      	bne.n	8001514 <HAL_GPIO_Init+0x1f4>
 8001510:	2307      	movs	r3, #7
 8001512:	e00e      	b.n	8001532 <HAL_GPIO_Init+0x212>
 8001514:	2308      	movs	r3, #8
 8001516:	e00c      	b.n	8001532 <HAL_GPIO_Init+0x212>
 8001518:	2306      	movs	r3, #6
 800151a:	e00a      	b.n	8001532 <HAL_GPIO_Init+0x212>
 800151c:	2305      	movs	r3, #5
 800151e:	e008      	b.n	8001532 <HAL_GPIO_Init+0x212>
 8001520:	2304      	movs	r3, #4
 8001522:	e006      	b.n	8001532 <HAL_GPIO_Init+0x212>
 8001524:	2303      	movs	r3, #3
 8001526:	e004      	b.n	8001532 <HAL_GPIO_Init+0x212>
 8001528:	2302      	movs	r3, #2
 800152a:	e002      	b.n	8001532 <HAL_GPIO_Init+0x212>
 800152c:	2301      	movs	r3, #1
 800152e:	e000      	b.n	8001532 <HAL_GPIO_Init+0x212>
 8001530:	2300      	movs	r3, #0
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	f002 0203 	and.w	r2, r2, #3
 8001538:	0092      	lsls	r2, r2, #2
 800153a:	4093      	lsls	r3, r2
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	4313      	orrs	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001542:	4937      	ldr	r1, [pc, #220]	@ (8001620 <HAL_GPIO_Init+0x300>)
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	089b      	lsrs	r3, r3, #2
 8001548:	3302      	adds	r3, #2
 800154a:	693a      	ldr	r2, [r7, #16]
 800154c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001550:	4b3b      	ldr	r3, [pc, #236]	@ (8001640 <HAL_GPIO_Init+0x320>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	43db      	mvns	r3, r3
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	4013      	ands	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d003      	beq.n	8001574 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	4313      	orrs	r3, r2
 8001572:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001574:	4a32      	ldr	r2, [pc, #200]	@ (8001640 <HAL_GPIO_Init+0x320>)
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800157a:	4b31      	ldr	r3, [pc, #196]	@ (8001640 <HAL_GPIO_Init+0x320>)
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	43db      	mvns	r3, r3
 8001584:	693a      	ldr	r2, [r7, #16]
 8001586:	4013      	ands	r3, r2
 8001588:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d003      	beq.n	800159e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4313      	orrs	r3, r2
 800159c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800159e:	4a28      	ldr	r2, [pc, #160]	@ (8001640 <HAL_GPIO_Init+0x320>)
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80015a4:	4b26      	ldr	r3, [pc, #152]	@ (8001640 <HAL_GPIO_Init+0x320>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	43db      	mvns	r3, r3
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	4013      	ands	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d003      	beq.n	80015c8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001640 <HAL_GPIO_Init+0x320>)
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80015ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001640 <HAL_GPIO_Init+0x320>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	43db      	mvns	r3, r3
 80015d8:	693a      	ldr	r2, [r7, #16]
 80015da:	4013      	ands	r3, r2
 80015dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d003      	beq.n	80015f2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015f2:	4a13      	ldr	r2, [pc, #76]	@ (8001640 <HAL_GPIO_Init+0x320>)
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	3301      	adds	r3, #1
 80015fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	fa22 f303 	lsr.w	r3, r2, r3
 8001608:	2b00      	cmp	r3, #0
 800160a:	f47f ae91 	bne.w	8001330 <HAL_GPIO_Init+0x10>
  }
}
 800160e:	bf00      	nop
 8001610:	bf00      	nop
 8001612:	371c      	adds	r7, #28
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	40021000 	.word	0x40021000
 8001620:	40010000 	.word	0x40010000
 8001624:	48000400 	.word	0x48000400
 8001628:	48000800 	.word	0x48000800
 800162c:	48000c00 	.word	0x48000c00
 8001630:	48001000 	.word	0x48001000
 8001634:	48001400 	.word	0x48001400
 8001638:	48001800 	.word	0x48001800
 800163c:	48001c00 	.word	0x48001c00
 8001640:	40010400 	.word	0x40010400

08001644 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	460b      	mov	r3, r1
 800164e:	807b      	strh	r3, [r7, #2]
 8001650:	4613      	mov	r3, r2
 8001652:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001654:	787b      	ldrb	r3, [r7, #1]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800165a:	887a      	ldrh	r2, [r7, #2]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001660:	e002      	b.n	8001668 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001662:	887a      	ldrh	r2, [r7, #2]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001668:	bf00      	nop
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	460b      	mov	r3, r1
 800167e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	695b      	ldr	r3, [r3, #20]
 8001684:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001686:	887a      	ldrh	r2, [r7, #2]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	4013      	ands	r3, r2
 800168c:	041a      	lsls	r2, r3, #16
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	43d9      	mvns	r1, r3
 8001692:	887b      	ldrh	r3, [r7, #2]
 8001694:	400b      	ands	r3, r1
 8001696:	431a      	orrs	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	619a      	str	r2, [r3, #24]
}
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d101      	bne.n	80016ba <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e043      	b.n	8001742 <HAL_IWDG_Init+0x9a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80016c2:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f245 5255 	movw	r2, #21845	@ 0x5555
 80016cc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	6852      	ldr	r2, [r2, #4]
 80016d6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	6892      	ldr	r2, [r2, #8]
 80016e0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80016e2:	f7ff fcdb 	bl	800109c <HAL_GetTick>
 80016e6:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80016e8:	e011      	b.n	800170e <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80016ea:	f7ff fcd7 	bl	800109c <HAL_GetTick>
 80016ee:	4602      	mov	r2, r0
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	f641 0201 	movw	r2, #6145	@ 0x1801
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d908      	bls.n	800170e <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e019      	b.n	8001742 <HAL_IWDG_Init+0x9a>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	f003 0307 	and.w	r3, r3, #7
 8001718:	2b00      	cmp	r3, #0
 800171a:	d1e6      	bne.n	80016ea <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	691a      	ldr	r2, [r3, #16]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	68db      	ldr	r3, [r3, #12]
 8001726:	429a      	cmp	r2, r3
 8001728:	d005      	beq.n	8001736 <HAL_IWDG_Init+0x8e>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	68d2      	ldr	r2, [r2, #12]
 8001732:	611a      	str	r2, [r3, #16]
 8001734:	e004      	b.n	8001740 <HAL_IWDG_Init+0x98>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800173e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800174a:	b480      	push	{r7}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800175a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr

0800176a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b086      	sub	sp, #24
 800176e:	af02      	add	r7, sp, #8
 8001770:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d101      	bne.n	800177c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e101      	b.n	8001980 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001782:	b2db      	uxtb	r3, r3
 8001784:	2b00      	cmp	r3, #0
 8001786:	d106      	bne.n	8001796 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f7ff fa3d 	bl	8000c10 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2203      	movs	r2, #3
 800179a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f002 fed3 	bl	8004554 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6818      	ldr	r0, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	7c1a      	ldrb	r2, [r3, #16]
 80017b6:	f88d 2000 	strb.w	r2, [sp]
 80017ba:	3304      	adds	r3, #4
 80017bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017be:	f002 fe9c 	bl	80044fa <USB_CoreInit>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d005      	beq.n	80017d4 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2202      	movs	r2, #2
 80017cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e0d5      	b.n	8001980 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2100      	movs	r1, #0
 80017da:	4618      	mov	r0, r3
 80017dc:	f002 fecb 	bl	8004576 <USB_SetCurrentMode>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d005      	beq.n	80017f2 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2202      	movs	r2, #2
 80017ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e0c6      	b.n	8001980 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017f2:	2300      	movs	r3, #0
 80017f4:	73fb      	strb	r3, [r7, #15]
 80017f6:	e04a      	b.n	800188e <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80017f8:	7bfa      	ldrb	r2, [r7, #15]
 80017fa:	6879      	ldr	r1, [r7, #4]
 80017fc:	4613      	mov	r3, r2
 80017fe:	00db      	lsls	r3, r3, #3
 8001800:	4413      	add	r3, r2
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	440b      	add	r3, r1
 8001806:	3315      	adds	r3, #21
 8001808:	2201      	movs	r2, #1
 800180a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800180c:	7bfa      	ldrb	r2, [r7, #15]
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	4613      	mov	r3, r2
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	4413      	add	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	440b      	add	r3, r1
 800181a:	3314      	adds	r3, #20
 800181c:	7bfa      	ldrb	r2, [r7, #15]
 800181e:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001820:	7bfa      	ldrb	r2, [r7, #15]
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	b298      	uxth	r0, r3
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	4613      	mov	r3, r2
 800182a:	00db      	lsls	r3, r3, #3
 800182c:	4413      	add	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	440b      	add	r3, r1
 8001832:	332e      	adds	r3, #46	@ 0x2e
 8001834:	4602      	mov	r2, r0
 8001836:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001838:	7bfa      	ldrb	r2, [r7, #15]
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	4613      	mov	r3, r2
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	4413      	add	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	440b      	add	r3, r1
 8001846:	3318      	adds	r3, #24
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800184c:	7bfa      	ldrb	r2, [r7, #15]
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	4613      	mov	r3, r2
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	4413      	add	r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	440b      	add	r3, r1
 800185a:	331c      	adds	r3, #28
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001860:	7bfa      	ldrb	r2, [r7, #15]
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	4613      	mov	r3, r2
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	4413      	add	r3, r2
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	440b      	add	r3, r1
 800186e:	3320      	adds	r3, #32
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001874:	7bfa      	ldrb	r2, [r7, #15]
 8001876:	6879      	ldr	r1, [r7, #4]
 8001878:	4613      	mov	r3, r2
 800187a:	00db      	lsls	r3, r3, #3
 800187c:	4413      	add	r3, r2
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	440b      	add	r3, r1
 8001882:	3324      	adds	r3, #36	@ 0x24
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001888:	7bfb      	ldrb	r3, [r7, #15]
 800188a:	3301      	adds	r3, #1
 800188c:	73fb      	strb	r3, [r7, #15]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	791b      	ldrb	r3, [r3, #4]
 8001892:	7bfa      	ldrb	r2, [r7, #15]
 8001894:	429a      	cmp	r2, r3
 8001896:	d3af      	bcc.n	80017f8 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001898:	2300      	movs	r3, #0
 800189a:	73fb      	strb	r3, [r7, #15]
 800189c:	e044      	b.n	8001928 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800189e:	7bfa      	ldrb	r2, [r7, #15]
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	4613      	mov	r3, r2
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	4413      	add	r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	440b      	add	r3, r1
 80018ac:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80018b0:	2200      	movs	r2, #0
 80018b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80018b4:	7bfa      	ldrb	r2, [r7, #15]
 80018b6:	6879      	ldr	r1, [r7, #4]
 80018b8:	4613      	mov	r3, r2
 80018ba:	00db      	lsls	r3, r3, #3
 80018bc:	4413      	add	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	440b      	add	r3, r1
 80018c2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80018c6:	7bfa      	ldrb	r2, [r7, #15]
 80018c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80018ca:	7bfa      	ldrb	r2, [r7, #15]
 80018cc:	6879      	ldr	r1, [r7, #4]
 80018ce:	4613      	mov	r3, r2
 80018d0:	00db      	lsls	r3, r3, #3
 80018d2:	4413      	add	r3, r2
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	440b      	add	r3, r1
 80018d8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80018dc:	2200      	movs	r2, #0
 80018de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80018e0:	7bfa      	ldrb	r2, [r7, #15]
 80018e2:	6879      	ldr	r1, [r7, #4]
 80018e4:	4613      	mov	r3, r2
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	4413      	add	r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	440b      	add	r3, r1
 80018ee:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80018f6:	7bfa      	ldrb	r2, [r7, #15]
 80018f8:	6879      	ldr	r1, [r7, #4]
 80018fa:	4613      	mov	r3, r2
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	4413      	add	r3, r2
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	440b      	add	r3, r1
 8001904:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800190c:	7bfa      	ldrb	r2, [r7, #15]
 800190e:	6879      	ldr	r1, [r7, #4]
 8001910:	4613      	mov	r3, r2
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	4413      	add	r3, r2
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	440b      	add	r3, r1
 800191a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001922:	7bfb      	ldrb	r3, [r7, #15]
 8001924:	3301      	adds	r3, #1
 8001926:	73fb      	strb	r3, [r7, #15]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	791b      	ldrb	r3, [r3, #4]
 800192c:	7bfa      	ldrb	r2, [r7, #15]
 800192e:	429a      	cmp	r2, r3
 8001930:	d3b5      	bcc.n	800189e <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6818      	ldr	r0, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	7c1a      	ldrb	r2, [r3, #16]
 800193a:	f88d 2000 	strb.w	r2, [sp]
 800193e:	3304      	adds	r3, #4
 8001940:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001942:	f002 fe65 	bl	8004610 <USB_DevInit>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d005      	beq.n	8001958 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2202      	movs	r2, #2
 8001950:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e013      	b.n	8001980 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2201      	movs	r2, #1
 8001962:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	7b1b      	ldrb	r3, [r3, #12]
 800196a:	2b01      	cmp	r3, #1
 800196c:	d102      	bne.n	8001974 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f000 f80a 	bl	8001988 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4618      	mov	r0, r3
 800197a:	f003 f80a 	bl	8004992 <USB_DevDisconnect>

  return HAL_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001988:	b480      	push	{r7}
 800198a:	b085      	sub	sp, #20
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2201      	movs	r2, #1
 800199a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2200      	movs	r2, #0
 80019a2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ba:	f043 0303 	orr.w	r3, r3, #3
 80019be:	68fa      	ldr	r2, [r7, #12]
 80019c0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3714      	adds	r7, #20
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019d4:	4b05      	ldr	r3, [pc, #20]	@ (80019ec <HAL_PWR_EnableBkUpAccess+0x1c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a04      	ldr	r2, [pc, #16]	@ (80019ec <HAL_PWR_EnableBkUpAccess+0x1c>)
 80019da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019de:	6013      	str	r3, [r2, #0]
}
 80019e0:	bf00      	nop
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40007000 	.word	0x40007000

080019f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80019f4:	4b04      	ldr	r3, [pc, #16]	@ (8001a08 <HAL_PWREx_GetVoltageRange+0x18>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	40007000 	.word	0x40007000

08001a0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a1a:	d130      	bne.n	8001a7e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a1c:	4b23      	ldr	r3, [pc, #140]	@ (8001aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a28:	d038      	beq.n	8001a9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a2a:	4b20      	ldr	r3, [pc, #128]	@ (8001aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a32:	4a1e      	ldr	r2, [pc, #120]	@ (8001aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a34:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a38:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	2232      	movs	r2, #50	@ 0x32
 8001a40:	fb02 f303 	mul.w	r3, r2, r3
 8001a44:	4a1b      	ldr	r2, [pc, #108]	@ (8001ab4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a46:	fba2 2303 	umull	r2, r3, r2, r3
 8001a4a:	0c9b      	lsrs	r3, r3, #18
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a50:	e002      	b.n	8001a58 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	3b01      	subs	r3, #1
 8001a56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a58:	4b14      	ldr	r3, [pc, #80]	@ (8001aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a5a:	695b      	ldr	r3, [r3, #20]
 8001a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a64:	d102      	bne.n	8001a6c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1f2      	bne.n	8001a52 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a6e:	695b      	ldr	r3, [r3, #20]
 8001a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a78:	d110      	bne.n	8001a9c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e00f      	b.n	8001a9e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a8a:	d007      	beq.n	8001a9c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a8c:	4b07      	ldr	r3, [pc, #28]	@ (8001aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a94:	4a05      	ldr	r2, [pc, #20]	@ (8001aac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a9a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3714      	adds	r7, #20
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	40007000 	.word	0x40007000
 8001ab0:	20000000 	.word	0x20000000
 8001ab4:	431bde83 	.word	0x431bde83

08001ab8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8001abc:	4b05      	ldr	r3, [pc, #20]	@ (8001ad4 <HAL_PWREx_EnableVddUSB+0x1c>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	4a04      	ldr	r2, [pc, #16]	@ (8001ad4 <HAL_PWREx_EnableVddUSB+0x1c>)
 8001ac2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ac6:	6053      	str	r3, [r2, #4]
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40007000 	.word	0x40007000

08001ad8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001adc:	4b05      	ldr	r3, [pc, #20]	@ (8001af4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	4a04      	ldr	r2, [pc, #16]	@ (8001af4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001ae2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ae6:	6053      	str	r3, [r2, #4]
}
 8001ae8:	bf00      	nop
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	40007000 	.word	0x40007000

08001af8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b088      	sub	sp, #32
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d102      	bne.n	8001b0c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	f000 bc08 	b.w	800231c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b0c:	4b96      	ldr	r3, [pc, #600]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f003 030c 	and.w	r3, r3, #12
 8001b14:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b16:	4b94      	ldr	r3, [pc, #592]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	f003 0303 	and.w	r3, r3, #3
 8001b1e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0310 	and.w	r3, r3, #16
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	f000 80e4 	beq.w	8001cf6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d007      	beq.n	8001b44 <HAL_RCC_OscConfig+0x4c>
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	2b0c      	cmp	r3, #12
 8001b38:	f040 808b 	bne.w	8001c52 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	f040 8087 	bne.w	8001c52 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b44:	4b88      	ldr	r3, [pc, #544]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <HAL_RCC_OscConfig+0x64>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d101      	bne.n	8001b5c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e3df      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a1a      	ldr	r2, [r3, #32]
 8001b60:	4b81      	ldr	r3, [pc, #516]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0308 	and.w	r3, r3, #8
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d004      	beq.n	8001b76 <HAL_RCC_OscConfig+0x7e>
 8001b6c:	4b7e      	ldr	r3, [pc, #504]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b74:	e005      	b.n	8001b82 <HAL_RCC_OscConfig+0x8a>
 8001b76:	4b7c      	ldr	r3, [pc, #496]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001b78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b7c:	091b      	lsrs	r3, r3, #4
 8001b7e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d223      	bcs.n	8001bce <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a1b      	ldr	r3, [r3, #32]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f000 fd92 	bl	80026b4 <RCC_SetFlashLatencyFromMSIRange>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e3c0      	b.n	800231c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b9a:	4b73      	ldr	r3, [pc, #460]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a72      	ldr	r2, [pc, #456]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001ba0:	f043 0308 	orr.w	r3, r3, #8
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	4b70      	ldr	r3, [pc, #448]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a1b      	ldr	r3, [r3, #32]
 8001bb2:	496d      	ldr	r1, [pc, #436]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bb8:	4b6b      	ldr	r3, [pc, #428]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	69db      	ldr	r3, [r3, #28]
 8001bc4:	021b      	lsls	r3, r3, #8
 8001bc6:	4968      	ldr	r1, [pc, #416]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	604b      	str	r3, [r1, #4]
 8001bcc:	e025      	b.n	8001c1a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bce:	4b66      	ldr	r3, [pc, #408]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a65      	ldr	r2, [pc, #404]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001bd4:	f043 0308 	orr.w	r3, r3, #8
 8001bd8:	6013      	str	r3, [r2, #0]
 8001bda:	4b63      	ldr	r3, [pc, #396]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6a1b      	ldr	r3, [r3, #32]
 8001be6:	4960      	ldr	r1, [pc, #384]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001be8:	4313      	orrs	r3, r2
 8001bea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bec:	4b5e      	ldr	r3, [pc, #376]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	69db      	ldr	r3, [r3, #28]
 8001bf8:	021b      	lsls	r3, r3, #8
 8001bfa:	495b      	ldr	r1, [pc, #364]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d109      	bne.n	8001c1a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a1b      	ldr	r3, [r3, #32]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 fd52 	bl	80026b4 <RCC_SetFlashLatencyFromMSIRange>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e380      	b.n	800231c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c1a:	f000 fc87 	bl	800252c <HAL_RCC_GetSysClockFreq>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	4b51      	ldr	r3, [pc, #324]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	091b      	lsrs	r3, r3, #4
 8001c26:	f003 030f 	and.w	r3, r3, #15
 8001c2a:	4950      	ldr	r1, [pc, #320]	@ (8001d6c <HAL_RCC_OscConfig+0x274>)
 8001c2c:	5ccb      	ldrb	r3, [r1, r3]
 8001c2e:	f003 031f 	and.w	r3, r3, #31
 8001c32:	fa22 f303 	lsr.w	r3, r2, r3
 8001c36:	4a4e      	ldr	r2, [pc, #312]	@ (8001d70 <HAL_RCC_OscConfig+0x278>)
 8001c38:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001c3a:	4b4e      	ldr	r3, [pc, #312]	@ (8001d74 <HAL_RCC_OscConfig+0x27c>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff f9dc 	bl	8000ffc <HAL_InitTick>
 8001c44:	4603      	mov	r3, r0
 8001c46:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001c48:	7bfb      	ldrb	r3, [r7, #15]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d052      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
 8001c50:	e364      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d032      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c5a:	4b43      	ldr	r3, [pc, #268]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a42      	ldr	r2, [pc, #264]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c66:	f7ff fa19 	bl	800109c <HAL_GetTick>
 8001c6a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c6c:	e008      	b.n	8001c80 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c6e:	f7ff fa15 	bl	800109c <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d901      	bls.n	8001c80 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e34d      	b.n	800231c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c80:	4b39      	ldr	r3, [pc, #228]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0302 	and.w	r3, r3, #2
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0f0      	beq.n	8001c6e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c8c:	4b36      	ldr	r3, [pc, #216]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a35      	ldr	r2, [pc, #212]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001c92:	f043 0308 	orr.w	r3, r3, #8
 8001c96:	6013      	str	r3, [r2, #0]
 8001c98:	4b33      	ldr	r3, [pc, #204]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	4930      	ldr	r1, [pc, #192]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001caa:	4b2f      	ldr	r3, [pc, #188]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	021b      	lsls	r3, r3, #8
 8001cb8:	492b      	ldr	r1, [pc, #172]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	604b      	str	r3, [r1, #4]
 8001cbe:	e01a      	b.n	8001cf6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001cc0:	4b29      	ldr	r3, [pc, #164]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a28      	ldr	r2, [pc, #160]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001cc6:	f023 0301 	bic.w	r3, r3, #1
 8001cca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ccc:	f7ff f9e6 	bl	800109c <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cd4:	f7ff f9e2 	bl	800109c <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e31a      	b.n	800231c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ce6:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f0      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x1dc>
 8001cf2:	e000      	b.n	8001cf6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cf4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d073      	beq.n	8001dea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	2b08      	cmp	r3, #8
 8001d06:	d005      	beq.n	8001d14 <HAL_RCC_OscConfig+0x21c>
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	2b0c      	cmp	r3, #12
 8001d0c:	d10e      	bne.n	8001d2c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	2b03      	cmp	r3, #3
 8001d12:	d10b      	bne.n	8001d2c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d14:	4b14      	ldr	r3, [pc, #80]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d063      	beq.n	8001de8 <HAL_RCC_OscConfig+0x2f0>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d15f      	bne.n	8001de8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e2f7      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d34:	d106      	bne.n	8001d44 <HAL_RCC_OscConfig+0x24c>
 8001d36:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001d3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	e025      	b.n	8001d90 <HAL_RCC_OscConfig+0x298>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d4c:	d114      	bne.n	8001d78 <HAL_RCC_OscConfig+0x280>
 8001d4e:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a05      	ldr	r2, [pc, #20]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001d54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d58:	6013      	str	r3, [r2, #0]
 8001d5a:	4b03      	ldr	r3, [pc, #12]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a02      	ldr	r2, [pc, #8]	@ (8001d68 <HAL_RCC_OscConfig+0x270>)
 8001d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d64:	6013      	str	r3, [r2, #0]
 8001d66:	e013      	b.n	8001d90 <HAL_RCC_OscConfig+0x298>
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	080058dc 	.word	0x080058dc
 8001d70:	20000000 	.word	0x20000000
 8001d74:	20000004 	.word	0x20000004
 8001d78:	4ba0      	ldr	r3, [pc, #640]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a9f      	ldr	r2, [pc, #636]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001d7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d82:	6013      	str	r3, [r2, #0]
 8001d84:	4b9d      	ldr	r3, [pc, #628]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a9c      	ldr	r2, [pc, #624]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001d8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d013      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d98:	f7ff f980 	bl	800109c <HAL_GetTick>
 8001d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d9e:	e008      	b.n	8001db2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001da0:	f7ff f97c 	bl	800109c <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	2b64      	cmp	r3, #100	@ 0x64
 8001dac:	d901      	bls.n	8001db2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e2b4      	b.n	800231c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001db2:	4b92      	ldr	r3, [pc, #584]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d0f0      	beq.n	8001da0 <HAL_RCC_OscConfig+0x2a8>
 8001dbe:	e014      	b.n	8001dea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc0:	f7ff f96c 	bl	800109c <HAL_GetTick>
 8001dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dc6:	e008      	b.n	8001dda <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dc8:	f7ff f968 	bl	800109c <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b64      	cmp	r3, #100	@ 0x64
 8001dd4:	d901      	bls.n	8001dda <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e2a0      	b.n	800231c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dda:	4b88      	ldr	r3, [pc, #544]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d1f0      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x2d0>
 8001de6:	e000      	b.n	8001dea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0302 	and.w	r3, r3, #2
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d060      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	2b04      	cmp	r3, #4
 8001dfa:	d005      	beq.n	8001e08 <HAL_RCC_OscConfig+0x310>
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	2b0c      	cmp	r3, #12
 8001e00:	d119      	bne.n	8001e36 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d116      	bne.n	8001e36 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e08:	4b7c      	ldr	r3, [pc, #496]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d005      	beq.n	8001e20 <HAL_RCC_OscConfig+0x328>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d101      	bne.n	8001e20 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e27d      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e20:	4b76      	ldr	r3, [pc, #472]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	061b      	lsls	r3, r3, #24
 8001e2e:	4973      	ldr	r1, [pc, #460]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001e30:	4313      	orrs	r3, r2
 8001e32:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e34:	e040      	b.n	8001eb8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d023      	beq.n	8001e86 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e3e:	4b6f      	ldr	r3, [pc, #444]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a6e      	ldr	r2, [pc, #440]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001e44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e4a:	f7ff f927 	bl	800109c <HAL_GetTick>
 8001e4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e50:	e008      	b.n	8001e64 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e52:	f7ff f923 	bl	800109c <HAL_GetTick>
 8001e56:	4602      	mov	r2, r0
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d901      	bls.n	8001e64 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e25b      	b.n	800231c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e64:	4b65      	ldr	r3, [pc, #404]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d0f0      	beq.n	8001e52 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e70:	4b62      	ldr	r3, [pc, #392]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	061b      	lsls	r3, r3, #24
 8001e7e:	495f      	ldr	r1, [pc, #380]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	604b      	str	r3, [r1, #4]
 8001e84:	e018      	b.n	8001eb8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e86:	4b5d      	ldr	r3, [pc, #372]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a5c      	ldr	r2, [pc, #368]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001e8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e92:	f7ff f903 	bl	800109c <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e98:	e008      	b.n	8001eac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e9a:	f7ff f8ff 	bl	800109c <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d901      	bls.n	8001eac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e237      	b.n	800231c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001eac:	4b53      	ldr	r3, [pc, #332]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1f0      	bne.n	8001e9a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0308 	and.w	r3, r3, #8
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d03c      	beq.n	8001f3e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d01c      	beq.n	8001f06 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ecc:	4b4b      	ldr	r3, [pc, #300]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001ece:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ed2:	4a4a      	ldr	r2, [pc, #296]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001ed4:	f043 0301 	orr.w	r3, r3, #1
 8001ed8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001edc:	f7ff f8de 	bl	800109c <HAL_GetTick>
 8001ee0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ee2:	e008      	b.n	8001ef6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ee4:	f7ff f8da 	bl	800109c <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e212      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ef6:	4b41      	ldr	r3, [pc, #260]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001ef8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d0ef      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x3ec>
 8001f04:	e01b      	b.n	8001f3e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f06:	4b3d      	ldr	r3, [pc, #244]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001f08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f0c:	4a3b      	ldr	r2, [pc, #236]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001f0e:	f023 0301 	bic.w	r3, r3, #1
 8001f12:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f16:	f7ff f8c1 	bl	800109c <HAL_GetTick>
 8001f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f1c:	e008      	b.n	8001f30 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f1e:	f7ff f8bd 	bl	800109c <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e1f5      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f30:	4b32      	ldr	r3, [pc, #200]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001f32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f36:	f003 0302 	and.w	r3, r3, #2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1ef      	bne.n	8001f1e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0304 	and.w	r3, r3, #4
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 80a6 	beq.w	8002098 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f50:	4b2a      	ldr	r3, [pc, #168]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d10d      	bne.n	8001f78 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f5c:	4b27      	ldr	r3, [pc, #156]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f60:	4a26      	ldr	r2, [pc, #152]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001f62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f66:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f68:	4b24      	ldr	r3, [pc, #144]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f70:	60bb      	str	r3, [r7, #8]
 8001f72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f74:	2301      	movs	r3, #1
 8001f76:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f78:	4b21      	ldr	r3, [pc, #132]	@ (8002000 <HAL_RCC_OscConfig+0x508>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d118      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f84:	4b1e      	ldr	r3, [pc, #120]	@ (8002000 <HAL_RCC_OscConfig+0x508>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a1d      	ldr	r2, [pc, #116]	@ (8002000 <HAL_RCC_OscConfig+0x508>)
 8001f8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f8e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f90:	f7ff f884 	bl	800109c <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f98:	f7ff f880 	bl	800109c <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e1b8      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001faa:	4b15      	ldr	r3, [pc, #84]	@ (8002000 <HAL_RCC_OscConfig+0x508>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d0f0      	beq.n	8001f98 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d108      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x4d8>
 8001fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001fc6:	f043 0301 	orr.w	r3, r3, #1
 8001fca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fce:	e029      	b.n	8002024 <HAL_RCC_OscConfig+0x52c>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	2b05      	cmp	r3, #5
 8001fd6:	d115      	bne.n	8002004 <HAL_RCC_OscConfig+0x50c>
 8001fd8:	4b08      	ldr	r3, [pc, #32]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fde:	4a07      	ldr	r2, [pc, #28]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001fe0:	f043 0304 	orr.w	r3, r3, #4
 8001fe4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001fe8:	4b04      	ldr	r3, [pc, #16]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fee:	4a03      	ldr	r2, [pc, #12]	@ (8001ffc <HAL_RCC_OscConfig+0x504>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ff8:	e014      	b.n	8002024 <HAL_RCC_OscConfig+0x52c>
 8001ffa:	bf00      	nop
 8001ffc:	40021000 	.word	0x40021000
 8002000:	40007000 	.word	0x40007000
 8002004:	4b9d      	ldr	r3, [pc, #628]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 8002006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800200a:	4a9c      	ldr	r2, [pc, #624]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 800200c:	f023 0301 	bic.w	r3, r3, #1
 8002010:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002014:	4b99      	ldr	r3, [pc, #612]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 8002016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800201a:	4a98      	ldr	r2, [pc, #608]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 800201c:	f023 0304 	bic.w	r3, r3, #4
 8002020:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d016      	beq.n	800205a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800202c:	f7ff f836 	bl	800109c <HAL_GetTick>
 8002030:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002032:	e00a      	b.n	800204a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002034:	f7ff f832 	bl	800109c <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002042:	4293      	cmp	r3, r2
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e168      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800204a:	4b8c      	ldr	r3, [pc, #560]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 800204c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002050:	f003 0302 	and.w	r3, r3, #2
 8002054:	2b00      	cmp	r3, #0
 8002056:	d0ed      	beq.n	8002034 <HAL_RCC_OscConfig+0x53c>
 8002058:	e015      	b.n	8002086 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800205a:	f7ff f81f 	bl	800109c <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002060:	e00a      	b.n	8002078 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002062:	f7ff f81b 	bl	800109c <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002070:	4293      	cmp	r3, r2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e151      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002078:	4b80      	ldr	r3, [pc, #512]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 800207a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1ed      	bne.n	8002062 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002086:	7ffb      	ldrb	r3, [r7, #31]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d105      	bne.n	8002098 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800208c:	4b7b      	ldr	r3, [pc, #492]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 800208e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002090:	4a7a      	ldr	r2, [pc, #488]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 8002092:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002096:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0320 	and.w	r3, r3, #32
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d03c      	beq.n	800211e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d01c      	beq.n	80020e6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80020ac:	4b73      	ldr	r3, [pc, #460]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 80020ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020b2:	4a72      	ldr	r2, [pc, #456]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020bc:	f7fe ffee 	bl	800109c <HAL_GetTick>
 80020c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020c4:	f7fe ffea 	bl	800109c <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e122      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80020d6:	4b69      	ldr	r3, [pc, #420]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 80020d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d0ef      	beq.n	80020c4 <HAL_RCC_OscConfig+0x5cc>
 80020e4:	e01b      	b.n	800211e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80020e6:	4b65      	ldr	r3, [pc, #404]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 80020e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020ec:	4a63      	ldr	r2, [pc, #396]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 80020ee:	f023 0301 	bic.w	r3, r3, #1
 80020f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f6:	f7fe ffd1 	bl	800109c <HAL_GetTick>
 80020fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020fe:	f7fe ffcd 	bl	800109c <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e105      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002110:	4b5a      	ldr	r3, [pc, #360]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 8002112:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1ef      	bne.n	80020fe <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002122:	2b00      	cmp	r3, #0
 8002124:	f000 80f9 	beq.w	800231a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800212c:	2b02      	cmp	r3, #2
 800212e:	f040 80cf 	bne.w	80022d0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002132:	4b52      	ldr	r3, [pc, #328]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f003 0203 	and.w	r2, r3, #3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002142:	429a      	cmp	r2, r3
 8002144:	d12c      	bne.n	80021a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002150:	3b01      	subs	r3, #1
 8002152:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002154:	429a      	cmp	r2, r3
 8002156:	d123      	bne.n	80021a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002162:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002164:	429a      	cmp	r2, r3
 8002166:	d11b      	bne.n	80021a0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002172:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002174:	429a      	cmp	r2, r3
 8002176:	d113      	bne.n	80021a0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002182:	085b      	lsrs	r3, r3, #1
 8002184:	3b01      	subs	r3, #1
 8002186:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002188:	429a      	cmp	r2, r3
 800218a:	d109      	bne.n	80021a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002196:	085b      	lsrs	r3, r3, #1
 8002198:	3b01      	subs	r3, #1
 800219a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800219c:	429a      	cmp	r2, r3
 800219e:	d071      	beq.n	8002284 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	2b0c      	cmp	r3, #12
 80021a4:	d068      	beq.n	8002278 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80021a6:	4b35      	ldr	r3, [pc, #212]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d105      	bne.n	80021be <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80021b2:	4b32      	ldr	r3, [pc, #200]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e0ac      	b.n	800231c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80021c2:	4b2e      	ldr	r3, [pc, #184]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a2d      	ldr	r2, [pc, #180]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 80021c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021cc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80021ce:	f7fe ff65 	bl	800109c <HAL_GetTick>
 80021d2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021d4:	e008      	b.n	80021e8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d6:	f7fe ff61 	bl	800109c <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e099      	b.n	800231c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021e8:	4b24      	ldr	r3, [pc, #144]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1f0      	bne.n	80021d6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021f4:	4b21      	ldr	r3, [pc, #132]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 80021f6:	68da      	ldr	r2, [r3, #12]
 80021f8:	4b21      	ldr	r3, [pc, #132]	@ (8002280 <HAL_RCC_OscConfig+0x788>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002204:	3a01      	subs	r2, #1
 8002206:	0112      	lsls	r2, r2, #4
 8002208:	4311      	orrs	r1, r2
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800220e:	0212      	lsls	r2, r2, #8
 8002210:	4311      	orrs	r1, r2
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002216:	0852      	lsrs	r2, r2, #1
 8002218:	3a01      	subs	r2, #1
 800221a:	0552      	lsls	r2, r2, #21
 800221c:	4311      	orrs	r1, r2
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002222:	0852      	lsrs	r2, r2, #1
 8002224:	3a01      	subs	r2, #1
 8002226:	0652      	lsls	r2, r2, #25
 8002228:	4311      	orrs	r1, r2
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800222e:	06d2      	lsls	r2, r2, #27
 8002230:	430a      	orrs	r2, r1
 8002232:	4912      	ldr	r1, [pc, #72]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 8002234:	4313      	orrs	r3, r2
 8002236:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002238:	4b10      	ldr	r3, [pc, #64]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0f      	ldr	r2, [pc, #60]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 800223e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002242:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002244:	4b0d      	ldr	r3, [pc, #52]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	4a0c      	ldr	r2, [pc, #48]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 800224a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800224e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002250:	f7fe ff24 	bl	800109c <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002258:	f7fe ff20 	bl	800109c <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b02      	cmp	r3, #2
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e058      	b.n	800231c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800226a:	4b04      	ldr	r3, [pc, #16]	@ (800227c <HAL_RCC_OscConfig+0x784>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d0f0      	beq.n	8002258 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002276:	e050      	b.n	800231a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e04f      	b.n	800231c <HAL_RCC_OscConfig+0x824>
 800227c:	40021000 	.word	0x40021000
 8002280:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002284:	4b27      	ldr	r3, [pc, #156]	@ (8002324 <HAL_RCC_OscConfig+0x82c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d144      	bne.n	800231a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002290:	4b24      	ldr	r3, [pc, #144]	@ (8002324 <HAL_RCC_OscConfig+0x82c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a23      	ldr	r2, [pc, #140]	@ (8002324 <HAL_RCC_OscConfig+0x82c>)
 8002296:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800229a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800229c:	4b21      	ldr	r3, [pc, #132]	@ (8002324 <HAL_RCC_OscConfig+0x82c>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	4a20      	ldr	r2, [pc, #128]	@ (8002324 <HAL_RCC_OscConfig+0x82c>)
 80022a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80022a8:	f7fe fef8 	bl	800109c <HAL_GetTick>
 80022ac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b0:	f7fe fef4 	bl	800109c <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e02c      	b.n	800231c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022c2:	4b18      	ldr	r3, [pc, #96]	@ (8002324 <HAL_RCC_OscConfig+0x82c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d0f0      	beq.n	80022b0 <HAL_RCC_OscConfig+0x7b8>
 80022ce:	e024      	b.n	800231a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	2b0c      	cmp	r3, #12
 80022d4:	d01f      	beq.n	8002316 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d6:	4b13      	ldr	r3, [pc, #76]	@ (8002324 <HAL_RCC_OscConfig+0x82c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a12      	ldr	r2, [pc, #72]	@ (8002324 <HAL_RCC_OscConfig+0x82c>)
 80022dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e2:	f7fe fedb 	bl	800109c <HAL_GetTick>
 80022e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022e8:	e008      	b.n	80022fc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ea:	f7fe fed7 	bl	800109c <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d901      	bls.n	80022fc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e00f      	b.n	800231c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022fc:	4b09      	ldr	r3, [pc, #36]	@ (8002324 <HAL_RCC_OscConfig+0x82c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1f0      	bne.n	80022ea <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <HAL_RCC_OscConfig+0x82c>)
 800230a:	68da      	ldr	r2, [r3, #12]
 800230c:	4905      	ldr	r1, [pc, #20]	@ (8002324 <HAL_RCC_OscConfig+0x82c>)
 800230e:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <HAL_RCC_OscConfig+0x830>)
 8002310:	4013      	ands	r3, r2
 8002312:	60cb      	str	r3, [r1, #12]
 8002314:	e001      	b.n	800231a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800231a:	2300      	movs	r3, #0
}
 800231c:	4618      	mov	r0, r3
 800231e:	3720      	adds	r7, #32
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40021000 	.word	0x40021000
 8002328:	feeefffc 	.word	0xfeeefffc

0800232c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d101      	bne.n	8002340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e0e7      	b.n	8002510 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002340:	4b75      	ldr	r3, [pc, #468]	@ (8002518 <HAL_RCC_ClockConfig+0x1ec>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0307 	and.w	r3, r3, #7
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	429a      	cmp	r2, r3
 800234c:	d910      	bls.n	8002370 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800234e:	4b72      	ldr	r3, [pc, #456]	@ (8002518 <HAL_RCC_ClockConfig+0x1ec>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f023 0207 	bic.w	r2, r3, #7
 8002356:	4970      	ldr	r1, [pc, #448]	@ (8002518 <HAL_RCC_ClockConfig+0x1ec>)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	4313      	orrs	r3, r2
 800235c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800235e:	4b6e      	ldr	r3, [pc, #440]	@ (8002518 <HAL_RCC_ClockConfig+0x1ec>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0307 	and.w	r3, r3, #7
 8002366:	683a      	ldr	r2, [r7, #0]
 8002368:	429a      	cmp	r2, r3
 800236a:	d001      	beq.n	8002370 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e0cf      	b.n	8002510 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d010      	beq.n	800239e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	4b66      	ldr	r3, [pc, #408]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002388:	429a      	cmp	r2, r3
 800238a:	d908      	bls.n	800239e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800238c:	4b63      	ldr	r3, [pc, #396]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	4960      	ldr	r1, [pc, #384]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 800239a:	4313      	orrs	r3, r2
 800239c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d04c      	beq.n	8002444 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	2b03      	cmp	r3, #3
 80023b0:	d107      	bne.n	80023c2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023b2:	4b5a      	ldr	r3, [pc, #360]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d121      	bne.n	8002402 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e0a6      	b.n	8002510 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d107      	bne.n	80023da <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023ca:	4b54      	ldr	r3, [pc, #336]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d115      	bne.n	8002402 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e09a      	b.n	8002510 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d107      	bne.n	80023f2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023e2:	4b4e      	ldr	r3, [pc, #312]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d109      	bne.n	8002402 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e08e      	b.n	8002510 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023f2:	4b4a      	ldr	r3, [pc, #296]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d101      	bne.n	8002402 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e086      	b.n	8002510 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002402:	4b46      	ldr	r3, [pc, #280]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f023 0203 	bic.w	r2, r3, #3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	4943      	ldr	r1, [pc, #268]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 8002410:	4313      	orrs	r3, r2
 8002412:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002414:	f7fe fe42 	bl	800109c <HAL_GetTick>
 8002418:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800241a:	e00a      	b.n	8002432 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800241c:	f7fe fe3e 	bl	800109c <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	f241 3288 	movw	r2, #5000	@ 0x1388
 800242a:	4293      	cmp	r3, r2
 800242c:	d901      	bls.n	8002432 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e06e      	b.n	8002510 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002432:	4b3a      	ldr	r3, [pc, #232]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f003 020c 	and.w	r2, r3, #12
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	429a      	cmp	r2, r3
 8002442:	d1eb      	bne.n	800241c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0302 	and.w	r3, r3, #2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d010      	beq.n	8002472 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	4b31      	ldr	r3, [pc, #196]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800245c:	429a      	cmp	r2, r3
 800245e:	d208      	bcs.n	8002472 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002460:	4b2e      	ldr	r3, [pc, #184]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	492b      	ldr	r1, [pc, #172]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 800246e:	4313      	orrs	r3, r2
 8002470:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002472:	4b29      	ldr	r3, [pc, #164]	@ (8002518 <HAL_RCC_ClockConfig+0x1ec>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0307 	and.w	r3, r3, #7
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	429a      	cmp	r2, r3
 800247e:	d210      	bcs.n	80024a2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002480:	4b25      	ldr	r3, [pc, #148]	@ (8002518 <HAL_RCC_ClockConfig+0x1ec>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f023 0207 	bic.w	r2, r3, #7
 8002488:	4923      	ldr	r1, [pc, #140]	@ (8002518 <HAL_RCC_ClockConfig+0x1ec>)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	4313      	orrs	r3, r2
 800248e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002490:	4b21      	ldr	r3, [pc, #132]	@ (8002518 <HAL_RCC_ClockConfig+0x1ec>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0307 	and.w	r3, r3, #7
 8002498:	683a      	ldr	r2, [r7, #0]
 800249a:	429a      	cmp	r2, r3
 800249c:	d001      	beq.n	80024a2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e036      	b.n	8002510 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0304 	and.w	r3, r3, #4
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d008      	beq.n	80024c0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024ae:	4b1b      	ldr	r3, [pc, #108]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	4918      	ldr	r1, [pc, #96]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0308 	and.w	r3, r3, #8
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d009      	beq.n	80024e0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024cc:	4b13      	ldr	r3, [pc, #76]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	00db      	lsls	r3, r3, #3
 80024da:	4910      	ldr	r1, [pc, #64]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024e0:	f000 f824 	bl	800252c <HAL_RCC_GetSysClockFreq>
 80024e4:	4602      	mov	r2, r0
 80024e6:	4b0d      	ldr	r3, [pc, #52]	@ (800251c <HAL_RCC_ClockConfig+0x1f0>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	091b      	lsrs	r3, r3, #4
 80024ec:	f003 030f 	and.w	r3, r3, #15
 80024f0:	490b      	ldr	r1, [pc, #44]	@ (8002520 <HAL_RCC_ClockConfig+0x1f4>)
 80024f2:	5ccb      	ldrb	r3, [r1, r3]
 80024f4:	f003 031f 	and.w	r3, r3, #31
 80024f8:	fa22 f303 	lsr.w	r3, r2, r3
 80024fc:	4a09      	ldr	r2, [pc, #36]	@ (8002524 <HAL_RCC_ClockConfig+0x1f8>)
 80024fe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002500:	4b09      	ldr	r3, [pc, #36]	@ (8002528 <HAL_RCC_ClockConfig+0x1fc>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4618      	mov	r0, r3
 8002506:	f7fe fd79 	bl	8000ffc <HAL_InitTick>
 800250a:	4603      	mov	r3, r0
 800250c:	72fb      	strb	r3, [r7, #11]

  return status;
 800250e:	7afb      	ldrb	r3, [r7, #11]
}
 8002510:	4618      	mov	r0, r3
 8002512:	3710      	adds	r7, #16
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40022000 	.word	0x40022000
 800251c:	40021000 	.word	0x40021000
 8002520:	080058dc 	.word	0x080058dc
 8002524:	20000000 	.word	0x20000000
 8002528:	20000004 	.word	0x20000004

0800252c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800252c:	b480      	push	{r7}
 800252e:	b089      	sub	sp, #36	@ 0x24
 8002530:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002532:	2300      	movs	r3, #0
 8002534:	61fb      	str	r3, [r7, #28]
 8002536:	2300      	movs	r3, #0
 8002538:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800253a:	4b3e      	ldr	r3, [pc, #248]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x108>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f003 030c 	and.w	r3, r3, #12
 8002542:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002544:	4b3b      	ldr	r3, [pc, #236]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x108>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	f003 0303 	and.w	r3, r3, #3
 800254c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d005      	beq.n	8002560 <HAL_RCC_GetSysClockFreq+0x34>
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	2b0c      	cmp	r3, #12
 8002558:	d121      	bne.n	800259e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d11e      	bne.n	800259e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002560:	4b34      	ldr	r3, [pc, #208]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x108>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0308 	and.w	r3, r3, #8
 8002568:	2b00      	cmp	r3, #0
 800256a:	d107      	bne.n	800257c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800256c:	4b31      	ldr	r3, [pc, #196]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x108>)
 800256e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002572:	0a1b      	lsrs	r3, r3, #8
 8002574:	f003 030f 	and.w	r3, r3, #15
 8002578:	61fb      	str	r3, [r7, #28]
 800257a:	e005      	b.n	8002588 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800257c:	4b2d      	ldr	r3, [pc, #180]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x108>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	091b      	lsrs	r3, r3, #4
 8002582:	f003 030f 	and.w	r3, r3, #15
 8002586:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002588:	4a2b      	ldr	r2, [pc, #172]	@ (8002638 <HAL_RCC_GetSysClockFreq+0x10c>)
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002590:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d10d      	bne.n	80025b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800259c:	e00a      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	2b04      	cmp	r3, #4
 80025a2:	d102      	bne.n	80025aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80025a4:	4b25      	ldr	r3, [pc, #148]	@ (800263c <HAL_RCC_GetSysClockFreq+0x110>)
 80025a6:	61bb      	str	r3, [r7, #24]
 80025a8:	e004      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	2b08      	cmp	r3, #8
 80025ae:	d101      	bne.n	80025b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80025b0:	4b23      	ldr	r3, [pc, #140]	@ (8002640 <HAL_RCC_GetSysClockFreq+0x114>)
 80025b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	2b0c      	cmp	r3, #12
 80025b8:	d134      	bne.n	8002624 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80025ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x108>)
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	f003 0303 	and.w	r3, r3, #3
 80025c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d003      	beq.n	80025d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	2b03      	cmp	r3, #3
 80025ce:	d003      	beq.n	80025d8 <HAL_RCC_GetSysClockFreq+0xac>
 80025d0:	e005      	b.n	80025de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80025d2:	4b1a      	ldr	r3, [pc, #104]	@ (800263c <HAL_RCC_GetSysClockFreq+0x110>)
 80025d4:	617b      	str	r3, [r7, #20]
      break;
 80025d6:	e005      	b.n	80025e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80025d8:	4b19      	ldr	r3, [pc, #100]	@ (8002640 <HAL_RCC_GetSysClockFreq+0x114>)
 80025da:	617b      	str	r3, [r7, #20]
      break;
 80025dc:	e002      	b.n	80025e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	617b      	str	r3, [r7, #20]
      break;
 80025e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80025e4:	4b13      	ldr	r3, [pc, #76]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x108>)
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	091b      	lsrs	r3, r3, #4
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	3301      	adds	r3, #1
 80025f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80025f2:	4b10      	ldr	r3, [pc, #64]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x108>)
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	0a1b      	lsrs	r3, r3, #8
 80025f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	fb03 f202 	mul.w	r2, r3, r2
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	fbb2 f3f3 	udiv	r3, r2, r3
 8002608:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800260a:	4b0a      	ldr	r3, [pc, #40]	@ (8002634 <HAL_RCC_GetSysClockFreq+0x108>)
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	0e5b      	lsrs	r3, r3, #25
 8002610:	f003 0303 	and.w	r3, r3, #3
 8002614:	3301      	adds	r3, #1
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002622:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002624:	69bb      	ldr	r3, [r7, #24]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3724      	adds	r7, #36	@ 0x24
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40021000 	.word	0x40021000
 8002638:	080058f4 	.word	0x080058f4
 800263c:	00f42400 	.word	0x00f42400
 8002640:	007a1200 	.word	0x007a1200

08002644 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002648:	4b03      	ldr	r3, [pc, #12]	@ (8002658 <HAL_RCC_GetHCLKFreq+0x14>)
 800264a:	681b      	ldr	r3, [r3, #0]
}
 800264c:	4618      	mov	r0, r3
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	20000000 	.word	0x20000000

0800265c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002660:	f7ff fff0 	bl	8002644 <HAL_RCC_GetHCLKFreq>
 8002664:	4602      	mov	r2, r0
 8002666:	4b06      	ldr	r3, [pc, #24]	@ (8002680 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	0a1b      	lsrs	r3, r3, #8
 800266c:	f003 0307 	and.w	r3, r3, #7
 8002670:	4904      	ldr	r1, [pc, #16]	@ (8002684 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002672:	5ccb      	ldrb	r3, [r1, r3]
 8002674:	f003 031f 	and.w	r3, r3, #31
 8002678:	fa22 f303 	lsr.w	r3, r2, r3
}
 800267c:	4618      	mov	r0, r3
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40021000 	.word	0x40021000
 8002684:	080058ec 	.word	0x080058ec

08002688 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800268c:	f7ff ffda 	bl	8002644 <HAL_RCC_GetHCLKFreq>
 8002690:	4602      	mov	r2, r0
 8002692:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	0adb      	lsrs	r3, r3, #11
 8002698:	f003 0307 	and.w	r3, r3, #7
 800269c:	4904      	ldr	r1, [pc, #16]	@ (80026b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800269e:	5ccb      	ldrb	r3, [r1, r3]
 80026a0:	f003 031f 	and.w	r3, r3, #31
 80026a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	40021000 	.word	0x40021000
 80026b0:	080058ec 	.word	0x080058ec

080026b4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80026bc:	2300      	movs	r3, #0
 80026be:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80026c0:	4b2a      	ldr	r3, [pc, #168]	@ (800276c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d003      	beq.n	80026d4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80026cc:	f7ff f990 	bl	80019f0 <HAL_PWREx_GetVoltageRange>
 80026d0:	6178      	str	r0, [r7, #20]
 80026d2:	e014      	b.n	80026fe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80026d4:	4b25      	ldr	r3, [pc, #148]	@ (800276c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d8:	4a24      	ldr	r2, [pc, #144]	@ (800276c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026de:	6593      	str	r3, [r2, #88]	@ 0x58
 80026e0:	4b22      	ldr	r3, [pc, #136]	@ (800276c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e8:	60fb      	str	r3, [r7, #12]
 80026ea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80026ec:	f7ff f980 	bl	80019f0 <HAL_PWREx_GetVoltageRange>
 80026f0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80026f2:	4b1e      	ldr	r3, [pc, #120]	@ (800276c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026f6:	4a1d      	ldr	r2, [pc, #116]	@ (800276c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80026f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002704:	d10b      	bne.n	800271e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2b80      	cmp	r3, #128	@ 0x80
 800270a:	d919      	bls.n	8002740 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002710:	d902      	bls.n	8002718 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002712:	2302      	movs	r3, #2
 8002714:	613b      	str	r3, [r7, #16]
 8002716:	e013      	b.n	8002740 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002718:	2301      	movs	r3, #1
 800271a:	613b      	str	r3, [r7, #16]
 800271c:	e010      	b.n	8002740 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2b80      	cmp	r3, #128	@ 0x80
 8002722:	d902      	bls.n	800272a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002724:	2303      	movs	r3, #3
 8002726:	613b      	str	r3, [r7, #16]
 8002728:	e00a      	b.n	8002740 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2b80      	cmp	r3, #128	@ 0x80
 800272e:	d102      	bne.n	8002736 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002730:	2302      	movs	r3, #2
 8002732:	613b      	str	r3, [r7, #16]
 8002734:	e004      	b.n	8002740 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2b70      	cmp	r3, #112	@ 0x70
 800273a:	d101      	bne.n	8002740 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800273c:	2301      	movs	r3, #1
 800273e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002740:	4b0b      	ldr	r3, [pc, #44]	@ (8002770 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f023 0207 	bic.w	r2, r3, #7
 8002748:	4909      	ldr	r1, [pc, #36]	@ (8002770 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	4313      	orrs	r3, r2
 800274e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002750:	4b07      	ldr	r3, [pc, #28]	@ (8002770 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	429a      	cmp	r2, r3
 800275c:	d001      	beq.n	8002762 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3718      	adds	r7, #24
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	40021000 	.word	0x40021000
 8002770:	40022000 	.word	0x40022000

08002774 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b086      	sub	sp, #24
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800277c:	2300      	movs	r3, #0
 800277e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002780:	2300      	movs	r3, #0
 8002782:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800278c:	2b00      	cmp	r3, #0
 800278e:	d041      	beq.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002794:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002798:	d02a      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800279a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800279e:	d824      	bhi.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80027a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80027a4:	d008      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80027a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80027aa:	d81e      	bhi.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d00a      	beq.n	80027c6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80027b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027b4:	d010      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80027b6:	e018      	b.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80027b8:	4b86      	ldr	r3, [pc, #536]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	4a85      	ldr	r2, [pc, #532]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027c2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027c4:	e015      	b.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3304      	adds	r3, #4
 80027ca:	2100      	movs	r1, #0
 80027cc:	4618      	mov	r0, r3
 80027ce:	f000 fadd 	bl	8002d8c <RCCEx_PLLSAI1_Config>
 80027d2:	4603      	mov	r3, r0
 80027d4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027d6:	e00c      	b.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3320      	adds	r3, #32
 80027dc:	2100      	movs	r1, #0
 80027de:	4618      	mov	r0, r3
 80027e0:	f000 fbc6 	bl	8002f70 <RCCEx_PLLSAI2_Config>
 80027e4:	4603      	mov	r3, r0
 80027e6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80027e8:	e003      	b.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	74fb      	strb	r3, [r7, #19]
      break;
 80027ee:	e000      	b.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80027f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027f2:	7cfb      	ldrb	r3, [r7, #19]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10b      	bne.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80027f8:	4b76      	ldr	r3, [pc, #472]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027fe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002806:	4973      	ldr	r1, [pc, #460]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002808:	4313      	orrs	r3, r2
 800280a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800280e:	e001      	b.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002810:	7cfb      	ldrb	r3, [r7, #19]
 8002812:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d041      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002824:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002828:	d02a      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800282a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800282e:	d824      	bhi.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002830:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002834:	d008      	beq.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002836:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800283a:	d81e      	bhi.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00a      	beq.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002840:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002844:	d010      	beq.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002846:	e018      	b.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002848:	4b62      	ldr	r3, [pc, #392]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	4a61      	ldr	r2, [pc, #388]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800284e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002852:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002854:	e015      	b.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	3304      	adds	r3, #4
 800285a:	2100      	movs	r1, #0
 800285c:	4618      	mov	r0, r3
 800285e:	f000 fa95 	bl	8002d8c <RCCEx_PLLSAI1_Config>
 8002862:	4603      	mov	r3, r0
 8002864:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002866:	e00c      	b.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3320      	adds	r3, #32
 800286c:	2100      	movs	r1, #0
 800286e:	4618      	mov	r0, r3
 8002870:	f000 fb7e 	bl	8002f70 <RCCEx_PLLSAI2_Config>
 8002874:	4603      	mov	r3, r0
 8002876:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002878:	e003      	b.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	74fb      	strb	r3, [r7, #19]
      break;
 800287e:	e000      	b.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002880:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002882:	7cfb      	ldrb	r3, [r7, #19]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d10b      	bne.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002888:	4b52      	ldr	r3, [pc, #328]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800288a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800288e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002896:	494f      	ldr	r1, [pc, #316]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002898:	4313      	orrs	r3, r2
 800289a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800289e:	e001      	b.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028a0:	7cfb      	ldrb	r3, [r7, #19]
 80028a2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 80a0 	beq.w	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028b2:	2300      	movs	r3, #0
 80028b4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80028b6:	4b47      	ldr	r3, [pc, #284]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80028c2:	2301      	movs	r3, #1
 80028c4:	e000      	b.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80028c6:	2300      	movs	r3, #0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00d      	beq.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028cc:	4b41      	ldr	r3, [pc, #260]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d0:	4a40      	ldr	r2, [pc, #256]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80028d8:	4b3e      	ldr	r3, [pc, #248]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028e0:	60bb      	str	r3, [r7, #8]
 80028e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028e4:	2301      	movs	r3, #1
 80028e6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028e8:	4b3b      	ldr	r3, [pc, #236]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a3a      	ldr	r2, [pc, #232]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80028ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028f4:	f7fe fbd2 	bl	800109c <HAL_GetTick>
 80028f8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80028fa:	e009      	b.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028fc:	f7fe fbce 	bl	800109c <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b02      	cmp	r3, #2
 8002908:	d902      	bls.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	74fb      	strb	r3, [r7, #19]
        break;
 800290e:	e005      	b.n	800291c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002910:	4b31      	ldr	r3, [pc, #196]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002918:	2b00      	cmp	r3, #0
 800291a:	d0ef      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800291c:	7cfb      	ldrb	r3, [r7, #19]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d15c      	bne.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002922:	4b2c      	ldr	r3, [pc, #176]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002924:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002928:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800292c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d01f      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	429a      	cmp	r2, r3
 800293e:	d019      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002940:	4b24      	ldr	r3, [pc, #144]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002946:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800294a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800294c:	4b21      	ldr	r3, [pc, #132]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800294e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002952:	4a20      	ldr	r2, [pc, #128]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002954:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002958:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800295c:	4b1d      	ldr	r3, [pc, #116]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800295e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002962:	4a1c      	ldr	r2, [pc, #112]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002964:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002968:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800296c:	4a19      	ldr	r2, [pc, #100]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	2b00      	cmp	r3, #0
 800297c:	d016      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297e:	f7fe fb8d 	bl	800109c <HAL_GetTick>
 8002982:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002984:	e00b      	b.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002986:	f7fe fb89 	bl	800109c <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002994:	4293      	cmp	r3, r2
 8002996:	d902      	bls.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	74fb      	strb	r3, [r7, #19]
            break;
 800299c:	e006      	b.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800299e:	4b0d      	ldr	r3, [pc, #52]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029a4:	f003 0302 	and.w	r3, r3, #2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d0ec      	beq.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80029ac:	7cfb      	ldrb	r3, [r7, #19]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d10c      	bne.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029b2:	4b08      	ldr	r3, [pc, #32]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c2:	4904      	ldr	r1, [pc, #16]	@ (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80029ca:	e009      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80029cc:	7cfb      	ldrb	r3, [r7, #19]
 80029ce:	74bb      	strb	r3, [r7, #18]
 80029d0:	e006      	b.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80029d2:	bf00      	nop
 80029d4:	40021000 	.word	0x40021000
 80029d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029dc:	7cfb      	ldrb	r3, [r7, #19]
 80029de:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80029e0:	7c7b      	ldrb	r3, [r7, #17]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d105      	bne.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029e6:	4ba6      	ldr	r3, [pc, #664]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80029e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ea:	4aa5      	ldr	r2, [pc, #660]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80029ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029f0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00a      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029fe:	4ba0      	ldr	r3, [pc, #640]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a04:	f023 0203 	bic.w	r2, r3, #3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a0c:	499c      	ldr	r1, [pc, #624]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00a      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a20:	4b97      	ldr	r3, [pc, #604]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a26:	f023 020c 	bic.w	r2, r3, #12
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a2e:	4994      	ldr	r1, [pc, #592]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0304 	and.w	r3, r3, #4
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00a      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a42:	4b8f      	ldr	r3, [pc, #572]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a48:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a50:	498b      	ldr	r1, [pc, #556]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0308 	and.w	r3, r3, #8
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d00a      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002a64:	4b86      	ldr	r3, [pc, #536]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a72:	4983      	ldr	r1, [pc, #524]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002a74:	4313      	orrs	r3, r2
 8002a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0310 	and.w	r3, r3, #16
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d00a      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002a86:	4b7e      	ldr	r3, [pc, #504]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a94:	497a      	ldr	r1, [pc, #488]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0320 	and.w	r3, r3, #32
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d00a      	beq.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002aa8:	4b75      	ldr	r3, [pc, #468]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ab6:	4972      	ldr	r1, [pc, #456]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00a      	beq.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002aca:	4b6d      	ldr	r3, [pc, #436]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ad0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ad8:	4969      	ldr	r1, [pc, #420]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d00a      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002aec:	4b64      	ldr	r3, [pc, #400]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002af2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002afa:	4961      	ldr	r1, [pc, #388]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00a      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b0e:	4b5c      	ldr	r3, [pc, #368]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b14:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b1c:	4958      	ldr	r1, [pc, #352]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00a      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b30:	4b53      	ldr	r3, [pc, #332]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b36:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b3e:	4950      	ldr	r1, [pc, #320]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00a      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b52:	4b4b      	ldr	r3, [pc, #300]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b58:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b60:	4947      	ldr	r1, [pc, #284]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00a      	beq.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002b74:	4b42      	ldr	r3, [pc, #264]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002b76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b7a:	f023 0203 	bic.w	r2, r3, #3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b82:	493f      	ldr	r1, [pc, #252]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d028      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b96:	4b3a      	ldr	r3, [pc, #232]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b9c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ba4:	4936      	ldr	r1, [pc, #216]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002bb4:	d106      	bne.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bb6:	4b32      	ldr	r3, [pc, #200]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	4a31      	ldr	r2, [pc, #196]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002bbc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bc0:	60d3      	str	r3, [r2, #12]
 8002bc2:	e011      	b.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bc8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002bcc:	d10c      	bne.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f000 f8d9 	bl	8002d8c <RCCEx_PLLSAI1_Config>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002bde:	7cfb      	ldrb	r3, [r7, #19]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8002be4:	7cfb      	ldrb	r3, [r7, #19]
 8002be6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d028      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002bf4:	4b22      	ldr	r3, [pc, #136]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bfa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c02:	491f      	ldr	r1, [pc, #124]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002c04:	4313      	orrs	r3, r2
 8002c06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c12:	d106      	bne.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c14:	4b1a      	ldr	r3, [pc, #104]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	4a19      	ldr	r2, [pc, #100]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002c1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c1e:	60d3      	str	r3, [r2, #12]
 8002c20:	e011      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c2a:	d10c      	bne.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3304      	adds	r3, #4
 8002c30:	2101      	movs	r1, #1
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 f8aa 	bl	8002d8c <RCCEx_PLLSAI1_Config>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c3c:	7cfb      	ldrb	r3, [r7, #19]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8002c42:	7cfb      	ldrb	r3, [r7, #19]
 8002c44:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d02a      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c52:	4b0b      	ldr	r3, [pc, #44]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c58:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c60:	4907      	ldr	r1, [pc, #28]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002c62:	4313      	orrs	r3, r2
 8002c64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c70:	d108      	bne.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c72:	4b03      	ldr	r3, [pc, #12]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	4a02      	ldr	r2, [pc, #8]	@ (8002c80 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002c78:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c7c:	60d3      	str	r3, [r2, #12]
 8002c7e:	e013      	b.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8002c80:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002c8c:	d10c      	bne.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	3304      	adds	r3, #4
 8002c92:	2101      	movs	r1, #1
 8002c94:	4618      	mov	r0, r3
 8002c96:	f000 f879 	bl	8002d8c <RCCEx_PLLSAI1_Config>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c9e:	7cfb      	ldrb	r3, [r7, #19]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d001      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8002ca4:	7cfb      	ldrb	r3, [r7, #19]
 8002ca6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d02f      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002cb4:	4b2c      	ldr	r3, [pc, #176]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cc2:	4929      	ldr	r1, [pc, #164]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002cd2:	d10d      	bne.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	3304      	adds	r3, #4
 8002cd8:	2102      	movs	r1, #2
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 f856 	bl	8002d8c <RCCEx_PLLSAI1_Config>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ce4:	7cfb      	ldrb	r3, [r7, #19]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d014      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8002cea:	7cfb      	ldrb	r3, [r7, #19]
 8002cec:	74bb      	strb	r3, [r7, #18]
 8002cee:	e011      	b.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cf8:	d10c      	bne.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	3320      	adds	r3, #32
 8002cfe:	2102      	movs	r1, #2
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 f935 	bl	8002f70 <RCCEx_PLLSAI2_Config>
 8002d06:	4603      	mov	r3, r0
 8002d08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d0a:	7cfb      	ldrb	r3, [r7, #19]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8002d10:	7cfb      	ldrb	r3, [r7, #19]
 8002d12:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00b      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002d20:	4b11      	ldr	r3, [pc, #68]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d26:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d30:	490d      	ldr	r1, [pc, #52]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d00b      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002d44:	4b08      	ldr	r3, [pc, #32]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d4a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d54:	4904      	ldr	r1, [pc, #16]	@ (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002d56:	4313      	orrs	r3, r2
 8002d58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002d5c:	7cbb      	ldrb	r3, [r7, #18]
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3718      	adds	r7, #24
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40021000 	.word	0x40021000

08002d6c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002d70:	4b05      	ldr	r3, [pc, #20]	@ (8002d88 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a04      	ldr	r2, [pc, #16]	@ (8002d88 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002d76:	f043 0304 	orr.w	r3, r3, #4
 8002d7a:	6013      	str	r3, [r2, #0]
}
 8002d7c:	bf00      	nop
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop
 8002d88:	40021000 	.word	0x40021000

08002d8c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002d96:	2300      	movs	r3, #0
 8002d98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002d9a:	4b74      	ldr	r3, [pc, #464]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	f003 0303 	and.w	r3, r3, #3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d018      	beq.n	8002dd8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002da6:	4b71      	ldr	r3, [pc, #452]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	f003 0203 	and.w	r2, r3, #3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d10d      	bne.n	8002dd2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
       ||
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d009      	beq.n	8002dd2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002dbe:	4b6b      	ldr	r3, [pc, #428]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	091b      	lsrs	r3, r3, #4
 8002dc4:	f003 0307 	and.w	r3, r3, #7
 8002dc8:	1c5a      	adds	r2, r3, #1
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
       ||
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d047      	beq.n	8002e62 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	73fb      	strb	r3, [r7, #15]
 8002dd6:	e044      	b.n	8002e62 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2b03      	cmp	r3, #3
 8002dde:	d018      	beq.n	8002e12 <RCCEx_PLLSAI1_Config+0x86>
 8002de0:	2b03      	cmp	r3, #3
 8002de2:	d825      	bhi.n	8002e30 <RCCEx_PLLSAI1_Config+0xa4>
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d002      	beq.n	8002dee <RCCEx_PLLSAI1_Config+0x62>
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d009      	beq.n	8002e00 <RCCEx_PLLSAI1_Config+0x74>
 8002dec:	e020      	b.n	8002e30 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002dee:	4b5f      	ldr	r3, [pc, #380]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d11d      	bne.n	8002e36 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dfe:	e01a      	b.n	8002e36 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e00:	4b5a      	ldr	r3, [pc, #360]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d116      	bne.n	8002e3a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e10:	e013      	b.n	8002e3a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e12:	4b56      	ldr	r3, [pc, #344]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10f      	bne.n	8002e3e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e1e:	4b53      	ldr	r3, [pc, #332]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d109      	bne.n	8002e3e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002e2e:	e006      	b.n	8002e3e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	73fb      	strb	r3, [r7, #15]
      break;
 8002e34:	e004      	b.n	8002e40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e36:	bf00      	nop
 8002e38:	e002      	b.n	8002e40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e3a:	bf00      	nop
 8002e3c:	e000      	b.n	8002e40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002e3e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002e40:	7bfb      	ldrb	r3, [r7, #15]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10d      	bne.n	8002e62 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e46:	4b49      	ldr	r3, [pc, #292]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6819      	ldr	r1, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	011b      	lsls	r3, r3, #4
 8002e5a:	430b      	orrs	r3, r1
 8002e5c:	4943      	ldr	r1, [pc, #268]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002e62:	7bfb      	ldrb	r3, [r7, #15]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d17c      	bne.n	8002f62 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002e68:	4b40      	ldr	r3, [pc, #256]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a3f      	ldr	r2, [pc, #252]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002e72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e74:	f7fe f912 	bl	800109c <HAL_GetTick>
 8002e78:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e7a:	e009      	b.n	8002e90 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e7c:	f7fe f90e 	bl	800109c <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d902      	bls.n	8002e90 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	73fb      	strb	r3, [r7, #15]
        break;
 8002e8e:	e005      	b.n	8002e9c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e90:	4b36      	ldr	r3, [pc, #216]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1ef      	bne.n	8002e7c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002e9c:	7bfb      	ldrb	r3, [r7, #15]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d15f      	bne.n	8002f62 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d110      	bne.n	8002eca <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ea8:	4b30      	ldr	r3, [pc, #192]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8002eb0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	6892      	ldr	r2, [r2, #8]
 8002eb8:	0211      	lsls	r1, r2, #8
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	68d2      	ldr	r2, [r2, #12]
 8002ebe:	06d2      	lsls	r2, r2, #27
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	492a      	ldr	r1, [pc, #168]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	610b      	str	r3, [r1, #16]
 8002ec8:	e027      	b.n	8002f1a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d112      	bne.n	8002ef6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ed0:	4b26      	ldr	r3, [pc, #152]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002ed8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	6892      	ldr	r2, [r2, #8]
 8002ee0:	0211      	lsls	r1, r2, #8
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6912      	ldr	r2, [r2, #16]
 8002ee6:	0852      	lsrs	r2, r2, #1
 8002ee8:	3a01      	subs	r2, #1
 8002eea:	0552      	lsls	r2, r2, #21
 8002eec:	430a      	orrs	r2, r1
 8002eee:	491f      	ldr	r1, [pc, #124]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	610b      	str	r3, [r1, #16]
 8002ef4:	e011      	b.n	8002f1a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002efe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	6892      	ldr	r2, [r2, #8]
 8002f06:	0211      	lsls	r1, r2, #8
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	6952      	ldr	r2, [r2, #20]
 8002f0c:	0852      	lsrs	r2, r2, #1
 8002f0e:	3a01      	subs	r2, #1
 8002f10:	0652      	lsls	r2, r2, #25
 8002f12:	430a      	orrs	r2, r1
 8002f14:	4915      	ldr	r1, [pc, #84]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002f1a:	4b14      	ldr	r3, [pc, #80]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a13      	ldr	r2, [pc, #76]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f20:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002f24:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f26:	f7fe f8b9 	bl	800109c <HAL_GetTick>
 8002f2a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f2c:	e009      	b.n	8002f42 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f2e:	f7fe f8b5 	bl	800109c <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d902      	bls.n	8002f42 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	73fb      	strb	r3, [r7, #15]
          break;
 8002f40:	e005      	b.n	8002f4e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002f42:	4b0a      	ldr	r3, [pc, #40]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0ef      	beq.n	8002f2e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002f4e:	7bfb      	ldrb	r3, [r7, #15]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d106      	bne.n	8002f62 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002f54:	4b05      	ldr	r3, [pc, #20]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f56:	691a      	ldr	r2, [r3, #16]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	4903      	ldr	r1, [pc, #12]	@ (8002f6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40021000 	.word	0x40021000

08002f70 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f7e:	4b69      	ldr	r3, [pc, #420]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	f003 0303 	and.w	r3, r3, #3
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d018      	beq.n	8002fbc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002f8a:	4b66      	ldr	r3, [pc, #408]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	f003 0203 	and.w	r2, r3, #3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d10d      	bne.n	8002fb6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
       ||
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d009      	beq.n	8002fb6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002fa2:	4b60      	ldr	r3, [pc, #384]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	091b      	lsrs	r3, r3, #4
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	1c5a      	adds	r2, r3, #1
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
       ||
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d047      	beq.n	8003046 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	73fb      	strb	r3, [r7, #15]
 8002fba:	e044      	b.n	8003046 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2b03      	cmp	r3, #3
 8002fc2:	d018      	beq.n	8002ff6 <RCCEx_PLLSAI2_Config+0x86>
 8002fc4:	2b03      	cmp	r3, #3
 8002fc6:	d825      	bhi.n	8003014 <RCCEx_PLLSAI2_Config+0xa4>
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d002      	beq.n	8002fd2 <RCCEx_PLLSAI2_Config+0x62>
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d009      	beq.n	8002fe4 <RCCEx_PLLSAI2_Config+0x74>
 8002fd0:	e020      	b.n	8003014 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002fd2:	4b54      	ldr	r3, [pc, #336]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d11d      	bne.n	800301a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fe2:	e01a      	b.n	800301a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002fe4:	4b4f      	ldr	r3, [pc, #316]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d116      	bne.n	800301e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ff4:	e013      	b.n	800301e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ff6:	4b4b      	ldr	r3, [pc, #300]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10f      	bne.n	8003022 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003002:	4b48      	ldr	r3, [pc, #288]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d109      	bne.n	8003022 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003012:	e006      	b.n	8003022 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	73fb      	strb	r3, [r7, #15]
      break;
 8003018:	e004      	b.n	8003024 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800301a:	bf00      	nop
 800301c:	e002      	b.n	8003024 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800301e:	bf00      	nop
 8003020:	e000      	b.n	8003024 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003022:	bf00      	nop
    }

    if(status == HAL_OK)
 8003024:	7bfb      	ldrb	r3, [r7, #15]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10d      	bne.n	8003046 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800302a:	4b3e      	ldr	r3, [pc, #248]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6819      	ldr	r1, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	3b01      	subs	r3, #1
 800303c:	011b      	lsls	r3, r3, #4
 800303e:	430b      	orrs	r3, r1
 8003040:	4938      	ldr	r1, [pc, #224]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003042:	4313      	orrs	r3, r2
 8003044:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003046:	7bfb      	ldrb	r3, [r7, #15]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d166      	bne.n	800311a <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800304c:	4b35      	ldr	r3, [pc, #212]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a34      	ldr	r2, [pc, #208]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003052:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003056:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003058:	f7fe f820 	bl	800109c <HAL_GetTick>
 800305c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800305e:	e009      	b.n	8003074 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003060:	f7fe f81c 	bl	800109c <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b02      	cmp	r3, #2
 800306c:	d902      	bls.n	8003074 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	73fb      	strb	r3, [r7, #15]
        break;
 8003072:	e005      	b.n	8003080 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003074:	4b2b      	ldr	r3, [pc, #172]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1ef      	bne.n	8003060 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003080:	7bfb      	ldrb	r3, [r7, #15]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d149      	bne.n	800311a <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d110      	bne.n	80030ae <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800308c:	4b25      	ldr	r3, [pc, #148]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 800308e:	695b      	ldr	r3, [r3, #20]
 8003090:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003094:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	6892      	ldr	r2, [r2, #8]
 800309c:	0211      	lsls	r1, r2, #8
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	68d2      	ldr	r2, [r2, #12]
 80030a2:	06d2      	lsls	r2, r2, #27
 80030a4:	430a      	orrs	r2, r1
 80030a6:	491f      	ldr	r1, [pc, #124]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	614b      	str	r3, [r1, #20]
 80030ac:	e011      	b.n	80030d2 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80030ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80030b6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6892      	ldr	r2, [r2, #8]
 80030be:	0211      	lsls	r1, r2, #8
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	6912      	ldr	r2, [r2, #16]
 80030c4:	0852      	lsrs	r2, r2, #1
 80030c6:	3a01      	subs	r2, #1
 80030c8:	0652      	lsls	r2, r2, #25
 80030ca:	430a      	orrs	r2, r1
 80030cc:	4915      	ldr	r1, [pc, #84]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80030d2:	4b14      	ldr	r3, [pc, #80]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a13      	ldr	r2, [pc, #76]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 80030d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030dc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030de:	f7fd ffdd 	bl	800109c <HAL_GetTick>
 80030e2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80030e4:	e009      	b.n	80030fa <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80030e6:	f7fd ffd9 	bl	800109c <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d902      	bls.n	80030fa <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	73fb      	strb	r3, [r7, #15]
          break;
 80030f8:	e005      	b.n	8003106 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80030fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d0ef      	beq.n	80030e6 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8003106:	7bfb      	ldrb	r3, [r7, #15]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d106      	bne.n	800311a <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800310c:	4b05      	ldr	r3, [pc, #20]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 800310e:	695a      	ldr	r2, [r3, #20]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	4903      	ldr	r1, [pc, #12]	@ (8003124 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003116:	4313      	orrs	r3, r2
 8003118:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800311a:	7bfb      	ldrb	r3, [r7, #15]
}
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40021000 	.word	0x40021000

08003128 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d079      	beq.n	800322e <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d106      	bne.n	8003154 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7fd fd24 	bl	8000b9c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2202      	movs	r2, #2
 8003158:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	f003 0310 	and.w	r3, r3, #16
 8003166:	2b10      	cmp	r3, #16
 8003168:	d058      	beq.n	800321c <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	22ca      	movs	r2, #202	@ 0xca
 8003170:	625a      	str	r2, [r3, #36]	@ 0x24
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2253      	movs	r2, #83	@ 0x53
 8003178:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 fbe6 	bl	800394c <RTC_EnterInitMode>
 8003180:	4603      	mov	r3, r0
 8003182:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003184:	7bfb      	ldrb	r3, [r7, #15]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d127      	bne.n	80031da <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	6812      	ldr	r2, [r2, #0]
 8003194:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003198:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800319c:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	6899      	ldr	r1, [r3, #8]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	691b      	ldr	r3, [r3, #16]
 80031ac:	431a      	orrs	r2, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	430a      	orrs	r2, r1
 80031ba:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	68d2      	ldr	r2, [r2, #12]
 80031c4:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6919      	ldr	r1, [r3, #16]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	041a      	lsls	r2, r3, #16
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 fbea 	bl	80039b4 <RTC_ExitInitMode>
 80031e0:	4603      	mov	r3, r0
 80031e2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80031e4:	7bfb      	ldrb	r3, [r7, #15]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d113      	bne.n	8003212 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0203 	bic.w	r2, r2, #3
 80031f8:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	69da      	ldr	r2, [r3, #28]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	431a      	orrs	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	430a      	orrs	r2, r1
 8003210:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	22ff      	movs	r2, #255	@ 0xff
 8003218:	625a      	str	r2, [r3, #36]	@ 0x24
 800321a:	e001      	b.n	8003220 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800321c:	2300      	movs	r3, #0
 800321e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003220:	7bfb      	ldrb	r3, [r7, #15]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d103      	bne.n	800322e <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 800322e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003230:	4618      	mov	r0, r3
 8003232:	3710      	adds	r7, #16
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003238:	b590      	push	{r4, r7, lr}
 800323a:	b087      	sub	sp, #28
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f893 3020 	ldrb.w	r3, [r3, #32]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d101      	bne.n	8003252 <HAL_RTC_SetTime+0x1a>
 800324e:	2302      	movs	r3, #2
 8003250:	e08b      	b.n	800336a <HAL_RTC_SetTime+0x132>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2202      	movs	r2, #2
 800325e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	22ca      	movs	r2, #202	@ 0xca
 8003268:	625a      	str	r2, [r3, #36]	@ 0x24
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2253      	movs	r2, #83	@ 0x53
 8003270:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f000 fb6a 	bl	800394c <RTC_EnterInitMode>
 8003278:	4603      	mov	r3, r0
 800327a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800327c:	7cfb      	ldrb	r3, [r7, #19]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d163      	bne.n	800334a <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d126      	bne.n	80032d6 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003292:	2b00      	cmp	r3, #0
 8003294:	d102      	bne.n	800329c <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	2200      	movs	r2, #0
 800329a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f000 fbc5 	bl	8003a30 <RTC_ByteToBcd2>
 80032a6:	4603      	mov	r3, r0
 80032a8:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	785b      	ldrb	r3, [r3, #1]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f000 fbbe 	bl	8003a30 <RTC_ByteToBcd2>
 80032b4:	4603      	mov	r3, r0
 80032b6:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80032b8:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	789b      	ldrb	r3, [r3, #2]
 80032be:	4618      	mov	r0, r3
 80032c0:	f000 fbb6 	bl	8003a30 <RTC_ByteToBcd2>
 80032c4:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80032c6:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	78db      	ldrb	r3, [r3, #3]
 80032ce:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80032d0:	4313      	orrs	r3, r2
 80032d2:	617b      	str	r3, [r7, #20]
 80032d4:	e018      	b.n	8003308 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d102      	bne.n	80032ea <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	2200      	movs	r2, #0
 80032e8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	785b      	ldrb	r3, [r3, #1]
 80032f4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80032f6:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80032f8:	68ba      	ldr	r2, [r7, #8]
 80032fa:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80032fc:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	78db      	ldrb	r3, [r3, #3]
 8003302:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003304:	4313      	orrs	r3, r2
 8003306:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003312:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003316:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003326:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6899      	ldr	r1, [r3, #8]
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	68da      	ldr	r2, [r3, #12]
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	691b      	ldr	r3, [r3, #16]
 8003336:	431a      	orrs	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	430a      	orrs	r2, r1
 800333e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f000 fb37 	bl	80039b4 <RTC_ExitInitMode>
 8003346:	4603      	mov	r3, r0
 8003348:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	22ff      	movs	r2, #255	@ 0xff
 8003350:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8003352:	7cfb      	ldrb	r3, [r7, #19]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d103      	bne.n	8003360 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003368:	7cfb      	ldrb	r3, [r7, #19]
}
 800336a:	4618      	mov	r0, r3
 800336c:	371c      	adds	r7, #28
 800336e:	46bd      	mov	sp, r7
 8003370:	bd90      	pop	{r4, r7, pc}

08003372 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003372:	b590      	push	{r4, r7, lr}
 8003374:	b087      	sub	sp, #28
 8003376:	af00      	add	r7, sp, #0
 8003378:	60f8      	str	r0, [r7, #12]
 800337a:	60b9      	str	r1, [r7, #8]
 800337c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d101      	bne.n	800338c <HAL_RTC_SetDate+0x1a>
 8003388:	2302      	movs	r3, #2
 800338a:	e075      	b.n	8003478 <HAL_RTC_SetDate+0x106>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2202      	movs	r2, #2
 8003398:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d10e      	bne.n	80033c0 <HAL_RTC_SetDate+0x4e>
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	785b      	ldrb	r3, [r3, #1]
 80033a6:	f003 0310 	and.w	r3, r3, #16
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d008      	beq.n	80033c0 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	785b      	ldrb	r3, [r3, #1]
 80033b2:	f023 0310 	bic.w	r3, r3, #16
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	330a      	adds	r3, #10
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d11c      	bne.n	8003400 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	78db      	ldrb	r3, [r3, #3]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f000 fb30 	bl	8003a30 <RTC_ByteToBcd2>
 80033d0:	4603      	mov	r3, r0
 80033d2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	785b      	ldrb	r3, [r3, #1]
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 fb29 	bl	8003a30 <RTC_ByteToBcd2>
 80033de:	4603      	mov	r3, r0
 80033e0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80033e2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	789b      	ldrb	r3, [r3, #2]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f000 fb21 	bl	8003a30 <RTC_ByteToBcd2>
 80033ee:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80033f0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80033fa:	4313      	orrs	r3, r2
 80033fc:	617b      	str	r3, [r7, #20]
 80033fe:	e00e      	b.n	800341e <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	78db      	ldrb	r3, [r3, #3]
 8003404:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	785b      	ldrb	r3, [r3, #1]
 800340a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800340c:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800340e:	68ba      	ldr	r2, [r7, #8]
 8003410:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003412:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800341a:	4313      	orrs	r3, r2
 800341c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	22ca      	movs	r2, #202	@ 0xca
 8003424:	625a      	str	r2, [r3, #36]	@ 0x24
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2253      	movs	r2, #83	@ 0x53
 800342c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f000 fa8c 	bl	800394c <RTC_EnterInitMode>
 8003434:	4603      	mov	r3, r0
 8003436:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003438:	7cfb      	ldrb	r3, [r7, #19]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10c      	bne.n	8003458 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003448:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800344c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 fab0 	bl	80039b4 <RTC_ExitInitMode>
 8003454:	4603      	mov	r3, r0
 8003456:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	22ff      	movs	r2, #255	@ 0xff
 800345e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8003460:	7cfb      	ldrb	r3, [r7, #19]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d103      	bne.n	800346e <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003476:	7cfb      	ldrb	r3, [r7, #19]
}
 8003478:	4618      	mov	r0, r3
 800347a:	371c      	adds	r7, #28
 800347c:	46bd      	mov	sp, r7
 800347e:	bd90      	pop	{r4, r7, pc}

08003480 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003480:	b590      	push	{r4, r7, lr}
 8003482:	b089      	sub	sp, #36	@ 0x24
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003492:	2b01      	cmp	r3, #1
 8003494:	d101      	bne.n	800349a <HAL_RTC_SetAlarm_IT+0x1a>
 8003496:	2302      	movs	r3, #2
 8003498:	e127      	b.n	80036ea <HAL_RTC_SetAlarm_IT+0x26a>
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2201      	movs	r2, #1
 800349e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2202      	movs	r2, #2
 80034a6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d137      	bne.n	8003520 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d102      	bne.n	80034c4 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	2200      	movs	r2, #0
 80034c2:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f000 fab1 	bl	8003a30 <RTC_ByteToBcd2>
 80034ce:	4603      	mov	r3, r0
 80034d0:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	785b      	ldrb	r3, [r3, #1]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 faaa 	bl	8003a30 <RTC_ByteToBcd2>
 80034dc:	4603      	mov	r3, r0
 80034de:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80034e0:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	789b      	ldrb	r3, [r3, #2]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 faa2 	bl	8003a30 <RTC_ByteToBcd2>
 80034ec:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80034ee:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	78db      	ldrb	r3, [r3, #3]
 80034f6:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80034f8:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003502:	4618      	mov	r0, r3
 8003504:	f000 fa94 	bl	8003a30 <RTC_ByteToBcd2>
 8003508:	4603      	mov	r3, r0
 800350a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800350c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003514:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800351a:	4313      	orrs	r3, r2
 800351c:	61fb      	str	r3, [r7, #28]
 800351e:	e023      	b.n	8003568 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800352a:	2b00      	cmp	r3, #0
 800352c:	d102      	bne.n	8003534 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	2200      	movs	r2, #0
 8003532:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	785b      	ldrb	r3, [r3, #1]
 800353e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003540:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003546:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	78db      	ldrb	r3, [r3, #3]
 800354c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800354e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003556:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003558:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800355e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003564:	4313      	orrs	r3, r2
 8003566:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	685a      	ldr	r2, [r3, #4]
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	69db      	ldr	r3, [r3, #28]
 8003570:	4313      	orrs	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	22ca      	movs	r2, #202	@ 0xca
 800357a:	625a      	str	r2, [r3, #36]	@ 0x24
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2253      	movs	r2, #83	@ 0x53
 8003582:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003588:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800358c:	d14a      	bne.n	8003624 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	689a      	ldr	r2, [r3, #8]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800359c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	b2da      	uxtb	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80035ae:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 80035b0:	f7fd fd74 	bl	800109c <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80035b6:	e015      	b.n	80035e4 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80035b8:	f7fd fd70 	bl	800109c <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80035c6:	d90d      	bls.n	80035e4 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	22ff      	movs	r2, #255	@ 0xff
 80035ce:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2203      	movs	r2, #3
 80035d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80035e0:	2303      	movs	r3, #3
 80035e2:	e082      	b.n	80036ea <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d0e2      	beq.n	80035b8 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	69fa      	ldr	r2, [r7, #28]
 80035f8:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	69ba      	ldr	r2, [r7, #24]
 8003600:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003610:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689a      	ldr	r2, [r3, #8]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003620:	609a      	str	r2, [r3, #8]
 8003622:	e049      	b.n	80036b8 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	689a      	ldr	r2, [r3, #8]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003632:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	b2da      	uxtb	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8003644:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 8003646:	f7fd fd29 	bl	800109c <HAL_GetTick>
 800364a:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800364c:	e015      	b.n	800367a <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800364e:	f7fd fd25 	bl	800109c <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800365c:	d90d      	bls.n	800367a <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	22ff      	movs	r2, #255	@ 0xff
 8003664:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2203      	movs	r2, #3
 800366a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e037      	b.n	80036ea <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d0e2      	beq.n	800364e <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	69fa      	ldr	r2, [r7, #28]
 800368e:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	689a      	ldr	r2, [r3, #8]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036a6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689a      	ldr	r2, [r3, #8]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036b6:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80036b8:	4b0e      	ldr	r3, [pc, #56]	@ (80036f4 <HAL_RTC_SetAlarm_IT+0x274>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a0d      	ldr	r2, [pc, #52]	@ (80036f4 <HAL_RTC_SetAlarm_IT+0x274>)
 80036be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036c2:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80036c4:	4b0b      	ldr	r3, [pc, #44]	@ (80036f4 <HAL_RTC_SetAlarm_IT+0x274>)
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	4a0a      	ldr	r2, [pc, #40]	@ (80036f4 <HAL_RTC_SetAlarm_IT+0x274>)
 80036ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036ce:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	22ff      	movs	r2, #255	@ 0xff
 80036d6:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80036e8:	2300      	movs	r3, #0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3724      	adds	r7, #36	@ 0x24
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd90      	pop	{r4, r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40010400 	.word	0x40010400

080036f8 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	60b9      	str	r1, [r7, #8]
 8003702:	607a      	str	r2, [r7, #4]
 8003704:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if (Alarm == RTC_ALARM_A)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800370c:	d143      	bne.n	8003796 <HAL_RTC_GetAlarm+0x9e>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003714:	629a      	str	r2, [r3, #40]	@ 0x28

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	69db      	ldr	r3, [r3, #28]
 800371c:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR) & RTC_ALRMASSR_SS);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003724:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003728:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	0c1b      	lsrs	r3, r3, #16
 800372e:	b2db      	uxtb	r3, r3
 8003730:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003734:	b2da      	uxtb	r2, r3
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	0a1b      	lsrs	r3, r3, #8
 800373e:	b2db      	uxtb	r3, r3
 8003740:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003744:	b2da      	uxtb	r2, r3
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	b2db      	uxtb	r3, r3
 800374e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003752:	b2da      	uxtb	r2, r3
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	0d9b      	lsrs	r3, r3, #22
 800375c:	b2db      	uxtb	r3, r3
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	b2da      	uxtb	r2, r3
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	0e1b      	lsrs	r3, r3, #24
 8003772:	b2db      	uxtb	r3, r3
 8003774:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003778:	b2da      	uxtb	r2, r3
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	621a      	str	r2, [r3, #32]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	f003 3280 	and.w	r2, r3, #2155905152	@ 0x80808080
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	615a      	str	r2, [r3, #20]
 8003794:	e042      	b.n	800381c <HAL_RTC_GetAlarm+0x124>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800379c:	629a      	str	r2, [r3, #40]	@ 0x28

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ac:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80037b0:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	0c1b      	lsrs	r3, r3, #16
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	0a1b      	lsrs	r3, r3, #8
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037cc:	b2da      	uxtb	r2, r3
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	0d9b      	lsrs	r3, r3, #22
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	b2da      	uxtb	r2, r3
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	693a      	ldr	r2, [r7, #16]
 80037f4:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	0e1b      	lsrs	r3, r3, #24
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003800:	b2da      	uxtb	r2, r3
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	621a      	str	r2, [r3, #32]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	f003 3280 	and.w	r2, r3, #2155905152	@ 0x80808080
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	615a      	str	r2, [r3, #20]
  }

  if (Format == RTC_FORMAT_BIN)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d125      	bne.n	800386e <HAL_RTC_GetAlarm+0x176>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f000 f922 	bl	8003a70 <RTC_Bcd2ToByte>
 800382c:	4603      	mov	r3, r0
 800382e:	461a      	mov	r2, r3
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	785b      	ldrb	r3, [r3, #1]
 8003838:	4618      	mov	r0, r3
 800383a:	f000 f919 	bl	8003a70 <RTC_Bcd2ToByte>
 800383e:	4603      	mov	r3, r0
 8003840:	461a      	mov	r2, r3
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	789b      	ldrb	r3, [r3, #2]
 800384a:	4618      	mov	r0, r3
 800384c:	f000 f910 	bl	8003a70 <RTC_Bcd2ToByte>
 8003850:	4603      	mov	r3, r0
 8003852:	461a      	mov	r2, r3
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800385e:	4618      	mov	r0, r3
 8003860:	f000 f906 	bl	8003a70 <RTC_Bcd2ToByte>
 8003864:	4603      	mov	r3, r0
 8003866:	461a      	mov	r2, r3
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3718      	adds	r7, #24
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8003880:	4b1f      	ldr	r3, [pc, #124]	@ (8003900 <HAL_RTC_AlarmIRQHandler+0x88>)
 8003882:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003886:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d012      	beq.n	80038bc <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00b      	beq.n	80038bc <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	b2da      	uxtb	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80038b4:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7fd f8ba 	bl	8000a30 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d012      	beq.n	80038f0 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00b      	beq.n	80038f0 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	b2da      	uxtb	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80038e8:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 f8da 	bl	8003aa4 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 80038f8:	bf00      	nop
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	40010400 	.word	0x40010400

08003904 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a0d      	ldr	r2, [pc, #52]	@ (8003948 <HAL_RTC_WaitForSynchro+0x44>)
 8003912:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8003914:	f7fd fbc2 	bl	800109c <HAL_GetTick>
 8003918:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800391a:	e009      	b.n	8003930 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800391c:	f7fd fbbe 	bl	800109c <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800392a:	d901      	bls.n	8003930 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e007      	b.n	8003940 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f003 0320 	and.w	r3, r3, #32
 800393a:	2b00      	cmp	r3, #0
 800393c:	d0ee      	beq.n	800391c <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	0003ff5f 	.word	0x0003ff5f

0800394c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003954:	2300      	movs	r3, #0
 8003956:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003962:	2b00      	cmp	r3, #0
 8003964:	d120      	bne.n	80039a8 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f04f 32ff 	mov.w	r2, #4294967295
 800396e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003970:	f7fd fb94 	bl	800109c <HAL_GetTick>
 8003974:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003976:	e00d      	b.n	8003994 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003978:	f7fd fb90 	bl	800109c <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003986:	d905      	bls.n	8003994 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2203      	movs	r2, #3
 8003990:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d102      	bne.n	80039a8 <RTC_EnterInitMode+0x5c>
 80039a2:	7bfb      	ldrb	r3, [r7, #15]
 80039a4:	2b03      	cmp	r3, #3
 80039a6:	d1e7      	bne.n	8003978 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80039a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
	...

080039b4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039bc:	2300      	movs	r3, #0
 80039be:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80039c0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a2c <RTC_ExitInitMode+0x78>)
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	4a19      	ldr	r2, [pc, #100]	@ (8003a2c <RTC_ExitInitMode+0x78>)
 80039c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039ca:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80039cc:	4b17      	ldr	r3, [pc, #92]	@ (8003a2c <RTC_ExitInitMode+0x78>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f003 0320 	and.w	r3, r3, #32
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d10c      	bne.n	80039f2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f7ff ff93 	bl	8003904 <HAL_RTC_WaitForSynchro>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d01e      	beq.n	8003a22 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2203      	movs	r2, #3
 80039e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	73fb      	strb	r3, [r7, #15]
 80039f0:	e017      	b.n	8003a22 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80039f2:	4b0e      	ldr	r3, [pc, #56]	@ (8003a2c <RTC_ExitInitMode+0x78>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	4a0d      	ldr	r2, [pc, #52]	@ (8003a2c <RTC_ExitInitMode+0x78>)
 80039f8:	f023 0320 	bic.w	r3, r3, #32
 80039fc:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f7ff ff80 	bl	8003904 <HAL_RTC_WaitForSynchro>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d005      	beq.n	8003a16 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2203      	movs	r2, #3
 8003a0e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003a16:	4b05      	ldr	r3, [pc, #20]	@ (8003a2c <RTC_ExitInitMode+0x78>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	4a04      	ldr	r2, [pc, #16]	@ (8003a2c <RTC_ExitInitMode+0x78>)
 8003a1c:	f043 0320 	orr.w	r3, r3, #32
 8003a20:	6093      	str	r3, [r2, #8]
  }

  return status;
 8003a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40002800 	.word	0x40002800

08003a30 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b085      	sub	sp, #20
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8003a3e:	79fb      	ldrb	r3, [r7, #7]
 8003a40:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8003a42:	e005      	b.n	8003a50 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	3301      	adds	r3, #1
 8003a48:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8003a4a:	7afb      	ldrb	r3, [r7, #11]
 8003a4c:	3b0a      	subs	r3, #10
 8003a4e:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8003a50:	7afb      	ldrb	r3, [r7, #11]
 8003a52:	2b09      	cmp	r3, #9
 8003a54:	d8f6      	bhi.n	8003a44 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	011b      	lsls	r3, r3, #4
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	7afb      	ldrb	r3, [r7, #11]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	b2db      	uxtb	r3, r3
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3714      	adds	r7, #20
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b085      	sub	sp, #20
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	4603      	mov	r3, r0
 8003a78:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8003a7a:	79fb      	ldrb	r3, [r7, #7]
 8003a7c:	091b      	lsrs	r3, r3, #4
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	461a      	mov	r2, r3
 8003a82:	0092      	lsls	r2, r2, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	f003 030f 	and.w	r3, r3, #15
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	7bfb      	ldrb	r3, [r7, #15]
 8003a94:	4413      	add	r3, r2
 8003a96:	b2db      	uxtb	r3, r3
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3714      	adds	r7, #20
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e040      	b.n	8003b4c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d106      	bne.n	8003ae0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7fc fffe 	bl	8000adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2224      	movs	r2, #36	@ 0x24
 8003ae4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f022 0201 	bic.w	r2, r2, #1
 8003af4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d002      	beq.n	8003b04 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 fae0 	bl	80040c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 f825 	bl	8003b54 <UART_SetConfig>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d101      	bne.n	8003b14 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e01b      	b.n	8003b4c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	689a      	ldr	r2, [r3, #8]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f042 0201 	orr.w	r2, r2, #1
 8003b42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 fb5f 	bl	8004208 <UART_CheckIdleState>
 8003b4a:	4603      	mov	r3, r0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3708      	adds	r7, #8
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b58:	b08a      	sub	sp, #40	@ 0x28
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	689a      	ldr	r2, [r3, #8]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	691b      	ldr	r3, [r3, #16]
 8003b6c:	431a      	orrs	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	431a      	orrs	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	69db      	ldr	r3, [r3, #28]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	4ba4      	ldr	r3, [pc, #656]	@ (8003e14 <UART_SetConfig+0x2c0>)
 8003b84:	4013      	ands	r3, r2
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	6812      	ldr	r2, [r2, #0]
 8003b8a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b8c:	430b      	orrs	r3, r1
 8003b8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	68da      	ldr	r2, [r3, #12]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a99      	ldr	r2, [pc, #612]	@ (8003e18 <UART_SetConfig+0x2c4>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d004      	beq.n	8003bc0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6a1b      	ldr	r3, [r3, #32]
 8003bba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a90      	ldr	r2, [pc, #576]	@ (8003e1c <UART_SetConfig+0x2c8>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d126      	bne.n	8003c2c <UART_SetConfig+0xd8>
 8003bde:	4b90      	ldr	r3, [pc, #576]	@ (8003e20 <UART_SetConfig+0x2cc>)
 8003be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003be4:	f003 0303 	and.w	r3, r3, #3
 8003be8:	2b03      	cmp	r3, #3
 8003bea:	d81b      	bhi.n	8003c24 <UART_SetConfig+0xd0>
 8003bec:	a201      	add	r2, pc, #4	@ (adr r2, 8003bf4 <UART_SetConfig+0xa0>)
 8003bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf2:	bf00      	nop
 8003bf4:	08003c05 	.word	0x08003c05
 8003bf8:	08003c15 	.word	0x08003c15
 8003bfc:	08003c0d 	.word	0x08003c0d
 8003c00:	08003c1d 	.word	0x08003c1d
 8003c04:	2301      	movs	r3, #1
 8003c06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c0a:	e116      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c12:	e112      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003c14:	2304      	movs	r3, #4
 8003c16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c1a:	e10e      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003c1c:	2308      	movs	r3, #8
 8003c1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c22:	e10a      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003c24:	2310      	movs	r3, #16
 8003c26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c2a:	e106      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a7c      	ldr	r2, [pc, #496]	@ (8003e24 <UART_SetConfig+0x2d0>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d138      	bne.n	8003ca8 <UART_SetConfig+0x154>
 8003c36:	4b7a      	ldr	r3, [pc, #488]	@ (8003e20 <UART_SetConfig+0x2cc>)
 8003c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c3c:	f003 030c 	and.w	r3, r3, #12
 8003c40:	2b0c      	cmp	r3, #12
 8003c42:	d82d      	bhi.n	8003ca0 <UART_SetConfig+0x14c>
 8003c44:	a201      	add	r2, pc, #4	@ (adr r2, 8003c4c <UART_SetConfig+0xf8>)
 8003c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c4a:	bf00      	nop
 8003c4c:	08003c81 	.word	0x08003c81
 8003c50:	08003ca1 	.word	0x08003ca1
 8003c54:	08003ca1 	.word	0x08003ca1
 8003c58:	08003ca1 	.word	0x08003ca1
 8003c5c:	08003c91 	.word	0x08003c91
 8003c60:	08003ca1 	.word	0x08003ca1
 8003c64:	08003ca1 	.word	0x08003ca1
 8003c68:	08003ca1 	.word	0x08003ca1
 8003c6c:	08003c89 	.word	0x08003c89
 8003c70:	08003ca1 	.word	0x08003ca1
 8003c74:	08003ca1 	.word	0x08003ca1
 8003c78:	08003ca1 	.word	0x08003ca1
 8003c7c:	08003c99 	.word	0x08003c99
 8003c80:	2300      	movs	r3, #0
 8003c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c86:	e0d8      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003c88:	2302      	movs	r3, #2
 8003c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c8e:	e0d4      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003c90:	2304      	movs	r3, #4
 8003c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c96:	e0d0      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003c98:	2308      	movs	r3, #8
 8003c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c9e:	e0cc      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003ca0:	2310      	movs	r3, #16
 8003ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ca6:	e0c8      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a5e      	ldr	r2, [pc, #376]	@ (8003e28 <UART_SetConfig+0x2d4>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d125      	bne.n	8003cfe <UART_SetConfig+0x1aa>
 8003cb2:	4b5b      	ldr	r3, [pc, #364]	@ (8003e20 <UART_SetConfig+0x2cc>)
 8003cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cb8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003cbc:	2b30      	cmp	r3, #48	@ 0x30
 8003cbe:	d016      	beq.n	8003cee <UART_SetConfig+0x19a>
 8003cc0:	2b30      	cmp	r3, #48	@ 0x30
 8003cc2:	d818      	bhi.n	8003cf6 <UART_SetConfig+0x1a2>
 8003cc4:	2b20      	cmp	r3, #32
 8003cc6:	d00a      	beq.n	8003cde <UART_SetConfig+0x18a>
 8003cc8:	2b20      	cmp	r3, #32
 8003cca:	d814      	bhi.n	8003cf6 <UART_SetConfig+0x1a2>
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <UART_SetConfig+0x182>
 8003cd0:	2b10      	cmp	r3, #16
 8003cd2:	d008      	beq.n	8003ce6 <UART_SetConfig+0x192>
 8003cd4:	e00f      	b.n	8003cf6 <UART_SetConfig+0x1a2>
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cdc:	e0ad      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003cde:	2302      	movs	r3, #2
 8003ce0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ce4:	e0a9      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003ce6:	2304      	movs	r3, #4
 8003ce8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cec:	e0a5      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003cee:	2308      	movs	r3, #8
 8003cf0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cf4:	e0a1      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003cf6:	2310      	movs	r3, #16
 8003cf8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cfc:	e09d      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a4a      	ldr	r2, [pc, #296]	@ (8003e2c <UART_SetConfig+0x2d8>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d125      	bne.n	8003d54 <UART_SetConfig+0x200>
 8003d08:	4b45      	ldr	r3, [pc, #276]	@ (8003e20 <UART_SetConfig+0x2cc>)
 8003d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d0e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003d12:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d14:	d016      	beq.n	8003d44 <UART_SetConfig+0x1f0>
 8003d16:	2bc0      	cmp	r3, #192	@ 0xc0
 8003d18:	d818      	bhi.n	8003d4c <UART_SetConfig+0x1f8>
 8003d1a:	2b80      	cmp	r3, #128	@ 0x80
 8003d1c:	d00a      	beq.n	8003d34 <UART_SetConfig+0x1e0>
 8003d1e:	2b80      	cmp	r3, #128	@ 0x80
 8003d20:	d814      	bhi.n	8003d4c <UART_SetConfig+0x1f8>
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d002      	beq.n	8003d2c <UART_SetConfig+0x1d8>
 8003d26:	2b40      	cmp	r3, #64	@ 0x40
 8003d28:	d008      	beq.n	8003d3c <UART_SetConfig+0x1e8>
 8003d2a:	e00f      	b.n	8003d4c <UART_SetConfig+0x1f8>
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d32:	e082      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003d34:	2302      	movs	r3, #2
 8003d36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d3a:	e07e      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003d3c:	2304      	movs	r3, #4
 8003d3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d42:	e07a      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003d44:	2308      	movs	r3, #8
 8003d46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d4a:	e076      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003d4c:	2310      	movs	r3, #16
 8003d4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d52:	e072      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a35      	ldr	r2, [pc, #212]	@ (8003e30 <UART_SetConfig+0x2dc>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d12a      	bne.n	8003db4 <UART_SetConfig+0x260>
 8003d5e:	4b30      	ldr	r3, [pc, #192]	@ (8003e20 <UART_SetConfig+0x2cc>)
 8003d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d6c:	d01a      	beq.n	8003da4 <UART_SetConfig+0x250>
 8003d6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d72:	d81b      	bhi.n	8003dac <UART_SetConfig+0x258>
 8003d74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d78:	d00c      	beq.n	8003d94 <UART_SetConfig+0x240>
 8003d7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d7e:	d815      	bhi.n	8003dac <UART_SetConfig+0x258>
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d003      	beq.n	8003d8c <UART_SetConfig+0x238>
 8003d84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d88:	d008      	beq.n	8003d9c <UART_SetConfig+0x248>
 8003d8a:	e00f      	b.n	8003dac <UART_SetConfig+0x258>
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d92:	e052      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003d94:	2302      	movs	r3, #2
 8003d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d9a:	e04e      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003d9c:	2304      	movs	r3, #4
 8003d9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003da2:	e04a      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003da4:	2308      	movs	r3, #8
 8003da6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003daa:	e046      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003dac:	2310      	movs	r3, #16
 8003dae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003db2:	e042      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a17      	ldr	r2, [pc, #92]	@ (8003e18 <UART_SetConfig+0x2c4>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d13a      	bne.n	8003e34 <UART_SetConfig+0x2e0>
 8003dbe:	4b18      	ldr	r3, [pc, #96]	@ (8003e20 <UART_SetConfig+0x2cc>)
 8003dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003dc8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003dcc:	d01a      	beq.n	8003e04 <UART_SetConfig+0x2b0>
 8003dce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003dd2:	d81b      	bhi.n	8003e0c <UART_SetConfig+0x2b8>
 8003dd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dd8:	d00c      	beq.n	8003df4 <UART_SetConfig+0x2a0>
 8003dda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dde:	d815      	bhi.n	8003e0c <UART_SetConfig+0x2b8>
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d003      	beq.n	8003dec <UART_SetConfig+0x298>
 8003de4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003de8:	d008      	beq.n	8003dfc <UART_SetConfig+0x2a8>
 8003dea:	e00f      	b.n	8003e0c <UART_SetConfig+0x2b8>
 8003dec:	2300      	movs	r3, #0
 8003dee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003df2:	e022      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003df4:	2302      	movs	r3, #2
 8003df6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dfa:	e01e      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003dfc:	2304      	movs	r3, #4
 8003dfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e02:	e01a      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003e04:	2308      	movs	r3, #8
 8003e06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e0a:	e016      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003e0c:	2310      	movs	r3, #16
 8003e0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e12:	e012      	b.n	8003e3a <UART_SetConfig+0x2e6>
 8003e14:	efff69f3 	.word	0xefff69f3
 8003e18:	40008000 	.word	0x40008000
 8003e1c:	40013800 	.word	0x40013800
 8003e20:	40021000 	.word	0x40021000
 8003e24:	40004400 	.word	0x40004400
 8003e28:	40004800 	.word	0x40004800
 8003e2c:	40004c00 	.word	0x40004c00
 8003e30:	40005000 	.word	0x40005000
 8003e34:	2310      	movs	r3, #16
 8003e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a9f      	ldr	r2, [pc, #636]	@ (80040bc <UART_SetConfig+0x568>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d17a      	bne.n	8003f3a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003e44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003e48:	2b08      	cmp	r3, #8
 8003e4a:	d824      	bhi.n	8003e96 <UART_SetConfig+0x342>
 8003e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e54 <UART_SetConfig+0x300>)
 8003e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e52:	bf00      	nop
 8003e54:	08003e79 	.word	0x08003e79
 8003e58:	08003e97 	.word	0x08003e97
 8003e5c:	08003e81 	.word	0x08003e81
 8003e60:	08003e97 	.word	0x08003e97
 8003e64:	08003e87 	.word	0x08003e87
 8003e68:	08003e97 	.word	0x08003e97
 8003e6c:	08003e97 	.word	0x08003e97
 8003e70:	08003e97 	.word	0x08003e97
 8003e74:	08003e8f 	.word	0x08003e8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e78:	f7fe fbf0 	bl	800265c <HAL_RCC_GetPCLK1Freq>
 8003e7c:	61f8      	str	r0, [r7, #28]
        break;
 8003e7e:	e010      	b.n	8003ea2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e80:	4b8f      	ldr	r3, [pc, #572]	@ (80040c0 <UART_SetConfig+0x56c>)
 8003e82:	61fb      	str	r3, [r7, #28]
        break;
 8003e84:	e00d      	b.n	8003ea2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e86:	f7fe fb51 	bl	800252c <HAL_RCC_GetSysClockFreq>
 8003e8a:	61f8      	str	r0, [r7, #28]
        break;
 8003e8c:	e009      	b.n	8003ea2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e92:	61fb      	str	r3, [r7, #28]
        break;
 8003e94:	e005      	b.n	8003ea2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003e96:	2300      	movs	r3, #0
 8003e98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003ea0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f000 80fb 	beq.w	80040a0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	685a      	ldr	r2, [r3, #4]
 8003eae:	4613      	mov	r3, r2
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	4413      	add	r3, r2
 8003eb4:	69fa      	ldr	r2, [r7, #28]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d305      	bcc.n	8003ec6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003ec0:	69fa      	ldr	r2, [r7, #28]
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d903      	bls.n	8003ece <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003ecc:	e0e8      	b.n	80040a0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	461c      	mov	r4, r3
 8003ed4:	4615      	mov	r5, r2
 8003ed6:	f04f 0200 	mov.w	r2, #0
 8003eda:	f04f 0300 	mov.w	r3, #0
 8003ede:	022b      	lsls	r3, r5, #8
 8003ee0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003ee4:	0222      	lsls	r2, r4, #8
 8003ee6:	68f9      	ldr	r1, [r7, #12]
 8003ee8:	6849      	ldr	r1, [r1, #4]
 8003eea:	0849      	lsrs	r1, r1, #1
 8003eec:	2000      	movs	r0, #0
 8003eee:	4688      	mov	r8, r1
 8003ef0:	4681      	mov	r9, r0
 8003ef2:	eb12 0a08 	adds.w	sl, r2, r8
 8003ef6:	eb43 0b09 	adc.w	fp, r3, r9
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	603b      	str	r3, [r7, #0]
 8003f02:	607a      	str	r2, [r7, #4]
 8003f04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f08:	4650      	mov	r0, sl
 8003f0a:	4659      	mov	r1, fp
 8003f0c:	f7fc f9c0 	bl	8000290 <__aeabi_uldivmod>
 8003f10:	4602      	mov	r2, r0
 8003f12:	460b      	mov	r3, r1
 8003f14:	4613      	mov	r3, r2
 8003f16:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f1e:	d308      	bcc.n	8003f32 <UART_SetConfig+0x3de>
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f26:	d204      	bcs.n	8003f32 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	60da      	str	r2, [r3, #12]
 8003f30:	e0b6      	b.n	80040a0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003f38:	e0b2      	b.n	80040a0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	69db      	ldr	r3, [r3, #28]
 8003f3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f42:	d15e      	bne.n	8004002 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003f44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003f48:	2b08      	cmp	r3, #8
 8003f4a:	d828      	bhi.n	8003f9e <UART_SetConfig+0x44a>
 8003f4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f54 <UART_SetConfig+0x400>)
 8003f4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f52:	bf00      	nop
 8003f54:	08003f79 	.word	0x08003f79
 8003f58:	08003f81 	.word	0x08003f81
 8003f5c:	08003f89 	.word	0x08003f89
 8003f60:	08003f9f 	.word	0x08003f9f
 8003f64:	08003f8f 	.word	0x08003f8f
 8003f68:	08003f9f 	.word	0x08003f9f
 8003f6c:	08003f9f 	.word	0x08003f9f
 8003f70:	08003f9f 	.word	0x08003f9f
 8003f74:	08003f97 	.word	0x08003f97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f78:	f7fe fb70 	bl	800265c <HAL_RCC_GetPCLK1Freq>
 8003f7c:	61f8      	str	r0, [r7, #28]
        break;
 8003f7e:	e014      	b.n	8003faa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f80:	f7fe fb82 	bl	8002688 <HAL_RCC_GetPCLK2Freq>
 8003f84:	61f8      	str	r0, [r7, #28]
        break;
 8003f86:	e010      	b.n	8003faa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f88:	4b4d      	ldr	r3, [pc, #308]	@ (80040c0 <UART_SetConfig+0x56c>)
 8003f8a:	61fb      	str	r3, [r7, #28]
        break;
 8003f8c:	e00d      	b.n	8003faa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f8e:	f7fe facd 	bl	800252c <HAL_RCC_GetSysClockFreq>
 8003f92:	61f8      	str	r0, [r7, #28]
        break;
 8003f94:	e009      	b.n	8003faa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f9a:	61fb      	str	r3, [r7, #28]
        break;
 8003f9c:	e005      	b.n	8003faa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003fa8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d077      	beq.n	80040a0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	005a      	lsls	r2, r3, #1
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	085b      	lsrs	r3, r3, #1
 8003fba:	441a      	add	r2, r3
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	2b0f      	cmp	r3, #15
 8003fca:	d916      	bls.n	8003ffa <UART_SetConfig+0x4a6>
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd2:	d212      	bcs.n	8003ffa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	f023 030f 	bic.w	r3, r3, #15
 8003fdc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	085b      	lsrs	r3, r3, #1
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	8afb      	ldrh	r3, [r7, #22]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	8afa      	ldrh	r2, [r7, #22]
 8003ff6:	60da      	str	r2, [r3, #12]
 8003ff8:	e052      	b.n	80040a0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004000:	e04e      	b.n	80040a0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004002:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004006:	2b08      	cmp	r3, #8
 8004008:	d827      	bhi.n	800405a <UART_SetConfig+0x506>
 800400a:	a201      	add	r2, pc, #4	@ (adr r2, 8004010 <UART_SetConfig+0x4bc>)
 800400c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004010:	08004035 	.word	0x08004035
 8004014:	0800403d 	.word	0x0800403d
 8004018:	08004045 	.word	0x08004045
 800401c:	0800405b 	.word	0x0800405b
 8004020:	0800404b 	.word	0x0800404b
 8004024:	0800405b 	.word	0x0800405b
 8004028:	0800405b 	.word	0x0800405b
 800402c:	0800405b 	.word	0x0800405b
 8004030:	08004053 	.word	0x08004053
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004034:	f7fe fb12 	bl	800265c <HAL_RCC_GetPCLK1Freq>
 8004038:	61f8      	str	r0, [r7, #28]
        break;
 800403a:	e014      	b.n	8004066 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800403c:	f7fe fb24 	bl	8002688 <HAL_RCC_GetPCLK2Freq>
 8004040:	61f8      	str	r0, [r7, #28]
        break;
 8004042:	e010      	b.n	8004066 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004044:	4b1e      	ldr	r3, [pc, #120]	@ (80040c0 <UART_SetConfig+0x56c>)
 8004046:	61fb      	str	r3, [r7, #28]
        break;
 8004048:	e00d      	b.n	8004066 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800404a:	f7fe fa6f 	bl	800252c <HAL_RCC_GetSysClockFreq>
 800404e:	61f8      	str	r0, [r7, #28]
        break;
 8004050:	e009      	b.n	8004066 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004052:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004056:	61fb      	str	r3, [r7, #28]
        break;
 8004058:	e005      	b.n	8004066 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800405a:	2300      	movs	r3, #0
 800405c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004064:	bf00      	nop
    }

    if (pclk != 0U)
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d019      	beq.n	80040a0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	085a      	lsrs	r2, r3, #1
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	441a      	add	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	fbb2 f3f3 	udiv	r3, r2, r3
 800407e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	2b0f      	cmp	r3, #15
 8004084:	d909      	bls.n	800409a <UART_SetConfig+0x546>
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800408c:	d205      	bcs.n	800409a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	b29a      	uxth	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	60da      	str	r2, [r3, #12]
 8004098:	e002      	b.n	80040a0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80040ac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3728      	adds	r7, #40	@ 0x28
 80040b4:	46bd      	mov	sp, r7
 80040b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040ba:	bf00      	nop
 80040bc:	40008000 	.word	0x40008000
 80040c0:	00f42400 	.word	0x00f42400

080040c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d0:	f003 0308 	and.w	r3, r3, #8
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00a      	beq.n	80040ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	430a      	orrs	r2, r1
 80040ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00a      	beq.n	8004110 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	430a      	orrs	r2, r1
 800410e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00a      	beq.n	8004132 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	430a      	orrs	r2, r1
 8004130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004136:	f003 0304 	and.w	r3, r3, #4
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00a      	beq.n	8004154 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	430a      	orrs	r2, r1
 8004152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004158:	f003 0310 	and.w	r3, r3, #16
 800415c:	2b00      	cmp	r3, #0
 800415e:	d00a      	beq.n	8004176 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800417a:	f003 0320 	and.w	r3, r3, #32
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00a      	beq.n	8004198 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	430a      	orrs	r2, r1
 8004196:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d01a      	beq.n	80041da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	430a      	orrs	r2, r1
 80041b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041c2:	d10a      	bne.n	80041da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	430a      	orrs	r2, r1
 80041d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00a      	beq.n	80041fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	430a      	orrs	r2, r1
 80041fa:	605a      	str	r2, [r3, #4]
  }
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b098      	sub	sp, #96	@ 0x60
 800420c:	af02      	add	r7, sp, #8
 800420e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004218:	f7fc ff40 	bl	800109c <HAL_GetTick>
 800421c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0308 	and.w	r3, r3, #8
 8004228:	2b08      	cmp	r3, #8
 800422a:	d12e      	bne.n	800428a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800422c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004230:	9300      	str	r3, [sp, #0]
 8004232:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004234:	2200      	movs	r2, #0
 8004236:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f000 f88c 	bl	8004358 <UART_WaitOnFlagUntilTimeout>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d021      	beq.n	800428a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800424e:	e853 3f00 	ldrex	r3, [r3]
 8004252:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004256:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800425a:	653b      	str	r3, [r7, #80]	@ 0x50
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	461a      	mov	r2, r3
 8004262:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004264:	647b      	str	r3, [r7, #68]	@ 0x44
 8004266:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004268:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800426a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800426c:	e841 2300 	strex	r3, r2, [r1]
 8004270:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004272:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1e6      	bne.n	8004246 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2220      	movs	r2, #32
 800427c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e062      	b.n	8004350 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0304 	and.w	r3, r3, #4
 8004294:	2b04      	cmp	r3, #4
 8004296:	d149      	bne.n	800432c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004298:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800429c:	9300      	str	r3, [sp, #0]
 800429e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042a0:	2200      	movs	r2, #0
 80042a2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f000 f856 	bl	8004358 <UART_WaitOnFlagUntilTimeout>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d03c      	beq.n	800432c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ba:	e853 3f00 	ldrex	r3, [r3]
 80042be:	623b      	str	r3, [r7, #32]
   return(result);
 80042c0:	6a3b      	ldr	r3, [r7, #32]
 80042c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	461a      	mov	r2, r3
 80042ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80042d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042d8:	e841 2300 	strex	r3, r2, [r1]
 80042dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80042de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1e6      	bne.n	80042b2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	3308      	adds	r3, #8
 80042ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	e853 3f00 	ldrex	r3, [r3]
 80042f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f023 0301 	bic.w	r3, r3, #1
 80042fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	3308      	adds	r3, #8
 8004302:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004304:	61fa      	str	r2, [r7, #28]
 8004306:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004308:	69b9      	ldr	r1, [r7, #24]
 800430a:	69fa      	ldr	r2, [r7, #28]
 800430c:	e841 2300 	strex	r3, r2, [r1]
 8004310:	617b      	str	r3, [r7, #20]
   return(result);
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1e5      	bne.n	80042e4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2220      	movs	r2, #32
 800431c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e011      	b.n	8004350 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2220      	movs	r2, #32
 8004330:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2220      	movs	r2, #32
 8004336:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	3758      	adds	r7, #88	@ 0x58
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	603b      	str	r3, [r7, #0]
 8004364:	4613      	mov	r3, r2
 8004366:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004368:	e04f      	b.n	800440a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004370:	d04b      	beq.n	800440a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004372:	f7fc fe93 	bl	800109c <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	429a      	cmp	r2, r3
 8004380:	d302      	bcc.n	8004388 <UART_WaitOnFlagUntilTimeout+0x30>
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d101      	bne.n	800438c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e04e      	b.n	800442a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0304 	and.w	r3, r3, #4
 8004396:	2b00      	cmp	r3, #0
 8004398:	d037      	beq.n	800440a <UART_WaitOnFlagUntilTimeout+0xb2>
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	2b80      	cmp	r3, #128	@ 0x80
 800439e:	d034      	beq.n	800440a <UART_WaitOnFlagUntilTimeout+0xb2>
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	2b40      	cmp	r3, #64	@ 0x40
 80043a4:	d031      	beq.n	800440a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	f003 0308 	and.w	r3, r3, #8
 80043b0:	2b08      	cmp	r3, #8
 80043b2:	d110      	bne.n	80043d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2208      	movs	r2, #8
 80043ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043bc:	68f8      	ldr	r0, [r7, #12]
 80043be:	f000 f838 	bl	8004432 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2208      	movs	r2, #8
 80043c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e029      	b.n	800442a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	69db      	ldr	r3, [r3, #28]
 80043dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043e4:	d111      	bne.n	800440a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80043ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f000 f81e 	bl	8004432 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2220      	movs	r2, #32
 80043fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e00f      	b.n	800442a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	69da      	ldr	r2, [r3, #28]
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	4013      	ands	r3, r2
 8004414:	68ba      	ldr	r2, [r7, #8]
 8004416:	429a      	cmp	r2, r3
 8004418:	bf0c      	ite	eq
 800441a:	2301      	moveq	r3, #1
 800441c:	2300      	movne	r3, #0
 800441e:	b2db      	uxtb	r3, r3
 8004420:	461a      	mov	r2, r3
 8004422:	79fb      	ldrb	r3, [r7, #7]
 8004424:	429a      	cmp	r2, r3
 8004426:	d0a0      	beq.n	800436a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3710      	adds	r7, #16
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004432:	b480      	push	{r7}
 8004434:	b095      	sub	sp, #84	@ 0x54
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004442:	e853 3f00 	ldrex	r3, [r3]
 8004446:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800444a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800444e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	461a      	mov	r2, r3
 8004456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004458:	643b      	str	r3, [r7, #64]	@ 0x40
 800445a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800445c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800445e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004460:	e841 2300 	strex	r3, r2, [r1]
 8004464:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004468:	2b00      	cmp	r3, #0
 800446a:	d1e6      	bne.n	800443a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	3308      	adds	r3, #8
 8004472:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004474:	6a3b      	ldr	r3, [r7, #32]
 8004476:	e853 3f00 	ldrex	r3, [r3]
 800447a:	61fb      	str	r3, [r7, #28]
   return(result);
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	f023 0301 	bic.w	r3, r3, #1
 8004482:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	3308      	adds	r3, #8
 800448a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800448c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800448e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004490:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004494:	e841 2300 	strex	r3, r2, [r1]
 8004498:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800449a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1e5      	bne.n	800446c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d118      	bne.n	80044da <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	e853 3f00 	ldrex	r3, [r3]
 80044b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	f023 0310 	bic.w	r3, r3, #16
 80044bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	461a      	mov	r2, r3
 80044c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044c6:	61bb      	str	r3, [r7, #24]
 80044c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ca:	6979      	ldr	r1, [r7, #20]
 80044cc:	69ba      	ldr	r2, [r7, #24]
 80044ce:	e841 2300 	strex	r3, r2, [r1]
 80044d2:	613b      	str	r3, [r7, #16]
   return(result);
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1e6      	bne.n	80044a8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2220      	movs	r2, #32
 80044de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80044ee:	bf00      	nop
 80044f0:	3754      	adds	r7, #84	@ 0x54
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr

080044fa <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80044fa:	b084      	sub	sp, #16
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	f107 001c 	add.w	r0, r7, #28
 8004508:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f000 fa69 	bl	80049f0 <USB_CoreReset>
 800451e:	4603      	mov	r3, r0
 8004520:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8004522:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004526:	2b00      	cmp	r3, #0
 8004528:	d106      	bne.n	8004538 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800452e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	639a      	str	r2, [r3, #56]	@ 0x38
 8004536:	e005      	b.n	8004544 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800453c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8004544:	7bfb      	ldrb	r3, [r7, #15]
}
 8004546:	4618      	mov	r0, r3
 8004548:	3710      	adds	r7, #16
 800454a:	46bd      	mov	sp, r7
 800454c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004550:	b004      	add	sp, #16
 8004552:	4770      	bx	lr

08004554 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f023 0201 	bic.w	r2, r3, #1
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b084      	sub	sp, #16
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
 800457e:	460b      	mov	r3, r1
 8004580:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004582:	2300      	movs	r3, #0
 8004584:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004592:	78fb      	ldrb	r3, [r7, #3]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d115      	bne.n	80045c4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80045a4:	200a      	movs	r0, #10
 80045a6:	f7fc fd85 	bl	80010b4 <HAL_Delay>
      ms += 10U;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	330a      	adds	r3, #10
 80045ae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 fa0f 	bl	80049d4 <USB_GetMode>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d01e      	beq.n	80045fa <USB_SetCurrentMode+0x84>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2bc7      	cmp	r3, #199	@ 0xc7
 80045c0:	d9f0      	bls.n	80045a4 <USB_SetCurrentMode+0x2e>
 80045c2:	e01a      	b.n	80045fa <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80045c4:	78fb      	ldrb	r3, [r7, #3]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d115      	bne.n	80045f6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80045d6:	200a      	movs	r0, #10
 80045d8:	f7fc fd6c 	bl	80010b4 <HAL_Delay>
      ms += 10U;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	330a      	adds	r3, #10
 80045e0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 f9f6 	bl	80049d4 <USB_GetMode>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d005      	beq.n	80045fa <USB_SetCurrentMode+0x84>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2bc7      	cmp	r3, #199	@ 0xc7
 80045f2:	d9f0      	bls.n	80045d6 <USB_SetCurrentMode+0x60>
 80045f4:	e001      	b.n	80045fa <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e005      	b.n	8004606 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2bc8      	cmp	r3, #200	@ 0xc8
 80045fe:	d101      	bne.n	8004604 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e000      	b.n	8004606 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
	...

08004610 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004610:	b084      	sub	sp, #16
 8004612:	b580      	push	{r7, lr}
 8004614:	b086      	sub	sp, #24
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
 800461a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800461e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004622:	2300      	movs	r3, #0
 8004624:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800462a:	2300      	movs	r3, #0
 800462c:	613b      	str	r3, [r7, #16]
 800462e:	e009      	b.n	8004644 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	3340      	adds	r3, #64	@ 0x40
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4413      	add	r3, r2
 800463a:	2200      	movs	r2, #0
 800463c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	3301      	adds	r3, #1
 8004642:	613b      	str	r3, [r7, #16]
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	2b0e      	cmp	r3, #14
 8004648:	d9f2      	bls.n	8004630 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800464a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800464e:	2b00      	cmp	r3, #0
 8004650:	d11c      	bne.n	800468c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004660:	f043 0302 	orr.w	r3, r3, #2
 8004664:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800466a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	601a      	str	r2, [r3, #0]
 800468a:	e005      	b.n	8004698 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004690:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800469e:	461a      	mov	r2, r3
 80046a0:	2300      	movs	r3, #0
 80046a2:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80046a4:	2103      	movs	r1, #3
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 f95a 	bl	8004960 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80046ac:	2110      	movs	r1, #16
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f8f6 	bl	80048a0 <USB_FlushTxFifo>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f920 	bl	8004904 <USB_FlushRxFifo>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046d4:	461a      	mov	r2, r3
 80046d6:	2300      	movs	r3, #0
 80046d8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046e0:	461a      	mov	r2, r3
 80046e2:	2300      	movs	r3, #0
 80046e4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046ec:	461a      	mov	r2, r3
 80046ee:	2300      	movs	r3, #0
 80046f0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80046f2:	2300      	movs	r3, #0
 80046f4:	613b      	str	r3, [r7, #16]
 80046f6:	e043      	b.n	8004780 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	015a      	lsls	r2, r3, #5
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	4413      	add	r3, r2
 8004700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800470a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800470e:	d118      	bne.n	8004742 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d10a      	bne.n	800472c <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	015a      	lsls	r2, r3, #5
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	4413      	add	r3, r2
 800471e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004722:	461a      	mov	r2, r3
 8004724:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004728:	6013      	str	r3, [r2, #0]
 800472a:	e013      	b.n	8004754 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	015a      	lsls	r2, r3, #5
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	4413      	add	r3, r2
 8004734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004738:	461a      	mov	r2, r3
 800473a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800473e:	6013      	str	r3, [r2, #0]
 8004740:	e008      	b.n	8004754 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	015a      	lsls	r2, r3, #5
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	4413      	add	r3, r2
 800474a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800474e:	461a      	mov	r2, r3
 8004750:	2300      	movs	r3, #0
 8004752:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	015a      	lsls	r2, r3, #5
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	4413      	add	r3, r2
 800475c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004760:	461a      	mov	r2, r3
 8004762:	2300      	movs	r3, #0
 8004764:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	015a      	lsls	r2, r3, #5
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	4413      	add	r3, r2
 800476e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004772:	461a      	mov	r2, r3
 8004774:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004778:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	3301      	adds	r3, #1
 800477e:	613b      	str	r3, [r7, #16]
 8004780:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004784:	461a      	mov	r2, r3
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	4293      	cmp	r3, r2
 800478a:	d3b5      	bcc.n	80046f8 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800478c:	2300      	movs	r3, #0
 800478e:	613b      	str	r3, [r7, #16]
 8004790:	e043      	b.n	800481a <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	015a      	lsls	r2, r3, #5
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	4413      	add	r3, r2
 800479a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047a8:	d118      	bne.n	80047dc <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10a      	bne.n	80047c6 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	015a      	lsls	r2, r3, #5
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	4413      	add	r3, r2
 80047b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047bc:	461a      	mov	r2, r3
 80047be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80047c2:	6013      	str	r3, [r2, #0]
 80047c4:	e013      	b.n	80047ee <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	015a      	lsls	r2, r3, #5
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4413      	add	r3, r2
 80047ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047d2:	461a      	mov	r2, r3
 80047d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80047d8:	6013      	str	r3, [r2, #0]
 80047da:	e008      	b.n	80047ee <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	015a      	lsls	r2, r3, #5
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	4413      	add	r3, r2
 80047e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047e8:	461a      	mov	r2, r3
 80047ea:	2300      	movs	r3, #0
 80047ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	015a      	lsls	r2, r3, #5
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	4413      	add	r3, r2
 80047f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047fa:	461a      	mov	r2, r3
 80047fc:	2300      	movs	r3, #0
 80047fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	015a      	lsls	r2, r3, #5
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	4413      	add	r3, r2
 8004808:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800480c:	461a      	mov	r2, r3
 800480e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004812:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	3301      	adds	r3, #1
 8004818:	613b      	str	r3, [r7, #16]
 800481a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800481e:	461a      	mov	r2, r3
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	4293      	cmp	r3, r2
 8004824:	d3b5      	bcc.n	8004792 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	68fa      	ldr	r2, [r7, #12]
 8004830:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004834:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004838:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004846:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	f043 0210 	orr.w	r2, r3, #16
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	699a      	ldr	r2, [r3, #24]
 8004858:	4b10      	ldr	r3, [pc, #64]	@ (800489c <USB_DevInit+0x28c>)
 800485a:	4313      	orrs	r3, r2
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004860:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004864:	2b00      	cmp	r3, #0
 8004866:	d005      	beq.n	8004874 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	f043 0208 	orr.w	r2, r3, #8
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004874:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004878:	2b01      	cmp	r3, #1
 800487a:	d107      	bne.n	800488c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004884:	f043 0304 	orr.w	r3, r3, #4
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800488c:	7dfb      	ldrb	r3, [r7, #23]
}
 800488e:	4618      	mov	r0, r3
 8004890:	3718      	adds	r7, #24
 8004892:	46bd      	mov	sp, r7
 8004894:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004898:	b004      	add	sp, #16
 800489a:	4770      	bx	lr
 800489c:	803c3800 	.word	0x803c3800

080048a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80048aa:	2300      	movs	r3, #0
 80048ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	3301      	adds	r3, #1
 80048b2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048ba:	d901      	bls.n	80048c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e01b      	b.n	80048f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	691b      	ldr	r3, [r3, #16]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	daf2      	bge.n	80048ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	019b      	lsls	r3, r3, #6
 80048d0:	f043 0220 	orr.w	r2, r3, #32
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	3301      	adds	r3, #1
 80048dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048e4:	d901      	bls.n	80048ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e006      	b.n	80048f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	f003 0320 	and.w	r3, r3, #32
 80048f2:	2b20      	cmp	r3, #32
 80048f4:	d0f0      	beq.n	80048d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3714      	adds	r7, #20
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800490c:	2300      	movs	r3, #0
 800490e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	3301      	adds	r3, #1
 8004914:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800491c:	d901      	bls.n	8004922 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e018      	b.n	8004954 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	2b00      	cmp	r3, #0
 8004928:	daf2      	bge.n	8004910 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800492a:	2300      	movs	r3, #0
 800492c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2210      	movs	r2, #16
 8004932:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	3301      	adds	r3, #1
 8004938:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004940:	d901      	bls.n	8004946 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e006      	b.n	8004954 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	f003 0310 	and.w	r3, r3, #16
 800494e:	2b10      	cmp	r3, #16
 8004950:	d0f0      	beq.n	8004934 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3714      	adds	r7, #20
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	460b      	mov	r3, r1
 800496a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	78fb      	ldrb	r3, [r7, #3]
 800497a:	68f9      	ldr	r1, [r7, #12]
 800497c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004980:	4313      	orrs	r3, r2
 8004982:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr

08004992 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004992:	b480      	push	{r7}
 8004994:	b085      	sub	sp, #20
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80049ac:	f023 0303 	bic.w	r3, r3, #3
 80049b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049c0:	f043 0302 	orr.w	r3, r3, #2
 80049c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3714      	adds	r7, #20
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	f003 0301 	and.w	r3, r3, #1
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b085      	sub	sp, #20
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80049f8:	2300      	movs	r3, #0
 80049fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	3301      	adds	r3, #1
 8004a00:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004a08:	d901      	bls.n	8004a0e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e01b      	b.n	8004a46 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	daf2      	bge.n	80049fc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004a16:	2300      	movs	r3, #0
 8004a18:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	f043 0201 	orr.w	r2, r3, #1
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	3301      	adds	r3, #1
 8004a2a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004a32:	d901      	bls.n	8004a38 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004a34:	2303      	movs	r3, #3
 8004a36:	e006      	b.n	8004a46 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	f003 0301 	and.w	r3, r3, #1
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d0f0      	beq.n	8004a26 <USB_CoreReset+0x36>

  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3714      	adds	r7, #20
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
	...

08004a54 <std>:
 8004a54:	2300      	movs	r3, #0
 8004a56:	b510      	push	{r4, lr}
 8004a58:	4604      	mov	r4, r0
 8004a5a:	e9c0 3300 	strd	r3, r3, [r0]
 8004a5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a62:	6083      	str	r3, [r0, #8]
 8004a64:	8181      	strh	r1, [r0, #12]
 8004a66:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a68:	81c2      	strh	r2, [r0, #14]
 8004a6a:	6183      	str	r3, [r0, #24]
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	2208      	movs	r2, #8
 8004a70:	305c      	adds	r0, #92	@ 0x5c
 8004a72:	f000 f906 	bl	8004c82 <memset>
 8004a76:	4b0d      	ldr	r3, [pc, #52]	@ (8004aac <std+0x58>)
 8004a78:	6263      	str	r3, [r4, #36]	@ 0x24
 8004a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab0 <std+0x5c>)
 8004a7c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab4 <std+0x60>)
 8004a80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004a82:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab8 <std+0x64>)
 8004a84:	6323      	str	r3, [r4, #48]	@ 0x30
 8004a86:	4b0d      	ldr	r3, [pc, #52]	@ (8004abc <std+0x68>)
 8004a88:	6224      	str	r4, [r4, #32]
 8004a8a:	429c      	cmp	r4, r3
 8004a8c:	d006      	beq.n	8004a9c <std+0x48>
 8004a8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004a92:	4294      	cmp	r4, r2
 8004a94:	d002      	beq.n	8004a9c <std+0x48>
 8004a96:	33d0      	adds	r3, #208	@ 0xd0
 8004a98:	429c      	cmp	r4, r3
 8004a9a:	d105      	bne.n	8004aa8 <std+0x54>
 8004a9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004aa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004aa4:	f000 b966 	b.w	8004d74 <__retarget_lock_init_recursive>
 8004aa8:	bd10      	pop	{r4, pc}
 8004aaa:	bf00      	nop
 8004aac:	08004bfd 	.word	0x08004bfd
 8004ab0:	08004c1f 	.word	0x08004c1f
 8004ab4:	08004c57 	.word	0x08004c57
 8004ab8:	08004c7b 	.word	0x08004c7b
 8004abc:	2000062c 	.word	0x2000062c

08004ac0 <stdio_exit_handler>:
 8004ac0:	4a02      	ldr	r2, [pc, #8]	@ (8004acc <stdio_exit_handler+0xc>)
 8004ac2:	4903      	ldr	r1, [pc, #12]	@ (8004ad0 <stdio_exit_handler+0x10>)
 8004ac4:	4803      	ldr	r0, [pc, #12]	@ (8004ad4 <stdio_exit_handler+0x14>)
 8004ac6:	f000 b869 	b.w	8004b9c <_fwalk_sglue>
 8004aca:	bf00      	nop
 8004acc:	2000000c 	.word	0x2000000c
 8004ad0:	08005611 	.word	0x08005611
 8004ad4:	2000001c 	.word	0x2000001c

08004ad8 <cleanup_stdio>:
 8004ad8:	6841      	ldr	r1, [r0, #4]
 8004ada:	4b0c      	ldr	r3, [pc, #48]	@ (8004b0c <cleanup_stdio+0x34>)
 8004adc:	4299      	cmp	r1, r3
 8004ade:	b510      	push	{r4, lr}
 8004ae0:	4604      	mov	r4, r0
 8004ae2:	d001      	beq.n	8004ae8 <cleanup_stdio+0x10>
 8004ae4:	f000 fd94 	bl	8005610 <_fflush_r>
 8004ae8:	68a1      	ldr	r1, [r4, #8]
 8004aea:	4b09      	ldr	r3, [pc, #36]	@ (8004b10 <cleanup_stdio+0x38>)
 8004aec:	4299      	cmp	r1, r3
 8004aee:	d002      	beq.n	8004af6 <cleanup_stdio+0x1e>
 8004af0:	4620      	mov	r0, r4
 8004af2:	f000 fd8d 	bl	8005610 <_fflush_r>
 8004af6:	68e1      	ldr	r1, [r4, #12]
 8004af8:	4b06      	ldr	r3, [pc, #24]	@ (8004b14 <cleanup_stdio+0x3c>)
 8004afa:	4299      	cmp	r1, r3
 8004afc:	d004      	beq.n	8004b08 <cleanup_stdio+0x30>
 8004afe:	4620      	mov	r0, r4
 8004b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b04:	f000 bd84 	b.w	8005610 <_fflush_r>
 8004b08:	bd10      	pop	{r4, pc}
 8004b0a:	bf00      	nop
 8004b0c:	2000062c 	.word	0x2000062c
 8004b10:	20000694 	.word	0x20000694
 8004b14:	200006fc 	.word	0x200006fc

08004b18 <global_stdio_init.part.0>:
 8004b18:	b510      	push	{r4, lr}
 8004b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004b48 <global_stdio_init.part.0+0x30>)
 8004b1c:	4c0b      	ldr	r4, [pc, #44]	@ (8004b4c <global_stdio_init.part.0+0x34>)
 8004b1e:	4a0c      	ldr	r2, [pc, #48]	@ (8004b50 <global_stdio_init.part.0+0x38>)
 8004b20:	601a      	str	r2, [r3, #0]
 8004b22:	4620      	mov	r0, r4
 8004b24:	2200      	movs	r2, #0
 8004b26:	2104      	movs	r1, #4
 8004b28:	f7ff ff94 	bl	8004a54 <std>
 8004b2c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b30:	2201      	movs	r2, #1
 8004b32:	2109      	movs	r1, #9
 8004b34:	f7ff ff8e 	bl	8004a54 <std>
 8004b38:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b3c:	2202      	movs	r2, #2
 8004b3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b42:	2112      	movs	r1, #18
 8004b44:	f7ff bf86 	b.w	8004a54 <std>
 8004b48:	20000764 	.word	0x20000764
 8004b4c:	2000062c 	.word	0x2000062c
 8004b50:	08004ac1 	.word	0x08004ac1

08004b54 <__sfp_lock_acquire>:
 8004b54:	4801      	ldr	r0, [pc, #4]	@ (8004b5c <__sfp_lock_acquire+0x8>)
 8004b56:	f000 b90e 	b.w	8004d76 <__retarget_lock_acquire_recursive>
 8004b5a:	bf00      	nop
 8004b5c:	2000076d 	.word	0x2000076d

08004b60 <__sfp_lock_release>:
 8004b60:	4801      	ldr	r0, [pc, #4]	@ (8004b68 <__sfp_lock_release+0x8>)
 8004b62:	f000 b909 	b.w	8004d78 <__retarget_lock_release_recursive>
 8004b66:	bf00      	nop
 8004b68:	2000076d 	.word	0x2000076d

08004b6c <__sinit>:
 8004b6c:	b510      	push	{r4, lr}
 8004b6e:	4604      	mov	r4, r0
 8004b70:	f7ff fff0 	bl	8004b54 <__sfp_lock_acquire>
 8004b74:	6a23      	ldr	r3, [r4, #32]
 8004b76:	b11b      	cbz	r3, 8004b80 <__sinit+0x14>
 8004b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b7c:	f7ff bff0 	b.w	8004b60 <__sfp_lock_release>
 8004b80:	4b04      	ldr	r3, [pc, #16]	@ (8004b94 <__sinit+0x28>)
 8004b82:	6223      	str	r3, [r4, #32]
 8004b84:	4b04      	ldr	r3, [pc, #16]	@ (8004b98 <__sinit+0x2c>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d1f5      	bne.n	8004b78 <__sinit+0xc>
 8004b8c:	f7ff ffc4 	bl	8004b18 <global_stdio_init.part.0>
 8004b90:	e7f2      	b.n	8004b78 <__sinit+0xc>
 8004b92:	bf00      	nop
 8004b94:	08004ad9 	.word	0x08004ad9
 8004b98:	20000764 	.word	0x20000764

08004b9c <_fwalk_sglue>:
 8004b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ba0:	4607      	mov	r7, r0
 8004ba2:	4688      	mov	r8, r1
 8004ba4:	4614      	mov	r4, r2
 8004ba6:	2600      	movs	r6, #0
 8004ba8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bac:	f1b9 0901 	subs.w	r9, r9, #1
 8004bb0:	d505      	bpl.n	8004bbe <_fwalk_sglue+0x22>
 8004bb2:	6824      	ldr	r4, [r4, #0]
 8004bb4:	2c00      	cmp	r4, #0
 8004bb6:	d1f7      	bne.n	8004ba8 <_fwalk_sglue+0xc>
 8004bb8:	4630      	mov	r0, r6
 8004bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bbe:	89ab      	ldrh	r3, [r5, #12]
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d907      	bls.n	8004bd4 <_fwalk_sglue+0x38>
 8004bc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	d003      	beq.n	8004bd4 <_fwalk_sglue+0x38>
 8004bcc:	4629      	mov	r1, r5
 8004bce:	4638      	mov	r0, r7
 8004bd0:	47c0      	blx	r8
 8004bd2:	4306      	orrs	r6, r0
 8004bd4:	3568      	adds	r5, #104	@ 0x68
 8004bd6:	e7e9      	b.n	8004bac <_fwalk_sglue+0x10>

08004bd8 <iprintf>:
 8004bd8:	b40f      	push	{r0, r1, r2, r3}
 8004bda:	b507      	push	{r0, r1, r2, lr}
 8004bdc:	4906      	ldr	r1, [pc, #24]	@ (8004bf8 <iprintf+0x20>)
 8004bde:	ab04      	add	r3, sp, #16
 8004be0:	6808      	ldr	r0, [r1, #0]
 8004be2:	f853 2b04 	ldr.w	r2, [r3], #4
 8004be6:	6881      	ldr	r1, [r0, #8]
 8004be8:	9301      	str	r3, [sp, #4]
 8004bea:	f000 f9e9 	bl	8004fc0 <_vfiprintf_r>
 8004bee:	b003      	add	sp, #12
 8004bf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bf4:	b004      	add	sp, #16
 8004bf6:	4770      	bx	lr
 8004bf8:	20000018 	.word	0x20000018

08004bfc <__sread>:
 8004bfc:	b510      	push	{r4, lr}
 8004bfe:	460c      	mov	r4, r1
 8004c00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c04:	f000 f868 	bl	8004cd8 <_read_r>
 8004c08:	2800      	cmp	r0, #0
 8004c0a:	bfab      	itete	ge
 8004c0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004c0e:	89a3      	ldrhlt	r3, [r4, #12]
 8004c10:	181b      	addge	r3, r3, r0
 8004c12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004c16:	bfac      	ite	ge
 8004c18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004c1a:	81a3      	strhlt	r3, [r4, #12]
 8004c1c:	bd10      	pop	{r4, pc}

08004c1e <__swrite>:
 8004c1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c22:	461f      	mov	r7, r3
 8004c24:	898b      	ldrh	r3, [r1, #12]
 8004c26:	05db      	lsls	r3, r3, #23
 8004c28:	4605      	mov	r5, r0
 8004c2a:	460c      	mov	r4, r1
 8004c2c:	4616      	mov	r6, r2
 8004c2e:	d505      	bpl.n	8004c3c <__swrite+0x1e>
 8004c30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c34:	2302      	movs	r3, #2
 8004c36:	2200      	movs	r2, #0
 8004c38:	f000 f83c 	bl	8004cb4 <_lseek_r>
 8004c3c:	89a3      	ldrh	r3, [r4, #12]
 8004c3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c46:	81a3      	strh	r3, [r4, #12]
 8004c48:	4632      	mov	r2, r6
 8004c4a:	463b      	mov	r3, r7
 8004c4c:	4628      	mov	r0, r5
 8004c4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c52:	f000 b853 	b.w	8004cfc <_write_r>

08004c56 <__sseek>:
 8004c56:	b510      	push	{r4, lr}
 8004c58:	460c      	mov	r4, r1
 8004c5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c5e:	f000 f829 	bl	8004cb4 <_lseek_r>
 8004c62:	1c43      	adds	r3, r0, #1
 8004c64:	89a3      	ldrh	r3, [r4, #12]
 8004c66:	bf15      	itete	ne
 8004c68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c72:	81a3      	strheq	r3, [r4, #12]
 8004c74:	bf18      	it	ne
 8004c76:	81a3      	strhne	r3, [r4, #12]
 8004c78:	bd10      	pop	{r4, pc}

08004c7a <__sclose>:
 8004c7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c7e:	f000 b809 	b.w	8004c94 <_close_r>

08004c82 <memset>:
 8004c82:	4402      	add	r2, r0
 8004c84:	4603      	mov	r3, r0
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d100      	bne.n	8004c8c <memset+0xa>
 8004c8a:	4770      	bx	lr
 8004c8c:	f803 1b01 	strb.w	r1, [r3], #1
 8004c90:	e7f9      	b.n	8004c86 <memset+0x4>
	...

08004c94 <_close_r>:
 8004c94:	b538      	push	{r3, r4, r5, lr}
 8004c96:	4d06      	ldr	r5, [pc, #24]	@ (8004cb0 <_close_r+0x1c>)
 8004c98:	2300      	movs	r3, #0
 8004c9a:	4604      	mov	r4, r0
 8004c9c:	4608      	mov	r0, r1
 8004c9e:	602b      	str	r3, [r5, #0]
 8004ca0:	f7fc f8ed 	bl	8000e7e <_close>
 8004ca4:	1c43      	adds	r3, r0, #1
 8004ca6:	d102      	bne.n	8004cae <_close_r+0x1a>
 8004ca8:	682b      	ldr	r3, [r5, #0]
 8004caa:	b103      	cbz	r3, 8004cae <_close_r+0x1a>
 8004cac:	6023      	str	r3, [r4, #0]
 8004cae:	bd38      	pop	{r3, r4, r5, pc}
 8004cb0:	20000768 	.word	0x20000768

08004cb4 <_lseek_r>:
 8004cb4:	b538      	push	{r3, r4, r5, lr}
 8004cb6:	4d07      	ldr	r5, [pc, #28]	@ (8004cd4 <_lseek_r+0x20>)
 8004cb8:	4604      	mov	r4, r0
 8004cba:	4608      	mov	r0, r1
 8004cbc:	4611      	mov	r1, r2
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	602a      	str	r2, [r5, #0]
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	f7fc f902 	bl	8000ecc <_lseek>
 8004cc8:	1c43      	adds	r3, r0, #1
 8004cca:	d102      	bne.n	8004cd2 <_lseek_r+0x1e>
 8004ccc:	682b      	ldr	r3, [r5, #0]
 8004cce:	b103      	cbz	r3, 8004cd2 <_lseek_r+0x1e>
 8004cd0:	6023      	str	r3, [r4, #0]
 8004cd2:	bd38      	pop	{r3, r4, r5, pc}
 8004cd4:	20000768 	.word	0x20000768

08004cd8 <_read_r>:
 8004cd8:	b538      	push	{r3, r4, r5, lr}
 8004cda:	4d07      	ldr	r5, [pc, #28]	@ (8004cf8 <_read_r+0x20>)
 8004cdc:	4604      	mov	r4, r0
 8004cde:	4608      	mov	r0, r1
 8004ce0:	4611      	mov	r1, r2
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	602a      	str	r2, [r5, #0]
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	f7fc f890 	bl	8000e0c <_read>
 8004cec:	1c43      	adds	r3, r0, #1
 8004cee:	d102      	bne.n	8004cf6 <_read_r+0x1e>
 8004cf0:	682b      	ldr	r3, [r5, #0]
 8004cf2:	b103      	cbz	r3, 8004cf6 <_read_r+0x1e>
 8004cf4:	6023      	str	r3, [r4, #0]
 8004cf6:	bd38      	pop	{r3, r4, r5, pc}
 8004cf8:	20000768 	.word	0x20000768

08004cfc <_write_r>:
 8004cfc:	b538      	push	{r3, r4, r5, lr}
 8004cfe:	4d07      	ldr	r5, [pc, #28]	@ (8004d1c <_write_r+0x20>)
 8004d00:	4604      	mov	r4, r0
 8004d02:	4608      	mov	r0, r1
 8004d04:	4611      	mov	r1, r2
 8004d06:	2200      	movs	r2, #0
 8004d08:	602a      	str	r2, [r5, #0]
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	f7fc f89b 	bl	8000e46 <_write>
 8004d10:	1c43      	adds	r3, r0, #1
 8004d12:	d102      	bne.n	8004d1a <_write_r+0x1e>
 8004d14:	682b      	ldr	r3, [r5, #0]
 8004d16:	b103      	cbz	r3, 8004d1a <_write_r+0x1e>
 8004d18:	6023      	str	r3, [r4, #0]
 8004d1a:	bd38      	pop	{r3, r4, r5, pc}
 8004d1c:	20000768 	.word	0x20000768

08004d20 <__errno>:
 8004d20:	4b01      	ldr	r3, [pc, #4]	@ (8004d28 <__errno+0x8>)
 8004d22:	6818      	ldr	r0, [r3, #0]
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	20000018 	.word	0x20000018

08004d2c <__libc_init_array>:
 8004d2c:	b570      	push	{r4, r5, r6, lr}
 8004d2e:	4d0d      	ldr	r5, [pc, #52]	@ (8004d64 <__libc_init_array+0x38>)
 8004d30:	4c0d      	ldr	r4, [pc, #52]	@ (8004d68 <__libc_init_array+0x3c>)
 8004d32:	1b64      	subs	r4, r4, r5
 8004d34:	10a4      	asrs	r4, r4, #2
 8004d36:	2600      	movs	r6, #0
 8004d38:	42a6      	cmp	r6, r4
 8004d3a:	d109      	bne.n	8004d50 <__libc_init_array+0x24>
 8004d3c:	4d0b      	ldr	r5, [pc, #44]	@ (8004d6c <__libc_init_array+0x40>)
 8004d3e:	4c0c      	ldr	r4, [pc, #48]	@ (8004d70 <__libc_init_array+0x44>)
 8004d40:	f000 fdb6 	bl	80058b0 <_init>
 8004d44:	1b64      	subs	r4, r4, r5
 8004d46:	10a4      	asrs	r4, r4, #2
 8004d48:	2600      	movs	r6, #0
 8004d4a:	42a6      	cmp	r6, r4
 8004d4c:	d105      	bne.n	8004d5a <__libc_init_array+0x2e>
 8004d4e:	bd70      	pop	{r4, r5, r6, pc}
 8004d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d54:	4798      	blx	r3
 8004d56:	3601      	adds	r6, #1
 8004d58:	e7ee      	b.n	8004d38 <__libc_init_array+0xc>
 8004d5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d5e:	4798      	blx	r3
 8004d60:	3601      	adds	r6, #1
 8004d62:	e7f2      	b.n	8004d4a <__libc_init_array+0x1e>
 8004d64:	08005960 	.word	0x08005960
 8004d68:	08005960 	.word	0x08005960
 8004d6c:	08005960 	.word	0x08005960
 8004d70:	08005964 	.word	0x08005964

08004d74 <__retarget_lock_init_recursive>:
 8004d74:	4770      	bx	lr

08004d76 <__retarget_lock_acquire_recursive>:
 8004d76:	4770      	bx	lr

08004d78 <__retarget_lock_release_recursive>:
 8004d78:	4770      	bx	lr
	...

08004d7c <_free_r>:
 8004d7c:	b538      	push	{r3, r4, r5, lr}
 8004d7e:	4605      	mov	r5, r0
 8004d80:	2900      	cmp	r1, #0
 8004d82:	d041      	beq.n	8004e08 <_free_r+0x8c>
 8004d84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d88:	1f0c      	subs	r4, r1, #4
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	bfb8      	it	lt
 8004d8e:	18e4      	addlt	r4, r4, r3
 8004d90:	f000 f8e0 	bl	8004f54 <__malloc_lock>
 8004d94:	4a1d      	ldr	r2, [pc, #116]	@ (8004e0c <_free_r+0x90>)
 8004d96:	6813      	ldr	r3, [r2, #0]
 8004d98:	b933      	cbnz	r3, 8004da8 <_free_r+0x2c>
 8004d9a:	6063      	str	r3, [r4, #4]
 8004d9c:	6014      	str	r4, [r2, #0]
 8004d9e:	4628      	mov	r0, r5
 8004da0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004da4:	f000 b8dc 	b.w	8004f60 <__malloc_unlock>
 8004da8:	42a3      	cmp	r3, r4
 8004daa:	d908      	bls.n	8004dbe <_free_r+0x42>
 8004dac:	6820      	ldr	r0, [r4, #0]
 8004dae:	1821      	adds	r1, r4, r0
 8004db0:	428b      	cmp	r3, r1
 8004db2:	bf01      	itttt	eq
 8004db4:	6819      	ldreq	r1, [r3, #0]
 8004db6:	685b      	ldreq	r3, [r3, #4]
 8004db8:	1809      	addeq	r1, r1, r0
 8004dba:	6021      	streq	r1, [r4, #0]
 8004dbc:	e7ed      	b.n	8004d9a <_free_r+0x1e>
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	b10b      	cbz	r3, 8004dc8 <_free_r+0x4c>
 8004dc4:	42a3      	cmp	r3, r4
 8004dc6:	d9fa      	bls.n	8004dbe <_free_r+0x42>
 8004dc8:	6811      	ldr	r1, [r2, #0]
 8004dca:	1850      	adds	r0, r2, r1
 8004dcc:	42a0      	cmp	r0, r4
 8004dce:	d10b      	bne.n	8004de8 <_free_r+0x6c>
 8004dd0:	6820      	ldr	r0, [r4, #0]
 8004dd2:	4401      	add	r1, r0
 8004dd4:	1850      	adds	r0, r2, r1
 8004dd6:	4283      	cmp	r3, r0
 8004dd8:	6011      	str	r1, [r2, #0]
 8004dda:	d1e0      	bne.n	8004d9e <_free_r+0x22>
 8004ddc:	6818      	ldr	r0, [r3, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	6053      	str	r3, [r2, #4]
 8004de2:	4408      	add	r0, r1
 8004de4:	6010      	str	r0, [r2, #0]
 8004de6:	e7da      	b.n	8004d9e <_free_r+0x22>
 8004de8:	d902      	bls.n	8004df0 <_free_r+0x74>
 8004dea:	230c      	movs	r3, #12
 8004dec:	602b      	str	r3, [r5, #0]
 8004dee:	e7d6      	b.n	8004d9e <_free_r+0x22>
 8004df0:	6820      	ldr	r0, [r4, #0]
 8004df2:	1821      	adds	r1, r4, r0
 8004df4:	428b      	cmp	r3, r1
 8004df6:	bf04      	itt	eq
 8004df8:	6819      	ldreq	r1, [r3, #0]
 8004dfa:	685b      	ldreq	r3, [r3, #4]
 8004dfc:	6063      	str	r3, [r4, #4]
 8004dfe:	bf04      	itt	eq
 8004e00:	1809      	addeq	r1, r1, r0
 8004e02:	6021      	streq	r1, [r4, #0]
 8004e04:	6054      	str	r4, [r2, #4]
 8004e06:	e7ca      	b.n	8004d9e <_free_r+0x22>
 8004e08:	bd38      	pop	{r3, r4, r5, pc}
 8004e0a:	bf00      	nop
 8004e0c:	20000774 	.word	0x20000774

08004e10 <sbrk_aligned>:
 8004e10:	b570      	push	{r4, r5, r6, lr}
 8004e12:	4e0f      	ldr	r6, [pc, #60]	@ (8004e50 <sbrk_aligned+0x40>)
 8004e14:	460c      	mov	r4, r1
 8004e16:	6831      	ldr	r1, [r6, #0]
 8004e18:	4605      	mov	r5, r0
 8004e1a:	b911      	cbnz	r1, 8004e22 <sbrk_aligned+0x12>
 8004e1c:	f000 fcb4 	bl	8005788 <_sbrk_r>
 8004e20:	6030      	str	r0, [r6, #0]
 8004e22:	4621      	mov	r1, r4
 8004e24:	4628      	mov	r0, r5
 8004e26:	f000 fcaf 	bl	8005788 <_sbrk_r>
 8004e2a:	1c43      	adds	r3, r0, #1
 8004e2c:	d103      	bne.n	8004e36 <sbrk_aligned+0x26>
 8004e2e:	f04f 34ff 	mov.w	r4, #4294967295
 8004e32:	4620      	mov	r0, r4
 8004e34:	bd70      	pop	{r4, r5, r6, pc}
 8004e36:	1cc4      	adds	r4, r0, #3
 8004e38:	f024 0403 	bic.w	r4, r4, #3
 8004e3c:	42a0      	cmp	r0, r4
 8004e3e:	d0f8      	beq.n	8004e32 <sbrk_aligned+0x22>
 8004e40:	1a21      	subs	r1, r4, r0
 8004e42:	4628      	mov	r0, r5
 8004e44:	f000 fca0 	bl	8005788 <_sbrk_r>
 8004e48:	3001      	adds	r0, #1
 8004e4a:	d1f2      	bne.n	8004e32 <sbrk_aligned+0x22>
 8004e4c:	e7ef      	b.n	8004e2e <sbrk_aligned+0x1e>
 8004e4e:	bf00      	nop
 8004e50:	20000770 	.word	0x20000770

08004e54 <_malloc_r>:
 8004e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e58:	1ccd      	adds	r5, r1, #3
 8004e5a:	f025 0503 	bic.w	r5, r5, #3
 8004e5e:	3508      	adds	r5, #8
 8004e60:	2d0c      	cmp	r5, #12
 8004e62:	bf38      	it	cc
 8004e64:	250c      	movcc	r5, #12
 8004e66:	2d00      	cmp	r5, #0
 8004e68:	4606      	mov	r6, r0
 8004e6a:	db01      	blt.n	8004e70 <_malloc_r+0x1c>
 8004e6c:	42a9      	cmp	r1, r5
 8004e6e:	d904      	bls.n	8004e7a <_malloc_r+0x26>
 8004e70:	230c      	movs	r3, #12
 8004e72:	6033      	str	r3, [r6, #0]
 8004e74:	2000      	movs	r0, #0
 8004e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004f50 <_malloc_r+0xfc>
 8004e7e:	f000 f869 	bl	8004f54 <__malloc_lock>
 8004e82:	f8d8 3000 	ldr.w	r3, [r8]
 8004e86:	461c      	mov	r4, r3
 8004e88:	bb44      	cbnz	r4, 8004edc <_malloc_r+0x88>
 8004e8a:	4629      	mov	r1, r5
 8004e8c:	4630      	mov	r0, r6
 8004e8e:	f7ff ffbf 	bl	8004e10 <sbrk_aligned>
 8004e92:	1c43      	adds	r3, r0, #1
 8004e94:	4604      	mov	r4, r0
 8004e96:	d158      	bne.n	8004f4a <_malloc_r+0xf6>
 8004e98:	f8d8 4000 	ldr.w	r4, [r8]
 8004e9c:	4627      	mov	r7, r4
 8004e9e:	2f00      	cmp	r7, #0
 8004ea0:	d143      	bne.n	8004f2a <_malloc_r+0xd6>
 8004ea2:	2c00      	cmp	r4, #0
 8004ea4:	d04b      	beq.n	8004f3e <_malloc_r+0xea>
 8004ea6:	6823      	ldr	r3, [r4, #0]
 8004ea8:	4639      	mov	r1, r7
 8004eaa:	4630      	mov	r0, r6
 8004eac:	eb04 0903 	add.w	r9, r4, r3
 8004eb0:	f000 fc6a 	bl	8005788 <_sbrk_r>
 8004eb4:	4581      	cmp	r9, r0
 8004eb6:	d142      	bne.n	8004f3e <_malloc_r+0xea>
 8004eb8:	6821      	ldr	r1, [r4, #0]
 8004eba:	1a6d      	subs	r5, r5, r1
 8004ebc:	4629      	mov	r1, r5
 8004ebe:	4630      	mov	r0, r6
 8004ec0:	f7ff ffa6 	bl	8004e10 <sbrk_aligned>
 8004ec4:	3001      	adds	r0, #1
 8004ec6:	d03a      	beq.n	8004f3e <_malloc_r+0xea>
 8004ec8:	6823      	ldr	r3, [r4, #0]
 8004eca:	442b      	add	r3, r5
 8004ecc:	6023      	str	r3, [r4, #0]
 8004ece:	f8d8 3000 	ldr.w	r3, [r8]
 8004ed2:	685a      	ldr	r2, [r3, #4]
 8004ed4:	bb62      	cbnz	r2, 8004f30 <_malloc_r+0xdc>
 8004ed6:	f8c8 7000 	str.w	r7, [r8]
 8004eda:	e00f      	b.n	8004efc <_malloc_r+0xa8>
 8004edc:	6822      	ldr	r2, [r4, #0]
 8004ede:	1b52      	subs	r2, r2, r5
 8004ee0:	d420      	bmi.n	8004f24 <_malloc_r+0xd0>
 8004ee2:	2a0b      	cmp	r2, #11
 8004ee4:	d917      	bls.n	8004f16 <_malloc_r+0xc2>
 8004ee6:	1961      	adds	r1, r4, r5
 8004ee8:	42a3      	cmp	r3, r4
 8004eea:	6025      	str	r5, [r4, #0]
 8004eec:	bf18      	it	ne
 8004eee:	6059      	strne	r1, [r3, #4]
 8004ef0:	6863      	ldr	r3, [r4, #4]
 8004ef2:	bf08      	it	eq
 8004ef4:	f8c8 1000 	streq.w	r1, [r8]
 8004ef8:	5162      	str	r2, [r4, r5]
 8004efa:	604b      	str	r3, [r1, #4]
 8004efc:	4630      	mov	r0, r6
 8004efe:	f000 f82f 	bl	8004f60 <__malloc_unlock>
 8004f02:	f104 000b 	add.w	r0, r4, #11
 8004f06:	1d23      	adds	r3, r4, #4
 8004f08:	f020 0007 	bic.w	r0, r0, #7
 8004f0c:	1ac2      	subs	r2, r0, r3
 8004f0e:	bf1c      	itt	ne
 8004f10:	1a1b      	subne	r3, r3, r0
 8004f12:	50a3      	strne	r3, [r4, r2]
 8004f14:	e7af      	b.n	8004e76 <_malloc_r+0x22>
 8004f16:	6862      	ldr	r2, [r4, #4]
 8004f18:	42a3      	cmp	r3, r4
 8004f1a:	bf0c      	ite	eq
 8004f1c:	f8c8 2000 	streq.w	r2, [r8]
 8004f20:	605a      	strne	r2, [r3, #4]
 8004f22:	e7eb      	b.n	8004efc <_malloc_r+0xa8>
 8004f24:	4623      	mov	r3, r4
 8004f26:	6864      	ldr	r4, [r4, #4]
 8004f28:	e7ae      	b.n	8004e88 <_malloc_r+0x34>
 8004f2a:	463c      	mov	r4, r7
 8004f2c:	687f      	ldr	r7, [r7, #4]
 8004f2e:	e7b6      	b.n	8004e9e <_malloc_r+0x4a>
 8004f30:	461a      	mov	r2, r3
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	42a3      	cmp	r3, r4
 8004f36:	d1fb      	bne.n	8004f30 <_malloc_r+0xdc>
 8004f38:	2300      	movs	r3, #0
 8004f3a:	6053      	str	r3, [r2, #4]
 8004f3c:	e7de      	b.n	8004efc <_malloc_r+0xa8>
 8004f3e:	230c      	movs	r3, #12
 8004f40:	6033      	str	r3, [r6, #0]
 8004f42:	4630      	mov	r0, r6
 8004f44:	f000 f80c 	bl	8004f60 <__malloc_unlock>
 8004f48:	e794      	b.n	8004e74 <_malloc_r+0x20>
 8004f4a:	6005      	str	r5, [r0, #0]
 8004f4c:	e7d6      	b.n	8004efc <_malloc_r+0xa8>
 8004f4e:	bf00      	nop
 8004f50:	20000774 	.word	0x20000774

08004f54 <__malloc_lock>:
 8004f54:	4801      	ldr	r0, [pc, #4]	@ (8004f5c <__malloc_lock+0x8>)
 8004f56:	f7ff bf0e 	b.w	8004d76 <__retarget_lock_acquire_recursive>
 8004f5a:	bf00      	nop
 8004f5c:	2000076c 	.word	0x2000076c

08004f60 <__malloc_unlock>:
 8004f60:	4801      	ldr	r0, [pc, #4]	@ (8004f68 <__malloc_unlock+0x8>)
 8004f62:	f7ff bf09 	b.w	8004d78 <__retarget_lock_release_recursive>
 8004f66:	bf00      	nop
 8004f68:	2000076c 	.word	0x2000076c

08004f6c <__sfputc_r>:
 8004f6c:	6893      	ldr	r3, [r2, #8]
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	b410      	push	{r4}
 8004f74:	6093      	str	r3, [r2, #8]
 8004f76:	da08      	bge.n	8004f8a <__sfputc_r+0x1e>
 8004f78:	6994      	ldr	r4, [r2, #24]
 8004f7a:	42a3      	cmp	r3, r4
 8004f7c:	db01      	blt.n	8004f82 <__sfputc_r+0x16>
 8004f7e:	290a      	cmp	r1, #10
 8004f80:	d103      	bne.n	8004f8a <__sfputc_r+0x1e>
 8004f82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f86:	f000 bb6b 	b.w	8005660 <__swbuf_r>
 8004f8a:	6813      	ldr	r3, [r2, #0]
 8004f8c:	1c58      	adds	r0, r3, #1
 8004f8e:	6010      	str	r0, [r2, #0]
 8004f90:	7019      	strb	r1, [r3, #0]
 8004f92:	4608      	mov	r0, r1
 8004f94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <__sfputs_r>:
 8004f9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f9c:	4606      	mov	r6, r0
 8004f9e:	460f      	mov	r7, r1
 8004fa0:	4614      	mov	r4, r2
 8004fa2:	18d5      	adds	r5, r2, r3
 8004fa4:	42ac      	cmp	r4, r5
 8004fa6:	d101      	bne.n	8004fac <__sfputs_r+0x12>
 8004fa8:	2000      	movs	r0, #0
 8004faa:	e007      	b.n	8004fbc <__sfputs_r+0x22>
 8004fac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fb0:	463a      	mov	r2, r7
 8004fb2:	4630      	mov	r0, r6
 8004fb4:	f7ff ffda 	bl	8004f6c <__sfputc_r>
 8004fb8:	1c43      	adds	r3, r0, #1
 8004fba:	d1f3      	bne.n	8004fa4 <__sfputs_r+0xa>
 8004fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004fc0 <_vfiprintf_r>:
 8004fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc4:	460d      	mov	r5, r1
 8004fc6:	b09d      	sub	sp, #116	@ 0x74
 8004fc8:	4614      	mov	r4, r2
 8004fca:	4698      	mov	r8, r3
 8004fcc:	4606      	mov	r6, r0
 8004fce:	b118      	cbz	r0, 8004fd8 <_vfiprintf_r+0x18>
 8004fd0:	6a03      	ldr	r3, [r0, #32]
 8004fd2:	b90b      	cbnz	r3, 8004fd8 <_vfiprintf_r+0x18>
 8004fd4:	f7ff fdca 	bl	8004b6c <__sinit>
 8004fd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004fda:	07d9      	lsls	r1, r3, #31
 8004fdc:	d405      	bmi.n	8004fea <_vfiprintf_r+0x2a>
 8004fde:	89ab      	ldrh	r3, [r5, #12]
 8004fe0:	059a      	lsls	r2, r3, #22
 8004fe2:	d402      	bmi.n	8004fea <_vfiprintf_r+0x2a>
 8004fe4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004fe6:	f7ff fec6 	bl	8004d76 <__retarget_lock_acquire_recursive>
 8004fea:	89ab      	ldrh	r3, [r5, #12]
 8004fec:	071b      	lsls	r3, r3, #28
 8004fee:	d501      	bpl.n	8004ff4 <_vfiprintf_r+0x34>
 8004ff0:	692b      	ldr	r3, [r5, #16]
 8004ff2:	b99b      	cbnz	r3, 800501c <_vfiprintf_r+0x5c>
 8004ff4:	4629      	mov	r1, r5
 8004ff6:	4630      	mov	r0, r6
 8004ff8:	f000 fb70 	bl	80056dc <__swsetup_r>
 8004ffc:	b170      	cbz	r0, 800501c <_vfiprintf_r+0x5c>
 8004ffe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005000:	07dc      	lsls	r4, r3, #31
 8005002:	d504      	bpl.n	800500e <_vfiprintf_r+0x4e>
 8005004:	f04f 30ff 	mov.w	r0, #4294967295
 8005008:	b01d      	add	sp, #116	@ 0x74
 800500a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800500e:	89ab      	ldrh	r3, [r5, #12]
 8005010:	0598      	lsls	r0, r3, #22
 8005012:	d4f7      	bmi.n	8005004 <_vfiprintf_r+0x44>
 8005014:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005016:	f7ff feaf 	bl	8004d78 <__retarget_lock_release_recursive>
 800501a:	e7f3      	b.n	8005004 <_vfiprintf_r+0x44>
 800501c:	2300      	movs	r3, #0
 800501e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005020:	2320      	movs	r3, #32
 8005022:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005026:	f8cd 800c 	str.w	r8, [sp, #12]
 800502a:	2330      	movs	r3, #48	@ 0x30
 800502c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80051dc <_vfiprintf_r+0x21c>
 8005030:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005034:	f04f 0901 	mov.w	r9, #1
 8005038:	4623      	mov	r3, r4
 800503a:	469a      	mov	sl, r3
 800503c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005040:	b10a      	cbz	r2, 8005046 <_vfiprintf_r+0x86>
 8005042:	2a25      	cmp	r2, #37	@ 0x25
 8005044:	d1f9      	bne.n	800503a <_vfiprintf_r+0x7a>
 8005046:	ebba 0b04 	subs.w	fp, sl, r4
 800504a:	d00b      	beq.n	8005064 <_vfiprintf_r+0xa4>
 800504c:	465b      	mov	r3, fp
 800504e:	4622      	mov	r2, r4
 8005050:	4629      	mov	r1, r5
 8005052:	4630      	mov	r0, r6
 8005054:	f7ff ffa1 	bl	8004f9a <__sfputs_r>
 8005058:	3001      	adds	r0, #1
 800505a:	f000 80a7 	beq.w	80051ac <_vfiprintf_r+0x1ec>
 800505e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005060:	445a      	add	r2, fp
 8005062:	9209      	str	r2, [sp, #36]	@ 0x24
 8005064:	f89a 3000 	ldrb.w	r3, [sl]
 8005068:	2b00      	cmp	r3, #0
 800506a:	f000 809f 	beq.w	80051ac <_vfiprintf_r+0x1ec>
 800506e:	2300      	movs	r3, #0
 8005070:	f04f 32ff 	mov.w	r2, #4294967295
 8005074:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005078:	f10a 0a01 	add.w	sl, sl, #1
 800507c:	9304      	str	r3, [sp, #16]
 800507e:	9307      	str	r3, [sp, #28]
 8005080:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005084:	931a      	str	r3, [sp, #104]	@ 0x68
 8005086:	4654      	mov	r4, sl
 8005088:	2205      	movs	r2, #5
 800508a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800508e:	4853      	ldr	r0, [pc, #332]	@ (80051dc <_vfiprintf_r+0x21c>)
 8005090:	f7fb f8ae 	bl	80001f0 <memchr>
 8005094:	9a04      	ldr	r2, [sp, #16]
 8005096:	b9d8      	cbnz	r0, 80050d0 <_vfiprintf_r+0x110>
 8005098:	06d1      	lsls	r1, r2, #27
 800509a:	bf44      	itt	mi
 800509c:	2320      	movmi	r3, #32
 800509e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050a2:	0713      	lsls	r3, r2, #28
 80050a4:	bf44      	itt	mi
 80050a6:	232b      	movmi	r3, #43	@ 0x2b
 80050a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050ac:	f89a 3000 	ldrb.w	r3, [sl]
 80050b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80050b2:	d015      	beq.n	80050e0 <_vfiprintf_r+0x120>
 80050b4:	9a07      	ldr	r2, [sp, #28]
 80050b6:	4654      	mov	r4, sl
 80050b8:	2000      	movs	r0, #0
 80050ba:	f04f 0c0a 	mov.w	ip, #10
 80050be:	4621      	mov	r1, r4
 80050c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050c4:	3b30      	subs	r3, #48	@ 0x30
 80050c6:	2b09      	cmp	r3, #9
 80050c8:	d94b      	bls.n	8005162 <_vfiprintf_r+0x1a2>
 80050ca:	b1b0      	cbz	r0, 80050fa <_vfiprintf_r+0x13a>
 80050cc:	9207      	str	r2, [sp, #28]
 80050ce:	e014      	b.n	80050fa <_vfiprintf_r+0x13a>
 80050d0:	eba0 0308 	sub.w	r3, r0, r8
 80050d4:	fa09 f303 	lsl.w	r3, r9, r3
 80050d8:	4313      	orrs	r3, r2
 80050da:	9304      	str	r3, [sp, #16]
 80050dc:	46a2      	mov	sl, r4
 80050de:	e7d2      	b.n	8005086 <_vfiprintf_r+0xc6>
 80050e0:	9b03      	ldr	r3, [sp, #12]
 80050e2:	1d19      	adds	r1, r3, #4
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	9103      	str	r1, [sp, #12]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	bfbb      	ittet	lt
 80050ec:	425b      	neglt	r3, r3
 80050ee:	f042 0202 	orrlt.w	r2, r2, #2
 80050f2:	9307      	strge	r3, [sp, #28]
 80050f4:	9307      	strlt	r3, [sp, #28]
 80050f6:	bfb8      	it	lt
 80050f8:	9204      	strlt	r2, [sp, #16]
 80050fa:	7823      	ldrb	r3, [r4, #0]
 80050fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80050fe:	d10a      	bne.n	8005116 <_vfiprintf_r+0x156>
 8005100:	7863      	ldrb	r3, [r4, #1]
 8005102:	2b2a      	cmp	r3, #42	@ 0x2a
 8005104:	d132      	bne.n	800516c <_vfiprintf_r+0x1ac>
 8005106:	9b03      	ldr	r3, [sp, #12]
 8005108:	1d1a      	adds	r2, r3, #4
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	9203      	str	r2, [sp, #12]
 800510e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005112:	3402      	adds	r4, #2
 8005114:	9305      	str	r3, [sp, #20]
 8005116:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80051ec <_vfiprintf_r+0x22c>
 800511a:	7821      	ldrb	r1, [r4, #0]
 800511c:	2203      	movs	r2, #3
 800511e:	4650      	mov	r0, sl
 8005120:	f7fb f866 	bl	80001f0 <memchr>
 8005124:	b138      	cbz	r0, 8005136 <_vfiprintf_r+0x176>
 8005126:	9b04      	ldr	r3, [sp, #16]
 8005128:	eba0 000a 	sub.w	r0, r0, sl
 800512c:	2240      	movs	r2, #64	@ 0x40
 800512e:	4082      	lsls	r2, r0
 8005130:	4313      	orrs	r3, r2
 8005132:	3401      	adds	r4, #1
 8005134:	9304      	str	r3, [sp, #16]
 8005136:	f814 1b01 	ldrb.w	r1, [r4], #1
 800513a:	4829      	ldr	r0, [pc, #164]	@ (80051e0 <_vfiprintf_r+0x220>)
 800513c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005140:	2206      	movs	r2, #6
 8005142:	f7fb f855 	bl	80001f0 <memchr>
 8005146:	2800      	cmp	r0, #0
 8005148:	d03f      	beq.n	80051ca <_vfiprintf_r+0x20a>
 800514a:	4b26      	ldr	r3, [pc, #152]	@ (80051e4 <_vfiprintf_r+0x224>)
 800514c:	bb1b      	cbnz	r3, 8005196 <_vfiprintf_r+0x1d6>
 800514e:	9b03      	ldr	r3, [sp, #12]
 8005150:	3307      	adds	r3, #7
 8005152:	f023 0307 	bic.w	r3, r3, #7
 8005156:	3308      	adds	r3, #8
 8005158:	9303      	str	r3, [sp, #12]
 800515a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800515c:	443b      	add	r3, r7
 800515e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005160:	e76a      	b.n	8005038 <_vfiprintf_r+0x78>
 8005162:	fb0c 3202 	mla	r2, ip, r2, r3
 8005166:	460c      	mov	r4, r1
 8005168:	2001      	movs	r0, #1
 800516a:	e7a8      	b.n	80050be <_vfiprintf_r+0xfe>
 800516c:	2300      	movs	r3, #0
 800516e:	3401      	adds	r4, #1
 8005170:	9305      	str	r3, [sp, #20]
 8005172:	4619      	mov	r1, r3
 8005174:	f04f 0c0a 	mov.w	ip, #10
 8005178:	4620      	mov	r0, r4
 800517a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800517e:	3a30      	subs	r2, #48	@ 0x30
 8005180:	2a09      	cmp	r2, #9
 8005182:	d903      	bls.n	800518c <_vfiprintf_r+0x1cc>
 8005184:	2b00      	cmp	r3, #0
 8005186:	d0c6      	beq.n	8005116 <_vfiprintf_r+0x156>
 8005188:	9105      	str	r1, [sp, #20]
 800518a:	e7c4      	b.n	8005116 <_vfiprintf_r+0x156>
 800518c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005190:	4604      	mov	r4, r0
 8005192:	2301      	movs	r3, #1
 8005194:	e7f0      	b.n	8005178 <_vfiprintf_r+0x1b8>
 8005196:	ab03      	add	r3, sp, #12
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	462a      	mov	r2, r5
 800519c:	4b12      	ldr	r3, [pc, #72]	@ (80051e8 <_vfiprintf_r+0x228>)
 800519e:	a904      	add	r1, sp, #16
 80051a0:	4630      	mov	r0, r6
 80051a2:	f3af 8000 	nop.w
 80051a6:	4607      	mov	r7, r0
 80051a8:	1c78      	adds	r0, r7, #1
 80051aa:	d1d6      	bne.n	800515a <_vfiprintf_r+0x19a>
 80051ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80051ae:	07d9      	lsls	r1, r3, #31
 80051b0:	d405      	bmi.n	80051be <_vfiprintf_r+0x1fe>
 80051b2:	89ab      	ldrh	r3, [r5, #12]
 80051b4:	059a      	lsls	r2, r3, #22
 80051b6:	d402      	bmi.n	80051be <_vfiprintf_r+0x1fe>
 80051b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051ba:	f7ff fddd 	bl	8004d78 <__retarget_lock_release_recursive>
 80051be:	89ab      	ldrh	r3, [r5, #12]
 80051c0:	065b      	lsls	r3, r3, #25
 80051c2:	f53f af1f 	bmi.w	8005004 <_vfiprintf_r+0x44>
 80051c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051c8:	e71e      	b.n	8005008 <_vfiprintf_r+0x48>
 80051ca:	ab03      	add	r3, sp, #12
 80051cc:	9300      	str	r3, [sp, #0]
 80051ce:	462a      	mov	r2, r5
 80051d0:	4b05      	ldr	r3, [pc, #20]	@ (80051e8 <_vfiprintf_r+0x228>)
 80051d2:	a904      	add	r1, sp, #16
 80051d4:	4630      	mov	r0, r6
 80051d6:	f000 f879 	bl	80052cc <_printf_i>
 80051da:	e7e4      	b.n	80051a6 <_vfiprintf_r+0x1e6>
 80051dc:	08005924 	.word	0x08005924
 80051e0:	0800592e 	.word	0x0800592e
 80051e4:	00000000 	.word	0x00000000
 80051e8:	08004f9b 	.word	0x08004f9b
 80051ec:	0800592a 	.word	0x0800592a

080051f0 <_printf_common>:
 80051f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051f4:	4616      	mov	r6, r2
 80051f6:	4698      	mov	r8, r3
 80051f8:	688a      	ldr	r2, [r1, #8]
 80051fa:	690b      	ldr	r3, [r1, #16]
 80051fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005200:	4293      	cmp	r3, r2
 8005202:	bfb8      	it	lt
 8005204:	4613      	movlt	r3, r2
 8005206:	6033      	str	r3, [r6, #0]
 8005208:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800520c:	4607      	mov	r7, r0
 800520e:	460c      	mov	r4, r1
 8005210:	b10a      	cbz	r2, 8005216 <_printf_common+0x26>
 8005212:	3301      	adds	r3, #1
 8005214:	6033      	str	r3, [r6, #0]
 8005216:	6823      	ldr	r3, [r4, #0]
 8005218:	0699      	lsls	r1, r3, #26
 800521a:	bf42      	ittt	mi
 800521c:	6833      	ldrmi	r3, [r6, #0]
 800521e:	3302      	addmi	r3, #2
 8005220:	6033      	strmi	r3, [r6, #0]
 8005222:	6825      	ldr	r5, [r4, #0]
 8005224:	f015 0506 	ands.w	r5, r5, #6
 8005228:	d106      	bne.n	8005238 <_printf_common+0x48>
 800522a:	f104 0a19 	add.w	sl, r4, #25
 800522e:	68e3      	ldr	r3, [r4, #12]
 8005230:	6832      	ldr	r2, [r6, #0]
 8005232:	1a9b      	subs	r3, r3, r2
 8005234:	42ab      	cmp	r3, r5
 8005236:	dc26      	bgt.n	8005286 <_printf_common+0x96>
 8005238:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800523c:	6822      	ldr	r2, [r4, #0]
 800523e:	3b00      	subs	r3, #0
 8005240:	bf18      	it	ne
 8005242:	2301      	movne	r3, #1
 8005244:	0692      	lsls	r2, r2, #26
 8005246:	d42b      	bmi.n	80052a0 <_printf_common+0xb0>
 8005248:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800524c:	4641      	mov	r1, r8
 800524e:	4638      	mov	r0, r7
 8005250:	47c8      	blx	r9
 8005252:	3001      	adds	r0, #1
 8005254:	d01e      	beq.n	8005294 <_printf_common+0xa4>
 8005256:	6823      	ldr	r3, [r4, #0]
 8005258:	6922      	ldr	r2, [r4, #16]
 800525a:	f003 0306 	and.w	r3, r3, #6
 800525e:	2b04      	cmp	r3, #4
 8005260:	bf02      	ittt	eq
 8005262:	68e5      	ldreq	r5, [r4, #12]
 8005264:	6833      	ldreq	r3, [r6, #0]
 8005266:	1aed      	subeq	r5, r5, r3
 8005268:	68a3      	ldr	r3, [r4, #8]
 800526a:	bf0c      	ite	eq
 800526c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005270:	2500      	movne	r5, #0
 8005272:	4293      	cmp	r3, r2
 8005274:	bfc4      	itt	gt
 8005276:	1a9b      	subgt	r3, r3, r2
 8005278:	18ed      	addgt	r5, r5, r3
 800527a:	2600      	movs	r6, #0
 800527c:	341a      	adds	r4, #26
 800527e:	42b5      	cmp	r5, r6
 8005280:	d11a      	bne.n	80052b8 <_printf_common+0xc8>
 8005282:	2000      	movs	r0, #0
 8005284:	e008      	b.n	8005298 <_printf_common+0xa8>
 8005286:	2301      	movs	r3, #1
 8005288:	4652      	mov	r2, sl
 800528a:	4641      	mov	r1, r8
 800528c:	4638      	mov	r0, r7
 800528e:	47c8      	blx	r9
 8005290:	3001      	adds	r0, #1
 8005292:	d103      	bne.n	800529c <_printf_common+0xac>
 8005294:	f04f 30ff 	mov.w	r0, #4294967295
 8005298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800529c:	3501      	adds	r5, #1
 800529e:	e7c6      	b.n	800522e <_printf_common+0x3e>
 80052a0:	18e1      	adds	r1, r4, r3
 80052a2:	1c5a      	adds	r2, r3, #1
 80052a4:	2030      	movs	r0, #48	@ 0x30
 80052a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052aa:	4422      	add	r2, r4
 80052ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052b4:	3302      	adds	r3, #2
 80052b6:	e7c7      	b.n	8005248 <_printf_common+0x58>
 80052b8:	2301      	movs	r3, #1
 80052ba:	4622      	mov	r2, r4
 80052bc:	4641      	mov	r1, r8
 80052be:	4638      	mov	r0, r7
 80052c0:	47c8      	blx	r9
 80052c2:	3001      	adds	r0, #1
 80052c4:	d0e6      	beq.n	8005294 <_printf_common+0xa4>
 80052c6:	3601      	adds	r6, #1
 80052c8:	e7d9      	b.n	800527e <_printf_common+0x8e>
	...

080052cc <_printf_i>:
 80052cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052d0:	7e0f      	ldrb	r7, [r1, #24]
 80052d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80052d4:	2f78      	cmp	r7, #120	@ 0x78
 80052d6:	4691      	mov	r9, r2
 80052d8:	4680      	mov	r8, r0
 80052da:	460c      	mov	r4, r1
 80052dc:	469a      	mov	sl, r3
 80052de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80052e2:	d807      	bhi.n	80052f4 <_printf_i+0x28>
 80052e4:	2f62      	cmp	r7, #98	@ 0x62
 80052e6:	d80a      	bhi.n	80052fe <_printf_i+0x32>
 80052e8:	2f00      	cmp	r7, #0
 80052ea:	f000 80d1 	beq.w	8005490 <_printf_i+0x1c4>
 80052ee:	2f58      	cmp	r7, #88	@ 0x58
 80052f0:	f000 80b8 	beq.w	8005464 <_printf_i+0x198>
 80052f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80052fc:	e03a      	b.n	8005374 <_printf_i+0xa8>
 80052fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005302:	2b15      	cmp	r3, #21
 8005304:	d8f6      	bhi.n	80052f4 <_printf_i+0x28>
 8005306:	a101      	add	r1, pc, #4	@ (adr r1, 800530c <_printf_i+0x40>)
 8005308:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800530c:	08005365 	.word	0x08005365
 8005310:	08005379 	.word	0x08005379
 8005314:	080052f5 	.word	0x080052f5
 8005318:	080052f5 	.word	0x080052f5
 800531c:	080052f5 	.word	0x080052f5
 8005320:	080052f5 	.word	0x080052f5
 8005324:	08005379 	.word	0x08005379
 8005328:	080052f5 	.word	0x080052f5
 800532c:	080052f5 	.word	0x080052f5
 8005330:	080052f5 	.word	0x080052f5
 8005334:	080052f5 	.word	0x080052f5
 8005338:	08005477 	.word	0x08005477
 800533c:	080053a3 	.word	0x080053a3
 8005340:	08005431 	.word	0x08005431
 8005344:	080052f5 	.word	0x080052f5
 8005348:	080052f5 	.word	0x080052f5
 800534c:	08005499 	.word	0x08005499
 8005350:	080052f5 	.word	0x080052f5
 8005354:	080053a3 	.word	0x080053a3
 8005358:	080052f5 	.word	0x080052f5
 800535c:	080052f5 	.word	0x080052f5
 8005360:	08005439 	.word	0x08005439
 8005364:	6833      	ldr	r3, [r6, #0]
 8005366:	1d1a      	adds	r2, r3, #4
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	6032      	str	r2, [r6, #0]
 800536c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005370:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005374:	2301      	movs	r3, #1
 8005376:	e09c      	b.n	80054b2 <_printf_i+0x1e6>
 8005378:	6833      	ldr	r3, [r6, #0]
 800537a:	6820      	ldr	r0, [r4, #0]
 800537c:	1d19      	adds	r1, r3, #4
 800537e:	6031      	str	r1, [r6, #0]
 8005380:	0606      	lsls	r6, r0, #24
 8005382:	d501      	bpl.n	8005388 <_printf_i+0xbc>
 8005384:	681d      	ldr	r5, [r3, #0]
 8005386:	e003      	b.n	8005390 <_printf_i+0xc4>
 8005388:	0645      	lsls	r5, r0, #25
 800538a:	d5fb      	bpl.n	8005384 <_printf_i+0xb8>
 800538c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005390:	2d00      	cmp	r5, #0
 8005392:	da03      	bge.n	800539c <_printf_i+0xd0>
 8005394:	232d      	movs	r3, #45	@ 0x2d
 8005396:	426d      	negs	r5, r5
 8005398:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800539c:	4858      	ldr	r0, [pc, #352]	@ (8005500 <_printf_i+0x234>)
 800539e:	230a      	movs	r3, #10
 80053a0:	e011      	b.n	80053c6 <_printf_i+0xfa>
 80053a2:	6821      	ldr	r1, [r4, #0]
 80053a4:	6833      	ldr	r3, [r6, #0]
 80053a6:	0608      	lsls	r0, r1, #24
 80053a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80053ac:	d402      	bmi.n	80053b4 <_printf_i+0xe8>
 80053ae:	0649      	lsls	r1, r1, #25
 80053b0:	bf48      	it	mi
 80053b2:	b2ad      	uxthmi	r5, r5
 80053b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80053b6:	4852      	ldr	r0, [pc, #328]	@ (8005500 <_printf_i+0x234>)
 80053b8:	6033      	str	r3, [r6, #0]
 80053ba:	bf14      	ite	ne
 80053bc:	230a      	movne	r3, #10
 80053be:	2308      	moveq	r3, #8
 80053c0:	2100      	movs	r1, #0
 80053c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80053c6:	6866      	ldr	r6, [r4, #4]
 80053c8:	60a6      	str	r6, [r4, #8]
 80053ca:	2e00      	cmp	r6, #0
 80053cc:	db05      	blt.n	80053da <_printf_i+0x10e>
 80053ce:	6821      	ldr	r1, [r4, #0]
 80053d0:	432e      	orrs	r6, r5
 80053d2:	f021 0104 	bic.w	r1, r1, #4
 80053d6:	6021      	str	r1, [r4, #0]
 80053d8:	d04b      	beq.n	8005472 <_printf_i+0x1a6>
 80053da:	4616      	mov	r6, r2
 80053dc:	fbb5 f1f3 	udiv	r1, r5, r3
 80053e0:	fb03 5711 	mls	r7, r3, r1, r5
 80053e4:	5dc7      	ldrb	r7, [r0, r7]
 80053e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053ea:	462f      	mov	r7, r5
 80053ec:	42bb      	cmp	r3, r7
 80053ee:	460d      	mov	r5, r1
 80053f0:	d9f4      	bls.n	80053dc <_printf_i+0x110>
 80053f2:	2b08      	cmp	r3, #8
 80053f4:	d10b      	bne.n	800540e <_printf_i+0x142>
 80053f6:	6823      	ldr	r3, [r4, #0]
 80053f8:	07df      	lsls	r7, r3, #31
 80053fa:	d508      	bpl.n	800540e <_printf_i+0x142>
 80053fc:	6923      	ldr	r3, [r4, #16]
 80053fe:	6861      	ldr	r1, [r4, #4]
 8005400:	4299      	cmp	r1, r3
 8005402:	bfde      	ittt	le
 8005404:	2330      	movle	r3, #48	@ 0x30
 8005406:	f806 3c01 	strble.w	r3, [r6, #-1]
 800540a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800540e:	1b92      	subs	r2, r2, r6
 8005410:	6122      	str	r2, [r4, #16]
 8005412:	f8cd a000 	str.w	sl, [sp]
 8005416:	464b      	mov	r3, r9
 8005418:	aa03      	add	r2, sp, #12
 800541a:	4621      	mov	r1, r4
 800541c:	4640      	mov	r0, r8
 800541e:	f7ff fee7 	bl	80051f0 <_printf_common>
 8005422:	3001      	adds	r0, #1
 8005424:	d14a      	bne.n	80054bc <_printf_i+0x1f0>
 8005426:	f04f 30ff 	mov.w	r0, #4294967295
 800542a:	b004      	add	sp, #16
 800542c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005430:	6823      	ldr	r3, [r4, #0]
 8005432:	f043 0320 	orr.w	r3, r3, #32
 8005436:	6023      	str	r3, [r4, #0]
 8005438:	4832      	ldr	r0, [pc, #200]	@ (8005504 <_printf_i+0x238>)
 800543a:	2778      	movs	r7, #120	@ 0x78
 800543c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005440:	6823      	ldr	r3, [r4, #0]
 8005442:	6831      	ldr	r1, [r6, #0]
 8005444:	061f      	lsls	r7, r3, #24
 8005446:	f851 5b04 	ldr.w	r5, [r1], #4
 800544a:	d402      	bmi.n	8005452 <_printf_i+0x186>
 800544c:	065f      	lsls	r7, r3, #25
 800544e:	bf48      	it	mi
 8005450:	b2ad      	uxthmi	r5, r5
 8005452:	6031      	str	r1, [r6, #0]
 8005454:	07d9      	lsls	r1, r3, #31
 8005456:	bf44      	itt	mi
 8005458:	f043 0320 	orrmi.w	r3, r3, #32
 800545c:	6023      	strmi	r3, [r4, #0]
 800545e:	b11d      	cbz	r5, 8005468 <_printf_i+0x19c>
 8005460:	2310      	movs	r3, #16
 8005462:	e7ad      	b.n	80053c0 <_printf_i+0xf4>
 8005464:	4826      	ldr	r0, [pc, #152]	@ (8005500 <_printf_i+0x234>)
 8005466:	e7e9      	b.n	800543c <_printf_i+0x170>
 8005468:	6823      	ldr	r3, [r4, #0]
 800546a:	f023 0320 	bic.w	r3, r3, #32
 800546e:	6023      	str	r3, [r4, #0]
 8005470:	e7f6      	b.n	8005460 <_printf_i+0x194>
 8005472:	4616      	mov	r6, r2
 8005474:	e7bd      	b.n	80053f2 <_printf_i+0x126>
 8005476:	6833      	ldr	r3, [r6, #0]
 8005478:	6825      	ldr	r5, [r4, #0]
 800547a:	6961      	ldr	r1, [r4, #20]
 800547c:	1d18      	adds	r0, r3, #4
 800547e:	6030      	str	r0, [r6, #0]
 8005480:	062e      	lsls	r6, r5, #24
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	d501      	bpl.n	800548a <_printf_i+0x1be>
 8005486:	6019      	str	r1, [r3, #0]
 8005488:	e002      	b.n	8005490 <_printf_i+0x1c4>
 800548a:	0668      	lsls	r0, r5, #25
 800548c:	d5fb      	bpl.n	8005486 <_printf_i+0x1ba>
 800548e:	8019      	strh	r1, [r3, #0]
 8005490:	2300      	movs	r3, #0
 8005492:	6123      	str	r3, [r4, #16]
 8005494:	4616      	mov	r6, r2
 8005496:	e7bc      	b.n	8005412 <_printf_i+0x146>
 8005498:	6833      	ldr	r3, [r6, #0]
 800549a:	1d1a      	adds	r2, r3, #4
 800549c:	6032      	str	r2, [r6, #0]
 800549e:	681e      	ldr	r6, [r3, #0]
 80054a0:	6862      	ldr	r2, [r4, #4]
 80054a2:	2100      	movs	r1, #0
 80054a4:	4630      	mov	r0, r6
 80054a6:	f7fa fea3 	bl	80001f0 <memchr>
 80054aa:	b108      	cbz	r0, 80054b0 <_printf_i+0x1e4>
 80054ac:	1b80      	subs	r0, r0, r6
 80054ae:	6060      	str	r0, [r4, #4]
 80054b0:	6863      	ldr	r3, [r4, #4]
 80054b2:	6123      	str	r3, [r4, #16]
 80054b4:	2300      	movs	r3, #0
 80054b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054ba:	e7aa      	b.n	8005412 <_printf_i+0x146>
 80054bc:	6923      	ldr	r3, [r4, #16]
 80054be:	4632      	mov	r2, r6
 80054c0:	4649      	mov	r1, r9
 80054c2:	4640      	mov	r0, r8
 80054c4:	47d0      	blx	sl
 80054c6:	3001      	adds	r0, #1
 80054c8:	d0ad      	beq.n	8005426 <_printf_i+0x15a>
 80054ca:	6823      	ldr	r3, [r4, #0]
 80054cc:	079b      	lsls	r3, r3, #30
 80054ce:	d413      	bmi.n	80054f8 <_printf_i+0x22c>
 80054d0:	68e0      	ldr	r0, [r4, #12]
 80054d2:	9b03      	ldr	r3, [sp, #12]
 80054d4:	4298      	cmp	r0, r3
 80054d6:	bfb8      	it	lt
 80054d8:	4618      	movlt	r0, r3
 80054da:	e7a6      	b.n	800542a <_printf_i+0x15e>
 80054dc:	2301      	movs	r3, #1
 80054de:	4632      	mov	r2, r6
 80054e0:	4649      	mov	r1, r9
 80054e2:	4640      	mov	r0, r8
 80054e4:	47d0      	blx	sl
 80054e6:	3001      	adds	r0, #1
 80054e8:	d09d      	beq.n	8005426 <_printf_i+0x15a>
 80054ea:	3501      	adds	r5, #1
 80054ec:	68e3      	ldr	r3, [r4, #12]
 80054ee:	9903      	ldr	r1, [sp, #12]
 80054f0:	1a5b      	subs	r3, r3, r1
 80054f2:	42ab      	cmp	r3, r5
 80054f4:	dcf2      	bgt.n	80054dc <_printf_i+0x210>
 80054f6:	e7eb      	b.n	80054d0 <_printf_i+0x204>
 80054f8:	2500      	movs	r5, #0
 80054fa:	f104 0619 	add.w	r6, r4, #25
 80054fe:	e7f5      	b.n	80054ec <_printf_i+0x220>
 8005500:	08005935 	.word	0x08005935
 8005504:	08005946 	.word	0x08005946

08005508 <__sflush_r>:
 8005508:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800550c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005510:	0716      	lsls	r6, r2, #28
 8005512:	4605      	mov	r5, r0
 8005514:	460c      	mov	r4, r1
 8005516:	d454      	bmi.n	80055c2 <__sflush_r+0xba>
 8005518:	684b      	ldr	r3, [r1, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	dc02      	bgt.n	8005524 <__sflush_r+0x1c>
 800551e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005520:	2b00      	cmp	r3, #0
 8005522:	dd48      	ble.n	80055b6 <__sflush_r+0xae>
 8005524:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005526:	2e00      	cmp	r6, #0
 8005528:	d045      	beq.n	80055b6 <__sflush_r+0xae>
 800552a:	2300      	movs	r3, #0
 800552c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005530:	682f      	ldr	r7, [r5, #0]
 8005532:	6a21      	ldr	r1, [r4, #32]
 8005534:	602b      	str	r3, [r5, #0]
 8005536:	d030      	beq.n	800559a <__sflush_r+0x92>
 8005538:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800553a:	89a3      	ldrh	r3, [r4, #12]
 800553c:	0759      	lsls	r1, r3, #29
 800553e:	d505      	bpl.n	800554c <__sflush_r+0x44>
 8005540:	6863      	ldr	r3, [r4, #4]
 8005542:	1ad2      	subs	r2, r2, r3
 8005544:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005546:	b10b      	cbz	r3, 800554c <__sflush_r+0x44>
 8005548:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800554a:	1ad2      	subs	r2, r2, r3
 800554c:	2300      	movs	r3, #0
 800554e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005550:	6a21      	ldr	r1, [r4, #32]
 8005552:	4628      	mov	r0, r5
 8005554:	47b0      	blx	r6
 8005556:	1c43      	adds	r3, r0, #1
 8005558:	89a3      	ldrh	r3, [r4, #12]
 800555a:	d106      	bne.n	800556a <__sflush_r+0x62>
 800555c:	6829      	ldr	r1, [r5, #0]
 800555e:	291d      	cmp	r1, #29
 8005560:	d82b      	bhi.n	80055ba <__sflush_r+0xb2>
 8005562:	4a2a      	ldr	r2, [pc, #168]	@ (800560c <__sflush_r+0x104>)
 8005564:	40ca      	lsrs	r2, r1
 8005566:	07d6      	lsls	r6, r2, #31
 8005568:	d527      	bpl.n	80055ba <__sflush_r+0xb2>
 800556a:	2200      	movs	r2, #0
 800556c:	6062      	str	r2, [r4, #4]
 800556e:	04d9      	lsls	r1, r3, #19
 8005570:	6922      	ldr	r2, [r4, #16]
 8005572:	6022      	str	r2, [r4, #0]
 8005574:	d504      	bpl.n	8005580 <__sflush_r+0x78>
 8005576:	1c42      	adds	r2, r0, #1
 8005578:	d101      	bne.n	800557e <__sflush_r+0x76>
 800557a:	682b      	ldr	r3, [r5, #0]
 800557c:	b903      	cbnz	r3, 8005580 <__sflush_r+0x78>
 800557e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005580:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005582:	602f      	str	r7, [r5, #0]
 8005584:	b1b9      	cbz	r1, 80055b6 <__sflush_r+0xae>
 8005586:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800558a:	4299      	cmp	r1, r3
 800558c:	d002      	beq.n	8005594 <__sflush_r+0x8c>
 800558e:	4628      	mov	r0, r5
 8005590:	f7ff fbf4 	bl	8004d7c <_free_r>
 8005594:	2300      	movs	r3, #0
 8005596:	6363      	str	r3, [r4, #52]	@ 0x34
 8005598:	e00d      	b.n	80055b6 <__sflush_r+0xae>
 800559a:	2301      	movs	r3, #1
 800559c:	4628      	mov	r0, r5
 800559e:	47b0      	blx	r6
 80055a0:	4602      	mov	r2, r0
 80055a2:	1c50      	adds	r0, r2, #1
 80055a4:	d1c9      	bne.n	800553a <__sflush_r+0x32>
 80055a6:	682b      	ldr	r3, [r5, #0]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d0c6      	beq.n	800553a <__sflush_r+0x32>
 80055ac:	2b1d      	cmp	r3, #29
 80055ae:	d001      	beq.n	80055b4 <__sflush_r+0xac>
 80055b0:	2b16      	cmp	r3, #22
 80055b2:	d11e      	bne.n	80055f2 <__sflush_r+0xea>
 80055b4:	602f      	str	r7, [r5, #0]
 80055b6:	2000      	movs	r0, #0
 80055b8:	e022      	b.n	8005600 <__sflush_r+0xf8>
 80055ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055be:	b21b      	sxth	r3, r3
 80055c0:	e01b      	b.n	80055fa <__sflush_r+0xf2>
 80055c2:	690f      	ldr	r7, [r1, #16]
 80055c4:	2f00      	cmp	r7, #0
 80055c6:	d0f6      	beq.n	80055b6 <__sflush_r+0xae>
 80055c8:	0793      	lsls	r3, r2, #30
 80055ca:	680e      	ldr	r6, [r1, #0]
 80055cc:	bf08      	it	eq
 80055ce:	694b      	ldreq	r3, [r1, #20]
 80055d0:	600f      	str	r7, [r1, #0]
 80055d2:	bf18      	it	ne
 80055d4:	2300      	movne	r3, #0
 80055d6:	eba6 0807 	sub.w	r8, r6, r7
 80055da:	608b      	str	r3, [r1, #8]
 80055dc:	f1b8 0f00 	cmp.w	r8, #0
 80055e0:	dde9      	ble.n	80055b6 <__sflush_r+0xae>
 80055e2:	6a21      	ldr	r1, [r4, #32]
 80055e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80055e6:	4643      	mov	r3, r8
 80055e8:	463a      	mov	r2, r7
 80055ea:	4628      	mov	r0, r5
 80055ec:	47b0      	blx	r6
 80055ee:	2800      	cmp	r0, #0
 80055f0:	dc08      	bgt.n	8005604 <__sflush_r+0xfc>
 80055f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055fa:	81a3      	strh	r3, [r4, #12]
 80055fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005604:	4407      	add	r7, r0
 8005606:	eba8 0800 	sub.w	r8, r8, r0
 800560a:	e7e7      	b.n	80055dc <__sflush_r+0xd4>
 800560c:	20400001 	.word	0x20400001

08005610 <_fflush_r>:
 8005610:	b538      	push	{r3, r4, r5, lr}
 8005612:	690b      	ldr	r3, [r1, #16]
 8005614:	4605      	mov	r5, r0
 8005616:	460c      	mov	r4, r1
 8005618:	b913      	cbnz	r3, 8005620 <_fflush_r+0x10>
 800561a:	2500      	movs	r5, #0
 800561c:	4628      	mov	r0, r5
 800561e:	bd38      	pop	{r3, r4, r5, pc}
 8005620:	b118      	cbz	r0, 800562a <_fflush_r+0x1a>
 8005622:	6a03      	ldr	r3, [r0, #32]
 8005624:	b90b      	cbnz	r3, 800562a <_fflush_r+0x1a>
 8005626:	f7ff faa1 	bl	8004b6c <__sinit>
 800562a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d0f3      	beq.n	800561a <_fflush_r+0xa>
 8005632:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005634:	07d0      	lsls	r0, r2, #31
 8005636:	d404      	bmi.n	8005642 <_fflush_r+0x32>
 8005638:	0599      	lsls	r1, r3, #22
 800563a:	d402      	bmi.n	8005642 <_fflush_r+0x32>
 800563c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800563e:	f7ff fb9a 	bl	8004d76 <__retarget_lock_acquire_recursive>
 8005642:	4628      	mov	r0, r5
 8005644:	4621      	mov	r1, r4
 8005646:	f7ff ff5f 	bl	8005508 <__sflush_r>
 800564a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800564c:	07da      	lsls	r2, r3, #31
 800564e:	4605      	mov	r5, r0
 8005650:	d4e4      	bmi.n	800561c <_fflush_r+0xc>
 8005652:	89a3      	ldrh	r3, [r4, #12]
 8005654:	059b      	lsls	r3, r3, #22
 8005656:	d4e1      	bmi.n	800561c <_fflush_r+0xc>
 8005658:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800565a:	f7ff fb8d 	bl	8004d78 <__retarget_lock_release_recursive>
 800565e:	e7dd      	b.n	800561c <_fflush_r+0xc>

08005660 <__swbuf_r>:
 8005660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005662:	460e      	mov	r6, r1
 8005664:	4614      	mov	r4, r2
 8005666:	4605      	mov	r5, r0
 8005668:	b118      	cbz	r0, 8005672 <__swbuf_r+0x12>
 800566a:	6a03      	ldr	r3, [r0, #32]
 800566c:	b90b      	cbnz	r3, 8005672 <__swbuf_r+0x12>
 800566e:	f7ff fa7d 	bl	8004b6c <__sinit>
 8005672:	69a3      	ldr	r3, [r4, #24]
 8005674:	60a3      	str	r3, [r4, #8]
 8005676:	89a3      	ldrh	r3, [r4, #12]
 8005678:	071a      	lsls	r2, r3, #28
 800567a:	d501      	bpl.n	8005680 <__swbuf_r+0x20>
 800567c:	6923      	ldr	r3, [r4, #16]
 800567e:	b943      	cbnz	r3, 8005692 <__swbuf_r+0x32>
 8005680:	4621      	mov	r1, r4
 8005682:	4628      	mov	r0, r5
 8005684:	f000 f82a 	bl	80056dc <__swsetup_r>
 8005688:	b118      	cbz	r0, 8005692 <__swbuf_r+0x32>
 800568a:	f04f 37ff 	mov.w	r7, #4294967295
 800568e:	4638      	mov	r0, r7
 8005690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005692:	6823      	ldr	r3, [r4, #0]
 8005694:	6922      	ldr	r2, [r4, #16]
 8005696:	1a98      	subs	r0, r3, r2
 8005698:	6963      	ldr	r3, [r4, #20]
 800569a:	b2f6      	uxtb	r6, r6
 800569c:	4283      	cmp	r3, r0
 800569e:	4637      	mov	r7, r6
 80056a0:	dc05      	bgt.n	80056ae <__swbuf_r+0x4e>
 80056a2:	4621      	mov	r1, r4
 80056a4:	4628      	mov	r0, r5
 80056a6:	f7ff ffb3 	bl	8005610 <_fflush_r>
 80056aa:	2800      	cmp	r0, #0
 80056ac:	d1ed      	bne.n	800568a <__swbuf_r+0x2a>
 80056ae:	68a3      	ldr	r3, [r4, #8]
 80056b0:	3b01      	subs	r3, #1
 80056b2:	60a3      	str	r3, [r4, #8]
 80056b4:	6823      	ldr	r3, [r4, #0]
 80056b6:	1c5a      	adds	r2, r3, #1
 80056b8:	6022      	str	r2, [r4, #0]
 80056ba:	701e      	strb	r6, [r3, #0]
 80056bc:	6962      	ldr	r2, [r4, #20]
 80056be:	1c43      	adds	r3, r0, #1
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d004      	beq.n	80056ce <__swbuf_r+0x6e>
 80056c4:	89a3      	ldrh	r3, [r4, #12]
 80056c6:	07db      	lsls	r3, r3, #31
 80056c8:	d5e1      	bpl.n	800568e <__swbuf_r+0x2e>
 80056ca:	2e0a      	cmp	r6, #10
 80056cc:	d1df      	bne.n	800568e <__swbuf_r+0x2e>
 80056ce:	4621      	mov	r1, r4
 80056d0:	4628      	mov	r0, r5
 80056d2:	f7ff ff9d 	bl	8005610 <_fflush_r>
 80056d6:	2800      	cmp	r0, #0
 80056d8:	d0d9      	beq.n	800568e <__swbuf_r+0x2e>
 80056da:	e7d6      	b.n	800568a <__swbuf_r+0x2a>

080056dc <__swsetup_r>:
 80056dc:	b538      	push	{r3, r4, r5, lr}
 80056de:	4b29      	ldr	r3, [pc, #164]	@ (8005784 <__swsetup_r+0xa8>)
 80056e0:	4605      	mov	r5, r0
 80056e2:	6818      	ldr	r0, [r3, #0]
 80056e4:	460c      	mov	r4, r1
 80056e6:	b118      	cbz	r0, 80056f0 <__swsetup_r+0x14>
 80056e8:	6a03      	ldr	r3, [r0, #32]
 80056ea:	b90b      	cbnz	r3, 80056f0 <__swsetup_r+0x14>
 80056ec:	f7ff fa3e 	bl	8004b6c <__sinit>
 80056f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056f4:	0719      	lsls	r1, r3, #28
 80056f6:	d422      	bmi.n	800573e <__swsetup_r+0x62>
 80056f8:	06da      	lsls	r2, r3, #27
 80056fa:	d407      	bmi.n	800570c <__swsetup_r+0x30>
 80056fc:	2209      	movs	r2, #9
 80056fe:	602a      	str	r2, [r5, #0]
 8005700:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005704:	81a3      	strh	r3, [r4, #12]
 8005706:	f04f 30ff 	mov.w	r0, #4294967295
 800570a:	e033      	b.n	8005774 <__swsetup_r+0x98>
 800570c:	0758      	lsls	r0, r3, #29
 800570e:	d512      	bpl.n	8005736 <__swsetup_r+0x5a>
 8005710:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005712:	b141      	cbz	r1, 8005726 <__swsetup_r+0x4a>
 8005714:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005718:	4299      	cmp	r1, r3
 800571a:	d002      	beq.n	8005722 <__swsetup_r+0x46>
 800571c:	4628      	mov	r0, r5
 800571e:	f7ff fb2d 	bl	8004d7c <_free_r>
 8005722:	2300      	movs	r3, #0
 8005724:	6363      	str	r3, [r4, #52]	@ 0x34
 8005726:	89a3      	ldrh	r3, [r4, #12]
 8005728:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800572c:	81a3      	strh	r3, [r4, #12]
 800572e:	2300      	movs	r3, #0
 8005730:	6063      	str	r3, [r4, #4]
 8005732:	6923      	ldr	r3, [r4, #16]
 8005734:	6023      	str	r3, [r4, #0]
 8005736:	89a3      	ldrh	r3, [r4, #12]
 8005738:	f043 0308 	orr.w	r3, r3, #8
 800573c:	81a3      	strh	r3, [r4, #12]
 800573e:	6923      	ldr	r3, [r4, #16]
 8005740:	b94b      	cbnz	r3, 8005756 <__swsetup_r+0x7a>
 8005742:	89a3      	ldrh	r3, [r4, #12]
 8005744:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005748:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800574c:	d003      	beq.n	8005756 <__swsetup_r+0x7a>
 800574e:	4621      	mov	r1, r4
 8005750:	4628      	mov	r0, r5
 8005752:	f000 f84f 	bl	80057f4 <__smakebuf_r>
 8005756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800575a:	f013 0201 	ands.w	r2, r3, #1
 800575e:	d00a      	beq.n	8005776 <__swsetup_r+0x9a>
 8005760:	2200      	movs	r2, #0
 8005762:	60a2      	str	r2, [r4, #8]
 8005764:	6962      	ldr	r2, [r4, #20]
 8005766:	4252      	negs	r2, r2
 8005768:	61a2      	str	r2, [r4, #24]
 800576a:	6922      	ldr	r2, [r4, #16]
 800576c:	b942      	cbnz	r2, 8005780 <__swsetup_r+0xa4>
 800576e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005772:	d1c5      	bne.n	8005700 <__swsetup_r+0x24>
 8005774:	bd38      	pop	{r3, r4, r5, pc}
 8005776:	0799      	lsls	r1, r3, #30
 8005778:	bf58      	it	pl
 800577a:	6962      	ldrpl	r2, [r4, #20]
 800577c:	60a2      	str	r2, [r4, #8]
 800577e:	e7f4      	b.n	800576a <__swsetup_r+0x8e>
 8005780:	2000      	movs	r0, #0
 8005782:	e7f7      	b.n	8005774 <__swsetup_r+0x98>
 8005784:	20000018 	.word	0x20000018

08005788 <_sbrk_r>:
 8005788:	b538      	push	{r3, r4, r5, lr}
 800578a:	4d06      	ldr	r5, [pc, #24]	@ (80057a4 <_sbrk_r+0x1c>)
 800578c:	2300      	movs	r3, #0
 800578e:	4604      	mov	r4, r0
 8005790:	4608      	mov	r0, r1
 8005792:	602b      	str	r3, [r5, #0]
 8005794:	f7fb fba8 	bl	8000ee8 <_sbrk>
 8005798:	1c43      	adds	r3, r0, #1
 800579a:	d102      	bne.n	80057a2 <_sbrk_r+0x1a>
 800579c:	682b      	ldr	r3, [r5, #0]
 800579e:	b103      	cbz	r3, 80057a2 <_sbrk_r+0x1a>
 80057a0:	6023      	str	r3, [r4, #0]
 80057a2:	bd38      	pop	{r3, r4, r5, pc}
 80057a4:	20000768 	.word	0x20000768

080057a8 <__swhatbuf_r>:
 80057a8:	b570      	push	{r4, r5, r6, lr}
 80057aa:	460c      	mov	r4, r1
 80057ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057b0:	2900      	cmp	r1, #0
 80057b2:	b096      	sub	sp, #88	@ 0x58
 80057b4:	4615      	mov	r5, r2
 80057b6:	461e      	mov	r6, r3
 80057b8:	da0d      	bge.n	80057d6 <__swhatbuf_r+0x2e>
 80057ba:	89a3      	ldrh	r3, [r4, #12]
 80057bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80057c0:	f04f 0100 	mov.w	r1, #0
 80057c4:	bf14      	ite	ne
 80057c6:	2340      	movne	r3, #64	@ 0x40
 80057c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80057cc:	2000      	movs	r0, #0
 80057ce:	6031      	str	r1, [r6, #0]
 80057d0:	602b      	str	r3, [r5, #0]
 80057d2:	b016      	add	sp, #88	@ 0x58
 80057d4:	bd70      	pop	{r4, r5, r6, pc}
 80057d6:	466a      	mov	r2, sp
 80057d8:	f000 f848 	bl	800586c <_fstat_r>
 80057dc:	2800      	cmp	r0, #0
 80057de:	dbec      	blt.n	80057ba <__swhatbuf_r+0x12>
 80057e0:	9901      	ldr	r1, [sp, #4]
 80057e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80057e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80057ea:	4259      	negs	r1, r3
 80057ec:	4159      	adcs	r1, r3
 80057ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80057f2:	e7eb      	b.n	80057cc <__swhatbuf_r+0x24>

080057f4 <__smakebuf_r>:
 80057f4:	898b      	ldrh	r3, [r1, #12]
 80057f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057f8:	079d      	lsls	r5, r3, #30
 80057fa:	4606      	mov	r6, r0
 80057fc:	460c      	mov	r4, r1
 80057fe:	d507      	bpl.n	8005810 <__smakebuf_r+0x1c>
 8005800:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005804:	6023      	str	r3, [r4, #0]
 8005806:	6123      	str	r3, [r4, #16]
 8005808:	2301      	movs	r3, #1
 800580a:	6163      	str	r3, [r4, #20]
 800580c:	b003      	add	sp, #12
 800580e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005810:	ab01      	add	r3, sp, #4
 8005812:	466a      	mov	r2, sp
 8005814:	f7ff ffc8 	bl	80057a8 <__swhatbuf_r>
 8005818:	9f00      	ldr	r7, [sp, #0]
 800581a:	4605      	mov	r5, r0
 800581c:	4639      	mov	r1, r7
 800581e:	4630      	mov	r0, r6
 8005820:	f7ff fb18 	bl	8004e54 <_malloc_r>
 8005824:	b948      	cbnz	r0, 800583a <__smakebuf_r+0x46>
 8005826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800582a:	059a      	lsls	r2, r3, #22
 800582c:	d4ee      	bmi.n	800580c <__smakebuf_r+0x18>
 800582e:	f023 0303 	bic.w	r3, r3, #3
 8005832:	f043 0302 	orr.w	r3, r3, #2
 8005836:	81a3      	strh	r3, [r4, #12]
 8005838:	e7e2      	b.n	8005800 <__smakebuf_r+0xc>
 800583a:	89a3      	ldrh	r3, [r4, #12]
 800583c:	6020      	str	r0, [r4, #0]
 800583e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005842:	81a3      	strh	r3, [r4, #12]
 8005844:	9b01      	ldr	r3, [sp, #4]
 8005846:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800584a:	b15b      	cbz	r3, 8005864 <__smakebuf_r+0x70>
 800584c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005850:	4630      	mov	r0, r6
 8005852:	f000 f81d 	bl	8005890 <_isatty_r>
 8005856:	b128      	cbz	r0, 8005864 <__smakebuf_r+0x70>
 8005858:	89a3      	ldrh	r3, [r4, #12]
 800585a:	f023 0303 	bic.w	r3, r3, #3
 800585e:	f043 0301 	orr.w	r3, r3, #1
 8005862:	81a3      	strh	r3, [r4, #12]
 8005864:	89a3      	ldrh	r3, [r4, #12]
 8005866:	431d      	orrs	r5, r3
 8005868:	81a5      	strh	r5, [r4, #12]
 800586a:	e7cf      	b.n	800580c <__smakebuf_r+0x18>

0800586c <_fstat_r>:
 800586c:	b538      	push	{r3, r4, r5, lr}
 800586e:	4d07      	ldr	r5, [pc, #28]	@ (800588c <_fstat_r+0x20>)
 8005870:	2300      	movs	r3, #0
 8005872:	4604      	mov	r4, r0
 8005874:	4608      	mov	r0, r1
 8005876:	4611      	mov	r1, r2
 8005878:	602b      	str	r3, [r5, #0]
 800587a:	f7fb fb0c 	bl	8000e96 <_fstat>
 800587e:	1c43      	adds	r3, r0, #1
 8005880:	d102      	bne.n	8005888 <_fstat_r+0x1c>
 8005882:	682b      	ldr	r3, [r5, #0]
 8005884:	b103      	cbz	r3, 8005888 <_fstat_r+0x1c>
 8005886:	6023      	str	r3, [r4, #0]
 8005888:	bd38      	pop	{r3, r4, r5, pc}
 800588a:	bf00      	nop
 800588c:	20000768 	.word	0x20000768

08005890 <_isatty_r>:
 8005890:	b538      	push	{r3, r4, r5, lr}
 8005892:	4d06      	ldr	r5, [pc, #24]	@ (80058ac <_isatty_r+0x1c>)
 8005894:	2300      	movs	r3, #0
 8005896:	4604      	mov	r4, r0
 8005898:	4608      	mov	r0, r1
 800589a:	602b      	str	r3, [r5, #0]
 800589c:	f7fb fb0b 	bl	8000eb6 <_isatty>
 80058a0:	1c43      	adds	r3, r0, #1
 80058a2:	d102      	bne.n	80058aa <_isatty_r+0x1a>
 80058a4:	682b      	ldr	r3, [r5, #0]
 80058a6:	b103      	cbz	r3, 80058aa <_isatty_r+0x1a>
 80058a8:	6023      	str	r3, [r4, #0]
 80058aa:	bd38      	pop	{r3, r4, r5, pc}
 80058ac:	20000768 	.word	0x20000768

080058b0 <_init>:
 80058b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058b2:	bf00      	nop
 80058b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058b6:	bc08      	pop	{r3}
 80058b8:	469e      	mov	lr, r3
 80058ba:	4770      	bx	lr

080058bc <_fini>:
 80058bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058be:	bf00      	nop
 80058c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058c2:	bc08      	pop	{r3}
 80058c4:	469e      	mov	lr, r3
 80058c6:	4770      	bx	lr
