
bin/BareMetal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000c88  00000000  00000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  20000000  20000000  00001c88  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  20000000  00000c88  00000000  2**0
                  ALLOC
  3 Heap          00002e00  20000000  00000c88  00002000  2**0
                  ALLOC
  4 Stack         00000200  20002e00  00000c88  00001e00  2**0
                  ALLOC
  5 .debug_info   0000173c  00000000  00000000  00001c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_abbrev 0000071a  00000000  00000000  000033c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_aranges 000000c0  00000000  00000000  00003ade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_line   00000d06  00000000  00000000  00003b9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_str    00000c70  00000000  00000000  000048a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .comment      00000044  00000000  00000000  00005514  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 0000002c  00000000  00000000  00005558  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00000544  00000000  00000000  00005584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000c9  00000000  00000000  00005ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00000000 <vector>:
   0:	00 40 00 20 67 0a 00 00 fd 0a 00 00 05 0b 00 00     .@. g...........
	...
  2c:	fd 0a 00 00 00 00 00 00 00 00 00 00 fd 0a 00 00     ................
  3c:	fd 0a 00 00 fd 0a 00 00 fd 0a 00 00 fd 0a 00 00     ................
  4c:	fd 0a 00 00 fd 0a 00 00 fd 0a 00 00 fd 0a 00 00     ................
  5c:	fd 0a 00 00 fd 0a 00 00 fd 0a 00 00 fd 0a 00 00     ................
  6c:	fd 0a 00 00 fd 0a 00 00 fd 0a 00 00 fd 0a 00 00     ................
  7c:	fd 0a 00 00 fd 0a 00 00 fd 0a 00 00 fd 0a 00 00     ................
  8c:	2d 01 00 00 fd 0a 00 00 fd 0a 00 00 fd 0a 00 00     -...............
  9c:	fd 0a 00 00 fd 0a 00 00 fd 0a 00 00 fd 0a 00 00     ................
  ac:	fd 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
  bc:	00 00 00 00                                         ....

000000c0 <main>:
    .driveMode = 0x06UL,
    .intEdge = 0x00UL,
};

int main()
{  
  c0:	b580      	push	{r7, lr}
  c2:	af00      	add	r7, sp, #0
    /* HF CLOCK divider init*/
    Cy_SysClk_ClkHfSetDivider(0u); //0 - No Divider, 1 - DIV by 2, 2 = DIV by 4, 3 = DIV by 8
  c4:	2000      	movs	r0, #0
  c6:	f000 fa57 	bl	578 <Cy_SysClk_ClkHfSetDivider>

    GPIO_Pin_Init(1, 6u, &LED8_P1_6_config, HSIOM_SEL_GPIO);
  ca:	4a14      	ldr	r2, [pc, #80]	@ (11c <main+0x5c>)
  cc:	2300      	movs	r3, #0
  ce:	2106      	movs	r1, #6
  d0:	2001      	movs	r0, #1
  d2:	f000 f971 	bl	3b8 <GPIO_Pin_Init>

    /*GPIO pin init*/
    *((uint32_t *)0x40040100) = (1 << 4); // Set default output value of P1.4 to 1 in GPIO_PRT1_DR
  d6:	4b12      	ldr	r3, [pc, #72]	@ (120 <main+0x60>)
  d8:	2210      	movs	r2, #16
  da:	601a      	str	r2, [r3, #0]
    *((uint32_t *)0x40040108) = (6 << 12); // Set drive mode of P1.4 to Digital OP Push Pull in GPIO_PRT1_PC
  dc:	4b11      	ldr	r3, [pc, #68]	@ (124 <main+0x64>)
  de:	22c0      	movs	r2, #192	@ 0xc0
  e0:	01d2      	lsls	r2, r2, #7
  e2:	601a      	str	r2, [r3, #0]
    /* Peripheral clock initializatio*/
    init_peri_Clock_Config();
  e4:	f000 f834 	bl	150 <init_peri_Clock_Config>

    NVIC_SetPriority(19u, 1u);
  e8:	2101      	movs	r1, #1
  ea:	2013      	movs	r0, #19
  ec:	f000 fc40 	bl	970 <NVIC_SetPriority>
    NVIC_ClearPendingIRQ(19u);
  f0:	2013      	movs	r0, #19
  f2:	f000 fc6d 	bl	9d0 <NVIC_ClearPendingIRQ>
    NVIC_EnableIRQ(19u);
  f6:	2013      	movs	r0, #19
  f8:	f000 fc80 	bl	9fc <NVIC_EnableIRQ>
	// *((uint32_t *)0xE000E410) = (1 << 30); //Timer 2 IRQn=19 Priority  1 set
	// *((uint32_t *)0xE000E280) = 0xFFFFFFFF; //NVIC Clear Pending IRQs
	// *((uint32_t *)0xE000E100) = (1 << 19); //NVIC_EnableIRQ 19 


	TCPWM_Init(2, (TCPWM_Config_t *)&tcpwm2_config);
  fc:	4b0a      	ldr	r3, [pc, #40]	@ (128 <main+0x68>)
  fe:	0019      	movs	r1, r3
 100:	2002      	movs	r0, #2
 102:	f000 fafb 	bl	6fc <TCPWM_Init>
    TCPWM_Start(2);
 106:	2002      	movs	r0, #2
 108:	f000 fb92 	bl	830 <TCPWM_Start>
    // *((uint32_t *)0x40200000) |= (1<< 2); //Enable Timer 2  in TCPWM_CTRL Register

    // *((uint32_t *)0x40200008) = (1 << 26); //Triger start Timer 2  in TCPWM_CTRL Register
    /* Enable Interrupts at CPU level */
    // enable_irq();
    IRQ_EnableGlobal();
 10c:	f000 fc24 	bl	958 <IRQ_EnableGlobal>
    GPIO_Set(0, 6u);
 110:	2106      	movs	r1, #6
 112:	2000      	movs	r0, #0
 114:	f000 f83c 	bl	190 <GPIO_Set>
     for(;;)
 118:	46c0      	nop			@ (mov r8, r8)
 11a:	e7fd      	b.n	118 <main+0x58>
 11c:	00000c7c 	.word	0x00000c7c
 120:	40040100 	.word	0x40040100
 124:	40040108 	.word	0x40040108
 128:	00000c6c 	.word	0x00000c6c

0000012c <tcpwm_interrupts_2_IRQHandler>:
}


/*Timer 2 interrupt*/
void tcpwm_interrupts_2_IRQHandler(void)
{
 12c:	b580      	push	{r7, lr}
 12e:	af00      	add	r7, sp, #0
    TCPWM_ClearInterrupt(2, 1);
 130:	2101      	movs	r1, #1
 132:	2002      	movs	r0, #2
 134:	f000 fbee 	bl	914 <TCPWM_ClearInterrupt>
    // /* Clear the terminal count interrupt */
    // *((uint32_t *)0x402001B0) |= (1<<0); //clear interrupt  interrupt in TCPWM_CNT2_INTR
    /* Toggle the LED */
    *((uint32_t *)0x40040148) |= (1<<4); //Toggle the LED on P1.4 by inverting in GPIO_PRT1_DR_INV Register 
 138:	4b04      	ldr	r3, [pc, #16]	@ (14c <tcpwm_interrupts_2_IRQHandler+0x20>)
 13a:	681a      	ldr	r2, [r3, #0]
 13c:	4b03      	ldr	r3, [pc, #12]	@ (14c <tcpwm_interrupts_2_IRQHandler+0x20>)
 13e:	2110      	movs	r1, #16
 140:	430a      	orrs	r2, r1
 142:	601a      	str	r2, [r3, #0]
}
 144:	46c0      	nop			@ (mov r8, r8)
 146:	46bd      	mov	sp, r7
 148:	bd80      	pop	{r7, pc}
 14a:	46c0      	nop			@ (mov r8, r8)
 14c:	40040148 	.word	0x40040148

00000150 <init_peri_Clock_Config>:
/*Peripheral clock initilizations*/
void init_peri_Clock_Config()
{
 150:	b580      	push	{r7, lr}
 152:	af00      	add	r7, sp, #0
    //TIMER 2 TIMER- CLOCK
    *((uint32_t *)0x40010000) = (1<<30); // Disable the Divider using PERI_DIV_CMD 
 154:	4b09      	ldr	r3, [pc, #36]	@ (17c <init_peri_Clock_Config+0x2c>)
 156:	2280      	movs	r2, #128	@ 0x80
 158:	05d2      	lsls	r2, r2, #23
 15a:	601a      	str	r2, [r3, #0]

    *((uint32_t *)0x4001030C) = (24000 - 1) << 8 ; //Set the divider value in PERI_DIV_16_CTL3, We are configuring Divider 3 
 15c:	4b08      	ldr	r3, [pc, #32]	@ (180 <init_peri_Clock_Config+0x30>)
 15e:	4a09      	ldr	r2, [pc, #36]	@ (184 <init_peri_Clock_Config+0x34>)
 160:	601a      	str	r2, [r3, #0]

    *((uint32_t *)0x40010000) |= (1<<31) |(3<<14) |(63<<8) |(1<<6) | (3 << 0); //PERI_DIV_CMD 
 162:	4b06      	ldr	r3, [pc, #24]	@ (17c <init_peri_Clock_Config+0x2c>)
 164:	681a      	ldr	r2, [r3, #0]
 166:	4b05      	ldr	r3, [pc, #20]	@ (17c <init_peri_Clock_Config+0x2c>)
 168:	4907      	ldr	r1, [pc, #28]	@ (188 <init_peri_Clock_Config+0x38>)
 16a:	430a      	orrs	r2, r1
 16c:	601a      	str	r2, [r3, #0]
    //Enable the divder 31:bit, Keep 3 at 15:14 and 63 13:8 this selects the HFCLK as reference , Select 16 bit divider 7:6, and Select the divider no 3 using 5:0;

    *((uint32_t *)0x40010120) = (1<<6)|(3<<0); // Specify Divider type 7:6 and Selected Divider 3:0 in register PERI_PCLK_CTL8 TCPWM2 is PERIPHERAL 8
 16e:	4b07      	ldr	r3, [pc, #28]	@ (18c <init_peri_Clock_Config+0x3c>)
 170:	2243      	movs	r2, #67	@ 0x43
 172:	601a      	str	r2, [r3, #0]

 174:	46c0      	nop			@ (mov r8, r8)
 176:	46bd      	mov	sp, r7
 178:	bd80      	pop	{r7, pc}
 17a:	46c0      	nop			@ (mov r8, r8)
 17c:	40010000 	.word	0x40010000
 180:	4001030c 	.word	0x4001030c
 184:	005dbf00 	.word	0x005dbf00
 188:	8000ff43 	.word	0x8000ff43
 18c:	40010120 	.word	0x40010120

00000190 <GPIO_Set>:
#include <stdint.h>
#include "gpio.h"

void GPIO_Set(uint8_t portNum, uint32_t pinNum)
{
 190:	b580      	push	{r7, lr}
 192:	b084      	sub	sp, #16
 194:	af00      	add	r7, sp, #0
 196:	0002      	movs	r2, r0
 198:	6039      	str	r1, [r7, #0]
 19a:	1dfb      	adds	r3, r7, #7
 19c:	701a      	strb	r2, [r3, #0]
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 19e:	1dfb      	adds	r3, r7, #7
 1a0:	781b      	ldrb	r3, [r3, #0]
 1a2:	4a07      	ldr	r2, [pc, #28]	@ (1c0 <GPIO_Set+0x30>)
 1a4:	4694      	mov	ip, r2
 1a6:	4463      	add	r3, ip
 1a8:	021b      	lsls	r3, r3, #8
 1aa:	60fb      	str	r3, [r7, #12]
    GPIO_PRT_OUT_SET(base) = GPIO_DR_MASK << pinNum;
 1ac:	2201      	movs	r2, #1
 1ae:	683b      	ldr	r3, [r7, #0]
 1b0:	409a      	lsls	r2, r3
 1b2:	68fb      	ldr	r3, [r7, #12]
 1b4:	641a      	str	r2, [r3, #64]	@ 0x40
}
 1b6:	46c0      	nop			@ (mov r8, r8)
 1b8:	46bd      	mov	sp, r7
 1ba:	b004      	add	sp, #16
 1bc:	bd80      	pop	{r7, pc}
 1be:	46c0      	nop			@ (mov r8, r8)
 1c0:	00400400 	.word	0x00400400

000001c4 <GPIO_Clr>:

void GPIO_Clr(uint8_t portNum, uint32_t pinNum)
{
 1c4:	b580      	push	{r7, lr}
 1c6:	b084      	sub	sp, #16
 1c8:	af00      	add	r7, sp, #0
 1ca:	0002      	movs	r2, r0
 1cc:	6039      	str	r1, [r7, #0]
 1ce:	1dfb      	adds	r3, r7, #7
 1d0:	701a      	strb	r2, [r3, #0]
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 1d2:	1dfb      	adds	r3, r7, #7
 1d4:	781b      	ldrb	r3, [r3, #0]
 1d6:	4a07      	ldr	r2, [pc, #28]	@ (1f4 <GPIO_Clr+0x30>)
 1d8:	4694      	mov	ip, r2
 1da:	4463      	add	r3, ip
 1dc:	021b      	lsls	r3, r3, #8
 1de:	60fb      	str	r3, [r7, #12]
    GPIO_PRT_OUT_CLR(base) = GPIO_DR_MASK << pinNum;
 1e0:	2201      	movs	r2, #1
 1e2:	683b      	ldr	r3, [r7, #0]
 1e4:	409a      	lsls	r2, r3
 1e6:	68fb      	ldr	r3, [r7, #12]
 1e8:	645a      	str	r2, [r3, #68]	@ 0x44
}
 1ea:	46c0      	nop			@ (mov r8, r8)
 1ec:	46bd      	mov	sp, r7
 1ee:	b004      	add	sp, #16
 1f0:	bd80      	pop	{r7, pc}
 1f2:	46c0      	nop			@ (mov r8, r8)
 1f4:	00400400 	.word	0x00400400

000001f8 <GPIO_Inv>:

void GPIO_Inv(uint8_t portNum, uint32_t pinNum)
{
 1f8:	b580      	push	{r7, lr}
 1fa:	b084      	sub	sp, #16
 1fc:	af00      	add	r7, sp, #0
 1fe:	0002      	movs	r2, r0
 200:	6039      	str	r1, [r7, #0]
 202:	1dfb      	adds	r3, r7, #7
 204:	701a      	strb	r2, [r3, #0]
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 206:	1dfb      	adds	r3, r7, #7
 208:	781b      	ldrb	r3, [r3, #0]
 20a:	4a07      	ldr	r2, [pc, #28]	@ (228 <__HEAP_SIZE+0x28>)
 20c:	4694      	mov	ip, r2
 20e:	4463      	add	r3, ip
 210:	021b      	lsls	r3, r3, #8
 212:	60fb      	str	r3, [r7, #12]
    GPIO_PRT_OUT_INV(base) = GPIO_DR_MASK << pinNum;
 214:	2201      	movs	r2, #1
 216:	683b      	ldr	r3, [r7, #0]
 218:	409a      	lsls	r2, r3
 21a:	68fb      	ldr	r3, [r7, #12]
 21c:	649a      	str	r2, [r3, #72]	@ 0x48
}
 21e:	46c0      	nop			@ (mov r8, r8)
 220:	46bd      	mov	sp, r7
 222:	b004      	add	sp, #16
 224:	bd80      	pop	{r7, pc}
 226:	46c0      	nop			@ (mov r8, r8)
 228:	00400400 	.word	0x00400400

0000022c <GPIO_Read>:

uint32_t GPIO_Read(uint8_t portNum, uint32_t pinNum)
{
 22c:	b580      	push	{r7, lr}
 22e:	b084      	sub	sp, #16
 230:	af00      	add	r7, sp, #0
 232:	0002      	movs	r2, r0
 234:	6039      	str	r1, [r7, #0]
 236:	1dfb      	adds	r3, r7, #7
 238:	701a      	strb	r2, [r3, #0]
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 23a:	1dfb      	adds	r3, r7, #7
 23c:	781b      	ldrb	r3, [r3, #0]
 23e:	4a08      	ldr	r2, [pc, #32]	@ (260 <GPIO_Read+0x34>)
 240:	4694      	mov	ip, r2
 242:	4463      	add	r3, ip
 244:	021b      	lsls	r3, r3, #8
 246:	60fb      	str	r3, [r7, #12]
    return (GPIO_PRT_IN(base) >> (pinNum)) & GPIO_PS_MASK;
 248:	68fb      	ldr	r3, [r7, #12]
 24a:	685a      	ldr	r2, [r3, #4]
 24c:	683b      	ldr	r3, [r7, #0]
 24e:	40da      	lsrs	r2, r3
 250:	0013      	movs	r3, r2
 252:	2201      	movs	r2, #1
 254:	4013      	ands	r3, r2
}
 256:	0018      	movs	r0, r3
 258:	46bd      	mov	sp, r7
 25a:	b004      	add	sp, #16
 25c:	bd80      	pop	{r7, pc}
 25e:	46c0      	nop			@ (mov r8, r8)
 260:	00400400 	.word	0x00400400

00000264 <GPIO_SetDrivemode>:

void GPIO_SetDrivemode(uint8_t portNum, uint32_t pinNum, uint32_t value)
{
 264:	b580      	push	{r7, lr}
 266:	b088      	sub	sp, #32
 268:	af00      	add	r7, sp, #0
 26a:	60b9      	str	r1, [r7, #8]
 26c:	607a      	str	r2, [r7, #4]
 26e:	210f      	movs	r1, #15
 270:	187b      	adds	r3, r7, r1
 272:	1c02      	adds	r2, r0, #0
 274:	701a      	strb	r2, [r3, #0]
    uint32_t tempReg;
    uint32_t pinLoc;

    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 276:	187b      	adds	r3, r7, r1
 278:	781b      	ldrb	r3, [r3, #0]
 27a:	4a19      	ldr	r2, [pc, #100]	@ (2e0 <GPIO_SetDrivemode+0x7c>)
 27c:	4694      	mov	ip, r2
 27e:	4463      	add	r3, ip
 280:	021b      	lsls	r3, r3, #8
 282:	61fb      	str	r3, [r7, #28]

    pinLoc = pinNum * GPIO_DRIVE_MODE_OFFSET;
 284:	68ba      	ldr	r2, [r7, #8]
 286:	0013      	movs	r3, r2
 288:	005b      	lsls	r3, r3, #1
 28a:	189b      	adds	r3, r3, r2
 28c:	61bb      	str	r3, [r7, #24]
    tempReg = ((((GPIO_PRT_Type*)(base))->PC) & ~(GPIO_PC_DM_MASK << pinLoc));
 28e:	69fb      	ldr	r3, [r7, #28]
 290:	689b      	ldr	r3, [r3, #8]
 292:	2107      	movs	r1, #7
 294:	69ba      	ldr	r2, [r7, #24]
 296:	4091      	lsls	r1, r2
 298:	000a      	movs	r2, r1
 29a:	43d2      	mvns	r2, r2
 29c:	4013      	ands	r3, r2
 29e:	617b      	str	r3, [r7, #20]
    (((GPIO_PRT_Type*)(base))->PC) = tempReg | ((value & GPIO_PC_DM_MASK) << pinLoc);
 2a0:	687b      	ldr	r3, [r7, #4]
 2a2:	2207      	movs	r2, #7
 2a4:	401a      	ands	r2, r3
 2a6:	69bb      	ldr	r3, [r7, #24]
 2a8:	409a      	lsls	r2, r3
 2aa:	697b      	ldr	r3, [r7, #20]
 2ac:	431a      	orrs	r2, r3
 2ae:	69fb      	ldr	r3, [r7, #28]
 2b0:	609a      	str	r2, [r3, #8]

    tempReg = ((((GPIO_PRT_Type*)(base))->PC2) & ~(GPIO_PC_DM_IBUF_MASK << pinNum));
 2b2:	69fb      	ldr	r3, [r7, #28]
 2b4:	699b      	ldr	r3, [r3, #24]
 2b6:	2101      	movs	r1, #1
 2b8:	68ba      	ldr	r2, [r7, #8]
 2ba:	4091      	lsls	r1, r2
 2bc:	000a      	movs	r2, r1
 2be:	43d2      	mvns	r2, r2
 2c0:	4013      	ands	r3, r2
 2c2:	617b      	str	r3, [r7, #20]
    (((GPIO_PRT_Type*)(base))->PC2) = tempReg | (((value & GPIO_DM_VAL_IBUF_DISABLE_MASK) >> GPIO_DRIVE_MODE_OFFSET) << pinNum);
 2c4:	687b      	ldr	r3, [r7, #4]
 2c6:	08db      	lsrs	r3, r3, #3
 2c8:	2201      	movs	r2, #1
 2ca:	401a      	ands	r2, r3
 2cc:	68bb      	ldr	r3, [r7, #8]
 2ce:	409a      	lsls	r2, r3
 2d0:	697b      	ldr	r3, [r7, #20]
 2d2:	431a      	orrs	r2, r3
 2d4:	69fb      	ldr	r3, [r7, #28]
 2d6:	619a      	str	r2, [r3, #24]
}
 2d8:	46c0      	nop			@ (mov r8, r8)
 2da:	46bd      	mov	sp, r7
 2dc:	b008      	add	sp, #32
 2de:	bd80      	pop	{r7, pc}
 2e0:	00400400 	.word	0x00400400

000002e4 <GPIO_SetHSIOM>:


void GPIO_SetHSIOM(uint8_t portNum, uint32_t pinNum, uint8_t value)
{
 2e4:	b580      	push	{r7, lr}
 2e6:	b086      	sub	sp, #24
 2e8:	af00      	add	r7, sp, #0
 2ea:	6039      	str	r1, [r7, #0]
 2ec:	0011      	movs	r1, r2
 2ee:	1dfb      	adds	r3, r7, #7
 2f0:	1c02      	adds	r2, r0, #0
 2f2:	701a      	strb	r2, [r3, #0]
 2f4:	1dbb      	adds	r3, r7, #6
 2f6:	1c0a      	adds	r2, r1, #0
 2f8:	701a      	strb	r2, [r3, #0]
    uint32_t HSIOM_portNum;
    uint32_t tempReg;
    HSIOM_PRT_Type* portAddrHSIOM;
    
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 2fa:	1dfb      	adds	r3, r7, #7
 2fc:	781b      	ldrb	r3, [r3, #0]
 2fe:	4a15      	ldr	r2, [pc, #84]	@ (354 <GPIO_SetHSIOM+0x70>)
 300:	4694      	mov	ip, r2
 302:	4463      	add	r3, ip
 304:	021b      	lsls	r3, r3, #8
 306:	617b      	str	r3, [r7, #20]

    HSIOM_portNum = ((uint32_t)(base) - 0x40040000UL) / 0x00000100UL;
 308:	697b      	ldr	r3, [r7, #20]
 30a:	4a13      	ldr	r2, [pc, #76]	@ (358 <GPIO_SetHSIOM+0x74>)
 30c:	4694      	mov	ip, r2
 30e:	4463      	add	r3, ip
 310:	0a1b      	lsrs	r3, r3, #8
 312:	613b      	str	r3, [r7, #16]
    portAddrHSIOM = (HSIOM_PRT_Type*)(0x40020000UL + (0x00000100UL * HSIOM_portNum));
 314:	693b      	ldr	r3, [r7, #16]
 316:	4a11      	ldr	r2, [pc, #68]	@ (35c <GPIO_SetHSIOM+0x78>)
 318:	4694      	mov	ip, r2
 31a:	4463      	add	r3, ip
 31c:	021b      	lsls	r3, r3, #8
 31e:	60fb      	str	r3, [r7, #12]

    tempReg = (((HSIOM_PRT_Type *)(portAddrHSIOM))->PORT_SEL) & ~(GPIO_HSIOM_MASK << (pinNum << GPIO_HSIOM_OFFSET));
 320:	68fb      	ldr	r3, [r7, #12]
 322:	681b      	ldr	r3, [r3, #0]
 324:	683a      	ldr	r2, [r7, #0]
 326:	0092      	lsls	r2, r2, #2
 328:	210f      	movs	r1, #15
 32a:	4091      	lsls	r1, r2
 32c:	000a      	movs	r2, r1
 32e:	43d2      	mvns	r2, r2
 330:	4013      	ands	r3, r2
 332:	60bb      	str	r3, [r7, #8]
    (((HSIOM_PRT_Type *)(portAddrHSIOM))->PORT_SEL) = tempReg | (( (uint32_t) value & GPIO_HSIOM_MASK) << (pinNum << GPIO_HSIOM_OFFSET));
 334:	1dbb      	adds	r3, r7, #6
 336:	781b      	ldrb	r3, [r3, #0]
 338:	220f      	movs	r2, #15
 33a:	401a      	ands	r2, r3
 33c:	683b      	ldr	r3, [r7, #0]
 33e:	009b      	lsls	r3, r3, #2
 340:	409a      	lsls	r2, r3
 342:	68bb      	ldr	r3, [r7, #8]
 344:	431a      	orrs	r2, r3
 346:	68fb      	ldr	r3, [r7, #12]
 348:	601a      	str	r2, [r3, #0]
}
 34a:	46c0      	nop			@ (mov r8, r8)
 34c:	46bd      	mov	sp, r7
 34e:	b006      	add	sp, #24
 350:	bd80      	pop	{r7, pc}
 352:	46c0      	nop			@ (mov r8, r8)
 354:	00400400 	.word	0x00400400
 358:	bffc0000 	.word	0xbffc0000
 35c:	00400200 	.word	0x00400200

00000360 <GPIO_SetInterruptEdge>:

void GPIO_SetInterruptEdge(uint8_t portNum, uint32_t pinNum, uint32_t value)
{
 360:	b580      	push	{r7, lr}
 362:	b088      	sub	sp, #32
 364:	af00      	add	r7, sp, #0
 366:	60b9      	str	r1, [r7, #8]
 368:	607a      	str	r2, [r7, #4]
 36a:	210f      	movs	r1, #15
 36c:	187b      	adds	r3, r7, r1
 36e:	1c02      	adds	r2, r0, #0
 370:	701a      	strb	r2, [r3, #0]
    uint32_t tempReg;
    uint32_t pinLoc;

    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 372:	187b      	adds	r3, r7, r1
 374:	781b      	ldrb	r3, [r3, #0]
 376:	4a0f      	ldr	r2, [pc, #60]	@ (3b4 <GPIO_SetInterruptEdge+0x54>)
 378:	4694      	mov	ip, r2
 37a:	4463      	add	r3, ip
 37c:	021b      	lsls	r3, r3, #8
 37e:	61fb      	str	r3, [r7, #28]

    pinLoc = pinNum << 0x1u;
 380:	68bb      	ldr	r3, [r7, #8]
 382:	005b      	lsls	r3, r3, #1
 384:	61bb      	str	r3, [r7, #24]
    tempReg = (((GPIO_PRT_Type*)(base))->INTR_CFG) & ~(0x3u << pinLoc);
 386:	69fb      	ldr	r3, [r7, #28]
 388:	68db      	ldr	r3, [r3, #12]
 38a:	2103      	movs	r1, #3
 38c:	69ba      	ldr	r2, [r7, #24]
 38e:	4091      	lsls	r1, r2
 390:	000a      	movs	r2, r1
 392:	43d2      	mvns	r2, r2
 394:	4013      	ands	r3, r2
 396:	617b      	str	r3, [r7, #20]
    (((GPIO_PRT_Type*)(base))->INTR_CFG) = tempReg | ((value & 0x3u) << pinLoc);
 398:	687b      	ldr	r3, [r7, #4]
 39a:	2203      	movs	r2, #3
 39c:	401a      	ands	r2, r3
 39e:	69bb      	ldr	r3, [r7, #24]
 3a0:	409a      	lsls	r2, r3
 3a2:	697b      	ldr	r3, [r7, #20]
 3a4:	431a      	orrs	r2, r3
 3a6:	69fb      	ldr	r3, [r7, #28]
 3a8:	60da      	str	r2, [r3, #12]
}
 3aa:	46c0      	nop			@ (mov r8, r8)
 3ac:	46bd      	mov	sp, r7
 3ae:	b008      	add	sp, #32
 3b0:	bd80      	pop	{r7, pc}
 3b2:	46c0      	nop			@ (mov r8, r8)
 3b4:	00400400 	.word	0x00400400

000003b8 <GPIO_Pin_Init>:

void GPIO_Pin_Init(uint8_t portNum, uint32_t pinNum, const gpio_pin_config_t *config, uint8_t hsiom)
{
 3b8:	b590      	push	{r4, r7, lr}
 3ba:	b085      	sub	sp, #20
 3bc:	af00      	add	r7, sp, #0
 3be:	60b9      	str	r1, [r7, #8]
 3c0:	607a      	str	r2, [r7, #4]
 3c2:	0019      	movs	r1, r3
 3c4:	240f      	movs	r4, #15
 3c6:	193b      	adds	r3, r7, r4
 3c8:	1c02      	adds	r2, r0, #0
 3ca:	701a      	strb	r2, [r3, #0]
 3cc:	230e      	movs	r3, #14
 3ce:	18fb      	adds	r3, r7, r3
 3d0:	1c0a      	adds	r2, r1, #0
 3d2:	701a      	strb	r2, [r3, #0]
    ((config -> outVal) == 0) ? GPIO_Clr(portNum, pinNum) : GPIO_Set(portNum,pinNum);
 3d4:	687b      	ldr	r3, [r7, #4]
 3d6:	681b      	ldr	r3, [r3, #0]
 3d8:	2b00      	cmp	r3, #0
 3da:	d107      	bne.n	3ec <GPIO_Pin_Init+0x34>
 3dc:	68ba      	ldr	r2, [r7, #8]
 3de:	193b      	adds	r3, r7, r4
 3e0:	781b      	ldrb	r3, [r3, #0]
 3e2:	0011      	movs	r1, r2
 3e4:	0018      	movs	r0, r3
 3e6:	f7ff feed 	bl	1c4 <GPIO_Clr>
 3ea:	e007      	b.n	3fc <GPIO_Pin_Init+0x44>
 3ec:	68ba      	ldr	r2, [r7, #8]
 3ee:	230f      	movs	r3, #15
 3f0:	18fb      	adds	r3, r7, r3
 3f2:	781b      	ldrb	r3, [r3, #0]
 3f4:	0011      	movs	r1, r2
 3f6:	0018      	movs	r0, r3
 3f8:	f7ff feca 	bl	190 <GPIO_Set>
    GPIO_SetDrivemode(portNum, pinNum, config->driveMode);
 3fc:	687b      	ldr	r3, [r7, #4]
 3fe:	685a      	ldr	r2, [r3, #4]
 400:	68b9      	ldr	r1, [r7, #8]
 402:	240f      	movs	r4, #15
 404:	193b      	adds	r3, r7, r4
 406:	781b      	ldrb	r3, [r3, #0]
 408:	0018      	movs	r0, r3
 40a:	f7ff ff2b 	bl	264 <GPIO_SetDrivemode>
    GPIO_SetHSIOM(portNum, pinNum, hsiom);
 40e:	230e      	movs	r3, #14
 410:	18fb      	adds	r3, r7, r3
 412:	781a      	ldrb	r2, [r3, #0]
 414:	68b9      	ldr	r1, [r7, #8]
 416:	193b      	adds	r3, r7, r4
 418:	781b      	ldrb	r3, [r3, #0]
 41a:	0018      	movs	r0, r3
 41c:	f7ff ff62 	bl	2e4 <GPIO_SetHSIOM>
    GPIO_SetInterruptEdge(portNum, pinNum, config->intEdge);
 420:	687b      	ldr	r3, [r7, #4]
 422:	689a      	ldr	r2, [r3, #8]
 424:	68b9      	ldr	r1, [r7, #8]
 426:	193b      	adds	r3, r7, r4
 428:	781b      	ldrb	r3, [r3, #0]
 42a:	0018      	movs	r0, r3
 42c:	f7ff ff98 	bl	360 <GPIO_SetInterruptEdge>
}
 430:	46c0      	nop			@ (mov r8, r8)
 432:	46bd      	mov	sp, r7
 434:	b005      	add	sp, #20
 436:	bd90      	pop	{r4, r7, pc}

00000438 <GPIO_ClearInterrupt>:

void GPIO_ClearInterrupt(uint8_t portNum, uint32_t pinNum)
{
 438:	b580      	push	{r7, lr}
 43a:	b084      	sub	sp, #16
 43c:	af00      	add	r7, sp, #0
 43e:	0002      	movs	r2, r0
 440:	6039      	str	r1, [r7, #0]
 442:	1dfb      	adds	r3, r7, #7
 444:	701a      	strb	r2, [r3, #0]
    GPIO_PRT_Type* base;
    base = GET_GPIO_BASE(portNum);
 446:	1dfb      	adds	r3, r7, #7
 448:	781b      	ldrb	r3, [r3, #0]
 44a:	4a09      	ldr	r2, [pc, #36]	@ (470 <GPIO_ClearInterrupt+0x38>)
 44c:	4694      	mov	ip, r2
 44e:	4463      	add	r3, ip
 450:	021b      	lsls	r3, r3, #8
 452:	60fb      	str	r3, [r7, #12]
    /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
    (void)(((GPIO_PRT_Type*)(base))->INTR);
 454:	68fb      	ldr	r3, [r7, #12]
 456:	691b      	ldr	r3, [r3, #16]

    (((GPIO_PRT_Type*)(base))->INTR) = (0x01UL) << pinNum;
 458:	2201      	movs	r2, #1
 45a:	683b      	ldr	r3, [r7, #0]
 45c:	409a      	lsls	r2, r3
 45e:	68fb      	ldr	r3, [r7, #12]
 460:	611a      	str	r2, [r3, #16]

    /* This read ensures that the initial write has been flushed out to the hardware */
    (void)(((GPIO_PRT_Type*)(base))->INTR);
 462:	68fb      	ldr	r3, [r7, #12]
 464:	691b      	ldr	r3, [r3, #16]
 466:	46c0      	nop			@ (mov r8, r8)
 468:	46bd      	mov	sp, r7
 46a:	b004      	add	sp, #16
 46c:	bd80      	pop	{r7, pc}
 46e:	46c0      	nop			@ (mov r8, r8)
 470:	00400400 	.word	0x00400400

00000474 <SysClk_PeriphDisableDivider>:
#include <stdint.h>
#include "Sys_Clock.h"

void SysClk_PeriphDisableDivider(cy_en_sysclk_divider_types_t dividerType, uint32_t dividerNum)
{
 474:	b580      	push	{r7, lr}
 476:	b082      	sub	sp, #8
 478:	af00      	add	r7, sp, #0
 47a:	0002      	movs	r2, r0
 47c:	6039      	str	r1, [r7, #0]
 47e:	1dfb      	adds	r3, r7, #7
 480:	701a      	strb	r2, [r3, #0]
        /* specify the divider and disable it */
        PERI_DIV_CMD = PERI_DIV_CMD_DISABLE_Msk            |
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 482:	1dfb      	adds	r3, r7, #7
 484:	781b      	ldrb	r3, [r3, #0]
 486:	019b      	lsls	r3, r3, #6
 488:	22ff      	movs	r2, #255	@ 0xff
 48a:	401a      	ands	r2, r3
              (((uint32_t)(dividerNum) << PERI_DIV_CMD_SEL_DIV_Pos) & PERI_DIV_CMD_SEL_DIV_Msk);
 48c:	683b      	ldr	r3, [r7, #0]
 48e:	213f      	movs	r1, #63	@ 0x3f
 490:	400b      	ands	r3, r1
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 492:	431a      	orrs	r2, r3
        PERI_DIV_CMD = PERI_DIV_CMD_DISABLE_Msk            |
 494:	4b04      	ldr	r3, [pc, #16]	@ (4a8 <SysClk_PeriphDisableDivider+0x34>)
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 496:	2180      	movs	r1, #128	@ 0x80
 498:	05c9      	lsls	r1, r1, #23
 49a:	430a      	orrs	r2, r1
        PERI_DIV_CMD = PERI_DIV_CMD_DISABLE_Msk            |
 49c:	601a      	str	r2, [r3, #0]
}
 49e:	46c0      	nop			@ (mov r8, r8)
 4a0:	46bd      	mov	sp, r7
 4a2:	b002      	add	sp, #8
 4a4:	bd80      	pop	{r7, pc}
 4a6:	46c0      	nop			@ (mov r8, r8)
 4a8:	40010000 	.word	0x40010000

000004ac <SysClk_PeriphSetDivider>:

void SysClk_PeriphSetDivider(cy_en_sysclk_divider_types_t dividerType, uint32_t dividerNum, uint32_t dividerValue)
{
 4ac:	b580      	push	{r7, lr}
 4ae:	b084      	sub	sp, #16
 4b0:	af00      	add	r7, sp, #0
 4b2:	60b9      	str	r1, [r7, #8]
 4b4:	607a      	str	r2, [r7, #4]
 4b6:	210f      	movs	r1, #15
 4b8:	187b      	adds	r3, r7, r1
 4ba:	1c02      	adds	r2, r0, #0
 4bc:	701a      	strb	r2, [r3, #0]
        dividerType = dividerType;
 4be:	187b      	adds	r3, r7, r1
 4c0:	187a      	adds	r2, r7, r1
 4c2:	7812      	ldrb	r2, [r2, #0]
 4c4:	701a      	strb	r2, [r3, #0]
        PERI_DIV_16_CTL[dividerNum] =  ((((PERI_DIV_16_CTL[dividerNum])) & 
 4c6:	4a0a      	ldr	r2, [pc, #40]	@ (4f0 <SysClk_PeriphSetDivider+0x44>)
 4c8:	68bb      	ldr	r3, [r7, #8]
 4ca:	33c0      	adds	r3, #192	@ 0xc0
 4cc:	009b      	lsls	r3, r3, #2
 4ce:	589b      	ldr	r3, [r3, r2]
 4d0:	4a08      	ldr	r2, [pc, #32]	@ (4f4 <SysClk_PeriphSetDivider+0x48>)
 4d2:	401a      	ands	r2, r3
                                        ((uint32_t)(~(PERI_DIV_16_CTL_INT16_DIV_Msk)))) | 
                                        ((((uint32_t)(dividerValue) << PERI_DIV_16_CTL_INT16_DIV_Pos) & 
 4d4:	687b      	ldr	r3, [r7, #4]
 4d6:	021b      	lsls	r3, r3, #8
 4d8:	4907      	ldr	r1, [pc, #28]	@ (4f8 <SysClk_PeriphSetDivider+0x4c>)
 4da:	400b      	ands	r3, r1
        PERI_DIV_16_CTL[dividerNum] =  ((((PERI_DIV_16_CTL[dividerNum])) & 
 4dc:	4904      	ldr	r1, [pc, #16]	@ (4f0 <SysClk_PeriphSetDivider+0x44>)
                                        ((uint32_t)(~(PERI_DIV_16_CTL_INT16_DIV_Msk)))) | 
 4de:	431a      	orrs	r2, r3
        PERI_DIV_16_CTL[dividerNum] =  ((((PERI_DIV_16_CTL[dividerNum])) & 
 4e0:	68bb      	ldr	r3, [r7, #8]
 4e2:	33c0      	adds	r3, #192	@ 0xc0
 4e4:	009b      	lsls	r3, r3, #2
 4e6:	505a      	str	r2, [r3, r1]
                                        PERI_DIV_16_CTL_INT16_DIV_Msk)));

}
 4e8:	46c0      	nop			@ (mov r8, r8)
 4ea:	46bd      	mov	sp, r7
 4ec:	b004      	add	sp, #16
 4ee:	bd80      	pop	{r7, pc}
 4f0:	40010000 	.word	0x40010000
 4f4:	ff0000ff 	.word	0xff0000ff
 4f8:	00ffff00 	.word	0x00ffff00

000004fc <SysClk_PeriphEnableDivider>:

void SysClk_PeriphEnableDivider(cy_en_sysclk_divider_types_t dividerType, uint32_t dividerNum)
{
 4fc:	b580      	push	{r7, lr}
 4fe:	b082      	sub	sp, #8
 500:	af00      	add	r7, sp, #0
 502:	0002      	movs	r2, r0
 504:	6039      	str	r1, [r7, #0]
 506:	1dfb      	adds	r3, r7, #7
 508:	701a      	strb	r2, [r3, #0]
        /* specify the divider, make the reference = clk_peri, and enable the divider */
        PERI_DIV_CMD = PERI_DIV_CMD_ENABLE_Msk             |
                       PERI_DIV_CMD_PA_SEL_TYPE_Msk        |
                       PERI_DIV_CMD_PA_SEL_DIV_Msk         |
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 50a:	1dfb      	adds	r3, r7, #7
 50c:	781b      	ldrb	r3, [r3, #0]
 50e:	019b      	lsls	r3, r3, #6
 510:	22ff      	movs	r2, #255	@ 0xff
 512:	401a      	ands	r2, r3
              (((uint32_t)(dividerNum) << PERI_DIV_CMD_SEL_DIV_Pos) & PERI_DIV_CMD_SEL_DIV_Msk);
 514:	683b      	ldr	r3, [r7, #0]
 516:	213f      	movs	r1, #63	@ 0x3f
 518:	400b      	ands	r3, r1
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 51a:	431a      	orrs	r2, r3
        PERI_DIV_CMD = PERI_DIV_CMD_ENABLE_Msk             |
 51c:	4b04      	ldr	r3, [pc, #16]	@ (530 <SysClk_PeriphEnableDivider+0x34>)
              (((uint32_t)(dividerType) << PERI_DIV_CMD_SEL_TYPE_Pos) & PERI_DIV_CMD_SEL_TYPE_Msk) |
 51e:	4905      	ldr	r1, [pc, #20]	@ (534 <SysClk_PeriphEnableDivider+0x38>)
 520:	430a      	orrs	r2, r1
        PERI_DIV_CMD = PERI_DIV_CMD_ENABLE_Msk             |
 522:	601a      	str	r2, [r3, #0]
        
        (void)PERI_DIV_CMD; /* dummy read to handle buffered writes */
 524:	4b02      	ldr	r3, [pc, #8]	@ (530 <SysClk_PeriphEnableDivider+0x34>)
 526:	681b      	ldr	r3, [r3, #0]
}
 528:	46c0      	nop			@ (mov r8, r8)
 52a:	46bd      	mov	sp, r7
 52c:	b002      	add	sp, #8
 52e:	bd80      	pop	{r7, pc}
 530:	40010000 	.word	0x40010000
 534:	8000ff00 	.word	0x8000ff00

00000538 <SysClk_PeriphAssignDivider>:

void SysClk_PeriphAssignDivider(en_clk_dst_t periphNum, cy_en_sysclk_divider_types_t dividerType, uint32_t dividerNum)
{
 538:	b580      	push	{r7, lr}
 53a:	b082      	sub	sp, #8
 53c:	af00      	add	r7, sp, #0
 53e:	603a      	str	r2, [r7, #0]
 540:	1dfb      	adds	r3, r7, #7
 542:	1c02      	adds	r2, r0, #0
 544:	701a      	strb	r2, [r3, #0]
 546:	1dbb      	adds	r3, r7, #6
 548:	1c0a      	adds	r2, r1, #0
 54a:	701a      	strb	r2, [r3, #0]

        PERI_PCLK_CTL[periphNum] = (((uint32_t)(dividerType) << PERI_PCLK_CTL_SEL_TYPE_Pos) & PERI_PCLK_CTL_SEL_TYPE_Msk) | (((uint32_t)(dividerNum) << PERI_PCLK_CTL_SEL_DIV_Pos) & PERI_PCLK_CTL_SEL_DIV_Msk);
 54c:	1dbb      	adds	r3, r7, #6
 54e:	781b      	ldrb	r3, [r3, #0]
 550:	019b      	lsls	r3, r3, #6
 552:	22ff      	movs	r2, #255	@ 0xff
 554:	4013      	ands	r3, r2
 556:	0019      	movs	r1, r3
 558:	683b      	ldr	r3, [r7, #0]
 55a:	223f      	movs	r2, #63	@ 0x3f
 55c:	401a      	ands	r2, r3
 55e:	4805      	ldr	r0, [pc, #20]	@ (574 <SysClk_PeriphAssignDivider+0x3c>)
 560:	1dfb      	adds	r3, r7, #7
 562:	781b      	ldrb	r3, [r3, #0]
 564:	430a      	orrs	r2, r1
 566:	3340      	adds	r3, #64	@ 0x40
 568:	009b      	lsls	r3, r3, #2
 56a:	501a      	str	r2, [r3, r0]
}
 56c:	46c0      	nop			@ (mov r8, r8)
 56e:	46bd      	mov	sp, r7
 570:	b002      	add	sp, #8
 572:	bd80      	pop	{r7, pc}
 574:	40010000 	.word	0x40010000

00000578 <Cy_SysClk_ClkHfSetDivider>:

void Cy_SysClk_ClkHfSetDivider(uint8_t divider)
{
 578:	b580      	push	{r7, lr}
 57a:	b082      	sub	sp, #8
 57c:	af00      	add	r7, sp, #0
 57e:	0002      	movs	r2, r0
 580:	1dfb      	adds	r3, r7, #7
 582:	701a      	strb	r2, [r3, #0]
        CY_REG32_CLR_SET(SRSSLT_CLK_SELECT, SRSSLT_CLK_SELECT_HFCLK_DIV, divider);
 584:	4b08      	ldr	r3, [pc, #32]	@ (5a8 <Cy_SysClk_ClkHfSetDivider+0x30>)
 586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 588:	220c      	movs	r2, #12
 58a:	4393      	bics	r3, r2
 58c:	0019      	movs	r1, r3
 58e:	1dfb      	adds	r3, r7, #7
 590:	781b      	ldrb	r3, [r3, #0]
 592:	009b      	lsls	r3, r3, #2
 594:	220c      	movs	r2, #12
 596:	401a      	ands	r2, r3
 598:	4b03      	ldr	r3, [pc, #12]	@ (5a8 <Cy_SysClk_ClkHfSetDivider+0x30>)
 59a:	430a      	orrs	r2, r1
 59c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 59e:	46c0      	nop			@ (mov r8, r8)
 5a0:	46bd      	mov	sp, r7
 5a2:	b002      	add	sp, #8
 5a4:	bd80      	pop	{r7, pc}
 5a6:	46c0      	nop			@ (mov r8, r8)
 5a8:	40030000 	.word	0x40030000

000005ac <Cy_SysClk_ImoEnable>:

void Cy_SysClk_ImoEnable(void)
{
 5ac:	b580      	push	{r7, lr}
 5ae:	af00      	add	r7, sp, #0
   SRSSLT_CLK_IMO_CONFIG = SRSSLT_CLK_IMO_CONFIG_ENABLE_Msk;
 5b0:	4b03      	ldr	r3, [pc, #12]	@ (5c0 <Cy_SysClk_ImoEnable+0x14>)
 5b2:	2280      	movs	r2, #128	@ 0x80
 5b4:	0612      	lsls	r2, r2, #24
 5b6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 5b8:	46c0      	nop			@ (mov r8, r8)
 5ba:	46bd      	mov	sp, r7
 5bc:	bd80      	pop	{r7, pc}
 5be:	46c0      	nop			@ (mov r8, r8)
 5c0:	40030000 	.word	0x40030000

000005c4 <Cy_SysClk_ImoGetFrequency>:

uint32_t Cy_SysClk_ImoGetFrequency(void)
{
 5c4:	b580      	push	{r7, lr}
 5c6:	af00      	add	r7, sp, #0
    return ((((((uint32_t)(SRSSLT_CLK_IMO_SELECT) & SRSSLT_CLK_IMO_SELECT_FREQ_Msk) >> SRSSLT_CLK_IMO_SELECT_FREQ_Pos) << 2UL) * 1000000UL) + (uint32_t)24000000UL);
 5c8:	4a0a      	ldr	r2, [pc, #40]	@ (5f4 <Cy_SysClk_ImoGetFrequency+0x30>)
 5ca:	4b0b      	ldr	r3, [pc, #44]	@ (5f8 <Cy_SysClk_ImoGetFrequency+0x34>)
 5cc:	58d3      	ldr	r3, [r2, r3]
 5ce:	009b      	lsls	r3, r3, #2
 5d0:	221c      	movs	r2, #28
 5d2:	4013      	ands	r3, r2
 5d4:	0019      	movs	r1, r3
 5d6:	000a      	movs	r2, r1
 5d8:	0152      	lsls	r2, r2, #5
 5da:	1a52      	subs	r2, r2, r1
 5dc:	0193      	lsls	r3, r2, #6
 5de:	1a9b      	subs	r3, r3, r2
 5e0:	00db      	lsls	r3, r3, #3
 5e2:	185b      	adds	r3, r3, r1
 5e4:	019b      	lsls	r3, r3, #6
 5e6:	4a05      	ldr	r2, [pc, #20]	@ (5fc <Cy_SysClk_ImoGetFrequency+0x38>)
 5e8:	4694      	mov	ip, r2
 5ea:	4463      	add	r3, ip
}
 5ec:	0018      	movs	r0, r3
 5ee:	46bd      	mov	sp, r7
 5f0:	bd80      	pop	{r7, pc}
 5f2:	46c0      	nop			@ (mov r8, r8)
 5f4:	40030000 	.word	0x40030000
 5f8:	00000f08 	.word	0x00000f08
 5fc:	016e3600 	.word	0x016e3600

00000600 <Cy_SysClk_ImoSetFrequency>:

void Cy_SysClk_ImoSetFrequency(cy_en_sysclk_imo_freq_t freq)
{
 600:	b580      	push	{r7, lr}
 602:	b086      	sub	sp, #24
 604:	af00      	add	r7, sp, #0
 606:	6078      	str	r0, [r7, #4]

        if ((uint32_t) freq != Cy_SysClk_ImoGetFrequency())
 608:	f7ff ffdc 	bl	5c4 <Cy_SysClk_ImoGetFrequency>
 60c:	0002      	movs	r2, r0
 60e:	687b      	ldr	r3, [r7, #4]
 610:	4293      	cmp	r3, r2
 612:	d05f      	beq.n	6d4 <Cy_SysClk_ImoSetFrequency+0xd4>
        {
        /* Convert the frequency value in Hz into the SFLASH.IMO_TRIM register index */
        uint32_t locFreq = ((uint32_t)freq - (uint32_t)24000000UL) / 1000000UL;
 614:	687b      	ldr	r3, [r7, #4]
 616:	4a31      	ldr	r2, [pc, #196]	@ (6dc <Cy_SysClk_ImoSetFrequency+0xdc>)
 618:	4694      	mov	ip, r2
 61a:	4463      	add	r3, ip
 61c:	4930      	ldr	r1, [pc, #192]	@ (6e0 <Cy_SysClk_ImoSetFrequency+0xe0>)
 61e:	0018      	movs	r0, r3
 620:	f000 fa74 	bl	b0c <__udivsi3>
 624:	0003      	movs	r3, r0
 626:	60fb      	str	r3, [r7, #12]

        /* Set IMO to 24 MHz */
        SRSSLT_CLK_IMO_SELECT = 0UL;
 628:	4a2e      	ldr	r2, [pc, #184]	@ (6e4 <Cy_SysClk_ImoSetFrequency+0xe4>)
 62a:	4b2f      	ldr	r3, [pc, #188]	@ (6e8 <Cy_SysClk_ImoSetFrequency+0xe8>)
 62c:	2100      	movs	r1, #0
 62e:	50d1      	str	r1, [r2, r3]

        /* Apply coarse trim */
        SRSSLT_CLK_IMO_TRIM1 = SFLASH_IMO_TRIM_LT(locFreq);
 630:	492e      	ldr	r1, [pc, #184]	@ (6ec <Cy_SysClk_ImoSetFrequency+0xec>)
 632:	23e6      	movs	r3, #230	@ 0xe6
 634:	33ff      	adds	r3, #255	@ 0xff
 636:	68fa      	ldr	r2, [r7, #12]
 638:	188a      	adds	r2, r1, r2
 63a:	18d3      	adds	r3, r2, r3
 63c:	781b      	ldrb	r3, [r3, #0]
 63e:	b2db      	uxtb	r3, r3
 640:	4a28      	ldr	r2, [pc, #160]	@ (6e4 <Cy_SysClk_ImoSetFrequency+0xe4>)
 642:	0019      	movs	r1, r3
 644:	4b2a      	ldr	r3, [pc, #168]	@ (6f0 <Cy_SysClk_ImoSetFrequency+0xf0>)
 646:	50d1      	str	r1, [r2, r3]

        /* Zero out fine trim */
        SRSSLT_CLK_IMO_TRIM2 = 0UL;
 648:	4a26      	ldr	r2, [pc, #152]	@ (6e4 <Cy_SysClk_ImoSetFrequency+0xe4>)
 64a:	23f1      	movs	r3, #241	@ 0xf1
 64c:	011b      	lsls	r3, r3, #4
 64e:	2100      	movs	r1, #0
 650:	50d1      	str	r1, [r2, r3]

        /* Apply TC trim */
        SRSSLT_CLK_IMO_TRIM3 = SFLASH_IMO_TCTRIM_LT(locFreq);
 652:	4926      	ldr	r1, [pc, #152]	@ (6ec <Cy_SysClk_ImoSetFrequency+0xec>)
 654:	23e6      	movs	r3, #230	@ 0xe6
 656:	005b      	lsls	r3, r3, #1
 658:	68fa      	ldr	r2, [r7, #12]
 65a:	188a      	adds	r2, r1, r2
 65c:	18d3      	adds	r3, r2, r3
 65e:	781b      	ldrb	r3, [r3, #0]
 660:	b2db      	uxtb	r3, r3
 662:	4a20      	ldr	r2, [pc, #128]	@ (6e4 <Cy_SysClk_ImoSetFrequency+0xe4>)
 664:	0019      	movs	r1, r3
 666:	4b23      	ldr	r3, [pc, #140]	@ (6f4 <Cy_SysClk_ImoSetFrequency+0xf4>)
 668:	50d1      	str	r1, [r2, r3]

        /* Convert the SFLASH.IMO_TRIM register index into the frequency bitfield value */
        locFreq >>= 2UL;
 66a:	68fb      	ldr	r3, [r7, #12]
 66c:	089b      	lsrs	r3, r3, #2
 66e:	60fb      	str	r3, [r7, #12]

        for(int i=0; i<50000; i++); //short delay
 670:	2300      	movs	r3, #0
 672:	617b      	str	r3, [r7, #20]
 674:	e002      	b.n	67c <Cy_SysClk_ImoSetFrequency+0x7c>
 676:	697b      	ldr	r3, [r7, #20]
 678:	3301      	adds	r3, #1
 67a:	617b      	str	r3, [r7, #20]
 67c:	697b      	ldr	r3, [r7, #20]
 67e:	4a1e      	ldr	r2, [pc, #120]	@ (6f8 <Cy_SysClk_ImoSetFrequency+0xf8>)
 680:	4293      	cmp	r3, r2
 682:	ddf8      	ble.n	676 <Cy_SysClk_ImoSetFrequency+0x76>

        if (0UL != locFreq)
 684:	68fb      	ldr	r3, [r7, #12]
 686:	2b00      	cmp	r3, #0
 688:	d024      	beq.n	6d4 <Cy_SysClk_ImoSetFrequency+0xd4>
        {
                /* Select nearby intermediate frequency */
                CY_REG32_CLR_SET(SRSSLT_CLK_IMO_SELECT, SRSSLT_CLK_IMO_SELECT_FREQ, locFreq - 1UL);
 68a:	4a16      	ldr	r2, [pc, #88]	@ (6e4 <Cy_SysClk_ImoSetFrequency+0xe4>)
 68c:	4b16      	ldr	r3, [pc, #88]	@ (6e8 <Cy_SysClk_ImoSetFrequency+0xe8>)
 68e:	58d3      	ldr	r3, [r2, r3]
 690:	2207      	movs	r2, #7
 692:	4393      	bics	r3, r2
 694:	001a      	movs	r2, r3
 696:	68fb      	ldr	r3, [r7, #12]
 698:	3b01      	subs	r3, #1
 69a:	2107      	movs	r1, #7
 69c:	400b      	ands	r3, r1
 69e:	4911      	ldr	r1, [pc, #68]	@ (6e4 <Cy_SysClk_ImoSetFrequency+0xe4>)
 6a0:	4313      	orrs	r3, r2
 6a2:	4a11      	ldr	r2, [pc, #68]	@ (6e8 <Cy_SysClk_ImoSetFrequency+0xe8>)
 6a4:	508b      	str	r3, [r1, r2]
                for(int i=0; i<50000; i++); //short delay
 6a6:	2300      	movs	r3, #0
 6a8:	613b      	str	r3, [r7, #16]
 6aa:	e002      	b.n	6b2 <Cy_SysClk_ImoSetFrequency+0xb2>
 6ac:	693b      	ldr	r3, [r7, #16]
 6ae:	3301      	adds	r3, #1
 6b0:	613b      	str	r3, [r7, #16]
 6b2:	693b      	ldr	r3, [r7, #16]
 6b4:	4a10      	ldr	r2, [pc, #64]	@ (6f8 <Cy_SysClk_ImoSetFrequency+0xf8>)
 6b6:	4293      	cmp	r3, r2
 6b8:	ddf8      	ble.n	6ac <Cy_SysClk_ImoSetFrequency+0xac>
                CY_REG32_CLR_SET(SRSSLT_CLK_IMO_SELECT, SRSSLT_CLK_IMO_SELECT_FREQ, locFreq);
 6ba:	4a0a      	ldr	r2, [pc, #40]	@ (6e4 <Cy_SysClk_ImoSetFrequency+0xe4>)
 6bc:	4b0a      	ldr	r3, [pc, #40]	@ (6e8 <Cy_SysClk_ImoSetFrequency+0xe8>)
 6be:	58d3      	ldr	r3, [r2, r3]
 6c0:	2207      	movs	r2, #7
 6c2:	4393      	bics	r3, r2
 6c4:	001a      	movs	r2, r3
 6c6:	68fb      	ldr	r3, [r7, #12]
 6c8:	2107      	movs	r1, #7
 6ca:	400b      	ands	r3, r1
 6cc:	4905      	ldr	r1, [pc, #20]	@ (6e4 <Cy_SysClk_ImoSetFrequency+0xe4>)
 6ce:	4313      	orrs	r3, r2
 6d0:	4a05      	ldr	r2, [pc, #20]	@ (6e8 <Cy_SysClk_ImoSetFrequency+0xe8>)
 6d2:	508b      	str	r3, [r1, r2]
        }
        }

 6d4:	46c0      	nop			@ (mov r8, r8)
 6d6:	46bd      	mov	sp, r7
 6d8:	b006      	add	sp, #24
 6da:	bd80      	pop	{r7, pc}
 6dc:	fe91ca00 	.word	0xfe91ca00
 6e0:	000f4240 	.word	0x000f4240
 6e4:	40030000 	.word	0x40030000
 6e8:	00000f08 	.word	0x00000f08
 6ec:	0ffff000 	.word	0x0ffff000
 6f0:	00000f0c 	.word	0x00000f0c
 6f4:	00000f18 	.word	0x00000f18
 6f8:	0000c34f 	.word	0x0000c34f

000006fc <TCPWM_Init>:
#include <stdint.h>
#include "tcpwm.h"

void TCPWM_Init(uint8_t tcpwm_Num, TCPWM_Config_t *config)
{
 6fc:	b580      	push	{r7, lr}
 6fe:	b084      	sub	sp, #16
 700:	af00      	add	r7, sp, #0
 702:	0002      	movs	r2, r0
 704:	6039      	str	r1, [r7, #0]
 706:	1dfb      	adds	r3, r7, #7
 708:	701a      	strb	r2, [r3, #0]
    uint32_t mask;
    if(tcpwm_Num > 7){
 70a:	1dfb      	adds	r3, r7, #7
 70c:	781b      	ldrb	r3, [r3, #0]
 70e:	2b07      	cmp	r3, #7
 710:	d84e      	bhi.n	7b0 <TCPWM_Init+0xb4>
        return;
    }
    TCPWM_CNT_Type* tcpwm;
    tcpwm = GET_TCPWM_NUM(tcpwm_Num);
 712:	1dfb      	adds	r3, r7, #7
 714:	781b      	ldrb	r3, [r3, #0]
 716:	019b      	lsls	r3, r3, #6
 718:	4a27      	ldr	r2, [pc, #156]	@ (7b8 <TCPWM_Init+0xbc>)
 71a:	4694      	mov	ip, r2
 71c:	4463      	add	r3, ip
 71e:	60fb      	str	r3, [r7, #12]
    
    TCPWM_Disable(tcpwm_Num);
 720:	1dfb      	adds	r3, r7, #7
 722:	781b      	ldrb	r3, [r3, #0]
 724:	0018      	movs	r0, r3
 726:	f000 f867 	bl	7f8 <TCPWM_Disable>
    TCPWM_SetCounter(tcpwm_Num, 0u);
 72a:	1dfb      	adds	r3, r7, #7
 72c:	781b      	ldrb	r3, [r3, #0]
 72e:	2100      	movs	r1, #0
 730:	0018      	movs	r0, r3
 732:	f000 f8d3 	bl	8dc <TCPWM_SetCounter>
    
    mask = (0x7u << 24u) | (0x7u << 8u);
 736:	4b21      	ldr	r3, [pc, #132]	@ (7bc <TCPWM_Init+0xc0>)
 738:	60bb      	str	r3, [r7, #8]
    tcpwm->CTRL = (tcpwm->CTRL & ~mask) | ((config->mode & 0x07u) << 24u) | ((config->prescaler & 0x07u) << 8u);
 73a:	68fb      	ldr	r3, [r7, #12]
 73c:	681b      	ldr	r3, [r3, #0]
 73e:	68ba      	ldr	r2, [r7, #8]
 740:	43d2      	mvns	r2, r2
 742:	401a      	ands	r2, r3
 744:	683b      	ldr	r3, [r7, #0]
 746:	781b      	ldrb	r3, [r3, #0]
 748:	0619      	lsls	r1, r3, #24
 74a:	23e0      	movs	r3, #224	@ 0xe0
 74c:	04db      	lsls	r3, r3, #19
 74e:	400b      	ands	r3, r1
 750:	431a      	orrs	r2, r3
 752:	683b      	ldr	r3, [r7, #0]
 754:	7b5b      	ldrb	r3, [r3, #13]
 756:	0219      	lsls	r1, r3, #8
 758:	23e0      	movs	r3, #224	@ 0xe0
 75a:	00db      	lsls	r3, r3, #3
 75c:	400b      	ands	r3, r1
 75e:	431a      	orrs	r2, r3
 760:	68fb      	ldr	r3, [r7, #12]
 762:	601a      	str	r2, [r3, #0]
    if(config->mode == 4u){
 764:	683b      	ldr	r3, [r7, #0]
 766:	781b      	ldrb	r3, [r3, #0]
 768:	2b04      	cmp	r3, #4
 76a:	d102      	bne.n	772 <TCPWM_Init+0x76>
        tcpwm->TR_CTRL2 = 0x31; 
 76c:	68fb      	ldr	r3, [r7, #12]
 76e:	2231      	movs	r2, #49	@ 0x31
 770:	629a      	str	r2, [r3, #40]	@ 0x28
    }
    tcpwm->PERIOD = config->period - 1u;
 772:	683b      	ldr	r3, [r7, #0]
 774:	685b      	ldr	r3, [r3, #4]
 776:	1e5a      	subs	r2, r3, #1
 778:	68fb      	ldr	r3, [r7, #12]
 77a:	615a      	str	r2, [r3, #20]
    if (config->compare == 0u) {
 77c:	683b      	ldr	r3, [r7, #0]
 77e:	689b      	ldr	r3, [r3, #8]
 780:	2b00      	cmp	r3, #0
 782:	d103      	bne.n	78c <TCPWM_Init+0x90>
        tcpwm->CC = 0xFFFFu;
 784:	68fb      	ldr	r3, [r7, #12]
 786:	4a0e      	ldr	r2, [pc, #56]	@ (7c0 <TCPWM_Init+0xc4>)
 788:	60da      	str	r2, [r3, #12]
 78a:	e004      	b.n	796 <TCPWM_Init+0x9a>
    } else {
        tcpwm->CC = config->compare - 1u;
 78c:	683b      	ldr	r3, [r7, #0]
 78e:	689b      	ldr	r3, [r3, #8]
 790:	1e5a      	subs	r2, r3, #1
 792:	68fb      	ldr	r3, [r7, #12]
 794:	60da      	str	r2, [r3, #12]
    }
    tcpwm->INTR_MASK = config->intrMask & 0x03;
 796:	683b      	ldr	r3, [r7, #0]
 798:	7b1b      	ldrb	r3, [r3, #12]
 79a:	001a      	movs	r2, r3
 79c:	2303      	movs	r3, #3
 79e:	401a      	ands	r2, r3
 7a0:	68fb      	ldr	r3, [r7, #12]
 7a2:	639a      	str	r2, [r3, #56]	@ 0x38
    TCPWM_Enable(tcpwm_Num);
 7a4:	1dfb      	adds	r3, r7, #7
 7a6:	781b      	ldrb	r3, [r3, #0]
 7a8:	0018      	movs	r0, r3
 7aa:	f000 f80b 	bl	7c4 <TCPWM_Enable>
 7ae:	e000      	b.n	7b2 <TCPWM_Init+0xb6>
        return;
 7b0:	46c0      	nop			@ (mov r8, r8)
}
 7b2:	46bd      	mov	sp, r7
 7b4:	b004      	add	sp, #16
 7b6:	bd80      	pop	{r7, pc}
 7b8:	40200100 	.word	0x40200100
 7bc:	07000700 	.word	0x07000700
 7c0:	0000ffff 	.word	0x0000ffff

000007c4 <TCPWM_Enable>:

void TCPWM_Enable(uint8_t tcpwm_Num)
{
 7c4:	b580      	push	{r7, lr}
 7c6:	b082      	sub	sp, #8
 7c8:	af00      	add	r7, sp, #0
 7ca:	0002      	movs	r2, r0
 7cc:	1dfb      	adds	r3, r7, #7
 7ce:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 7d0:	1dfb      	adds	r3, r7, #7
 7d2:	781b      	ldrb	r3, [r3, #0]
 7d4:	2b07      	cmp	r3, #7
 7d6:	d809      	bhi.n	7ec <TCPWM_Enable+0x28>
        return;
    }
    TCPWM->CTRL |= (1u << tcpwm_Num);
 7d8:	4b06      	ldr	r3, [pc, #24]	@ (7f4 <TCPWM_Enable+0x30>)
 7da:	6819      	ldr	r1, [r3, #0]
 7dc:	1dfb      	adds	r3, r7, #7
 7de:	781b      	ldrb	r3, [r3, #0]
 7e0:	2201      	movs	r2, #1
 7e2:	409a      	lsls	r2, r3
 7e4:	4b03      	ldr	r3, [pc, #12]	@ (7f4 <TCPWM_Enable+0x30>)
 7e6:	430a      	orrs	r2, r1
 7e8:	601a      	str	r2, [r3, #0]
 7ea:	e000      	b.n	7ee <TCPWM_Enable+0x2a>
        return;
 7ec:	46c0      	nop			@ (mov r8, r8)
}
 7ee:	46bd      	mov	sp, r7
 7f0:	b002      	add	sp, #8
 7f2:	bd80      	pop	{r7, pc}
 7f4:	40200000 	.word	0x40200000

000007f8 <TCPWM_Disable>:

void TCPWM_Disable(uint8_t tcpwm_Num)
{
 7f8:	b580      	push	{r7, lr}
 7fa:	b082      	sub	sp, #8
 7fc:	af00      	add	r7, sp, #0
 7fe:	0002      	movs	r2, r0
 800:	1dfb      	adds	r3, r7, #7
 802:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 804:	1dfb      	adds	r3, r7, #7
 806:	781b      	ldrb	r3, [r3, #0]
 808:	2b07      	cmp	r3, #7
 80a:	d80b      	bhi.n	824 <TCPWM_Disable+0x2c>
        return;
    }
    TCPWM->CTRL &= ~(1u << tcpwm_Num);
 80c:	4b07      	ldr	r3, [pc, #28]	@ (82c <TCPWM_Disable+0x34>)
 80e:	681a      	ldr	r2, [r3, #0]
 810:	1dfb      	adds	r3, r7, #7
 812:	781b      	ldrb	r3, [r3, #0]
 814:	2101      	movs	r1, #1
 816:	4099      	lsls	r1, r3
 818:	000b      	movs	r3, r1
 81a:	43d9      	mvns	r1, r3
 81c:	4b03      	ldr	r3, [pc, #12]	@ (82c <TCPWM_Disable+0x34>)
 81e:	400a      	ands	r2, r1
 820:	601a      	str	r2, [r3, #0]
 822:	e000      	b.n	826 <TCPWM_Disable+0x2e>
        return;
 824:	46c0      	nop			@ (mov r8, r8)
}
 826:	46bd      	mov	sp, r7
 828:	b002      	add	sp, #8
 82a:	bd80      	pop	{r7, pc}
 82c:	40200000 	.word	0x40200000

00000830 <TCPWM_Start>:

void TCPWM_Start(uint8_t tcpwm_Num)
{
 830:	b580      	push	{r7, lr}
 832:	b082      	sub	sp, #8
 834:	af00      	add	r7, sp, #0
 836:	0002      	movs	r2, r0
 838:	1dfb      	adds	r3, r7, #7
 83a:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 83c:	1dfb      	adds	r3, r7, #7
 83e:	781b      	ldrb	r3, [r3, #0]
 840:	2b07      	cmp	r3, #7
 842:	d80a      	bhi.n	85a <TCPWM_Start+0x2a>
        return;
    }
    TCPWM->CMD |= (1u << (24u + tcpwm_Num));
 844:	4b07      	ldr	r3, [pc, #28]	@ (864 <TCPWM_Start+0x34>)
 846:	6899      	ldr	r1, [r3, #8]
 848:	1dfb      	adds	r3, r7, #7
 84a:	781b      	ldrb	r3, [r3, #0]
 84c:	3318      	adds	r3, #24
 84e:	2201      	movs	r2, #1
 850:	409a      	lsls	r2, r3
 852:	4b04      	ldr	r3, [pc, #16]	@ (864 <TCPWM_Start+0x34>)
 854:	430a      	orrs	r2, r1
 856:	609a      	str	r2, [r3, #8]
 858:	e000      	b.n	85c <TCPWM_Start+0x2c>
        return;
 85a:	46c0      	nop			@ (mov r8, r8)
}
 85c:	46bd      	mov	sp, r7
 85e:	b002      	add	sp, #8
 860:	bd80      	pop	{r7, pc}
 862:	46c0      	nop			@ (mov r8, r8)
 864:	40200000 	.word	0x40200000

00000868 <TCPWM_Stop>:

void TCPWM_Stop(uint8_t tcpwm_Num)
{
 868:	b580      	push	{r7, lr}
 86a:	b082      	sub	sp, #8
 86c:	af00      	add	r7, sp, #0
 86e:	0002      	movs	r2, r0
 870:	1dfb      	adds	r3, r7, #7
 872:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 874:	1dfb      	adds	r3, r7, #7
 876:	781b      	ldrb	r3, [r3, #0]
 878:	2b07      	cmp	r3, #7
 87a:	d80a      	bhi.n	892 <TCPWM_Stop+0x2a>
        return;
    }
    TCPWM->CMD |= (1u << (16u + tcpwm_Num));
 87c:	4b07      	ldr	r3, [pc, #28]	@ (89c <TCPWM_Stop+0x34>)
 87e:	6899      	ldr	r1, [r3, #8]
 880:	1dfb      	adds	r3, r7, #7
 882:	781b      	ldrb	r3, [r3, #0]
 884:	3310      	adds	r3, #16
 886:	2201      	movs	r2, #1
 888:	409a      	lsls	r2, r3
 88a:	4b04      	ldr	r3, [pc, #16]	@ (89c <TCPWM_Stop+0x34>)
 88c:	430a      	orrs	r2, r1
 88e:	609a      	str	r2, [r3, #8]
 890:	e000      	b.n	894 <TCPWM_Stop+0x2c>
        return;
 892:	46c0      	nop			@ (mov r8, r8)
}
 894:	46bd      	mov	sp, r7
 896:	b002      	add	sp, #8
 898:	bd80      	pop	{r7, pc}
 89a:	46c0      	nop			@ (mov r8, r8)
 89c:	40200000 	.word	0x40200000

000008a0 <TCPWM_GetCounter>:

uint32_t TCPWM_GetCounter(uint8_t tcpwm_Num)
{
 8a0:	b580      	push	{r7, lr}
 8a2:	b084      	sub	sp, #16
 8a4:	af00      	add	r7, sp, #0
 8a6:	0002      	movs	r2, r0
 8a8:	1dfb      	adds	r3, r7, #7
 8aa:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 8ac:	1dfb      	adds	r3, r7, #7
 8ae:	781b      	ldrb	r3, [r3, #0]
 8b0:	2b07      	cmp	r3, #7
 8b2:	d901      	bls.n	8b8 <TCPWM_GetCounter+0x18>
        return 0;
 8b4:	2300      	movs	r3, #0
 8b6:	e00a      	b.n	8ce <TCPWM_GetCounter+0x2e>
    }
    TCPWM_CNT_Type* tcpwm;
    tcpwm = GET_TCPWM_NUM(tcpwm_Num);
 8b8:	1dfb      	adds	r3, r7, #7
 8ba:	781b      	ldrb	r3, [r3, #0]
 8bc:	019b      	lsls	r3, r3, #6
 8be:	4a06      	ldr	r2, [pc, #24]	@ (8d8 <TCPWM_GetCounter+0x38>)
 8c0:	4694      	mov	ip, r2
 8c2:	4463      	add	r3, ip
 8c4:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(tcpwm->COUNTER & 0x0000FFFFu);
 8c6:	68fb      	ldr	r3, [r7, #12]
 8c8:	689b      	ldr	r3, [r3, #8]
 8ca:	041b      	lsls	r3, r3, #16
 8cc:	0c1b      	lsrs	r3, r3, #16
}
 8ce:	0018      	movs	r0, r3
 8d0:	46bd      	mov	sp, r7
 8d2:	b004      	add	sp, #16
 8d4:	bd80      	pop	{r7, pc}
 8d6:	46c0      	nop			@ (mov r8, r8)
 8d8:	40200100 	.word	0x40200100

000008dc <TCPWM_SetCounter>:

void TCPWM_SetCounter(uint8_t tcpwm_Num, uint32_t count)
{
 8dc:	b580      	push	{r7, lr}
 8de:	b084      	sub	sp, #16
 8e0:	af00      	add	r7, sp, #0
 8e2:	0002      	movs	r2, r0
 8e4:	6039      	str	r1, [r7, #0]
 8e6:	1dfb      	adds	r3, r7, #7
 8e8:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 8ea:	1dfb      	adds	r3, r7, #7
 8ec:	781b      	ldrb	r3, [r3, #0]
 8ee:	2b07      	cmp	r3, #7
 8f0:	d80a      	bhi.n	908 <TCPWM_SetCounter+0x2c>
        return;
    }
    TCPWM_CNT_Type* tcpwm;
    tcpwm = GET_TCPWM_NUM(tcpwm_Num);
 8f2:	1dfb      	adds	r3, r7, #7
 8f4:	781b      	ldrb	r3, [r3, #0]
 8f6:	019b      	lsls	r3, r3, #6
 8f8:	4a05      	ldr	r2, [pc, #20]	@ (910 <TCPWM_SetCounter+0x34>)
 8fa:	4694      	mov	ip, r2
 8fc:	4463      	add	r3, ip
 8fe:	60fb      	str	r3, [r7, #12]
    tcpwm->COUNTER = count;
 900:	68fb      	ldr	r3, [r7, #12]
 902:	683a      	ldr	r2, [r7, #0]
 904:	609a      	str	r2, [r3, #8]
 906:	e000      	b.n	90a <TCPWM_SetCounter+0x2e>
        return;
 908:	46c0      	nop			@ (mov r8, r8)
}
 90a:	46bd      	mov	sp, r7
 90c:	b004      	add	sp, #16
 90e:	bd80      	pop	{r7, pc}
 910:	40200100 	.word	0x40200100

00000914 <TCPWM_ClearInterrupt>:

void TCPWM_ClearInterrupt(uint8_t tcpwm_Num, uint8_t intrMask)
{
 914:	b580      	push	{r7, lr}
 916:	b084      	sub	sp, #16
 918:	af00      	add	r7, sp, #0
 91a:	0002      	movs	r2, r0
 91c:	1dfb      	adds	r3, r7, #7
 91e:	701a      	strb	r2, [r3, #0]
 920:	1dbb      	adds	r3, r7, #6
 922:	1c0a      	adds	r2, r1, #0
 924:	701a      	strb	r2, [r3, #0]
    if(tcpwm_Num > 7){
 926:	1dfb      	adds	r3, r7, #7
 928:	781b      	ldrb	r3, [r3, #0]
 92a:	2b07      	cmp	r3, #7
 92c:	d80d      	bhi.n	94a <TCPWM_ClearInterrupt+0x36>
        return;
    }
    TCPWM_CNT_Type* tcpwm;
    tcpwm = GET_TCPWM_NUM(tcpwm_Num);
 92e:	1dfb      	adds	r3, r7, #7
 930:	781b      	ldrb	r3, [r3, #0]
 932:	019b      	lsls	r3, r3, #6
 934:	4a07      	ldr	r2, [pc, #28]	@ (954 <TCPWM_ClearInterrupt+0x40>)
 936:	4694      	mov	ip, r2
 938:	4463      	add	r3, ip
 93a:	60fb      	str	r3, [r7, #12]
    tcpwm->INTR = intrMask & 0x03;
 93c:	1dbb      	adds	r3, r7, #6
 93e:	781b      	ldrb	r3, [r3, #0]
 940:	2203      	movs	r2, #3
 942:	401a      	ands	r2, r3
 944:	68fb      	ldr	r3, [r7, #12]
 946:	631a      	str	r2, [r3, #48]	@ 0x30
 948:	e000      	b.n	94c <TCPWM_ClearInterrupt+0x38>
        return;
 94a:	46c0      	nop			@ (mov r8, r8)
}
 94c:	46bd      	mov	sp, r7
 94e:	b004      	add	sp, #16
 950:	bd80      	pop	{r7, pc}
 952:	46c0      	nop			@ (mov r8, r8)
 954:	40200100 	.word	0x40200100

00000958 <IRQ_EnableGlobal>:
#include <stdint.h>

/*
 * Uses the Thumb-2 "CPSIE i" instruction.
 */
void IRQ_EnableGlobal(void) {
 958:	b580      	push	{r7, lr}
 95a:	af00      	add	r7, sp, #0
    __asm volatile ("cpsie i" : : : "memory");
 95c:	b662      	cpsie	i
}
 95e:	46c0      	nop			@ (mov r8, r8)
 960:	46bd      	mov	sp, r7
 962:	bd80      	pop	{r7, pc}

00000964 <IRQ_DisableGlobal>:

/*
 * Uses the Thumb-2 "CPSID i" instruction.
 */
void IRQ_DisableGlobal(void) {
 964:	b580      	push	{r7, lr}
 966:	af00      	add	r7, sp, #0
    __asm volatile ("cpsid i" : : : "memory");
 968:	b672      	cpsid	i
}
 96a:	46c0      	nop			@ (mov r8, r8)
 96c:	46bd      	mov	sp, r7
 96e:	bd80      	pop	{r7, pc}

00000970 <NVIC_SetPriority>:

void NVIC_SetPriority(uint32_t IRQn, uint32_t priority)
{
 970:	b580      	push	{r7, lr}
 972:	b084      	sub	sp, #16
 974:	af00      	add	r7, sp, #0
 976:	6078      	str	r0, [r7, #4]
 978:	6039      	str	r1, [r7, #0]
    if ((int32_t)(IRQn) >= 0){
 97a:	687b      	ldr	r3, [r7, #4]
 97c:	2b00      	cmp	r3, #0
 97e:	db20      	blt.n	9c2 <NVIC_SetPriority+0x52>
        uint32_t IRQ_LDX = IRQn >> 2u;
 980:	687b      	ldr	r3, [r7, #4]
 982:	089b      	lsrs	r3, r3, #2
 984:	60fb      	str	r3, [r7, #12]
        NVIC->IPR[IRQ_LDX] = (NVIC->IPR[IRQ_LDX] & ~(0xFFUL << ((IRQn & 0x03) << 3))) | (((priority & 0x03) << 6) << ((IRQn & 0x03) << 3));
 986:	4a11      	ldr	r2, [pc, #68]	@ (9cc <NVIC_SetPriority+0x5c>)
 988:	68fb      	ldr	r3, [r7, #12]
 98a:	33c0      	adds	r3, #192	@ 0xc0
 98c:	009b      	lsls	r3, r3, #2
 98e:	589b      	ldr	r3, [r3, r2]
 990:	687a      	ldr	r2, [r7, #4]
 992:	00d2      	lsls	r2, r2, #3
 994:	2118      	movs	r1, #24
 996:	400a      	ands	r2, r1
 998:	21ff      	movs	r1, #255	@ 0xff
 99a:	4091      	lsls	r1, r2
 99c:	000a      	movs	r2, r1
 99e:	43d2      	mvns	r2, r2
 9a0:	401a      	ands	r2, r3
 9a2:	683b      	ldr	r3, [r7, #0]
 9a4:	019b      	lsls	r3, r3, #6
 9a6:	21ff      	movs	r1, #255	@ 0xff
 9a8:	4019      	ands	r1, r3
 9aa:	687b      	ldr	r3, [r7, #4]
 9ac:	00db      	lsls	r3, r3, #3
 9ae:	2018      	movs	r0, #24
 9b0:	4003      	ands	r3, r0
 9b2:	4099      	lsls	r1, r3
 9b4:	000b      	movs	r3, r1
 9b6:	4905      	ldr	r1, [pc, #20]	@ (9cc <NVIC_SetPriority+0x5c>)
 9b8:	431a      	orrs	r2, r3
 9ba:	68fb      	ldr	r3, [r7, #12]
 9bc:	33c0      	adds	r3, #192	@ 0xc0
 9be:	009b      	lsls	r3, r3, #2
 9c0:	505a      	str	r2, [r3, r1]
    }
}
 9c2:	46c0      	nop			@ (mov r8, r8)
 9c4:	46bd      	mov	sp, r7
 9c6:	b004      	add	sp, #16
 9c8:	bd80      	pop	{r7, pc}
 9ca:	46c0      	nop			@ (mov r8, r8)
 9cc:	e000e100 	.word	0xe000e100

000009d0 <NVIC_ClearPendingIRQ>:

void NVIC_ClearPendingIRQ(uint32_t IRQn)
{
 9d0:	b580      	push	{r7, lr}
 9d2:	b082      	sub	sp, #8
 9d4:	af00      	add	r7, sp, #0
 9d6:	6078      	str	r0, [r7, #4]
  if ((int32_t)(IRQn) >= 0)
 9d8:	687b      	ldr	r3, [r7, #4]
 9da:	2b00      	cmp	r3, #0
 9dc:	db08      	blt.n	9f0 <NVIC_ClearPendingIRQ+0x20>
  {
    NVIC->ICPR = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 9de:	687b      	ldr	r3, [r7, #4]
 9e0:	221f      	movs	r2, #31
 9e2:	4013      	ands	r3, r2
 9e4:	4904      	ldr	r1, [pc, #16]	@ (9f8 <NVIC_ClearPendingIRQ+0x28>)
 9e6:	2201      	movs	r2, #1
 9e8:	409a      	lsls	r2, r3
 9ea:	23c0      	movs	r3, #192	@ 0xc0
 9ec:	005b      	lsls	r3, r3, #1
 9ee:	50ca      	str	r2, [r1, r3]
  }
}
 9f0:	46c0      	nop			@ (mov r8, r8)
 9f2:	46bd      	mov	sp, r7
 9f4:	b002      	add	sp, #8
 9f6:	bd80      	pop	{r7, pc}
 9f8:	e000e100 	.word	0xe000e100

000009fc <NVIC_EnableIRQ>:

void NVIC_EnableIRQ(uint32_t IRQn)
{
 9fc:	b580      	push	{r7, lr}
 9fe:	b082      	sub	sp, #8
 a00:	af00      	add	r7, sp, #0
 a02:	6078      	str	r0, [r7, #4]
  if ((int32_t)(IRQn) >= 0)
 a04:	687b      	ldr	r3, [r7, #4]
 a06:	2b00      	cmp	r3, #0
 a08:	db07      	blt.n	a1a <NVIC_EnableIRQ+0x1e>
  {
    __asm volatile("":::"memory");
    NVIC->ISER = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 a0a:	687b      	ldr	r3, [r7, #4]
 a0c:	221f      	movs	r2, #31
 a0e:	401a      	ands	r2, r3
 a10:	4b04      	ldr	r3, [pc, #16]	@ (a24 <NVIC_EnableIRQ+0x28>)
 a12:	2101      	movs	r1, #1
 a14:	4091      	lsls	r1, r2
 a16:	000a      	movs	r2, r1
 a18:	601a      	str	r2, [r3, #0]
    __asm volatile("":::"memory");
  }
}
 a1a:	46c0      	nop			@ (mov r8, r8)
 a1c:	46bd      	mov	sp, r7
 a1e:	b002      	add	sp, #8
 a20:	bd80      	pop	{r7, pc}
 a22:	46c0      	nop			@ (mov r8, r8)
 a24:	e000e100 	.word	0xe000e100

00000a28 <NVIC_DisableIRQ>:

void NVIC_DisableIRQ(uint32_t IRQn)
{
 a28:	b580      	push	{r7, lr}
 a2a:	b082      	sub	sp, #8
 a2c:	af00      	add	r7, sp, #0
 a2e:	6078      	str	r0, [r7, #4]
  if ((int32_t)(IRQn) >= 0)
 a30:	687b      	ldr	r3, [r7, #4]
 a32:	2b00      	cmp	r3, #0
 a34:	db0c      	blt.n	a50 <NVIC_DisableIRQ+0x28>
  {
    NVIC->ICER = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 a36:	687b      	ldr	r3, [r7, #4]
 a38:	221f      	movs	r2, #31
 a3a:	4013      	ands	r3, r2
 a3c:	4906      	ldr	r1, [pc, #24]	@ (a58 <NVIC_DisableIRQ+0x30>)
 a3e:	2201      	movs	r2, #1
 a40:	409a      	lsls	r2, r3
 a42:	0013      	movs	r3, r2
 a44:	2280      	movs	r2, #128	@ 0x80
 a46:	508b      	str	r3, [r1, r2]
    __asm volatile ("dsb 0xF":::"memory");
 a48:	f3bf 8f4f 	dsb	sy
    __asm volatile ("isb 0xF":::"memory");
 a4c:	f3bf 8f6f 	isb	sy
  }
}
 a50:	46c0      	nop			@ (mov r8, r8)
 a52:	46bd      	mov	sp, r7
 a54:	b002      	add	sp, #8
 a56:	bd80      	pop	{r7, pc}
 a58:	e000e100 	.word	0xe000e100

00000a5c <_init>:
extern uint32_t __bss_start__;
extern uint32_t __bss_end__;

extern uint32_t __STACK_START;
extern uint32_t __STACK_END;
extern void _init(void) {;}
 a5c:	b580      	push	{r7, lr}
 a5e:	af00      	add	r7, sp, #0
 a60:	46c0      	nop			@ (mov r8, r8)
 a62:	46bd      	mov	sp, r7
 a64:	bd80      	pop	{r7, pc}

00000a66 <Reset_handler>:
    (uint32_t)can_interrupt_can_IRQHandler,             /*  26 CAN Interrupt */
    (uint32_t)crypto_interrupt_IRQHandler               /*  27 Crypto Interrupt */
};

void Reset_handler(void)
{
 a66:	b580      	push	{r7, lr}
 a68:	b086      	sub	sp, #24
 a6a:	af00      	add	r7, sp, #0
    //disable watchdog
    (*(uint32_t *) CYREG_WDT_DISABLE_KEY) = CY_SYS_WDT_KEY;
 a6c:	4b1c      	ldr	r3, [pc, #112]	@ (ae0 <Reset_handler+0x7a>)
 a6e:	4a1d      	ldr	r2, [pc, #116]	@ (ae4 <Reset_handler+0x7e>)
 a70:	601a      	str	r2, [r3, #0]

    //copy .data section to SRAM
    uint32_t size = &__data_end - &__data_start;
 a72:	4a1d      	ldr	r2, [pc, #116]	@ (ae8 <Reset_handler+0x82>)
 a74:	4b1d      	ldr	r3, [pc, #116]	@ (aec <Reset_handler+0x86>)
 a76:	1ad3      	subs	r3, r2, r3
 a78:	109b      	asrs	r3, r3, #2
 a7a:	607b      	str	r3, [r7, #4]
    uint32_t *pDst = (uint32_t*)&__data_start;
 a7c:	4b1b      	ldr	r3, [pc, #108]	@ (aec <Reset_handler+0x86>)
 a7e:	617b      	str	r3, [r7, #20]
    uint32_t *pSrc = (uint32_t*)&_la_data;
 a80:	4b1b      	ldr	r3, [pc, #108]	@ (af0 <Reset_handler+0x8a>)
 a82:	613b      	str	r3, [r7, #16]

    for(uint32_t i = 0; i< size; i++)
 a84:	2300      	movs	r3, #0
 a86:	60fb      	str	r3, [r7, #12]
 a88:	e00a      	b.n	aa0 <Reset_handler+0x3a>
    {
        *pDst++ = *pSrc++;
 a8a:	693a      	ldr	r2, [r7, #16]
 a8c:	1d13      	adds	r3, r2, #4
 a8e:	613b      	str	r3, [r7, #16]
 a90:	697b      	ldr	r3, [r7, #20]
 a92:	1d19      	adds	r1, r3, #4
 a94:	6179      	str	r1, [r7, #20]
 a96:	6812      	ldr	r2, [r2, #0]
 a98:	601a      	str	r2, [r3, #0]
    for(uint32_t i = 0; i< size; i++)
 a9a:	68fb      	ldr	r3, [r7, #12]
 a9c:	3301      	adds	r3, #1
 a9e:	60fb      	str	r3, [r7, #12]
 aa0:	68fa      	ldr	r2, [r7, #12]
 aa2:	687b      	ldr	r3, [r7, #4]
 aa4:	429a      	cmp	r2, r3
 aa6:	d3f0      	bcc.n	a8a <Reset_handler+0x24>
    }
    //int the .bss section to zero in SRAM
    size = &__bss_end__ - &__bss_start__;
 aa8:	4a12      	ldr	r2, [pc, #72]	@ (af4 <Reset_handler+0x8e>)
 aaa:	4b13      	ldr	r3, [pc, #76]	@ (af8 <Reset_handler+0x92>)
 aac:	1ad3      	subs	r3, r2, r3
 aae:	109b      	asrs	r3, r3, #2
 ab0:	607b      	str	r3, [r7, #4]
    pDst = (uint32_t*)&__bss_start__;
 ab2:	4b11      	ldr	r3, [pc, #68]	@ (af8 <Reset_handler+0x92>)
 ab4:	617b      	str	r3, [r7, #20]

    for(uint32_t i = 0; i< size; i++)
 ab6:	2300      	movs	r3, #0
 ab8:	60bb      	str	r3, [r7, #8]
 aba:	e007      	b.n	acc <Reset_handler+0x66>
    {
        *pDst++ = 0;
 abc:	697b      	ldr	r3, [r7, #20]
 abe:	1d1a      	adds	r2, r3, #4
 ac0:	617a      	str	r2, [r7, #20]
 ac2:	2200      	movs	r2, #0
 ac4:	601a      	str	r2, [r3, #0]
    for(uint32_t i = 0; i< size; i++)
 ac6:	68bb      	ldr	r3, [r7, #8]
 ac8:	3301      	adds	r3, #1
 aca:	60bb      	str	r3, [r7, #8]
 acc:	68ba      	ldr	r2, [r7, #8]
 ace:	687b      	ldr	r3, [r7, #4]
 ad0:	429a      	cmp	r2, r3
 ad2:	d3f3      	bcc.n	abc <Reset_handler+0x56>
    }

    // Init C std libs
    __libc_init_array();
 ad4:	f000 f8a6 	bl	c24 <__libc_init_array>
    

    //call main()
    main();
 ad8:	f7ff faf2 	bl	c0 <main>

    while (1)
 adc:	46c0      	nop			@ (mov r8, r8)
 ade:	e7fd      	b.n	adc <Reset_handler+0x76>
 ae0:	40030038 	.word	0x40030038
 ae4:	aced8865 	.word	0xaced8865
 ae8:	20000000 	.word	0x20000000
 aec:	20000000 	.word	0x20000000
 af0:	00000c88 	.word	0x00000c88
 af4:	20000000 	.word	0x20000000
 af8:	20000000 	.word	0x20000000

00000afc <Default_Handler>:

/*----------------------------------------------------------------------------
  Default Handler for Exceptions / Interrupts
 *----------------------------------------------------------------------------*/
void Default_Handler(void)
{
 afc:	b580      	push	{r7, lr}
 afe:	af00      	add	r7, sp, #0
    while(1);
 b00:	46c0      	nop			@ (mov r8, r8)
 b02:	e7fd      	b.n	b00 <Default_Handler+0x4>

00000b04 <HRDFLT_Handler>:

/*----------------------------------------------------------------------------
  Default Handler for Hard Fault
 *----------------------------------------------------------------------------*/
void HRDFLT_Handler(void)
{
 b04:	b580      	push	{r7, lr}
 b06:	af00      	add	r7, sp, #0
    while(1);
 b08:	46c0      	nop			@ (mov r8, r8)
 b0a:	e7fd      	b.n	b08 <HRDFLT_Handler+0x4>

00000b0c <__udivsi3>:
 b0c:	2200      	movs	r2, #0
 b0e:	0843      	lsrs	r3, r0, #1
 b10:	428b      	cmp	r3, r1
 b12:	d374      	bcc.n	bfe <__udivsi3+0xf2>
 b14:	0903      	lsrs	r3, r0, #4
 b16:	428b      	cmp	r3, r1
 b18:	d35f      	bcc.n	bda <__udivsi3+0xce>
 b1a:	0a03      	lsrs	r3, r0, #8
 b1c:	428b      	cmp	r3, r1
 b1e:	d344      	bcc.n	baa <__udivsi3+0x9e>
 b20:	0b03      	lsrs	r3, r0, #12
 b22:	428b      	cmp	r3, r1
 b24:	d328      	bcc.n	b78 <__udivsi3+0x6c>
 b26:	0c03      	lsrs	r3, r0, #16
 b28:	428b      	cmp	r3, r1
 b2a:	d30d      	bcc.n	b48 <__udivsi3+0x3c>
 b2c:	22ff      	movs	r2, #255	@ 0xff
 b2e:	0209      	lsls	r1, r1, #8
 b30:	ba12      	rev	r2, r2
 b32:	0c03      	lsrs	r3, r0, #16
 b34:	428b      	cmp	r3, r1
 b36:	d302      	bcc.n	b3e <__udivsi3+0x32>
 b38:	1212      	asrs	r2, r2, #8
 b3a:	0209      	lsls	r1, r1, #8
 b3c:	d065      	beq.n	c0a <__udivsi3+0xfe>
 b3e:	0b03      	lsrs	r3, r0, #12
 b40:	428b      	cmp	r3, r1
 b42:	d319      	bcc.n	b78 <__udivsi3+0x6c>
 b44:	e000      	b.n	b48 <__udivsi3+0x3c>
 b46:	0a09      	lsrs	r1, r1, #8
 b48:	0bc3      	lsrs	r3, r0, #15
 b4a:	428b      	cmp	r3, r1
 b4c:	d301      	bcc.n	b52 <__udivsi3+0x46>
 b4e:	03cb      	lsls	r3, r1, #15
 b50:	1ac0      	subs	r0, r0, r3
 b52:	4152      	adcs	r2, r2
 b54:	0b83      	lsrs	r3, r0, #14
 b56:	428b      	cmp	r3, r1
 b58:	d301      	bcc.n	b5e <__udivsi3+0x52>
 b5a:	038b      	lsls	r3, r1, #14
 b5c:	1ac0      	subs	r0, r0, r3
 b5e:	4152      	adcs	r2, r2
 b60:	0b43      	lsrs	r3, r0, #13
 b62:	428b      	cmp	r3, r1
 b64:	d301      	bcc.n	b6a <__udivsi3+0x5e>
 b66:	034b      	lsls	r3, r1, #13
 b68:	1ac0      	subs	r0, r0, r3
 b6a:	4152      	adcs	r2, r2
 b6c:	0b03      	lsrs	r3, r0, #12
 b6e:	428b      	cmp	r3, r1
 b70:	d301      	bcc.n	b76 <__udivsi3+0x6a>
 b72:	030b      	lsls	r3, r1, #12
 b74:	1ac0      	subs	r0, r0, r3
 b76:	4152      	adcs	r2, r2
 b78:	0ac3      	lsrs	r3, r0, #11
 b7a:	428b      	cmp	r3, r1
 b7c:	d301      	bcc.n	b82 <__udivsi3+0x76>
 b7e:	02cb      	lsls	r3, r1, #11
 b80:	1ac0      	subs	r0, r0, r3
 b82:	4152      	adcs	r2, r2
 b84:	0a83      	lsrs	r3, r0, #10
 b86:	428b      	cmp	r3, r1
 b88:	d301      	bcc.n	b8e <__udivsi3+0x82>
 b8a:	028b      	lsls	r3, r1, #10
 b8c:	1ac0      	subs	r0, r0, r3
 b8e:	4152      	adcs	r2, r2
 b90:	0a43      	lsrs	r3, r0, #9
 b92:	428b      	cmp	r3, r1
 b94:	d301      	bcc.n	b9a <__udivsi3+0x8e>
 b96:	024b      	lsls	r3, r1, #9
 b98:	1ac0      	subs	r0, r0, r3
 b9a:	4152      	adcs	r2, r2
 b9c:	0a03      	lsrs	r3, r0, #8
 b9e:	428b      	cmp	r3, r1
 ba0:	d301      	bcc.n	ba6 <__udivsi3+0x9a>
 ba2:	020b      	lsls	r3, r1, #8
 ba4:	1ac0      	subs	r0, r0, r3
 ba6:	4152      	adcs	r2, r2
 ba8:	d2cd      	bcs.n	b46 <__udivsi3+0x3a>
 baa:	09c3      	lsrs	r3, r0, #7
 bac:	428b      	cmp	r3, r1
 bae:	d301      	bcc.n	bb4 <__udivsi3+0xa8>
 bb0:	01cb      	lsls	r3, r1, #7
 bb2:	1ac0      	subs	r0, r0, r3
 bb4:	4152      	adcs	r2, r2
 bb6:	0983      	lsrs	r3, r0, #6
 bb8:	428b      	cmp	r3, r1
 bba:	d301      	bcc.n	bc0 <__udivsi3+0xb4>
 bbc:	018b      	lsls	r3, r1, #6
 bbe:	1ac0      	subs	r0, r0, r3
 bc0:	4152      	adcs	r2, r2
 bc2:	0943      	lsrs	r3, r0, #5
 bc4:	428b      	cmp	r3, r1
 bc6:	d301      	bcc.n	bcc <__udivsi3+0xc0>
 bc8:	014b      	lsls	r3, r1, #5
 bca:	1ac0      	subs	r0, r0, r3
 bcc:	4152      	adcs	r2, r2
 bce:	0903      	lsrs	r3, r0, #4
 bd0:	428b      	cmp	r3, r1
 bd2:	d301      	bcc.n	bd8 <__udivsi3+0xcc>
 bd4:	010b      	lsls	r3, r1, #4
 bd6:	1ac0      	subs	r0, r0, r3
 bd8:	4152      	adcs	r2, r2
 bda:	08c3      	lsrs	r3, r0, #3
 bdc:	428b      	cmp	r3, r1
 bde:	d301      	bcc.n	be4 <__udivsi3+0xd8>
 be0:	00cb      	lsls	r3, r1, #3
 be2:	1ac0      	subs	r0, r0, r3
 be4:	4152      	adcs	r2, r2
 be6:	0883      	lsrs	r3, r0, #2
 be8:	428b      	cmp	r3, r1
 bea:	d301      	bcc.n	bf0 <__udivsi3+0xe4>
 bec:	008b      	lsls	r3, r1, #2
 bee:	1ac0      	subs	r0, r0, r3
 bf0:	4152      	adcs	r2, r2
 bf2:	0843      	lsrs	r3, r0, #1
 bf4:	428b      	cmp	r3, r1
 bf6:	d301      	bcc.n	bfc <__udivsi3+0xf0>
 bf8:	004b      	lsls	r3, r1, #1
 bfa:	1ac0      	subs	r0, r0, r3
 bfc:	4152      	adcs	r2, r2
 bfe:	1a41      	subs	r1, r0, r1
 c00:	d200      	bcs.n	c04 <__udivsi3+0xf8>
 c02:	4601      	mov	r1, r0
 c04:	4152      	adcs	r2, r2
 c06:	4610      	mov	r0, r2
 c08:	4770      	bx	lr
 c0a:	e7ff      	b.n	c0c <__udivsi3+0x100>
 c0c:	b501      	push	{r0, lr}
 c0e:	2000      	movs	r0, #0
 c10:	f000 f806 	bl	c20 <__aeabi_idiv0>
 c14:	bd02      	pop	{r1, pc}
 c16:	46c0      	nop			@ (mov r8, r8)

00000c18 <__aeabi_uidivmod>:
 c18:	2900      	cmp	r1, #0
 c1a:	d0f7      	beq.n	c0c <__udivsi3+0x100>
 c1c:	e776      	b.n	b0c <__udivsi3>
 c1e:	4770      	bx	lr

00000c20 <__aeabi_idiv0>:
 c20:	4770      	bx	lr
 c22:	46c0      	nop			@ (mov r8, r8)

00000c24 <__libc_init_array>:
 c24:	b570      	push	{r4, r5, r6, lr}
 c26:	2600      	movs	r6, #0
 c28:	4c0c      	ldr	r4, [pc, #48]	@ (c5c <__libc_init_array+0x38>)
 c2a:	4d0d      	ldr	r5, [pc, #52]	@ (c60 <__libc_init_array+0x3c>)
 c2c:	1b64      	subs	r4, r4, r5
 c2e:	10a4      	asrs	r4, r4, #2
 c30:	42a6      	cmp	r6, r4
 c32:	d109      	bne.n	c48 <__libc_init_array+0x24>
 c34:	2600      	movs	r6, #0
 c36:	f7ff ff11 	bl	a5c <_init>
 c3a:	4c0a      	ldr	r4, [pc, #40]	@ (c64 <__libc_init_array+0x40>)
 c3c:	4d0a      	ldr	r5, [pc, #40]	@ (c68 <__libc_init_array+0x44>)
 c3e:	1b64      	subs	r4, r4, r5
 c40:	10a4      	asrs	r4, r4, #2
 c42:	42a6      	cmp	r6, r4
 c44:	d105      	bne.n	c52 <__libc_init_array+0x2e>
 c46:	bd70      	pop	{r4, r5, r6, pc}
 c48:	00b3      	lsls	r3, r6, #2
 c4a:	58eb      	ldr	r3, [r5, r3]
 c4c:	4798      	blx	r3
 c4e:	3601      	adds	r6, #1
 c50:	e7ee      	b.n	c30 <__libc_init_array+0xc>
 c52:	00b3      	lsls	r3, r6, #2
 c54:	58eb      	ldr	r3, [r5, r3]
 c56:	4798      	blx	r3
 c58:	3601      	adds	r6, #1
 c5a:	e7f2      	b.n	c42 <__libc_init_array+0x1e>
	...

00000c6c <tcpwm2_config>:
 c6c:	0000 0000 03e8 0000 0000 0000 0001 0000     ................

00000c7c <LED8_P1_6_config>:
 c7c:	0001 0000 0006 0000 0000 0000               ............
