<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/arruk/TRYonRISCV/RTL/PRIMER25k/impl/gwsynthesis/PRIMER25k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/arruk/TRYonRISCV/RTL/PRIMER25k/src/soc.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jan  1 21:08:26 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>10097</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>15123</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>7713</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">37.362(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>-71487.703</td>
<td>7713</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-16.765</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_619_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>26.695</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-16.762</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2642_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.704</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-16.762</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2514_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.704</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-16.762</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_113_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>26.711</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-16.757</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3146_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>26.724</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-16.756</td>
<td>CPU/fd_PC_13_s0/Q</td>
<td>DATA/ROM_ROM_0_13_s/AD[1]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>26.797</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-16.750</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2493_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>26.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-16.749</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3126_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.033</td>
<td>26.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-16.749</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3122_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.033</td>
<td>26.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-16.748</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3845_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>26.683</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-16.748</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2821_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>26.683</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-16.743</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3254_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.027</td>
<td>26.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-16.743</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3250_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.027</td>
<td>26.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-16.743</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3175_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.012</td>
<td>26.692</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-16.743</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2529_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.012</td>
<td>26.692</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-16.734</td>
<td>CPU/fd_PC_13_s0/Q</td>
<td>DATA/ROM_ROM_0_7_s/AD[7]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.040</td>
<td>26.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-16.733</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_296_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>26.673</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-16.726</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_3636_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>26.655</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-16.726</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_1972_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>26.655</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-16.726</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_1840_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>26.655</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-16.725</td>
<td>CPU/fd_PC_13_s0/Q</td>
<td>DATA/ROM_ROM_0_13_s/AD[3]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>26.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-16.722</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_1306_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.027</td>
<td>26.691</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-16.722</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_4006_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.015</td>
<td>26.649</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-16.720</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2258_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>26.649</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-16.719</td>
<td>DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
<td>CPU/BHT_BHT_RAMREG_2428_G[1]_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>26.681</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>UART/cnt_7_s1/Q</td>
<td>UART/cnt_7_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>UART/cnt_3_s1/Q</td>
<td>UART/cnt_3_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>CPU/instret_0_s0/Q</td>
<td>CPU/instret_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.278</td>
<td>UART/data_0_s3/Q</td>
<td>UART/data_0_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>CPU/fd_PC_19_s0/Q</td>
<td>CPU/de_PC_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.225</td>
</tr>
<tr>
<td>6</td>
<td>0.298</td>
<td>CPU/em_rs2_2_s0/Q</td>
<td>DATA/RAM_0_RAM_0_0_2_s/DI[0]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.325</td>
</tr>
<tr>
<td>7</td>
<td>0.328</td>
<td>UART/cnt_0_s1/Q</td>
<td>UART/cnt_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>8</td>
<td>0.328</td>
<td>CPU/cycle_0_s0/Q</td>
<td>CPU/cycle_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>CPU/em_IR_22_s0/Q</td>
<td>CPU/mw_IR_22_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>CPU/em_IR_25_s0/Q</td>
<td>CPU/mw_IR_25_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.338</td>
<td>UART/data_7_s1/Q</td>
<td>UART/data_6_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>12</td>
<td>0.338</td>
<td>CPU/em_RES_18_s0/Q</td>
<td>CPU/mw_RES_18_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>13</td>
<td>0.338</td>
<td>CPU/em_IR_7_s0/Q</td>
<td>CPU/mw_IR_7_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>14</td>
<td>0.338</td>
<td>CPU/fd_PC_3_s0/Q</td>
<td>CPU/de_PC_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>15</td>
<td>0.338</td>
<td>CPU/fd_PC_14_s0/Q</td>
<td>CPU/de_PC_14_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>16</td>
<td>0.338</td>
<td>CPU/fd_PC_29_s0/Q</td>
<td>CPU/de_PC_29_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>17</td>
<td>0.338</td>
<td>CPU/fd_PC_30_s0/Q</td>
<td>CPU/de_PC_30_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>18</td>
<td>0.338</td>
<td>CPU/fd_PC_31_s0/Q</td>
<td>CPU/de_PC_31_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>19</td>
<td>0.338</td>
<td>CPU/fd_PC_0_s0/Q</td>
<td>CPU/PC_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>20</td>
<td>0.341</td>
<td>CPU/em_IR_11_s0/Q</td>
<td>CPU/mw_IR_11_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>21</td>
<td>0.341</td>
<td>CPU/fd_PC_4_s0/Q</td>
<td>CPU/de_PC_4_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>22</td>
<td>0.344</td>
<td>UART/cnt_1_s0/Q</td>
<td>UART/cnt_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>23</td>
<td>0.344</td>
<td>UART/cnt_1_s0/Q</td>
<td>UART/cnt_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>24</td>
<td>0.364</td>
<td>UART/data_3_s1/Q</td>
<td>UART/data_2_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.393</td>
</tr>
<tr>
<td>25</td>
<td>0.370</td>
<td>CPU/em_ADDR_12_s0/Q</td>
<td>DATA/RAM_0_RAM_0_0_4_s/AD[10]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.421</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CPU/reg_file_reg_file_0_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_0_RAM_0_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_1_RAM_1_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_1_RAM_1_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_2_RAM_2_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CPU/gowin_add_SDPB_reg_file_reg_file_0_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_2_RAM_2_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/RAM_3_RAM_3_0_6_s</td>
</tr>
<tr>
<td>10</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>DATA/ROM_ROM_0_3_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_619_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.309</td>
<td>6.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C80[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_619_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C80[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_619_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.544</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C80[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_619_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.501, 20.608%; route: 18.972, 71.071%; tC2Q: 2.221, 8.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2642_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.318</td>
<td>6.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C72[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2642_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C72[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2642_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.556</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C72[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2642_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.100%; route: 19.115, 71.582%; tC2Q: 2.221, 8.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2514_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.318</td>
<td>6.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C72[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2514_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C72[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_2514_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.556</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C72[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_2514_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.100%; route: 19.115, 71.582%; tC2Q: 2.221, 8.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_113_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.325</td>
<td>6.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C58[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_113_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C58[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_113_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.564</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C58[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_113_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.095%; route: 19.123, 71.590%; tC2Q: 2.221, 8.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3146_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.338</td>
<td>6.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C64[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3146_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.638</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C64[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_3146_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.581</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C64[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_3146_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.085%; route: 19.135, 71.603%; tC2Q: 2.221, 8.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.871%; route: 1.956, 74.129%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATA/ROM_ROM_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>CPU/fd_PC_13_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2051</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_13_s0/Q</td>
</tr>
<tr>
<td>11.747</td>
<td>8.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s11243/I2</td>
</tr>
<tr>
<td>12.264</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s11243/F</td>
</tr>
<tr>
<td>12.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][A]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s9525/I1</td>
</tr>
<tr>
<td>12.400</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s9525/O</td>
</tr>
<tr>
<td>12.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s8666/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s8666/O</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[1][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s8237/I0</td>
</tr>
<tr>
<td>12.572</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[1][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s8237/O</td>
</tr>
<tr>
<td>12.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[3][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s8022/I1</td>
</tr>
<tr>
<td>12.659</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s8022/O</td>
</tr>
<tr>
<td>13.562</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[0][A]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s78/I0</td>
</tr>
<tr>
<td>14.024</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C51[0][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s78/F</td>
</tr>
<tr>
<td>15.171</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][B]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s27/I1</td>
</tr>
<tr>
<td>15.692</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s27/F</td>
</tr>
<tr>
<td>16.492</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][A]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s8/I2</td>
</tr>
<tr>
<td>16.907</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s8/F</td>
</tr>
<tr>
<td>16.910</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][B]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s2/I2</td>
</tr>
<tr>
<td>17.325</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s2/F</td>
</tr>
<tr>
<td>17.328</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[0][A]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.854</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C68[0][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s0/F</td>
</tr>
<tr>
<td>20.520</td>
<td>2.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>CPU/f_PC_31_s2/I0</td>
</tr>
<tr>
<td>20.981</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">CPU/f_PC_31_s2/F</td>
</tr>
<tr>
<td>22.411</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>CPU/imem_addr_2_s2/I2</td>
</tr>
<tr>
<td>22.873</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">CPU/imem_addr_2_s2/F</td>
</tr>
<tr>
<td>29.443</td>
<td>6.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td style=" font-weight:bold;">DATA/ROM_ROM_0_13_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td>DATA/ROM_ROM_0_13_s/CLK</td>
</tr>
<tr>
<td>12.687</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td>DATA/ROM_ROM_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.173, 15.570%; route: 22.257, 83.058%; tC2Q: 0.368, 1.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2493_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.298</td>
<td>6.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C61[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2493_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C61[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2493_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.548</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C61[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2493_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.115%; route: 19.095, 71.560%; tC2Q: 2.221, 8.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3126_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.267</td>
<td>6.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3126_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_3126_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.517</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C47[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_3126_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.501, 20.641%; route: 18.930, 71.025%; tC2Q: 2.221, 8.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3122_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.267</td>
<td>6.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3122_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_3122_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.517</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_3122_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.501, 20.641%; route: 18.930, 71.025%; tC2Q: 2.221, 8.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3845_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.297</td>
<td>6.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C73[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3845_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C73[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_3845_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.548</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C73[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_3845_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.116%; route: 19.094, 71.559%; tC2Q: 2.221, 8.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2821_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.297</td>
<td>6.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C73[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2821_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.606</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C73[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2821_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.548</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C73[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2821_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.116%; route: 19.094, 71.559%; tC2Q: 2.221, 8.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.193%; route: 1.923, 73.807%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3254_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.267</td>
<td>6.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3254_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_3254_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.523</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C47[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_3254_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.501, 20.641%; route: 18.930, 71.025%; tC2Q: 2.221, 8.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3250_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.267</td>
<td>6.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3250_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.587</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_3250_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.523</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C47[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_3250_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.501, 20.641%; route: 18.930, 71.025%; tC2Q: 2.221, 8.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.383%; route: 1.904, 73.617%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3175_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.306</td>
<td>6.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3175_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_3175_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.562</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C83[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_3175_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.501, 20.610%; route: 18.969, 71.068%; tC2Q: 2.221, 8.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2529_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.306</td>
<td>6.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2529_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C83[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_2529_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.562</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C83[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_2529_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.501, 20.610%; route: 18.969, 71.068%; tC2Q: 2.221, 8.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATA/ROM_ROM_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>CPU/fd_PC_13_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2051</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_13_s0/Q</td>
</tr>
<tr>
<td>11.747</td>
<td>8.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s11243/I2</td>
</tr>
<tr>
<td>12.264</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s11243/F</td>
</tr>
<tr>
<td>12.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][A]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s9525/I1</td>
</tr>
<tr>
<td>12.400</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s9525/O</td>
</tr>
<tr>
<td>12.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s8666/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s8666/O</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[1][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s8237/I0</td>
</tr>
<tr>
<td>12.572</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[1][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s8237/O</td>
</tr>
<tr>
<td>12.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[3][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s8022/I1</td>
</tr>
<tr>
<td>12.659</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s8022/O</td>
</tr>
<tr>
<td>13.562</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[0][A]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s78/I0</td>
</tr>
<tr>
<td>14.024</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C51[0][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s78/F</td>
</tr>
<tr>
<td>15.171</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][B]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s27/I1</td>
</tr>
<tr>
<td>15.692</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s27/F</td>
</tr>
<tr>
<td>16.492</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][A]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s8/I2</td>
</tr>
<tr>
<td>16.907</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s8/F</td>
</tr>
<tr>
<td>16.910</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][B]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s2/I2</td>
</tr>
<tr>
<td>17.325</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s2/F</td>
</tr>
<tr>
<td>17.328</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[0][A]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.854</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C68[0][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s0/F</td>
</tr>
<tr>
<td>20.520</td>
<td>2.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>CPU/f_PC_31_s2/I0</td>
</tr>
<tr>
<td>20.981</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">CPU/f_PC_31_s2/F</td>
</tr>
<tr>
<td>22.376</td>
<td>1.395</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>CPU/imem_addr_8_s1/I2</td>
</tr>
<tr>
<td>22.838</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">CPU/imem_addr_8_s1/F</td>
</tr>
<tr>
<td>29.411</td>
<td>6.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td style=" font-weight:bold;">DATA/ROM_ROM_0_7_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.605</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>DATA/ROM_ROM_0_7_s/CLK</td>
</tr>
<tr>
<td>12.677</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19]</td>
<td>DATA/ROM_ROM_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.173, 15.589%; route: 22.226, 83.038%; tC2Q: 0.368, 1.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.203%; route: 1.922, 73.797%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_296_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.287</td>
<td>6.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_296_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_296_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.554</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C40[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_296_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.123%; route: 19.084, 71.549%; tC2Q: 2.221, 8.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_3636_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.269</td>
<td>6.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_3636_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_3636_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.543</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C48[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_3636_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.501, 20.639%; route: 18.933, 71.028%; tC2Q: 2.221, 8.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_1972_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.269</td>
<td>6.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_1972_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_1972_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.543</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C48[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_1972_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.501, 20.639%; route: 18.933, 71.028%; tC2Q: 2.221, 8.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_1840_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.269</td>
<td>6.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_1840_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_1840_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.543</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C48[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_1840_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.501, 20.639%; route: 18.933, 71.028%; tC2Q: 2.221, 8.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATA/ROM_ROM_0_13_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>CPU/fd_PC_13_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>2051</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_13_s0/Q</td>
</tr>
<tr>
<td>11.747</td>
<td>8.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s11243/I2</td>
</tr>
<tr>
<td>12.264</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s11243/F</td>
</tr>
<tr>
<td>12.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][A]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s9525/I1</td>
</tr>
<tr>
<td>12.400</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s9525/O</td>
</tr>
<tr>
<td>12.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s8666/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s8666/O</td>
</tr>
<tr>
<td>12.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[1][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s8237/I0</td>
</tr>
<tr>
<td>12.572</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[1][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s8237/O</td>
</tr>
<tr>
<td>12.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[3][B]</td>
<td>CPU/BHT_RAMOUT_6142_G[11]_s8022/I1</td>
</tr>
<tr>
<td>12.659</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[3][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_6142_G[11]_s8022/O</td>
</tr>
<tr>
<td>13.562</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[0][A]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s78/I0</td>
</tr>
<tr>
<td>14.024</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C51[0][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s78/F</td>
</tr>
<tr>
<td>15.171</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][B]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s27/I1</td>
</tr>
<tr>
<td>15.692</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C50[3][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s27/F</td>
</tr>
<tr>
<td>16.492</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][A]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s8/I2</td>
</tr>
<tr>
<td>16.907</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s8/F</td>
</tr>
<tr>
<td>16.910</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][B]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s2/I2</td>
</tr>
<tr>
<td>17.325</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C68[3][B]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s2/F</td>
</tr>
<tr>
<td>17.328</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C68[0][A]</td>
<td>CPU/BHT_RAMOUT_4095_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.854</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C68[0][A]</td>
<td style=" background: #97FFFF;">CPU/BHT_RAMOUT_4095_G[0]_s0/F</td>
</tr>
<tr>
<td>20.520</td>
<td>2.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>CPU/f_PC_31_s2/I0</td>
</tr>
<tr>
<td>20.981</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>53</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">CPU/f_PC_31_s2/F</td>
</tr>
<tr>
<td>22.681</td>
<td>1.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][A]</td>
<td>CPU/imem_addr_4_s1/I2</td>
</tr>
<tr>
<td>23.096</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R4C4[3][A]</td>
<td style=" background: #97FFFF;">CPU/imem_addr_4_s1/F</td>
</tr>
<tr>
<td>29.411</td>
<td>6.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td style=" font-weight:bold;">DATA/ROM_ROM_0_13_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td>DATA/ROM_ROM_0_13_s/CLK</td>
</tr>
<tr>
<td>12.687</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[22]</td>
<td>DATA/ROM_ROM_0_13_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.126, 15.416%; route: 22.272, 83.211%; tC2Q: 0.368, 1.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_1306_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.305</td>
<td>6.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C76[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_1306_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C76[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_1306_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.583</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C76[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_1306_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.110%; route: 19.103, 71.568%; tC2Q: 2.221, 8.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_4006_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.263</td>
<td>6.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C71[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_4006_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C71[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_4006_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C71[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_4006_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.142%; route: 19.060, 71.523%; tC2Q: 2.221, 8.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2258_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.263</td>
<td>6.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C71[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2258_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C71[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_2258_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.543</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C71[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_2258_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.142%; route: 19.060, 71.523%; tC2Q: 2.221, 8.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>DATA/RAM_3_RAM_3_0_7_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_2428_G[1]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>DATA/RAM_3_RAM_3_0_7_s/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>2.221</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">DATA/RAM_3_RAM_3_0_7_s/DO[0]</td>
</tr>
<tr>
<td>7.617</td>
<td>2.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>CPU/wb_DATA_31_s7/I0</td>
</tr>
<tr>
<td>7.879</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C12[2][B]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_31_s7/F</td>
</tr>
<tr>
<td>8.232</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>CPU/wb_DATA_15_s4/I1</td>
</tr>
<tr>
<td>8.494</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_15_s4/F</td>
</tr>
<tr>
<td>9.820</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td>CPU/wb_DATA_14_s2/I1</td>
</tr>
<tr>
<td>10.083</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/wb_DATA_14_s2/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td>CPU/e_ALUin1_14_s2/I1</td>
</tr>
<tr>
<td>10.693</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s2/F</td>
</tr>
<tr>
<td>10.888</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>CPU/e_ALUin1_14_s3/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s3/F</td>
</tr>
<tr>
<td>13.318</td>
<td>2.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>CPU/e_ALUin1_14_s0/I0</td>
</tr>
<tr>
<td>13.580</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/e_ALUin1_14_s0/F</td>
</tr>
<tr>
<td>15.154</td>
<td>1.574</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td>CPU/u0/s0/r_add_sub_14_s/I0</td>
</tr>
<tr>
<td>15.717</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_14_s/COUT</td>
</tr>
<tr>
<td>15.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][B]</td>
<td>CPU/u0/s0/r_add_sub_15_s/CIN</td>
</tr>
<tr>
<td>15.767</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_15_s/COUT</td>
</tr>
<tr>
<td>15.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][A]</td>
<td>CPU/u0/s0/r_add_sub_16_s/CIN</td>
</tr>
<tr>
<td>15.817</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_16_s/COUT</td>
</tr>
<tr>
<td>15.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C9[2][B]</td>
<td>CPU/u0/s0/r_add_sub_17_s/CIN</td>
</tr>
<tr>
<td>15.867</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_17_s/COUT</td>
</tr>
<tr>
<td>15.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][A]</td>
<td>CPU/u0/s0/r_add_sub_18_s/CIN</td>
</tr>
<tr>
<td>15.917</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_18_s/COUT</td>
</tr>
<tr>
<td>15.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[0][B]</td>
<td>CPU/u0/s0/r_add_sub_19_s/CIN</td>
</tr>
<tr>
<td>15.967</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_19_s/COUT</td>
</tr>
<tr>
<td>15.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][A]</td>
<td>CPU/u0/s0/r_add_sub_20_s/CIN</td>
</tr>
<tr>
<td>16.017</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_20_s/COUT</td>
</tr>
<tr>
<td>16.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[1][B]</td>
<td>CPU/u0/s0/r_add_sub_21_s/CIN</td>
</tr>
<tr>
<td>16.067</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_21_s/COUT</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][A]</td>
<td>CPU/u0/s0/r_add_sub_22_s/CIN</td>
</tr>
<tr>
<td>16.117</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_22_s/COUT</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C10[2][B]</td>
<td>CPU/u0/s0/r_add_sub_23_s/CIN</td>
</tr>
<tr>
<td>16.167</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_23_s/COUT</td>
</tr>
<tr>
<td>16.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][A]</td>
<td>CPU/u0/s0/r_add_sub_24_s/CIN</td>
</tr>
<tr>
<td>16.217</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_24_s/COUT</td>
</tr>
<tr>
<td>16.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td>CPU/u0/s0/r_add_sub_25_s/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C11[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_25_s/SUM</td>
</tr>
<tr>
<td>16.653</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td>CPU/n1537_s11/I1</td>
</tr>
<tr>
<td>17.150</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s11/F</td>
</tr>
<tr>
<td>17.535</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td>CPU/n1537_s7/I2</td>
</tr>
<tr>
<td>18.052</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s7/F</td>
</tr>
<tr>
<td>18.434</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>CPU/n1537_s4/I2</td>
</tr>
<tr>
<td>18.697</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1537_s4/F</td>
</tr>
<tr>
<td>19.584</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>CPU/n1537_s2/I0</td>
</tr>
<tr>
<td>19.847</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1537_s2/F</td>
</tr>
<tr>
<td>20.507</td>
<td>0.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[3][B]</td>
<td>CPU/n1605_s3/I1</td>
</tr>
<tr>
<td>20.922</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/n1605_s3/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>CPU/n1604_s1/I1</td>
</tr>
<tr>
<td>22.469</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>4097</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">CPU/n1604_s1/F</td>
</tr>
<tr>
<td>29.295</td>
<td>6.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C59[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_2428_G[1]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.634</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C59[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2428_G[1]_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C59[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_2428_G[1]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.109%; route: 1.932, 73.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.367, 20.117%; route: 19.093, 71.558%; tC2Q: 2.221, 8.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.914%; route: 1.951, 74.086%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.394</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>UART/cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_7_s1/Q</td>
</tr>
<tr>
<td>1.516</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>UART/cnt_7_s3/I3</td>
</tr>
<tr>
<td>1.669</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">UART/cnt_7_s3/F</td>
</tr>
<tr>
<td>1.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>UART/cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.394</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>UART/cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>UART/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.507</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.513</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>UART/cnt_3_s5/I2</td>
</tr>
<tr>
<td>1.666</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">UART/cnt_3_s5/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>UART/cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>UART/cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C7[0][A]</td>
<td>CPU/instret_0_s0/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C7[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_0_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C7[0][A]</td>
<td>CPU/n2166_s2/I0</td>
</tr>
<tr>
<td>1.661</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C7[0][A]</td>
<td style=" background: #97FFFF;">CPU/n2166_s2/F</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C7[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C7[0][A]</td>
<td>CPU/instret_0_s0/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C7[0][A]</td>
<td>CPU/instret_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/data_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/data_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.356</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>UART/data_0_s3/CLK</td>
</tr>
<tr>
<td>1.497</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">UART/data_0_s3/Q</td>
</tr>
<tr>
<td>1.506</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>UART/n67_s3/I0</td>
</tr>
<tr>
<td>1.659</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" background: #97FFFF;">UART/n67_s3/F</td>
</tr>
<tr>
<td>1.659</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">UART/data_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.356</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>UART/data_0_s3/CLK</td>
</tr>
<tr>
<td>1.381</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>UART/data_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.797%; route: 0.681, 50.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.797%; route: 0.681, 50.203%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[2][A]</td>
<td>CPU/fd_PC_19_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C12[2][A]</td>
<td style=" font-weight:bold;">CPU/fd_PC_19_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" font-weight:bold;">CPU/de_PC_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>CPU/de_PC_19_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>CPU/de_PC_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.081, 36.000%; tC2Q: 0.144, 64.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_rs2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATA/RAM_0_RAM_0_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>CPU/em_rs2_2_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C8[1][B]</td>
<td style=" font-weight:bold;">CPU/em_rs2_2_s0/Q</td>
</tr>
<tr>
<td>1.710</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>DATA/RAM_0_RAM_0_0_2_s/CLK</td>
</tr>
<tr>
<td>1.411</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>DATA/RAM_0_RAM_0_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 55.692%; tC2Q: 0.144, 44.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.145%; route: 0.699, 50.855%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>UART/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">UART/cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>UART/cnt_0_s4/I2</td>
</tr>
<tr>
<td>1.742</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">UART/cnt_0_s4/F</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">UART/cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>UART/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>UART/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[2][A]</td>
<td>CPU/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C10[2][A]</td>
<td style=" font-weight:bold;">CPU/cycle_0_s0/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[2][A]</td>
<td>CPU/n2360_s2/I0</td>
</tr>
<tr>
<td>1.725</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2360_s2/F</td>
</tr>
<tr>
<td>1.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[2][A]</td>
<td style=" font-weight:bold;">CPU/cycle_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[2][A]</td>
<td>CPU/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C10[2][A]</td>
<td>CPU/cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.394</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_IR_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td>CPU/em_IR_22_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C8[3][A]</td>
<td style=" font-weight:bold;">CPU/em_IR_22_s0/Q</td>
</tr>
<tr>
<td>1.729</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td style=" font-weight:bold;">CPU/mw_IR_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.369</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>CPU/mw_IR_22_s0/CLK</td>
</tr>
<tr>
<td>1.394</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C8[0][A]</td>
<td>CPU/mw_IR_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.325%; route: 0.694, 50.675%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_IR_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[0][B]</td>
<td>CPU/em_IR_25_s0/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C9[0][B]</td>
<td style=" font-weight:bold;">CPU/em_IR_25_s0/Q</td>
</tr>
<tr>
<td>1.725</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C9[1][A]</td>
<td style=" font-weight:bold;">CPU/mw_IR_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[1][A]</td>
<td>CPU/mw_IR_25_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C9[1][A]</td>
<td>CPU/mw_IR_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/data_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>UART/data_7_s1/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C8[1][B]</td>
<td style=" font-weight:bold;">UART/data_7_s1/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>UART/n61_s0/I0</td>
</tr>
<tr>
<td>1.724</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">UART/n61_s0/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">UART/data_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>UART/data_6_s1/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>UART/data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_RES_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_RES_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>CPU/em_RES_18_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">CPU/em_RES_18_s0/Q</td>
</tr>
<tr>
<td>1.752</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">CPU/mw_RES_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>CPU/mw_RES_18_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>CPU/mw_RES_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_IR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>CPU/em_IR_7_s0/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C7[2][B]</td>
<td style=" font-weight:bold;">CPU/em_IR_7_s0/Q</td>
</tr>
<tr>
<td>1.724</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" font-weight:bold;">CPU/mw_IR_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>CPU/mw_IR_7_s0/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>CPU/mw_IR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][B]</td>
<td>CPU/fd_PC_3_s0/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R24C40[0][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_3_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">CPU/de_PC_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>CPU/de_PC_3_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>CPU/de_PC_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>CPU/fd_PC_14_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_14_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">CPU/de_PC_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>CPU/de_PC_14_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>CPU/de_PC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.354%; route: 0.722, 51.646%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.354%; route: 0.722, 51.646%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>CPU/fd_PC_29_s0/CLK</td>
</tr>
<tr>
<td>1.534</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_29_s0/Q</td>
</tr>
<tr>
<td>1.756</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">CPU/de_PC_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>CPU/de_PC_29_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>CPU/de_PC_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>CPU/fd_PC_30_s0/CLK</td>
</tr>
<tr>
<td>1.534</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_30_s0/Q</td>
</tr>
<tr>
<td>1.756</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">CPU/de_PC_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>CPU/de_PC_30_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>CPU/de_PC_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>CPU/fd_PC_31_s0/CLK</td>
</tr>
<tr>
<td>1.534</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C12[2][A]</td>
<td style=" font-weight:bold;">CPU/fd_PC_31_s0/Q</td>
</tr>
<tr>
<td>1.756</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">CPU/de_PC_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>CPU/de_PC_31_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>CPU/de_PC_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/PC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][B]</td>
<td>CPU/fd_PC_0_s0/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C9[1][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_0_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>CPU/f_PC_0_s0/I1</td>
</tr>
<tr>
<td>1.764</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/f_PC_0_s0/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">CPU/PC_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>CPU/PC_0_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>CPU/PC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_IR_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/mw_IR_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>CPU/em_IR_11_s0/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C7[2][A]</td>
<td style=" font-weight:bold;">CPU/em_IR_11_s0/Q</td>
</tr>
<tr>
<td>1.727</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">CPU/mw_IR_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>CPU/mw_IR_11_s0/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>CPU/mw_IR_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.225, 61.475%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/fd_PC_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/de_PC_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][B]</td>
<td>CPU/fd_PC_4_s0/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R6C46[0][B]</td>
<td style=" font-weight:bold;">CPU/fd_PC_4_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td style=" font-weight:bold;">CPU/de_PC_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>CPU/de_PC_4_s0/CLK</td>
</tr>
<tr>
<td>1.424</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C46[0][A]</td>
<td>CPU/de_PC_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.225, 61.475%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>UART/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.507</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C7[1][B]</td>
<td style=" font-weight:bold;">UART/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>UART/n24_s4/I1</td>
</tr>
<tr>
<td>1.735</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" background: #97FFFF;">UART/n24_s4/F</td>
</tr>
<tr>
<td>1.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td style=" font-weight:bold;">UART/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>UART/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>UART/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>UART/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.507</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C7[1][B]</td>
<td style=" font-weight:bold;">UART/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>UART/n23_s4/I1</td>
</tr>
<tr>
<td>1.735</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">UART/n23_s4/F</td>
</tr>
<tr>
<td>1.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>UART/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>UART/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.469%; route: 0.690, 50.531%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/data_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.356</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td>UART/data_3_s1/CLK</td>
</tr>
<tr>
<td>1.500</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C7[2][A]</td>
<td style=" font-weight:bold;">UART/data_3_s1/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][A]</td>
<td>UART/n65_s0/I0</td>
</tr>
<tr>
<td>1.749</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C6[2][A]</td>
<td style=" background: #97FFFF;">UART/n65_s0/F</td>
</tr>
<tr>
<td>1.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[2][A]</td>
<td style=" font-weight:bold;">UART/data_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.361</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][A]</td>
<td>UART/data_2_s1/CLK</td>
</tr>
<tr>
<td>1.386</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C6[2][A]</td>
<td>UART/data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.797%; route: 0.681, 50.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.931%; route: 0.096, 24.427%; tC2Q: 0.144, 36.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.651%; route: 0.685, 50.349%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/em_ADDR_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DATA/RAM_0_RAM_0_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.356</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>CPU/em_ADDR_12_s0/CLK</td>
</tr>
<tr>
<td>1.500</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">CPU/em_ADDR_12_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">DATA/RAM_0_RAM_0_0_4_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4699</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>DATA/RAM_0_RAM_0_0_4_s/CLK</td>
</tr>
<tr>
<td>1.408</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>DATA/RAM_0_RAM_0_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.797%; route: 0.681, 50.203%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 65.796%; tC2Q: 0.144, 34.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.289%; route: 0.695, 50.711%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/reg_file_reg_file_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/reg_file_reg_file_0_0_s0/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/reg_file_reg_file_0_0_s0/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_0_RAM_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_0_RAM_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_0_RAM_0_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_0_RAM_0_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_1_RAM_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_1_RAM_1_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_1_RAM_1_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_1_RAM_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_1_RAM_1_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_1_RAM_1_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_2_RAM_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_2_RAM_2_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_2_RAM_2_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/gowin_add_SDPB_reg_file_reg_file_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/gowin_add_SDPB_reg_file_reg_file_0_0_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/gowin_add_SDPB_reg_file_reg_file_0_0_s0/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_2_RAM_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_2_RAM_2_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_2_RAM_2_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/RAM_3_RAM_3_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/RAM_3_RAM_3_0_6_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/RAM_3_RAM_3_0_6_s/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DATA/ROM_ROM_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>DATA/ROM_ROM_0_3_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>DATA/ROM_ROM_0_3_s/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4699</td>
<td>CLK_d</td>
<td>-16.765</td>
<td>1.985</td>
</tr>
<tr>
<td>4100</td>
<td>de_PC[3]</td>
<td>-8.037</td>
<td>9.293</td>
</tr>
<tr>
<td>4099</td>
<td>de_PC[2]</td>
<td>-8.570</td>
<td>12.629</td>
</tr>
<tr>
<td>4099</td>
<td>de_PC[4]</td>
<td>-9.204</td>
<td>11.197</td>
</tr>
<tr>
<td>4097</td>
<td>n1604_5</td>
<td>-16.765</td>
<td>6.869</td>
</tr>
<tr>
<td>2051</td>
<td>fd_PC[13]</td>
<td>-16.756</td>
<td>8.806</td>
</tr>
<tr>
<td>1027</td>
<td>fd_PC[12]</td>
<td>-15.855</td>
<td>8.166</td>
</tr>
<tr>
<td>515</td>
<td>fd_PC[11]</td>
<td>-16.675</td>
<td>9.214</td>
</tr>
<tr>
<td>515</td>
<td>de_PC[5]</td>
<td>-8.324</td>
<td>8.176</td>
</tr>
<tr>
<td>515</td>
<td>de_PC[6]</td>
<td>-9.496</td>
<td>5.870</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C17</td>
<td>75.00%</td>
</tr>
<tr>
<td>R8C19</td>
<td>69.44%</td>
</tr>
<tr>
<td>R16C9</td>
<td>68.06%</td>
</tr>
<tr>
<td>R5C26</td>
<td>66.67%</td>
</tr>
<tr>
<td>R7C17</td>
<td>66.67%</td>
</tr>
<tr>
<td>R7C25</td>
<td>65.28%</td>
</tr>
<tr>
<td>R8C17</td>
<td>65.28%</td>
</tr>
<tr>
<td>R15C46</td>
<td>65.28%</td>
</tr>
<tr>
<td>R14C12</td>
<td>65.28%</td>
</tr>
<tr>
<td>R8C15</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
