0.7
2020.1
May 27 2020
20:09:33
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.sim/sim_1/behav/xsim/glbl.v,1617318372,verilog,,,,glbl,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Adder_TB.v,1617744907,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Function_Unit_TB.v,,Adder_TB,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/DOF_TB.v,1617744907,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/WB_TB.v,,DOF_TB,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/EX_TB.v,1617755674,verilog,,,,EX_TB,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Function_Unit_TB.v,1617752495,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Shifter_TB.v,,Function_Unit_TB,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/IF_TB.v,1617590712,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/DOF_TB.v,,IF_TB,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Memory_TB.v,1617749192,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/EX_TB.v,,Memory_TB,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Regisiter_File_TB.v,1617744907,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Adder_TB.v,,Regisiter_File_TB,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Shifter_TB.v,1617751503,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/IF_TB.v,,Shifter_TB,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/WB_TB.v,1617760599,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Memory_TB.v,,WB_TB,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Adder.v,1617319713,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/DOF.v,,Adder,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/DOF.v,1617744907,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Memory.v,,DOF,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/EX.v,1617758862,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/WB.v,,EX,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Function_Unit.v,1617754341,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Instruction_Memory.v,,Function_Unit,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/IF.v,1617590441,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Instruction_Decoder.v,,IF,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Instruction_Decoder.v,1617748693,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Register_File.v,,Instruction_Decoder,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Instruction_Memory.v,1617593512,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Adder.v,,Instruction_Memory,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Memory.v,1617749677,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/IF.v,,Memory,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/RISC_Machine.v,1617754420,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/EX.v,,RISC_Machine,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Register_File.v,1617748668,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Shifter.v,,Register_File,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Shifter.v,1617751503,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/RISC_Machine.v,,Shifter,,,,,,,,
G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/WB.v,1617760157,verilog,,G:/Dev/Micro_Arch_RISC/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Regisiter_File_TB.v,,WB,,,,,,,,
