$date
	Sat Oct 04 22:38:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! z $end
$var wire 1 " w $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module instance1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " w $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
1$
#20
0$
1#
#30
1!
1$
#40
