

================================================================
== Vivado HLS Report for 'Mul185'
================================================================
* Date:           Wed Dec  5 01:55:49 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.670|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  66561|    1|  66561|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    0|  66560|  3 ~ 260 |          -|          -| 0 ~ 256 |    no    |
        | + loop_width  |    0|    257|         3|          1|          1| 0 ~ 256 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7_i_i)
3 --> 
	6  / (exitcond_i_i)
	4  / (!exitcond_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i15* %src2_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i15* %src1_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.26ns)   --->   "%rows_V = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src1_rows_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:832]   --->   Operation 12 'read' 'rows_V' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (2.26ns)   --->   "%cols_V = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src1_cols_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:832]   --->   Operation 13 'read' 'cols_V' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %3 ]"   --->   Operation 15 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.31ns)   --->   "%exitcond7_i_i = icmp eq i32 %t_V, %rows_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 16 'icmp' 'exitcond7_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 17 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 18 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond7_i_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 20 'specloopname' <Predicate = (!exitcond7_i_i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 21 'specregionbegin' 'tmp_i_i' <Predicate = (!exitcond7_i_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 22 'br' <Predicate = (!exitcond7_i_i)> <Delay = 0.97>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (exitcond7_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.57>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%t_V_4 = phi i32 [ 0, %1 ], [ %j_V, %.critedge.i.i ]"   --->   Operation 24 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.31ns)   --->   "%exitcond_i_i = icmp eq i32 %t_V_4, %cols_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 25 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_4, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 27 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %3, label %.critedge.i.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_18_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str58)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 29 'specregionbegin' 'tmp_18_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 30 'specprotocol' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (2.26ns)   --->   "%tmp_V_5 = call i15 @_ssdm_op_Read.ap_fifo.volatile.i15P(i15* %src1_data_stream_V_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 31 'read' 'tmp_V_5' <Predicate = (!exitcond_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str58, i32 %tmp_18_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 32 'specregionend' 'empty' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_19_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str58)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 33 'specregionbegin' 'tmp_19_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 34 'specprotocol' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.26ns)   --->   "%tmp_V = call i15 @_ssdm_op_Read.ap_fifo.volatile.i15P(i15* %src2_data_stream_V_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 35 'read' 'tmp_V' <Predicate = (!exitcond_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str58, i32 %tmp_19_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:359->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 36 'specregionend' 'empty_53' <Predicate = (!exitcond_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 37 'specloopname' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_17_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 38 'specregionbegin' 'tmp_17_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 39 'specpipeline' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str12) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:360->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 40 'specloopname' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%lhs_V = sext i15 %tmp_V_5 to i30" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:264->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 41 'sext' 'lhs_V' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%rhs_V = sext i15 %tmp_V to i30" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:264->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 42 'sext' 'rhs_V' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (4.41ns)   --->   "%r_V = mul i30 %rhs_V, %lhs_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:264->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 43 'mul' 'r_V' <Predicate = (!exitcond_i_i)> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_Val2_s = sext i30 %r_V to i35" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:341->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:266->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 44 'sext' 'p_Val2_s' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_20_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str56)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 45 'specregionbegin' 'tmp_20_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 46 'specprotocol' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i35P(i35* %dst_data_stream_V_V, i35 %p_Val2_s)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 47 'write' <Predicate = (!exitcond_i_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str56, i32 %tmp_20_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 48 'specregionend' 'empty_54' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_17_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:364->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 49 'specregionend' 'empty_55' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 50 'br' <Predicate = (!exitcond_i_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:365->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 51 'specregionend' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.26ns
The critical path consists of the following:
	fifo read on port 'src1_rows_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:832) [11]  (2.26 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('exitcond7_i_i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:354->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835) [16]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 3>: 1.58ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835) [25]  (0 ns)
	'add' operation ('j.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:355->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835) [28]  (1.58 ns)

 <State 4>: 2.26ns
The critical path consists of the following:
	fifo read on port 'src1_data_stream_V_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:358->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835) [36]  (2.26 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'mul' operation ('r.V', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:264->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:361->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835) [45]  (4.41 ns)
	fifo write on port 'dst_data_stream_V_V' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:363->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_arithm.h:835) [49]  (2.26 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
