#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 16:37:30 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Dec  9 13:14:02 2015
# Process ID: 4733
# Log file: /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/artix7/arty/C.0/board_part.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/artix7/basys3/1.1/board_part.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/artix7/nexys4/1.1/board_part.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/artix7/nexys4_ddr/1.1/board_part.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_line1/fifo_line1.xdc] for cell 'design_1_i/sobel9_0/U0/fifo1/U0'
Finished Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_line1/fifo_line1.xdc] for cell 'design_1_i/sobel9_0/U0/fifo1/U0'
Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_line1/fifo_line1.xdc] for cell 'design_1_i/sobel9_0/U0/fifo2/U0'
Finished Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/sources_1/bd/design_1/ip/design_1_sobel9_0_0/src/fifo_line1/fifo_line1/fifo_line1.xdc] for cell 'design_1_i/sobel9_0/U0/fifo2/U0'
Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/constrs_1/new/hdmi.xdc]
Finished Parsing XDC File [/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.srcs/constrs_1/new/hdmi.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 30 instances

link_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 728.543 ; gain = 148.539 ; free physical = 356 ; free virtual = 0
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.04' and will expire in -223 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.24 . Memory (MB): peak = 730.543 ; gain = 1.996 ; free physical = 354 ; free virtual = 0
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1006e1ef3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1048.117 ; gain = 0.000 ; free physical = 110 ; free virtual = 0

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 684 cells.
Phase 2 Constant Propagation | Checksum: 1b4d55125

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1048.117 ; gain = 0.000 ; free physical = 110 ; free virtual = 0

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2113 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 662 unconnected cells.
Phase 3 Sweep | Checksum: 13c42051a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1048.117 ; gain = 0.000 ; free physical = 110 ; free virtual = 0
Ending Logic Optimization Task | Checksum: 13c42051a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1048.117 ; gain = 0.000 ; free physical = 110 ; free virtual = 0
Implement Debug Cores | Checksum: 1913ed6cb
Logic Optimization | Checksum: 1913ed6cb

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 13c42051a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1049.121 ; gain = 0.000 ; free physical = 98 ; free virtual = 0
Ending Power Optimization Task | Checksum: 13c42051a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1049.121 ; gain = 1.004 ; free physical = 98 ; free virtual = 0
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1049.121 ; gain = 320.578 ; free physical = 98 ; free virtual = 0
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1049.121 ; gain = 0.000 ; free physical = 93 ; free virtual = 0
INFO: [Coretcl 2-168] The results of DRC are in file /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.04' and will expire in -223 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 12b721269

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 93 ; free virtual = 0

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 93 ; free virtual = 0
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 93 ; free virtual = 0

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 54005e68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 93 ; free virtual = 0
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and design_1_i/sobel9_0/U0/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 54005e68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 86 ; free virtual = 0

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 54005e68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 86 ; free virtual = 0

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 042c1ae6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 86 ; free virtual = 0
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 34dc2d42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 86 ; free virtual = 0

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: c39922bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 85 ; free virtual = 0
Phase 2.1.2.1 Place Init Design | Checksum: cd2ee00e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 84 ; free virtual = 0
Phase 2.1.2 Build Placer Netlist Model | Checksum: cd2ee00e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 84 ; free virtual = 0

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 199fa059a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 83 ; free virtual = 0
Phase 2.1.3 Constrain Clocks/Macros | Checksum: d4d5dc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 83 ; free virtual = 0
Phase 2.1 Placer Initialization Core | Checksum: d4d5dc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 83 ; free virtual = 0
Phase 2 Placer Initialization | Checksum: d4d5dc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 83 ; free virtual = 0

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1cb71bd0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 82 ; free virtual = 0

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1cb71bd0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 82 ; free virtual = 0

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: cb59ed1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: f10a4a5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: f10a4a5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 137df73c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 14da8cf97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 16100395a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 16100395a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 16100395a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 16100395a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0
Phase 4.6 Small Shape Detail Placement | Checksum: 16100395a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 16100395a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0
Phase 4 Detail Placement | Checksum: 16100395a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 11d3a6a1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 11d3a6a1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.185. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 12d9c0a38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0
Phase 5.2.2 Post Placement Optimization | Checksum: 12d9c0a38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0
Phase 5.2 Post Commit Optimization | Checksum: 12d9c0a38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 12d9c0a38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 12d9c0a38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 12d9c0a38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0
Phase 5.5 Placer Reporting | Checksum: 12d9c0a38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1149ecc2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1149ecc2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0
Ending Placer Task | Checksum: 104134251

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 87 ; free virtual = 0
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 90 ; free virtual = 0
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 88 ; free virtual = 0
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1049.125 ; gain = 0.000 ; free physical = 88 ; free virtual = 0
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.04' and will expire in -223 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a309949e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1068.121 ; gain = 18.996 ; free physical = 99 ; free virtual = 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a309949e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1072.121 ; gain = 22.996 ; free physical = 99 ; free virtual = 0

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a309949e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.121 ; gain = 24.996 ; free physical = 96 ; free virtual = 0
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 127712a47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.2   | TNS=0      | WHS=-0.72  | THS=-24.9  |

Phase 2 Router Initialization | Checksum: dbf156e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b48c5497

Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19a92ed1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.3   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a82d59d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0
Phase 4 Rip-up And Reroute | Checksum: 1a82d59d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1ce6f1f1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.4   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1ce6f1f1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1ce6f1f1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1b9861afe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.4   | TNS=0      | WHS=0.055  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1b9861afe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.470439 %
  Global Horizontal Routing Utilization  = 0.582491 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 19e2e3ec0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19e2e3ec0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 17a9c0712

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.4   | TNS=0      | WHS=0.055  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 17a9c0712

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.121 ; gain = 34.996 ; free physical = 100 ; free virtual = 0
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1084.125 ; gain = 35.000 ; free physical = 100 ; free virtual = 0
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1084.125 ; gain = 35.000 ; free physical = 100 ; free virtual = 0
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1084.125 ; gain = 0.000 ; free physical = 101 ; free virtual = 0
INFO: [Coretcl 2-168] The results of DRC are in file /home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.04' and will expire in -223 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/fel/zyboSimpleHDMI/hdmiPassThrough14.4/hdmiPassThrough14.4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Dec  9 13:15:52 2015. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1275.641 ; gain = 191.516 ; free physical = 117 ; free virtual = 0
WARNING: [Vivado_Tcl 4-319] File design_1_wrapper.mmi does not exist
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 13:15:52 2015...
