INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/VivadoProjects/final_project/final_project.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/VivadoProjects/final_project/final_project.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/VivadoProjects/final_project/final_project.srcs/sources_1/new/datamem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/VivadoProjects/final_project/final_project.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/VivadoProjects/final_project/final_project.srcs/sources_1/new/eight_bit_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/VivadoProjects/final_project/final_project.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/VivadoProjects/final_project/final_project.srcs/sources_1/new/mux_2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/VivadoProjects/final_project/final_project.srcs/sources_1/new/mux_2_1_3bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_3bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/VivadoProjects/final_project/final_project.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/VivadoProjects/final_project/final_project.srcs/sim_1/new/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
