{
    "Function": "pcie_port_setup",
    "astEdges": [
        [
            5,
            8
        ],
        [
            5,
            6
        ],
        [
            5,
            7
        ],
        [
            19,
            20
        ],
        [
            19,
            21
        ],
        [
            2,
            32
        ],
        [
            2,
            3
        ],
        [
            15,
            17
        ],
        [
            15,
            18
        ],
        [
            15,
            16
        ],
        [
            3,
            12
        ],
        [
            3,
            4
        ],
        [
            3,
            9
        ],
        [
            23,
            29
        ],
        [
            23,
            24
        ],
        [
            14,
            15
        ],
        [
            24,
            25
        ],
        [
            22,
            23
        ],
        [
            9,
            11
        ],
        [
            9,
            10
        ],
        [
            4,
            5
        ],
        [
            32,
            33
        ],
        [
            12,
            13
        ],
        [
            0,
            1
        ],
        [
            0,
            2
        ],
        [
            0,
            34
        ],
        [
            25,
            27
        ],
        [
            25,
            26
        ],
        [
            25,
            28
        ],
        [
            13,
            14
        ],
        [
            13,
            22
        ],
        [
            13,
            19
        ],
        [
            29,
            31
        ],
        [
            29,
            30
        ]
    ],
    "candidateNodeList": [
        6,
        10,
        11,
        16,
        20,
        21,
        26,
        30,
        31
    ],
    "cfgEdges": [
        [
            5,
            4
        ],
        [
            19,
            32
        ],
        [
            15,
            14
        ],
        [
            14,
            25
        ],
        [
            14,
            19
        ],
        [
            24,
            32
        ],
        [
            24,
            29
        ],
        [
            9,
            32
        ],
        [
            4,
            15
        ],
        [
            4,
            9
        ],
        [
            32,
            34
        ],
        [
            0,
            5
        ],
        [
            25,
            24
        ],
        [
            29,
            32
        ]
    ],
    "ddgEdges": [
        [
            5,
            15
        ],
        [
            5,
            34
        ],
        [
            5,
            4
        ],
        [
            5,
            4
        ],
        [
            5,
            4
        ],
        [
            19,
            34
        ],
        [
            19,
            34
        ],
        [
            15,
            14
        ],
        [
            15,
            14
        ],
        [
            15,
            14
        ],
        [
            15,
            25
        ],
        [
            15,
            34
        ],
        [
            14,
            34
        ],
        [
            14,
            34
        ],
        [
            24,
            34
        ],
        [
            24,
            34
        ],
        [
            9,
            34
        ],
        [
            9,
            34
        ],
        [
            4,
            34
        ],
        [
            4,
            34
        ],
        [
            32,
            34
        ],
        [
            0,
            15
        ],
        [
            0,
            25
        ],
        [
            0,
            9
        ],
        [
            0,
            32
        ],
        [
            0,
            5
        ],
        [
            0,
            29
        ],
        [
            0,
            19
        ],
        [
            25,
            34
        ],
        [
            25,
            24
        ],
        [
            25,
            24
        ],
        [
            25,
            24
        ],
        [
            29,
            34
        ],
        [
            29,
            34
        ]
    ],
    "ncsEdges": [
        [
            1,
            6
        ],
        [
            6,
            7
        ],
        [
            7,
            8
        ],
        [
            8,
            10
        ],
        [
            10,
            11
        ],
        [
            11,
            16
        ],
        [
            16,
            17
        ],
        [
            17,
            18
        ],
        [
            18,
            20
        ],
        [
            20,
            21
        ],
        [
            21,
            26
        ],
        [
            26,
            27
        ],
        [
            27,
            28
        ],
        [
            28,
            30
        ],
        [
            30,
            31
        ],
        [
            31,
            33
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "CONTROL_STRUCTURE",
        "4": "<operator>.logicalNot",
        "5": "strncmp",
        "6": "str",
        "7": "LITERAL",
        "8": "LITERAL",
        "9": "<operator>.assignment",
        "10": "pcie_ports_disabled",
        "11": "true",
        "12": "CONTROL_STRUCTURE",
        "13": "CONTROL_STRUCTURE",
        "14": "<operator>.logicalNot",
        "15": "strncmp",
        "16": "str",
        "17": "LITERAL",
        "18": "LITERAL",
        "19": "<operator>.assignment",
        "20": "pcie_ports_native",
        "21": "true",
        "22": "CONTROL_STRUCTURE",
        "23": "CONTROL_STRUCTURE",
        "24": "<operator>.logicalNot",
        "25": "strncmp",
        "26": "str",
        "27": "LITERAL",
        "28": "LITERAL",
        "29": "<operator>.assignment",
        "30": "pcie_ports_dpc_native",
        "31": "true",
        "32": "RETURN",
        "33": "LITERAL",
        "34": "METHOD_RETURN"
    }
}