;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV 0, 402
	JMN 0, #2
	JMN 0, 40
	SPL 0, 40
	JMN 0, 40
	CMP 0, 6
	SPL @100, 10
	DAT <209, <2
	MOV 0, 402
	JMN @0, -19
	SUB 0, 60
	DJN 1, @20
	ADD 208, <-20
	ADD #20, 992
	SUB 0, -54
	SPL 3, 20
	ADD -1, <-20
	DJN 1, @20
	SUB <0, 60
	SUB 0, 60
	JMN 0, #2
	ADD 280, <9
	SPL 20, 402
	SUB 210, 30
	DAT <20, #992
	DAT #300, #-90
	JMZ <20, 992
	JMZ <130, 9
	SPL 0, -40
	SUB @-127, 100
	SPL 0, -40
	SPL 3, 20
	SPL 3, 20
	SPL <3
	SLT 300, 90
	JMZ <20, 992
	CMP -207, <-120
	JMZ <20, 992
	CMP -207, <-120
	SPL 0, <-54
	CMP -207, <-120
	DAT <-2, #540
	SUB 240, 460
	CMP -207, <-120
	ADD 210, 30
	DJN 1, @20
