TimeQuest Timing Analyzer report for lcd
Tue Nov 29 17:51:21 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'uart_verilog:inst1|clk_9600'
 12. Slow 1200mV 85C Model Setup: 'clock_divider400Hz:inst6|out'
 13. Slow 1200mV 85C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'uart_verilog:inst1|clk_9600'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'clock_divider400Hz:inst6|out'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'uart_verilog:inst1|clk_9600'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'uart_verilog:inst1|uart_tx_send_pulse'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'uart_verilog:inst1|clk_9600'
 36. Slow 1200mV 0C Model Setup: 'clock_divider400Hz:inst6|out'
 37. Slow 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 39. Slow 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'uart_verilog:inst1|clk_9600'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'clock_divider400Hz:inst6|out'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'uart_verilog:inst1|clk_9600'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'uart_verilog:inst1|uart_tx_send_pulse'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Slow 1200mV 0C Model Metastability Report
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'uart_verilog:inst1|clk_9600'
 59. Fast 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 61. Fast 1200mV 0C Model Setup: 'clock_divider400Hz:inst6|out'
 62. Fast 1200mV 0C Model Hold: 'uart_verilog:inst1|clk_9600'
 63. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 64. Fast 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'clock_divider400Hz:inst6|out'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'uart_verilog:inst1|clk_9600'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'uart_verilog:inst1|uart_tx_send_pulse'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Fast 1200mV 0C Model Metastability Report
 76. Multicorner Timing Analysis Summary
 77. Setup Times
 78. Hold Times
 79. Clock to Output Times
 80. Minimum Clock to Output Times
 81. Board Trace Model Assignments
 82. Input Transition Times
 83. Slow Corner Signal Integrity Metrics
 84. Fast Corner Signal Integrity Metrics
 85. Setup Transfers
 86. Hold Transfers
 87. Report TCCS
 88. Report RSKM
 89. Unconstrained Paths
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; lcd                                                            ;
; Device Family      ; Cyclone IV E                                                   ;
; Device Name        ; EP4CE115F29C7                                                  ;
; Timing Models      ; Preliminary                                                    ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period     ; Frequency  ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000     ; 50.0 MHz   ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; clock_divider400Hz:inst6|out                      ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { clock_divider400Hz:inst6|out }                      ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 250000.000 ; 0.0 MHz    ; 0.000 ; 125000.000 ; 50.00      ; 12500     ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst5|altpll_component|auto_generated|pll1|inclk[0] ; { inst5|altpll_component|auto_generated|pll1|clk[0] } ;
; uart_verilog:inst1|clk_9600                       ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { uart_verilog:inst1|clk_9600 }                       ;
; uart_verilog:inst1|uart_tx_send_pulse             ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { uart_verilog:inst1|uart_tx_send_pulse }             ;
+---------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 127.52 MHz ; 127.52 MHz      ; uart_verilog:inst1|clk_9600                       ;                                                ;
; 162.68 MHz ; 162.68 MHz      ; CLOCK_50                                          ;                                                ;
; 579.71 MHz ; 437.64 MHz      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
; 732.06 MHz ; 437.64 MHz      ; clock_divider400Hz:inst6|out                      ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_verilog:inst1|clk_9600                       ; -8.376 ; -52.538       ;
; clock_divider400Hz:inst6|out                      ; -0.366 ; -1.083        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.261 ; -0.261        ;
; CLOCK_50                                          ; 0.005  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_verilog:inst1|clk_9600                       ; -0.309 ; -0.668        ;
; CLOCK_50                                          ; -0.182 ; -0.182        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.124 ; -0.124        ;
; clock_divider400Hz:inst6|out                      ; 0.411  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; uart_verilog:inst1|clk_9600                       ; -1.285     ; -38.550       ;
; clock_divider400Hz:inst6|out                      ; -1.285     ; -25.700       ;
; uart_verilog:inst1|uart_tx_send_pulse             ; -1.285     ; -10.280       ;
; CLOCK_50                                          ; 9.585      ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 124999.712 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'uart_verilog:inst1|clk_9600'                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                          ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; -8.376 ; uart_verilog:inst1|uart_tx_reg[3]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.259     ; 8.002      ;
; -8.375 ; uart_verilog:inst1|uart_tx_reg[1]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.245     ; 8.015      ;
; -8.360 ; uart_verilog:inst1|uart_tx_reg[6]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.281     ; 7.964      ;
; -8.287 ; uart_verilog:inst1|uart_tx_reg[8]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.259     ; 7.913      ;
; -8.257 ; uart_verilog:inst1|uart_tx_reg[2]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.264     ; 7.878      ;
; -8.137 ; uart_verilog:inst1|uart_tx_reg[4]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.270     ; 7.752      ;
; -8.070 ; uart_verilog:inst1|uart_tx_reg[7]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.285     ; 7.670      ;
; -7.961 ; uart_verilog:inst1|uart_tx_reg[5]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.238     ; 7.608      ;
; -6.842 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.098     ; 7.629      ;
; -6.738 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.098     ; 7.525      ;
; -6.587 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.098     ; 7.374      ;
; -6.357 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.098     ; 7.144      ;
; -5.728 ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.098     ; 6.515      ;
; -5.479 ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.098     ; 6.266      ;
; -3.274 ; uart_verilog:inst1|uart_tx_reg[3]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.264     ; 3.008      ;
; -3.273 ; uart_verilog:inst1|uart_tx_reg[1]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.250     ; 3.021      ;
; -3.258 ; uart_verilog:inst1|uart_tx_reg[6]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.286     ; 2.970      ;
; -3.185 ; uart_verilog:inst1|uart_tx_reg[8]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.264     ; 2.919      ;
; -3.155 ; uart_verilog:inst1|uart_tx_reg[2]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.269     ; 2.884      ;
; -3.035 ; uart_verilog:inst1|uart_tx_reg[4]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.275     ; 2.758      ;
; -2.968 ; uart_verilog:inst1|uart_tx_reg[7]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.290     ; 2.676      ;
; -2.859 ; uart_verilog:inst1|uart_tx_reg[5]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.243     ; 2.614      ;
; -2.577 ; uart_verilog:inst1|uart_tx_send         ; uart_verilog:inst1|uart_tx_send_pulse   ; CLOCK_50                              ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.099     ; 2.966      ;
; -2.429 ; uart_verilog:inst1|uart_tx_send         ; uart_verilog:inst1|uart_tx_send_prev    ; CLOCK_50                              ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.099     ; 2.818      ;
; -1.954 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.873      ;
; -1.943 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.379      ;
; -1.943 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.379      ;
; -1.943 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.379      ;
; -1.922 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.841      ;
; -1.919 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.355      ;
; -1.919 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.355      ;
; -1.919 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.355      ;
; -1.861 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.780      ;
; -1.842 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.761      ;
; -1.786 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.705      ;
; -1.773 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.692      ;
; -1.771 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.207      ;
; -1.771 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.207      ;
; -1.771 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.207      ;
; -1.749 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.668      ;
; -1.740 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.175      ;
; -1.740 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.175      ;
; -1.740 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.175      ;
; -1.740 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.175      ;
; -1.740 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.175      ;
; -1.738 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.657      ;
; -1.736 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.655      ;
; -1.717 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.636      ;
; -1.716 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.635      ;
; -1.716 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.151      ;
; -1.716 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.151      ;
; -1.716 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.151      ;
; -1.716 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.151      ;
; -1.716 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.151      ;
; -1.698 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.617      ;
; -1.677 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.113      ;
; -1.677 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.113      ;
; -1.677 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 2.113      ;
; -1.612 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.531      ;
; -1.612 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.531      ;
; -1.587 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.506      ;
; -1.585 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.020      ;
; -1.585 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.020      ;
; -1.585 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.020      ;
; -1.585 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.020      ;
; -1.585 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 2.020      ;
; -1.474 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 1.909      ;
; -1.474 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 1.909      ;
; -1.474 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 1.909      ;
; -1.474 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 1.909      ;
; -1.474 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.063     ; 1.909      ;
; -1.398 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.078     ; 2.318      ;
; -1.397 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.078     ; 2.317      ;
; -1.397 ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.062     ; 1.833      ;
; -1.299 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.078     ; 2.219      ;
; -1.296 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.078     ; 2.216      ;
; -1.272 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.191      ;
; -1.262 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.181      ;
; -1.262 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.181      ;
; -1.262 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.181      ;
; -1.262 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.181      ;
; -1.242 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.161      ;
; -1.193 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.112      ;
; -1.187 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.106      ;
; -1.168 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.087      ;
; -1.155 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.078     ; 2.075      ;
; -1.152 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.078     ; 2.072      ;
; -1.133 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.052      ;
; -1.133 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.052      ;
; -1.133 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.052      ;
; -1.133 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.052      ;
; -1.127 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.078     ; 2.047      ;
; -1.113 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 2.032      ;
; -1.061 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 1.980      ;
; -1.046 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 1.965      ;
; -1.038 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 1.957      ;
; -1.026 ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 1.945      ;
; -1.025 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 1.944      ;
; -0.979 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 1.898      ;
; -0.979 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.079     ; 1.898      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider400Hz:inst6|out'                                                                                                                                               ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.366 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.078     ; 1.286      ;
; -0.241 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.077     ; 1.162      ;
; -0.095 ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.078     ; 1.015      ;
; -0.072 ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.078     ; 0.992      ;
; -0.072 ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.078     ; 0.992      ;
; -0.071 ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.078     ; 0.991      ;
; -0.070 ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.077     ; 0.991      ;
; -0.050 ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.077     ; 0.971      ;
; -0.039 ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.078     ; 0.959      ;
; -0.007 ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.077     ; 0.928      ;
; 0.098  ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.078     ; 0.822      ;
; 0.109  ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.078     ; 0.811      ;
; 0.109  ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.077     ; 0.812      ;
; 0.117  ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.077     ; 0.804      ;
; 0.118  ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.078     ; 0.802      ;
; 0.121  ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.077     ; 0.800      ;
; 0.122  ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.077     ; 0.799      ;
; 0.131  ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.078     ; 0.789      ;
; 0.132  ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.077     ; 0.789      ;
; 0.133  ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.077     ; 0.788      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.261     ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.207     ; 0.734      ;
; 0.208      ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.207     ; 0.765      ;
; 249998.275 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 1.642      ;
; 249998.445 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 1.472      ;
; 249998.570 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 1.347      ;
; 249998.598 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 1.319      ;
; 249998.731 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 1.186      ;
; 249998.760 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 1.157      ;
; 249998.761 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 1.156      ;
; 249998.765 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 1.152      ;
; 249998.817 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 1.100      ;
; 249998.817 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 1.100      ;
; 249998.940 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 0.977      ;
; 249998.960 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 0.957      ;
; 249998.960 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 0.957      ;
; 249999.152 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 0.765      ;
; 249999.152 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 0.765      ;
; 249999.152 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 0.765      ;
; 249999.152 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.081     ; 0.765      ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.005  ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; 0.500        ; 3.016      ; 3.731      ;
; 0.480  ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; 1.000        ; 3.016      ; 3.756      ;
; 13.853 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 6.064      ;
; 13.876 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 6.041      ;
; 13.902 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 5.984      ;
; 13.926 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 5.960      ;
; 14.028 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 5.889      ;
; 14.164 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 5.722      ;
; 14.300 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 5.586      ;
; 14.319 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 5.567      ;
; 14.376 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 5.541      ;
; 14.427 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 5.459      ;
; 14.483 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 5.434      ;
; 14.592 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 5.294      ;
; 14.725 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 5.161      ;
; 15.229 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.657      ;
; 15.277 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.640      ;
; 15.279 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.638      ;
; 15.279 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.638      ;
; 15.279 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.638      ;
; 15.300 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.617      ;
; 15.302 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.615      ;
; 15.302 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.615      ;
; 15.302 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.615      ;
; 15.326 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.560      ;
; 15.328 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.558      ;
; 15.328 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.558      ;
; 15.328 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.558      ;
; 15.350 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.536      ;
; 15.352 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.534      ;
; 15.352 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.534      ;
; 15.352 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.534      ;
; 15.452 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.465      ;
; 15.454 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.463      ;
; 15.454 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.463      ;
; 15.454 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.463      ;
; 15.566 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.351      ;
; 15.588 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.298      ;
; 15.589 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.328      ;
; 15.590 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.296      ;
; 15.590 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.296      ;
; 15.590 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.296      ;
; 15.615 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.271      ;
; 15.639 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.247      ;
; 15.724 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.162      ;
; 15.726 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.160      ;
; 15.726 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.160      ;
; 15.726 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.160      ;
; 15.741 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.176      ;
; 15.743 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.143      ;
; 15.745 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.141      ;
; 15.745 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.141      ;
; 15.745 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.141      ;
; 15.800 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.117      ;
; 15.802 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.115      ;
; 15.802 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.115      ;
; 15.802 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.115      ;
; 15.851 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.035      ;
; 15.853 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.033      ;
; 15.853 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.033      ;
; 15.853 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.033      ;
; 15.877 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 4.009      ;
; 15.907 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.010      ;
; 15.909 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.008      ;
; 15.909 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.008      ;
; 15.909 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 4.008      ;
; 16.013 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.873      ;
; 16.016 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.870      ;
; 16.018 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.868      ;
; 16.018 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.868      ;
; 16.018 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.868      ;
; 16.032 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.854      ;
; 16.089 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 3.828      ;
; 16.140 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.746      ;
; 16.149 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.737      ;
; 16.151 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.735      ;
; 16.151 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.735      ;
; 16.151 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.735      ;
; 16.196 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 3.721      ;
; 16.305 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.581      ;
; 16.438 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.448      ;
; 16.653 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.233      ;
; 16.655 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.231      ;
; 16.655 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.231      ;
; 16.655 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 3.231      ;
; 16.942 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.112     ; 2.944      ;
; 17.420 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.098     ; 2.480      ;
; 17.431 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.098     ; 2.469      ;
; 17.450 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.098     ; 2.450      ;
; 17.517 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 2.400      ;
; 17.529 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 2.388      ;
; 17.542 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.098     ; 2.358      ;
; 17.548 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 2.369      ;
; 17.563 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.098     ; 2.337      ;
; 17.583 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.098     ; 2.317      ;
; 17.602 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.098     ; 2.298      ;
; 17.620 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 2.297      ;
; 17.661 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.081     ; 2.256      ;
; 17.674 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.098     ; 2.226      ;
; 17.695 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.098     ; 2.205      ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'uart_verilog:inst1|clk_9600'                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                          ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; -0.309 ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 0.000        ; 2.977      ; 3.106      ;
; -0.278 ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 0.000        ; 2.960      ; 3.120      ;
; -0.081 ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 0.000        ; 2.977      ; 3.334      ;
; 0.196  ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; -0.500       ; 2.977      ; 3.111      ;
; 0.209  ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; -0.500       ; 2.960      ; 3.107      ;
; 0.384  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.669      ;
; 0.386  ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 0.669      ;
; 0.392  ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; -0.500       ; 2.977      ; 3.307      ;
; 0.466  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.750      ;
; 0.655  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 0.940      ;
; 0.675  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.959      ;
; 0.678  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.962      ;
; 0.685  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.969      ;
; 0.689  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.973      ;
; 0.708  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 0.993      ;
; 0.710  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.994      ;
; 0.713  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 0.997      ;
; 0.743  ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.026      ;
; 0.827  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.112      ;
; 0.855  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.138      ;
; 0.856  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.139      ;
; 0.876  ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.161      ;
; 0.894  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.177      ;
; 0.898  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.181      ;
; 0.922  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.206      ;
; 0.922  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.206      ;
; 0.971  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.254      ;
; 0.992  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.277      ;
; 1.022  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.307      ;
; 1.048  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.333      ;
; 1.065  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.349      ;
; 1.075  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.359      ;
; 1.078  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.362      ;
; 1.138  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.423      ;
; 1.139  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.424      ;
; 1.142  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.426      ;
; 1.145  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.429      ;
; 1.145  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.430      ;
; 1.152  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.436      ;
; 1.163  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.448      ;
; 1.221  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.505      ;
; 1.227  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.510      ;
; 1.234  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.517      ;
; 1.245  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.528      ;
; 1.249  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.532      ;
; 1.264  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.547      ;
; 1.265  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.550      ;
; 1.287  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.571      ;
; 1.290  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.574      ;
; 1.296  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.581      ;
; 1.301  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.584      ;
; 1.307  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.592      ;
; 1.322  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.606      ;
; 1.340  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.624      ;
; 1.340  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.625      ;
; 1.362  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.647      ;
; 1.372  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.656      ;
; 1.375  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.659      ;
; 1.422  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.707      ;
; 1.432  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.717      ;
; 1.436  ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.096      ; 1.238      ;
; 1.436  ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.096      ; 1.238      ;
; 1.438  ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.096      ; 1.240      ;
; 1.438  ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.095      ; 1.239      ;
; 1.441  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.724      ;
; 1.441  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.726      ;
; 1.459  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.077      ; 1.742      ;
; 1.466  ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.096      ; 1.268      ;
; 1.467  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.751      ;
; 1.471  ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.096      ; 1.273      ;
; 1.477  ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.095      ; 1.278      ;
; 1.496  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.781      ;
; 1.526  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.811      ;
; 1.535  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.819      ;
; 1.537  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.821      ;
; 1.545  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.830      ;
; 1.555  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.840      ;
; 1.651  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.935      ;
; 1.653  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.937      ;
; 1.659  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.944      ;
; 1.659  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.944      ;
; 1.659  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.944      ;
; 1.667  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 1.952      ;
; 1.706  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.990      ;
; 1.709  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.078      ; 1.993      ;
; 1.771  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 2.056      ;
; 1.771  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.079      ; 2.056      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                            ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.182 ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; 0.000        ; 3.129      ; 3.395      ;
; 0.329  ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; -0.500       ; 3.129      ; 3.406      ;
; 0.611  ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 0.898      ;
; 0.612  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 0.899      ;
; 0.614  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 0.901      ;
; 0.614  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 0.901      ;
; 0.616  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 0.903      ;
; 0.616  ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 0.903      ;
; 0.617  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 0.904      ;
; 0.617  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 0.904      ;
; 0.638  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.931  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.218      ;
; 0.941  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.228      ;
; 0.942  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.229      ;
; 0.943  ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.230      ;
; 0.946  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.233      ;
; 0.948  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.235      ;
; 0.949  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.236      ;
; 0.949  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.236      ;
; 1.055  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.342      ;
; 1.057  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.344      ;
; 1.069  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.356      ;
; 1.070  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.357      ;
; 1.072  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.359      ;
; 1.073  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.360      ;
; 1.074  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.075  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.095  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.413      ;
; 1.096  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.414      ;
; 1.119  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.437      ;
; 1.133  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.451      ;
; 1.139  ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.457      ;
; 1.181  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.468      ;
; 1.183  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.470      ;
; 1.196  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.483      ;
; 1.198  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.485      ;
; 1.199  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.486      ;
; 1.200  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.487      ;
; 1.217  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.535      ;
; 1.221  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.539      ;
; 1.222  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.540      ;
; 1.245  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.563      ;
; 1.248  ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.566      ;
; 1.259  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.577      ;
; 1.302  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.589      ;
; 1.304  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.591      ;
; 1.307  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.594      ;
; 1.319  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.606      ;
; 1.320  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.607      ;
; 1.325  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.612      ;
; 1.326  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.613      ;
; 1.342  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.660      ;
; 1.348  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.666      ;
; 1.366  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.684      ;
; 1.368  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.686      ;
; 1.371  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.689      ;
; 1.385  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.703      ;
; 1.393  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.680      ;
; 1.403  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.690      ;
; 1.405  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.692      ;
; 1.433  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.720      ;
; 1.434  ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.721      ;
; 1.447  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.734      ;
; 1.451  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.738      ;
; 1.474  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.792      ;
; 1.495  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 1.799      ;
; 1.496  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.783      ;
; 1.497  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.815      ;
; 1.497  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 1.801      ;
; 1.497  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 1.801      ;
; 1.511  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.829      ;
; 1.515  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 1.819      ;
; 1.559  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.846      ;
; 1.577  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.864      ;
; 1.582  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 1.886      ;
; 1.595  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.913      ;
; 1.600  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 1.904      ;
; 1.603  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 1.907      ;
; 1.617  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 1.921      ;
; 1.618  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 1.922      ;
; 1.623  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.941      ;
; 1.623  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 1.927      ;
; 1.637  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 1.955      ;
; 1.680  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.967      ;
; 1.694  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.981      ;
; 1.698  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 1.985      ;
; 1.731  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 2.035      ;
; 1.744  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 2.062      ;
; 1.746  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.112      ; 2.064      ;
; 1.746  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 2.050      ;
; 1.746  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 2.050      ;
; 1.817  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 2.104      ;
; 1.850  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 2.154      ;
; 1.868  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 2.172      ;
; 1.874  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 2.178      ;
; 1.942  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 2.229      ;
; 1.959  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 2.246      ;
; 1.962  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.081      ; 2.249      ;
; 1.979  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 2.283      ;
; 1.997  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.098      ; 2.301      ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.124 ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.676      ;
; 0.369  ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.282      ; 0.669      ;
; 0.382  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.382  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.387  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.585  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.872      ;
; 0.586  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.873      ;
; 0.593  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.880      ;
; 0.632  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.633  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.634  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.921      ;
; 0.650  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.735  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.022      ;
; 0.754  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.810  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.097      ;
; 0.900  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.187      ;
; 1.029  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.316      ;
; 1.233  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.520      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider400Hz:inst6|out'                                                                                                                                               ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.411 ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.077      ; 0.694      ;
; 0.412 ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.077      ; 0.695      ;
; 0.413 ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.078      ; 0.697      ;
; 0.418 ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.078      ; 0.702      ;
; 0.419 ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.077      ; 0.702      ;
; 0.420 ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.077      ; 0.703      ;
; 0.421 ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.077      ; 0.704      ;
; 0.426 ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.078      ; 0.710      ;
; 0.435 ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.077      ; 0.718      ;
; 0.440 ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.078      ; 0.724      ;
; 0.533 ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.077      ; 0.816      ;
; 0.586 ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.077      ; 0.869      ;
; 0.593 ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.078      ; 0.877      ;
; 0.604 ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.078      ; 0.888      ;
; 0.604 ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.078      ; 0.888      ;
; 0.605 ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.077      ; 0.888      ;
; 0.606 ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.078      ; 0.890      ;
; 0.627 ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.078      ; 0.911      ;
; 0.790 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.078      ; 1.074      ;
; 0.908 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.078      ; 1.192      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'uart_verilog:inst1|clk_9600'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[0]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[1]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[2]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[3]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[4]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[5]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[6]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[7]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_busy         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_busy         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_prev    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_pulse   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_busy         ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[0]      ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[1]      ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[3]      ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[0]   ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[1]   ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[2]   ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[3]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[2]      ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[4]      ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[5]      ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[6]      ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[7]      ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_busy         ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[0]   ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[1]   ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[2]   ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[3]   ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_prev    ;
; 0.275  ; 0.495        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_pulse   ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[0]               ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[1]               ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[2]               ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[3]               ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[4]               ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[5]               ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[6]               ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[7]               ;
; 0.309  ; 0.467        ; 0.158          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx              ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[0]               ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[1]               ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[2]               ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[3]               ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[4]               ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[5]               ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[6]               ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[7]               ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_prev    ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_pulse   ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_busy         ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[0]   ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[1]   ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[2]   ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[3]   ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_busy         ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[0]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[1]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[2]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[3]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[4]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[5]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[6]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[7]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[0]   ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[1]   ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[2]   ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[3]   ;
; 0.380  ; 0.533        ; 0.153          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_tx|clk                       ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|clk_9600~clkctrl|inclk[0]         ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|clk_9600~clkctrl|outclk           ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|led[3]|clk                        ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|led[4]|clk                        ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|led[5]|clk                        ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|led[6]|clk                        ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|led[7]|clk                        ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_tx_busy|clk                  ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_tx_cur_bit[0]|clk            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'                                                                           ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|inclk[0]                  ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|outclk                    ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset3|clk                     ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e1|clk                  ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e2|clk                  ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e3|clk                  ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e4|clk                  ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e5|clk                  ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_clear|clk              ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.mode_set|clk                   ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e6|clk                  ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e7|clk                  ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e8|clk                  ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e9|clk                  ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_address|clk              ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_char|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset3|clk                     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e1|clk                  ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e2|clk                  ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e3|clk                  ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e4|clk                  ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e5|clk                  ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_clear|clk              ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.mode_set|clk                   ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e6|clk                  ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e7|clk                  ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'uart_verilog:inst1|uart_tx_send_pulse'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[8]         ;
; 0.230  ; 0.388        ; 0.158          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[1]         ;
; 0.231  ; 0.389        ; 0.158          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[2]         ;
; 0.231  ; 0.389        ; 0.158          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[3]         ;
; 0.231  ; 0.389        ; 0.158          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[4]         ;
; 0.231  ; 0.389        ; 0.158          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[8]         ;
; 0.232  ; 0.390        ; 0.158          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[5]         ;
; 0.233  ; 0.391        ; 0.158          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[6]         ;
; 0.233  ; 0.391        ; 0.158          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[7]         ;
; 0.453  ; 0.606        ; 0.153          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[6]         ;
; 0.453  ; 0.606        ; 0.153          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[7]         ;
; 0.454  ; 0.607        ; 0.153          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[5]         ;
; 0.455  ; 0.608        ; 0.153          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[2]         ;
; 0.455  ; 0.608        ; 0.153          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[3]         ;
; 0.455  ; 0.608        ; 0.153          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[4]         ;
; 0.455  ; 0.608        ; 0.153          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[8]         ;
; 0.456  ; 0.609        ; 0.153          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[1]         ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[1]|clk                  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[2]|clk                  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[3]|clk                  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[4]|clk                  ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[8]|clk                  ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[5]|clk                  ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[6]|clk                  ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[7]|clk                  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|inclk[0] ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse|q                ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|inclk[0] ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|outclk   ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[6]|clk                  ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[7]|clk                  ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[5]|clk                  ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[2]|clk                  ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[3]|clk                  ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[4]|clk                  ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[8]|clk                  ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[1]|clk                  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.585  ; 9.743        ; 0.158          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|uart_tx_send                             ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clk_9600                                 ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[0]                             ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[10]                            ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[11]                            ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[12]                            ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[13]                            ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[1]                             ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[2]                             ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[3]                             ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[4]                             ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[5]                             ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[6]                             ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[7]                             ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[8]                             ;
; 9.674  ; 9.862        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[9]                             ;
; 9.811  ; 9.811        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.812  ; 9.812        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.812  ; 9.812        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.814  ; 9.814        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|uart_tx_send|clk                                      ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                              ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clk_9600|clk                                          ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[0]|clk                                      ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[10]|clk                                     ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[11]|clk                                     ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[12]|clk                                     ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[13]|clk                                     ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[1]|clk                                      ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[2]|clk                                      ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[3]|clk                                      ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[4]|clk                                      ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[5]|clk                                      ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[6]|clk                                      ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[7]|clk                                      ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[8]|clk                                      ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[9]|clk                                      ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clk_9600                                 ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[0]                             ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[10]                            ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[11]                            ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[12]                            ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[13]                            ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[1]                             ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[2]                             ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[3]                             ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[4]                             ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[5]                             ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[6]                             ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[7]                             ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[8]                             ;
; 9.917  ; 10.137       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[9]                             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.103 ; 10.256       ; 0.153          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|uart_tx_send                             ;
; 10.170 ; 10.170       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clk_9600|clk                                          ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[0]|clk                                      ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[10]|clk                                     ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[11]|clk                                     ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[12]|clk                                     ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[13]|clk                                     ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[1]|clk                                      ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[2]|clk                                      ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[3]|clk                                      ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[4]|clk                                      ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[5]|clk                                      ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[6]|clk                                      ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[7]|clk                                      ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[8]|clk                                      ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[9]|clk                                      ;
; 10.175 ; 10.175       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                              ;
; 10.175 ; 10.175       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                ;
; 10.186 ; 10.186       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|uart_tx_send|clk                                      ;
; 10.186 ; 10.186       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.186 ; 10.186       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.189 ; 10.189       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clk_9600                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[0]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[10]                            ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[11]                            ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[12]                            ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[13]                            ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[1]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[2]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[3]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[4]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[5]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[6]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[7]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[8]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[9]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|uart_tx_send                             ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 124999.712 ; 124999.932   ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.712 ; 124999.932   ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.712 ; 124999.932   ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.712 ; 124999.932   ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.712 ; 124999.932   ; 0.220          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.880 ; 125000.068   ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.880 ; 125000.068   ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.880 ; 125000.068   ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.880 ; 125000.068   ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.880 ; 125000.068   ; 0.188          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.967 ; 124999.967   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 124999.967 ; 124999.967   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 124999.967 ; 124999.967   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 124999.967 ; 124999.967   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 124999.967 ; 124999.967   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 124999.968 ; 124999.968   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 124999.968 ; 124999.968   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 125000.031 ; 125000.031   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 125000.031 ; 125000.031   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 125000.032 ; 125000.032   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 125000.032 ; 125000.032   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 125000.032 ; 125000.032   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 125000.032 ; 125000.032   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 125000.032 ; 125000.032   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; KEY[*]    ; CLOCK_50                              ; -1.680 ; -1.577 ; Rise       ; CLOCK_50                              ;
;  KEY[2]   ; CLOCK_50                              ; -1.680 ; -1.577 ; Rise       ; CLOCK_50                              ;
; UART_RXD  ; uart_verilog:inst1|clk_9600           ; 3.744  ; 4.242  ; Rise       ; uart_verilog:inst1|clk_9600           ;
; SW[*]     ; uart_verilog:inst1|uart_tx_send_pulse ; -2.732 ; -2.629 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[0]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.739 ; -2.636 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[1]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.758 ; -2.655 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[2]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.752 ; -2.649 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[3]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.763 ; -2.660 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[4]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.732 ; -2.629 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[5]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.773 ; -2.670 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[6]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.778 ; -2.675 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[7]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.752 ; -2.649 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; KEY[*]    ; CLOCK_50                              ; 1.966  ; 1.863  ; Rise       ; CLOCK_50                              ;
;  KEY[2]   ; CLOCK_50                              ; 1.966  ; 1.863  ; Rise       ; CLOCK_50                              ;
; UART_RXD  ; uart_verilog:inst1|clk_9600           ; -1.514 ; -2.026 ; Rise       ; uart_verilog:inst1|clk_9600           ;
; SW[*]     ; uart_verilog:inst1|uart_tx_send_pulse ; 3.141  ; 3.038  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[0]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.101  ; 2.998  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[1]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.120  ; 3.017  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[2]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.115  ; 3.012  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[3]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.126  ; 3.023  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[4]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.094  ; 2.991  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[5]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.137  ; 3.034  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[6]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.141  ; 3.038  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[7]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.115  ; 3.012  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+--------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+--------+--------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 10.480 ; 10.072 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 9.282  ; 9.147  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 9.573  ; 9.422  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 10.073 ; 9.924  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 9.315  ; 9.129  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 8.668  ; 8.545  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 8.644  ; 8.514  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[6] ; clock_divider400Hz:inst6|out ; 8.146  ; 8.056  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[7] ; clock_divider400Hz:inst6|out ; 10.480 ; 10.072 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 8.824  ; 8.902  ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 8.735  ; 8.664  ; Rise       ; clock_divider400Hz:inst6|out ;
; UART_TXD     ; uart_verilog:inst1|clk_9600  ; 7.624  ; 7.181  ; Rise       ; uart_verilog:inst1|clk_9600  ;
; LCD_DATA[*]  ; uart_verilog:inst1|clk_9600  ; 9.808  ; 9.398  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[0] ; uart_verilog:inst1|clk_9600  ; 7.456  ; 7.302  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[1] ; uart_verilog:inst1|clk_9600  ; 7.748  ; 7.577  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[2] ; uart_verilog:inst1|clk_9600  ; 9.602  ; 9.398  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[3] ; uart_verilog:inst1|clk_9600  ; 7.813  ; 7.646  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[4] ; uart_verilog:inst1|clk_9600  ; 7.157  ; 7.009  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[5] ; uart_verilog:inst1|clk_9600  ; 7.135  ; 6.979  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[6] ; uart_verilog:inst1|clk_9600  ; 7.473  ; 7.331  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[7] ; uart_verilog:inst1|clk_9600  ; 9.808  ; 9.345  ; Fall       ; uart_verilog:inst1|clk_9600  ;
+--------------+------------------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 7.308 ; 7.190 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 7.308 ; 7.190 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 7.422 ; 7.313 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 7.714 ; 7.566 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 8.001 ; 7.837 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 7.546 ; 7.428 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 7.527 ; 7.402 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[6] ; clock_divider400Hz:inst6|out ; 7.561 ; 7.433 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[7] ; clock_divider400Hz:inst6|out ; 9.881 ; 9.434 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 6.928 ; 7.071 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 7.870 ; 7.720 ; Rise       ; clock_divider400Hz:inst6|out ;
; UART_TXD     ; uart_verilog:inst1|clk_9600  ; 7.473 ; 7.031 ; Rise       ; uart_verilog:inst1|clk_9600  ;
; LCD_DATA[*]  ; uart_verilog:inst1|clk_9600  ; 6.841 ; 6.684 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[0] ; uart_verilog:inst1|clk_9600  ; 7.150 ; 6.995 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[1] ; uart_verilog:inst1|clk_9600  ; 7.430 ; 7.259 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[2] ; uart_verilog:inst1|clk_9600  ; 9.209 ; 9.007 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[3] ; uart_verilog:inst1|clk_9600  ; 7.491 ; 7.324 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[4] ; uart_verilog:inst1|clk_9600  ; 6.862 ; 6.713 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[5] ; uart_verilog:inst1|clk_9600  ; 6.841 ; 6.684 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[6] ; uart_verilog:inst1|clk_9600  ; 7.165 ; 7.022 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[7] ; uart_verilog:inst1|clk_9600  ; 9.485 ; 9.021 ; Fall       ; uart_verilog:inst1|clk_9600  ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 139.74 MHz ; 139.74 MHz      ; uart_verilog:inst1|clk_9600                       ;                                                ;
; 178.67 MHz ; 178.67 MHz      ; CLOCK_50                                          ;                                                ;
; 642.67 MHz ; 437.64 MHz      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
; 803.21 MHz ; 437.64 MHz      ; clock_divider400Hz:inst6|out                      ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_verilog:inst1|clk_9600                       ; -7.574 ; -46.148       ;
; clock_divider400Hz:inst6|out                      ; -0.245 ; -0.364        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.053 ; -0.053        ;
; CLOCK_50                                          ; 0.071  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.246 ; -0.246        ;
; uart_verilog:inst1|clk_9600                       ; -0.240 ; -0.396        ;
; CLOCK_50                                          ; -0.197 ; -0.197        ;
; clock_divider400Hz:inst6|out                      ; 0.378  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; uart_verilog:inst1|clk_9600                       ; -1.285     ; -38.550       ;
; clock_divider400Hz:inst6|out                      ; -1.285     ; -25.700       ;
; uart_verilog:inst1|uart_tx_send_pulse             ; -1.285     ; -10.280       ;
; CLOCK_50                                          ; 9.594      ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 124999.711 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'uart_verilog:inst1|clk_9600'                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                          ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; -7.574 ; uart_verilog:inst1|uart_tx_reg[6]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.205     ; 7.258      ;
; -7.531 ; uart_verilog:inst1|uart_tx_reg[1]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.167     ; 7.253      ;
; -7.524 ; uart_verilog:inst1|uart_tx_reg[3]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.183     ; 7.230      ;
; -7.442 ; uart_verilog:inst1|uart_tx_reg[8]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.183     ; 7.148      ;
; -7.432 ; uart_verilog:inst1|uart_tx_reg[2]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.188     ; 7.133      ;
; -7.367 ; uart_verilog:inst1|uart_tx_reg[4]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.194     ; 7.062      ;
; -7.249 ; uart_verilog:inst1|uart_tx_reg[7]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.208     ; 6.930      ;
; -7.139 ; uart_verilog:inst1|uart_tx_reg[5]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.161     ; 6.867      ;
; -6.156 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.087     ; 6.958      ;
; -6.124 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.087     ; 6.926      ;
; -6.039 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.087     ; 6.841      ;
; -5.719 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.087     ; 6.521      ;
; -5.075 ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.087     ; 5.877      ;
; -4.860 ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.087     ; 5.662      ;
; -2.951 ; uart_verilog:inst1|uart_tx_reg[1]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.172     ; 2.778      ;
; -2.948 ; uart_verilog:inst1|uart_tx_reg[3]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.188     ; 2.759      ;
; -2.937 ; uart_verilog:inst1|uart_tx_reg[6]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.210     ; 2.726      ;
; -2.866 ; uart_verilog:inst1|uart_tx_reg[8]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.188     ; 2.677      ;
; -2.839 ; uart_verilog:inst1|uart_tx_reg[2]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.193     ; 2.645      ;
; -2.730 ; uart_verilog:inst1|uart_tx_reg[4]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.199     ; 2.530      ;
; -2.673 ; uart_verilog:inst1|uart_tx_reg[7]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.213     ; 2.459      ;
; -2.563 ; uart_verilog:inst1|uart_tx_reg[5]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -1.166     ; 2.396      ;
; -2.412 ; uart_verilog:inst1|uart_tx_send         ; uart_verilog:inst1|uart_tx_send_pulse   ; CLOCK_50                              ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.160     ; 2.741      ;
; -2.280 ; uart_verilog:inst1|uart_tx_send         ; uart_verilog:inst1|uart_tx_send_prev    ; CLOCK_50                              ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.160     ; 2.609      ;
; -1.760 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 2.175      ;
; -1.760 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 2.175      ;
; -1.760 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 2.175      ;
; -1.740 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 2.155      ;
; -1.740 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 2.155      ;
; -1.740 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 2.155      ;
; -1.708 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.636      ;
; -1.684 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.612      ;
; -1.625 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 2.040      ;
; -1.625 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 2.040      ;
; -1.625 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 2.040      ;
; -1.601 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.529      ;
; -1.577 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.505      ;
; -1.567 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.982      ;
; -1.567 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.982      ;
; -1.567 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.982      ;
; -1.567 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.982      ;
; -1.567 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.982      ;
; -1.543 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.471      ;
; -1.539 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.954      ;
; -1.539 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.954      ;
; -1.539 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.954      ;
; -1.539 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.954      ;
; -1.539 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.954      ;
; -1.532 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.460      ;
; -1.525 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.940      ;
; -1.525 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.940      ;
; -1.525 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.940      ;
; -1.516 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.444      ;
; -1.505 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.433      ;
; -1.476 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.404      ;
; -1.464 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.392      ;
; -1.448 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.376      ;
; -1.424 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.352      ;
; -1.424 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.839      ;
; -1.424 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.839      ;
; -1.424 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.839      ;
; -1.424 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.839      ;
; -1.424 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.839      ;
; -1.359 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.287      ;
; -1.342 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.270      ;
; -1.324 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.739      ;
; -1.324 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.739      ;
; -1.324 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.739      ;
; -1.324 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.739      ;
; -1.324 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.739      ;
; -1.318 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 2.246      ;
; -1.302 ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; -0.084     ; 1.717      ;
; -1.190 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.070     ; 2.119      ;
; -1.189 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.070     ; 2.118      ;
; -1.083 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.070     ; 2.012      ;
; -1.082 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.070     ; 2.011      ;
; -1.068 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.996      ;
; -1.068 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.996      ;
; -1.068 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.996      ;
; -1.068 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.996      ;
; -1.061 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.989      ;
; -1.048 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.976      ;
; -1.004 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.932      ;
; -0.954 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.882      ;
; -0.954 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.882      ;
; -0.954 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.882      ;
; -0.954 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.882      ;
; -0.947 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.875      ;
; -0.934 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.862      ;
; -0.930 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.070     ; 1.859      ;
; -0.929 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.070     ; 1.858      ;
; -0.918 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.846      ;
; -0.901 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.070     ; 1.830      ;
; -0.888 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.816      ;
; -0.859 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.787      ;
; -0.856 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.784      ;
; -0.845 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.773      ;
; -0.841 ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.769      ;
; -0.839 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.767      ;
; -0.839 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.071     ; 1.767      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider400Hz:inst6|out'                                                                                                                                                ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.245 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.070     ; 1.174      ;
; -0.119 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.069     ; 1.049      ;
; 0.004  ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.070     ; 0.925      ;
; 0.024  ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.070     ; 0.905      ;
; 0.026  ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.070     ; 0.903      ;
; 0.026  ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.070     ; 0.903      ;
; 0.027  ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.069     ; 0.903      ;
; 0.044  ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.069     ; 0.886      ;
; 0.071  ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.070     ; 0.858      ;
; 0.085  ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.069     ; 0.845      ;
; 0.191  ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.070     ; 0.738      ;
; 0.200  ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.069     ; 0.730      ;
; 0.203  ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.070     ; 0.726      ;
; 0.207  ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.069     ; 0.723      ;
; 0.211  ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.070     ; 0.718      ;
; 0.211  ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.069     ; 0.719      ;
; 0.213  ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.069     ; 0.717      ;
; 0.219  ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.070     ; 0.710      ;
; 0.221  ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.069     ; 0.709      ;
; 0.222  ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.069     ; 0.708      ;
+--------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.053     ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.060     ; 0.655      ;
; 0.419      ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.060     ; 0.683      ;
; 249998.444 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.482      ;
; 249998.596 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.330      ;
; 249998.707 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.219      ;
; 249998.745 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.181      ;
; 249998.846 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.080      ;
; 249998.886 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.040      ;
; 249998.887 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.039      ;
; 249998.892 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 1.034      ;
; 249998.933 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.993      ;
; 249998.935 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.991      ;
; 249999.042 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.884      ;
; 249999.073 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.853      ;
; 249999.073 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.853      ;
; 249999.243 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.683      ;
; 249999.243 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.683      ;
; 249999.243 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.683      ;
; 249999.243 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.073     ; 0.683      ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                            ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.071  ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; 0.500        ; 2.761      ; 3.392      ;
; 0.468  ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; 1.000        ; 2.761      ; 3.495      ;
; 14.403 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 5.524      ;
; 14.465 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 5.434      ;
; 14.478 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 5.449      ;
; 14.520 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 5.379      ;
; 14.608 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 5.319      ;
; 14.697 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 5.202      ;
; 14.817 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 5.082      ;
; 14.865 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 5.034      ;
; 14.868 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 5.059      ;
; 14.926 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.973      ;
; 14.963 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 4.964      ;
; 15.045 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.854      ;
; 15.161 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.738      ;
; 15.620 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.279      ;
; 15.745 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 4.182      ;
; 15.746 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 4.181      ;
; 15.747 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 4.180      ;
; 15.748 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 4.179      ;
; 15.807 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.092      ;
; 15.808 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.091      ;
; 15.809 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.090      ;
; 15.810 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.089      ;
; 15.820 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 4.107      ;
; 15.822 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 4.105      ;
; 15.822 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 4.105      ;
; 15.823 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 4.104      ;
; 15.862 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.037      ;
; 15.864 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.035      ;
; 15.864 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.035      ;
; 15.865 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 4.034      ;
; 15.950 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.977      ;
; 15.952 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.975      ;
; 15.952 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.975      ;
; 15.953 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.974      ;
; 16.002 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.925      ;
; 16.039 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.860      ;
; 16.040 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.859      ;
; 16.041 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.858      ;
; 16.042 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.857      ;
; 16.064 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.835      ;
; 16.075 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.852      ;
; 16.117 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.782      ;
; 16.159 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.740      ;
; 16.160 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.739      ;
; 16.161 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.738      ;
; 16.162 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.737      ;
; 16.205 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.722      ;
; 16.207 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.692      ;
; 16.209 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.690      ;
; 16.209 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.690      ;
; 16.210 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.717      ;
; 16.210 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.689      ;
; 16.212 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.715      ;
; 16.212 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.715      ;
; 16.213 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.714      ;
; 16.268 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.631      ;
; 16.269 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.630      ;
; 16.270 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.629      ;
; 16.271 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.628      ;
; 16.296 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.603      ;
; 16.305 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.622      ;
; 16.307 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.620      ;
; 16.307 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.620      ;
; 16.308 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.619      ;
; 16.387 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.512      ;
; 16.389 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.510      ;
; 16.389 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.510      ;
; 16.390 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.509      ;
; 16.416 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.483      ;
; 16.462 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.437      ;
; 16.465 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.462      ;
; 16.503 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.396      ;
; 16.505 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.394      ;
; 16.505 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.394      ;
; 16.506 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.393      ;
; 16.525 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.374      ;
; 16.560 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.072     ; 3.367      ;
; 16.642 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.257      ;
; 16.758 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 3.141      ;
; 16.962 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 2.937      ;
; 16.964 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 2.935      ;
; 16.964 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 2.935      ;
; 16.965 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 2.934      ;
; 17.217 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.100     ; 2.682      ;
; 17.672 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.087     ; 2.240      ;
; 17.713 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.087     ; 2.199      ;
; 17.742 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.087     ; 2.170      ;
; 17.776 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.073     ; 2.150      ;
; 17.797 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.073     ; 2.129      ;
; 17.809 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.087     ; 2.103      ;
; 17.826 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.073     ; 2.100      ;
; 17.829 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.087     ; 2.083      ;
; 17.843 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.087     ; 2.069      ;
; 17.872 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.087     ; 2.040      ;
; 17.877 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.073     ; 2.049      ;
; 17.913 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.073     ; 2.013      ;
; 17.925 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.087     ; 1.987      ;
; 17.945 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.087     ; 1.967      ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.246 ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.612      ;
; 0.239  ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.374      ; 0.597      ;
; 0.333  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.333  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.344  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.608      ;
; 0.541  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.805      ;
; 0.541  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.805      ;
; 0.550  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.814      ;
; 0.577  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.578  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.578  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.594  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.858      ;
; 0.666  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.930      ;
; 0.675  ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.939      ;
; 0.751  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.015      ;
; 0.818  ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.082      ;
; 0.939  ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.203      ;
; 1.124  ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.388      ;
+--------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'uart_verilog:inst1|clk_9600'                                                                                                                                                  ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                          ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; -0.240 ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 0.000        ; 2.643      ; 2.807      ;
; -0.131 ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 0.000        ; 2.657      ; 2.930      ;
; -0.025 ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 0.000        ; 2.643      ; 3.022      ;
; 0.246  ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; -0.500       ; 2.657      ; 2.807      ;
; 0.335  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.597      ;
; 0.337  ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 0.597      ;
; 0.367  ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; -0.500       ; 2.643      ; 2.914      ;
; 0.421  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.682      ;
; 0.534  ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; -0.500       ; 2.643      ; 3.081      ;
; 0.598  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 0.860      ;
; 0.617  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.878      ;
; 0.619  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.880      ;
; 0.628  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.889      ;
; 0.629  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.890      ;
; 0.645  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 0.907      ;
; 0.647  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.908      ;
; 0.650  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 0.911      ;
; 0.668  ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 0.928      ;
; 0.749  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.011      ;
; 0.789  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.049      ;
; 0.790  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.050      ;
; 0.796  ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.058      ;
; 0.818  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.078      ;
; 0.821  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.081      ;
; 0.845  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.106      ;
; 0.846  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.107      ;
; 0.869  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.129      ;
; 0.882  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.144      ;
; 0.934  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.196      ;
; 0.944  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.206      ;
; 0.955  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.216      ;
; 0.963  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.224      ;
; 0.967  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.228      ;
; 1.013  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.275      ;
; 1.035  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.297      ;
; 1.049  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.310      ;
; 1.052  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.313      ;
; 1.052  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.313      ;
; 1.052  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.314      ;
; 1.059  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.321      ;
; 1.088  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.349      ;
; 1.123  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.385      ;
; 1.136  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.396      ;
; 1.138  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.398      ;
; 1.144  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.404      ;
; 1.144  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.404      ;
; 1.153  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.415      ;
; 1.159  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.419      ;
; 1.173  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.434      ;
; 1.176  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.437      ;
; 1.194  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.455      ;
; 1.198  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.458      ;
; 1.208  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.470      ;
; 1.209  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.471      ;
; 1.211  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.472      ;
; 1.236  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.497      ;
; 1.240  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.501      ;
; 1.243  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.505      ;
; 1.263  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.525      ;
; 1.268  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.530      ;
; 1.281  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.543      ;
; 1.303  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.563      ;
; 1.320  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.069      ; 1.580      ;
; 1.348  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.609      ;
; 1.362  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.624      ;
; 1.375  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.637      ;
; 1.391  ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.056      ; 1.138      ;
; 1.391  ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.056      ; 1.138      ;
; 1.393  ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.056      ; 1.140      ;
; 1.398  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.660      ;
; 1.398  ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.056      ; 1.145      ;
; 1.414  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.676      ;
; 1.414  ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.056      ; 1.161      ;
; 1.420  ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.057      ; 1.168      ;
; 1.425  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.686      ;
; 1.426  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.687      ;
; 1.429  ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.055      ; 1.175      ;
; 1.506  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.768      ;
; 1.522  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.783      ;
; 1.525  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.786      ;
; 1.531  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.793      ;
; 1.531  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.793      ;
; 1.531  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.793      ;
; 1.534  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.795      ;
; 1.535  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.070      ; 1.796      ;
; 1.623  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.885      ;
; 1.623  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.071      ; 1.885      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.197 ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; 0.000        ; 2.861      ; 3.078      ;
; 0.239  ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; -0.500       ; 2.861      ; 3.014      ;
; 0.557  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 0.821      ;
; 0.557  ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 0.821      ;
; 0.558  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 0.822      ;
; 0.559  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 0.823      ;
; 0.561  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 0.825      ;
; 0.562  ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 0.826      ;
; 0.563  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 0.827      ;
; 0.563  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 0.827      ;
; 0.581  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.845  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.109      ;
; 0.846  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.110      ;
; 0.848  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.112      ;
; 0.850  ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.114      ;
; 0.856  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.120      ;
; 0.860  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.124      ;
; 0.862  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.126      ;
; 0.862  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.126      ;
; 0.955  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.219      ;
; 0.956  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.220      ;
; 0.959  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.223      ;
; 0.961  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.225      ;
; 0.966  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.230      ;
; 0.969  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.233      ;
; 0.970  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.234      ;
; 0.972  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.236      ;
; 1.009  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.300      ;
; 1.009  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.300      ;
; 1.030  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.321      ;
; 1.045  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.336      ;
; 1.050  ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.341      ;
; 1.065  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.329      ;
; 1.066  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.330      ;
; 1.071  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.335      ;
; 1.076  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.340      ;
; 1.079  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.343      ;
; 1.080  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.344      ;
; 1.093  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.384      ;
; 1.111  ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.402      ;
; 1.119  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.410      ;
; 1.119  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.410      ;
; 1.140  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.431      ;
; 1.155  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.446      ;
; 1.164  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.428      ;
; 1.165  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.429      ;
; 1.175  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.439      ;
; 1.175  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.439      ;
; 1.178  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.442      ;
; 1.189  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.453      ;
; 1.190  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.454      ;
; 1.203  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.494      ;
; 1.215  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.506      ;
; 1.224  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.515      ;
; 1.229  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.520      ;
; 1.250  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.541      ;
; 1.265  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.556      ;
; 1.275  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 1.538      ;
; 1.277  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 1.540      ;
; 1.285  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 1.548      ;
; 1.285  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.549      ;
; 1.289  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.553      ;
; 1.299  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.563      ;
; 1.309  ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 1.572      ;
; 1.339  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.630      ;
; 1.339  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.617      ;
; 1.341  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.619      ;
; 1.357  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.635      ;
; 1.360  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.651      ;
; 1.371  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.649      ;
; 1.375  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.666      ;
; 1.390  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 1.653      ;
; 1.395  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.659      ;
; 1.409  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.673      ;
; 1.416  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.694      ;
; 1.423  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.714      ;
; 1.430  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.708      ;
; 1.433  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.711      ;
; 1.443  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.721      ;
; 1.451  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.729      ;
; 1.464  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.742      ;
; 1.470  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.761      ;
; 1.485  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.776      ;
; 1.494  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.758      ;
; 1.508  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.073      ; 1.772      ;
; 1.533  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 1.796      ;
; 1.545  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.836      ;
; 1.545  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.823      ;
; 1.554  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.100      ; 1.845      ;
; 1.555  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.833      ;
; 1.557  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.835      ;
; 1.640  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 1.903      ;
; 1.669  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.947      ;
; 1.669  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.947      ;
; 1.683  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 1.961      ;
; 1.748  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 2.011      ;
; 1.762  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 2.040      ;
; 1.773  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 2.036      ;
; 1.776  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.087      ; 2.054      ;
; 1.782  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.072      ; 2.045      ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider400Hz:inst6|out'                                                                                                                                                ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.378 ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.069      ; 0.638      ;
; 0.379 ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.069      ; 0.639      ;
; 0.380 ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.070      ; 0.641      ;
; 0.385 ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.070      ; 0.646      ;
; 0.386 ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.069      ; 0.646      ;
; 0.386 ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.069      ; 0.646      ;
; 0.388 ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.069      ; 0.648      ;
; 0.391 ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.070      ; 0.652      ;
; 0.399 ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.069      ; 0.659      ;
; 0.405 ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.070      ; 0.666      ;
; 0.481 ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.069      ; 0.741      ;
; 0.534 ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.069      ; 0.794      ;
; 0.549 ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.070      ; 0.810      ;
; 0.550 ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.070      ; 0.811      ;
; 0.550 ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.070      ; 0.811      ;
; 0.551 ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.070      ; 0.812      ;
; 0.551 ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.069      ; 0.811      ;
; 0.570 ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.070      ; 0.831      ;
; 0.737 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.070      ; 0.998      ;
; 0.833 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.070      ; 1.094      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'uart_verilog:inst1|clk_9600'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[0]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[1]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[2]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[3]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[4]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[5]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[6]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[7]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_busy         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_busy         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_prev    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_pulse   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_busy         ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[0]      ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[1]      ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[3]      ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[0]   ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[1]   ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[2]   ;
; 0.237  ; 0.455        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[3]   ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[2]      ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[4]      ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[5]      ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[6]      ;
; 0.238  ; 0.456        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[7]      ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_busy         ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[0]   ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[1]   ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[2]   ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[3]   ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[0]               ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[1]               ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[2]               ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[3]               ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[4]               ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[5]               ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[6]               ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[7]               ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_prev    ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_pulse   ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_prev    ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_pulse   ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[0]               ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[1]               ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[2]               ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[3]               ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[4]               ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[5]               ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[6]               ;
; 0.313  ; 0.531        ; 0.218          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[7]               ;
; 0.336  ; 0.492        ; 0.156          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx              ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_busy         ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[0]   ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[1]   ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[2]   ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[3]   ;
; 0.354  ; 0.540        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[2]      ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[4]      ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[5]      ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[6]      ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[7]      ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_busy         ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[0]      ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[1]      ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[3]      ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[0]   ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[1]   ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[2]   ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[3]   ;
; 0.356  ; 0.507        ; 0.151          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx              ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_tx|clk                       ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|clk_9600~clkctrl|inclk[0]         ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|clk_9600~clkctrl|outclk           ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_busy|clk                  ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_byte[0]|clk               ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_byte[1]|clk               ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_byte[3]|clk               ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_cur_bit[0]|clk            ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_cur_bit[1]|clk            ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_cur_bit[2]|clk            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.231  ; 0.449        ; 0.218          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.362  ; 0.548        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.363  ; 0.549        ; 0.186          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_clear|clk              ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.mode_set|clk                   ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset3|clk                     ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e1|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e2|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e3|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e4|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e5|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e6|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e7|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e8|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e9|clk                  ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_address|clk              ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_char|clk                 ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|inclk[0]                  ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|inclk[0]                  ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|outclk                    ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_clear|clk              ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.mode_set|clk                   ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e6|clk                  ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e7|clk                  ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e8|clk                  ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e9|clk                  ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_address|clk              ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_char|clk                 ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'uart_verilog:inst1|uart_tx_send_pulse'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[8]         ;
; 0.301  ; 0.457        ; 0.156          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[4]         ;
; 0.301  ; 0.457        ; 0.156          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[7]         ;
; 0.302  ; 0.458        ; 0.156          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[1]         ;
; 0.302  ; 0.458        ; 0.156          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[6]         ;
; 0.303  ; 0.459        ; 0.156          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[2]         ;
; 0.303  ; 0.459        ; 0.156          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[3]         ;
; 0.303  ; 0.459        ; 0.156          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[8]         ;
; 0.304  ; 0.460        ; 0.156          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[5]         ;
; 0.388  ; 0.539        ; 0.151          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[3]         ;
; 0.388  ; 0.539        ; 0.151          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[5]         ;
; 0.388  ; 0.539        ; 0.151          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[8]         ;
; 0.390  ; 0.541        ; 0.151          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[1]         ;
; 0.390  ; 0.541        ; 0.151          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[2]         ;
; 0.390  ; 0.541        ; 0.151          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[6]         ;
; 0.391  ; 0.542        ; 0.151          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[4]         ;
; 0.391  ; 0.542        ; 0.151          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[7]         ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|inclk[0] ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|outclk   ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[3]|clk                  ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[5]|clk                  ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[8]|clk                  ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[1]|clk                  ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[2]|clk                  ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[6]|clk                  ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[4]|clk                  ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse|q                ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[4]|clk                  ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[7]|clk                  ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[1]|clk                  ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[6]|clk                  ;
; 0.518  ; 0.518        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[2]|clk                  ;
; 0.518  ; 0.518        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[3]|clk                  ;
; 0.518  ; 0.518        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[8]|clk                  ;
; 0.519  ; 0.519        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[5]|clk                  ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|inclk[0] ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.594  ; 9.750        ; 0.156          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|uart_tx_send                             ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clk_9600                                 ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[0]                             ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[10]                            ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[11]                            ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[12]                            ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[13]                            ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[1]                             ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[2]                             ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[3]                             ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[4]                             ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[5]                             ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[6]                             ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[7]                             ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[8]                             ;
; 9.673  ; 9.859        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[9]                             ;
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.809  ; 9.809        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|uart_tx_send|clk                                      ;
; 9.811  ; 9.811        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                              ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clk_9600|clk                                          ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[0]|clk                                      ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[10]|clk                                     ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[11]|clk                                     ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[12]|clk                                     ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[13]|clk                                     ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[1]|clk                                      ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[2]|clk                                      ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[3]|clk                                      ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[4]|clk                                      ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[5]|clk                                      ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[6]|clk                                      ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[7]|clk                                      ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[8]|clk                                      ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[9]|clk                                      ;
; 9.826  ; 9.826        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clk_9600                                 ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[0]                             ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[10]                            ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[11]                            ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[12]                            ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[13]                            ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[1]                             ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[2]                             ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[3]                             ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[4]                             ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[5]                             ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[6]                             ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[7]                             ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[8]                             ;
; 9.921  ; 10.139       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[9]                             ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.099 ; 10.250       ; 0.151          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|uart_tx_send                             ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clk_9600|clk                                          ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[0]|clk                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[10]|clk                                     ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[11]|clk                                     ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[12]|clk                                     ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[13]|clk                                     ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[1]|clk                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[2]|clk                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[3]|clk                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[4]|clk                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[5]|clk                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[6]|clk                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[7]|clk                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[8]|clk                                      ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[9]|clk                                      ;
; 10.183 ; 10.183       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                              ;
; 10.183 ; 10.183       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                ;
; 10.189 ; 10.189       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.191 ; 10.191       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|uart_tx_send|clk                                      ;
; 10.216 ; 10.216       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.216 ; 10.216       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clk_9600                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[0]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[10]                            ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[11]                            ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[12]                            ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[13]                            ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[1]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[2]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[3]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[4]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[5]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[6]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[7]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[8]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[9]                             ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|uart_tx_send                             ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 124999.711 ; 124999.929   ; 0.218          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.711 ; 124999.929   ; 0.218          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.711 ; 124999.929   ; 0.218          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.711 ; 124999.929   ; 0.218          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.711 ; 124999.929   ; 0.218          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.881 ; 125000.067   ; 0.186          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.881 ; 125000.067   ; 0.186          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.881 ; 125000.067   ; 0.186          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.881 ; 125000.067   ; 0.186          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.881 ; 125000.067   ; 0.186          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.969 ; 124999.969   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 124999.969 ; 124999.969   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 124999.969 ; 124999.969   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 124999.969 ; 124999.969   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 124999.969 ; 124999.969   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 124999.973 ; 124999.973   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 124999.973 ; 124999.973   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 125000.026 ; 125000.026   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 125000.026 ; 125000.026   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 125000.029 ; 125000.029   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 125000.029 ; 125000.029   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 125000.029 ; 125000.029   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 125000.029 ; 125000.029   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 125000.029 ; 125000.029   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 249997.715 ; 250000.000   ; 2.285          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; KEY[*]    ; CLOCK_50                              ; -1.467 ; -1.363 ; Rise       ; CLOCK_50                              ;
;  KEY[2]   ; CLOCK_50                              ; -1.467 ; -1.363 ; Rise       ; CLOCK_50                              ;
; UART_RXD  ; uart_verilog:inst1|clk_9600           ; 3.426  ; 3.763  ; Rise       ; uart_verilog:inst1|clk_9600           ;
; SW[*]     ; uart_verilog:inst1|uart_tx_send_pulse ; -2.414 ; -2.310 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[0]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.420 ; -2.316 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[1]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.440 ; -2.336 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[2]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.434 ; -2.330 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[3]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.445 ; -2.341 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[4]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.414 ; -2.310 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[5]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.456 ; -2.352 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[6]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.459 ; -2.355 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[7]    ; uart_verilog:inst1|uart_tx_send_pulse ; -2.434 ; -2.330 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; KEY[*]    ; CLOCK_50                              ; 1.726  ; 1.622  ; Rise       ; CLOCK_50                              ;
;  KEY[2]   ; CLOCK_50                              ; 1.726  ; 1.622  ; Rise       ; CLOCK_50                              ;
; UART_RXD  ; uart_verilog:inst1|clk_9600           ; -1.380 ; -1.785 ; Rise       ; uart_verilog:inst1|clk_9600           ;
; SW[*]     ; uart_verilog:inst1|uart_tx_send_pulse ; 2.792  ; 2.688  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[0]    ; uart_verilog:inst1|uart_tx_send_pulse ; 2.751  ; 2.647  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[1]    ; uart_verilog:inst1|uart_tx_send_pulse ; 2.772  ; 2.668  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[2]    ; uart_verilog:inst1|uart_tx_send_pulse ; 2.767  ; 2.663  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[3]    ; uart_verilog:inst1|uart_tx_send_pulse ; 2.778  ; 2.674  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[4]    ; uart_verilog:inst1|uart_tx_send_pulse ; 2.745  ; 2.641  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[5]    ; uart_verilog:inst1|uart_tx_send_pulse ; 2.789  ; 2.685  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[6]    ; uart_verilog:inst1|uart_tx_send_pulse ; 2.792  ; 2.688  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[7]    ; uart_verilog:inst1|uart_tx_send_pulse ; 2.767  ; 2.663  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 9.969 ; 9.458 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 8.723 ; 8.433 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 9.005 ; 8.668 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 9.454 ; 9.136 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 8.699 ; 8.489 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 8.168 ; 7.883 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 8.140 ; 7.862 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[6] ; clock_divider400Hz:inst6|out ; 7.662 ; 7.464 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[7] ; clock_divider400Hz:inst6|out ; 9.969 ; 9.458 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 8.203 ; 8.307 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 8.209 ; 8.001 ; Rise       ; clock_divider400Hz:inst6|out ;
; UART_TXD     ; uart_verilog:inst1|clk_9600  ; 7.278 ; 6.843 ; Rise       ; uart_verilog:inst1|clk_9600  ;
; LCD_DATA[*]  ; uart_verilog:inst1|clk_9600  ; 9.290 ; 8.776 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[0] ; uart_verilog:inst1|clk_9600  ; 6.969 ; 6.756 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[1] ; uart_verilog:inst1|clk_9600  ; 7.252 ; 6.992 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[2] ; uart_verilog:inst1|clk_9600  ; 8.972 ; 8.633 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[3] ; uart_verilog:inst1|clk_9600  ; 7.303 ; 7.075 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[4] ; uart_verilog:inst1|clk_9600  ; 6.695 ; 6.484 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[5] ; uart_verilog:inst1|clk_9600  ; 6.668 ; 6.464 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[6] ; uart_verilog:inst1|clk_9600  ; 6.981 ; 6.784 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[7] ; uart_verilog:inst1|clk_9600  ; 9.290 ; 8.776 ; Fall       ; uart_verilog:inst1|clk_9600  ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 6.877 ; 6.673 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 6.877 ; 6.673 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 6.984 ; 6.778 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 7.233 ; 7.028 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 7.512 ; 7.265 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 7.088 ; 6.873 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 7.062 ; 6.858 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[6] ; clock_divider400Hz:inst6|out ; 7.114 ; 6.894 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[7] ; clock_divider400Hz:inst6|out ; 9.408 ; 8.874 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 6.441 ; 6.638 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 7.390 ; 7.141 ; Rise       ; clock_divider400Hz:inst6|out ;
; UART_TXD     ; uart_verilog:inst1|clk_9600  ; 7.141 ; 6.706 ; Rise       ; uart_verilog:inst1|clk_9600  ;
; LCD_DATA[*]  ; uart_verilog:inst1|clk_9600  ; 6.391 ; 6.189 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[0] ; uart_verilog:inst1|clk_9600  ; 6.679 ; 6.468 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[1] ; uart_verilog:inst1|clk_9600  ; 6.951 ; 6.695 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[2] ; uart_verilog:inst1|clk_9600  ; 8.603 ; 8.270 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[3] ; uart_verilog:inst1|clk_9600  ; 7.001 ; 6.775 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[4] ; uart_verilog:inst1|clk_9600  ; 6.418 ; 6.208 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[5] ; uart_verilog:inst1|clk_9600  ; 6.391 ; 6.189 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[6] ; uart_verilog:inst1|clk_9600  ; 6.692 ; 6.496 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[7] ; uart_verilog:inst1|clk_9600  ; 8.986 ; 8.475 ; Fall       ; uart_verilog:inst1|clk_9600  ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_verilog:inst1|clk_9600                       ; -3.940 ; -13.653       ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.063 ; -0.063        ;
; CLOCK_50                                          ; 0.183  ; 0.000         ;
; clock_divider400Hz:inst6|out                      ; 0.319  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_verilog:inst1|clk_9600                       ; -0.234 ; -0.361        ;
; CLOCK_50                                          ; -0.215 ; -0.215        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.013  ; 0.000         ;
; clock_divider400Hz:inst6|out                      ; 0.170  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+---------------------------------------------------+------------+---------------+
; Clock                                             ; Slack      ; End Point TNS ;
+---------------------------------------------------+------------+---------------+
; uart_verilog:inst1|clk_9600                       ; -1.000     ; -30.000       ;
; clock_divider400Hz:inst6|out                      ; -1.000     ; -20.000       ;
; uart_verilog:inst1|uart_tx_send_pulse             ; -1.000     ; -8.000        ;
; CLOCK_50                                          ; 9.237      ; 0.000         ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; 124999.782 ; 0.000         ;
+---------------------------------------------------+------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'uart_verilog:inst1|clk_9600'                                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                          ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; -3.940 ; uart_verilog:inst1|uart_tx_reg[6]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.655     ; 4.225      ;
; -3.903 ; uart_verilog:inst1|uart_tx_reg[1]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.621     ; 4.222      ;
; -3.890 ; uart_verilog:inst1|uart_tx_reg[3]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.635     ; 4.195      ;
; -3.844 ; uart_verilog:inst1|uart_tx_reg[8]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.635     ; 4.149      ;
; -3.830 ; uart_verilog:inst1|uart_tx_reg[2]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.640     ; 4.130      ;
; -3.810 ; uart_verilog:inst1|uart_tx_reg[4]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.646     ; 4.104      ;
; -3.788 ; uart_verilog:inst1|uart_tx_reg[7]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.660     ; 4.068      ;
; -3.697 ; uart_verilog:inst1|uart_tx_reg[5]       ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.614     ; 4.023      ;
; -3.141 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.044     ; 4.037      ;
; -3.074 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.044     ; 3.970      ;
; -3.003 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.044     ; 3.899      ;
; -2.882 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.044     ; 3.778      ;
; -2.639 ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.044     ; 3.535      ;
; -2.501 ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx              ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.044     ; 3.397      ;
; -1.107 ; uart_verilog:inst1|uart_tx_reg[1]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.632     ; 1.462      ;
; -1.100 ; uart_verilog:inst1|uart_tx_reg[6]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.666     ; 1.421      ;
; -1.097 ; uart_verilog:inst1|uart_tx_reg[3]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.646     ; 1.438      ;
; -1.045 ; uart_verilog:inst1|uart_tx_reg[8]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.646     ; 1.386      ;
; -1.034 ; uart_verilog:inst1|uart_tx_reg[2]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.651     ; 1.370      ;
; -0.989 ; uart_verilog:inst1|uart_tx_reg[7]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.671     ; 1.305      ;
; -0.979 ; uart_verilog:inst1|uart_tx_send         ; uart_verilog:inst1|uart_tx_send_pulse   ; CLOCK_50                              ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.034      ; 1.490      ;
; -0.970 ; uart_verilog:inst1|uart_tx_reg[4]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.657     ; 1.300      ;
; -0.938 ; uart_verilog:inst1|uart_tx_send         ; uart_verilog:inst1|uart_tx_send_prev    ; CLOCK_50                              ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.034      ; 1.449      ;
; -0.889 ; uart_verilog:inst1|uart_tx_reg[5]       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.625     ; 1.251      ;
; -0.612 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.121      ;
; -0.612 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.121      ;
; -0.612 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.121      ;
; -0.601 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.110      ;
; -0.601 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.110      ;
; -0.601 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.110      ;
; -0.557 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.066      ;
; -0.557 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.066      ;
; -0.557 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.066      ;
; -0.528 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.037      ;
; -0.528 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.037      ;
; -0.528 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.037      ;
; -0.528 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.037      ;
; -0.528 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.037      ;
; -0.517 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.026      ;
; -0.517 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.026      ;
; -0.517 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.026      ;
; -0.517 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.026      ;
; -0.517 ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 1.026      ;
; -0.479 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.988      ;
; -0.479 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.988      ;
; -0.479 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.988      ;
; -0.460 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.969      ;
; -0.460 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.969      ;
; -0.460 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.969      ;
; -0.460 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.969      ;
; -0.460 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.969      ;
; -0.416 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.364      ;
; -0.402 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.350      ;
; -0.397 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.345      ;
; -0.395 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.904      ;
; -0.395 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.904      ;
; -0.395 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.904      ;
; -0.395 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.904      ;
; -0.395 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.904      ;
; -0.383 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.331      ;
; -0.377 ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|led[0]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.886      ;
; -0.337 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.285      ;
; -0.323 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.271      ;
; -0.323 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.271      ;
; -0.316 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.264      ;
; -0.309 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 1.256      ;
; -0.306 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.254      ;
; -0.299 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.247      ;
; -0.295 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 1.242      ;
; -0.287 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.235      ;
; -0.270 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.218      ;
; -0.253 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 1.200      ;
; -0.146 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.094      ;
; -0.142 ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.090      ;
; -0.141 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.089      ;
; -0.138 ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.086      ;
; -0.138 ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.647      ;
; -0.129 ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.638      ;
; -0.124 ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.633      ;
; -0.118 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 1.065      ;
; -0.118 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 1.065      ;
; -0.117 ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.626      ;
; -0.114 ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.623      ;
; -0.112 ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.621      ;
; -0.112 ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.500        ; 0.022      ; 0.621      ;
; -0.090 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 1.037      ;
; -0.090 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 1.037      ;
; -0.090 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 1.037      ;
; -0.090 ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 1.037      ;
; -0.074 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 1.021      ;
; -0.070 ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 1.017      ;
; -0.062 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.010      ;
; -0.059 ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 1.007      ;
; -0.048 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 0.995      ;
; -0.045 ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.039     ; 0.993      ;
; -0.024 ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 0.971      ;
; -0.020 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 0.967      ;
; -0.020 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 0.967      ;
; -0.020 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 0.967      ;
; -0.020 ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 1.000        ; -0.040     ; 0.967      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.063     ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.255     ; 0.350      ;
; 0.428      ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.255     ; 0.359      ;
; 249999.153 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.792      ;
; 249999.241 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.704      ;
; 249999.306 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.639      ;
; 249999.310 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.635      ;
; 249999.391 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.554      ;
; 249999.392 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.553      ;
; 249999.393 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.552      ;
; 249999.394 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.551      ;
; 249999.420 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.525      ;
; 249999.421 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.524      ;
; 249999.476 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.469      ;
; 249999.483 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.462      ;
; 249999.483 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.462      ;
; 249999.586 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.359      ;
; 249999.586 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.359      ;
; 249999.586 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.359      ;
; 249999.586 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 250000.000   ; -0.042     ; 0.359      ;
+------------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                            ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; 0.183  ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; 0.500        ; 1.521      ; 1.920      ;
; 0.809  ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; 1.000        ; 1.521      ; 1.794      ;
; 16.950 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.995      ;
; 16.979 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.947      ;
; 16.983 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.962      ;
; 16.993 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.933      ;
; 17.024 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.921      ;
; 17.127 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.799      ;
; 17.182 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.744      ;
; 17.196 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.730      ;
; 17.257 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.688      ;
; 17.264 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.662      ;
; 17.315 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.630      ;
; 17.409 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.517      ;
; 17.477 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.449      ;
; 17.655 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.290      ;
; 17.656 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.289      ;
; 17.657 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.288      ;
; 17.657 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.288      ;
; 17.684 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.242      ;
; 17.685 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.241      ;
; 17.686 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.240      ;
; 17.686 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.240      ;
; 17.688 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.257      ;
; 17.689 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.256      ;
; 17.690 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.255      ;
; 17.690 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.255      ;
; 17.690 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clk_9600      ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.236      ;
; 17.698 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.228      ;
; 17.699 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.227      ;
; 17.700 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.226      ;
; 17.700 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.226      ;
; 17.729 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.216      ;
; 17.730 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.215      ;
; 17.731 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.214      ;
; 17.731 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.214      ;
; 17.807 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.138      ;
; 17.832 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.094      ;
; 17.833 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.093      ;
; 17.834 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.092      ;
; 17.834 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.092      ;
; 17.836 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.090      ;
; 17.840 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.105      ;
; 17.850 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.076      ;
; 17.881 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 2.064      ;
; 17.887 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.039      ;
; 17.888 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.038      ;
; 17.889 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.037      ;
; 17.889 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.037      ;
; 17.901 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.025      ;
; 17.902 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.024      ;
; 17.903 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.023      ;
; 17.903 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 2.023      ;
; 17.967 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.978      ;
; 17.968 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.977      ;
; 17.969 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.976      ;
; 17.969 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.976      ;
; 17.969 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.957      ;
; 17.970 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.956      ;
; 17.971 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.955      ;
; 17.971 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.955      ;
; 17.984 ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.942      ;
; 18.025 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.920      ;
; 18.026 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.919      ;
; 18.027 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.918      ;
; 18.027 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.918      ;
; 18.039 ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.887      ;
; 18.053 ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.873      ;
; 18.110 ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.835      ;
; 18.114 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.812      ;
; 18.115 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.811      ;
; 18.116 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.810      ;
; 18.116 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.810      ;
; 18.121 ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.805      ;
; 18.168 ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.777      ;
; 18.182 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.744      ;
; 18.183 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.743      ;
; 18.184 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.742      ;
; 18.184 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.742      ;
; 18.266 ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.660      ;
; 18.334 ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.592      ;
; 18.395 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.531      ;
; 18.396 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.530      ;
; 18.397 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.529      ;
; 18.397 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.529      ;
; 18.547 ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.061     ; 1.379      ;
; 18.721 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.053     ; 1.213      ;
; 18.725 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.053     ; 1.209      ;
; 18.754 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.053     ; 1.180      ;
; 18.780 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.165      ;
; 18.782 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.053     ; 1.152      ;
; 18.784 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.161      ;
; 18.793 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.053     ; 1.141      ;
; 18.794 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.151      ;
; 18.795 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.053     ; 1.139      ;
; 18.799 ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.053     ; 1.135      ;
; 18.832 ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.113      ;
; 18.850 ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.053     ; 1.084      ;
; 18.852 ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.042     ; 1.093      ;
; 18.861 ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 20.000       ; -0.053     ; 1.073      ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider400Hz:inst6|out'                                                                                                                                               ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.319 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.629      ;
; 0.406 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.038     ; 0.543      ;
; 0.485 ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.463      ;
; 0.485 ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.463      ;
; 0.497 ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.451      ;
; 0.499 ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.449      ;
; 0.499 ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.449      ;
; 0.499 ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.449      ;
; 0.507 ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.441      ;
; 0.522 ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.426      ;
; 0.560 ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.388      ;
; 0.563 ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.385      ;
; 0.566 ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.382      ;
; 0.566 ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.382      ;
; 0.570 ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.378      ;
; 0.571 ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.377      ;
; 0.571 ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.377      ;
; 0.574 ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.374      ;
; 0.575 ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.373      ;
; 0.576 ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 1.000        ; -0.039     ; 0.372      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'uart_verilog:inst1|clk_9600'                                                                                                                                                  ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                          ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+
; -0.234 ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 0.000        ; 1.526      ; 1.501      ;
; -0.093 ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 0.000        ; 1.589      ; 1.705      ;
; -0.034 ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; 0.000        ; 1.589      ; 1.764      ;
; 0.161  ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.042      ; 0.307      ;
; 0.163  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.307      ;
; 0.203  ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; -0.500       ; 1.589      ; 1.501      ;
; 0.209  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.352      ;
; 0.290  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.434      ;
; 0.294  ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; -0.500       ; 1.589      ; 1.592      ;
; 0.301  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.444      ;
; 0.304  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.447      ;
; 0.304  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.447      ;
; 0.312  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.455      ;
; 0.315  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.459      ;
; 0.318  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.461      ;
; 0.320  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.463      ;
; 0.338  ; uart_verilog:inst1|uart_tx_send_prev    ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.042      ; 0.484      ;
; 0.358  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.502      ;
; 0.376  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.519      ;
; 0.379  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.522      ;
; 0.394  ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.538      ;
; 0.395  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.538      ;
; 0.398  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.541      ;
; 0.403  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.546      ;
; 0.403  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.546      ;
; 0.428  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.572      ;
; 0.449  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.593      ;
; 0.457  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.601      ;
; 0.460  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.603      ;
; 0.470  ; uart_verilog:inst1|uart_tx_send_pulse   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_send_pulse ; uart_verilog:inst1|clk_9600 ; -0.500       ; 1.526      ; 1.705      ;
; 0.503  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.646      ;
; 0.504  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.647      ;
; 0.504  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.647      ;
; 0.511  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.655      ;
; 0.511  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.655      ;
; 0.513  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.656      ;
; 0.514  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.658      ;
; 0.516  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.659      ;
; 0.517  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.660      ;
; 0.530  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.674      ;
; 0.538  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.681      ;
; 0.541  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.684      ;
; 0.544  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.687      ;
; 0.545  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.688      ;
; 0.563  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.706      ;
; 0.576  ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.719      ;
; 0.577  ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.721      ;
; 0.578  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.721      ;
; 0.580  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.724      ;
; 0.583  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.726      ;
; 0.583  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.727      ;
; 0.587  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.730      ;
; 0.598  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.742      ;
; 0.615  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.759      ;
; 0.623  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.766      ;
; 0.628  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.772      ;
; 0.630  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.773      ;
; 0.639  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[0]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.782      ;
; 0.640  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.783      ;
; 0.646  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.790      ;
; 0.659  ; uart_verilog:inst1|uart_rx_cur_bit[1]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.802      ;
; 0.661  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.805      ;
; 0.661  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.805      ;
; 0.667  ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.811      ;
; 0.679  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.822      ;
; 0.681  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.825      ;
; 0.682  ; uart_verilog:inst1|uart_rx_busy         ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.825      ;
; 0.682  ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|uart_tx~_Duplicate_1 ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.826      ;
; 0.685  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.828      ;
; 0.692  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.835      ;
; 0.720  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.864      ;
; 0.720  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.864      ;
; 0.720  ; uart_verilog:inst1|uart_tx_cur_bit[3]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.864      ;
; 0.738  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.881      ;
; 0.739  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_busy         ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.883      ;
; 0.741  ; uart_verilog:inst1|uart_rx_cur_bit[0]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.884      ;
; 0.778  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[1]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.922      ;
; 0.778  ; uart_verilog:inst1|uart_tx_cur_bit[2]   ; uart_verilog:inst1|uart_tx_cur_bit[0]   ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.040      ; 0.922      ;
; 0.825  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.968      ;
; 0.828  ; uart_verilog:inst1|uart_rx_cur_bit[3]   ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; 0.000        ; 0.039      ; 0.971      ;
; 0.843  ; uart_verilog:inst1|uart_rx_byte[6]      ; uart_verilog:inst1|led[6]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.103      ; 0.550      ;
; 0.843  ; uart_verilog:inst1|uart_rx_byte[1]      ; uart_verilog:inst1|led[1]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.104      ; 0.551      ;
; 0.844  ; uart_verilog:inst1|uart_rx_byte[5]      ; uart_verilog:inst1|led[5]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.103      ; 0.551      ;
; 0.845  ; uart_verilog:inst1|uart_rx_byte[7]      ; uart_verilog:inst1|led[7]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.103      ; 0.552      ;
; 0.854  ; uart_verilog:inst1|uart_rx_byte[4]      ; uart_verilog:inst1|led[4]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.103      ; 0.561      ;
; 0.855  ; uart_verilog:inst1|uart_rx_byte[2]      ; uart_verilog:inst1|led[2]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.104      ; 0.563      ;
; 0.857  ; uart_verilog:inst1|uart_rx_byte[3]      ; uart_verilog:inst1|led[3]               ; uart_verilog:inst1|clk_9600           ; uart_verilog:inst1|clk_9600 ; -0.500       ; 0.103      ; 0.564      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.215 ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; 0.000        ; 1.583      ; 1.587      ;
; 0.266  ; uart_verilog:inst1|clkr_9600[13] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.412      ;
; 0.267  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.413      ;
; 0.267  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.413      ;
; 0.267  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.413      ;
; 0.268  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.268  ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.269  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.415      ;
; 0.269  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.415      ;
; 0.278  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[0]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.368  ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600      ; uart_verilog:inst1|clk_9600 ; CLOCK_50    ; -0.500       ; 1.583      ; 1.670      ;
; 0.416  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.562      ;
; 0.425  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.571      ;
; 0.425  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[1]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.571      ;
; 0.426  ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.572      ;
; 0.428  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.429  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.430  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.430  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.482  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.628      ;
; 0.482  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.628      ;
; 0.488  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.653      ;
; 0.488  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.653      ;
; 0.493  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.639      ;
; 0.493  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.639      ;
; 0.494  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.494  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.495  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.496  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.642      ;
; 0.499  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.664      ;
; 0.502  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[4]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.667      ;
; 0.503  ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.668      ;
; 0.548  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.694      ;
; 0.548  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.694      ;
; 0.551  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.716      ;
; 0.554  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.719      ;
; 0.554  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.719      ;
; 0.558  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.560  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.560  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.562  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.708      ;
; 0.565  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.730      ;
; 0.566  ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.731      ;
; 0.568  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[6]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.733      ;
; 0.611  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.757      ;
; 0.611  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.757      ;
; 0.614  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.760      ;
; 0.617  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.782      ;
; 0.619  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.765      ;
; 0.619  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.765      ;
; 0.620  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.766      ;
; 0.620  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.785      ;
; 0.623  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.769      ;
; 0.623  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.769      ;
; 0.626  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.772      ;
; 0.628  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.793      ;
; 0.628  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.774      ;
; 0.631  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.796      ;
; 0.631  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[7]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.796      ;
; 0.634  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[8]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.799      ;
; 0.635  ; uart_verilog:inst1|clkr_9600[11] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.781      ;
; 0.664  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.821      ;
; 0.669  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.815      ;
; 0.676  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.833      ;
; 0.676  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[2]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.833      ;
; 0.678  ; uart_verilog:inst1|clkr_9600[10] ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.835      ;
; 0.680  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.826      ;
; 0.686  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.851      ;
; 0.691  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.837      ;
; 0.692  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.838      ;
; 0.697  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.862      ;
; 0.700  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[10] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.865      ;
; 0.719  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.876      ;
; 0.727  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.884      ;
; 0.729  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.886      ;
; 0.731  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.888      ;
; 0.741  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.898      ;
; 0.743  ; uart_verilog:inst1|clkr_9600[8]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.900      ;
; 0.746  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.892      ;
; 0.749  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.914      ;
; 0.758  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.904      ;
; 0.763  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.928      ;
; 0.766  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[12] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.931      ;
; 0.769  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[3]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.915      ;
; 0.796  ; uart_verilog:inst1|clkr_9600[7]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.953      ;
; 0.808  ; uart_verilog:inst1|clkr_9600[6]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.965      ;
; 0.809  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.955      ;
; 0.809  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 0.966      ;
; 0.821  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.967      ;
; 0.826  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.991      ;
; 0.829  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[13] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.061      ; 0.994      ;
; 0.832  ; uart_verilog:inst1|clkr_9600[9]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 0.978      ;
; 0.845  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 1.002      ;
; 0.857  ; uart_verilog:inst1|clkr_9600[0]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 1.014      ;
; 0.876  ; uart_verilog:inst1|clkr_9600[4]  ; uart_verilog:inst1|clkr_9600[11] ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 1.033      ;
; 0.892  ; uart_verilog:inst1|clkr_9600[3]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 1.038      ;
; 0.895  ; uart_verilog:inst1|clkr_9600[2]  ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 1.041      ;
; 0.897  ; uart_verilog:inst1|clkr_9600[5]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.042      ; 1.043      ;
; 0.927  ; uart_verilog:inst1|clkr_9600[1]  ; uart_verilog:inst1|clkr_9600[9]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 1.084      ;
; 0.939  ; uart_verilog:inst1|clkr_9600[12] ; uart_verilog:inst1|clkr_9600[5]  ; CLOCK_50                    ; CLOCK_50    ; 0.000        ; 0.053      ; 1.096      ;
+--------+----------------------------------+----------------------------------+-----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.013 ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 0.307      ;
; 0.161 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.161 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.168 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.244 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.244 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.251 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.397      ;
; 0.277 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.423      ;
; 0.278 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.278 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|clkr_10[3] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.288 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.434      ;
; 0.329 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|clkr_10[1] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.475      ;
; 0.345 ; clock_divider400Hz:inst6|clkr_10[1] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.491      ;
; 0.352 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|clkr_10[2] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.498      ;
; 0.394 ; clock_divider400Hz:inst6|clkr_10[0] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.540      ;
; 0.459 ; clock_divider400Hz:inst6|clkr_10[2] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.605      ;
; 0.520 ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out        ; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.005      ; 0.314      ;
; 0.558 ; clock_divider400Hz:inst6|clkr_10[3] ; clock_divider400Hz:inst6|out        ; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.704      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider400Hz:inst6|out'                                                                                                                                                ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.170 ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; fsm_lcd_parallel:inst|p_state.display_off   ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.313      ;
; 0.171 ; fsm_lcd_parallel:inst|p_state.display_off   ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.314      ;
; 0.173 ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; fsm_lcd_parallel:inst|p_state.write_char    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.316      ;
; 0.174 ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; fsm_lcd_parallel:inst|p_state.reset3        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.317      ;
; 0.175 ; fsm_lcd_parallel:inst|p_state.display_clear ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.318      ;
; 0.175 ; fsm_lcd_parallel:inst|p_state.reset3        ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.318      ;
; 0.176 ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; fsm_lcd_parallel:inst|p_state.reset2        ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.319      ;
; 0.178 ; fsm_lcd_parallel:inst|p_state.mode_set      ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.321      ;
; 0.182 ; fsm_lcd_parallel:inst|p_state.reset2        ; fsm_lcd_parallel:inst|p_state.toggle_e2     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.325      ;
; 0.186 ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.329      ;
; 0.233 ; fsm_lcd_parallel:inst|p_state.reset1        ; fsm_lcd_parallel:inst|p_state.toggle_e1     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.376      ;
; 0.246 ; fsm_lcd_parallel:inst|p_state.toggle_e6     ; fsm_lcd_parallel:inst|p_state.display_on    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.389      ;
; 0.247 ; fsm_lcd_parallel:inst|p_state.func_set      ; fsm_lcd_parallel:inst|p_state.toggle_e4     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.390      ;
; 0.255 ; fsm_lcd_parallel:inst|p_state.write_address ; fsm_lcd_parallel:inst|p_state.toggle_e9     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.398      ;
; 0.255 ; fsm_lcd_parallel:inst|p_state.toggle_e3     ; fsm_lcd_parallel:inst|p_state.func_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.398      ;
; 0.256 ; fsm_lcd_parallel:inst|p_state.display_on    ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.399      ;
; 0.257 ; fsm_lcd_parallel:inst|p_state.toggle_e7     ; fsm_lcd_parallel:inst|p_state.mode_set      ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.400      ;
; 0.268 ; fsm_lcd_parallel:inst|p_state.write_char    ; fsm_lcd_parallel:inst|p_state.toggle_e10    ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.411      ;
; 0.329 ; fsm_lcd_parallel:inst|p_state.toggle_e5     ; fsm_lcd_parallel:inst|p_state.display_clear ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.040      ; 0.473      ;
; 0.393 ; fsm_lcd_parallel:inst|p_state.toggle_e8     ; fsm_lcd_parallel:inst|p_state.write_address ; clock_divider400Hz:inst6|out ; clock_divider400Hz:inst6|out ; 0.000        ; 0.039      ; 0.536      ;
+-------+---------------------------------------------+---------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'uart_verilog:inst1|clk_9600'                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_busy         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_busy         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_prev    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_pulse   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[0]               ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[1]               ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[2]               ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[3]               ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[4]               ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[5]               ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[6]               ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[7]               ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_prev    ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_pulse   ;
; 0.269  ; 0.424        ; 0.155          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx              ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_busy         ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[0]      ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[1]      ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[3]      ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[0]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[1]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[2]   ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[3]   ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[2]      ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[4]      ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[5]      ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[6]      ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[7]      ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_busy         ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[0]   ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[1]   ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[2]   ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[3]   ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[2]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[4]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[5]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[6]      ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[7]      ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_busy         ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[0]      ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[1]      ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_byte[3]      ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[0]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[1]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[2]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_rx_cur_bit[3]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_busy         ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[0]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[1]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[2]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx_cur_bit[3]   ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx~_Duplicate_1 ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[0]               ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[1]               ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[2]               ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[3]               ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[4]               ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[5]               ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[6]               ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|led[7]               ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_prev    ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Fall       ; uart_verilog:inst1|uart_tx_send_pulse   ;
; 0.418  ; 0.568        ; 0.150          ; High Pulse Width ; uart_verilog:inst1|clk_9600 ; Rise       ; uart_verilog:inst1|uart_tx              ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_tx|clk                       ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_busy|clk                  ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_byte[0]|clk               ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_byte[1]|clk               ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_byte[3]|clk               ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_cur_bit[0]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_cur_bit[1]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_cur_bit[2]|clk            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|uart_rx_cur_bit[3]|clk            ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|clk_9600 ; Rise       ; inst1|led[0]|clk                        ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider400Hz:inst6|out'                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.276  ; 0.460        ; 0.184          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_clear ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_on    ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.mode_set      ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e10    ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e6     ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e7     ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e8     ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e9     ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_address ;
; 0.319  ; 0.535        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.write_char    ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.display_off   ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.func_set      ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset1        ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset2        ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.reset3        ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e1     ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e2     ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e3     ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e4     ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; fsm_lcd_parallel:inst|p_state.toggle_e5     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_clear|clk              ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.mode_set|clk                   ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset3|clk                     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e1|clk                  ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e2|clk                  ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e3|clk                  ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e4|clk                  ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e5|clk                  ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e6|clk                  ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e7|clk                  ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e8|clk                  ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e9|clk                  ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_address|clk              ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_char|clk                 ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|inclk[0]                  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out|q                                 ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|inclk[0]                  ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst6|out~clkctrl|outclk                    ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_clear|clk              ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_on|clk                 ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.mode_set|clk                   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e10|clk                 ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e6|clk                  ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e7|clk                  ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e8|clk                  ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.toggle_e9|clk                  ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_address|clk              ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.write_char|clk                 ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.display_off|clk                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.func_set|clk                   ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset1|clk                     ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clock_divider400Hz:inst6|out ; Rise       ; inst|p_state.reset2|clk                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'uart_verilog:inst1|uart_tx_send_pulse'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[8]         ;
; 0.139  ; 0.294        ; 0.155          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[6]         ;
; 0.140  ; 0.295        ; 0.155          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[7]         ;
; 0.141  ; 0.296        ; 0.155          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[2]         ;
; 0.141  ; 0.296        ; 0.155          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[4]         ;
; 0.142  ; 0.297        ; 0.155          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[1]         ;
; 0.142  ; 0.297        ; 0.155          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[3]         ;
; 0.142  ; 0.297        ; 0.155          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[5]         ;
; 0.142  ; 0.297        ; 0.155          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[8]         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[6]|clk                  ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[7]|clk                  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[2]|clk                  ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[4]|clk                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[1]|clk                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[3]|clk                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[5]|clk                  ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[8]|clk                  ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|inclk[0] ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse|q                ;
; 0.539  ; 0.689        ; 0.150          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[1]         ;
; 0.539  ; 0.689        ; 0.150          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[5]         ;
; 0.540  ; 0.690        ; 0.150          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[2]         ;
; 0.540  ; 0.690        ; 0.150          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[3]         ;
; 0.540  ; 0.690        ; 0.150          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[4]         ;
; 0.540  ; 0.690        ; 0.150          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[7]         ;
; 0.540  ; 0.690        ; 0.150          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[8]         ;
; 0.541  ; 0.691        ; 0.150          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; uart_verilog:inst1|uart_tx_reg[6]         ;
; 0.635  ; 0.635        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|inclk[0] ;
; 0.635  ; 0.635        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_send_pulse~clkctrl|outclk   ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[1]|clk                  ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[5]|clk                  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[2]|clk                  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[3]|clk                  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[4]|clk                  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[7]|clk                  ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[8]|clk                  ;
; 0.652  ; 0.652        ; 0.000          ; High Pulse Width ; uart_verilog:inst1|uart_tx_send_pulse ; Rise       ; inst1|uart_tx_reg[6]|clk                  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 9.237  ; 9.392        ; 0.155          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|uart_tx_send                             ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[0]                             ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[10]                            ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[12]                            ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[13]                            ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[1]                             ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[4]                             ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[6]                             ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[7]                             ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[8]                             ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clk_9600                                 ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[11]                            ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[2]                             ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[3]                             ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[5]                             ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[9]                             ;
; 9.401  ; 9.401        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.401  ; 9.401        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.438  ; 9.438        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|uart_tx_send|clk                                      ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clk_9600|clk                                          ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[0]|clk                                      ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[10]|clk                                     ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[11]|clk                                     ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[12]|clk                                     ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[13]|clk                                     ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[1]|clk                                      ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[2]|clk                                      ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[3]|clk                                      ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[4]|clk                                      ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[5]|clk                                      ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[6]|clk                                      ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[7]|clk                                      ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[8]|clk                                      ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst1|clkr_9600[9]|clk                                      ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.460  ; 9.460        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                              ;
; 9.460  ; 9.460        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                            ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clk_9600                                 ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[0]                             ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[10]                            ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[11]                            ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[12]                            ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[13]                            ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[1]                             ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[2]                             ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[3]                             ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[4]                             ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[5]                             ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[6]                             ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[7]                             ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[8]                             ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[9]                             ;
; 10.451 ; 10.601       ; 0.150          ; High Pulse Width ; CLOCK_50 ; Rise       ; uart_verilog:inst1|uart_tx_send                             ;
; 10.539 ; 10.539       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                              ;
; 10.539 ; 10.539       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                ;
; 10.550 ; 10.550       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                            ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clk_9600|clk                                          ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[11]|clk                                     ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[2]|clk                                      ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[3]|clk                                      ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[5]|clk                                      ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[9]|clk                                      ;
; 10.555 ; 10.555       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[0]|clk                                      ;
; 10.555 ; 10.555       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[10]|clk                                     ;
; 10.555 ; 10.555       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[12]|clk                                     ;
; 10.555 ; 10.555       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[13]|clk                                     ;
; 10.555 ; 10.555       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[1]|clk                                      ;
; 10.555 ; 10.555       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[4]|clk                                      ;
; 10.555 ; 10.555       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[6]|clk                                      ;
; 10.555 ; 10.555       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[7]|clk                                      ;
; 10.555 ; 10.555       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|clkr_9600[8]|clk                                      ;
; 10.562 ; 10.562       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst1|uart_tx_send|clk                                      ;
; 10.598 ; 10.598       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.598 ; 10.598       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst5|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clk_9600                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[0]                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[10]                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[11]                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[12]                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[13]                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[1]                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[2]                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[3]                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[4]                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[5]                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[6]                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[7]                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[8]                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|clkr_9600[9]                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; uart_verilog:inst1|uart_tx_send                             ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst5|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                  ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+
; 124999.782 ; 124999.998   ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.782 ; 124999.998   ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.782 ; 124999.998   ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.782 ; 124999.998   ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.782 ; 124999.998   ; 0.216          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.816 ; 125000.000   ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 124999.816 ; 125000.000   ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 124999.816 ; 125000.000   ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 124999.816 ; 125000.000   ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 124999.816 ; 125000.000   ; 0.184          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
; 124999.988 ; 124999.988   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 124999.988 ; 124999.988   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 124999.996 ; 124999.996   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 124999.996 ; 124999.996   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 124999.996 ; 124999.996   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 124999.996 ; 124999.996   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 124999.996 ; 124999.996   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 125000.004 ; 125000.004   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[0]|clk                                                    ;
; 125000.004 ; 125000.004   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[1]|clk                                                    ;
; 125000.004 ; 125000.004   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[2]|clk                                                    ;
; 125000.004 ; 125000.004   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|clkr_10[3]|clk                                                    ;
; 125000.004 ; 125000.004   ; 0.000          ; High Pulse Width ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|out|clk                                                           ;
; 125000.012 ; 125000.012   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 125000.012 ; 125000.012   ; 0.000          ; Low Pulse Width  ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 249998.000 ; 250000.000   ; 2.000          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[0]                                     ;
; 249998.000 ; 250000.000   ; 2.000          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[1]                                     ;
; 249998.000 ; 250000.000   ; 2.000          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[2]                                     ;
; 249998.000 ; 250000.000   ; 2.000          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|clkr_10[3]                                     ;
; 249998.000 ; 250000.000   ; 2.000          ; Min Period       ; inst5|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_divider400Hz:inst6|out                                            ;
+------------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; KEY[*]    ; CLOCK_50                              ; -0.883 ; -0.507 ; Rise       ; CLOCK_50                              ;
;  KEY[2]   ; CLOCK_50                              ; -0.883 ; -0.507 ; Rise       ; CLOCK_50                              ;
; UART_RXD  ; uart_verilog:inst1|clk_9600           ; 1.773  ; 2.688  ; Rise       ; uart_verilog:inst1|clk_9600           ;
; SW[*]     ; uart_verilog:inst1|uart_tx_send_pulse ; -1.446 ; -1.070 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[0]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.453 ; -1.077 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[1]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.471 ; -1.095 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[2]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.466 ; -1.090 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[3]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.477 ; -1.101 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[4]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.446 ; -1.070 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[5]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.486 ; -1.110 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[6]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.491 ; -1.115 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[7]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.466 ; -1.090 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; KEY[*]    ; CLOCK_50                              ; 1.022  ; 0.646  ; Rise       ; CLOCK_50                              ;
;  KEY[2]   ; CLOCK_50                              ; 1.022  ; 0.646  ; Rise       ; CLOCK_50                              ;
; UART_RXD  ; uart_verilog:inst1|clk_9600           ; -0.743 ; -1.562 ; Rise       ; uart_verilog:inst1|clk_9600           ;
; SW[*]     ; uart_verilog:inst1|uart_tx_send_pulse ; 1.667  ; 1.291  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[0]    ; uart_verilog:inst1|uart_tx_send_pulse ; 1.628  ; 1.252  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[1]    ; uart_verilog:inst1|uart_tx_send_pulse ; 1.647  ; 1.271  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[2]    ; uart_verilog:inst1|uart_tx_send_pulse ; 1.642  ; 1.266  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[3]    ; uart_verilog:inst1|uart_tx_send_pulse ; 1.653  ; 1.277  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[4]    ; uart_verilog:inst1|uart_tx_send_pulse ; 1.621  ; 1.245  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[5]    ; uart_verilog:inst1|uart_tx_send_pulse ; 1.662  ; 1.286  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[6]    ; uart_verilog:inst1|uart_tx_send_pulse ; 1.667  ; 1.291  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[7]    ; uart_verilog:inst1|uart_tx_send_pulse ; 1.642  ; 1.266  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 5.891 ; 5.774 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 4.774 ; 4.886 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 4.890 ; 5.035 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 5.154 ; 5.310 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 4.853 ; 4.868 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 4.483 ; 4.563 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 4.471 ; 4.550 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[6] ; clock_divider400Hz:inst6|out ; 4.266 ; 4.326 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[7] ; clock_divider400Hz:inst6|out ; 5.891 ; 5.774 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 4.641 ; 4.652 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 4.557 ; 4.682 ; Rise       ; clock_divider400Hz:inst6|out ;
; UART_TXD     ; uart_verilog:inst1|clk_9600  ; 4.616 ; 4.313 ; Rise       ; uart_verilog:inst1|clk_9600  ;
; LCD_DATA[*]  ; uart_verilog:inst1|clk_9600  ; 5.644 ; 5.464 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[0] ; uart_verilog:inst1|clk_9600  ; 4.010 ; 4.003 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[1] ; uart_verilog:inst1|clk_9600  ; 4.127 ; 4.154 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[2] ; uart_verilog:inst1|clk_9600  ; 5.000 ; 5.109 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[3] ; uart_verilog:inst1|clk_9600  ; 4.194 ; 4.215 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[4] ; uart_verilog:inst1|clk_9600  ; 3.858 ; 3.832 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[5] ; uart_verilog:inst1|clk_9600  ; 3.849 ; 3.822 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[6] ; uart_verilog:inst1|clk_9600  ; 4.019 ; 4.017 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[7] ; uart_verilog:inst1|clk_9600  ; 5.644 ; 5.464 ; Fall       ; uart_verilog:inst1|clk_9600  ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 3.863 ; 3.892 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 3.863 ; 3.892 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 3.909 ; 3.963 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 4.083 ; 4.120 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 4.207 ; 4.247 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 3.960 ; 3.965 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 3.953 ; 3.952 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[6] ; clock_divider400Hz:inst6|out ; 3.985 ; 4.019 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[7] ; clock_divider400Hz:inst6|out ; 5.602 ; 5.459 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 3.759 ; 3.767 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 4.151 ; 4.208 ; Rise       ; clock_divider400Hz:inst6|out ;
; UART_TXD     ; uart_verilog:inst1|clk_9600  ; 4.536 ; 4.233 ; Rise       ; uart_verilog:inst1|clk_9600  ;
; LCD_DATA[*]  ; uart_verilog:inst1|clk_9600  ; 3.701 ; 3.670 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[0] ; uart_verilog:inst1|clk_9600  ; 3.854 ; 3.843 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[1] ; uart_verilog:inst1|clk_9600  ; 3.967 ; 3.988 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[2] ; uart_verilog:inst1|clk_9600  ; 4.806 ; 4.905 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[3] ; uart_verilog:inst1|clk_9600  ; 4.032 ; 4.047 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[4] ; uart_verilog:inst1|clk_9600  ; 3.710 ; 3.680 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[5] ; uart_verilog:inst1|clk_9600  ; 3.701 ; 3.670 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[6] ; uart_verilog:inst1|clk_9600  ; 3.864 ; 3.858 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[7] ; uart_verilog:inst1|clk_9600  ; 5.481 ; 5.297 ; Fall       ; uart_verilog:inst1|clk_9600  ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -8.376  ; -0.309 ; N/A      ; N/A     ; -1.285              ;
;  CLOCK_50                                          ; 0.005   ; -0.215 ; N/A      ; N/A     ; 9.237               ;
;  clock_divider400Hz:inst6|out                      ; -0.366  ; 0.170  ; N/A      ; N/A     ; -1.285              ;
;  inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.261  ; -0.246 ; N/A      ; N/A     ; 124999.711          ;
;  uart_verilog:inst1|clk_9600                       ; -8.376  ; -0.309 ; N/A      ; N/A     ; -1.285              ;
;  uart_verilog:inst1|uart_tx_send_pulse             ; N/A     ; N/A    ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                    ; -53.882 ; -0.974 ; 0.0      ; 0.0     ; -74.53              ;
;  CLOCK_50                                          ; 0.000   ; -0.215 ; N/A      ; N/A     ; 0.000               ;
;  clock_divider400Hz:inst6|out                      ; -1.083  ; 0.000  ; N/A      ; N/A     ; -25.700             ;
;  inst5|altpll_component|auto_generated|pll1|clk[0] ; -0.261  ; -0.246 ; N/A      ; N/A     ; 0.000               ;
;  uart_verilog:inst1|clk_9600                       ; -52.538 ; -0.668 ; N/A      ; N/A     ; -38.550             ;
;  uart_verilog:inst1|uart_tx_send_pulse             ; N/A     ; N/A    ; N/A      ; N/A     ; -10.280             ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; KEY[*]    ; CLOCK_50                              ; -0.883 ; -0.507 ; Rise       ; CLOCK_50                              ;
;  KEY[2]   ; CLOCK_50                              ; -0.883 ; -0.507 ; Rise       ; CLOCK_50                              ;
; UART_RXD  ; uart_verilog:inst1|clk_9600           ; 3.744  ; 4.242  ; Rise       ; uart_verilog:inst1|clk_9600           ;
; SW[*]     ; uart_verilog:inst1|uart_tx_send_pulse ; -1.446 ; -1.070 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[0]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.453 ; -1.077 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[1]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.471 ; -1.095 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[2]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.466 ; -1.090 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[3]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.477 ; -1.101 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[4]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.446 ; -1.070 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[5]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.486 ; -1.110 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[6]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.491 ; -1.115 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[7]    ; uart_verilog:inst1|uart_tx_send_pulse ; -1.466 ; -1.090 ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; KEY[*]    ; CLOCK_50                              ; 1.966  ; 1.863  ; Rise       ; CLOCK_50                              ;
;  KEY[2]   ; CLOCK_50                              ; 1.966  ; 1.863  ; Rise       ; CLOCK_50                              ;
; UART_RXD  ; uart_verilog:inst1|clk_9600           ; -0.743 ; -1.562 ; Rise       ; uart_verilog:inst1|clk_9600           ;
; SW[*]     ; uart_verilog:inst1|uart_tx_send_pulse ; 3.141  ; 3.038  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[0]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.101  ; 2.998  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[1]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.120  ; 3.017  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[2]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.115  ; 3.012  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[3]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.126  ; 3.023  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[4]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.094  ; 2.991  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[5]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.137  ; 3.034  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[6]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.141  ; 3.038  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
;  SW[7]    ; uart_verilog:inst1|uart_tx_send_pulse ; 3.115  ; 3.012  ; Rise       ; uart_verilog:inst1|uart_tx_send_pulse ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+--------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+--------+--------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 10.480 ; 10.072 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 9.282  ; 9.147  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 9.573  ; 9.422  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 10.073 ; 9.924  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 9.315  ; 9.129  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 8.668  ; 8.545  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 8.644  ; 8.514  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[6] ; clock_divider400Hz:inst6|out ; 8.146  ; 8.056  ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[7] ; clock_divider400Hz:inst6|out ; 10.480 ; 10.072 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 8.824  ; 8.902  ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 8.735  ; 8.664  ; Rise       ; clock_divider400Hz:inst6|out ;
; UART_TXD     ; uart_verilog:inst1|clk_9600  ; 7.624  ; 7.181  ; Rise       ; uart_verilog:inst1|clk_9600  ;
; LCD_DATA[*]  ; uart_verilog:inst1|clk_9600  ; 9.808  ; 9.398  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[0] ; uart_verilog:inst1|clk_9600  ; 7.456  ; 7.302  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[1] ; uart_verilog:inst1|clk_9600  ; 7.748  ; 7.577  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[2] ; uart_verilog:inst1|clk_9600  ; 9.602  ; 9.398  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[3] ; uart_verilog:inst1|clk_9600  ; 7.813  ; 7.646  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[4] ; uart_verilog:inst1|clk_9600  ; 7.157  ; 7.009  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[5] ; uart_verilog:inst1|clk_9600  ; 7.135  ; 6.979  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[6] ; uart_verilog:inst1|clk_9600  ; 7.473  ; 7.331  ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[7] ; uart_verilog:inst1|clk_9600  ; 9.808  ; 9.345  ; Fall       ; uart_verilog:inst1|clk_9600  ;
+--------------+------------------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; LCD_DATA[*]  ; clock_divider400Hz:inst6|out ; 3.863 ; 3.892 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[0] ; clock_divider400Hz:inst6|out ; 3.863 ; 3.892 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[1] ; clock_divider400Hz:inst6|out ; 3.909 ; 3.963 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[2] ; clock_divider400Hz:inst6|out ; 4.083 ; 4.120 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[3] ; clock_divider400Hz:inst6|out ; 4.207 ; 4.247 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[4] ; clock_divider400Hz:inst6|out ; 3.960 ; 3.965 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[5] ; clock_divider400Hz:inst6|out ; 3.953 ; 3.952 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[6] ; clock_divider400Hz:inst6|out ; 3.985 ; 4.019 ; Rise       ; clock_divider400Hz:inst6|out ;
;  LCD_DATA[7] ; clock_divider400Hz:inst6|out ; 5.602 ; 5.459 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_EN       ; clock_divider400Hz:inst6|out ; 3.759 ; 3.767 ; Rise       ; clock_divider400Hz:inst6|out ;
; LCD_RS       ; clock_divider400Hz:inst6|out ; 4.151 ; 4.208 ; Rise       ; clock_divider400Hz:inst6|out ;
; UART_TXD     ; uart_verilog:inst1|clk_9600  ; 4.536 ; 4.233 ; Rise       ; uart_verilog:inst1|clk_9600  ;
; LCD_DATA[*]  ; uart_verilog:inst1|clk_9600  ; 3.701 ; 3.670 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[0] ; uart_verilog:inst1|clk_9600  ; 3.854 ; 3.843 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[1] ; uart_verilog:inst1|clk_9600  ; 3.967 ; 3.988 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[2] ; uart_verilog:inst1|clk_9600  ; 4.806 ; 4.905 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[3] ; uart_verilog:inst1|clk_9600  ; 4.032 ; 4.047 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[4] ; uart_verilog:inst1|clk_9600  ; 3.710 ; 3.680 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[5] ; uart_verilog:inst1|clk_9600  ; 3.701 ; 3.670 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[6] ; uart_verilog:inst1|clk_9600  ; 3.864 ; 3.858 ; Fall       ; uart_verilog:inst1|clk_9600  ;
;  LCD_DATA[7] ; uart_verilog:inst1|clk_9600  ; 5.481 ; 5.297 ; Fall       ; uart_verilog:inst1|clk_9600  ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; LCD_ON        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.08 V              ; -0.00582 V          ; 0.23 V                               ; 0.258 V                              ; 5.52e-009 s                 ; 4.35e-009 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.08 V             ; -0.00582 V         ; 0.23 V                              ; 0.258 V                             ; 5.52e-009 s                ; 4.35e-009 s                ; Yes                       ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.08 V              ; -0.00596 V          ; 0.139 V                              ; 0.262 V                              ; 5.55e-009 s                 ; 4.37e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.48e-006 V                 ; 3.08 V             ; -0.00596 V         ; 0.139 V                             ; 0.262 V                             ; 5.55e-009 s                ; 4.37e-009 s                ; Yes                       ; Yes                       ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.08 V              ; -0.00582 V          ; 0.23 V                               ; 0.258 V                              ; 5.52e-009 s                 ; 4.35e-009 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.08 V             ; -0.00582 V         ; 0.23 V                              ; 0.258 V                             ; 5.52e-009 s                ; 4.35e-009 s                ; Yes                       ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.91e-007 V                  ; 3.11 V              ; -0.0546 V           ; 0.302 V                              ; 0.201 V                              ; 9.53e-010 s                 ; 8.45e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 9.91e-007 V                 ; 3.11 V             ; -0.0546 V          ; 0.302 V                             ; 0.201 V                             ; 9.53e-010 s                ; 8.45e-010 s                ; Yes                       ; No                        ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.08e-007 V                  ; 3.14 V              ; -0.109 V            ; 0.145 V                              ; 0.137 V                              ; 3.07e-010 s                 ; 3.88e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.08e-007 V                 ; 3.14 V             ; -0.109 V           ; 0.145 V                             ; 0.137 V                             ; 3.07e-010 s                ; 3.88e-010 s                ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-007 V                   ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-010 s                  ; 7.91e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-007 V                  ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-010 s                 ; 7.91e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.48 V              ; -0.0167 V           ; 0.353 V                              ; 0.313 V                              ; 3.88e-009 s                 ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.48 V             ; -0.0167 V          ; 0.353 V                             ; 0.313 V                             ; 3.88e-009 s                ; 3.06e-009 s                ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.48 V              ; -0.0176 V           ; 0.357 V                              ; 0.323 V                              ; 3.9e-009 s                  ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.48 V             ; -0.0176 V          ; 0.357 V                             ; 0.323 V                             ; 3.9e-009 s                 ; 3.06e-009 s                ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.48 V              ; -0.0167 V           ; 0.353 V                              ; 0.313 V                              ; 3.88e-009 s                 ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.48 V             ; -0.0167 V          ; 0.353 V                             ; 0.313 V                             ; 3.88e-009 s                ; 3.06e-009 s                ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-007 V                  ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-010 s                 ; 6.15e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.24e-007 V                 ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-010 s                ; 6.15e-010 s                ; No                        ; No                        ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.53e-008 V                  ; 3.65 V              ; -0.242 V            ; 0.406 V                              ; 0.304 V                              ; 1.57e-010 s                 ; 2.13e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 6.53e-008 V                 ; 3.65 V             ; -0.242 V           ; 0.406 V                             ; 0.304 V                             ; 1.57e-010 s                ; 2.13e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                          ; CLOCK_50                                          ; 735      ; 0        ; 0        ; 0        ;
; uart_verilog:inst1|clk_9600                       ; CLOCK_50                                          ; 1        ; 1        ; 0        ; 0        ;
; clock_divider400Hz:inst6|out                      ; clock_divider400Hz:inst6|out                      ; 20       ; 0        ; 0        ; 0        ;
; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; CLOCK_50                                          ; uart_verilog:inst1|clk_9600                       ; 0        ; 0        ; 2        ; 0        ;
; uart_verilog:inst1|clk_9600                       ; uart_verilog:inst1|clk_9600                       ; 132      ; 0        ; 40       ; 2        ;
; uart_verilog:inst1|uart_tx_send_pulse             ; uart_verilog:inst1|clk_9600                       ; 17       ; 1        ; 2        ; 2        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                          ; CLOCK_50                                          ; 735      ; 0        ; 0        ; 0        ;
; uart_verilog:inst1|clk_9600                       ; CLOCK_50                                          ; 1        ; 1        ; 0        ; 0        ;
; clock_divider400Hz:inst6|out                      ; clock_divider400Hz:inst6|out                      ; 20       ; 0        ; 0        ; 0        ;
; clock_divider400Hz:inst6|out                      ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; inst5|altpll_component|auto_generated|pll1|clk[0] ; inst5|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; CLOCK_50                                          ; uart_verilog:inst1|clk_9600                       ; 0        ; 0        ; 2        ; 0        ;
; uart_verilog:inst1|clk_9600                       ; uart_verilog:inst1|clk_9600                       ; 132      ; 0        ; 40       ; 2        ;
; uart_verilog:inst1|uart_tx_send_pulse             ; uart_verilog:inst1|clk_9600                       ; 17       ; 1        ; 2        ; 2        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 67    ; 67   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 29 17:51:17 2022
Info: Command: quartus_sta lcd -c lcd
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info: create_generated_clock -source {inst5|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12500 -duty_cycle 50.00 -name {inst5|altpll_component|auto_generated|pll1|clk[0]} {inst5|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name uart_verilog:inst1|clk_9600 uart_verilog:inst1|clk_9600
    Info: create_clock -period 1.000 -name clock_divider400Hz:inst6|out clock_divider400Hz:inst6|out
    Info: create_clock -period 1.000 -name uart_verilog:inst1|uart_tx_send_pulse uart_verilog:inst1|uart_tx_send_pulse
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -8.376
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -8.376       -52.538 uart_verilog:inst1|clk_9600 
    Info:    -0.366        -1.083 clock_divider400Hz:inst6|out 
    Info:    -0.261        -0.261 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.005         0.000 CLOCK_50 
Info: Worst-case hold slack is -0.309
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.309        -0.668 uart_verilog:inst1|clk_9600 
    Info:    -0.182        -0.182 CLOCK_50 
    Info:    -0.124        -0.124 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.411         0.000 clock_divider400Hz:inst6|out 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.285       -38.550 uart_verilog:inst1|clk_9600 
    Info:    -1.285       -25.700 clock_divider400Hz:inst6|out 
    Info:    -1.285       -10.280 uart_verilog:inst1|uart_tx_send_pulse 
    Info:     9.585         0.000 CLOCK_50 
    Info: 124999.712         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE115F29C7 are preliminary
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -7.574
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -7.574       -46.148 uart_verilog:inst1|clk_9600 
    Info:    -0.245        -0.364 clock_divider400Hz:inst6|out 
    Info:    -0.053        -0.053 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.071         0.000 CLOCK_50 
Info: Worst-case hold slack is -0.246
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.246        -0.246 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.240        -0.396 uart_verilog:inst1|clk_9600 
    Info:    -0.197        -0.197 CLOCK_50 
    Info:     0.378         0.000 clock_divider400Hz:inst6|out 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.285       -38.550 uart_verilog:inst1|clk_9600 
    Info:    -1.285       -25.700 clock_divider400Hz:inst6|out 
    Info:    -1.285       -10.280 uart_verilog:inst1|uart_tx_send_pulse 
    Info:     9.594         0.000 CLOCK_50 
    Info: 124999.711         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE115F29C7 are preliminary
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {uart_verilog:inst1|clk_9600}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {inst5|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -rise_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clock_divider400Hz:inst6|out}] -fall_to [get_clocks {clock_divider400Hz:inst6|out}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|uart_tx_send_pulse}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {uart_verilog:inst1|clk_9600}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.940
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.940       -13.653 uart_verilog:inst1|clk_9600 
    Info:    -0.063        -0.063 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.183         0.000 CLOCK_50 
    Info:     0.319         0.000 clock_divider400Hz:inst6|out 
Info: Worst-case hold slack is -0.234
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.234        -0.361 uart_verilog:inst1|clk_9600 
    Info:    -0.215        -0.215 CLOCK_50 
    Info:     0.013         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.170         0.000 clock_divider400Hz:inst6|out 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000       -30.000 uart_verilog:inst1|clk_9600 
    Info:    -1.000       -20.000 clock_divider400Hz:inst6|out 
    Info:    -1.000        -8.000 uart_verilog:inst1|uart_tx_send_pulse 
    Info:     9.237         0.000 CLOCK_50 
    Info: 124999.782         0.000 inst5|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 286 megabytes
    Info: Processing ended: Tue Nov 29 17:51:21 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


