Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/antoniomontgue/antoniomontgue/cpu/registrador_32_tb_isim_beh.exe -prj /home/antoniomontgue/antoniomontgue/cpu/registrador_32_tb_beh.prj work.registrador_32_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/antoniomontgue/antoniomontgue/cpu/../flipflop_as/asffd.vhd" into library work
Parsing VHDL file "/home/antoniomontgue/antoniomontgue/cpu/registrador_32.vhd" into library work
Parsing VHDL file "/home/antoniomontgue/antoniomontgue/cpu/registrador_32_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83456 KB
Fuse CPU Usage: 760 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity flipflop_d [flipflop_d_default]
Compiling architecture behavioral of entity registrador_32 [registrador_32_default]
Compiling architecture behavior of entity registrador_32_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/antoniomontgue/antoniomontgue/cpu/registrador_32_tb_isim_beh.exe
Fuse Memory Usage: 649196 KB
Fuse CPU Usage: 790 ms
GCC CPU Usage: 620 ms
