/**************************************************************************
 *
 *        Copyright (c) 2006-2008 by Sunplus mMedia Inc., Ltd.
 *
 *  This software is copyrighted by and is the property of Sunplus
 *  mMedia Inc., Ltd. All rights are reserved by Sunplus mMedia
 *  Inc., Ltd. This software may only be used in accordance with the
 *  corresponding license agreement. Any unauthorized use, duplication,
 *  distribution, or disclosure of this software is expressly forbidden.
 *
 *  This Copyright notice MUST not be removed or modified without prior
 *  written consent of Sunplus mMedia Inc., Ltd.
 *
 *  Sunplus mMedia Inc., Ltd. reserves the right to modify this
 *  software without notice.
 *
 *  Sunplus mMedia Inc., Ltd.
 *  19-1, Innovation First Road, Science-Based Industrial Park,
 *  Hsin-Chu, Taiwan, R.O.C. 
 *
 **************************************************************************/

#define EVTBL_TEST_CODE 0


#define MODEL_VERSION "$unp_tg_ov5610-1.00.02"

/*HISTORY
 * 1.00.02 20071221 anmin
 *   updating installed struct
 * prerelease
 *   modify code for the preview initial for switch XGA 06/06/20
 *   modify code for the VGA coverage ratio 06/05/22
 *   modify code for the SOP 06/03/27
 *   Ver0A 060220 add snap_cfa_pattern = BAYER_RGGB,halFrontImgSrcCfgSet(FRONT_IMG_SENSOR_FIELD_SEL,0x01);modify I2C SPI slave address,
 */

#include "common.h"
#include "../flow/hal_front.h"
#if SPCA5110 /****TODO*5110*tggpio temp workaround*/
#include "../flow/sysregs.h"
#else
#include "hal/hal_gpio.h"
#endif
#include "../flow/sensor_model.h"
#include "../flow/sensor_model_snap.h"
#if SPCA5210
#include "customization/solution_def.h"
#endif
#include "../sensor_util.h"

/* Sensor image size definition here */
#define NO             0
#define NOUSE          0
#define DISABLE        0xFFFF

/*****TODO***multiple preview mode for VGA*/
#define PREVIEW_VGA_HSIZE  1280		/* preview horiz. size*/
#define PREVIEW_VGA_VSIZE  480		/* preview vertical size*/

#define PREVIEW_XGA_HSIZE  1280		/* preview horiz. size*/
#define PREVIEW_XGA_VSIZE  960		/* preview vertical size*/

#define CAPTURE_HSIZE  2592		/* capture horiz. size*/
#define CAPTURE_VSIZE  1944		/* capture vertical size*/

/* Preview default definition here */
/*****TODO***multiple preview mode for VGA*/
#define PREVIEW_VGA_LINETOTAL   1632	/* preview Hd length*/
#define PREVIEW_VGA_LINEBLANK   352		/* preview Hd sync length*/
#define PREVIEW_VGA_FRAMETOTAL  490		/* preview Vd length*/
#define PREVIEW_VGA_FRAMEBLANK  4		/* preview Vd sync length*/
#define PREVIEW_VGA_HOFFSET     308         /* preview Hd valid pixel data offset position*/
#define PREVIEW_VGA_VOFFSET     3		/* preview Vd valid line data offset position*/
/* Preview resh_VGA_pe sync signal definition here */
#define PREVIEW_VGA_HRESHAPE_FALL         DISABLE 	/* preview Hd reshap fall*/
#define PREVIEW_VGA_HRESHAPE_RISE         DISABLE	/* preview Hd reshap rise*/
#define PREVIEW_VGA_VRESHAPE_COUNTER_SEL  NO	/* preview Vd reshap control*/
#define PREVIEW_VGA_VRESHAPE_FALL         DISABLE /*4*/	/* preview Vd reshap fall*/
#define PREVIEW_VGA_VRESHAPE_RISE         DISABLE /*7*/	/* preview Vd reshap rise*/

#define PREVIEW_XGA_LINETOTAL   1632	/* preview Hd length*/
#define PREVIEW_XGA_LINEBLANK   352		/* preview Hd sync length*/
#define PREVIEW_XGA_FRAMETOTAL  980		/* preview Vd length*/
#define PREVIEW_XGA_FRAMEBLANK  4		/* preview Vd sync length*/
#define PREVIEW_XGA_HOFFSET     308         /* preview Hd valid pixel data offset position*/
#define PREVIEW_XGA_VOFFSET     3		/* preview Vd valid line data offset position*/
/* Preview resh_XGA_pe sync signal definition here */
#define PREVIEW_XGA_HRESHAPE_FALL         DISABLE 	/* preview Hd reshap fall*/
#define PREVIEW_XGA_HRESHAPE_RISE         DISABLE	/* preview Hd reshap rise*/
#define PREVIEW_XGA_VRESHAPE_COUNTER_SEL  NO	/* preview Vd reshap control*/
#define PREVIEW_XGA_VRESHAPE_FALL         DISABLE /*4*/	/* preview Vd reshap fall*/
#define PREVIEW_XGA_VRESHAPE_RISE         DISABLE /*7*/	/* preview Vd reshap rise*/

/* Capture default definition here */
#define CAPTURE_LINETOTAL   3000	/* capture Hd length*/
#define CAPTURE_LINEBLANK   408		/* capture Hd sync length*/
#define CAPTURE_FRAMETOTAL  2000		/* capture Vd length*/
#define CAPTURE_FRAMEBLANK  4		/* capture Vd sync length*/
#define CAPTURE_HOFFSET     252         /* capture Hd valid pixel data offset position*/
#define CAPTURE_VOFFSET     11   	/* capture Vd valid line data offset position*/
/* Capture reshape sync signal definition here */
#define CAPTURE_HRESHAPE_FALL         DISABLE	/* capture Hd reshap fall*/
#define CAPTURE_HRESHAPE_RISE         DISABLE	/* capture Hd reshap rise*/
#define CAPTURE_VRESHAPE_COUNTER_SEL  NO	/* capture Vd reshap control*/
#define CAPTURE_VRESHAPE_FALL         DISABLE	/* capture Vd reshap fall*/
#define CAPTURE_VRESHAPE_RISE         DISABLE 	/* capture Vd reshap rise*/

/****************************Front Set ****************************/
/* tg,gpio function enable/in/out/mask signal definition here */
#define TGPIOAMASK	0x14000000   /*tggpio 0~31 reserve pin mask,'0'no use,'1'reserve*/
#define TGPIOBMASK	0x030c	     /*tggpio 32~47 reserve pin mask,'0'no use,'1'reserve*/
#define TGPIOAFUNC	0x00000000   /*tggpio 0~31 func set,'0'tg,'1'gipo*/
#define TGPIOBFUNC	0x0000	     /*tggpio 32~47 func set,'0'tg,'1'gipo*/
#define TGPIOADIR	0x04000000   /*tggpio 0~31 dir set,'0'in,'1'out*/
#define TGPIOBDIR	0x0300	     /*tggpio 32~47 dir set,'0'in,'1'out*/
/* TGPLL,MCLK,PCLK,ADCK ebnable,freq,phase signal definition here */
#define MCLKMODE	1	     /*mclk mode,'0'from I/O Pad,'1'from internal*/
#define PCLKMODE	0	     /*pclk mode,'0'from I/O Pad,'1'from internal*/
#define TGPLLEN   	1	     /*enable TGPLL,'0'disable,'1'enable*/
#define TGPLLCLKSET	8	     /*TGPLL clk 0/192MHz,1/144MHz,2/135MHz,3/126MHz,4/120MHz,
					5/108MHz,6/98.18MHz,7/97.2MHz,8/96MHz,9/90MHz,10/72MHz*/
#define MCLKDIV		4	     /*MCLK div,tgpllen = 0 tgpll disable ,tgpllen = 1 master clock = (TGpll clk / mclkdiv)*/
#define PCLKDIV		2	     /*pixel clock = (master clock) / pclkdiv*/
#define MASTERPHASE	0     	     /*master clk phase*/
#define PIXELPHASE	6	     /*pixel clk phase*/
#define ADCKPHASE	0	     /*adck clk phase*/
#ifdef FPGA
#define RGBADJ		1	     /*RGB input data sample phase adj "1"negedge "0"posedge*/
#else
#define RGBADJ		0	     /*RGB input data sample phase adj "1"negedge "0"posedge*/
#endif
/**************sensorCfgInit table define ****************************/
#define SENSORMODEL		TYPE_CMOS	    /*TYPE_CMOS,TYPE_SONYCCD,TYPE_SHARPCCD,TYPE_SHARPNEWCCD,TYPE_PANACCD,
						      TYPE_SONYNEWCCD,TYPE_PANANEWCCD,TYPE_FOVEONCMOS,TYPE_FFMCCD*/
#define	TGTYPE			TG_CMOS_SP5K_SLAVE  /*TG_CMOS_SP5K_SLAVE ,TG_CMOS_SP5K_MASTER,TG_CCD_EXT_SP5K_SLAVE,
						      TG_CCD_EXT_SP5K_MASTER ,TG_CCD_INT*/
#define	PREVIEW_CFAPATTERN	BAYER_BGGR          /* BAYER_GRBG, BAYER_RGGB, BAYER_BGGR, BAYER_GBRG,*/
#define	SNAP_CFAPATTERN		BAYER_BGGR          /* BAYER_GRBG, BAYER_RGGB, BAYER_BGGR, BAYER_GBRG,*/
#define	SNAP_DUMMYVD_NUM	0                   /*snap dummy Vd need numbers*/
#define	SNAP_READOUTVD_NUM	1	            /*snap readout Vd need numbers*/
#define	SNAP_CAPTUREVD_NUM	1	            /*for typical CCD==n_dummy + n_readout + 1*/

#define	SNAP_EARLY_NUM		0	            /*for the sony CCD snap mode,early control VD numbers of the subctrl signal*/
#define	SNAP_FRAME_EARLY_NUM		1	            /*for the sony CCD snap mode,early control VD numbers of the subctrl signal*/

#define	FLDSEL_START_NUM	0		/*It arrange the start field data to the start position of the sdram,0,1,2 */
#define	FLDSEL_END_NUM		0	 	/*It arrange the end field data to the end position of the sdram,0,1,2 */
#define	SKIP_SNAP_READOUTVD_EN  0		/*a vd between still exp and readout,'1':cmos frame mode,'0':ccd,cmos rolling mode*/
#define	SKIP_SNAP_FRAME_READOUTVD_EN  1		/*a vd between still exp and readout,'1':cmos frame mode,'0':ccd,cmos rolling mode*/
#define	VSHUTTER_RESEND 	0		/*sony FALSE;panasonic/ITG TRUE*/
#define	CAPTURE_HDNUM_FRAME_START	11		/*the front interrupt line number of the snap new frame */
#define	PREVIEW_HDNUM_FRAME_START  11		/*the front interrupt line number of the preview new frame*/

#define	CAPTURE_HDNUM_FRAME_END	1957    	/*the rear interrupt line number of the snap new frame*/
#define	CAPTURE_HDNUM_CMDPORT	1958    	/*the command port interrupt line number of the snap new frame*/

#define	PREVIEW_VGA_HDNUM_FRAME_END	486		/*the rear interrupt line number of the preview new frame*/
#define	PREVIEW_VGA_HDNUM_CMDPORT	400		/*the command port interrupt line number of the preview new frame*/
#define	PREVIEW_XGA_HDNUM_FRAME_END	966		/*the rear interrupt line number of the preview new frame*/
#define	PREVIEW_XGA_HDNUM_CMDPORT	900		/*the command port interrupt line number of the preview new frame*/

#define	EXP_FRAME_NUM       	2	    /*CMOS/CCD typically 2,the exposure VD add the readout start VD after the trigger*/
/**************create the command port condition  define ****************************/
/*UINT8 port_id is dynamic allocated by sensor_serial.c::sensorSerialCreate()
 * stored in sensor{Tg/Afe}Cfg.cmdportid_{xtg,exp,afe,agc,dcoffset}
 */
/*structure of physical definitions
 * mode:[0]H spi/L ssc
 *   ssc [7:1]slave addr
 *   spi [7]sensel;[6]sengpio;[5:4]spi type;[3:1]cdsini;
 *     ([7:6]==LL:sensel1,HL:sensel2,LH:sengpio,HH:no sen pin)
 * ssc
 *   format2:[1:0]readCtr(no [4] go)
 *   format3:(stopdelay and clkien??)
 * spi
 *   format2:sensel gpio [7:4]sensel H/L(idle,open,active,close);[3:0]gpio_grp
 *   format3:[5:0]sensel gpio gpio_pin
 */
#define	TG_SPI_I2C_MODE  0x60      	       /*I2C slave addr for write*/
#define	TG_FORMAT2  	 FRONT_SSC_READ_HAS_SUBADDR | FRONT_SSC_RESTART_OFF /*don't change*/
#define	TG_FORMAT3  	 0		      /*don't change*/
#if SPCA5210
#define	TG_SPEED         2
#else
#define	TG_SPEED    	 FRONT_SSC_CLK_384K /*FRONT_SSC_CLK_24K,FRONT_SSC_CLK_48K,FRONT_SSC_CLK_96K,FRONT_SSC_CLK_192K,
						FRONT_SSC_CLK_384K,FRONT_SSC_CLK_768K,FRONT_SSC_CLK_1500K,FRONT_SSC_CLK_3M*/
#endif
#define	TG_NBIT_REGDATA  8		/*ssc/spi register data numbers */
#define	TG_NBIT_REGADDR  8		/*ssc/spi register address numbers */


/*prototypes of sensor model methods*/
static void sensorCfgInit();
static void sensorCfgStop();
static void sensorDoFuncInit();
static void sensorDoFuncStop();
static void sensor_cmdport_exp_write(UINT32 nreg,const UINT8 *pdata);
static void sensor_cmdport_exp_vtbl_do(UINT32 vtbl_type,UINT32 vcount);

static void sensorDoFuncPreviewVGABegin();
static void sensorDoFuncPreviewXGABegin();
static void sensorDoFuncPreviewShortExp();
static void sensorDoFuncPreviewExpEnd();
static void sensorDoFuncSnapExpBegin();
static void sensorDoFuncSnapShortExp();
static void sensorDoFuncSnapExpEnd();
static void sensorDoFuncSnapReadoutField0();
/*
static void sensorDoFuncSnapReadoutField1();
static void sensorDoFuncSnapReadoutField2();
*/
static void sensorDoFuncSnapFieldEnd();
static void sensorDoFuncSnapReadoutEnd();


/*sensor cfg*/
static const sensorTgPreviewCfg_t sensorTgPreviewVGACfg = {
	.fpdo = &(const sensorPreviewDo_t) {
		.previewBegin = sensorDoFuncPreviewVGABegin,
		.previewShortExp = sensorDoFuncPreviewShortExp,
		.previewLongExpBegin = NULL,
		.previewLongExpFollow = NULL,
		.previewLongExpEnd = NULL,
		.previewExpEnd = sensorDoFuncPreviewExpEnd,
	},
	.crop = NULL,
	.hsize = PREVIEW_VGA_HSIZE,
	.vsize = PREVIEW_VGA_VSIZE,
	.sensor_model = SENSORMODEL,
	.cfa_pattern = PREVIEW_CFAPATTERN,
};

static const sensorTgPreviewCfg_t sensorTgPreviewXGACfg = {
	.fpdo = &(const sensorPreviewDo_t) {
		.previewBegin = sensorDoFuncPreviewXGABegin,
		.previewShortExp = sensorDoFuncPreviewShortExp,
		.previewLongExpBegin = NULL,
		.previewLongExpFollow = NULL,
		.previewLongExpEnd = NULL,
		.previewExpEnd = sensorDoFuncPreviewExpEnd,
	},
	.crop = NULL,
	.hsize = PREVIEW_XGA_HSIZE,
	.vsize = PREVIEW_XGA_VSIZE,
	.sensor_model = SENSORMODEL,
	.cfa_pattern = PREVIEW_CFAPATTERN,
};

static const sensorTgPreviewCfg_t *sensorTgPreviewCfgTbl[] = {
	&sensorTgPreviewVGACfg, &sensorTgPreviewXGACfg,
};

static const sensorTgSnapCfg_t sensorTgSnapRollCfg = {
	.fpdo = &(const sensorSnapDo_t) {
		.psnapEarly = NULL,
		.snapExpBegin = sensorDoFuncSnapExpBegin,
		.snapBshutterBegin = NULL, /*sensorDoFuncSnapBshutterBegin,*/
		.snapBshutterFollow = NULL, /*sensorDoFuncSnapBshutterFollow,*/
		.snapBshutterEnd = NULL, /*sensorDoFuncSnapBshutterEnd,*/
		.snapLongExpBegin = NULL,
		.snapLongExpFollow = NULL,
		.snapLongExpEnd = NULL,
		.snapShortExp = sensorDoFuncSnapShortExp,
		.snapExpEnd = sensorDoFuncSnapExpEnd,
		.psnapDummy = NULL,
		.psnapReadoutField = (sensorDoFunc_t []) {
			sensorDoFuncSnapReadoutField0,
			/* sensorDoFuncSnapReadoutField1,
			sensorDoFuncSnapReadoutField2, */
		},
		.snapFieldEnd = sensorDoFuncSnapFieldEnd,
		.snapReadoutEnd = sensorDoFuncSnapReadoutEnd,
	},
	.crop = NULL, /****TODO***/
	.hsize = CAPTURE_HSIZE,
	.vsize = CAPTURE_VSIZE,
	.sensor_model = SENSORMODEL,
	.cfa_pattern = SNAP_CFAPATTERN,
	.n_dummy = SNAP_DUMMYVD_NUM,
	.n_readout = SNAP_READOUTVD_NUM,
	.n_capvd = SNAP_CAPTUREVD_NUM,
	.n_snap_early = SNAP_EARLY_NUM,
	.skip_snap_readout_vd = SKIP_SNAP_READOUTVD_EN,
	.fldsel_start = FLDSEL_START_NUM,
	.fldsel_end = FLDSEL_END_NUM,
};

/****TODO****frame snap mode*/
static const sensorTgSnapCfg_t sensorTgSnapFrameCfg = {
	.fpdo = &(const sensorSnapDo_t) {
		.psnapEarly = NULL, /*sensorDoFuncSnapEarlyTbl,*/
		.snapExpBegin = NULL, /*sensorDoFuncSnapExpBegin,*/
		.snapBshutterBegin = NULL, /*sensorDoFuncSnapBshutterBegin,*/
		.snapBshutterFollow = NULL, /*sensorDoFuncSnapBshutterFollow,*/
		.snapBshutterEnd = NULL, /*sensorDoFuncSnapBshutterEnd,*/
		.snapLongExpBegin = NULL,
		.snapLongExpFollow = NULL,
		.snapLongExpEnd = NULL,
		.snapShortExp = NULL,
		.snapExpEnd = NULL, /*sensorDoFuncSnapExpEnd,*/
		.psnapDummy = NULL,
		.psnapReadoutField = (sensorDoFunc_t []) {
			sensorDoFuncSnapReadoutField0,
			/* sensorDoFuncSnapReadoutField1,
			sensorDoFuncSnapReadoutField2, */
		},
		.snapFieldEnd = sensorDoFuncSnapFieldEnd,
		.snapReadoutEnd = sensorDoFuncSnapReadoutEnd,
	},
	.crop = NULL, /****TODO***/
	.hsize = CAPTURE_HSIZE,
	.vsize = CAPTURE_VSIZE,
	.sensor_model = SENSORMODEL,
	.cfa_pattern = SNAP_CFAPATTERN,
	.n_dummy = SNAP_DUMMYVD_NUM,
	.n_readout = SNAP_READOUTVD_NUM,
	.n_capvd = SNAP_CAPTUREVD_NUM,
	.n_snap_early = SNAP_FRAME_EARLY_NUM,
	.skip_snap_readout_vd = SKIP_SNAP_FRAME_READOUTVD_EN,
	.fldsel_start = FLDSEL_START_NUM,
	.fldsel_end = FLDSEL_END_NUM,
};

static const sensorTgSnapCfg_t *sensorTgSnapCfgTbl[] = {
	&sensorTgSnapRollCfg, &sensorTgSnapFrameCfg,
};

static const sensorSyncSigCfg_t sensorSyncSigPreviewVGACfg = {
	.linetotal       = PREVIEW_VGA_LINETOTAL,
	.lineblank       = PREVIEW_VGA_LINEBLANK,
	.frametotal      = PREVIEW_VGA_FRAMETOTAL,
	.frameblank      = PREVIEW_VGA_FRAMEBLANK,
	.hreshape_fall   = PREVIEW_VGA_HRESHAPE_FALL,
	.hreshape_rise   = PREVIEW_VGA_HRESHAPE_RISE,
	.vreshape_fall   = PREVIEW_VGA_VRESHAPE_FALL,
	.vreshape_rise   = PREVIEW_VGA_VRESHAPE_RISE,
	.hoffset         = PREVIEW_VGA_HOFFSET,
	.voffset         = PREVIEW_VGA_VOFFSET,
	.hsize           = PREVIEW_VGA_HSIZE,
	.vsize           = PREVIEW_VGA_VSIZE,
	.lastlinepix     = PREVIEW_VGA_LINETOTAL,
	.hdvdopos        = 0,
	.conf_totalsync  = 0,
	.conf_hdpol      = 0,
	.conf_vdpol      = 0,
	.conf_hdpclkedge = 0,
	.conf_hvldbypass = 0,
	.conf_vvldbypass = 0,
	.frameblank_base = 0,
	.vreshape_base   = PREVIEW_VGA_VRESHAPE_COUNTER_SEL,
	.hdnum_frame_start = PREVIEW_HDNUM_FRAME_START,
	.hdnum_frame_end = PREVIEW_VGA_HDNUM_FRAME_END,
	.hdnum_cmdport   = PREVIEW_VGA_HDNUM_CMDPORT,
};

static const sensorSyncSigCfg_t sensorSyncSigPreviewXGACfg = {
	.linetotal       = PREVIEW_XGA_LINETOTAL,
	.lineblank       = PREVIEW_XGA_LINEBLANK,
	.frametotal      = PREVIEW_XGA_FRAMETOTAL,
	.frameblank      = PREVIEW_XGA_FRAMEBLANK,
	.hreshape_fall   = PREVIEW_XGA_HRESHAPE_FALL,
	.hreshape_rise   = PREVIEW_XGA_HRESHAPE_RISE,
	.vreshape_fall   = PREVIEW_XGA_VRESHAPE_FALL,
	.vreshape_rise   = PREVIEW_XGA_VRESHAPE_RISE,
	.hoffset         = PREVIEW_XGA_HOFFSET,
	.voffset         = PREVIEW_XGA_VOFFSET,
	.hsize           = PREVIEW_XGA_HSIZE,
	.vsize           = PREVIEW_XGA_VSIZE,
	.lastlinepix     = PREVIEW_XGA_LINETOTAL,
	.hdvdopos        = 0,
	.conf_totalsync  = 0,
	.conf_hdpol      = 0,
	.conf_vdpol      = 0,
	.conf_hdpclkedge = 0,
	.conf_hvldbypass = 0,
	.conf_vvldbypass = 0,
	.frameblank_base = 0,
	.vreshape_base   = PREVIEW_XGA_VRESHAPE_COUNTER_SEL,
	.hdnum_frame_start = PREVIEW_HDNUM_FRAME_START,
	.hdnum_frame_end = PREVIEW_XGA_HDNUM_FRAME_END,
	.hdnum_cmdport   = PREVIEW_XGA_HDNUM_CMDPORT,
};

static const sensorSyncSigCfg_t sensorSyncSigSnapCfg = {
	.linetotal       = CAPTURE_LINETOTAL,
	.lineblank       = CAPTURE_LINEBLANK,
	.frametotal      = CAPTURE_FRAMETOTAL,
	.frameblank      = CAPTURE_FRAMEBLANK,
	.hreshape_fall   = CAPTURE_HRESHAPE_FALL,
	.hreshape_rise   = CAPTURE_HRESHAPE_RISE,
	.vreshape_fall   = CAPTURE_VRESHAPE_FALL,
	.vreshape_rise   = CAPTURE_VRESHAPE_RISE,
	.hoffset         = CAPTURE_HOFFSET,
	.voffset         = CAPTURE_VOFFSET,
	.hsize           = CAPTURE_HSIZE,
	.vsize           = CAPTURE_VSIZE,
	.lastlinepix     = CAPTURE_LINETOTAL,
	.hdvdopos        = 0,
	.conf_totalsync  = 0,
	.conf_hdpol      = 0,
	.conf_vdpol      = 0,
	.conf_hdpclkedge = 0,
	.conf_hvldbypass = 0,
	.conf_vvldbypass = 0,
	.frameblank_base = 0,
	.vreshape_base   = CAPTURE_VRESHAPE_COUNTER_SEL,
	.hdnum_frame_start = CAPTURE_HDNUM_FRAME_START,
	.hdnum_frame_end = CAPTURE_HDNUM_FRAME_END,
	.hdnum_cmdport   = CAPTURE_HDNUM_CMDPORT,
};

static sensorTgCfg_t sensorTgCfg = {
	.tg_type = TGTYPE,
	.n_preview_submode = sizeof(sensorTgPreviewCfgTbl) /
			sizeof(sensorTgPreviewCfgTbl[0]),
	.n_snap_submode = sizeof(sensorTgSnapCfgTbl) /
			sizeof(sensorTgSnapCfgTbl[0]),
	.vshutter_need_resend = VSHUTTER_RESEND,
	.exp_effect_frame_count = EXP_FRAME_NUM,
};

static const sensorTgDev_t sensorTgDev = {
	.tgCfg = &sensorTgCfg,
	.tgSvc = &(const sensorTgSvc_t) {
		.resload = sensorCfgInit,
		.resstop = sensorCfgStop,
		.init = sensorDoFuncInit,
		.stop = sensorDoFuncStop, /****TODO***/
		.pwrsave = NULL, /****TODO***/
		.expwrite = sensor_cmdport_exp_write,
		.expvtbldo = sensor_cmdport_exp_vtbl_do,
		.crop = NULL, /****TODO***/
	},
	.previewCfg = sensorTgPreviewCfgTbl,
	.snapCfg = sensorTgSnapCfgTbl,
	.defSyncSigCfg  = &sensorSyncSigPreviewVGACfg,
	.verStr = MODEL_VERSION,
};

void
sensorTg_ov5610_Install()
{
	/*uncomment this if SSG supports both master and slave modes*/
	/*sensorTgCfg.tg_type |= sensorSyncSigMasterCfgGet();*/
	/*FIXME*/ /****TODO*SSG master switch*/
	sensorTgDevInstall(SENSOR_DEV_ID_SENSOR,&sensorTgDev);
}


/*------method definitions-----*/
static void
sensorDoFuncInit()
{
/*s Modify by Aries 09/12/13*/
	UINT32 cmdportid;
	static const UINT8 regdata[][2] = {
		{0x12, 0x80,}, /*reset*/
		{0x12, 0x20,},
		{0x11, 0x80,},
		/*{0x03, 0x44,},*/
		{0x16, 0x00,},
		{0x17, 0x14,},
		{0x18, 0x64,},
		{0x19, 0x00,},
		/*{0x1a, 0x3c,},*/
		{0x09, 0x00,},
		{0x13, 0xc0,},
		{0x14, 0xc6,},
		#if 0
		{0x15, 0x42,}, /*anmin*/
		#else
		{0x15, 0x40,}, /*cslin*/
		#endif
		{0x0e, 0x00,},
		{0x1b, 0x00,},
		{0x32, 0x39,},
		{0x39, 0x00,},
		{0x4b, 0x08,},
	};

/* TGGPIO configuration here */
#if SPCA5310 /****TODO*5310*tggpio temp workaround*/
	LOGI_REG_DECLARE(frontReg0_t,pfrontReg0);
	/*VD,HD input*/ /*default in, do nothing*/
	/*MCLK*/ /*tggpio7*/
	pfrontReg0->mclktosen2en = 1;
	pfrontReg0->tggpioosel &= ~0x0800;
	pfrontReg0->tggpiooe  |= 0x0800;
#elif SPCA5110 /****TODO*5110*tggpio temp workaround*/
	LOGI_REG_DECLARE(frontReg0_t,pfrontReg0);
	/*VD,HD input*/ /*default in, do nothing*/
	/*MCLK*/ /*tggpio7*/
	pfrontReg0->tggpioosel &= ~0x80;
	pfrontReg0->tggpiooe  |= 0x80;
#else
	halTgGpioAFuncSel(TGPIOAFUNC,TGPIOAMASK);
	halTgGpioBFuncSel(TGPIOBFUNC,TGPIOBMASK);
	halTgGpioADirSet(TGPIOADIR,TGPIOAMASK);
	halTgGpioBDirSet(TGPIOBDIR,TGPIOBMASK);
	halFrontInputGate(0x0000);
#endif


	/*Pixel Clock = 27MHz /27*48/2 = 24 MHz, XGA= 15fps VGA=30fps*/
	sensorSyncSigSnapExtSet(SENSOR_SNAP_EXT_TGPLL_DIV,1,27,(24*2),NOUSE);
	sensorSyncSigSnapExtSet(SENSOR_SNAP_EXT_TGPLL_EN,1,SENSOR_TGPLL_DRV_8MA,NOUSE,NOUSE);
	

/* Master clock and Pixel clock configuration here */
	halFrontClkPhaseCfg(MASTERPHASE, PIXELPHASE, ADCKPHASE);
	halFrontClkSet(TGPLLEN,TGPLLCLKSET, MCLKDIV, PCLKDIV); /* Set master clock & pixel clock */
	halFrontClkCfg(MCLKMODE, PCLKMODE);
	#if SPCA5210
/* Internal clock phase initialization here */
	halFrontImgSrcCfgSet(FRONT_IMG_SRC_IN_PCLK_EDGE, RGBADJ);
	#endif

	/*****TODO*****front reset after these???*/
	tmrUsWait(2000);

	cmdportid = sensorTgCfg.cmdportid_xtg;
	sensorSerialAsyncWrite(cmdportid, 1, regdata[0]);
	sensorSerialFlush(cmdportid);
	tmrUsWait(10000);
	sensorSerialBulkWrite(cmdportid,
		sizeof(regdata)/sizeof(regdata[0]) - 1, regdata[1],0);

/*e Modify by Aries 09/12/13*/
}
static void
sensorDoFuncStop()
{
}
static void
sensorDoFuncPreviewVGABegin()
{
	/*SSG short*/
	/*SSG windows P*/
	/*TG init*/
	/*CDSP preview prepare*/
	/*statistics prepare*/
	/*front_preview_short_exp_frame_set*/
	/*serial port has fw sync mechanism, do it here instead of after vvalid*/
	UINT32 cmdportid;
	static const UINT8 regdata[] = {
	#if 0 /*always HSYNC, no HREF*/
		0x15, 0x42,/*RD19 0x02??*/
	#else
		0x15, 0x40,
	#endif
/*****TODO***multiple preview mode for VGA*/
		0x12, 0x20,
		0x1a, 0x3c,
		0x17, 0x14,
		0x18, 0x64,
		0x19, 0x00,
		0x03, 0x4c,
		0x1b, 0x00,
	};

	sensorSyncSigSet(&sensorSyncSigPreviewVGACfg);
	cmdportid = sensorTgCfg.cmdportid_xtg,
	sensorSerialAsyncWrite(cmdportid, sizeof(regdata)/2, &regdata[0]);
}
static void
sensorDoFuncPreviewXGABegin()
{
	/*SSG short*/
	/*SSG windows P*/
	/*TG init*/
	/*CDSP preview prepare*/
	/*statistics prepare*/
	/*front_preview_short_exp_frame_set*/
	/*serial port has fw sync mechanism, do it here instead of after vvalid*/
	UINT32 cmdportid;
	static const UINT8 regdata[] = {
	#if 0 /*always HSYNC, no HREF*/
		0x15, 0x42,/*RD19 0x02??*/
	#else
		0x15, 0x40,
	#endif
/*****TODO***multiple preview mode for VGA*/
		0x12, 0x40,
		0x1a, 0x78,
		0x17, 0x14,
		0x18, 0x64,
		0x19, 0x00,
		0x03, 0x4c,
		0x1b, 0x00,
	};

	sensorSyncSigSet(&sensorSyncSigPreviewXGACfg);
	cmdportid = sensorTgCfg.cmdportid_xtg;
	sensorSerialAsyncWrite(cmdportid, sizeof(regdata)/2, &regdata[0]);
}
static void
sensorDoFuncPreviewShortExp()
{
	/*front_preview_short_exp_frame_set*/
}
static void
sensorDoFuncPreviewExpEnd()
{
	/*front_preview_exp_end_frame_set*/
}


/*frame settings*/
/*tg*/
static void
sensorDoFuncSnapExpBegin()
{
	/*insert custom service hdnum roll tbl as specific time slot*/
	/*using hdnum2*/
	/*sensorCustomCbSnapExpBegin()*/
	/*throw user msg??*/
	/*snap TG exp e-shutter set*/
	/*flash frontsync trig*/
	/*image buf prepare*/
	/*MMU prepare*/
	/*front snap prepare*/
	/*cdsp snap prepare*/
}
#if 0
static void
sensorDoFuncSnapBshutterBegin()
{
	/*front_snap_bshutter_begin_frame_set*/
	/*front_snap_bshutter_begin_tg_set*/
}
static void
sensorDoFuncSnapBshutterFollow()
{
	/*front_snap_bshutter_follow_frame_set*/
	/*front_snap_bshutter_follow_tg_set*/
}
static void
sensorDoFuncSnapBshutterEnd()
{
	/*front_snap_bshutter_end_frame_set*/
	/*front_snap_bshutter_end_tg_set*/
}
#endif

static void
sensorDoFuncSnapShortExp()
{
	/*front_snap_short_exp_frame_set()*//*slow shutter, 1 longer frame*/
	/*front_snap_short_exp_tg_set*/
	/*do 1 longer frame exp, historical term "bshutter", if needed*/
	UINT32 cmdportid;
	static const UINT8 regdata[] = {
		0x12,0x00, /*this code change SVGA/UXGA immediately*/
		0x1a,0xf4,
		0x17,0x0f,
		0x18,0xb3,
		0x19,0x00,
		0x03,0x44,
		0x1b,0x01,
	#if 0 /*always HSYNC, no HREF*/
		0x15,0x82,/*RD19 0x02??*/
	#else
		0x15,0x42,
	#endif
	};
	sensorSyncSigSet(&sensorSyncSigSnapCfg);
	cmdportid = sensorTgCfg.cmdportid_xtg;
	sensorSerialAsyncWrite(cmdportid, sizeof(regdata)/2, &regdata[0]);
}
static void
sensorDoFuncSnapExpEnd()
{
	/*insert custom service hdnum roll tbl as specific time slot*/
	/*using hdnum2*/
	/*sensorCustomCbSnapExpEnd*/
	/*throw user msg??*/
	/*flash rearsync trig*/
	/*m-sh close trig*/
}

static void
sensorDoFuncSnapReadoutField0()
{
	/*front_snap_readout_field0_frame_set*/
	/*front_snap_readout_field0_tg_set*/
	/*also integrating fldNum in sensorDoFuncSnapExpBegin(), capCtr???*/
}

static void
sensorDoFuncSnapFieldEnd()
{
	/*insert custom service hdnum roll tbl as specific time slot*/
	/*using hdnum2*/
	/*sensorCustomCbSnapEnd()*/
	/*throw user msg??*/
}

/*at the readout end of the last field*/
static void
sensorDoFuncSnapReadoutEnd()
{
	/*panasonic TG TRG reset*/
	/*direct m-sh open*/
	/*direct vsubctl off*/
	/*immediate inform readout all end*/
}

/*what data structure should sensor_do blocks be???
 * a direct function call? no,
 * 1. need to provide function code for compile even if no such block
 * 2. need extra code for all the do'es to check if target function is null
 */

/*****TODO***/
/*exp tables*/
#if EVTBL_TEST_CODE /****TODO*5110*evtbl resource workaround*/
static const UINT8 exptbl_stream[]
__attribute__ ((__aligned__ (sizeof(int)))) = { /****TODO****/
#if 1
	2, /*n_tbl*/
	2, /*nreg*/
	/*loop2 for n_tbl*/
	81, /*n_entry*/
	0,    /*tblidx_min*/
	0x30, /*sensorMode of this tbl*/
	80, /*expidx0_tvscale*/
	16, /*exp_tvscale*/
	2, /*n_burst_tbl*/
	0x10,0,0x04,0, /*template*/
	/*loop1 for n_burst_tbl*/
	14, /*n_entry_burst*/
	2,  /*nbyte_entry*/
	0,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	204,1, 184,1, 165,1, 148,1, 130,1, 114,1, 98,1, 83,1,
	69,1, 55,1, 42,1, 29,1, 17,1, 6,1,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	67, /*n_entry_burst*/
	1,  /*nbyte_entry*/
	14,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	251,240,230,220,211,202,193,185,177,170,162,156,149,143,137,131,
	125,120,115,110,105,101,97 ,93 ,89 ,85 ,81 ,78 ,74 ,71 ,68 ,65 ,
	63 ,60 ,57 ,55 ,53 ,50 ,48 ,46 ,44 ,42 ,41 ,39 ,37 ,36 ,34 ,33 ,
	31 ,30 ,29 ,28 ,26 ,25 ,24 ,23 ,22 ,21 ,20 ,19 ,19 ,18 ,17 ,16 ,
	16 ,15 ,14 ,
	/*end contains*/
	/*end loop1*/
	0,0, /*vtable,n_vtbl,def_vtype(0:no used)*/
	0,0,128, /*etable,n_eidx,emin,escale in evtbl*/
	/*loop2 for n_tbl*/
	113, /*n_entry*/
	0,    /*tblidx_min*/
	0x40, /*sensorMode of this tbl*/
	48, /*expidx0_tvscale*/
	16, /*exp_tvscale*/
	2, /*n_burst_tbl*/
	0x10,0,0x04,0, /*template*/
	/*loop1 for n_burst_tbl*/
	35, /*n_entry_burst*/
	2,  /*nbyte_entry*/
	0,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	91,4, 44,4, 255,3, 211,3, 170,3, 130,3, 92,3, 56,3,
	21,3, 243,2, 211,2, 180,2, 151,2, 123,2, 96,2, 70,2,
	46,2, 22,2, 255,1, 234,1, 213,1, 193,1, 174,1, 156,1,
	138,1, 122,1, 106,1, 90,1, 76,1, 62,1, 48,1, 35,1,
	23,1, 11,1, 0,1,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	78, /*n_entry_burst*/
	1,  /*nbyte_entry*/
	35,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	245,234,225,215,206,197,189,181,173,166,159,152,146,139,133,128,
	122,117,112,107,103,99,94,90,87,83,79,76,73,70,67,64,
	61,59,56,54,51,49,47,45,43,41,40,38,36,35,33,32,
	31,29,28,27,26,25,24,23,22,21,20,19,18,17,17,16,
	15,15,14,13,13,12,12,11,11,10,10,10,9 ,9,
	/*end contains*/
	/*end loop1*/
	0,0, /*vtable,n_vtbl,def_vtype(0:no used)*/
	0,0,128, /*etable,n_eidx,emin,escale in N-th ev*/
	/*end loop2*/

#elif 0 /*frame rate in serial code, ... but blinking*/
	2, /*n_tbl*/
	3, /*nreg*/
	/*loop2 for n_tbl*/
	129, /*n_entry*/
	0,    /*tblidx_min*/
	0x30, /*sensorMode of this tbl*/
	32, /*expidx0_tvscale*/
	16, /*exp_tvscale*/
	3, /*n_burst_tbl*/
	0x10,0,0x04,0,0x11,0x80,
	/*0x2a,0,0x2b,0,0x2d,0,0x2e,0,*//*template*/
	/*loop1 for n_burst_tbl*/
	15, /*n_entry_burst*/
	2,  /*nbyte_entry*/
	47, /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	224,1, 204,1, 184,1, 165,1, 148,1, 130,1, 114,1, 98,1, 83,1,
	69,1, 55,1, 42,1, 29,1, 17,1, 6,1,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	67, /*n_entry_burst*/
	1,  /*nbyte_entry*/
	62,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	251,240,230,220,211,202,193,185,177,170,162,156,149,143,137,131,
	125,120,115,110,105,101,97 ,93 ,89 ,85 ,81 ,78 ,74 ,71 ,68 ,65 ,
	63 ,60 ,57 ,55 ,53 ,50 ,48 ,46 ,44 ,42 ,41 ,39 ,37 ,36 ,34 ,33 ,
	31 ,30 ,29 ,28 ,26 ,25 ,24 ,23 ,22 ,21 ,20 ,19 ,19 ,18 ,17 ,16 ,
	16 ,15 ,14 ,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	47, /*n_entry_burst*/
	3,  /*nbyte_entry*/
	0,  /*burstidx_min*/
	3,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	2,  /*reg# in template*/
	16,  /*lsb right shift*/
	8,  /*lsb left shift*/
	6,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	204,1,7, 184,1,7, 226,1,6, 205,1,6, 186,1,6, 167,1,6, 216,1,5, 196,1,5,
	177,1,5, 159,1,5, 221,1,4, 201,1,4, 181,1,4, 163,1,4, 145,1,4, 224,1,3,
	204,1,3, 184,1,3, 165,1,3, 148,1,3, 130,1,3, 114,1,3, 216,1,2, 196,1,2,
	177,1,2, 159,1,2, 141,1,2, 124,1,2, 108,1,2, 93,1,2,  78,1,2,  224,1,1,
	204,1,1, 184,1,1, 165,1,1, 148,1,1, 130,1,1, 114,1,1, 98,1,1,  83,1,1,
	69,1,1,  55,1,1,  42,1,1,  29,1,1,  17,1,1,  6,1,1,   251,0,1,
	/*end contains*/
	/*end loop1*/
	1,0, /*vtable,n_vtbl,def_vtype(0:no used)*/
	/*loop3 for n_vtbl*/
	47,0,0,2, /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
	/*contains*/
	/*end loop3*/
	0,0,128, /*etable,n_eidx,emin,escale in evtbl*/
	/*loop2 for n_tbl*/
	161, /*n_entry*/
	0,    /*tblidx_min*/
	0x40, /*sensorMode of this tbl*/
	0,  /*expidx0_tvscale*/
	16, /*exp_tvscale*/
	3, /*n_burst_tbl*/
	0x10,0,0x04,0,0x11,0x80,
	/*0x2a,0,0x2b,0,0x2d,0,0x2e,0,*//*template*/
	/*loop1 for n_burst_tbl*/
	48, /*n_entry_burst*/
	2,  /*nbyte_entry*/
	32, /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	208,7, 123,7, 42,7, 220,6, 146,6, 74,6, 6,6, 197,5,
	134,5, 74,5, 17,5, 218,4, 165,4, 115,4, 67,4, 20,4,
	232,3, 190,3, 149,3, 110,3, 73,3, 37,3, 3,3, 226,2,
	195,2, 165,2, 136,2, 109,2, 83,2, 57,2, 33,2, 10,2,
	244,1, 223,1, 203,1, 183,1, 164,1, 147,1, 130,1, 113,1,
	98,1, 83,1, 68,1, 54,1, 41,1, 29,1, 17,1, 5,1,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	81, /*n_entry_burst*/
	1,  /*nbyte_entry*/
	80,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	250,239,229,220,210,201,193,185,177,169,162,155,149,142,136,131,
	125, 120, 115, 110, 105, 101, 96, 92, 88, 85, 81, 78, 74, 71, 68, 65,
	63, 60, 57, 55, 53, 50, 48, 46, 44, 42, 41, 39, 37, 36, 34, 33,
	31, 30, 29, 27, 26, 25, 24, 23, 22, 21, 20, 19, 19, 18, 17, 16,
	16, 15, 14, 14, 13, 13, 12, 12, 11, 11, 10, 10, 9, 9, 9, 8, 8,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	32, /*n_entry_burst*/
	3,  /*nbyte_entry*/
	0,  /*burstidx_min*/
	3,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	2,  /*reg# in template*/
	16,  /*lsb right shift*/
	8,  /*lsb left shift*/
	6,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	208,7,3, 123,7,3, 42,7,3, 220,6,3, 146,6,3, 74,6,3, 6,6,3, 177,7,2,
	94,7,2, 14,7,2, 193,6,2, 120,6,2, 50,6,2, 238,5,2, 174,5,2, 112,5,2,
	208,7,1, 123,7,1, 42,7,1, 220,6,1, 146,6,1, 74,6,1, 6,6,1, 197,5,1,
	134,5,1, 74,5,1, 17,5,1, 218,4,1, 165,4,1, 115,4,1, 67,4,1, 20,4,1,
	/*end contains*/
	/*end loop1*/
	1,0, /*vtable,n_vtbl,def_vtype(0:no used)*/
	/*loop3 for n_vtbl*/
	48,0,0,2, /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
	/*contains*/
	/*end loop3*/
	0,0,128, /*etable,n_eidx,emin,escale in N-th ev*/
	/*end loop2*/

#elif 1 /*frame rate in vtbl*/
	2, /*n_tbl*/
	2, /*nreg*/
	/*loop2 for n_tbl*/
	129, /*n_entry*/
	0,    /*tblidx_min*/
	0x30, /*sensorMode of this tbl*/
	32, /*expidx0_tvscale*/
	16, /*exp_tvscale*/
	3, /*n_burst_tbl*/
	0x10,0,0x04,0,
	/*0x2a,0,0x2b,0,0x2d,0,0x2e,0,*//*template*/
	/*loop1 for n_burst_tbl*/
	15, /*n_entry_burst*/
	2,  /*nbyte_entry*/
	47, /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	224,1, 204,1, 184,1, 165,1, 148,1, 130,1, 114,1, 98,1, 83,1,
	69,1, 55,1, 42,1, 29,1, 17,1, 6,1,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	67, /*n_entry_burst*/
	1,  /*nbyte_entry*/
	62,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	251,240,230,220,211,202,193,185,177,170,162,156,149,143,137,131,
	125,120,115,110,105,101,97 ,93 ,89 ,85 ,81 ,78 ,74 ,71 ,68 ,65 ,
	63 ,60 ,57 ,55 ,53 ,50 ,48 ,46 ,44 ,42 ,41 ,39 ,37 ,36 ,34 ,33 ,
	31 ,30 ,29 ,28 ,26 ,25 ,24 ,23 ,22 ,21 ,20 ,19 ,19 ,18 ,17 ,16 ,
	16 ,15 ,14 ,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	47, /*n_entry_burst*/
	2,  /*nbyte_entry*/
	0,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	204,1, 184,1, 226,1, 205,1, 186,1, 167,1, 216,1, 196,1,
	177,1, 159,1, 221,1, 201,1, 181,1, 163,1, 145,1, 224,1,
	204,1, 184,1, 165,1, 148,1, 130,1, 114,1, 216,1, 196,1,
	177,1, 159,1, 141,1, 124,1, 108,1, 93,1,  78,1,  224,1,
	204,1, 184,1, 165,1, 148,1, 130,1, 114,1, 98,1,  83,1,
	69,1,  55,1,  42,1,  29,1,  17,1,  6,1,   251,0,
	/*end contains*/
	/*end loop1*/
	1,0, /*vtable,n_vtbl,def_vtype(0:no used)*/
	/*loop3 for n_vtbl*/
	47,1,0,2, /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
	/*contains*/
	7, 7, 6, 6, 6, 6, 5, 5, 5, 5, 4, 4, 4, 4, 4, 3,
	3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1,
	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
	/*end loop3*/
	0,0,128, /*etable,n_eidx,emin,escale in evtbl*/
	/*loop2 for n_tbl*/
	161, /*n_entry*/
	0,    /*tblidx_min*/
	0x40, /*sensorMode of this tbl*/
	0,  /*expidx0_tvscale*/
	16, /*exp_tvscale*/
	3, /*n_burst_tbl*/
	0x10,0,0x04,0,
	/*0x2a,0,0x2b,0,0x2d,0,0x2e,0,*//*template*/
	/*loop1 for n_burst_tbl*/
	48, /*n_entry_burst*/
	2,  /*nbyte_entry*/
	32, /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	208,7, 123,7, 42,7, 220,6, 146,6, 74,6, 6,6, 197,5,
	134,5, 74,5, 17,5, 218,4, 165,4, 115,4, 67,4, 20,4,
	232,3, 190,3, 149,3, 110,3, 73,3, 37,3, 3,3, 226,2,
	195,2, 165,2, 136,2, 109,2, 83,2, 57,2, 33,2, 10,2,
	244,1, 223,1, 203,1, 183,1, 164,1, 147,1, 130,1, 113,1,
	98,1, 83,1, 68,1, 54,1, 41,1, 29,1, 17,1, 5,1,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	81, /*n_entry_burst*/
	1,  /*nbyte_entry*/
	80,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	250,239,229,220,210,201,193,185,177,169,162,155,149,142,136,131,
	125, 120, 115, 110, 105, 101, 96, 92, 88, 85, 81, 78, 74, 71, 68, 65,
	63, 60, 57, 55, 53, 50, 48, 46, 44, 42, 41, 39, 37, 36, 34, 33,
	31, 30, 29, 27, 26, 25, 24, 23, 22, 21, 20, 19, 19, 18, 17, 16,
	16, 15, 14, 14, 13, 13, 12, 12, 11, 11, 10, 10, 9, 9, 9, 8, 8,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	32, /*n_entry_burst*/
	2,  /*nbyte_entry*/
	0,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	208,7, 123,7, 42,7, 220,6, 146,6, 74,6, 6,6, 177,7,
	94,7, 14,7, 193,6, 120,6, 50,6, 238,5, 174,5, 112,5,
	208,7, 123,7, 42,7, 220,6, 146,6, 74,6, 6,6, 197,5,
	134,5, 74,5, 17,5, 218,4, 165,4, 115,4, 67,4, 20,4,
	/*end contains*/
	/*end loop1*/
	1,0, /*vtable,n_vtbl,def_vtype(0:no used)*/
	/*loop3 for n_vtbl*/
	32,1,0,2, /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
	/*contains*/
	3, 3, 3, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2,
	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
	/*end loop3*/
	0,0,128, /*etable,n_eidx,emin,escale in N-th ev*/
	/*end loop2*/

#else /*add dummy lines, but... extra HD in dummied Vsync makes image shift*/
	2, /*n_tbl*/
	4, /*nreg*/
	/*loop2 for n_tbl*/
	129, /*n_entry*/
	0,    /*tblidx_min*/
	0x30, /*sensorMode of this tbl*/
	32, /*expidx0_tvscale*/
	16, /*exp_tvscale*/
	3, /*n_burst_tbl*/
	0x10,0,0x04,0,0x2d,0,0x2e,0,
	/*0x2a,0,0x2b,0,0x2d,0,0x2e,0,*//*template*/
	/*loop1 for n_burst_tbl*/
	15, /*n_entry_burst*/
	2,  /*nbyte_entry*/
	47, /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	224,1, 204,1, 184,1, 165,1, 148,1, 130,1, 114,1, 98,1, 83,1,
	69,1, 55,1, 42,1, 29,1, 17,1, 6,1,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	67, /*n_entry_burst*/
	1,  /*nbyte_entry*/
	62,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	251,240,230,220,211,202,193,185,177,170,162,156,149,143,137,131,
	125,120,115,110,105,101,97 ,93 ,89 ,85 ,81 ,78 ,74 ,71 ,68 ,65 ,
	63 ,60 ,57 ,55 ,53 ,50 ,48 ,46 ,44 ,42 ,41 ,39 ,37 ,36 ,34 ,33 ,
	31 ,30 ,29 ,28 ,26 ,25 ,24 ,23 ,22 ,21 ,20 ,19 ,19 ,18 ,17 ,16 ,
	16 ,15 ,14 ,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	47, /*n_entry_burst*/
	4,  /*nbyte_entry*/
	0,  /*burstidx_min*/
	4,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	2,  /*reg# in template*/
	16,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	3,  /*reg# in template*/
	24,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	234,1,114,12, 234,1,215,11, 234,1,65,11, 234,1,178,10, 234,1,42,10,
	234,1,166,9, 234,1,41,9, 234,1,177,8, 234,1,62,8, 234,1,207,7,
	234,1,102,7, 234,1,1,7, 234,1,160,6, 234,1,67,6, 234,1,235,5,
	234,1,150,5, 234,1,68,5, 234,1,246,4, 234,1,172,4, 234,1,100,4,
	234,1,32,4, 234,1,222,3, 234,1,159,3, 234,1,99,3, 234,1,42,3,
	234,1,243,2, 234,1,190,2, 234,1,139,2, 234,1,91,2, 234,1,45,2,
	234,1,0,2, 234,1,214,1, 234,1,173,1, 234,1,134,1, 234,1,97,1,
	234,1,61,1, 234,1,27,1, 234,1,250,0, 234,1,219,0, 234,1,189,0,
	234,1,160,0, 234,1,132,0, 234,1,106,0, 234,1,81,0, 234,1,57,0,
	234,1,33,0, 234,1,11,0,
	/*end contains*/
	/*end loop1*/
	1,0, /*vtable,n_vtbl,def_vtype(0:no used)*/
	/*loop3 for n_vtbl*/
	47,0,0,2, /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
	/*contains*/
	/*end loop3*/
	0,0,128, /*etable,n_eidx,emin,escale in evtbl*/
	/*loop2 for n_tbl*/
	161, /*n_entry*/
	0,    /*tblidx_min*/
	0x40, /*sensorMode of this tbl*/
	0,  /*expidx0_tvscale*/
	16, /*exp_tvscale*/
	3, /*n_burst_tbl*/
	0x10,0,0x04,0,0x2d,0,0x2e,0,
	/*0x2a,0,0x2b,0,0x2d,0,0x2e,0,*//*template*/
	/*loop1 for n_burst_tbl*/
	48, /*n_entry_burst*/
	2,  /*nbyte_entry*/
	32, /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	208,7, 123,7, 42,7, 220,6, 146,6, 74,6, 6,6, 197,5,
	134,5, 74,5, 17,5, 218,4, 165,4, 115,4, 67,4, 20,4,
	232,3, 190,3, 149,3, 110,3, 73,3, 37,3, 3,3, 226,2,
	195,2, 165,2, 136,2, 109,2, 83,2, 57,2, 33,2, 10,2,
	244,1, 223,1, 203,1, 183,1, 164,1, 147,1, 130,1, 113,1,
	98,1, 83,1, 68,1, 54,1, 41,1, 29,1, 17,1, 5,1,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	81, /*n_entry_burst*/
	1,  /*nbyte_entry*/
	80,  /*burstidx_min*/
	2,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	250,239,229,220,210,201,193,185,177,169,162,155,149,142,136,131,
	125, 120, 115, 110, 105, 101, 96, 92, 88, 85, 81, 78, 74, 71, 68, 65,
	63, 60, 57, 55, 53, 50, 48, 46, 44, 42, 41, 39, 37, 36, 34, 33,
	31, 30, 29, 27, 26, 25, 24, 23, 22, 21, 20, 19, 19, 18, 17, 16,
	16, 15, 14, 14, 13, 13, 12, 12, 11, 11, 10, 10, 9, 9, 9, 8, 8,
	/*end contains*/
	/*loop1 for n_burst_tbl*/
	32, /*n_entry_burst*/
	4,  /*nbyte_entry*/
	0,  /*burstidx_min*/
	4,  /*nreg_involved*/
	/*loop0 for nreg_involved*/
	0,  /*reg# in template*/
	3,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	1,  /*reg# in template*/
	0,  /*lsb right shift*/
	8,  /*lsb left shift*/
	3,  /*nbit_mask*/
	2,  /*reg# in template*/
	16,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	3,  /*reg# in template*/
	24,  /*lsb right shift*/
	8,  /*lsb left shift*/
	8,  /*nbit_mask*/
	/*loop0 ends*/
	/*contains for n_entry_burst*/
	208,7,112,23, 208,7,29,22, 208,7,216,20, 208,7,161,19, 208,7,119,18,
	208,7,90,17, 208,7,73,16, 208,7,67,15, 208,7,73,14, 208,7,89,13,
	208,7,115,12, 208,7,151,11, 208,7,197,10, 208,7,251,9, 208,7,58,9,
	208,7,129,8, 208,7,208,7, 208,7,38,7, 208,7,132,6, 208,7,233,5,
	208,7,84,5, 208,7,197,4, 208,7,60,4, 208,7,186,3, 208,7,60,3,
	208,7,197,2, 208,7,82,2, 208,7,228,1, 208,7,122,1, 208,7,22,1,
	208,7,181,0, 208,7,89,0,
	/*end contains*/
	/*end loop1*/
	1,0, /*vtable,n_vtbl,def_vtype(0:no used)*/
	/*loop3 for n_vtbl*/
	48,0,0,2, /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
	/*contains*/
	/*end loop3*/
	0,0,128, /*etable,n_eidx,emin,escale in N-th ev*/
	/*end loop2*/

#endif
};
#endif

static void
sensorCfgInit()
{
	sensorTgCfg_t *ptcfg = &sensorTgCfg;
	/*xtg registers for separate serial port*/
	static const sensorCmdport_t sensor_cmdport_xtg_cfg = {
		.mode         = TG_SPI_I2C_MODE,
		.format2      = TG_FORMAT2,
		.format3      = TG_FORMAT3,
		.speed        = TG_SPEED,
		.nbit_regdata = TG_NBIT_REGDATA,
		.nbit_regaddr = TG_NBIT_REGADDR,
	};
	ptcfg->cmdportid_exp =
	ptcfg->cmdportid_xtg = sensorSerialCreate(&sensor_cmdport_xtg_cfg);
	/* if support burst
	 * ptcfg->cmdportid_exp = ptcfg->cmdportid_xtg |
	 * SENSOR_CMDPORTID_OP_BURST; */
	/* if support seq
	 * ptcfg->cmdportid_exp = ptcfg->cmdportid_xtg |
	 * SENSOR_CMDPORTID_OP_SEQ; */

	/*call this if this sensor driver supports exp table*/
#if EVTBL_TEST_CODE /****TODO*5110*evtbl resource workaround*/
	sensor_exptbl_create(exptbl_stream, sizeof(exptbl_stream));
#else
	sensor_exptbl_init();
#endif
}
static void
sensorCfgStop()
{
	sensorTgCfg_t *ptcfg = &sensorTgCfg;
	/*call this if this sensor driver supports exp table*/
	sensor_exptbl_delete();
	/*xtg registers for separate serial port*/
	sensorSerialDelete(ptcfg->cmdportid_xtg);
}
static void
sensor_cmdport_exp_write(
		UINT32 nreg,
		const UINT8 *pdata
		)
{
	/*****TODO******ITG fine exp set, value and timing???*/
	/*exp setting via serial port*/
	sensorSerialAsyncWrite(sensorTgCfg.cmdportid_exp, nreg, pdata);
}
static void
sensor_cmdport_exp_vtbl_do(
		UINT32 vtbl_type,
		UINT32 vcount
		)
{
	static UINT8 vcount_save; /*0*/
	static UINT8 regdata[] = {
		0x11,0,
	};
	if (vtbl_type == 0) vcount = 0;
	else if (vtbl_type != 2 || vcount > 0x3f) return;
	if (vcount == vcount_save) return;
	vcount_save = vcount;
	regdata[1] = 0x80 | vcount;
	sensorSerialAsyncWrite(sensorTgCfg.cmdportid_exp, 1, regdata);
}

#if SP5K_SENSOR_OV5610
void sensorCmdPortExpLineSend(UINT16 expLine)
{
	expLine = expLine;
	#if 0
	UINT8 regData[4] ={
		0x30,0x12,0x00,0x00
	};
	regData[2] = (expLine>>8)&0xff;
	regData[3] = expLine&0xff;

	printf("expLine = %d\n",expLine);
	sensor_event_wait(0x04);
	sensorSerialAsyncWrite(sensorTgCfg.cmdportid_exp, 1, regData);
	#endif
}
#endif

