PPA Report for programmable_timeout_reset.v (Module: programmable_timeout_reset)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 4
IO Count: 7
Cell Count: 27

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1067.24 MHz
Reg-to-Reg Critical Path Delay: 0.818 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
