{"Source Block": ["oh/src/spi/hdl/spi_master_fifo.v@32:42@HdlIdDef", "   //###############\n   //# LOCAL WIRES\n   //###############\n   wire [7:0] \t    datasize;\n   wire [PW-1:0]    tx_data;\n   wire [SW-1:0]    fifo_din;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n"], "Clone Blocks": [["oh/src/elink/hdl/etx_cfg.v@79:89", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n\n   //###########################\n   //# DECODE LOGIC\n"], ["oh/src/mio/hdl/mio_regs.v@80:90", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //#####################################\n   //# DECODE\n   //#####################################\n"], ["oh/src/edma/hdl/edma_dp.v@64:74", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n"], ["oh/src/elink/hdl/erx_cfg.v@85:95", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //#################################\n"], ["oh/src/gpio/hdl/gpio.v@52:62", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //################################\n"], ["oh/src/gpio/hdl/gpio.v@54:64", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //################################\n   //# DECODE LOGIC\n   //################################  \n"], ["oh/src/emesh/hdl/emesh_readback.v@25:35", "   input \t   wait_in;     // pushback from mesh\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/src/elink/hdl/etx_cfg.v@76:86", " \t   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n"], ["oh/src/gpio/hdl/gpio.v@53:63", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //################################\n   //# DECODE LOGIC\n"], ["oh/src/edma/hdl/edma_regs.v@95:105", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //################################\n   //# DECODE\n"], ["oh/src/spi/hdl/spi_master_fifo.v@38:48", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //##################################\n"], ["oh/src/accelerator/hdl/accelerator.v@77:87", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From s_wr of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From s_wr of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From s_wr of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/src/spi/hdl/spi_master_fifo.v@40:50", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //##################################\n   //# DECODE\n   //###################################\n"], ["oh/src/elink/hdl/erx_cfg.v@87:97", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //#################################\n   //# PACKET DECODE\n   //#################################\n"], ["oh/src/elink/hdl/erx_cfg.v@83:93", "\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/src/spi/hdl/spi_master_regs.v@57:67", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/src/elink/hdl/etx_cfg.v@77:87", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n\n"], ["oh/src/edma/hdl/edma_regs.v@94:104", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //################################\n"], ["oh/src/mio/hdl/mio_regs.v@79:89", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //#####################################\n   //# DECODE\n"], ["oh/src/edma/hdl/edma_dp.v@63:73", "\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/src/spi/hdl/spi_slave_regs.v@53:63", "   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //#####################################\n   //# SPI DECODE\n   //#####################################\n"], ["oh/src/accelerator/hdl/accelerator.v@78:88", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From s_wr of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From s_wr of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From s_wr of packet2emesh.v\n   // End of automatics\n   \n   //############################\n"], ["oh/src/mio/hdl/mio_regs.v@78:88", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //#####################################\n"], ["oh/src/edma/hdl/edma_regs.v@92:102", "\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/src/elink/hdl/etx_cfg.v@78:88", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n\n   //###########################\n"], ["oh/src/mio/hdl/mio_if.v@63:73", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n\n   // pass throughs\n"], ["oh/src/edma/hdl/edma_dp.v@65:75", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n   \n"], ["oh/src/gpio/hdl/gpio.v@51:61", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/src/elink/hdl/erx_cfg.v@86:96", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //#################################\n   //# PACKET DECODE\n"], ["oh/src/spi/hdl/spi_master_regs.v@59:69", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //####################################\n   //# DECODE\n"], ["oh/src/edma/hdl/edma_regs.v@91:101", "   wire \t   irqmode;\n\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/src/spi/hdl/spi_slave_regs.v@52:62", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //#####################################\n   //# SPI DECODE\n"], ["oh/src/emesh/hdl/emesh_readback.v@26:36", "\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n"], ["oh/src/mio/hdl/mio_regs.v@77:87", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n"], ["oh/src/edma/hdl/edma_regs.v@96:106", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //################################\n   //# DECODE\n   //################################\n"], ["oh/src/mio/hdl/mio_if.v@61:71", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n"], ["oh/src/pic/dv/dut_pic.v@56:66", "  \n   \n   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\tic_flush;\t\t// From pic of pic.v\n   wire [IW-1:0]\tic_ilat_reg;\t\t// From pic of pic.v\n"], ["oh/src/edma/hdl/edma_regs.v@93:103", "   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n"], ["oh/src/spi/hdl/spi_master_fifo.v@39:49", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //##################################\n   //# DECODE\n"], ["oh/src/accelerator/hdl/accelerator.v@80:90", "   wire [4:0]\t\tctrlmode_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From s_wr of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From s_wr of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From s_wr of packet2emesh.v\n   // End of automatics\n   \n   //############################\n   // INPUTS\n   //############################\n"], ["oh/src/spi/hdl/spi_master_fifo.v@37:47", "   wire [SW-1:0]    fifo_din;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/src/spi/hdl/spi_slave_regs.v@50:60", "   integer \t   i;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/src/edma/hdl/edma_dp.v@67:77", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n   \n   //################################\n   //# COUNT\n"], ["oh/src/spi/hdl/spi_master_regs.v@58:68", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //####################################\n"], ["oh/src/spi/hdl/spi_master_regs.v@60:70", "   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //####################################\n   //# DECODE\n   //####################################\n"], ["oh/src/mio/hdl/mio_if.v@62:72", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n\n"], ["oh/src/elink/hdl/erx_cfg.v@84:94", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/src/spi/hdl/spi_master_fifo.v@31:41", "   \n   //###############\n   //# LOCAL WIRES\n   //###############\n   wire [7:0] \t    datasize;\n   wire [PW-1:0]    tx_data;\n   wire [SW-1:0]    fifo_din;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/src/spi/hdl/spi_slave_regs.v@51:61", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //#####################################\n"], ["oh/src/accelerator/hdl/accelerator.v@79:89", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From s_wr of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From s_wr of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From s_wr of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From s_wr of packet2emesh.v\n   // End of automatics\n   \n   //############################\n   // INPUTS\n"], ["oh/src/edma/hdl/edma_dp.v@66:76", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n   \n   //################################\n"]], "Diff Content": {"Delete": [], "Add": [[37, "   wire \t    tx_write;\n"], [37, "   wire \t    fifo_wait;\n"], [37, "   wire \t    fifo_wr;\n"], [37, "   wire \t    fifo_full;\n"]]}}