#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep 18 22:42:26 2018
# Process ID: 11492
# Current directory: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9596 C:\Users\elven\Desktop\Hardware Design Lab\NTHU-HDL-LAB1\3 bit comparator\3 bit comparator.xpr
# Log file: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/vivado.log
# Journal file: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/elven/Desktop/Hardware Design Lab/Lab 1/3 bit comparator' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/elven/Downloads/Lab1_TeamX_Comparator_3bits.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 856.207 ; gain = 140.598
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/Source File/Lab1_Team2_Comparator_3bits.v}}
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Sep 18 22:43:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc]
Finished Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1288.043 ; gain = 385.551
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc]
Finished Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1767.867 ; gain = 7.820
reset_run synth_1
launch_runs impl_1 -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Sep 18 22:48:48 2018] Launched synth_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/synth_1/runme.log
[Tue Sep 18 22:48:48 2018] Launched impl_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep 18 22:51:15 2018] Launched impl_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711964A
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711964A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2419.977 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711964A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183711964A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711964A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183711964A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711964A
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711964A
close_hw
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc]
Finished Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Sep 18 23:11:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'a_eq_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_gt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_lt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_gt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_gt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_gt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_lt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_eq_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

place_ports {b[2]} W16
place_ports {b[1]} V16
place_ports {b[0]} V7
place_ports {b[0]} V17
set_property IOSTANDARD LVCMOS33 [get_ports [list a_eq_b1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_eq_b2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_eq_b3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_eq_b4]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_eq_b5]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_eq_b6]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_eq_b7]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_eq_b8]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_eq_b9]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_eq_b10]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_gt_b1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_gt_b2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_gt_b3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_lt_b1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_lt_b2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list a_lt_b3]]
place_ports a_lt_b1 V19
place_ports a_lt_b2 E19
set_property package_pin "" [get_ports [list  a_lt_b3]]
place_ports a_lt_b2 J17
place_ports a_lt_b1 U19
place_ports a_lt_b2 E19
place_ports a_lt_b3 U16
place_ports a_eq_b1 P3
place_ports a_eq_b2 U3
place_ports a_eq_b3 W3
place_ports a_eq_b4 V3
place_ports a_eq_b5 V13
place_ports a_eq_b6 V14
place_ports a_eq_b7 U14
place_ports a_eq_b8 U15
place_ports a_eq_b9 W18
place_ports a_eq_b10 V19
place_ports a_gt_b1 L1
place_ports a_gt_b2 P1
place_ports a_gt_b3 N3
save_constraints
launch_runs impl_1 -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2490.902 ; gain = 0.000
[Tue Sep 18 23:19:19 2018] Launched impl_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Sep 18 23:24:30 2018] Launched impl_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711964A
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711711A
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711711A
close_hw
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Comparator_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Comparator_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/sources_1/imports/Source File/Lab1_Team2_Comparator_3bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_3bits
INFO: [VRFC 10-311] analyzing module Greater
INFO: [VRFC 10-311] analyzing module Less
INFO: [VRFC 10-311] analyzing module Equal
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/sources_1/new/Comparator_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0f302cefef664833b225d407387bd545 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Comparator_t_behav xil_defaultlib.Comparator_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port a_eq_b on this module [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/sources_1/new/Comparator_t.v:12]
ERROR: [VRFC 10-426] cannot find port a_gt_b on this module [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/sources_1/new/Comparator_t.v:11]
ERROR: [VRFC 10-426] cannot find port a_lt_b on this module [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/sources_1/new/Comparator_t.v:10]
ERROR: [VRFC 10-2063] Module <Less> not found while processing module instance <less_gate1> [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/sources_1/imports/Source File/Lab1_Team2_Comparator_3bits.v:15]
ERROR: [VRFC 10-2063] Module <Greater> not found while processing module instance <greater_gate1> [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/sources_1/imports/Source File/Lab1_Team2_Comparator_3bits.v:27]
ERROR: [VRFC 10-2063] Module <Equal> not found while processing module instance <equal_gate1> [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/sources_1/imports/Source File/Lab1_Team2_Comparator_3bits.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.902 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711964A
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Sep 19 00:01:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/synth_1/runme.log
close_hw
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'a_eq_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_gt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_lt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_gt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_gt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_gt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_lt_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_eq_b'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.srcs/constrs_1/new/3bit_Comparator_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2506.074 ; gain = 5.438
[Wed Sep 19 00:05:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Sep 19 00:07:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183711964A
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/elven/Desktop/Hardware Design Lab/NTHU-HDL-LAB1/3 bit comparator/3 bit comparator.runs/impl_1/Comparator_3bits.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183711964A
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 19 00:14:07 2018...
