# CompArch
Verilog Codes for 4th Sem

*Experiment 1
----------------------
    a)
       and2gate.v
       and2gate_tb.v
       notgate.v
       notgate_tb.v
       or2gate.v
       or2gate_tb.v
    b)
       nand2gate.v
       nan2gate_tb.v
       nor2gate.v
       nor2gate_tb.v
    c)
       i)
          xnor_direct.v
          xnor_direct_tb.v
          xor_direct.v
          xor_direct_tb.v
          
       ii)
           xnor_universal.v
           xnor_universal_tb.v
           xor_universal.v
           xor_universal_tb.v
