#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  9 10:01:01 2018
# Process ID: 27885
# Current directory: /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu
# Command line: vivado
# Log file: /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/vivado.log
# Journal file: /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.xpr
update_compile_order -fileset sources_1
create_fileset -simset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sim_1/new
close [ open /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sim_1/new/test_Mem.v w ]
add_files -fileset sim_1 /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sim_1/new/test_Mem.v
update_compile_order -fileset sim_1
open_example_project -force -dir /home/tigertang/Projects [get_ips  Mem]
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Coe_File {/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/ip/Mem/memory.coe}] [get_ips Mem]
generate_target all [get_files  /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/ip/Mem/Mem.xci]
export_ip_user_files -of_objects [get_files /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/ip/Mem/Mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/ip/Mem/Mem.xci] -directory /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.ip_user_files/sim_scripts -ip_user_files_dir /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.ip_user_files -ipstatic_source_dir /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.cache/compile_simlib/modelsim} {questa=/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.cache/compile_simlib/questa} {ies=/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.cache/compile_simlib/ies} {xcelium=/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.cache/compile_simlib/xcelium} {vcs=/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.cache/compile_simlib/vcs} {riviera=/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation -simset sim_2
source test_Top.tcl
close_sim
launch_simulation
source Top.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_Mem [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_Mem.tcl
close_sim
launch_simulation
source test_Mem.tcl
close_sim
launch_simulation
source test_Mem.tcl
close_sim
launch_simulation
source test_Mem.tcl
close_sim
launch_simulation
source test_Mem.tcl
close_sim
launch_simulation
source test_Mem.tcl
close_sim
launch_simulation
source test_Mem.tcl
close_sim
