<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonRegisterInfo.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonRegisterInfo.cpp.html'>HexagonRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- HexagonRegisterInfo.cpp - Hexagon Register Information ------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Hexagon implementation of the TargetRegisterInfo</i></td></tr>
<tr><th id="10">10</th><td><i>// class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="Hexagon.h.html">"Hexagon.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="HexagonMachineFunctionInfo.h.html">"HexagonMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="HexagonTargetMachine.h.html">"HexagonTargetMachine.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/MC/MachineLocation.h.html">"llvm/MC/MachineLocation.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="40">40</th><td><u>#include <span class='error' title="&apos;HexagonGenRegisterInfo.inc&apos; file not found">"HexagonGenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19HexagonRegisterInfoC1Ej" title='llvm::HexagonRegisterInfo::HexagonRegisterInfo' data-ref="_ZN4llvm19HexagonRegisterInfoC1Ej">HexagonRegisterInfo</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1HwMode" title='HwMode' data-type='unsigned int' data-ref="1HwMode">HwMode</dfn>)</td></tr>
<tr><th id="45">45</th><td>    : HexagonGenRegisterInfo(Hexagon::R31, <var>0</var><i>/*DwarfFlavor*/</i>, <var>0</var><i>/*EHFlavor*/</i>,</td></tr>
<tr><th id="46">46</th><td>                             <var>0</var><i>/*PC*/</i>, HwMode) {}</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><em>bool</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo23isEHReturnCalleeSaveRegEj" title='llvm::HexagonRegisterInfo::isEHReturnCalleeSaveReg' data-ref="_ZNK4llvm19HexagonRegisterInfo23isEHReturnCalleeSaveRegEj">isEHReturnCalleeSaveReg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2R" title='R' data-type='unsigned int' data-ref="2R">R</dfn>) <em>const</em> {</td></tr>
<tr><th id="50">50</th><td>  <b>return</b> R == Hexagon::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::Hexagon&apos;">R0</span> || R == Hexagon::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::Hexagon&apos;">R1</span> || R == Hexagon::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::Hexagon&apos;">R2</span> ||</td></tr>
<tr><th id="51">51</th><td>         R == Hexagon::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::Hexagon&apos;">R3</span> || R == Hexagon::<span class='error' title="no member named &apos;D0&apos; in namespace &apos;llvm::Hexagon&apos;">D0</span> || R == Hexagon::<span class='error' title="no member named &apos;D1&apos; in namespace &apos;llvm::Hexagon&apos;">D1</span>;</td></tr>
<tr><th id="52">52</th><td>}</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="55">55</th><td><a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo18getCallerSavedRegsEPKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::HexagonRegisterInfo::getCallerSavedRegs' data-ref="_ZNK4llvm19HexagonRegisterInfo18getCallerSavedRegsEPKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getCallerSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="3MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="3MF">MF</dfn>,</td></tr>
<tr><th id="56">56</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="4RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="4RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="57">57</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Hexagon</span>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col5 decl" id="5Int32" title='Int32' data-type='const MCPhysReg []' data-ref="5Int32">Int32</dfn>[] = {</td></tr>
<tr><th id="60">60</th><td>    <span class='error' title="use of undeclared identifier &apos;R0&apos;">R0</span>, <span class='error' title="use of undeclared identifier &apos;R1&apos;">R1</span>, <span class='error' title="use of undeclared identifier &apos;R2&apos;">R2</span>, <span class='error' title="use of undeclared identifier &apos;R3&apos;">R3</span>, <span class='error' title="use of undeclared identifier &apos;R4&apos;">R4</span>, <span class='error' title="use of undeclared identifier &apos;R5&apos;">R5</span>, <span class='error' title="use of undeclared identifier &apos;R6&apos;">R6</span>, <span class='error' title="use of undeclared identifier &apos;R7&apos;">R7</span>, <span class='error' title="use of undeclared identifier &apos;R8&apos;">R8</span>, <span class='error' title="use of undeclared identifier &apos;R9&apos;">R9</span>, <span class='error' title="use of undeclared identifier &apos;R10&apos;">R10</span>, <span class='error' title="use of undeclared identifier &apos;R11&apos;">R11</span>, <span class='error' title="use of undeclared identifier &apos;R12&apos;">R12</span>, <span class='error' title="use of undeclared identifier &apos;R13&apos;">R13</span>, <span class='error' title="use of undeclared identifier &apos;R14&apos;">R14</span>, <span class='error' title="use of undeclared identifier &apos;R15&apos;">R15</span>, <var>0</var></td></tr>
<tr><th id="61">61</th><td>  };</td></tr>
<tr><th id="62">62</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="6Int64" title='Int64' data-type='const MCPhysReg []' data-ref="6Int64">Int64</dfn>[] = {</td></tr>
<tr><th id="63">63</th><td>    <span class='error' title="use of undeclared identifier &apos;D0&apos;">D0</span>, <span class='error' title="use of undeclared identifier &apos;D1&apos;">D1</span>, <span class='error' title="use of undeclared identifier &apos;D2&apos;">D2</span>, <span class='error' title="use of undeclared identifier &apos;D3&apos;">D3</span>, <span class='error' title="use of undeclared identifier &apos;D4&apos;">D4</span>, <span class='error' title="use of undeclared identifier &apos;D5&apos;">D5</span>, <span class='error' title="use of undeclared identifier &apos;D6&apos;">D6</span>, <span class='error' title="use of undeclared identifier &apos;D7&apos;">D7</span>, <var>0</var></td></tr>
<tr><th id="64">64</th><td>  };</td></tr>
<tr><th id="65">65</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="7Pred" title='Pred' data-type='const MCPhysReg []' data-ref="7Pred">Pred</dfn>[] = {</td></tr>
<tr><th id="66">66</th><td>    <span class='error' title="use of undeclared identifier &apos;P0&apos;">P0</span>, <span class='error' title="use of undeclared identifier &apos;P1&apos;">P1</span>, <span class='error' title="use of undeclared identifier &apos;P2&apos;">P2</span>, <span class='error' title="use of undeclared identifier &apos;P3&apos;">P3</span>, <var>0</var></td></tr>
<tr><th id="67">67</th><td>  };</td></tr>
<tr><th id="68">68</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="8VecSgl" title='VecSgl' data-type='const MCPhysReg []' data-ref="8VecSgl">VecSgl</dfn>[] = {</td></tr>
<tr><th id="69">69</th><td>     <span class='error' title="use of undeclared identifier &apos;V0&apos;">V0</span>,  <span class='error' title="use of undeclared identifier &apos;V1&apos;">V1</span>,  <span class='error' title="use of undeclared identifier &apos;V2&apos;">V2</span>,  <span class='error' title="use of undeclared identifier &apos;V3&apos;">V3</span>,  <span class='error' title="use of undeclared identifier &apos;V4&apos;">V4</span>,  <span class='error' title="use of undeclared identifier &apos;V5&apos;">V5</span>,  <span class='error' title="use of undeclared identifier &apos;V6&apos;">V6</span>,  <span class='error' title="use of undeclared identifier &apos;V7&apos;">V7</span>,  <span class='error' title="use of undeclared identifier &apos;V8&apos;">V8</span>,  <span class='error' title="use of undeclared identifier &apos;V9&apos;">V9</span>, <span class='error' title="use of undeclared identifier &apos;V10&apos;">V10</span>, <span class='error' title="use of undeclared identifier &apos;V11&apos;">V11</span>, <span class='error' title="use of undeclared identifier &apos;V12&apos;">V12</span>, <span class='error' title="use of undeclared identifier &apos;V13&apos;">V13</span>,</td></tr>
<tr><th id="70">70</th><td>    <span class='error' title="use of undeclared identifier &apos;V14&apos;">V14</span>, <span class='error' title="use of undeclared identifier &apos;V15&apos;">V15</span>, <span class='error' title="use of undeclared identifier &apos;V16&apos;">V16</span>, <span class='error' title="use of undeclared identifier &apos;V17&apos;">V17</span>, <span class='error' title="use of undeclared identifier &apos;V18&apos;">V18</span>, <span class='error' title="use of undeclared identifier &apos;V19&apos;">V19</span>, <span class='error' title="use of undeclared identifier &apos;V20&apos;">V20</span>, <span class='error' title="use of undeclared identifier &apos;V21&apos;">V21</span>, <span class='error' title="use of undeclared identifier &apos;V22&apos;">V22</span>, <span class='error' title="use of undeclared identifier &apos;V23&apos;">V23</span>, <span class='error' title="use of undeclared identifier &apos;V24&apos;">V24</span>, <span class='error' title="use of undeclared identifier &apos;V25&apos;">V25</span>, <span class='error' title="use of undeclared identifier &apos;V26&apos;">V26</span>, <span class='error' title="use of undeclared identifier &apos;V27&apos;">V27</span>,</td></tr>
<tr><th id="71">71</th><td>    <span class='error' title="use of undeclared identifier &apos;V28&apos;">V28</span>, <span class='error' title="use of undeclared identifier &apos;V29&apos;">V29</span>, <span class='error' title="use of undeclared identifier &apos;V30&apos;">V30</span>, <span class='error' title="use of undeclared identifier &apos;V31&apos;">V31</span>,   <var>0</var></td></tr>
<tr><th id="72">72</th><td>  };</td></tr>
<tr><th id="73">73</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="9VecDbl" title='VecDbl' data-type='const MCPhysReg []' data-ref="9VecDbl">VecDbl</dfn>[] = {</td></tr>
<tr><th id="74">74</th><td>    <span class='error' title="use of undeclared identifier &apos;W0&apos;">W0</span>, <span class='error' title="use of undeclared identifier &apos;W1&apos;">W1</span>, <span class='error' title="use of undeclared identifier &apos;W2&apos;">W2</span>, <span class='error' title="use of undeclared identifier &apos;W3&apos;">W3</span>, <span class='error' title="use of undeclared identifier &apos;W4&apos;">W4</span>, <span class='error' title="use of undeclared identifier &apos;W5&apos;">W5</span>, <span class='error' title="use of undeclared identifier &apos;W6&apos;">W6</span>, <span class='error' title="use of undeclared identifier &apos;W7&apos;">W7</span>, <span class='error' title="use of undeclared identifier &apos;W8&apos;">W8</span>, <span class='error' title="use of undeclared identifier &apos;W9&apos;">W9</span>, <span class='error' title="use of undeclared identifier &apos;W10&apos;">W10</span>, <span class='error' title="use of undeclared identifier &apos;W11&apos;">W11</span>, <span class='error' title="use of undeclared identifier &apos;W12&apos;">W12</span>, <span class='error' title="use of undeclared identifier &apos;W13&apos;">W13</span>, <span class='error' title="use of undeclared identifier &apos;W14&apos;">W14</span>, <span class='error' title="use of undeclared identifier &apos;W15&apos;">W15</span>, <var>0</var></td></tr>
<tr><th id="75">75</th><td>  };</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <b>switch</b> (<a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="78">78</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;IntRegsRegClassID&apos;">IntRegsRegClassID</span>:</td></tr>
<tr><th id="79">79</th><td>      <b>return</b> Int32;</td></tr>
<tr><th id="80">80</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;DoubleRegsRegClassID&apos;">DoubleRegsRegClassID</span>:</td></tr>
<tr><th id="81">81</th><td>      <b>return</b> Int64;</td></tr>
<tr><th id="82">82</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;PredRegsRegClassID&apos;">PredRegsRegClassID</span>:</td></tr>
<tr><th id="83">83</th><td>      <b>return</b> Pred;</td></tr>
<tr><th id="84">84</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;HvxVRRegClassID&apos;">HvxVRRegClassID</span>:</td></tr>
<tr><th id="85">85</th><td>      <b>return</b> VecSgl;</td></tr>
<tr><th id="86">86</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;HvxWRRegClassID&apos;">HvxWRRegClassID</span>:</td></tr>
<tr><th id="87">87</th><td>      <b>return</b> VecDbl;</td></tr>
<tr><th id="88">88</th><td>    <b>default</b>:</td></tr>
<tr><th id="89">89</th><td>      <b>break</b>;</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="10Empty" title='Empty' data-type='const MCPhysReg [1]' data-ref="10Empty">Empty</dfn>[] = { <var>0</var> };</td></tr>
<tr><th id="93">93</th><td><u>#<span data-ppcond="93">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="94">94</th><td>  dbgs() &lt;&lt; <q>"Register class: "</q> &lt;&lt; <span class='error' title="use of undeclared identifier &apos;getRegClassName&apos;">getRegClassName</span>(RC) &lt;&lt; <q>"\n"</q>;</td></tr>
<tr><th id="95">95</th><td><u>#<span data-ppcond="93">endif</span></u></td></tr>
<tr><th id="96">96</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected register class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp&quot;, 96)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register class"</q>);</td></tr>
<tr><th id="97">97</th><td>  <b>return</b> <a class="local col0 ref" href="#10Empty" title='Empty' data-ref="10Empty">Empty</a>;</td></tr>
<tr><th id="98">98</th><td>}</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="102">102</th><td><a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19HexagonRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="11MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="11MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="103">103</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="12CalleeSavedRegsV3" title='CalleeSavedRegsV3' data-type='const MCPhysReg []' data-ref="12CalleeSavedRegsV3">CalleeSavedRegsV3</dfn>[] = {</td></tr>
<tr><th id="104">104</th><td>    Hexagon::<span class='error' title="no member named &apos;R16&apos; in namespace &apos;llvm::Hexagon&apos;">R16</span>,   Hexagon::<span class='error' title="no member named &apos;R17&apos; in namespace &apos;llvm::Hexagon&apos;">R17</span>,   Hexagon::<span class='error' title="no member named &apos;R18&apos; in namespace &apos;llvm::Hexagon&apos;">R18</span>,   Hexagon::<span class='error' title="no member named &apos;R19&apos; in namespace &apos;llvm::Hexagon&apos;">R19</span>,</td></tr>
<tr><th id="105">105</th><td>    Hexagon::<span class='error' title="no member named &apos;R20&apos; in namespace &apos;llvm::Hexagon&apos;">R20</span>,   Hexagon::<span class='error' title="no member named &apos;R21&apos; in namespace &apos;llvm::Hexagon&apos;">R21</span>,   Hexagon::<span class='error' title="no member named &apos;R22&apos; in namespace &apos;llvm::Hexagon&apos;">R22</span>,   Hexagon::<span class='error' title="no member named &apos;R23&apos; in namespace &apos;llvm::Hexagon&apos;">R23</span>,</td></tr>
<tr><th id="106">106</th><td>    Hexagon::<span class='error' title="no member named &apos;R24&apos; in namespace &apos;llvm::Hexagon&apos;">R24</span>,   Hexagon::<span class='error' title="no member named &apos;R25&apos; in namespace &apos;llvm::Hexagon&apos;">R25</span>,   Hexagon::<span class='error' title="no member named &apos;R26&apos; in namespace &apos;llvm::Hexagon&apos;">R26</span>,   Hexagon::<span class='error' title="no member named &apos;R27&apos; in namespace &apos;llvm::Hexagon&apos;">R27</span>, <var>0</var></td></tr>
<tr><th id="107">107</th><td>  };</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <i>// Functions that contain a call to __builtin_eh_return also save the first 4</i></td></tr>
<tr><th id="110">110</th><td><i>  // parameter registers.</i></td></tr>
<tr><th id="111">111</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="13CalleeSavedRegsV3EHReturn" title='CalleeSavedRegsV3EHReturn' data-type='const MCPhysReg []' data-ref="13CalleeSavedRegsV3EHReturn">CalleeSavedRegsV3EHReturn</dfn>[] = {</td></tr>
<tr><th id="112">112</th><td>    Hexagon::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::Hexagon&apos;">R0</span>,    Hexagon::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::Hexagon&apos;">R1</span>,    Hexagon::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::Hexagon&apos;">R2</span>,    Hexagon::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::Hexagon&apos;">R3</span>,</td></tr>
<tr><th id="113">113</th><td>    Hexagon::<span class='error' title="no member named &apos;R16&apos; in namespace &apos;llvm::Hexagon&apos;">R16</span>,   Hexagon::<span class='error' title="no member named &apos;R17&apos; in namespace &apos;llvm::Hexagon&apos;">R17</span>,   Hexagon::<span class='error' title="no member named &apos;R18&apos; in namespace &apos;llvm::Hexagon&apos;">R18</span>,   Hexagon::<span class='error' title="no member named &apos;R19&apos; in namespace &apos;llvm::Hexagon&apos;">R19</span>,</td></tr>
<tr><th id="114">114</th><td>    Hexagon::<span class='error' title="no member named &apos;R20&apos; in namespace &apos;llvm::Hexagon&apos;">R20</span>,   Hexagon::<span class='error' title="no member named &apos;R21&apos; in namespace &apos;llvm::Hexagon&apos;">R21</span>,   Hexagon::<span class='error' title="no member named &apos;R22&apos; in namespace &apos;llvm::Hexagon&apos;">R22</span>,   Hexagon::<span class='error' title="no member named &apos;R23&apos; in namespace &apos;llvm::Hexagon&apos;">R23</span>,</td></tr>
<tr><th id="115">115</th><td>    Hexagon::<span class='error' title="no member named &apos;R24&apos; in namespace &apos;llvm::Hexagon&apos;">R24</span>,   Hexagon::<span class='error' title="no member named &apos;R25&apos; in namespace &apos;llvm::Hexagon&apos;">R25</span>,   Hexagon::<span class='error' title="no member named &apos;R26&apos; in namespace &apos;llvm::Hexagon&apos;">R26</span>,   Hexagon::<span class='error' title="no member named &apos;R27&apos; in namespace &apos;llvm::Hexagon&apos;">R27</span>, <var>0</var></td></tr>
<tr><th id="116">116</th><td>  };</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <em>bool</em> <dfn class="local col4 decl" id="14HasEHReturn" title='HasEHReturn' data-type='bool' data-ref="14HasEHReturn">HasEHReturn</dfn> = <a class="local col1 ref" href="#11MF" title='MF' data-ref="11MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="HexagonMachineFunctionInfo.h.html#llvm::HexagonMachineFunctionInfo" title='llvm::HexagonMachineFunctionInfo' data-ref="llvm::HexagonMachineFunctionInfo">HexagonMachineFunctionInfo</a>&gt;()-&gt;<a class="ref" href="HexagonMachineFunctionInfo.h.html#_ZNK4llvm26HexagonMachineFunctionInfo11hasEHReturnEv" title='llvm::HexagonMachineFunctionInfo::hasEHReturn' data-ref="_ZNK4llvm26HexagonMachineFunctionInfo11hasEHReturnEv">hasEHReturn</a>();</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <b>return</b> <a class="local col4 ref" href="#14HasEHReturn" title='HasEHReturn' data-ref="14HasEHReturn">HasEHReturn</a> ? <a class="local col3 ref" href="#13CalleeSavedRegsV3EHReturn" title='CalleeSavedRegsV3EHReturn' data-ref="13CalleeSavedRegsV3EHReturn">CalleeSavedRegsV3EHReturn</a> : <a class="local col2 ref" href="#12CalleeSavedRegsV3" title='CalleeSavedRegsV3' data-ref="12CalleeSavedRegsV3">CalleeSavedRegsV3</a>;</td></tr>
<tr><th id="121">121</th><td>}</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::HexagonRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19HexagonRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(</td></tr>
<tr><th id="125">125</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="15MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="15MF">MF</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a>) <em>const</em> {</td></tr>
<tr><th id="126">126</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;HexagonCSR_RegMask&apos;">HexagonCSR_RegMask</span>;</td></tr>
<tr><th id="127">127</th><td>}</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19HexagonRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="16MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="16MF">MF</dfn>)</td></tr>
<tr><th id="131">131</th><td>  <em>const</em> {</td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col7 decl" id="17Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="17Reserved">Reserved</dfn>(<span class='error' title="use of undeclared identifier &apos;getNumRegs&apos;">getNumRegs</span>());</td></tr>
<tr><th id="133">133</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span>);</td></tr>
<tr><th id="134">134</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;R30&apos; in namespace &apos;llvm::Hexagon&apos;">R30</span>);</td></tr>
<tr><th id="135">135</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;R31&apos; in namespace &apos;llvm::Hexagon&apos;">R31</span>);</td></tr>
<tr><th id="136">136</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;VTMP&apos; in namespace &apos;llvm::Hexagon&apos;">VTMP</span>);</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <i>// Guest registers.</i></td></tr>
<tr><th id="139">139</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;GELR&apos; in namespace &apos;llvm::Hexagon&apos;">GELR</span>);        <i>// G0</i></td></tr>
<tr><th id="140">140</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;GSR&apos; in namespace &apos;llvm::Hexagon&apos;">GSR</span>);         <i>// G1</i></td></tr>
<tr><th id="141">141</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;GOSP&apos; in namespace &apos;llvm::Hexagon&apos;">GOSP</span>);        <i>// G2</i></td></tr>
<tr><th id="142">142</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;G3&apos; in namespace &apos;llvm::Hexagon&apos;">G3</span>);          <i>// G3</i></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i>// Control registers.</i></td></tr>
<tr><th id="145">145</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;SA0&apos; in namespace &apos;llvm::Hexagon&apos;">SA0</span>);         <i>// C0</i></td></tr>
<tr><th id="146">146</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;LC0&apos; in namespace &apos;llvm::Hexagon&apos;">LC0</span>);         <i>// C1</i></td></tr>
<tr><th id="147">147</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;SA1&apos; in namespace &apos;llvm::Hexagon&apos;">SA1</span>);         <i>// C2</i></td></tr>
<tr><th id="148">148</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;LC1&apos; in namespace &apos;llvm::Hexagon&apos;">LC1</span>);         <i>// C3</i></td></tr>
<tr><th id="149">149</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;P3_0&apos; in namespace &apos;llvm::Hexagon&apos;">P3_0</span>);        <i>// C4</i></td></tr>
<tr><th id="150">150</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;USR&apos; in namespace &apos;llvm::Hexagon&apos;">USR</span>);         <i>// C8</i></td></tr>
<tr><th id="151">151</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::Hexagon&apos;">PC</span>);          <i>// C9</i></td></tr>
<tr><th id="152">152</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;UGP&apos; in namespace &apos;llvm::Hexagon&apos;">UGP</span>);         <i>// C10</i></td></tr>
<tr><th id="153">153</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;GP&apos; in namespace &apos;llvm::Hexagon&apos;">GP</span>);          <i>// C11</i></td></tr>
<tr><th id="154">154</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;CS0&apos; in namespace &apos;llvm::Hexagon&apos;">CS0</span>);         <i>// C12</i></td></tr>
<tr><th id="155">155</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;CS1&apos; in namespace &apos;llvm::Hexagon&apos;">CS1</span>);         <i>// C13</i></td></tr>
<tr><th id="156">156</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;UPCYCLELO&apos; in namespace &apos;llvm::Hexagon&apos;">UPCYCLELO</span>);   <i>// C14</i></td></tr>
<tr><th id="157">157</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;UPCYCLEHI&apos; in namespace &apos;llvm::Hexagon&apos;">UPCYCLEHI</span>);   <i>// C15</i></td></tr>
<tr><th id="158">158</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;FRAMELIMIT&apos; in namespace &apos;llvm::Hexagon&apos;">FRAMELIMIT</span>);  <i>// C16</i></td></tr>
<tr><th id="159">159</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;FRAMEKEY&apos; in namespace &apos;llvm::Hexagon&apos;">FRAMEKEY</span>);    <i>// C17</i></td></tr>
<tr><th id="160">160</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;PKTCOUNTLO&apos; in namespace &apos;llvm::Hexagon&apos;">PKTCOUNTLO</span>);  <i>// C18</i></td></tr>
<tr><th id="161">161</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;PKTCOUNTHI&apos; in namespace &apos;llvm::Hexagon&apos;">PKTCOUNTHI</span>);  <i>// C19</i></td></tr>
<tr><th id="162">162</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;UTIMERLO&apos; in namespace &apos;llvm::Hexagon&apos;">UTIMERLO</span>);    <i>// C30</i></td></tr>
<tr><th id="163">163</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;UTIMERHI&apos; in namespace &apos;llvm::Hexagon&apos;">UTIMERHI</span>);    <i>// C31</i></td></tr>
<tr><th id="164">164</th><td>  <i>// Out of the control registers, only C8 is explicitly defined in</i></td></tr>
<tr><th id="165">165</th><td><i>  // HexagonRegisterInfo.td. If others are defined, make sure to add</i></td></tr>
<tr><th id="166">166</th><td><i>  // them here as well.</i></td></tr>
<tr><th id="167">167</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;C8&apos; in namespace &apos;llvm::Hexagon&apos;">C8</span>);</td></tr>
<tr><th id="168">168</th><td>  Reserved.set(Hexagon::<span class='error' title="no member named &apos;USR_OVF&apos; in namespace &apos;llvm::Hexagon&apos;">USR_OVF</span>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <b>if</b> (MF.getSubtarget&lt;HexagonSubtarget&gt;().hasReservedR19())</td></tr>
<tr><th id="171">171</th><td>    Reserved.set(Hexagon::<span class='error' title="no member named &apos;R19&apos; in namespace &apos;llvm::Hexagon&apos;">R19</span>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <b>for</b> (<em>int</em> x = Reserved.find_first(); x &gt;= <var>0</var>; x = Reserved.find_next(x))</td></tr>
<tr><th id="174">174</th><td>    <span class='error' title="use of undeclared identifier &apos;markSuperRegs&apos;">markSuperRegs</span>(Reserved, x);</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <b>return</b> <a class="local col7 ref" href="#17Reserved" title='Reserved' data-ref="17Reserved">Reserved</a>;</td></tr>
<tr><th id="177">177</th><td>}</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><em>void</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::HexagonRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="18II" title='II' data-type='MachineBasicBlock::iterator' data-ref="18II">II</dfn>,</td></tr>
<tr><th id="181">181</th><td>                                              <em>int</em> <dfn class="local col9 decl" id="19SPAdj" title='SPAdj' data-type='int' data-ref="19SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20FIOp" title='FIOp' data-type='unsigned int' data-ref="20FIOp">FIOp</dfn>,</td></tr>
<tr><th id="182">182</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col1 decl" id="21RS" title='RS' data-type='llvm::RegScavenger *' data-ref="21RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="183">183</th><td>  <i>//</i></td></tr>
<tr><th id="184">184</th><td><i>  // Hexagon_TODO: Do we need to enforce this for Hexagon?</i></td></tr>
<tr><th id="185">185</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SPAdj == 0 &amp;&amp; &quot;Unexpected&quot;) ? void (0) : __assert_fail (&quot;SPAdj == 0 &amp;&amp; \&quot;Unexpected\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp&quot;, 185, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#19SPAdj" title='SPAdj' data-ref="19SPAdj">SPAdj</a> == <var>0</var> &amp;&amp; <q>"Unexpected"</q>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="22MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#18II" title='II' data-ref="18II">II</a>;</td></tr>
<tr><th id="188">188</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="23MB" title='MB' data-type='llvm::MachineBasicBlock &amp;' data-ref="23MB">MB</dfn> = *<a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="189">189</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="24MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="24MF">MF</dfn> = *<a class="local col3 ref" href="#23MB" title='MB' data-ref="23MB">MB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="190">190</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="25HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="25HST">HST</dfn> = <a class="local col4 ref" href="#24MF" title='MF' data-ref="24MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="191">191</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="26HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="26HII">HII</dfn> = *<a class="local col5 ref" href="#25HST" title='HST' data-ref="25HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="192">192</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="27HFI" title='HFI' data-type='const llvm::HexagonFrameLowering &amp;' data-ref="27HFI">HFI</dfn> = *<a class="local col5 ref" href="#25HST" title='HST' data-ref="25HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv" title='llvm::HexagonSubtarget::getFrameLowering' data-ref="_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28BP" title='BP' data-type='unsigned int' data-ref="28BP">BP</dfn> = <var>0</var>;</td></tr>
<tr><th id="195">195</th><td>  <em>int</em> <dfn class="local col9 decl" id="29FI" title='FI' data-type='int' data-ref="29FI">FI</dfn> = <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20FIOp" title='FIOp' data-ref="20FIOp">FIOp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="196">196</th><td>  <i>// Select the base pointer (BP) and calculate the actual offset from BP</i></td></tr>
<tr><th id="197">197</th><td><i>  // to the beginning of the object at index FI.</i></td></tr>
<tr><th id="198">198</th><td>  <em>int</em> <dfn class="local col0 decl" id="30Offset" title='Offset' data-type='int' data-ref="30Offset">Offset</dfn> = <a class="local col7 ref" href="#27HFI" title='HFI' data-ref="27HFI">HFI</a>.<a class="virtual ref" href="HexagonFrameLowering.h.html#_ZNK4llvm20HexagonFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj" title='llvm::HexagonFrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm20HexagonFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj">getFrameIndexReference</a>(<a class="local col4 ref" href="#24MF" title='MF' data-ref="24MF">MF</a>, <a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI">FI</a>, <span class='refarg'><a class="local col8 ref" href="#28BP" title='BP' data-ref="28BP">BP</a></span>);</td></tr>
<tr><th id="199">199</th><td>  <i>// Add the offset from the instruction.</i></td></tr>
<tr><th id="200">200</th><td>  <em>int</em> <dfn class="local col1 decl" id="31RealOffset" title='RealOffset' data-type='int' data-ref="31RealOffset">RealOffset</dfn> = <a class="local col0 ref" href="#30Offset" title='Offset' data-ref="30Offset">Offset</a> + <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20FIOp" title='FIOp' data-ref="20FIOp">FIOp</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="201">201</th><td>  <em>bool</em> <dfn class="local col2 decl" id="32IsKill" title='IsKill' data-type='bool' data-ref="32IsKill">IsKill</dfn> = <b>false</b>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33Opc" title='Opc' data-type='unsigned int' data-ref="33Opc">Opc</dfn> = <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="204">204</th><td>  <b>switch</b> (<a class="local col3 ref" href="#33Opc" title='Opc' data-ref="33Opc">Opc</a>) {</td></tr>
<tr><th id="205">205</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_fia&apos; in namespace &apos;llvm::Hexagon&apos;">PS_fia</span>:</td></tr>
<tr><th id="206">206</th><td>      MI.setDesc(HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>));</td></tr>
<tr><th id="207">207</th><td>      <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20FIOp" title='FIOp' data-ref="20FIOp">FIOp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col1 ref" href="#31RealOffset" title='RealOffset' data-ref="31RealOffset">RealOffset</a>);</td></tr>
<tr><th id="208">208</th><td>      <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col0 ref" href="#20FIOp" title='FIOp' data-ref="20FIOp">FIOp</a>+<var>1</var>);</td></tr>
<tr><th id="209">209</th><td>      <b>return</b>;</td></tr>
<tr><th id="210">210</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_fi&apos; in namespace &apos;llvm::Hexagon&apos;">PS_fi</span>:</td></tr>
<tr><th id="211">211</th><td>      <i>// Set up the instruction for updating below.</i></td></tr>
<tr><th id="212">212</th><td>      MI.setDesc(HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>));</td></tr>
<tr><th id="213">213</th><td>      <b>break</b>;</td></tr>
<tr><th id="214">214</th><td>  }</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <b>if</b> (!HII.isValidOffset(Opc, RealOffset, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::HexagonRegisterInfo *&apos;"><b>this</b></span>)) {</td></tr>
<tr><th id="217">217</th><td>    <i>// If the offset is not valid, calculate the address in a temporary</i></td></tr>
<tr><th id="218">218</th><td><i>    // register and use it with offset 0.</i></td></tr>
<tr><th id="219">219</th><td>    <em>auto</em> &amp;<dfn class="local col4 decl" id="34MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="34MRI">MRI</dfn> = <a class="local col4 ref" href="#24MF" title='MF' data-ref="24MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="220">220</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="35TmpR" title='TmpR' data-type='unsigned int' data-ref="35TmpR">TmpR</dfn> = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="221">221</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="36DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="36DL">DL</dfn> = <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="222">222</th><td>    BuildMI(MB, II, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>), TmpR)</td></tr>
<tr><th id="223">223</th><td>      .addReg(BP)</td></tr>
<tr><th id="224">224</th><td>      .addImm(RealOffset);</td></tr>
<tr><th id="225">225</th><td>    <a class="local col8 ref" href="#28BP" title='BP' data-ref="28BP">BP</a> = <a class="local col5 ref" href="#35TmpR" title='TmpR' data-ref="35TmpR">TmpR</a>;</td></tr>
<tr><th id="226">226</th><td>    <a class="local col1 ref" href="#31RealOffset" title='RealOffset' data-ref="31RealOffset">RealOffset</a> = <var>0</var>;</td></tr>
<tr><th id="227">227</th><td>    <a class="local col2 ref" href="#32IsKill" title='IsKill' data-ref="32IsKill">IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20FIOp" title='FIOp' data-ref="20FIOp">FIOp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col8 ref" href="#28BP" title='BP' data-ref="28BP">BP</a>, <b>false</b>, <b>false</b>, <a class="local col2 ref" href="#32IsKill" title='IsKill' data-ref="32IsKill">IsKill</a>);</td></tr>
<tr><th id="231">231</th><td>  <a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20FIOp" title='FIOp' data-ref="20FIOp">FIOp</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col1 ref" href="#31RealOffset" title='RealOffset' data-ref="31RealOffset">RealOffset</a>);</td></tr>
<tr><th id="232">232</th><td>}</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><em>bool</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::HexagonRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="37MI" title='MI' data-type='llvm::MachineInstr *' data-ref="37MI">MI</dfn>,</td></tr>
<tr><th id="236">236</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="38SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="38SrcRC">SrcRC</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="39SubReg" title='SubReg' data-type='unsigned int' data-ref="39SubReg">SubReg</dfn>,</td></tr>
<tr><th id="237">237</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="40DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="40DstRC">DstRC</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="41DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="238">238</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="42NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="42NewRC">NewRC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col3 decl" id="43LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="43LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="239">239</th><td>  <i>// Coalescing will extend the live interval of the destination register.</i></td></tr>
<tr><th id="240">240</th><td><i>  // If the destination register is a vector pair, avoid introducing function</i></td></tr>
<tr><th id="241">241</th><td><i>  // calls into the interval, since it could result in a spilling of a pair</i></td></tr>
<tr><th id="242">242</th><td><i>  // instead of a single vector.</i></td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="44MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="44MF">MF</dfn> = *<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="244">244</th><td>  <em>const</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a> &amp;<dfn class="local col5 decl" id="45HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="45HST">HST</dfn> = <a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="245">245</th><td>  <b>if</b> (!HST.useHVXOps() || NewRC-&gt;getID() != Hexagon::<span class='error' title="no member named &apos;HvxWRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClass</span>.getID())</td></tr>
<tr><th id="246">246</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="247">247</th><td>  <em>bool</em> <dfn class="local col6 decl" id="46SmallSrc" title='SmallSrc' data-type='bool' data-ref="46SmallSrc">SmallSrc</dfn> = SrcRC-&gt;getID() == Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>.getID();</td></tr>
<tr><th id="248">248</th><td>  <em>bool</em> <dfn class="local col7 decl" id="47SmallDst" title='SmallDst' data-type='bool' data-ref="47SmallDst">SmallDst</dfn> = DstRC-&gt;getID() == Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>.getID();</td></tr>
<tr><th id="249">249</th><td>  <b>if</b> (!<a class="local col6 ref" href="#46SmallSrc" title='SmallSrc' data-ref="46SmallSrc">SmallSrc</a> &amp;&amp; !<a class="local col7 ref" href="#47SmallDst" title='SmallDst' data-ref="47SmallDst">SmallDst</a>)</td></tr>
<tr><th id="250">250</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48DstReg" title='DstReg' data-type='unsigned int' data-ref="48DstReg">DstReg</dfn> = <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="253">253</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="49SrcReg" title='SrcReg' data-type='unsigned int' data-ref="49SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="254">254</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> &amp;<dfn class="local col0 decl" id="50Indexes" title='Indexes' data-type='const llvm::SlotIndexes &amp;' data-ref="50Indexes">Indexes</dfn> = *<a class="local col3 ref" href="#43LIS" title='LIS' data-ref="43LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>();</td></tr>
<tr><th id="255">255</th><td>  <em>auto</em> <dfn class="local col1 decl" id="51HasCall" title='HasCall' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp:255:18)' data-ref="51HasCall">HasCall</dfn> = [&amp;Indexes] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> &amp;<dfn class="local col2 decl" id="52S" title='S' data-type='const LiveInterval::Segment &amp;' data-ref="52S">S</dfn>) {</td></tr>
<tr><th id="256">256</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="53I" title='I' data-type='llvm::SlotIndex' data-ref="53I">I</dfn> = <a class="local col2 ref" href="#52S" title='S' data-ref="52S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>(), <dfn class="local col4 decl" id="54E" title='E' data-type='llvm::SlotIndex' data-ref="54E">E</dfn> = <a class="local col2 ref" href="#52S" title='S' data-ref="52S">S</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>();</td></tr>
<tr><th id="257">257</th><td>         <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexneES0_" title='llvm::SlotIndex::operator!=' data-ref="_ZNK4llvm9SlotIndexneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#54E" title='E' data-ref="54E">E</a>; <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getNextIndexEv" title='llvm::SlotIndex::getNextIndex' data-ref="_ZNK4llvm9SlotIndex12getNextIndexEv">getNextIndex</a>()) {</td></tr>
<tr><th id="258">258</th><td>      <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="55MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="55MI"><a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a></dfn> = <a class="local col0 ref" href="#50Indexes" title='Indexes' data-ref="50Indexes">Indexes</a>.<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getInstructionFromIndex' data-ref="_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#53I" title='I' data-ref="53I">I</a>))</td></tr>
<tr><th id="259">259</th><td>        <b>if</b> (<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="260">260</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="261">261</th><td>    }</td></tr>
<tr><th id="262">262</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="263">263</th><td>  };</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>if</b> (<a class="local col6 ref" href="#46SmallSrc" title='SmallSrc' data-ref="46SmallSrc">SmallSrc</a> == <a class="local col7 ref" href="#47SmallDst" title='SmallDst' data-ref="47SmallDst">SmallDst</a>) {</td></tr>
<tr><th id="266">266</th><td>    <i>// Both must be true, because the case for both being false was</i></td></tr>
<tr><th id="267">267</th><td><i>    // checked earlier. Both registers will be coalesced into a register</i></td></tr>
<tr><th id="268">268</th><td><i>    // of a wider class (HvxWR), and we don't want its live range to</i></td></tr>
<tr><th id="269">269</th><td><i>    // span over calls.</i></td></tr>
<tr><th id="270">270</th><td>    <b>return</b> !<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col3 ref" href="#43LIS" title='LIS' data-ref="43LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col8 ref" href="#48DstReg" title='DstReg' data-ref="48DstReg">DstReg</a>)</span>, <a class="local col1 ref" href="#51HasCall" title='HasCall' data-ref="51HasCall">HasCall</a>) &amp;&amp;</td></tr>
<tr><th id="271">271</th><td>           !<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col3 ref" href="#43LIS" title='LIS' data-ref="43LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col9 ref" href="#49SrcReg" title='SrcReg' data-ref="49SrcReg">SrcReg</a>)</span>, <a class="local col1 ref" href="#51HasCall" title='HasCall' data-ref="51HasCall">HasCall</a>);</td></tr>
<tr><th id="272">272</th><td>  }</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <i>// If one register is large (HvxWR) and the other is small (HvxVR), then</i></td></tr>
<tr><th id="275">275</th><td><i>  // coalescing is ok if the large is already live across a function call,</i></td></tr>
<tr><th id="276">276</th><td><i>  // or if the small one is not.</i></td></tr>
<tr><th id="277">277</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56SmallReg" title='SmallReg' data-type='unsigned int' data-ref="56SmallReg">SmallReg</dfn> = <a class="local col6 ref" href="#46SmallSrc" title='SmallSrc' data-ref="46SmallSrc">SmallSrc</a> ? <a class="local col9 ref" href="#49SrcReg" title='SrcReg' data-ref="49SrcReg">SrcReg</a> : <a class="local col8 ref" href="#48DstReg" title='DstReg' data-ref="48DstReg">DstReg</a>;</td></tr>
<tr><th id="278">278</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57LargeReg" title='LargeReg' data-type='unsigned int' data-ref="57LargeReg">LargeReg</dfn> = <a class="local col6 ref" href="#46SmallSrc" title='SmallSrc' data-ref="46SmallSrc">SmallSrc</a> ? <a class="local col8 ref" href="#48DstReg" title='DstReg' data-ref="48DstReg">DstReg</a> : <a class="local col9 ref" href="#49SrcReg" title='SrcReg' data-ref="49SrcReg">SrcReg</a>;</td></tr>
<tr><th id="279">279</th><td>  <b>return</b>  <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col3 ref" href="#43LIS" title='LIS' data-ref="43LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#57LargeReg" title='LargeReg' data-ref="57LargeReg">LargeReg</a>)</span>, <a class="local col1 ref" href="#51HasCall" title='HasCall' data-ref="51HasCall">HasCall</a>) ||</td></tr>
<tr><th id="280">280</th><td>         !<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col3 ref" href="#43LIS" title='LIS' data-ref="43LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#56SmallReg" title='SmallReg' data-ref="56SmallReg">SmallReg</a>)</span>, <a class="local col1 ref" href="#51HasCall" title='HasCall' data-ref="51HasCall">HasCall</a>);</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><em>unsigned</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo13getRARegisterEv" title='llvm::HexagonRegisterInfo::getRARegister' data-ref="_ZNK4llvm19HexagonRegisterInfo13getRARegisterEv">getRARegister</dfn>() <em>const</em> {</td></tr>
<tr><th id="285">285</th><td>  <b>return</b> Hexagon::<span class='error' title="no member named &apos;R31&apos; in namespace &apos;llvm::Hexagon&apos;">R31</span>;</td></tr>
<tr><th id="286">286</th><td>}</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><em>unsigned</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a></td></tr>
<tr><th id="290">290</th><td>                                               &amp;<dfn class="local col8 decl" id="58MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="58MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="291">291</th><td>  <em>const</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a> *<dfn class="local col9 decl" id="59TFI" title='TFI' data-type='const llvm::HexagonFrameLowering *' data-ref="59TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (<a class="local col9 ref" href="#59TFI" title='TFI' data-ref="59TFI">TFI</a>-&gt;<a class="virtual ref" href="HexagonFrameLowering.h.html#_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::hasFP' data-ref="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#58MF" title='MF' data-ref="58MF">MF</a>))</td></tr>
<tr><th id="293">293</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv" title='llvm::HexagonRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv">getFrameRegister</a>();</td></tr>
<tr><th id="294">294</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" title='llvm::HexagonRegisterInfo::getStackRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv">getStackRegister</a>();</td></tr>
<tr><th id="295">295</th><td>}</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><em>unsigned</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv" title='llvm::HexagonRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv">getFrameRegister</dfn>() <em>const</em> {</td></tr>
<tr><th id="299">299</th><td>  <b>return</b> Hexagon::<span class='error' title="no member named &apos;R30&apos; in namespace &apos;llvm::Hexagon&apos;">R30</span>;</td></tr>
<tr><th id="300">300</th><td>}</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><em>unsigned</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" title='llvm::HexagonRegisterInfo::getStackRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv">getStackRegister</dfn>() <em>const</em> {</td></tr>
<tr><th id="304">304</th><td>  <b>return</b> Hexagon::<span class='error' title="no member named &apos;R29&apos; in namespace &apos;llvm::Hexagon&apos;">R29</span>;</td></tr>
<tr><th id="305">305</th><td>}</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><em>unsigned</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</dfn>(</td></tr>
<tr><th id="309">309</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col0 decl" id="60RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="60RC">RC</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="61GenIdx" title='GenIdx' data-type='unsigned int' data-ref="61GenIdx">GenIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="310">310</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (GenIdx == Hexagon::ps_sub_lo || GenIdx == Hexagon::ps_sub_hi) ? void (0) : __assert_fail (&quot;GenIdx == Hexagon::ps_sub_lo || GenIdx == Hexagon::ps_sub_hi&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp&quot;, 310, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#61GenIdx" title='GenIdx' data-ref="61GenIdx">GenIdx</a> == Hexagon::<a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">ps_sub_lo</a> || <a class="local col1 ref" href="#61GenIdx" title='GenIdx' data-ref="61GenIdx">GenIdx</a> == Hexagon::<a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">ps_sub_hi</a>);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="62ISub" title='ISub' data-type='const unsigned int []' data-ref="62ISub">ISub</dfn>[] = { Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span> };</td></tr>
<tr><th id="313">313</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="63VSub" title='VSub' data-type='const unsigned int []' data-ref="63VSub">VSub</dfn>[] = { Hexagon::<span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_lo</span>, Hexagon::<span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_hi</span> };</td></tr>
<tr><th id="314">314</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="64WSub" title='WSub' data-type='const unsigned int []' data-ref="64WSub">WSub</dfn>[] = { Hexagon::<span class='error' title="no member named &apos;wsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">wsub_lo</span>, Hexagon::<span class='error' title="no member named &apos;wsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">wsub_hi</span> };</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <b>switch</b> (<a class="local col0 ref" href="#60RC" title='RC' data-ref="60RC">RC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="317">317</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;CtrRegs64RegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">CtrRegs64RegClassID</span>:</td></tr>
<tr><th id="318">318</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClassID</span>:</td></tr>
<tr><th id="319">319</th><td>      <b>return</b> ISub[GenIdx];</td></tr>
<tr><th id="320">320</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;HvxWRRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClassID</span>:</td></tr>
<tr><th id="321">321</th><td>      <b>return</b> VSub[GenIdx];</td></tr>
<tr><th id="322">322</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;HvxVQRRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVQRRegClassID</span>:</td></tr>
<tr><th id="323">323</th><td>      <b>return</b> WSub[GenIdx];</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="65SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="65SuperRC"><a class="local col5 ref" href="#65SuperRC" title='SuperRC' data-ref="65SuperRC">SuperRC</a></dfn> = *<a class="local col0 ref" href="#60RC" title='RC' data-ref="60RC">RC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15getSuperClassesEv" title='llvm::TargetRegisterClass::getSuperClasses' data-ref="_ZNK4llvm19TargetRegisterClass15getSuperClassesEv">getSuperClasses</a>())</td></tr>
<tr><th id="327">327</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</a>(*<a class="local col5 ref" href="#65SuperRC" title='SuperRC' data-ref="65SuperRC">SuperRC</a>, <a class="local col1 ref" href="#61GenIdx" title='GenIdx' data-ref="61GenIdx">GenIdx</a>);</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid register class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp&quot;, 329)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid register class"</q>);</td></tr>
<tr><th id="330">330</th><td>}</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><em>bool</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::useFPForScavengingIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE">useFPForScavengingIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="66MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="66MF">MF</dfn>)</td></tr>
<tr><th id="333">333</th><td>      <em>const</em> {</td></tr>
<tr><th id="334">334</th><td>  <b>return</b> <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv" title='llvm::HexagonSubtarget::getFrameLowering' data-ref="_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="virtual ref" href="HexagonFrameLowering.h.html#_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::hasFP' data-ref="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF">MF</a>);</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="338">338</th><td><a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::HexagonRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm19HexagonRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="67MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="67MF">MF</dfn>,</td></tr>
<tr><th id="339">339</th><td>                                        <em>unsigned</em> <dfn class="local col8 decl" id="68Kind" title='Kind' data-type='unsigned int' data-ref="68Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="340">340</th><td>  <b>return</b> &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>;</td></tr>
<tr><th id="341">341</th><td>}</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><em>unsigned</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo30getFirstCallerSavedNonParamRegEv" title='llvm::HexagonRegisterInfo::getFirstCallerSavedNonParamReg' data-ref="_ZNK4llvm19HexagonRegisterInfo30getFirstCallerSavedNonParamRegEv">getFirstCallerSavedNonParamReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="344">344</th><td>  <b>return</b> Hexagon::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::Hexagon&apos;">R6</span>;</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
