                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module __stdc_bit_widthull
                              6 	.optsdcc -mhc08
                              7 	
                              8 	.area HOME    (CODE)
                              9 	.area GSINIT0 (CODE)
                             10 	.area GSINIT  (CODE)
                             11 	.area GSFINAL (CODE)
                             12 	.area CSEG    (CODE)
                             13 	.area XINIT   (CODE)
                             14 	.area CONST   (CODE)
                             15 	.area DSEG    (PAG)
                             16 	.area OSEG    (PAG, OVR)
                             17 	.area XSEG
                             18 	.area XISEG
                             19 ;--------------------------------------------------------
                             20 ; Public variables in this module
                             21 ;--------------------------------------------------------
                             22 	.globl ___stdc_bit_widthull_PARM_1
                             23 	.globl ___stdc_bit_widthull
                             24 ;--------------------------------------------------------
                             25 ; ram data
                             26 ;--------------------------------------------------------
                             27 	.area DSEG    (PAG)
   0000                      28 ___stdc_bit_widthull_sloc0_1_0:
   0000                      29 	.ds 8
                             30 ;--------------------------------------------------------
                             31 ; overlayable items in ram
                             32 ;--------------------------------------------------------
                             33 ;--------------------------------------------------------
                             34 ; absolute ram data
                             35 ;--------------------------------------------------------
                             36 	.area IABS    (ABS)
                             37 	.area IABS    (ABS)
                             38 ;--------------------------------------------------------
                             39 ; absolute external ram data
                             40 ;--------------------------------------------------------
                             41 	.area XABS    (ABS)
                             42 ;--------------------------------------------------------
                             43 ; initialized external ram data
                             44 ;--------------------------------------------------------
                             45 	.area XISEG
                             46 ;--------------------------------------------------------
                             47 ; extended address mode data
                             48 ;--------------------------------------------------------
                             49 	.area XSEG
   0000                      50 ___stdc_bit_widthull_PARM_1:
   0000                      51 	.ds 8
                             52 ;--------------------------------------------------------
                             53 ; global & static initialisations
                             54 ;--------------------------------------------------------
                             55 	.area HOME    (CODE)
                             56 	.area GSINIT  (CODE)
                             57 	.area GSFINAL (CODE)
                             58 	.area GSINIT  (CODE)
                             59 ;--------------------------------------------------------
                             60 ; Home
                             61 ;--------------------------------------------------------
                             62 	.area HOME    (CODE)
                             63 	.area HOME    (CODE)
                             64 ;--------------------------------------------------------
                             65 ; code
                             66 ;--------------------------------------------------------
                             67 	.area CSEG    (CODE)
                             68 ;------------------------------------------------------------
                             69 ;Allocation info for local variables in function '__stdc_bit_widthull'
                             70 ;------------------------------------------------------------
                             71 ;sloc0                     Allocated with name '___stdc_bit_widthull_sloc0_1_0'
                             72 ;value                     Allocated with name '___stdc_bit_widthull_PARM_1'
                             73 ;width                     Allocated to registers a 
                             74 ;i                         Allocated to registers 
                             75 ;------------------------------------------------------------
                             76 ;../__stdc_bit_widthull.c:37: int_fast8_t __stdc_bit_widthull(unsigned long long value)
                             77 ;	-----------------------------------------
                             78 ;	 function __stdc_bit_widthull
                             79 ;	-----------------------------------------
                             80 ;	Register assignment is optimal.
                             81 ;	Stack space usage: 0 bytes.
   0000                      82 ___stdc_bit_widthull:
                             83 ;../__stdc_bit_widthull.c:39: int_fast8_t width = 0;
   0000 4F            [ 1]   84 	clra
                             85 ;../__stdc_bit_widthull.c:40: for(uint_fast8_t i = 0; i < ULLONG_WIDTH; i++)
   0001 97            [ 1]   86 	tax
   0002                      87 00105$:
   0002 A3 40         [ 2]   88 	cpx	#0x40
   0004 25 01         [ 3]   89 	bcs	00125$
   0006 81            [ 4]   90 	rts
   0007                      91 00125$:
                             92 ;../__stdc_bit_widthull.c:41: if(value & (1ull << i))
   0007 87            [ 2]   93 	psha
   0008 4F            [ 1]   94 	clra
   0009 C7r00r00      [ 4]   95 	sta	__rlulonglong_PARM_1
   000C C7r00r01      [ 4]   96 	sta	(__rlulonglong_PARM_1 + 1)
   000F C7r00r02      [ 4]   97 	sta	(__rlulonglong_PARM_1 + 2)
   0012 C7r00r03      [ 4]   98 	sta	(__rlulonglong_PARM_1 + 3)
   0015 C7r00r04      [ 4]   99 	sta	(__rlulonglong_PARM_1 + 4)
   0018 C7r00r05      [ 4]  100 	sta	(__rlulonglong_PARM_1 + 5)
   001B C7r00r06      [ 4]  101 	sta	(__rlulonglong_PARM_1 + 6)
   001E 4C            [ 1]  102 	inca
   001F C7r00r07      [ 4]  103 	sta	(__rlulonglong_PARM_1 + 7)
   0022 86            [ 2]  104 	pula
   0023 CFr00r00      [ 4]  105 	stx	__rlulonglong_PARM_2
   0026 87            [ 2]  106 	psha
   0027 89            [ 2]  107 	pshx
   0028 CDr00r00      [ 5]  108 	jsr	__rlulonglong
   002B B7*07         [ 3]  109 	sta	*(___stdc_bit_widthull_sloc0_1_0 + 7)
   002D BF*06         [ 3]  110 	stx	*(___stdc_bit_widthull_sloc0_1_0 + 6)
   002F 4E*00*05      [ 5]  111 	mov	*___SDCC_hc08_ret2,*(___stdc_bit_widthull_sloc0_1_0 + 5)
   0032 4E*00*04      [ 5]  112 	mov	*___SDCC_hc08_ret3,*(___stdc_bit_widthull_sloc0_1_0 + 4)
   0035 4E*00*03      [ 5]  113 	mov	*___SDCC_hc08_ret4,*(___stdc_bit_widthull_sloc0_1_0 + 3)
   0038 4E*00*02      [ 5]  114 	mov	*___SDCC_hc08_ret5,*(___stdc_bit_widthull_sloc0_1_0 + 2)
   003B 4E*00*01      [ 5]  115 	mov	*___SDCC_hc08_ret6,*(___stdc_bit_widthull_sloc0_1_0 + 1)
   003E 4E*00*00      [ 5]  116 	mov	*___SDCC_hc08_ret7,*___stdc_bit_widthull_sloc0_1_0
   0041 88            [ 2]  117 	pulx
   0042 C6r00r07      [ 4]  118 	lda	(___stdc_bit_widthull_PARM_1 + 7)
   0045 B5*07         [ 3]  119 	bit	*(___stdc_bit_widthull_sloc0_1_0 + 7)
   0047 26 2F         [ 3]  120 	bne	00126$
   0049 C6r00r06      [ 4]  121 	lda	(___stdc_bit_widthull_PARM_1 + 6)
   004C B5*06         [ 3]  122 	bit	*(___stdc_bit_widthull_sloc0_1_0 + 6)
   004E 26 28         [ 3]  123 	bne	00126$
   0050 C6r00r05      [ 4]  124 	lda	(___stdc_bit_widthull_PARM_1 + 5)
   0053 B5*05         [ 3]  125 	bit	*(___stdc_bit_widthull_sloc0_1_0 + 5)
   0055 26 21         [ 3]  126 	bne	00126$
   0057 C6r00r04      [ 4]  127 	lda	(___stdc_bit_widthull_PARM_1 + 4)
   005A B5*04         [ 3]  128 	bit	*(___stdc_bit_widthull_sloc0_1_0 + 4)
   005C 26 1A         [ 3]  129 	bne	00126$
   005E C6r00r03      [ 4]  130 	lda	(___stdc_bit_widthull_PARM_1 + 3)
   0061 B5*03         [ 3]  131 	bit	*(___stdc_bit_widthull_sloc0_1_0 + 3)
   0063 26 13         [ 3]  132 	bne	00126$
   0065 C6r00r02      [ 4]  133 	lda	(___stdc_bit_widthull_PARM_1 + 2)
   0068 B5*02         [ 3]  134 	bit	*(___stdc_bit_widthull_sloc0_1_0 + 2)
   006A 26 0C         [ 3]  135 	bne	00126$
   006C C6r00r01      [ 4]  136 	lda	(___stdc_bit_widthull_PARM_1 + 1)
   006F B5*01         [ 3]  137 	bit	*(___stdc_bit_widthull_sloc0_1_0 + 1)
   0071 26 05         [ 3]  138 	bne	00126$
   0073 C6r00r00      [ 4]  139 	lda	___stdc_bit_widthull_PARM_1
   0076 B5*00         [ 3]  140 	bit	*___stdc_bit_widthull_sloc0_1_0
   0078                     141 00126$:
   0078 86            [ 2]  142 	pula
   0079 27 02         [ 3]  143 	beq	00106$
                            144 ;../__stdc_bit_widthull.c:42: width = (i + 1);
   007B 9F            [ 1]  145 	txa
   007C 4C            [ 1]  146 	inca
   007D                     147 00106$:
                            148 ;../__stdc_bit_widthull.c:40: for(uint_fast8_t i = 0; i < ULLONG_WIDTH; i++)
   007D AF 01         [ 2]  149 	aix	#1
   007F CCr00r02      [ 3]  150 	jmp	00105$
                            151 ;../__stdc_bit_widthull.c:43: return width;
                            152 ;../__stdc_bit_widthull.c:44: }
   0082 81            [ 4]  153 	rts
                            154 	.area CSEG    (CODE)
                            155 	.area CONST   (CODE)
                            156 	.area XINIT   (CODE)
                            157 	.area CABS    (ABS,CODE)
