###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec 17 17:54:24 2021
#  Design:            Subsystem
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix Subsystem_signOff -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[5]/C 
Endpoint:   Upsample3_bypass_reg_reg[5]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.057
  Arrival Time                  2.472
  Slack Time                  -62.585
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.585 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.585 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.921 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.928 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.315 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.320 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.531 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.535 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.783 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.206 |   63.791 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.319 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.319 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.631 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.631 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.950 | 
     | g1638/B                                        |   ^   | n_31                                     | NO2I1_5VX2 | 0.002 |   2.366 |   64.952 | 
     | g1638/Q                                        |   v   | n_66                                     | NO2I1_5VX2 | 0.105 |   2.472 |   65.057 | 
     | Upsample3_bypass_reg_reg[5]/D                  |   v   | n_66                                     | DFRQ_5VX4  | 0.000 |   2.472 |   65.057 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -62.585 | 
     | Upsample3_bypass_reg_reg[5]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -62.585 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[1]/C 
Endpoint:   Upsample3_bypass_reg_reg[1]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.074
  Arrival Time                  2.490
  Slack Time                  -62.584
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.584 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.584 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.919 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.926 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.313 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.318 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.530 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.533 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.781 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.205 |   63.789 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.317 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.317 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.630 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.630 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.948 | 
     | g1637/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.003 |   2.367 |   64.951 | 
     | g1637/Q                                        |   v   | n_67                                     | NO2I1_5VX1 | 0.123 |   2.490 |   65.074 | 
     | Upsample3_bypass_reg_reg[1]/D                  |   v   | n_67                                     | DFRQ_5VX2  | 0.000 |   2.490 |   65.074 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -62.584 | 
     | Upsample3_bypass_reg_reg[1]/C |   ^   | clk_1_13 | DFRQ_5VX2 | 0.000 |   0.000 |  -62.584 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[11]/C 
Endpoint:   Upsample3_bypass_reg_reg[11]/D                 (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  2.478
  Slack Time                  -62.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.577 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.577 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.913 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.920 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.307 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.312 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.523 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.527 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.775 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.205 |   63.783 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.311 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.311 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.623 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.623 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.942 | 
     | g1642/B                                        |   ^   | n_31                                     | NO2I1_5VX2 | 0.001 |   2.365 |   64.943 | 
     | g1642/Q                                        |   v   | n_62                                     | NO2I1_5VX2 | 0.113 |   2.478 |   65.055 | 
     | Upsample3_bypass_reg_reg[11]/D                 |   v   | n_62                                     | DFRQ_5VX4  | 0.000 |   2.478 |   65.055 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                |       |          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                       |   ^   | clk_1_13 |           |       |   0.000 |  -62.577 | 
     | Upsample3_bypass_reg_reg[11]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -62.577 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[10]/C 
Endpoint:   Upsample3_bypass_reg_reg[10]/D                 (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.073
  Arrival Time                  2.497
  Slack Time                  -62.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.576 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.576 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.912 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.919 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.305 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.311 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.522 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.526 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.774 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.206 |   63.782 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.310 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.310 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.622 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.622 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.940 | 
     | g1640/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.003 |   2.367 |   64.943 | 
     | g1640/Q                                        |   v   | n_64                                     | NO2I1_5VX1 | 0.130 |   2.497 |   65.073 | 
     | Upsample3_bypass_reg_reg[10]/D                 |   v   | n_64                                     | DFRQ_5VX2  | 0.000 |   2.497 |   65.073 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                |       |          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                       |   ^   | clk_1_13 |           |       |   0.000 |  -62.576 | 
     | Upsample3_bypass_reg_reg[10]/C |   ^   | clk_1_13 | DFRQ_5VX2 | 0.000 |   0.000 |  -62.576 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[7]/C 
Endpoint:   Upsample3_bypass_reg_reg[7]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.056
  Arrival Time                  2.481
  Slack Time                  -62.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.575 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.575 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.910 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.917 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.304 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.310 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.521 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.525 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.772 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.206 |   63.781 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.308 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.308 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.621 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.621 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.939 | 
     | g1630/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.003 |   2.367 |   64.942 | 
     | g1630/Q                                        |   v   | n_74                                     | NO2I1_5VX1 | 0.114 |   2.481 |   65.056 | 
     | Upsample3_bypass_reg_reg[7]/D                  |   v   | n_74                                     | DFRQ_5VX4  | 0.000 |   2.481 |   65.056 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -62.575 | 
     | Upsample3_bypass_reg_reg[7]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -62.575 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[3]/C 
Endpoint:   Upsample3_bypass_reg_reg[3]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.056
  Arrival Time                  2.481
  Slack Time                  -62.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.575 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.575 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.910 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.917 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.304 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.310 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.521 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.525 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.772 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.206 |   63.780 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.308 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.308 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.621 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.621 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.939 | 
     | g1636/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.003 |   2.367 |   64.942 | 
     | g1636/Q                                        |   v   | n_68                                     | NO2I1_5VX1 | 0.114 |   2.481 |   65.056 | 
     | Upsample3_bypass_reg_reg[3]/D                  |   v   | n_68                                     | DFRQ_5VX4  | 0.000 |   2.481 |   65.056 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -62.575 | 
     | Upsample3_bypass_reg_reg[3]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -62.575 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[6]/C 
Endpoint:   Upsample3_bypass_reg_reg[6]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  2.481
  Slack Time                  -62.574
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.574 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.574 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.909 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.916 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.303 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.309 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.520 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.524 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.772 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.206 |   63.780 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.308 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.308 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.620 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.620 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.938 | 
     | g1629/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.001 |   2.366 |   64.940 | 
     | g1629/Q                                        |   v   | n_75                                     | NO2I1_5VX1 | 0.116 |   2.481 |   65.055 | 
     | Upsample3_bypass_reg_reg[6]/D                  |   v   | n_75                                     | DFRQ_5VX4  | 0.000 |   2.481 |   65.055 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -62.574 | 
     | Upsample3_bypass_reg_reg[6]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -62.574 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[2]/C 
Endpoint:   Upsample3_bypass_reg_reg[2]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  2.484
  Slack Time                  -62.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.571 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.571 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.906 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.913 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.300 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.306 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.517 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.521 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.768 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.205 |   63.777 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.304 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.304 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.617 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.617 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.935 | 
     | g1656/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.003 |   2.367 |   64.938 | 
     | g1656/Q                                        |   v   | n_48                                     | NO2I1_5VX1 | 0.117 |   2.484 |   65.055 | 
     | Upsample3_bypass_reg_reg[2]/D                  |   v   | n_48                                     | DFRQ_5VX4  | 0.000 |   2.484 |   65.055 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -62.571 | 
     | Upsample3_bypass_reg_reg[2]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -62.571 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[9]/C 
Endpoint:   Upsample3_bypass_reg_reg[9]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  2.485
  Slack Time                  -62.570
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.570 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.570 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.905 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.912 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.299 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.304 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.516 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.519 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.767 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.205 |   63.775 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.303 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.303 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.616 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.616 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.934 | 
     | g1628/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.003 |   2.367 |   64.937 | 
     | g1628/Q                                        |   v   | n_76                                     | NO2I1_5VX1 | 0.118 |   2.485 |   65.055 | 
     | Upsample3_bypass_reg_reg[9]/D                  |   v   | n_76                                     | DFRQ_5VX4  | 0.000 |   2.485 |   65.055 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -62.570 | 
     | Upsample3_bypass_reg_reg[9]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -62.570 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[12]/C 
Endpoint:   Upsample3_bypass_reg_reg[12]/D                 (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  2.486
  Slack Time                  -62.568
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.568 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.568 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.904 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.911 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.297 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.303 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.514 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.518 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.766 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.205 |   63.774 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.302 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.302 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.614 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.614 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.932 | 
     | g1633/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.003 |   2.367 |   64.935 | 
     | g1633/Q                                        |   v   | n_71                                     | NO2I1_5VX1 | 0.120 |   2.486 |   65.055 | 
     | Upsample3_bypass_reg_reg[12]/D                 |   v   | n_71                                     | DFRQ_5VX4  | 0.000 |   2.486 |   65.055 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                                |       |          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                       |   ^   | clk_1_13 |           |       |   0.000 |  -62.568 | 
     | Upsample3_bypass_reg_reg[12]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -62.568 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[4]/C 
Endpoint:   Upsample3_bypass_reg_reg[4]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.055
  Arrival Time                  2.489
  Slack Time                  -62.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.566 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.566 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.901 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.908 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.295 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.301 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.512 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.516 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.764 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.206 |   63.772 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.300 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.300 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.612 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.612 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.930 | 
     | g1634/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.003 |   2.367 |   64.933 | 
     | g1634/Q                                        |   v   | n_70                                     | NO2I1_5VX1 | 0.122 |   2.489 |   65.055 | 
     | Upsample3_bypass_reg_reg[4]/D                  |   v   | n_70                                     | DFRQ_5VX4  | 0.000 |   2.489 |   65.055 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -62.566 | 
     | Upsample3_bypass_reg_reg[4]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -62.566 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[0]/C 
Endpoint:   Upsample3_bypass_reg_reg[0]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.054
  Arrival Time                  2.490
  Slack Time                  -62.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.565 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.565 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.900 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.907 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.294 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.300 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.511 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.515 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.762 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.206 |   63.770 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.298 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.298 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.611 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.611 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.929 | 
     | g1632/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.003 |   2.367 |   64.932 | 
     | g1632/Q                                        |   v   | n_72                                     | NO2I1_5VX1 | 0.122 |   2.490 |   65.054 | 
     | Upsample3_bypass_reg_reg[0]/D                  |   v   | n_72                                     | DFRQ_5VX4  | 0.000 |   2.490 |   65.054 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -62.565 | 
     | Upsample3_bypass_reg_reg[0]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -62.565 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin Upsample3_bypass_reg_reg[8]/C 
Endpoint:   Upsample3_bypass_reg_reg[8]/D                  (v) checked with  
leading edge of 'clk_1_13'
Beginpoint: Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                  65.000
= Required Time                65.054
  Arrival Time                  2.490
  Slack Time                  -62.564
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                          |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                      |            |       |   0.000 |   62.564 | 
     | clk__L1_I0/A                                   |   ^   | clk                                      | IN_5VX16   | 0.000 |   0.000 |   62.564 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.335 |   0.335 |   62.900 | 
     | clk__L2_I3/A                                   |   v   | clk__L1_N0                               | IN_5VX16   | 0.007 |   0.342 |   62.907 | 
     | clk__L2_I3/Q                                   |   ^   | clk__L2_N3                               | IN_5VX16   | 0.387 |   0.729 |   63.293 | 
     | clk__L3_I7/A                                   |   ^   | clk__L2_N3                               | BU_5VX16   | 0.006 |   0.735 |   63.299 | 
     | clk__L3_I7/Q                                   |   ^   | clk__L3_N7                               | BU_5VX16   | 0.211 |   0.946 |   63.510 | 
     | clk__L4_I14/A                                  |   ^   | clk__L3_N7                               | BU_5VX16   | 0.004 |   0.950 |   63.514 | 
     | clk__L4_I14/Q                                  |   ^   | clk__L4_N14                              | BU_5VX16   | 0.248 |   1.197 |   63.762 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/C |   ^   | clk__L4_N14                              | DFRQ_5VX1  | 0.008 |   1.206 |   63.770 | 
     | Subsystem_timigcontroller_d1_2/phase_1_1_reg/Q |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | DFRQ_5VX1  | 0.528 |   1.733 |   64.298 | 
     | Subsystem_timigcontroller_d1_2/g191/B          |   v   | Subsystem_timigcontroller_d1_2/phase_1_1 | AND2_5VX2  | 0.000 |   1.733 |   64.298 | 
     | Subsystem_timigcontroller_d1_2/g191/Q          |   v   | enable_r1_1_13_1                         | AND2_5VX2  | 0.313 |   2.046 |   64.610 | 
     | g1708/B                                        |   v   | enable_r1_1_13_1                         | NA2_5VX4   | 0.000 |   2.046 |   64.610 | 
     | g1708/Q                                        |   ^   | n_31                                     | NA2_5VX4   | 0.318 |   2.364 |   64.928 | 
     | g1635/B                                        |   ^   | n_31                                     | NO2I1_5VX1 | 0.003 |   2.367 |   64.931 | 
     | g1635/Q                                        |   v   | n_69                                     | NO2I1_5VX1 | 0.123 |   2.490 |   65.054 | 
     | Upsample3_bypass_reg_reg[8]/D                  |   v   | n_69                                     | DFRQ_5VX4  | 0.000 |   2.490 |   65.054 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                               |       |          |           |       |  Time   |   Time   | 
     |-------------------------------+-------+----------+-----------+-------+---------+----------| 
     | clk_1_13                      |   ^   | clk_1_13 |           |       |   0.000 |  -62.564 | 
     | Upsample3_bypass_reg_reg[8]/C |   ^   | clk_1_13 | DFRQ_5VX4 | 0.000 |   0.000 |  -62.564 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin Downsample4_out1_reg[9]/C 
Endpoint:   Downsample4_out1_reg[9]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[9]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.064
  Arrival Time                  2.399
  Slack Time                  -22.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |   22.664 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |   22.664 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.335 |   0.335 |   23.000 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.007 |   0.342 |   23.007 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.384 |   0.726 |   23.391 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.005 |   0.731 |   23.396 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.220 |   0.952 |   23.616 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.003 |   0.955 |   23.620 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.217 |   1.172 |   23.836 | 
     | Filter_out1_1_reg[9]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.007 |   1.179 |   23.843 | 
     | Filter_out1_1_reg[9]/Q    |   v   | Filter_out1_1[9] | DFRQ_5VX1 | 0.488 |   1.667 |   24.332 | 
     | g1626/A                   |   v   | Filter_out1_1[9] | AND2_5VX2 | 0.000 |   1.667 |   24.332 | 
     | g1626/Q                   |   v   | n_78             | AND2_5VX2 | 0.335 |   2.003 |   24.667 | 
     | FE_PHC3178_n_78/A         |   v   | n_78             | IN_5VX8   | 0.000 |   2.003 |   24.667 | 
     | FE_PHC3178_n_78/Q         |   ^   | FE_PHN3178_n_78  | IN_5VX8   | 0.112 |   2.114 |   24.779 | 
     | FE_PHC5513_n_78/A         |   ^   | FE_PHN3178_n_78  | IN_5VX8   | 0.003 |   2.117 |   24.781 | 
     | FE_PHC5513_n_78/Q         |   v   | FE_PHN5513_n_78  | IN_5VX8   | 0.056 |   2.172 |   24.837 | 
     | FE_PHC5863_n_78/A         |   v   | FE_PHN5513_n_78  | BU_5VX1   | 0.000 |   2.172 |   24.837 | 
     | FE_PHC5863_n_78/Q         |   v   | FE_PHN5863_n_78  | BU_5VX1   | 0.227 |   2.399 |   25.064 | 
     | Downsample4_out1_reg[9]/D |   v   | FE_PHN5863_n_78  | DFRQ_5VX2 | 0.000 |   2.399 |   25.064 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |  -22.664 | 
     | Downsample4_out1_reg[9]/C |   ^   | clk_1_5 | DFRQ_5VX2 | 0.000 |   0.000 |  -22.664 | 
     +--------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin Downsample4_out1_reg[17]/C 
Endpoint:   Downsample4_out1_reg[17]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[17]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.045
  Arrival Time                  2.400
  Slack Time                  -22.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |   22.645 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |   22.645 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.335 |   0.335 |   22.980 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.007 |   0.342 |   22.987 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.384 |   0.726 |   23.371 | 
     | clk__L3_I4/A               |   ^   | clk__L2_N2        | BU_5VX12  | 0.005 |   0.731 |   23.376 | 
     | clk__L3_I4/Q               |   ^   | clk__L3_N4        | BU_5VX12  | 0.220 |   0.952 |   23.597 | 
     | clk__L4_I10/A              |   ^   | clk__L3_N4        | BU_5VX16  | 0.003 |   0.955 |   23.600 | 
     | clk__L4_I10/Q              |   ^   | clk__L4_N10       | BU_5VX16  | 0.217 |   1.172 |   23.817 | 
     | Filter_out1_1_reg[17]/C    |   ^   | clk__L4_N10       | DFRQ_5VX1 | 0.007 |   1.179 |   23.824 | 
     | Filter_out1_1_reg[17]/Q    |   v   | Filter_out1_1[17] | DFRQ_5VX1 | 0.500 |   1.679 |   24.324 | 
     | g1631/A                    |   v   | Filter_out1_1[17] | AND2_5VX2 | 0.000 |   1.679 |   24.324 | 
     | g1631/Q                    |   v   | n_73              | AND2_5VX2 | 0.336 |   2.015 |   24.660 | 
     | FE_PHC3144_n_73/A          |   v   | n_73              | IN_5VX8   | 0.000 |   2.015 |   24.660 | 
     | FE_PHC3144_n_73/Q          |   ^   | FE_PHN3144_n_73   | IN_5VX8   | 0.095 |   2.110 |   24.755 | 
     | FE_PHC3088_n_73/A          |   ^   | FE_PHN3144_n_73   | IN_5VX8   | 0.000 |   2.110 |   24.755 | 
     | FE_PHC3088_n_73/Q          |   v   | FE_PHN3088_n_73   | IN_5VX8   | 0.056 |   2.166 |   24.810 | 
     | FE_PHC5864_n_73/A          |   v   | FE_PHN3088_n_73   | BU_5VX1   | 0.000 |   2.166 |   24.810 | 
     | FE_PHC5864_n_73/Q          |   v   | FE_PHN5864_n_73   | BU_5VX1   | 0.234 |   2.400 |   25.045 | 
     | Downsample4_out1_reg[17]/D |   v   | FE_PHN5864_n_73   | DFRQ_5VX4 | 0.000 |   2.400 |   25.045 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |  -22.645 | 
     | Downsample4_out1_reg[17]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.645 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin Downsample4_out1_reg[13]/C 
Endpoint:   Downsample4_out1_reg[13]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[13]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.055
  Arrival Time                  2.446
  Slack Time                  -22.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |   22.610 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |   22.610 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.335 |   0.335 |   22.945 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.007 |   0.342 |   22.952 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.384 |   0.726 |   23.336 | 
     | clk__L3_I5/A               |   ^   | clk__L2_N2        | BU_5VX16  | 0.005 |   0.731 |   23.341 | 
     | clk__L3_I5/Q               |   ^   | clk__L3_N5        | BU_5VX16  | 0.210 |   0.942 |   23.551 | 
     | clk__L4_I12/A              |   ^   | clk__L3_N5        | BU_5VX16  | 0.004 |   0.946 |   23.555 | 
     | clk__L4_I12/Q              |   ^   | clk__L4_N12       | BU_5VX16  | 0.243 |   1.189 |   23.798 | 
     | Filter_out1_1_reg[13]/C    |   ^   | clk__L4_N12       | DFRQ_5VX1 | 0.010 |   1.199 |   23.808 | 
     | Filter_out1_1_reg[13]/Q    |   v   | Filter_out1_1[13] | DFRQ_5VX1 | 0.498 |   1.696 |   24.306 | 
     | g1649/A                    |   v   | Filter_out1_1[13] | AND2_5VX2 | 0.000 |   1.696 |   24.306 | 
     | g1649/Q                    |   v   | n_55              | AND2_5VX2 | 0.304 |   2.000 |   24.610 | 
     | FE_PHC3145_n_55/A          |   v   | n_55              | IN_5VX8   | 0.000 |   2.000 |   24.610 | 
     | FE_PHC3145_n_55/Q          |   ^   | FE_PHN3145_n_55   | IN_5VX8   | 0.084 |   2.084 |   24.694 | 
     | FE_PHC3097_n_55/A          |   ^   | FE_PHN3145_n_55   | IN_5VX8   | 0.000 |   2.084 |   24.694 | 
     | FE_PHC3097_n_55/Q          |   v   | FE_PHN3097_n_55   | IN_5VX8   | 0.068 |   2.153 |   24.762 | 
     | FE_PHC5805_n_55/A          |   v   | FE_PHN3097_n_55   | IN_5VX8   | 0.000 |   2.153 |   24.762 | 
     | FE_PHC5805_n_55/Q          |   ^   | FE_PHN5805_n_55   | IN_5VX8   | 0.066 |   2.219 |   24.829 | 
     | FE_PHC5764_n_55/A          |   ^   | FE_PHN5805_n_55   | IN_5VX8   | 0.000 |   2.219 |   24.829 | 
     | FE_PHC5764_n_55/Q          |   v   | FE_PHN5764_n_55   | IN_5VX8   | 0.044 |   2.263 |   24.872 | 
     | FE_PHC5867_n_55/A          |   v   | FE_PHN5764_n_55   | BU_5VX1   | 0.000 |   2.263 |   24.872 | 
     | FE_PHC5867_n_55/Q          |   v   | FE_PHN5867_n_55   | BU_5VX1   | 0.183 |   2.446 |   25.055 | 
     | Downsample4_out1_reg[13]/D |   v   | FE_PHN5867_n_55   | DFRQ_5VX4 | 0.000 |   2.446 |   25.055 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |  -22.610 | 
     | Downsample4_out1_reg[13]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.610 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin Downsample4_out1_reg[14]/C 
Endpoint:   Downsample4_out1_reg[14]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[14]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.058
  Arrival Time                  2.459
  Slack Time                  -22.598
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |   22.598 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |   22.598 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.335 |   0.335 |   22.934 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.007 |   0.342 |   22.941 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.384 |   0.726 |   23.325 | 
     | clk__L3_I4/A               |   ^   | clk__L2_N2        | BU_5VX12  | 0.005 |   0.731 |   23.330 | 
     | clk__L3_I4/Q               |   ^   | clk__L3_N4        | BU_5VX12  | 0.220 |   0.952 |   23.550 | 
     | clk__L4_I10/A              |   ^   | clk__L3_N4        | BU_5VX16  | 0.003 |   0.955 |   23.554 | 
     | clk__L4_I10/Q              |   ^   | clk__L4_N10       | BU_5VX16  | 0.217 |   1.172 |   23.770 | 
     | Filter_out1_1_reg[14]/C    |   ^   | clk__L4_N10       | DFRQ_5VX1 | 0.007 |   1.179 |   23.778 | 
     | Filter_out1_1_reg[14]/Q    |   v   | Filter_out1_1[14] | DFRQ_5VX1 | 0.486 |   1.665 |   24.264 | 
     | g1650/A                    |   v   | Filter_out1_1[14] | AND2_5VX2 | 0.000 |   1.665 |   24.264 | 
     | g1650/Q                    |   v   | n_54              | AND2_5VX2 | 0.323 |   1.988 |   24.587 | 
     | FE_PHC3146_n_54/A          |   v   | n_54              | IN_5VX8   | 0.000 |   1.988 |   24.587 | 
     | FE_PHC3146_n_54/Q          |   ^   | FE_PHN3146_n_54   | IN_5VX8   | 0.092 |   2.080 |   24.678 | 
     | FE_PHC3098_n_54/A          |   ^   | FE_PHN3146_n_54   | IN_5VX8   | 0.000 |   2.080 |   24.678 | 
     | FE_PHC3098_n_54/Q          |   v   | FE_PHN3098_n_54   | IN_5VX8   | 0.072 |   2.152 |   24.750 | 
     | FE_PHC5808_n_54/A          |   v   | FE_PHN3098_n_54   | IN_5VX8   | 0.000 |   2.152 |   24.750 | 
     | FE_PHC5808_n_54/Q          |   ^   | FE_PHN5808_n_54   | IN_5VX8   | 0.075 |   2.227 |   24.825 | 
     | FE_PHC5767_n_54/A          |   ^   | FE_PHN5808_n_54   | IN_5VX8   | 0.000 |   2.227 |   24.825 | 
     | FE_PHC5767_n_54/Q          |   v   | FE_PHN5874_n_54   | IN_5VX8   | 0.062 |   2.289 |   24.887 | 
     | FE_PHC5874_n_54/A          |   v   | FE_PHN5874_n_54   | BU_5VX6   | 0.000 |   2.289 |   24.887 | 
     | FE_PHC5874_n_54/Q          |   v   | FE_PHN5767_n_54   | BU_5VX6   | 0.170 |   2.459 |   25.058 | 
     | Downsample4_out1_reg[14]/D |   v   | FE_PHN5767_n_54   | DFRQ_5VX4 | 0.000 |   2.459 |   25.058 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |  -22.598 | 
     | Downsample4_out1_reg[14]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.598 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin Downsample4_out1_reg[15]/C 
Endpoint:   Downsample4_out1_reg[15]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[15]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.040
  Arrival Time                  2.444
  Slack Time                  -22.596
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |   22.596 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |   22.596 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.335 |   0.335 |   22.931 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.007 |   0.342 |   22.938 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.384 |   0.726 |   23.322 | 
     | clk__L3_I4/A               |   ^   | clk__L2_N2        | BU_5VX12  | 0.005 |   0.731 |   23.327 | 
     | clk__L3_I4/Q               |   ^   | clk__L3_N4        | BU_5VX12  | 0.220 |   0.952 |   23.548 | 
     | clk__L4_I10/A              |   ^   | clk__L3_N4        | BU_5VX16  | 0.003 |   0.955 |   23.551 | 
     | clk__L4_I10/Q              |   ^   | clk__L4_N10       | BU_5VX16  | 0.217 |   1.172 |   23.768 | 
     | Filter_out1_1_reg[15]/C    |   ^   | clk__L4_N10       | DFRQ_5VX1 | 0.007 |   1.179 |   23.775 | 
     | Filter_out1_1_reg[15]/Q    |   v   | Filter_out1_1[15] | DFRQ_5VX1 | 0.515 |   1.694 |   24.290 | 
     | g1646/A                    |   v   | Filter_out1_1[15] | AND2_5VX2 | 0.000 |   1.694 |   24.290 | 
     | g1646/Q                    |   v   | n_58              | AND2_5VX2 | 0.335 |   2.029 |   24.625 | 
     | FE_PHC3154_n_58/A          |   v   | n_58              | IN_5VX8   | 0.000 |   2.029 |   24.625 | 
     | FE_PHC3154_n_58/Q          |   ^   | FE_PHN3154_n_58   | IN_5VX8   | 0.098 |   2.127 |   24.723 | 
     | FE_PHC5520_n_58/A          |   ^   | FE_PHN3154_n_58   | IN_5VX8   | 0.000 |   2.127 |   24.723 | 
     | FE_PHC5520_n_58/Q          |   v   | FE_PHN5520_n_58   | IN_5VX8   | 0.058 |   2.185 |   24.781 | 
     | FE_PHC5865_n_58/A          |   v   | FE_PHN5520_n_58   | BU_5VX1   | 0.000 |   2.185 |   24.781 | 
     | FE_PHC5865_n_58/Q          |   v   | FE_PHN5865_n_58   | BU_5VX1   | 0.259 |   2.444 |   25.040 | 
     | Downsample4_out1_reg[15]/D |   v   | FE_PHN5865_n_58   | DFRQ_5VX4 | 0.000 |   2.444 |   25.040 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |  -22.596 | 
     | Downsample4_out1_reg[15]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.596 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin Downsample4_out1_reg[5]/C 
Endpoint:   Downsample4_out1_reg[5]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[5]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.057
  Arrival Time                  2.462
  Slack Time                  -22.596
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |   22.596 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |   22.596 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.335 |   0.335 |   22.931 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.007 |   0.342 |   22.938 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0       | IN_5VX16  | 0.377 |   0.719 |   23.315 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0       | BU_5VX16  | 0.001 |   0.720 |   23.316 | 
     | clk__L3_I0/Q              |   ^   | clk__L3_N0       | BU_5VX16  | 0.222 |   0.942 |   23.538 | 
     | clk__L4_I0/A              |   ^   | clk__L3_N0       | BU_5VX16  | 0.006 |   0.948 |   23.544 | 
     | clk__L4_I0/Q              |   ^   | clk__L4_N0       | BU_5VX16  | 0.222 |   1.170 |   23.766 | 
     | Filter_out1_1_reg[5]/C    |   ^   | clk__L4_N0       | DFRQ_5VX1 | 0.006 |   1.176 |   23.772 | 
     | Filter_out1_1_reg[5]/Q    |   v   | Filter_out1_1[5] | DFRQ_5VX1 | 0.497 |   1.673 |   24.269 | 
     | g1654/A                   |   v   | Filter_out1_1[5] | AND2_5VX2 | 0.000 |   1.673 |   24.269 | 
     | g1654/Q                   |   v   | n_50             | AND2_5VX2 | 0.326 |   1.999 |   24.595 | 
     | FE_PHC3152_n_50/A         |   v   | n_50             | IN_5VX8   | 0.000 |   1.999 |   24.595 | 
     | FE_PHC3152_n_50/Q         |   ^   | FE_PHN3152_n_50  | IN_5VX8   | 0.095 |   2.095 |   24.690 | 
     | FE_PHC3009_n_50/A         |   ^   | FE_PHN3152_n_50  | IN_5VX8   | 0.000 |   2.095 |   24.690 | 
     | FE_PHC3009_n_50/Q         |   v   | FE_PHN3009_n_50  | IN_5VX8   | 0.073 |   2.167 |   24.763 | 
     | FE_PHC5802_n_50/A         |   v   | FE_PHN3009_n_50  | IN_5VX8   | 0.000 |   2.167 |   24.763 | 
     | FE_PHC5802_n_50/Q         |   ^   | FE_PHN5802_n_50  | IN_5VX8   | 0.071 |   2.238 |   24.834 | 
     | FE_PHC5762_n_50/A         |   ^   | FE_PHN5802_n_50  | IN_5VX8   | 0.000 |   2.238 |   24.834 | 
     | FE_PHC5762_n_50/Q         |   v   | FE_PHN5762_n_50  | IN_5VX8   | 0.051 |   2.289 |   24.885 | 
     | FE_PHC5891_n_50/A         |   v   | FE_PHN5762_n_50  | BU_5VX3   | 0.000 |   2.289 |   24.885 | 
     | FE_PHC5891_n_50/Q         |   v   | FE_PHN5891_n_50  | BU_5VX3   | 0.172 |   2.461 |   25.057 | 
     | Downsample4_out1_reg[5]/D |   v   | FE_PHN5891_n_50  | DFRQ_5VX4 | 0.000 |   2.462 |   25.057 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |  -22.596 | 
     | Downsample4_out1_reg[5]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.596 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Downsample4_out1_reg[3]/C 
Endpoint:   Downsample4_out1_reg[3]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[3]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.057
  Arrival Time                  2.471
  Slack Time                  -22.586
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |   22.586 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |   22.586 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.335 |   0.335 |   22.921 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.007 |   0.342 |   22.928 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.384 |   0.726 |   23.312 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.005 |   0.731 |   23.317 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.220 |   0.952 |   23.537 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.003 |   0.955 |   23.541 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.217 |   1.172 |   23.757 | 
     | Filter_out1_1_reg[3]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.007 |   1.179 |   23.765 | 
     | Filter_out1_1_reg[3]/Q    |   v   | Filter_out1_1[3] | DFRQ_5VX1 | 0.494 |   1.673 |   24.259 | 
     | g1653/A                   |   v   | Filter_out1_1[3] | AND2_5VX2 | 0.000 |   1.673 |   24.259 | 
     | g1653/Q                   |   v   | n_51             | AND2_5VX2 | 0.302 |   1.975 |   24.561 | 
     | FE_PHC3149_n_51/A         |   v   | n_51             | IN_5VX4   | 0.000 |   1.975 |   24.561 | 
     | FE_PHC3149_n_51/Q         |   ^   | FE_PHN3149_n_51  | IN_5VX4   | 0.126 |   2.101 |   24.687 | 
     | FE_PHC3014_n_51/A         |   ^   | FE_PHN3149_n_51  | IN_5VX8   | 0.000 |   2.101 |   24.687 | 
     | FE_PHC3014_n_51/Q         |   v   | FE_PHN3014_n_51  | IN_5VX8   | 0.075 |   2.176 |   24.762 | 
     | FE_PHC5804_n_51/A         |   v   | FE_PHN3014_n_51  | IN_5VX8   | 0.000 |   2.176 |   24.762 | 
     | FE_PHC5804_n_51/Q         |   ^   | FE_PHN5804_n_51  | IN_5VX8   | 0.076 |   2.252 |   24.837 | 
     | FE_PHC5765_n_51/A         |   ^   | FE_PHN5804_n_51  | IN_5VX8   | 0.000 |   2.252 |   24.837 | 
     | FE_PHC5765_n_51/Q         |   v   | FE_PHN5765_n_51  | IN_5VX8   | 0.049 |   2.301 |   24.886 | 
     | FE_PHC5870_n_51/A         |   v   | FE_PHN5765_n_51  | BU_5VX3   | 0.000 |   2.301 |   24.886 | 
     | FE_PHC5870_n_51/Q         |   v   | FE_PHN5870_n_51  | BU_5VX3   | 0.171 |   2.471 |   25.057 | 
     | Downsample4_out1_reg[3]/D |   v   | FE_PHN5870_n_51  | DFRQ_5VX4 | 0.000 |   2.471 |   25.057 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |  -22.586 | 
     | Downsample4_out1_reg[3]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.586 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Downsample4_out1_reg[8]/C 
Endpoint:   Downsample4_out1_reg[8]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[8]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.055
  Arrival Time                  2.475
  Slack Time                  -22.580
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |   22.580 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |   22.580 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.335 |   0.335 |   22.915 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.007 |   0.342 |   22.922 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0       | IN_5VX16  | 0.377 |   0.719 |   23.299 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0       | BU_5VX16  | 0.001 |   0.720 |   23.300 | 
     | clk__L3_I0/Q              |   ^   | clk__L3_N0       | BU_5VX16  | 0.222 |   0.942 |   23.521 | 
     | clk__L4_I0/A              |   ^   | clk__L3_N0       | BU_5VX16  | 0.006 |   0.948 |   23.528 | 
     | clk__L4_I0/Q              |   ^   | clk__L4_N0       | BU_5VX16  | 0.222 |   1.170 |   23.750 | 
     | Filter_out1_1_reg[8]/C    |   ^   | clk__L4_N0       | DFRQ_5VX1 | 0.006 |   1.176 |   23.756 | 
     | Filter_out1_1_reg[8]/Q    |   v   | Filter_out1_1[8] | DFRQ_5VX1 | 0.495 |   1.670 |   24.250 | 
     | g1639/A                   |   v   | Filter_out1_1[8] | AND2_5VX2 | 0.000 |   1.670 |   24.250 | 
     | g1639/Q                   |   v   | n_65             | AND2_5VX2 | 0.335 |   2.006 |   24.586 | 
     | FE_PHC3147_n_65/A         |   v   | n_65             | IN_5VX8   | 0.000 |   2.006 |   24.586 | 
     | FE_PHC3147_n_65/Q         |   ^   | FE_PHN3147_n_65  | IN_5VX8   | 0.094 |   2.100 |   24.680 | 
     | FE_PHC3003_n_65/A         |   ^   | FE_PHN3147_n_65  | IN_5VX8   | 0.000 |   2.100 |   24.680 | 
     | FE_PHC3003_n_65/Q         |   v   | FE_PHN3003_n_65  | IN_5VX8   | 0.069 |   2.169 |   24.748 | 
     | FE_PHC5803_n_65/A         |   v   | FE_PHN3003_n_65  | IN_5VX8   | 0.000 |   2.169 |   24.748 | 
     | FE_PHC5803_n_65/Q         |   ^   | FE_PHN5803_n_65  | IN_5VX8   | 0.068 |   2.236 |   24.816 | 
     | FE_PHC5763_n_65/A         |   ^   | FE_PHN5803_n_65  | IN_5VX8   | 0.000 |   2.236 |   24.816 | 
     | FE_PHC5763_n_65/Q         |   v   | FE_PHN5763_n_65  | IN_5VX8   | 0.052 |   2.289 |   24.868 | 
     | FE_PHC5892_n_65/A         |   v   | FE_PHN5763_n_65  | BU_5VX3   | 0.000 |   2.289 |   24.868 | 
     | FE_PHC5892_n_65/Q         |   v   | FE_PHN5892_n_65  | BU_5VX3   | 0.187 |   2.475 |   25.055 | 
     | Downsample4_out1_reg[8]/D |   v   | FE_PHN5892_n_65  | DFRQ_5VX4 | 0.000 |   2.475 |   25.055 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |  -22.580 | 
     | Downsample4_out1_reg[8]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.580 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin Downsample4_out1_reg[1]/C 
Endpoint:   Downsample4_out1_reg[1]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[1]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.053
  Arrival Time                  2.474
  Slack Time                  -22.579
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |   22.579 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |   22.579 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.335 |   0.335 |   22.914 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.007 |   0.342 |   22.921 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.384 |   0.726 |   23.306 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.005 |   0.731 |   23.311 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.220 |   0.952 |   23.531 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.003 |   0.955 |   23.534 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.217 |   1.172 |   23.751 | 
     | Filter_out1_1_reg[1]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.007 |   1.179 |   23.758 | 
     | Filter_out1_1_reg[1]/Q    |   v   | Filter_out1_1[1] | DFRQ_5VX1 | 0.488 |   1.667 |   24.246 | 
     | g1651/A                   |   v   | Filter_out1_1[1] | AND2_5VX2 | 0.000 |   1.667 |   24.246 | 
     | g1651/Q                   |   v   | n_53             | AND2_5VX2 | 0.326 |   1.993 |   24.572 | 
     | FE_PHC3150_n_53/A         |   v   | n_53             | IN_5VX8   | 0.000 |   1.993 |   24.572 | 
     | FE_PHC3150_n_53/Q         |   ^   | FE_PHN3150_n_53  | IN_5VX8   | 0.090 |   2.083 |   24.662 | 
     | FE_PHC3092_n_53/A         |   ^   | FE_PHN3150_n_53  | IN_5VX8   | 0.000 |   2.083 |   24.662 | 
     | FE_PHC3092_n_53/Q         |   v   | FE_PHN3092_n_53  | IN_5VX8   | 0.071 |   2.154 |   24.733 | 
     | FE_PHC5810_n_53/A         |   v   | FE_PHN3092_n_53  | IN_5VX8   | 0.000 |   2.154 |   24.733 | 
     | FE_PHC5810_n_53/Q         |   ^   | FE_PHN5810_n_53  | IN_5VX8   | 0.073 |   2.227 |   24.806 | 
     | FE_PHC5769_n_53/A         |   ^   | FE_PHN5810_n_53  | IN_5VX8   | 0.000 |   2.227 |   24.806 | 
     | FE_PHC5769_n_53/Q         |   v   | FE_PHN5769_n_53  | IN_5VX8   | 0.053 |   2.280 |   24.859 | 
     | FE_PHC5889_n_53/A         |   v   | FE_PHN5769_n_53  | BU_5VX3   | 0.000 |   2.280 |   24.859 | 
     | FE_PHC5889_n_53/Q         |   v   | FE_PHN5889_n_53  | BU_5VX3   | 0.194 |   2.474 |   25.053 | 
     | Downsample4_out1_reg[1]/D |   v   | FE_PHN5889_n_53  | DFRQ_5VX4 | 0.000 |   2.474 |   25.053 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |  -22.579 | 
     | Downsample4_out1_reg[1]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.579 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin Downsample4_out1_reg[12]/C 
Endpoint:   Downsample4_out1_reg[12]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[12]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.055
  Arrival Time                  2.481
  Slack Time                  -22.574
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |   22.574 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |   22.574 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.335 |   0.335 |   22.910 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.007 |   0.342 |   22.917 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.384 |   0.726 |   23.301 | 
     | clk__L3_I5/A               |   ^   | clk__L2_N2        | BU_5VX16  | 0.005 |   0.732 |   23.306 | 
     | clk__L3_I5/Q               |   ^   | clk__L3_N5        | BU_5VX16  | 0.210 |   0.942 |   23.516 | 
     | clk__L4_I12/A              |   ^   | clk__L3_N5        | BU_5VX16  | 0.004 |   0.946 |   23.520 | 
     | clk__L4_I12/Q              |   ^   | clk__L4_N12       | BU_5VX16  | 0.243 |   1.189 |   23.763 | 
     | Filter_out1_1_reg[12]/C    |   ^   | clk__L4_N12       | DFRQ_5VX1 | 0.010 |   1.199 |   23.773 | 
     | Filter_out1_1_reg[12]/Q    |   v   | Filter_out1_1[12] | DFRQ_5VX1 | 0.508 |   1.707 |   24.281 | 
     | g1648/A                    |   v   | Filter_out1_1[12] | AND2_5VX2 | 0.000 |   1.707 |   24.281 | 
     | g1648/Q                    |   v   | n_56              | AND2_5VX2 | 0.286 |   1.993 |   24.567 | 
     | FE_PHC5514_n_56/A          |   v   | n_56              | IN_5VX4   | 0.000 |   1.993 |   24.568 | 
     | FE_PHC5514_n_56/Q          |   ^   | FE_PHN5514_n_56   | IN_5VX4   | 0.112 |   2.105 |   24.680 | 
     | FE_PHC3157_n_56/A          |   ^   | FE_PHN5514_n_56   | IN_5VX8   | 0.000 |   2.105 |   24.680 | 
     | FE_PHC3157_n_56/Q          |   v   | FE_PHN3157_n_56   | IN_5VX8   | 0.073 |   2.178 |   24.752 | 
     | FE_PHC5813_n_56/A          |   v   | FE_PHN3157_n_56   | IN_5VX8   | 0.000 |   2.178 |   24.752 | 
     | FE_PHC5813_n_56/Q          |   ^   | FE_PHN5813_n_56   | IN_5VX8   | 0.076 |   2.254 |   24.828 | 
     | FE_PHC5779_n_56/A          |   ^   | FE_PHN5813_n_56   | IN_5VX8   | 0.000 |   2.254 |   24.828 | 
     | FE_PHC5779_n_56/Q          |   v   | FE_PHN5779_n_56   | IN_5VX8   | 0.041 |   2.295 |   24.869 | 
     | FE_PHC5869_n_56/A          |   v   | FE_PHN5779_n_56   | BU_5VX1   | 0.000 |   2.295 |   24.869 | 
     | FE_PHC5869_n_56/Q          |   v   | FE_PHN5869_n_56   | BU_5VX1   | 0.185 |   2.481 |   25.055 | 
     | Downsample4_out1_reg[12]/D |   v   | FE_PHN5869_n_56   | DFRQ_5VX4 | 0.000 |   2.481 |   25.055 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |  -22.574 | 
     | Downsample4_out1_reg[12]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.574 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Downsample4_out1_reg[2]/C 
Endpoint:   Downsample4_out1_reg[2]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[2]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.055
  Arrival Time                  2.484
  Slack Time                  -22.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    |  Delay | Arrival | Required | 
     |                           |       |                  |           |        |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+--------+---------+----------| 
     | clk                       |   ^   | clk              |           |        |   0.000 |   22.571 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  |  0.000 |   0.000 |   22.571 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  |  0.335 |   0.335 |   22.906 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0       | IN_5VX16  |  0.007 |   0.342 |   22.913 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0       | IN_5VX16  |  0.377 |   0.719 |   23.290 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0       | BU_5VX16  |  0.001 |   0.720 |   23.291 | 
     | clk__L3_I0/Q              |   ^   | clk__L3_N0       | BU_5VX16  |  0.222 |   0.942 |   23.512 | 
     | clk__L4_I0/A              |   ^   | clk__L3_N0       | BU_5VX16  |  0.006 |   0.948 |   23.519 | 
     | clk__L4_I0/Q              |   ^   | clk__L4_N0       | BU_5VX16  |  0.222 |   1.170 |   23.741 | 
     | Filter_out1_1_reg[2]/C    |   ^   | clk__L4_N0       | DFRQ_5VX1 |  0.006 |   1.176 |   23.747 | 
     | Filter_out1_1_reg[2]/Q    |   v   | Filter_out1_1[2] | DFRQ_5VX1 |  0.507 |   1.683 |   24.254 | 
     | g1652/A                   |   v   | Filter_out1_1[2] | AND2_5VX2 |  0.000 |   1.683 |   24.254 | 
     | g1652/Q                   |   v   | n_52             | AND2_5VX2 |  0.297 |   1.981 |   24.551 | 
     | FE_PHC5515_n_52/A         |   v   | n_52             | IN_5VX4   |  0.000 |   1.981 |   24.551 | 
     | FE_PHC5515_n_52/Q         |   ^   | FE_PHN5515_n_52  | IN_5VX4   |  0.114 |   2.095 |   24.666 | 
     | FE_PHC3155_n_52/A         |   ^   | FE_PHN5515_n_52  | IN_5VX8   |  0.000 |   2.095 |   24.666 | 
     | FE_PHC3155_n_52/Q         |   v   | FE_PHN3155_n_52  | IN_5VX8   |  0.071 |   2.166 |   24.737 | 
     | FE_PHC5820_n_52/A         |   v   | FE_PHN3155_n_52  | IN_5VX8   |  0.000 |   2.166 |   24.737 | 
     | FE_PHC5820_n_52/Q         |   ^   | FE_PHN5820_n_52  | IN_5VX8   |  0.073 |   2.240 |   24.810 | 
     | FE_PHC5772_n_52/A         |   ^   | FE_PHN5820_n_52  | IN_5VX8   | -0.002 |   2.238 |   24.808 | 
     | FE_PHC5772_n_52/Q         |   v   | FE_PHN5772_n_52  | IN_5VX8   |  0.053 |   2.290 |   24.861 | 
     | FE_PHC5888_n_52/A         |   v   | FE_PHN5772_n_52  | BU_5VX2   |  0.000 |   2.290 |   24.861 | 
     | FE_PHC5888_n_52/Q         |   v   | FE_PHN5888_n_52  | BU_5VX2   |  0.194 |   2.484 |   25.055 | 
     | Downsample4_out1_reg[2]/D |   v   | FE_PHN5888_n_52  | DFRQ_5VX4 |  0.000 |   2.484 |   25.055 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |  -22.571 | 
     | Downsample4_out1_reg[2]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.571 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Downsample4_out1_reg[11]/C 
Endpoint:   Downsample4_out1_reg[11]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[11]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.063
  Arrival Time                  2.500
  Slack Time                  -22.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |   22.562 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |   22.562 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.335 |   0.335 |   22.898 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.007 |   0.342 |   22.905 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.384 |   0.726 |   23.289 | 
     | clk__L3_I5/A               |   ^   | clk__L2_N2        | BU_5VX16  | 0.005 |   0.732 |   23.294 | 
     | clk__L3_I5/Q               |   ^   | clk__L3_N5        | BU_5VX16  | 0.210 |   0.942 |   23.504 | 
     | clk__L4_I12/A              |   ^   | clk__L3_N5        | BU_5VX16  | 0.004 |   0.946 |   23.508 | 
     | clk__L4_I12/Q              |   ^   | clk__L4_N12       | BU_5VX16  | 0.243 |   1.189 |   23.751 | 
     | Filter_out1_1_reg[11]/C    |   ^   | clk__L4_N12       | DFRQ_5VX1 | 0.010 |   1.199 |   23.761 | 
     | Filter_out1_1_reg[11]/Q    |   v   | Filter_out1_1[11] | DFRQ_5VX1 | 0.499 |   1.698 |   24.260 | 
     | g1647/A                    |   v   | Filter_out1_1[11] | AND2_5VX2 | 0.000 |   1.698 |   24.260 | 
     | g1647/Q                    |   v   | n_57              | AND2_5VX2 | 0.318 |   2.015 |   24.578 | 
     | FE_PHC3151_n_57/A          |   v   | n_57              | IN_5VX8   | 0.000 |   2.015 |   24.578 | 
     | FE_PHC3151_n_57/Q          |   ^   | FE_PHN3151_n_57   | IN_5VX8   | 0.091 |   2.106 |   24.668 | 
     | FE_PHC3100_n_57/A          |   ^   | FE_PHN3151_n_57   | IN_5VX8   | 0.000 |   2.106 |   24.668 | 
     | FE_PHC3100_n_57/Q          |   v   | FE_PHN3100_n_57   | IN_5VX8   | 0.069 |   2.175 |   24.737 | 
     | FE_PHC5809_n_57/A          |   v   | FE_PHN3100_n_57   | IN_5VX8   | 0.000 |   2.175 |   24.737 | 
     | FE_PHC5809_n_57/Q          |   ^   | FE_PHN5809_n_57   | IN_5VX8   | 0.053 |   2.228 |   24.790 | 
     | FE_PHC5890_n_57/A          |   ^   | FE_PHN5809_n_57   | BU_5VX4   | 0.000 |   2.228 |   24.790 | 
     | FE_PHC5890_n_57/Q          |   ^   | FE_PHN5890_n_57   | BU_5VX4   | 0.227 |   2.455 |   25.017 | 
     | FE_PHC5773_n_57/A          |   ^   | FE_PHN5890_n_57   | IN_5VX8   | 0.000 |   2.455 |   25.017 | 
     | FE_PHC5773_n_57/Q          |   v   | FE_PHN5773_n_57   | IN_5VX8   | 0.046 |   2.500 |   25.063 | 
     | Downsample4_out1_reg[11]/D |   v   | FE_PHN5773_n_57   | DFRQ_5VX4 | 0.000 |   2.500 |   25.063 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |  -22.562 | 
     | Downsample4_out1_reg[11]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.562 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Downsample4_out1_reg[10]/C 
Endpoint:   Downsample4_out1_reg[10]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[10]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.053
  Arrival Time                  2.492
  Slack Time                  -22.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                            |       |                   |           |       |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | clk                        |   ^   | clk               |           |       |   0.000 |   22.562 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  | 0.000 |   0.000 |   22.562 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  | 0.335 |   0.335 |   22.897 | 
     | clk__L2_I2/A               |   v   | clk__L1_N0        | IN_5VX16  | 0.007 |   0.342 |   22.904 | 
     | clk__L2_I2/Q               |   ^   | clk__L2_N2        | IN_5VX16  | 0.384 |   0.726 |   23.288 | 
     | clk__L3_I5/A               |   ^   | clk__L2_N2        | BU_5VX16  | 0.005 |   0.732 |   23.293 | 
     | clk__L3_I5/Q               |   ^   | clk__L3_N5        | BU_5VX16  | 0.210 |   0.942 |   23.503 | 
     | clk__L4_I12/A              |   ^   | clk__L3_N5        | BU_5VX16  | 0.004 |   0.946 |   23.507 | 
     | clk__L4_I12/Q              |   ^   | clk__L4_N12       | BU_5VX16  | 0.243 |   1.189 |   23.750 | 
     | Filter_out1_1_reg[10]/C    |   ^   | clk__L4_N12       | DFRQ_5VX1 | 0.010 |   1.199 |   23.760 | 
     | Filter_out1_1_reg[10]/Q    |   v   | Filter_out1_1[10] | DFRQ_5VX1 | 0.506 |   1.704 |   24.266 | 
     | g1644/A                    |   v   | Filter_out1_1[10] | AND2_5VX2 | 0.000 |   1.704 |   24.266 | 
     | g1644/Q                    |   v   | n_60              | AND2_5VX2 | 0.327 |   2.032 |   24.593 | 
     | FE_PHC3148_n_60/A          |   v   | n_60              | IN_5VX8   | 0.000 |   2.032 |   24.593 | 
     | FE_PHC3148_n_60/Q          |   ^   | FE_PHN3148_n_60   | IN_5VX8   | 0.089 |   2.121 |   24.682 | 
     | FE_PHC3096_n_60/A          |   ^   | FE_PHN3148_n_60   | IN_5VX8   | 0.000 |   2.121 |   24.682 | 
     | FE_PHC3096_n_60/Q          |   v   | FE_PHN3096_n_60   | IN_5VX8   | 0.066 |   2.186 |   24.748 | 
     | FE_PHC5807_n_60/A          |   v   | FE_PHN3096_n_60   | IN_5VX8   | 0.000 |   2.186 |   24.748 | 
     | FE_PHC5807_n_60/Q          |   ^   | FE_PHN5807_n_60   | IN_5VX8   | 0.069 |   2.255 |   24.816 | 
     | FE_PHC5768_n_60/A          |   ^   | FE_PHN5807_n_60   | IN_5VX8   | 0.000 |   2.255 |   24.816 | 
     | FE_PHC5768_n_60/Q          |   v   | FE_PHN5768_n_60   | IN_5VX8   | 0.043 |   2.298 |   24.860 | 
     | FE_PHC5868_n_60/A          |   v   | FE_PHN5768_n_60   | BU_5VX1   | 0.000 |   2.298 |   24.860 | 
     | FE_PHC5868_n_60/Q          |   v   | FE_PHN5868_n_60   | BU_5VX1   | 0.194 |   2.492 |   25.053 | 
     | Downsample4_out1_reg[10]/D |   v   | FE_PHN5868_n_60   | DFRQ_5VX4 | 0.000 |   2.492 |   25.053 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |  -22.562 | 
     | Downsample4_out1_reg[10]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.562 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin Downsample4_out1_reg[0]/C 
Endpoint:   Downsample4_out1_reg[0]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.052
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.052
  Arrival Time                  2.495
  Slack Time                  -22.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    |  Delay | Arrival | Required | 
     |                           |       |                  |           |        |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+--------+---------+----------| 
     | clk                       |   ^   | clk              |           |        |   0.000 |   22.557 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  |  0.000 |   0.000 |   22.557 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  |  0.335 |   0.335 |   22.892 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0       | IN_5VX16  |  0.007 |   0.342 |   22.899 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0       | IN_5VX16  |  0.377 |   0.719 |   23.276 | 
     | clk__L3_I0/A              |   ^   | clk__L2_N0       | BU_5VX16  |  0.001 |   0.720 |   23.277 | 
     | clk__L3_I0/Q              |   ^   | clk__L3_N0       | BU_5VX16  |  0.222 |   0.942 |   23.499 | 
     | clk__L4_I0/A              |   ^   | clk__L3_N0       | BU_5VX16  |  0.006 |   0.948 |   23.505 | 
     | clk__L4_I0/Q              |   ^   | clk__L4_N0       | BU_5VX16  |  0.222 |   1.170 |   23.727 | 
     | Filter_out1_1_reg[0]/C    |   ^   | clk__L4_N0       | DFRQ_5VX1 |  0.006 |   1.176 |   23.733 | 
     | Filter_out1_1_reg[0]/Q    |   v   | Filter_out1_1[0] | DFRQ_5VX1 |  0.489 |   1.665 |   24.222 | 
     | g1643/A                   |   v   | Filter_out1_1[0] | AND2_5VX2 |  0.000 |   1.665 |   24.222 | 
     | g1643/Q                   |   v   | n_61             | AND2_5VX2 |  0.330 |   1.996 |   24.553 | 
     | FE_PHC3142_n_61/A         |   v   | n_61             | IN_5VX8   |  0.000 |   1.996 |   24.553 | 
     | FE_PHC3142_n_61/Q         |   ^   | FE_PHN3142_n_61  | IN_5VX8   |  0.096 |   2.091 |   24.648 | 
     | FE_PHC3087_n_61/A         |   ^   | FE_PHN3142_n_61  | IN_5VX8   |  0.000 |   2.091 |   24.648 | 
     | FE_PHC3087_n_61/Q         |   v   | FE_PHN3087_n_61  | IN_5VX8   |  0.075 |   2.166 |   24.723 | 
     | FE_PHC5811_n_61/A         |   v   | FE_PHN3087_n_61  | IN_5VX8   |  0.000 |   2.166 |   24.723 | 
     | FE_PHC5811_n_61/Q         |   ^   | FE_PHN5811_n_61  | IN_5VX8   |  0.072 |   2.239 |   24.795 | 
     | FE_PHC5775_n_61/A         |   ^   | FE_PHN5811_n_61  | IN_5VX8   |  0.000 |   2.239 |   24.795 | 
     | FE_PHC5775_n_61/Q         |   v   | FE_PHN5775_n_61  | IN_5VX8   |  0.048 |   2.287 |   24.844 | 
     | FE_PHC5887_n_61/A         |   v   | FE_PHN5775_n_61  | BU_5VX2   | -0.001 |   2.286 |   24.843 | 
     | FE_PHC5887_n_61/Q         |   v   | FE_PHN5887_n_61  | BU_5VX2   |  0.210 |   2.495 |   25.052 | 
     | Downsample4_out1_reg[0]/D |   v   | FE_PHN5887_n_61  | DFRQ_5VX4 |  0.000 |   2.495 |   25.052 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |  -22.557 | 
     | Downsample4_out1_reg[0]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.557 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Downsample4_out1_reg[16]/C 
Endpoint:   Downsample4_out1_reg[16]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[16]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.043
  Arrival Time                  2.492
  Slack Time                  -22.552
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |        Net        |   Cell    |  Delay | Arrival | Required | 
     |                            |       |                   |           |        |  Time   |   Time   | 
     |----------------------------+-------+-------------------+-----------+--------+---------+----------| 
     | clk                        |   ^   | clk               |           |        |   0.000 |   22.552 | 
     | clk__L1_I0/A               |   ^   | clk               | IN_5VX16  |  0.000 |   0.000 |   22.552 | 
     | clk__L1_I0/Q               |   v   | clk__L1_N0        | IN_5VX16  |  0.335 |   0.335 |   22.887 | 
     | clk__L2_I0/A               |   v   | clk__L1_N0        | IN_5VX16  |  0.007 |   0.342 |   22.894 | 
     | clk__L2_I0/Q               |   ^   | clk__L2_N0        | IN_5VX16  |  0.377 |   0.719 |   23.271 | 
     | clk__L3_I0/A               |   ^   | clk__L2_N0        | BU_5VX16  |  0.001 |   0.720 |   23.272 | 
     | clk__L3_I0/Q               |   ^   | clk__L3_N0        | BU_5VX16  |  0.222 |   0.942 |   23.493 | 
     | clk__L4_I0/A               |   ^   | clk__L3_N0        | BU_5VX16  |  0.006 |   0.948 |   23.500 | 
     | clk__L4_I0/Q               |   ^   | clk__L4_N0        | BU_5VX16  |  0.222 |   1.170 |   23.722 | 
     | Filter_out1_1_reg[16]/C    |   ^   | clk__L4_N0        | DFRQ_5VX1 |  0.006 |   1.176 |   23.727 | 
     | Filter_out1_1_reg[16]/Q    |   v   | Filter_out1_1[16] | DFRQ_5VX1 |  0.491 |   1.667 |   24.219 | 
     | g1645/A                    |   v   | Filter_out1_1[16] | AND2_5VX2 |  0.000 |   1.667 |   24.219 | 
     | g1645/Q                    |   v   | n_59              | AND2_5VX2 |  0.282 |   1.949 |   24.501 | 
     | FE_PHC3143_n_59/A          |   v   | n_59              | IN_5VX4   |  0.000 |   1.949 |   24.501 | 
     | FE_PHC3143_n_59/Q          |   ^   | FE_PHN3143_n_59   | IN_5VX4   |  0.112 |   2.061 |   24.612 | 
     | FE_PHC3084_n_59/A          |   ^   | FE_PHN3143_n_59   | IN_5VX8   |  0.000 |   2.061 |   24.612 | 
     | FE_PHC3084_n_59/Q          |   v   | FE_PHN3084_n_59   | IN_5VX8   |  0.074 |   2.135 |   24.686 | 
     | FE_PHC5806_n_59/A          |   v   | FE_PHN3084_n_59   | IN_5VX8   |  0.000 |   2.135 |   24.686 | 
     | FE_PHC5806_n_59/Q          |   ^   | FE_PHN5806_n_59   | IN_5VX8   |  0.071 |   2.206 |   24.757 | 
     | FE_PHC5766_n_59/A          |   ^   | FE_PHN5806_n_59   | IN_5VX8   |  0.000 |   2.206 |   24.757 | 
     | FE_PHC5766_n_59/Q          |   v   | FE_PHN5766_n_59   | IN_5VX8   |  0.050 |   2.256 |   24.807 | 
     | FE_PHC5866_n_59/A          |   v   | FE_PHN5766_n_59   | BU_5VX1   | -0.001 |   2.255 |   24.806 | 
     | FE_PHC5866_n_59/Q          |   v   | FE_PHN5866_n_59   | BU_5VX1   |  0.237 |   2.492 |   25.043 | 
     | Downsample4_out1_reg[16]/D |   v   | FE_PHN5866_n_59   | DFRQ_5VX4 |  0.000 |   2.492 |   25.043 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                            |       |         |           |       |  Time   |   Time   | 
     |----------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                    |   ^   | clk_1_5 |           |       |   0.000 |  -22.552 | 
     | Downsample4_out1_reg[16]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.552 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin Downsample4_out1_reg[6]/C 
Endpoint:   Downsample4_out1_reg[6]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[6]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.063
  Arrival Time                  2.513
  Slack Time                  -22.550
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |   22.550 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |   22.550 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.335 |   0.335 |   22.885 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.007 |   0.342 |   22.892 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.384 |   0.726 |   23.276 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.005 |   0.731 |   23.281 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.220 |   0.952 |   23.502 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.003 |   0.955 |   23.505 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.217 |   1.172 |   23.722 | 
     | Filter_out1_1_reg[6]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.007 |   1.179 |   23.729 | 
     | Filter_out1_1_reg[6]/Q    |   v   | Filter_out1_1[6] | DFRQ_5VX1 | 0.515 |   1.694 |   24.244 | 
     | g1655/A                   |   v   | Filter_out1_1[6] | AND2_5VX2 | 0.000 |   1.694 |   24.244 | 
     | g1655/Q                   |   v   | n_49             | AND2_5VX2 | 0.330 |   2.024 |   24.574 | 
     | FE_PHC5512_n_49/A         |   v   | n_49             | IN_5VX8   | 0.000 |   2.024 |   24.574 | 
     | FE_PHC5512_n_49/Q         |   ^   | FE_PHN5512_n_49  | IN_5VX8   | 0.094 |   2.118 |   24.668 | 
     | FE_PHC3016_n_49/A         |   ^   | FE_PHN5512_n_49  | IN_5VX8   | 0.000 |   2.118 |   24.668 | 
     | FE_PHC3016_n_49/Q         |   v   | FE_PHN3016_n_49  | IN_5VX8   | 0.072 |   2.190 |   24.740 | 
     | FE_PHC5821_n_49/A         |   v   | FE_PHN3016_n_49  | IN_5VX8   | 0.000 |   2.190 |   24.740 | 
     | FE_PHC5821_n_49/Q         |   ^   | FE_PHN5821_n_49  | IN_5VX8   | 0.073 |   2.263 |   24.813 | 
     | FE_PHC5871_n_49/A         |   ^   | FE_PHN5821_n_49  | BU_5VX12  | 0.001 |   2.265 |   24.815 | 
     | FE_PHC5871_n_49/Q         |   ^   | FE_PHN5871_n_49  | BU_5VX12  | 0.204 |   2.468 |   25.018 | 
     | FE_PHC5771_n_49/A         |   ^   | FE_PHN5871_n_49  | IN_5VX8   | 0.001 |   2.469 |   25.019 | 
     | FE_PHC5771_n_49/Q         |   v   | FE_PHN5771_n_49  | IN_5VX8   | 0.045 |   2.513 |   25.063 | 
     | Downsample4_out1_reg[6]/D |   v   | FE_PHN5771_n_49  | DFRQ_5VX4 | 0.000 |   2.513 |   25.063 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |  -22.550 | 
     | Downsample4_out1_reg[6]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.550 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin Downsample4_out1_reg[4]/C 
Endpoint:   Downsample4_out1_reg[4]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[4]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.064
  Arrival Time                  2.521
  Slack Time                  -22.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |   22.543 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |   22.543 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.335 |   0.335 |   22.878 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.007 |   0.342 |   22.885 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.384 |   0.726 |   23.269 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.005 |   0.731 |   23.274 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.220 |   0.952 |   23.495 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.003 |   0.955 |   23.498 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.217 |   1.172 |   23.715 | 
     | Filter_out1_1_reg[4]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.007 |   1.179 |   23.722 | 
     | Filter_out1_1_reg[4]/Q    |   v   | Filter_out1_1[4] | DFRQ_5VX1 | 0.526 |   1.705 |   24.248 | 
     | g1641/A                   |   v   | Filter_out1_1[4] | AND2_5VX2 | 0.000 |   1.705 |   24.248 | 
     | g1641/Q                   |   v   | n_63             | AND2_5VX2 | 0.335 |   2.040 |   24.583 | 
     | FE_PHC3141_n_63/A         |   v   | n_63             | IN_5VX8   | 0.000 |   2.040 |   24.583 | 
     | FE_PHC3141_n_63/Q         |   ^   | FE_PHN3141_n_63  | IN_5VX8   | 0.092 |   2.132 |   24.675 | 
     | FE_PHC3007_n_63/A         |   ^   | FE_PHN3141_n_63  | IN_5VX8   | 0.000 |   2.132 |   24.675 | 
     | FE_PHC3007_n_63/Q         |   v   | FE_PHN3007_n_63  | IN_5VX8   | 0.070 |   2.202 |   24.745 | 
     | FE_PHC5823_n_63/A         |   v   | FE_PHN3007_n_63  | IN_5VX8   | 0.000 |   2.202 |   24.745 | 
     | FE_PHC5823_n_63/Q         |   ^   | FE_PHN5823_n_63  | IN_5VX8   | 0.075 |   2.277 |   24.820 | 
     | FE_PHC5872_n_63/A         |   ^   | FE_PHN5823_n_63  | BU_5VX12  | 0.002 |   2.279 |   24.822 | 
     | FE_PHC5872_n_63/Q         |   ^   | FE_PHN5872_n_63  | BU_5VX12  | 0.199 |   2.478 |   25.021 | 
     | FE_PHC5776_n_63/A         |   ^   | FE_PHN5872_n_63  | IN_5VX8   | 0.000 |   2.478 |   25.021 | 
     | FE_PHC5776_n_63/Q         |   v   | FE_PHN5776_n_63  | IN_5VX8   | 0.043 |   2.521 |   25.064 | 
     | Downsample4_out1_reg[4]/D |   v   | FE_PHN5776_n_63  | DFRQ_5VX4 | 0.000 |   2.521 |   25.064 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |  -22.543 | 
     | Downsample4_out1_reg[4]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.543 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin Downsample4_out1_reg[7]/C 
Endpoint:   Downsample4_out1_reg[7]/D (v) checked with  leading edge of 'clk_1_
5'
Beginpoint: Filter_out1_1_reg[7]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                  25.000
= Required Time                25.063
  Arrival Time                  2.543
  Slack Time                  -22.520
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net        |   Cell    | Delay | Arrival | Required | 
     |                           |       |                  |           |       |  Time   |   Time   | 
     |---------------------------+-------+------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk              |           |       |   0.000 |   22.520 | 
     | clk__L1_I0/A              |   ^   | clk              | IN_5VX16  | 0.000 |   0.000 |   22.520 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0       | IN_5VX16  | 0.335 |   0.335 |   22.855 | 
     | clk__L2_I2/A              |   v   | clk__L1_N0       | IN_5VX16  | 0.007 |   0.342 |   22.862 | 
     | clk__L2_I2/Q              |   ^   | clk__L2_N2       | IN_5VX16  | 0.384 |   0.726 |   23.246 | 
     | clk__L3_I4/A              |   ^   | clk__L2_N2       | BU_5VX12  | 0.005 |   0.731 |   23.251 | 
     | clk__L3_I4/Q              |   ^   | clk__L3_N4       | BU_5VX12  | 0.220 |   0.952 |   23.471 | 
     | clk__L4_I10/A             |   ^   | clk__L3_N4       | BU_5VX16  | 0.003 |   0.955 |   23.475 | 
     | clk__L4_I10/Q             |   ^   | clk__L4_N10      | BU_5VX16  | 0.217 |   1.172 |   23.692 | 
     | Filter_out1_1_reg[7]/C    |   ^   | clk__L4_N10      | DFRQ_5VX1 | 0.007 |   1.179 |   23.699 | 
     | Filter_out1_1_reg[7]/Q    |   v   | Filter_out1_1[7] | DFRQ_5VX1 | 0.511 |   1.690 |   24.210 | 
     | g1627/A                   |   v   | Filter_out1_1[7] | AND2_5VX2 | 0.000 |   1.690 |   24.210 | 
     | g1627/Q                   |   v   | n_77             | AND2_5VX2 | 0.337 |   2.027 |   24.547 | 
     | FE_PHC3156_n_77/A         |   v   | n_77             | IN_5VX8   | 0.001 |   2.028 |   24.548 | 
     | FE_PHC3156_n_77/Q         |   ^   | FE_PHN3156_n_77  | IN_5VX8   | 0.079 |   2.108 |   24.628 | 
     | FE_PHC5873_n_77/A         |   ^   | FE_PHN3156_n_77  | BU_5VX6   | 0.000 |   2.108 |   24.628 | 
     | FE_PHC5873_n_77/Q         |   ^   | FE_PHN5873_n_77  | BU_5VX6   | 0.233 |   2.341 |   24.861 | 
     | FE_PHC3013_n_77/A         |   ^   | FE_PHN5873_n_77  | IN_5VX8   | 0.001 |   2.343 |   24.862 | 
     | FE_PHC3013_n_77/Q         |   v   | FE_PHN3013_n_77  | IN_5VX8   | 0.079 |   2.422 |   24.941 | 
     | FE_PHC5812_n_77/A         |   v   | FE_PHN3013_n_77  | IN_5VX8   | 0.001 |   2.423 |   24.943 | 
     | FE_PHC5812_n_77/Q         |   ^   | FE_PHN5812_n_77  | IN_5VX8   | 0.073 |   2.496 |   25.015 | 
     | FE_PHC5770_n_77/A         |   ^   | FE_PHN5812_n_77  | IN_5VX8   | 0.000 |   2.496 |   25.015 | 
     | FE_PHC5770_n_77/Q         |   v   | FE_PHN5770_n_77  | IN_5VX8   | 0.047 |   2.543 |   25.063 | 
     | Downsample4_out1_reg[7]/D |   v   | FE_PHN5770_n_77  | DFRQ_5VX4 | 0.000 |   2.543 |   25.063 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |       |         |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------+-----------+-------+---------+----------| 
     | clk_1_5                   |   ^   | clk_1_5 |           |       |   0.000 |  -22.520 | 
     | Downsample4_out1_reg[7]/C |   ^   | clk_1_5 | DFRQ_5VX4 | 0.000 |   0.000 |  -22.520 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin Filter_1_1/b_2_2_out1_1_reg[44]/C 
Endpoint:   Filter_1_1/b_2_2_out1_1_reg[44]/D (v) checked with  leading edge of 
'clk'
Beginpoint: Filter_1_1/b_2_2_out1_1_reg[44]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.252
+ Hold                          0.098
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.349
  Arrival Time                  6.142
  Slack Time                   -0.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                        |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                    |           |       |   0.000 |    0.207 | 
     | clk__L1_I0/A                             |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |    0.207 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                             | IN_5VX16  | 0.335 |   0.335 |    0.543 | 
     | clk__L2_I3/A                             |   v   | clk__L1_N0                             | IN_5VX16  | 0.007 |   0.342 |    0.550 | 
     | clk__L2_I3/Q                             |   ^   | clk__L2_N3                             | IN_5VX16  | 0.387 |   0.729 |    0.936 | 
     | clk__L3_I6/A                             |   ^   | clk__L2_N3                             | BU_5VX16  | 0.006 |   0.735 |    0.942 | 
     | clk__L3_I6/Q                             |   ^   | clk__L3_N6                             | BU_5VX16  | 0.198 |   0.933 |    1.140 | 
     | clk__L4_I13/A                            |   ^   | clk__L3_N6                             | BU_5VX16  | 0.002 |   0.935 |    1.142 | 
     | clk__L4_I13/Q                            |   ^   | clk__L4_N13                            | BU_5VX16  | 0.243 |   1.178 |    1.385 | 
     | Filter_1_1/b_2_2_out1_1_reg[44]/C        |   ^   | clk__L4_N13                            | DFRQ_5VX2 | 0.009 |   1.187 |    1.394 | 
     | Filter_1_1/b_2_2_out1_1_reg[44]/Q        |   v   | Filter_1_1/b_2_2_out1_1[44]            | DFRQ_5VX2 | 0.622 |   1.809 |    2.016 | 
     | Filter_1_1/FE_PHC4517_b_2_2_out1_1_44_/A |   v   | Filter_1_1/b_2_2_out1_1[44]            | BU_5VX1   | 0.000 |   1.809 |    2.016 | 
     | Filter_1_1/FE_PHC4517_b_2_2_out1_1_44_/Q |   v   | Filter_1_1/FE_PHN4517_b_2_2_out1_1_44_ | BU_5VX1   | 0.215 |   2.025 |    2.232 | 
     | Filter_1_1/FE_PHC3668_b_2_2_out1_1_44_/A |   v   | Filter_1_1/FE_PHN4517_b_2_2_out1_1_44_ | DLY1_5VX1 | 0.000 |   2.025 |    2.232 | 
     | Filter_1_1/FE_PHC3668_b_2_2_out1_1_44_/Q |   v   | Filter_1_1/FE_PHN3668_b_2_2_out1_1_44_ | DLY1_5VX1 | 0.846 |   2.871 |    3.078 | 
     | Filter_1_1/FE_PHC2419_b_2_2_out1_1_44_/A |   v   | Filter_1_1/FE_PHN3668_b_2_2_out1_1_44_ | BU_5VX0   | 0.000 |   2.871 |    3.078 | 
     | Filter_1_1/FE_PHC2419_b_2_2_out1_1_44_/Q |   v   | Filter_1_1/FE_PHN2419_b_2_2_out1_1_44_ | BU_5VX0   | 0.622 |   3.493 |    3.700 | 
     | Filter_1_1/FE_PHC4760_b_2_2_out1_1_44_/A |   v   | Filter_1_1/FE_PHN2419_b_2_2_out1_1_44_ | DLY2_5VX1 | 0.002 |   3.494 |    3.702 | 
     | Filter_1_1/FE_PHC4760_b_2_2_out1_1_44_/Q |   v   | Filter_1_1/FE_PHN4760_b_2_2_out1_1_44_ | DLY2_5VX1 | 2.269 |   5.764 |    5.971 | 
     | Filter_1_1/g18435/A                      |   v   | Filter_1_1/FE_PHN4760_b_2_2_out1_1_44_ | AN22_5VX1 | 0.002 |   5.766 |    5.973 | 
     | Filter_1_1/g18435/Q                      |   ^   | Filter_1_1/n_305                       | AN22_5VX1 | 0.278 |   6.044 |    6.251 | 
     | Filter_1_1/g18138/A                      |   ^   | Filter_1_1/n_305                       | NO2_5VX1  | 0.000 |   6.044 |    6.251 | 
     | Filter_1_1/g18138/Q                      |   v   | Filter_1_1/n_681                       | NO2_5VX1  | 0.098 |   6.142 |    6.349 | 
     | Filter_1_1/b_2_2_out1_1_reg[44]/D        |   v   | Filter_1_1/n_681                       | DFRQ_5VX2 | 0.000 |   6.142 |    6.349 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk         |           |       |   0.000 |   -0.207 | 
     | clk__L1_I0/A                      |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -0.207 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.136 | 
     | clk__L2_I3/A                      |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.145 | 
     | clk__L2_I3/Q                      |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.547 | 
     | clk__L3_I6/A                      |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.555 | 
     | clk__L3_I6/Q                      |   ^   | clk__L3_N6  | BU_5VX16  | 0.209 |   0.971 |    0.764 | 
     | clk__L4_I13/A                     |   ^   | clk__L3_N6  | BU_5VX16  | 0.003 |   0.974 |    0.767 | 
     | clk__L4_I13/Q                     |   ^   | clk__L4_N13 | BU_5VX16  | 0.265 |   1.239 |    1.032 | 
     | Filter_1_1/b_2_2_out1_1_reg[44]/C |   ^   | clk__L4_N13 | DFRQ_5VX2 | 0.012 |   1.252 |    1.044 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin Filter_1_1/FootDelay2_out1_reg[4]/C 
Endpoint:   Filter_1_1/FootDelay2_out1_reg[4]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: Filter_1_1/FootDelay2_out1_reg[4]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.280
+ Hold                          0.098
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.378
  Arrival Time                  6.184
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                          |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                      |           |       |   0.000 |    0.195 | 
     | clk__L1_I0/A                               |   ^   | clk                                      | IN_5VX16  | 0.000 |   0.000 |    0.195 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0                               | IN_5VX16  | 0.335 |   0.335 |    0.530 | 
     | clk__L2_I1/A                               |   v   | clk__L1_N0                               | IN_5VX16  | 0.007 |   0.342 |    0.537 | 
     | clk__L2_I1/Q                               |   ^   | clk__L2_N1                               | IN_5VX16  | 0.386 |   0.729 |    0.923 | 
     | clk__L3_I3/A                               |   ^   | clk__L2_N1                               | BU_5VX16  | 0.005 |   0.734 |    0.928 | 
     | clk__L3_I3/Q                               |   ^   | clk__L3_N3                               | BU_5VX16  | 0.210 |   0.944 |    1.138 | 
     | clk__L4_I7/A                               |   ^   | clk__L3_N3                               | BU_5VX16  | 0.003 |   0.947 |    1.142 | 
     | clk__L4_I7/Q                               |   ^   | clk__L4_N7                               | BU_5VX16  | 0.244 |   1.192 |    1.386 | 
     | Filter_1_1/FootDelay2_out1_reg[4]/C        |   ^   | clk__L4_N7                               | DFRQ_5VX1 | 0.014 |   1.206 |    1.401 | 
     | Filter_1_1/FootDelay2_out1_reg[4]/Q        |   v   | Filter_1_1/FootDelay2_out1[4]            | DFRQ_5VX1 | 0.495 |   1.701 |    1.896 | 
     | Filter_1_1/FE_PHC1695_FootDelay2_out1_4_/A |   v   | Filter_1_1/FootDelay2_out1[4]            | BU_5VX0   | 0.000 |   1.701 |    1.896 | 
     | Filter_1_1/FE_PHC1695_FootDelay2_out1_4_/Q |   v   | Filter_1_1/FE_PHN1695_FootDelay2_out1_4_ | BU_5VX0   | 0.220 |   1.921 |    2.116 | 
     | Filter_1_1/FE_PHC2165_FootDelay2_out1_4_/A |   v   | Filter_1_1/FE_PHN1695_FootDelay2_out1_4_ | BU_5VX0   | 0.000 |   1.921 |    2.116 | 
     | Filter_1_1/FE_PHC2165_FootDelay2_out1_4_/Q |   v   | Filter_1_1/FE_PHN2165_FootDelay2_out1_4_ | BU_5VX0   | 0.205 |   2.126 |    2.321 | 
     | Filter_1_1/FE_PHC996_FootDelay2_out1_4_/A  |   v   | Filter_1_1/FE_PHN2165_FootDelay2_out1_4_ | BU_5VX0   | 0.000 |   2.126 |    2.321 | 
     | Filter_1_1/FE_PHC996_FootDelay2_out1_4_/Q  |   v   | Filter_1_1/FE_PHN996_FootDelay2_out1_4_  | BU_5VX0   | 0.411 |   2.538 |    2.732 | 
     | Filter_1_1/FE_PHC2616_FootDelay2_out1_4_/A |   v   | Filter_1_1/FE_PHN996_FootDelay2_out1_4_  | BU_5VX0   | 0.000 |   2.538 |    2.732 | 
     | Filter_1_1/FE_PHC2616_FootDelay2_out1_4_/Q |   v   | Filter_1_1/FE_PHN2616_FootDelay2_out1_4_ | BU_5VX0   | 0.394 |   2.932 |    3.126 | 
     | Filter_1_1/FE_PHC5379_FootDelay2_out1_4_/A |   v   | Filter_1_1/FE_PHN2616_FootDelay2_out1_4_ | BU_5VX3   | 0.000 |   2.932 |    3.126 | 
     | Filter_1_1/FE_PHC5379_FootDelay2_out1_4_/Q |   v   | Filter_1_1/FE_PHN5379_FootDelay2_out1_4_ | BU_5VX3   | 0.301 |   3.233 |    3.428 | 
     | Filter_1_1/FE_PHC5413_FootDelay2_out1_4_/A |   v   | Filter_1_1/FE_PHN5379_FootDelay2_out1_4_ | DLY2_5VX1 | 0.002 |   3.235 |    3.429 | 
     | Filter_1_1/FE_PHC5413_FootDelay2_out1_4_/Q |   v   | Filter_1_1/FE_PHN5413_FootDelay2_out1_4_ | DLY2_5VX1 | 2.079 |   5.313 |    5.508 | 
     | Filter_1_1/FE_PHC5307_FootDelay2_out1_4_/A |   v   | Filter_1_1/FE_PHN5413_FootDelay2_out1_4_ | BU_5VX0   | 0.003 |   5.316 |    5.510 | 
     | Filter_1_1/FE_PHC5307_FootDelay2_out1_4_/Q |   v   | Filter_1_1/FE_PHN5307_FootDelay2_out1_4_ | BU_5VX0   | 0.368 |   5.684 |    5.878 | 
     | Filter_1_1/g17852/C                        |   v   | Filter_1_1/FE_PHN5307_FootDelay2_out1_4_ | AO22_5VX1 | 0.000 |   5.684 |    5.878 | 
     | Filter_1_1/g17852/Q                        |   v   | Filter_1_1/n_802                         | AO22_5VX1 | 0.305 |   5.988 |    6.183 | 
     | Filter_1_1/FE_PHC3996_n_802/A              |   v   | Filter_1_1/n_802                         | BU_5VX0   | 0.000 |   5.988 |    6.183 | 
     | Filter_1_1/FE_PHC3996_n_802/Q              |   v   | Filter_1_1/FE_PHN3996_n_802              | BU_5VX0   | 0.195 |   6.184 |    6.378 | 
     | Filter_1_1/FootDelay2_out1_reg[4]/D        |   v   | Filter_1_1/FE_PHN3996_n_802              | DFRQ_5VX1 | 0.000 |   6.184 |    6.378 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                 |   ^   | clk        |           |       |   0.000 |   -0.195 | 
     | clk__L1_I0/A                        |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.194 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.148 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.158 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.560 | 
     | clk__L3_I3/A                        |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.567 | 
     | clk__L3_I3/Q                        |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    0.794 | 
     | clk__L4_I7/A                        |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    0.799 | 
     | clk__L4_I7/Q                        |   ^   | clk__L4_N7 | BU_5VX16  | 0.268 |   1.261 |    1.067 | 
     | Filter_1_1/FootDelay2_out1_reg[4]/C |   ^   | clk__L4_N7 | DFRQ_5VX1 | 0.019 |   1.280 |    1.085 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin Filter_1_1/FootDelay1_out1_reg[17]/C 
Endpoint:   Filter_1_1/FootDelay1_out1_reg[17]/D   (^) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/delayMatch_reg_reg[1][15]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.290
+ Hold                         -0.010
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.280
  Arrival Time                  6.119
  Slack Time                   -0.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |    0.161 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |    0.161 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.335 |   0.335 |    0.496 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.007 |   0.342 |    0.503 | 
     | clk__L2_I1/Q                                       |   ^   | clk__L2_N1                                         | IN_5VX16   | 0.386 |   0.729 |    0.890 | 
     | clk__L3_I3/A                                       |   ^   | clk__L2_N1                                         | BU_5VX16   | 0.005 |   0.734 |    0.895 | 
     | clk__L3_I3/Q                                       |   ^   | clk__L3_N3                                         | BU_5VX16   | 0.210 |   0.944 |    1.105 | 
     | clk__L4_I7/A                                       |   ^   | clk__L3_N3                                         | BU_5VX16   | 0.003 |   0.947 |    1.108 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7                                         | BU_5VX16   | 0.244 |   1.192 |    1.353 | 
     | Filter_1_1/delayMatch_reg_reg[1][15]/C             |   ^   | clk__L4_N7                                         | DFRQ_5VX2  | 0.007 |   1.199 |    1.359 | 
     | Filter_1_1/delayMatch_reg_reg[1][15]/Q             |   v   | Filter_1_1/s_1_out1_3[15]                          | DFRQ_5VX2  | 0.674 |   1.872 |    2.033 | 
     | Filter_1_1/add_514_48/g1198/B                      |   v   | Filter_1_1/s_1_out1_3[15]                          | NA2_5VX1   | 0.000 |   1.873 |    2.034 | 
     | Filter_1_1/add_514_48/g1198/Q                      |   ^   | Filter_1_1/add_514_48/n_14                         | NA2_5VX1   | 0.275 |   2.148 |    2.309 | 
     | Filter_1_1/add_514_48/g1122/C                      |   ^   | Filter_1_1/add_514_48/n_14                         | NA22_5VX2  | 0.000 |   2.148 |    2.309 | 
     | Filter_1_1/add_514_48/g1122/Q                      |   v   | Filter_1_1/HeadSum1_add_temp[19]                   | NA22_5VX2  | 0.164 |   2.312 |    2.473 | 
     | Filter_1_1/FE_OFC94_HeadSum1_add_temp_19_/A        |   v   | Filter_1_1/HeadSum1_add_temp[19]                   | BU_5VX12   | 0.000 |   2.312 |    2.473 | 
     | Filter_1_1/FE_OFC94_HeadSum1_add_temp_19_/Q        |   v   | Filter_1_1/FE_OFN94_HeadSum1_add_temp_19_          | BU_5VX12   | 0.282 |   2.595 |    2.756 | 
     | Filter_1_1/FE_PHC2183_FE_OFN94_HeadSum1_add_temp_1 |   v   | Filter_1_1/FE_OFN94_HeadSum1_add_temp_19_          | BU_5VX8    | 0.015 |   2.610 |    2.771 | 
     | 9_/A                                               |       |                                                    |            |       |         |          | 
     | Filter_1_1/FE_PHC2183_FE_OFN94_HeadSum1_add_temp_1 |   v   | Filter_1_1/FE_PHN2183_FE_OFN94_HeadSum1_add_temp_1 | BU_5VX8    | 0.180 |   2.789 |    2.950 | 
     | 9_/Q                                               |       | 9_                                                 |            |       |         |          | 
     | Filter_1_1/FE_PHC3737_FE_OFN94_HeadSum1_add_temp_1 |   v   | Filter_1_1/FE_PHN2183_FE_OFN94_HeadSum1_add_temp_1 | DLY2_5VX1  | 0.000 |   2.789 |    2.950 | 
     | 9_/A                                               |       | 9_                                                 |            |       |         |          | 
     | Filter_1_1/FE_PHC3737_FE_OFN94_HeadSum1_add_temp_1 |   v   | Filter_1_1/FE_PHN3737_FE_OFN94_HeadSum1_add_temp_1 | DLY2_5VX1  | 2.218 |   5.008 |    5.169 | 
     | 9_/Q                                               |       | 9_                                                 |            |       |         |          | 
     | Filter_1_1/inc_add_458_33_21/g2/B                  |   v   | Filter_1_1/FE_PHN3737_FE_OFN94_HeadSum1_add_temp_1 | EN2_5VX2   | 0.004 |   5.012 |    5.173 | 
     |                                                    |       | 9_                                                 |            |       |         |          | 
     | Filter_1_1/inc_add_458_33_21/g2/Q                  |   v   | Filter_1_1/n_1588                                  | EN2_5VX2   | 0.272 |   5.283 |    5.444 | 
     | Filter_1_1/sub_464_48/g550/AN                      |   v   | Filter_1_1/n_1588                                  | NA2I1_5VX1 | 0.000 |   5.283 |    5.444 | 
     | Filter_1_1/sub_464_48/g550/Q                       |   v   | Filter_1_1/sub_464_48/n_38                         | NA2I1_5VX1 | 0.327 |   5.611 |    5.772 | 
     | Filter_1_1/sub_464_48/g490/C                       |   v   | Filter_1_1/sub_464_48/n_38                         | NA22_5VX2  | 0.000 |   5.611 |    5.772 | 
     | Filter_1_1/sub_464_48/g490/Q                       |   ^   | Filter_1_1/FootSum1_sub_temp[19]                   | NA22_5VX2  | 0.172 |   5.783 |    5.944 | 
     | Filter_1_1/g18185/A                                |   ^   | Filter_1_1/FootSum1_sub_temp[19]                   | AO22_5VX1  | 0.000 |   5.783 |    5.944 | 
     | Filter_1_1/g18185/Q                                |   ^   | Filter_1_1/n_824                                   | AO22_5VX1  | 0.336 |   6.119 |    6.280 | 
     | Filter_1_1/FootDelay1_out1_reg[17]/D               |   ^   | Filter_1_1/n_824                                   | DFRQ_5VX4  | 0.000 |   6.119 |    6.280 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                  |   ^   | clk        |           |       |   0.000 |   -0.161 | 
     | clk__L1_I0/A                         |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.161 | 
     | clk__L1_I0/Q                         |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.182 | 
     | clk__L2_I1/A                         |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.191 | 
     | clk__L2_I1/Q                         |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.593 | 
     | clk__L3_I2/A                         |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.761 |    0.600 | 
     | clk__L3_I2/Q                         |   ^   | clk__L3_N2 | BU_5VX16  | 0.228 |   0.990 |    0.829 | 
     | clk__L4_I6/A                         |   ^   | clk__L3_N2 | BU_5VX16  | 0.006 |   0.996 |    0.835 | 
     | clk__L4_I6/Q                         |   ^   | clk__L4_N6 | BU_5VX16  | 0.279 |   1.275 |    1.114 | 
     | Filter_1_1/FootDelay1_out1_reg[17]/C |   ^   | clk__L4_N6 | DFRQ_5VX4 | 0.015 |   1.290 |    1.129 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin Filter_1_1/BodyDelay22_out1_reg[7]/C 
Endpoint:   Filter_1_1/BodyDelay22_out1_reg[7]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: Filter_1_1/b_2_2_out1_1_reg[46]/Q    (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.280
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.353
  Arrival Time                  6.245
  Slack Time                   -0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                |       |                                              |            |       |  Time   |   Time   | 
     |------------------------------------------------+-------+----------------------------------------------+------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                          |            |       |   0.000 |    0.108 | 
     | clk__L1_I0/A                                   |   ^   | clk                                          | IN_5VX16   | 0.000 |   0.000 |    0.108 | 
     | clk__L1_I0/Q                                   |   v   | clk__L1_N0                                   | IN_5VX16   | 0.335 |   0.335 |    0.443 | 
     | clk__L2_I1/A                                   |   v   | clk__L1_N0                                   | IN_5VX16   | 0.007 |   0.342 |    0.450 | 
     | clk__L2_I1/Q                                   |   ^   | clk__L2_N1                                   | IN_5VX16   | 0.386 |   0.729 |    0.837 | 
     | clk__L3_I3/A                                   |   ^   | clk__L2_N1                                   | BU_5VX16   | 0.005 |   0.734 |    0.842 | 
     | clk__L3_I3/Q                                   |   ^   | clk__L3_N3                                   | BU_5VX16   | 0.210 |   0.944 |    1.052 | 
     | clk__L4_I7/A                                   |   ^   | clk__L3_N3                                   | BU_5VX16   | 0.003 |   0.947 |    1.055 | 
     | clk__L4_I7/Q                                   |   ^   | clk__L4_N7                                   | BU_5VX16   | 0.244 |   1.192 |    1.300 | 
     | Filter_1_1/b_2_2_out1_1_reg[46]/C              |   ^   | clk__L4_N7                                   | DFRQ_5VX2  | 0.009 |   1.200 |    1.308 | 
     | Filter_1_1/b_2_2_out1_1_reg[46]/Q              |   v   | Filter_1_1/b_2_2_out1_1[46]                  | DFRQ_5VX2  | 0.598 |   1.799 |    1.906 | 
     | Filter_1_1/g12130/B                            |   v   | Filter_1_1/b_2_2_out1_1[46]                  | NA4_5VX2   | 0.000 |   1.799 |    1.906 | 
     | Filter_1_1/g12130/Q                            |   ^   | Filter_1_1/n_1011                            | NA4_5VX2   | 0.187 |   1.985 |    2.093 | 
     | Filter_1_1/g12079/C                            |   ^   | Filter_1_1/n_1011                            | OR4_5VX2   | 0.000 |   1.985 |    2.093 | 
     | Filter_1_1/g12079/Q                            |   ^   | Filter_1_1/n_1038                            | OR4_5VX2   | 0.443 |   2.429 |    2.537 | 
     | Filter_1_1/g12074/B                            |   ^   | Filter_1_1/n_1038                            | NA2I1_5VX1 | 0.000 |   2.429 |    2.537 | 
     | Filter_1_1/g12074/Q                            |   v   | Filter_1_1/b_2_2_out1_2[6]                   | NA2I1_5VX1 | 0.187 |   2.616 |    2.724 | 
     | Filter_1_1/add_608_52/g466/C                   |   v   | Filter_1_1/b_2_2_out1_2[6]                   | EO3_5VX1   | 0.000 |   2.616 |    2.724 | 
     | Filter_1_1/add_608_52/g466/Q                   |   ^   | Filter_1_1/BodyLSum22_add_temp[6]            | EO3_5VX1   | 0.925 |   3.541 |    3.649 | 
     | Filter_1_1/FE_PHC5368_BodyLSum22_add_temp_6_/A |   ^   | Filter_1_1/BodyLSum22_add_temp[6]            | DLY1_5VX1  | 0.002 |   3.543 |    3.651 | 
     | Filter_1_1/FE_PHC5368_BodyLSum22_add_temp_6_/Q |   ^   | Filter_1_1/FE_PHN5368_BodyLSum22_add_temp_6_ | DLY1_5VX1  | 1.163 |   4.705 |    4.813 | 
     | Filter_1_1/FE_PHC5298_BodyLSum22_add_temp_6_/A |   ^   | Filter_1_1/FE_PHN5368_BodyLSum22_add_temp_6_ | BU_5VX0    | 0.002 |   4.707 |    4.815 | 
     | Filter_1_1/FE_PHC5298_BodyLSum22_add_temp_6_/Q |   ^   | Filter_1_1/FE_PHN5298_BodyLSum22_add_temp_6_ | BU_5VX0    | 0.344 |   5.051 |    5.159 | 
     | Filter_1_1/g18711/B                            |   ^   | Filter_1_1/FE_PHN5298_BodyLSum22_add_temp_6_ | NA22_5VX1  | 0.000 |   5.051 |    5.159 | 
     | Filter_1_1/g18711/Q                            |   ^   | Filter_1_1/BodyLSum22_out1[6]                | NA22_5VX1  | 0.335 |   5.386 |    5.494 | 
     | Filter_1_1/sub_620_52/g599/B                   |   ^   | Filter_1_1/BodyLSum22_out1[6]                | NA2I1_5VX2 | 0.000 |   5.386 |    5.494 | 
     | Filter_1_1/sub_620_52/g599/Q                   |   v   | Filter_1_1/sub_620_52/n_5                    | NA2I1_5VX2 | 0.100 |   5.486 |    5.594 | 
     | Filter_1_1/sub_620_52/g530/C                   |   v   | Filter_1_1/sub_620_52/n_5                    | NA22_5VX2  | 0.000 |   5.486 |    5.594 | 
     | Filter_1_1/sub_620_52/g530/Q                   |   ^   | Filter_1_1/sub_620_52/n_47                   | NA22_5VX2  | 0.134 |   5.620 |    5.728 | 
     | Filter_1_1/sub_620_52/g2/A                     |   ^   | Filter_1_1/sub_620_52/n_47                   | EN3_5VX1   | 0.000 |   5.620 |    5.728 | 
     | Filter_1_1/sub_620_52/g2/Q                     |   v   | Filter_1_1/BodyRSum22_sub_temp[7]            | EN3_5VX1   | 0.340 |   5.960 |    6.068 | 
     | Filter_1_1/g17427/A                            |   v   | Filter_1_1/BodyRSum22_sub_temp[7]            | NA22_5VX1  | 0.000 |   5.960 |    6.068 | 
     | Filter_1_1/g17427/Q                            |   v   | Filter_1_1/n_870                             | NA22_5VX1  | 0.285 |   6.245 |    6.353 | 
     | Filter_1_1/BodyDelay22_out1_reg[7]/D           |   v   | Filter_1_1/n_870                             | DFRQ_5VX4  | 0.000 |   6.245 |    6.353 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                  |   ^   | clk        |           |       |   0.000 |   -0.108 | 
     | clk__L1_I0/A                         |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.108 | 
     | clk__L1_I0/Q                         |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.235 | 
     | clk__L2_I1/A                         |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.244 | 
     | clk__L2_I1/Q                         |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.646 | 
     | clk__L3_I3/A                         |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.654 | 
     | clk__L3_I3/Q                         |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    0.880 | 
     | clk__L4_I7/A                         |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    0.885 | 
     | clk__L4_I7/Q                         |   ^   | clk__L4_N7 | BU_5VX16  | 0.268 |   1.261 |    1.153 | 
     | Filter_1_1/BodyDelay22_out1_reg[7]/C |   ^   | clk__L4_N7 | DFRQ_5VX4 | 0.019 |   1.280 |    1.172 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin Filter_1_1/FootDelay1_out1_reg[5]/C 
Endpoint:   Filter_1_1/FootDelay1_out1_reg[5]/D   (v) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/delayMatch_reg_reg[1][2]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.298
+ Hold                          0.099
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.397
  Arrival Time                  6.290
  Slack Time                   -0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                        |           |       |  -0.000 |    0.107 | 
     | clk__L1_I0/A                                 |   ^   | clk                                        | IN_5VX16  | 0.000 |  -0.000 |    0.107 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                                 | IN_5VX16  | 0.335 |   0.335 |    0.442 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0                                 | IN_5VX16  | 0.007 |   0.342 |    0.449 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1                                 | IN_5VX16  | 0.386 |   0.729 |    0.835 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1                                 | BU_5VX16  | 0.005 |   0.734 |    0.841 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3                                 | BU_5VX16  | 0.210 |   0.944 |    1.050 | 
     | clk__L4_I8/A                                 |   ^   | clk__L3_N3                                 | BU_5VX16  | 0.003 |   0.947 |    1.054 | 
     | clk__L4_I8/Q                                 |   ^   | clk__L4_N8                                 | BU_5VX16  | 0.244 |   1.191 |    1.298 | 
     | Filter_1_1/delayMatch_reg_reg[1][2]/C        |   ^   | clk__L4_N8                                 | DFRQ_5VX2 | 0.011 |   1.202 |    1.309 | 
     | Filter_1_1/delayMatch_reg_reg[1][2]/Q        |   v   | Filter_1_1/s_1_out1_3[2]                   | DFRQ_5VX2 | 0.697 |   1.899 |    2.005 | 
     | Filter_1_1/FE_PHC4445_s_1_out1_3_2_/A        |   v   | Filter_1_1/s_1_out1_3[2]                   | BU_5VX0   | 0.001 |   1.899 |    2.006 | 
     | Filter_1_1/FE_PHC4445_s_1_out1_3_2_/Q        |   v   | Filter_1_1/FE_PHN4445_s_1_out1_3_2_        | BU_5VX0   | 0.445 |   2.344 |    2.451 | 
     | Filter_1_1/FE_PHC4683_s_1_out1_3_2_/A        |   v   | Filter_1_1/FE_PHN4445_s_1_out1_3_2_        | DLY2_5VX1 | 0.001 |   2.345 |    2.452 | 
     | Filter_1_1/FE_PHC4683_s_1_out1_3_2_/Q        |   v   | Filter_1_1/FE_PHN4683_s_1_out1_3_2_        | DLY2_5VX1 | 2.106 |   4.452 |    4.558 | 
     | Filter_1_1/FE_PHC2564_s_1_out1_3_2_/A        |   v   | Filter_1_1/FE_PHN4683_s_1_out1_3_2_        | BU_5VX0   | 0.001 |   4.453 |    4.560 | 
     | Filter_1_1/FE_PHC2564_s_1_out1_3_2_/Q        |   v   | Filter_1_1/FE_PHN2564_s_1_out1_3_2_        | BU_5VX0   | 0.450 |   4.903 |    5.010 | 
     | Filter_1_1/sub_464_48/g585/C                 |   v   | Filter_1_1/FE_PHN2564_s_1_out1_3_2_        | EN3_5VX1  | 0.000 |   4.903 |    5.010 | 
     | Filter_1_1/sub_464_48/g585/Q                 |   v   | Filter_1_1/FootSum1_sub_temp[5]            | EN3_5VX1  | 0.506 |   5.409 |    5.516 | 
     | Filter_1_1/FE_PHC3966_FootSum1_sub_temp_5_/A |   v   | Filter_1_1/FootSum1_sub_temp[5]            | BU_5VX0   | 0.000 |   5.409 |    5.516 | 
     | Filter_1_1/FE_PHC3966_FootSum1_sub_temp_5_/Q |   v   | Filter_1_1/FE_PHN3966_FootSum1_sub_temp_5_ | BU_5VX0   | 0.218 |   5.627 |    5.734 | 
     | Filter_1_1/FE_PHC4524_FootSum1_sub_temp_5_/A |   v   | Filter_1_1/FE_PHN3966_FootSum1_sub_temp_5_ | BU_5VX0   | 0.000 |   5.627 |    5.734 | 
     | Filter_1_1/FE_PHC4524_FootSum1_sub_temp_5_/Q |   v   | Filter_1_1/FE_PHN4524_FootSum1_sub_temp_5_ | BU_5VX0   | 0.219 |   5.846 |    5.953 | 
     | Filter_1_1/FE_PHC4889_FootSum1_sub_temp_5_/A |   v   | Filter_1_1/FE_PHN4524_FootSum1_sub_temp_5_ | BU_5VX0   | 0.000 |   5.846 |    5.953 | 
     | Filter_1_1/FE_PHC4889_FootSum1_sub_temp_5_/Q |   v   | Filter_1_1/FE_PHN4889_FootSum1_sub_temp_5_ | BU_5VX0   | 0.230 |   6.076 |    6.183 | 
     | Filter_1_1/g17514/A                          |   v   | Filter_1_1/FE_PHN4889_FootSum1_sub_temp_5_ | NA22_5VX1 | 0.000 |   6.076 |    6.183 | 
     | Filter_1_1/g17514/Q                          |   v   | Filter_1_1/n_819                           | NA22_5VX1 | 0.214 |   6.290 |    6.397 | 
     | Filter_1_1/FootDelay1_out1_reg[5]/D          |   v   | Filter_1_1/n_819                           | DFRQ_5VX2 | 0.000 |   6.290 |    6.397 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |            |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                 |   ^   | clk        |           |       |   0.000 |   -0.107 | 
     | clk__L1_I0/A                        |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.107 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.236 | 
     | clk__L2_I1/A                        |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.245 | 
     | clk__L2_I1/Q                        |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.647 | 
     | clk__L3_I2/A                        |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.761 |    0.655 | 
     | clk__L3_I2/Q                        |   ^   | clk__L3_N2 | BU_5VX16  | 0.228 |   0.990 |    0.883 | 
     | clk__L4_I6/A                        |   ^   | clk__L3_N2 | BU_5VX16  | 0.006 |   0.996 |    0.889 | 
     | clk__L4_I6/Q                        |   ^   | clk__L4_N6 | BU_5VX16  | 0.279 |   1.275 |    1.168 | 
     | Filter_1_1/FootDelay1_out1_reg[5]/C |   ^   | clk__L4_N6 | DFRQ_5VX2 | 0.023 |   1.298 |    1.191 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin Filter_1_1/b_2_1_out1_1_reg[39]/C 
Endpoint:   Filter_1_1/b_2_1_out1_1_reg[39]/D (v) checked with  leading edge of 
'clk'
Beginpoint: Filter_1_1/b_2_1_out1_1_reg[39]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.275
+ Hold                          0.101
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.376
  Arrival Time                  6.270
  Slack Time                   -0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                        |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                    |           |       |   0.000 |    0.106 | 
     | clk__L1_I0/A                             |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |    0.106 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                             | IN_5VX16  | 0.335 |   0.335 |    0.441 | 
     | clk__L2_I1/A                             |   v   | clk__L1_N0                             | IN_5VX16  | 0.007 |   0.342 |    0.448 | 
     | clk__L2_I1/Q                             |   ^   | clk__L2_N1                             | IN_5VX16  | 0.386 |   0.729 |    0.835 | 
     | clk__L3_I3/A                             |   ^   | clk__L2_N1                             | BU_5VX16  | 0.005 |   0.734 |    0.840 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3                             | BU_5VX16  | 0.210 |   0.944 |    1.050 | 
     | clk__L4_I8/A                             |   ^   | clk__L3_N3                             | BU_5VX16  | 0.003 |   0.947 |    1.053 | 
     | clk__L4_I8/Q                             |   ^   | clk__L4_N8                             | BU_5VX16  | 0.244 |   1.191 |    1.297 | 
     | Filter_1_1/b_2_1_out1_1_reg[39]/C        |   ^   | clk__L4_N8                             | DFRQ_5VX1 | 0.012 |   1.203 |    1.309 | 
     | Filter_1_1/b_2_1_out1_1_reg[39]/Q        |   v   | Filter_1_1/b_2_1_out1_1[39]            | DFRQ_5VX1 | 0.545 |   1.748 |    1.854 | 
     | Filter_1_1/FE_PHC3449_b_2_1_out1_1_39_/A |   v   | Filter_1_1/b_2_1_out1_1[39]            | DLY2_5VX1 | 0.000 |   1.748 |    1.854 | 
     | Filter_1_1/FE_PHC3449_b_2_1_out1_1_39_/Q |   v   | Filter_1_1/FE_PHN3449_b_2_1_out1_1_39_ | DLY2_5VX1 | 1.966 |   3.714 |    3.820 | 
     | Filter_1_1/FE_PHC4603_b_2_1_out1_1_39_/A |   v   | Filter_1_1/FE_PHN3449_b_2_1_out1_1_39_ | DLY1_5VX1 | 0.000 |   3.714 |    3.820 | 
     | Filter_1_1/FE_PHC4603_b_2_1_out1_1_39_/Q |   v   | Filter_1_1/FE_PHN4603_b_2_1_out1_1_39_ | DLY1_5VX1 | 1.058 |   4.773 |    4.879 | 
     | Filter_1_1/FE_PHC4768_b_2_1_out1_1_39_/A |   v   | Filter_1_1/FE_PHN4603_b_2_1_out1_1_39_ | DLY1_5VX1 | 0.000 |   4.773 |    4.879 | 
     | Filter_1_1/FE_PHC4768_b_2_1_out1_1_39_/Q |   v   | Filter_1_1/FE_PHN5564_b_2_1_out1_1_39_ | DLY1_5VX1 | 0.854 |   5.627 |    5.733 | 
     | Filter_1_1/FE_PHC5564_b_2_1_out1_1_39_/A |   v   | Filter_1_1/FE_PHN5564_b_2_1_out1_1_39_ | BU_5VX1   | 0.000 |   5.627 |    5.733 | 
     | Filter_1_1/FE_PHC5564_b_2_1_out1_1_39_/Q |   v   | Filter_1_1/FE_PHN4768_b_2_1_out1_1_39_ | BU_5VX1   | 0.331 |   5.958 |    6.064 | 
     | Filter_1_1/g18410/A                      |   v   | Filter_1_1/FE_PHN4768_b_2_1_out1_1_39_ | AN22_5VX1 | 0.000 |   5.958 |    6.064 | 
     | Filter_1_1/g18410/Q                      |   ^   | Filter_1_1/n_325                       | AN22_5VX1 | 0.231 |   6.189 |    6.295 | 
     | Filter_1_1/g18117/A                      |   ^   | Filter_1_1/n_325                       | NO2_5VX1  | 0.000 |   6.189 |    6.295 | 
     | Filter_1_1/g18117/Q                      |   v   | Filter_1_1/n_701                       | NO2_5VX1  | 0.081 |   6.270 |    6.376 | 
     | Filter_1_1/b_2_1_out1_1_reg[39]/D        |   v   | Filter_1_1/n_701                       | DFRQ_5VX1 | 0.000 |   6.270 |    6.376 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.106 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.106 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.237 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.246 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.648 | 
     | clk__L3_I3/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.656 | 
     | clk__L3_I3/Q                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    0.882 | 
     | clk__L4_I8/A                      |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    0.887 | 
     | clk__L4_I8/Q                      |   ^   | clk__L4_N8 | BU_5VX16  | 0.265 |   1.259 |    1.153 | 
     | Filter_1_1/b_2_1_out1_1_reg[39]/C |   ^   | clk__L4_N8 | DFRQ_5VX1 | 0.016 |   1.275 |    1.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin Filter_1_1/b_2_3_out1_1_reg[51]/C 
Endpoint:   Filter_1_1/b_2_3_out1_1_reg[51]/D       (v) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/delayMatch6_reg_reg[0][19]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.269
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.348
  Arrival Time                  6.253
  Slack Time                   -0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                              |           |       |   0.000 |    0.095 | 
     | clk__L1_I0/A                                       |   ^   | clk                                              | IN_5VX16  | 0.000 |   0.000 |    0.095 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                       | IN_5VX16  | 0.335 |   0.335 |    0.430 | 
     | clk__L2_I2/A                                       |   v   | clk__L1_N0                                       | IN_5VX16  | 0.007 |   0.342 |    0.437 | 
     | clk__L2_I2/Q                                       |   ^   | clk__L2_N2                                       | IN_5VX16  | 0.384 |   0.726 |    0.822 | 
     | clk__L3_I4/A                                       |   ^   | clk__L2_N2                                       | BU_5VX12  | 0.005 |   0.731 |    0.827 | 
     | clk__L3_I4/Q                                       |   ^   | clk__L3_N4                                       | BU_5VX12  | 0.220 |   0.952 |    1.047 | 
     | clk__L4_I9/A                                       |   ^   | clk__L3_N4                                       | BU_5VX16  | 0.004 |   0.955 |    1.050 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9                                       | BU_5VX16  | 0.249 |   1.204 |    1.299 | 
     | Filter_1_1/delayMatch6_reg_reg[0][19]/C            |   ^   | clk__L4_N9                                       | DFRQ_5VX2 | 0.010 |   1.214 |    1.309 | 
     | Filter_1_1/delayMatch6_reg_reg[0][19]/Q            |   v   | Filter_1_1/delayMatch6_reg_next[1][19]           | DFRQ_5VX2 | 0.596 |   1.810 |    1.905 | 
     | Filter_1_1/FE_OFC121_delayMatch6_reg_next_1__19_/A |   v   | Filter_1_1/delayMatch6_reg_next[1][19]           | BU_5VX8   | 0.000 |   1.810 |    1.905 | 
     | Filter_1_1/FE_OFC121_delayMatch6_reg_next_1__19_/Q |   v   | Filter_1_1/FE_OFN121_delayMatch6_reg_next_1__19_ | BU_5VX8   | 0.216 |   2.026 |    2.121 | 
     | Filter_1_1/mul_740_32/g9087/IN1                    |   v   | Filter_1_1/FE_OFN121_delayMatch6_reg_next_1__19_ | MU2_5VX4  | 0.001 |   2.027 |    2.122 | 
     | Filter_1_1/mul_740_32/g9087/Q                      |   v   | Filter_1_1/mul_740_32/n_113                      | MU2_5VX4  | 0.525 |   2.552 |    2.647 | 
     | Filter_1_1/mul_740_32/FE_PHC3914_n_113/A           |   v   | Filter_1_1/mul_740_32/n_113                      | DLY1_5VX1 | 0.000 |   2.553 |    2.648 | 
     | Filter_1_1/mul_740_32/FE_PHC3914_n_113/Q           |   v   | Filter_1_1/mul_740_32/FE_PHN3914_n_113           | DLY1_5VX1 | 0.914 |   3.467 |    3.562 | 
     | Filter_1_1/mul_740_32/FE_PHC847_n_113/A            |   v   | Filter_1_1/mul_740_32/FE_PHN3914_n_113           | BU_5VX0   | 0.000 |   3.467 |    3.562 | 
     | Filter_1_1/mul_740_32/FE_PHC847_n_113/Q            |   v   | Filter_1_1/mul_740_32/FE_PHN847_n_113            | BU_5VX0   | 0.769 |   4.235 |    4.331 | 
     | Filter_1_1/mul_740_32/FE_PHC1422_n_113/A           |   v   | Filter_1_1/mul_740_32/FE_PHN847_n_113            | BU_5VX1   | 0.001 |   4.237 |    4.332 | 
     | Filter_1_1/mul_740_32/FE_PHC1422_n_113/Q           |   v   | Filter_1_1/mul_740_32/FE_PHN1422_n_113           | BU_5VX1   | 0.520 |   4.756 |    4.852 | 
     | Filter_1_1/mul_740_32/FE_PHC4405_n_113/A           |   v   | Filter_1_1/mul_740_32/FE_PHN1422_n_113           | BU_5VX0   | 0.000 |   4.756 |    4.852 | 
     | Filter_1_1/mul_740_32/FE_PHC4405_n_113/Q           |   v   | Filter_1_1/mul_740_32/FE_PHN4405_n_113           | BU_5VX0   | 0.454 |   5.211 |    5.306 | 
     | Filter_1_1/mul_740_32/g3/CI                        |   v   | Filter_1_1/mul_740_32/FE_PHN4405_n_113           | CAG_5VX1  | 0.000 |   5.211 |    5.306 | 
     | Filter_1_1/mul_740_32/g3/CO                        |   v   | Filter_1_1/mul_740_32/n_750                      | CAG_5VX1  | 0.481 |   5.692 |    5.787 | 
     | Filter_1_1/mul_740_32/g9348/A                      |   v   | Filter_1_1/mul_740_32/n_750                      | EN2_5VX1  | 0.000 |   5.692 |    5.787 | 
     | Filter_1_1/mul_740_32/g9348/Q                      |   v   | Filter_1_1/b_2_3_out1[51]                        | EN2_5VX1  | 0.296 |   5.988 |    6.084 | 
     | Filter_1_1/g18469/C                                |   v   | Filter_1_1/b_2_3_out1[51]                        | AN22_5VX1 | 0.000 |   5.988 |    6.084 | 
     | Filter_1_1/g18469/Q                                |   ^   | Filter_1_1/n_275                                 | AN22_5VX1 | 0.176 |   6.164 |    6.260 | 
     | Filter_1_1/g18171/A                                |   ^   | Filter_1_1/n_275                                 | NO2_5VX1  | 0.000 |   6.164 |    6.260 | 
     | Filter_1_1/g18171/Q                                |   v   | Filter_1_1/n_651                                 | NO2_5VX1  | 0.088 |   6.253 |    6.348 | 
     | Filter_1_1/b_2_3_out1_1_reg[51]/D                  |   v   | Filter_1_1/n_651                                 | DFRQ_5VX4 | 0.000 |   6.253 |    6.348 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.095 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.095 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.248 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.257 | 
     | clk__L2_I0/Q                      |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.649 | 
     | clk__L3_I1/A                      |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.650 | 
     | clk__L3_I1/Q                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    0.881 | 
     | clk__L4_I4/A                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    0.892 | 
     | clk__L4_I4/Q                      |   ^   | clk__L4_N4 | BU_5VX16  | 0.270 |   1.257 |    1.162 | 
     | Filter_1_1/b_2_3_out1_1_reg[51]/C |   ^   | clk__L4_N4 | DFRQ_5VX4 | 0.012 |   1.269 |    1.174 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin Filter_1_1/b_2_2_out1_1_reg[41]/C 
Endpoint:   Filter_1_1/b_2_2_out1_1_reg[41]/D (v) checked with  leading edge of 
'clk'
Beginpoint: Filter_1_1/b_2_2_out1_1_reg[41]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.254
+ Hold                          0.096
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.350
  Arrival Time                  6.286
  Slack Time                   -0.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                        |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                    |           |       |   0.000 |    0.064 | 
     | clk__L1_I0/A                             |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |    0.064 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                             | IN_5VX16  | 0.335 |   0.335 |    0.399 | 
     | clk__L2_I3/A                             |   v   | clk__L1_N0                             | IN_5VX16  | 0.007 |   0.342 |    0.406 | 
     | clk__L2_I3/Q                             |   ^   | clk__L2_N3                             | IN_5VX16  | 0.387 |   0.729 |    0.793 | 
     | clk__L3_I6/A                             |   ^   | clk__L2_N3                             | BU_5VX16  | 0.006 |   0.735 |    0.798 | 
     | clk__L3_I6/Q                             |   ^   | clk__L3_N6                             | BU_5VX16  | 0.198 |   0.933 |    0.996 | 
     | clk__L4_I13/A                            |   ^   | clk__L3_N6                             | BU_5VX16  | 0.002 |   0.935 |    0.998 | 
     | clk__L4_I13/Q                            |   ^   | clk__L4_N13                            | BU_5VX16  | 0.243 |   1.178 |    1.241 | 
     | Filter_1_1/b_2_2_out1_1_reg[41]/C        |   ^   | clk__L4_N13                            | DFRQ_5VX2 | 0.011 |   1.189 |    1.252 | 
     | Filter_1_1/b_2_2_out1_1_reg[41]/Q        |   v   | Filter_1_1/b_2_2_out1_1[41]            | DFRQ_5VX2 | 0.591 |   1.780 |    1.844 | 
     | Filter_1_1/FE_PHC3950_b_2_2_out1_1_41_/A |   v   | Filter_1_1/b_2_2_out1_1[41]            | BU_5VX0   | 0.000 |   1.780 |    1.844 | 
     | Filter_1_1/FE_PHC3950_b_2_2_out1_1_41_/Q |   v   | Filter_1_1/FE_PHN3950_b_2_2_out1_1_41_ | BU_5VX0   | 0.278 |   2.059 |    2.122 | 
     | Filter_1_1/FE_PHC4591_b_2_2_out1_1_41_/A |   v   | Filter_1_1/FE_PHN3950_b_2_2_out1_1_41_ | BU_5VX1   | 0.000 |   2.059 |    2.122 | 
     | Filter_1_1/FE_PHC4591_b_2_2_out1_1_41_/Q |   v   | Filter_1_1/FE_PHN4591_b_2_2_out1_1_41_ | BU_5VX1   | 0.256 |   2.315 |    2.378 | 
     | Filter_1_1/FE_PHC5190_b_2_2_out1_1_41_/A |   v   | Filter_1_1/FE_PHN4591_b_2_2_out1_1_41_ | BU_5VX1   | 0.000 |   2.315 |    2.378 | 
     | Filter_1_1/FE_PHC5190_b_2_2_out1_1_41_/Q |   v   | Filter_1_1/FE_PHN5190_b_2_2_out1_1_41_ | BU_5VX1   | 0.217 |   2.531 |    2.595 | 
     | Filter_1_1/FE_PHC2619_b_2_2_out1_1_41_/A |   v   | Filter_1_1/FE_PHN5190_b_2_2_out1_1_41_ | BU_5VX0   | 0.000 |   2.531 |    2.595 | 
     | Filter_1_1/FE_PHC2619_b_2_2_out1_1_41_/Q |   v   | Filter_1_1/FE_PHN2619_b_2_2_out1_1_41_ | BU_5VX0   | 0.382 |   2.914 |    2.977 | 
     | Filter_1_1/FE_PHC1792_b_2_2_out1_1_41_/A |   v   | Filter_1_1/FE_PHN2619_b_2_2_out1_1_41_ | BU_5VX1   | 0.000 |   2.914 |    2.977 | 
     | Filter_1_1/FE_PHC1792_b_2_2_out1_1_41_/Q |   v   | Filter_1_1/FE_PHN1792_b_2_2_out1_1_41_ | BU_5VX1   | 0.371 |   3.284 |    3.348 | 
     | Filter_1_1/FE_PHC5574_b_2_2_out1_1_41_/A |   v   | Filter_1_1/FE_PHN1792_b_2_2_out1_1_41_ | BU_5VX1   | 0.000 |   3.284 |    3.348 | 
     | Filter_1_1/FE_PHC5574_b_2_2_out1_1_41_/Q |   v   | Filter_1_1/FE_PHN5574_b_2_2_out1_1_41_ | BU_5VX1   | 0.275 |   3.559 |    3.623 | 
     | Filter_1_1/FE_PHC4713_b_2_2_out1_1_41_/A |   v   | Filter_1_1/FE_PHN5574_b_2_2_out1_1_41_ | DLY2_5VX1 | 0.000 |   3.559 |    3.623 | 
     | Filter_1_1/FE_PHC4713_b_2_2_out1_1_41_/Q |   v   | Filter_1_1/FE_PHN4713_b_2_2_out1_1_41_ | DLY2_5VX1 | 1.967 |   5.526 |    5.590 | 
     | Filter_1_1/g18431/A                      |   v   | Filter_1_1/FE_PHN4713_b_2_2_out1_1_41_ | AN22_5VX1 | 0.001 |   5.528 |    5.591 | 
     | Filter_1_1/g18431/Q                      |   ^   | Filter_1_1/n_308                       | AN22_5VX1 | 0.268 |   5.795 |    5.859 | 
     | Filter_1_1/g18134/A                      |   ^   | Filter_1_1/n_308                       | NO2_5VX1  | 0.000 |   5.795 |    5.859 | 
     | Filter_1_1/g18134/Q                      |   v   | Filter_1_1/n_684                       | NO2_5VX1  | 0.084 |   5.879 |    5.943 | 
     | Filter_1_1/FE_PHC1743_n_684/A            |   v   | Filter_1_1/n_684                       | BU_5VX0   | 0.000 |   5.879 |    5.943 | 
     | Filter_1_1/FE_PHC1743_n_684/Q            |   v   | Filter_1_1/FE_PHN1743_n_684            | BU_5VX0   | 0.199 |   6.079 |    6.142 | 
     | Filter_1_1/FE_PHC1054_n_684/A            |   v   | Filter_1_1/FE_PHN1743_n_684            | BU_5VX0   | 0.000 |   6.079 |    6.142 | 
     | Filter_1_1/FE_PHC1054_n_684/Q            |   v   | Filter_1_1/FE_PHN1054_n_684            | BU_5VX0   | 0.208 |   6.286 |    6.350 | 
     | Filter_1_1/b_2_2_out1_1_reg[41]/D        |   v   | Filter_1_1/FE_PHN1054_n_684            | DFRQ_5VX2 | 0.000 |   6.286 |    6.350 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk         |           |       |   0.000 |   -0.064 | 
     | clk__L1_I0/A                      |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -0.063 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.279 | 
     | clk__L2_I3/A                      |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.289 | 
     | clk__L2_I3/Q                      |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.691 | 
     | clk__L3_I6/A                      |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.699 | 
     | clk__L3_I6/Q                      |   ^   | clk__L3_N6  | BU_5VX16  | 0.209 |   0.971 |    0.908 | 
     | clk__L4_I13/A                     |   ^   | clk__L3_N6  | BU_5VX16  | 0.003 |   0.974 |    0.911 | 
     | clk__L4_I13/Q                     |   ^   | clk__L4_N13 | BU_5VX16  | 0.265 |   1.239 |    1.176 | 
     | Filter_1_1/b_2_2_out1_1_reg[41]/C |   ^   | clk__L4_N13 | DFRQ_5VX2 | 0.014 |   1.254 |    1.190 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin Filter_1_1/delayMatch_reg_reg[1][13]/C 
Endpoint:   Filter_1_1/delayMatch_reg_reg[1][13]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/delayMatch_reg_reg[0][13]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.268
+ Hold                          0.092
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.359
  Arrival Time                  6.299
  Slack Time                   -0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                              |           |       |   0.000 |    0.061 | 
     | clk__L1_I0/A                                       |   ^   | clk                                              | IN_5VX16  | 0.000 |   0.000 |    0.061 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                       | IN_5VX16  | 0.335 |   0.335 |    0.396 | 
     | clk__L2_I3/A                                       |   v   | clk__L1_N0                                       | IN_5VX16  | 0.007 |   0.342 |    0.403 | 
     | clk__L2_I3/Q                                       |   ^   | clk__L2_N3                                       | IN_5VX16  | 0.387 |   0.729 |    0.790 | 
     | clk__L3_I7/A                                       |   ^   | clk__L2_N3                                       | BU_5VX16  | 0.006 |   0.735 |    0.796 | 
     | clk__L3_I7/Q                                       |   ^   | clk__L3_N7                                       | BU_5VX16  | 0.211 |   0.946 |    1.007 | 
     | clk__L4_I14/A                                      |   ^   | clk__L3_N7                                       | BU_5VX16  | 0.004 |   0.950 |    1.010 | 
     | clk__L4_I14/Q                                      |   ^   | clk__L4_N14                                      | BU_5VX16  | 0.248 |   1.197 |    1.258 | 
     | Filter_1_1/delayMatch_reg_reg[0][13]/C             |   ^   | clk__L4_N14                                      | DFRQ_5VX1 | 0.002 |   1.200 |    1.261 | 
     | Filter_1_1/delayMatch_reg_reg[0][13]/Q             |   v   | Filter_1_1/delayMatch_reg_next[1][13]            | DFRQ_5VX1 | 0.498 |   1.698 |    1.759 | 
     | Filter_1_1/FE_PHC4040_delayMatch_reg_next_1__13_/A |   v   | Filter_1_1/delayMatch_reg_next[1][13]            | BU_5VX1   | 0.000 |   1.698 |    1.759 | 
     | Filter_1_1/FE_PHC4040_delayMatch_reg_next_1__13_/Q |   v   | Filter_1_1/FE_PHN4040_delayMatch_reg_next_1__13_ | BU_5VX1   | 0.201 |   1.899 |    1.960 | 
     | Filter_1_1/FE_PHC1056_delayMatch_reg_next_1__13_/A |   v   | Filter_1_1/FE_PHN4040_delayMatch_reg_next_1__13_ | BU_5VX1   | 0.000 |   1.899 |    1.960 | 
     | Filter_1_1/FE_PHC1056_delayMatch_reg_next_1__13_/Q |   v   | Filter_1_1/FE_PHN1056_delayMatch_reg_next_1__13_ | BU_5VX1   | 0.193 |   2.092 |    2.153 | 
     | Filter_1_1/FE_PHC4617_delayMatch_reg_next_1__13_/A |   v   | Filter_1_1/FE_PHN1056_delayMatch_reg_next_1__13_ | BU_5VX1   | 0.000 |   2.092 |    2.153 | 
     | Filter_1_1/FE_PHC4617_delayMatch_reg_next_1__13_/Q |   v   | Filter_1_1/FE_PHN4617_delayMatch_reg_next_1__13_ | BU_5VX1   | 0.333 |   2.425 |    2.486 | 
     | Filter_1_1/g18320/C                                |   v   | Filter_1_1/FE_PHN4617_delayMatch_reg_next_1__13_ | AN22_5VX1 | 0.000 |   2.425 |    2.486 | 
     | Filter_1_1/g18320/Q                                |   ^   | Filter_1_1/n_166                                 | AN22_5VX1 | 0.306 |   2.731 |    2.792 | 
     | Filter_1_1/FE_PHC4793_n_166/A                      |   ^   | Filter_1_1/n_166                                 | DLY1_5VX1 | 0.000 |   2.731 |    2.792 | 
     | Filter_1_1/FE_PHC4793_n_166/Q                      |   ^   | Filter_1_1/FE_PHN4793_n_166                      | DLY1_5VX1 | 0.973 |   3.705 |    3.766 | 
     | Filter_1_1/FE_PHC5273_n_166/A                      |   ^   | Filter_1_1/FE_PHN4793_n_166                      | BU_5VX0   | 0.000 |   3.705 |    3.766 | 
     | Filter_1_1/FE_PHC5273_n_166/Q                      |   ^   | Filter_1_1/FE_PHN5273_n_166                      | BU_5VX0   | 0.246 |   3.951 |    4.012 | 
     | Filter_1_1/FE_PHC5377_n_166/A                      |   ^   | Filter_1_1/FE_PHN5273_n_166                      | BU_5VX1   | 0.000 |   3.951 |    4.012 | 
     | Filter_1_1/FE_PHC5377_n_166/Q                      |   ^   | Filter_1_1/FE_PHN5377_n_166                      | BU_5VX1   | 0.214 |   4.165 |    4.226 | 
     | Filter_1_1/FE_PHC5043_n_166/A                      |   ^   | Filter_1_1/FE_PHN5377_n_166                      | DLY2_5VX1 | 0.000 |   4.165 |    4.226 | 
     | Filter_1_1/FE_PHC5043_n_166/Q                      |   ^   | Filter_1_1/FE_PHN5043_n_166                      | DLY2_5VX1 | 2.041 |   6.206 |    6.267 | 
     | Filter_1_1/g18010/A                                |   ^   | Filter_1_1/FE_PHN5043_n_166                      | NO2_5VX1  | 0.001 |   6.207 |    6.268 | 
     | Filter_1_1/g18010/Q                                |   v   | Filter_1_1/n_545                                 | NO2_5VX1  | 0.091 |   6.299 |    6.359 | 
     | Filter_1_1/delayMatch_reg_reg[1][13]/D             |   v   | Filter_1_1/n_545                                 | DFRQ_5VX2 | 0.000 |   6.299 |    6.359 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |   -0.061 | 
     | clk__L1_I0/A                           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.061 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.282 | 
     | clk__L2_I1/A                           |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.291 | 
     | clk__L2_I1/Q                           |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.693 | 
     | clk__L3_I3/A                           |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.762 |    0.701 | 
     | clk__L3_I3/Q                           |   ^   | clk__L3_N3 | BU_5VX16  | 0.227 |   0.988 |    0.927 | 
     | clk__L4_I8/A                           |   ^   | clk__L3_N3 | BU_5VX16  | 0.005 |   0.993 |    0.932 | 
     | clk__L4_I8/Q                           |   ^   | clk__L4_N8 | BU_5VX16  | 0.265 |   1.259 |    1.198 | 
     | Filter_1_1/delayMatch_reg_reg[1][13]/C |   ^   | clk__L4_N8 | DFRQ_5VX2 | 0.009 |   1.268 |    1.207 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin Filter_1_1/b_2_2_out1_1_reg[35]/C 
Endpoint:   Filter_1_1/b_2_2_out1_1_reg[35]/D (v) checked with  leading edge of 
'clk'
Beginpoint: Filter_1_1/b_2_2_out1_1_reg[35]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.287
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.355
  Arrival Time                  6.304
  Slack Time                   -0.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                        |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                    |           |       |   0.000 |    0.051 | 
     | clk__L1_I0/A                             |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |    0.051 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                             | IN_5VX16  | 0.335 |   0.335 |    0.386 | 
     | clk__L2_I1/A                             |   v   | clk__L1_N0                             | IN_5VX16  | 0.007 |   0.342 |    0.393 | 
     | clk__L2_I1/Q                             |   ^   | clk__L2_N1                             | IN_5VX16  | 0.386 |   0.729 |    0.780 | 
     | clk__L3_I2/A                             |   ^   | clk__L2_N1                             | BU_5VX16  | 0.005 |   0.734 |    0.785 | 
     | clk__L3_I2/Q                             |   ^   | clk__L3_N2                             | BU_5VX16  | 0.211 |   0.945 |    0.996 | 
     | clk__L4_I6/A                             |   ^   | clk__L3_N2                             | BU_5VX16  | 0.004 |   0.949 |    1.001 | 
     | clk__L4_I6/Q                             |   ^   | clk__L4_N6                             | BU_5VX16  | 0.255 |   1.204 |    1.256 | 
     | Filter_1_1/b_2_2_out1_1_reg[35]/C        |   ^   | clk__L4_N6                             | DFRQ_5VX2 | 0.009 |   1.214 |    1.265 | 
     | Filter_1_1/b_2_2_out1_1_reg[35]/Q        |   v   | Filter_1_1/b_2_2_out1_1[35]            | DFRQ_5VX2 | 0.732 |   1.946 |    1.997 | 
     | Filter_1_1/FE_PHC5199_b_2_2_out1_1_35_/A |   v   | Filter_1_1/b_2_2_out1_1[35]            | BU_5VX2   | 0.002 |   1.947 |    1.998 | 
     | Filter_1_1/FE_PHC5199_b_2_2_out1_1_35_/Q |   v   | Filter_1_1/FE_PHN5199_b_2_2_out1_1_35_ | BU_5VX2   | 0.277 |   2.224 |    2.276 | 
     | Filter_1_1/FE_PHC5372_b_2_2_out1_1_35_/A |   v   | Filter_1_1/FE_PHN5199_b_2_2_out1_1_35_ | BU_5VX1   | 0.000 |   2.224 |    2.276 | 
     | Filter_1_1/FE_PHC5372_b_2_2_out1_1_35_/Q |   v   | Filter_1_1/FE_PHN5372_b_2_2_out1_1_35_ | BU_5VX1   | 0.196 |   2.420 |    2.471 | 
     | Filter_1_1/FE_PHC5237_b_2_2_out1_1_35_/A |   v   | Filter_1_1/FE_PHN5372_b_2_2_out1_1_35_ | DLY1_5VX1 | 0.000 |   2.420 |    2.471 | 
     | Filter_1_1/FE_PHC5237_b_2_2_out1_1_35_/Q |   v   | Filter_1_1/FE_PHN5237_b_2_2_out1_1_35_ | DLY1_5VX1 | 0.846 |   3.266 |    3.317 | 
     | Filter_1_1/FE_PHC4958_b_2_2_out1_1_35_/A |   v   | Filter_1_1/FE_PHN5237_b_2_2_out1_1_35_ | BU_5VX1   | 0.000 |   3.266 |    3.317 | 
     | Filter_1_1/FE_PHC4958_b_2_2_out1_1_35_/Q |   v   | Filter_1_1/FE_PHN4958_b_2_2_out1_1_35_ | BU_5VX1   | 0.225 |   3.490 |    3.542 | 
     | Filter_1_1/FE_PHC3109_b_2_2_out1_1_35_/A |   v   | Filter_1_1/FE_PHN4958_b_2_2_out1_1_35_ | BU_5VX1   | 0.000 |   3.490 |    3.542 | 
     | Filter_1_1/FE_PHC3109_b_2_2_out1_1_35_/Q |   v   | Filter_1_1/FE_PHN3109_b_2_2_out1_1_35_ | BU_5VX1   | 0.400 |   3.890 |    3.941 | 
     | Filter_1_1/g18424/A                      |   v   | Filter_1_1/FE_PHN3109_b_2_2_out1_1_35_ | AN22_5VX1 | 0.001 |   3.892 |    3.943 | 
     | Filter_1_1/g18424/Q                      |   ^   | Filter_1_1/n_314                       | AN22_5VX1 | 0.254 |   4.146 |    4.197 | 
     | Filter_1_1/g18128/A                      |   ^   | Filter_1_1/n_314                       | NO2_5VX1  | 0.000 |   4.146 |    4.197 | 
     | Filter_1_1/g18128/Q                      |   v   | Filter_1_1/FE_PHN1652_n_690            | NO2_5VX1  | 0.091 |   4.236 |    4.287 | 
     | Filter_1_1/FE_PHC4531_n_690/A            |   v   | Filter_1_1/FE_PHN1652_n_690            | BU_5VX0   | 0.000 |   4.236 |    4.287 | 
     | Filter_1_1/FE_PHC4531_n_690/Q            |   v   | Filter_1_1/FE_PHN4531_n_690            | BU_5VX0   | 0.208 |   4.444 |    4.496 | 
     | Filter_1_1/FE_PHC3850_n_690/A            |   v   | Filter_1_1/FE_PHN4531_n_690            | DLY2_5VX1 | 0.000 |   4.444 |    4.496 | 
     | Filter_1_1/FE_PHC3850_n_690/Q            |   v   | Filter_1_1/FE_PHN3850_n_690            | DLY2_5VX1 | 1.860 |   6.304 |    6.355 | 
     | Filter_1_1/b_2_2_out1_1_reg[35]/D        |   v   | Filter_1_1/FE_PHN3850_n_690            | DFRQ_5VX2 | 0.000 |   6.304 |    6.355 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.051 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.051 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.292 | 
     | clk__L2_I1/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.301 | 
     | clk__L2_I1/Q                      |   ^   | clk__L2_N1 | IN_5VX16  | 0.402 |   0.754 |    0.703 | 
     | clk__L3_I2/A                      |   ^   | clk__L2_N1 | BU_5VX16  | 0.007 |   0.761 |    0.710 | 
     | clk__L3_I2/Q                      |   ^   | clk__L3_N2 | BU_5VX16  | 0.228 |   0.990 |    0.939 | 
     | clk__L4_I6/A                      |   ^   | clk__L3_N2 | BU_5VX16  | 0.006 |   0.996 |    0.944 | 
     | clk__L4_I6/Q                      |   ^   | clk__L4_N6 | BU_5VX16  | 0.279 |   1.275 |    1.224 | 
     | Filter_1_1/b_2_2_out1_1_reg[35]/C |   ^   | clk__L4_N6 | DFRQ_5VX2 | 0.012 |   1.287 |    1.236 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin Filter_1_1/b_2_3_out1_1_reg[38]/C 
Endpoint:   Filter_1_1/b_2_3_out1_1_reg[38]/D (v) checked with  leading edge of 
'clk'
Beginpoint: Filter_1_1/b_2_3_out1_1_reg[38]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.273
+ Hold                          0.095
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.368
  Arrival Time                  6.318
  Slack Time                   -0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                        |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                    |           |       |   0.000 |    0.050 | 
     | clk__L1_I0/A                             |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |    0.050 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                             | IN_5VX16  | 0.335 |   0.335 |    0.385 | 
     | clk__L2_I0/A                             |   v   | clk__L1_N0                             | IN_5VX16  | 0.007 |   0.342 |    0.392 | 
     | clk__L2_I0/Q                             |   ^   | clk__L2_N0                             | IN_5VX16  | 0.377 |   0.719 |    0.769 | 
     | clk__L3_I1/A                             |   ^   | clk__L2_N0                             | BU_5VX16  | 0.001 |   0.720 |    0.770 | 
     | clk__L3_I1/Q                             |   ^   | clk__L3_N1                             | BU_5VX16  | 0.216 |   0.936 |    0.986 | 
     | clk__L4_I4/A                             |   ^   | clk__L3_N1                             | BU_5VX16  | 0.008 |   0.944 |    0.994 | 
     | clk__L4_I4/Q                             |   ^   | clk__L4_N4                             | BU_5VX16  | 0.248 |   1.193 |    1.243 | 
     | Filter_1_1/b_2_3_out1_1_reg[38]/C        |   ^   | clk__L4_N4                             | DFRQ_5VX2 | 0.012 |   1.205 |    1.255 | 
     | Filter_1_1/b_2_3_out1_1_reg[38]/Q        |   v   | Filter_1_1/b_2_3_out1_1[38]            | DFRQ_5VX2 | 0.616 |   1.821 |    1.871 | 
     | Filter_1_1/FE_PHC5140_b_2_3_out1_1_38_/A |   v   | Filter_1_1/b_2_3_out1_1[38]            | BU_5VX0   | 0.000 |   1.821 |    1.871 | 
     | Filter_1_1/FE_PHC5140_b_2_3_out1_1_38_/Q |   v   | Filter_1_1/FE_PHN5140_b_2_3_out1_1_38_ | BU_5VX0   | 0.438 |   2.259 |    2.309 | 
     | Filter_1_1/FE_PHC5226_b_2_3_out1_1_38_/A |   v   | Filter_1_1/FE_PHN5140_b_2_3_out1_1_38_ | DLY2_5VX1 | 0.001 |   2.260 |    2.310 | 
     | Filter_1_1/FE_PHC5226_b_2_3_out1_1_38_/Q |   v   | Filter_1_1/FE_PHN5226_b_2_3_out1_1_38_ | DLY2_5VX1 | 1.911 |   4.171 |    4.221 | 
     | Filter_1_1/FE_PHC5424_b_2_3_out1_1_38_/A |   v   | Filter_1_1/FE_PHN5226_b_2_3_out1_1_38_ | BU_5VX1   | 0.000 |   4.171 |    4.221 | 
     | Filter_1_1/FE_PHC5424_b_2_3_out1_1_38_/Q |   v   | Filter_1_1/FE_PHN5424_b_2_3_out1_1_38_ | BU_5VX1   | 0.234 |   4.405 |    4.455 | 
     | Filter_1_1/FE_PHC5365_b_2_3_out1_1_38_/A |   v   | Filter_1_1/FE_PHN5424_b_2_3_out1_1_38_ | DLY1_5VX1 | 0.000 |   4.405 |    4.455 | 
     | Filter_1_1/FE_PHC5365_b_2_3_out1_1_38_/Q |   v   | Filter_1_1/FE_PHN5365_b_2_3_out1_1_38_ | DLY1_5VX1 | 0.904 |   5.309 |    5.359 | 
     | Filter_1_1/FE_PHC2647_b_2_3_out1_1_38_/A |   v   | Filter_1_1/FE_PHN5365_b_2_3_out1_1_38_ | BU_5VX0   | 0.000 |   5.309 |    5.359 | 
     | Filter_1_1/FE_PHC2647_b_2_3_out1_1_38_/Q |   v   | Filter_1_1/FE_PHN2647_b_2_3_out1_1_38_ | BU_5VX0   | 0.300 |   5.609 |    5.659 | 
     | Filter_1_1/g18454/A                      |   v   | Filter_1_1/FE_PHN2647_b_2_3_out1_1_38_ | AN22_5VX1 | 0.000 |   5.609 |    5.659 | 
     | Filter_1_1/g18454/Q                      |   ^   | Filter_1_1/n_288                       | AN22_5VX1 | 0.223 |   5.832 |    5.883 | 
     | Filter_1_1/g18158/A                      |   ^   | Filter_1_1/n_288                       | NO2_5VX1  | 0.000 |   5.832 |    5.883 | 
     | Filter_1_1/g18158/Q                      |   v   | Filter_1_1/n_664                       | NO2_5VX1  | 0.080 |   5.912 |    5.963 | 
     | Filter_1_1/FE_PHC4936_n_664/A            |   v   | Filter_1_1/n_664                       | BU_5VX1   | 0.000 |   5.912 |    5.963 | 
     | Filter_1_1/FE_PHC4936_n_664/Q            |   v   | Filter_1_1/FE_PHN4936_n_664            | BU_5VX1   | 0.204 |   6.117 |    6.167 | 
     | Filter_1_1/FE_PHC4580_n_664/A            |   v   | Filter_1_1/FE_PHN4936_n_664            | BU_5VX0   | 0.000 |   6.117 |    6.167 | 
     | Filter_1_1/FE_PHC4580_n_664/Q            |   v   | Filter_1_1/FE_PHN4580_n_664            | BU_5VX0   | 0.201 |   6.318 |    6.368 | 
     | Filter_1_1/b_2_3_out1_1_reg[38]/D        |   v   | Filter_1_1/FE_PHN4580_n_664            | DFRQ_5VX2 | 0.000 |   6.318 |    6.368 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.050 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.050 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.293 | 
     | clk__L2_I0/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.302 | 
     | clk__L2_I0/Q                      |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.694 | 
     | clk__L3_I1/A                      |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.695 | 
     | clk__L3_I1/Q                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    0.926 | 
     | clk__L4_I4/A                      |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    0.937 | 
     | clk__L4_I4/Q                      |   ^   | clk__L4_N4 | BU_5VX16  | 0.270 |   1.257 |    1.207 | 
     | Filter_1_1/b_2_3_out1_1_reg[38]/C |   ^   | clk__L4_N4 | DFRQ_5VX2 | 0.016 |   1.273 |    1.223 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin Filter_1_1/FootDelay2_out1_reg[5]/C 
Endpoint:   Filter_1_1/FootDelay2_out1_reg[5]/D (v) checked with  leading edge 
of 'clk'
Beginpoint: Filter_1_1/FootDelay2_out1_reg[5]/Q (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.255
+ Hold                          0.100
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.354
  Arrival Time                  6.305
  Slack Time                   -0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                          |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+------------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                      |           |       |   0.000 |    0.049 | 
     | clk__L1_I0/A                               |   ^   | clk                                      | IN_5VX16  | 0.000 |   0.000 |    0.049 | 
     | clk__L1_I0/Q                               |   v   | clk__L1_N0                               | IN_5VX16  | 0.335 |   0.335 |    0.384 | 
     | clk__L2_I3/A                               |   v   | clk__L1_N0                               | IN_5VX16  | 0.007 |   0.342 |    0.391 | 
     | clk__L2_I3/Q                               |   ^   | clk__L2_N3                               | IN_5VX16  | 0.387 |   0.729 |    0.778 | 
     | clk__L3_I6/A                               |   ^   | clk__L2_N3                               | BU_5VX16  | 0.006 |   0.735 |    0.784 | 
     | clk__L3_I6/Q                               |   ^   | clk__L3_N6                               | BU_5VX16  | 0.198 |   0.933 |    0.982 | 
     | clk__L4_I13/A                              |   ^   | clk__L3_N6                               | BU_5VX16  | 0.002 |   0.935 |    0.984 | 
     | clk__L4_I13/Q                              |   ^   | clk__L4_N13                              | BU_5VX16  | 0.243 |   1.178 |    1.227 | 
     | Filter_1_1/FootDelay2_out1_reg[5]/C        |   ^   | clk__L4_N13                              | DFRQ_5VX1 | 0.012 |   1.190 |    1.239 | 
     | Filter_1_1/FootDelay2_out1_reg[5]/Q        |   v   | Filter_1_1/FootDelay2_out1[5]            | DFRQ_5VX1 | 0.488 |   1.678 |    1.727 | 
     | Filter_1_1/FE_PHC1579_FootDelay2_out1_5_/A |   v   | Filter_1_1/FootDelay2_out1[5]            | BU_5VX0   | 0.000 |   1.678 |    1.727 | 
     | Filter_1_1/FE_PHC1579_FootDelay2_out1_5_/Q |   v   | Filter_1_1/FE_PHN1579_FootDelay2_out1_5_ | BU_5VX0   | 0.192 |   1.870 |    1.919 | 
     | Filter_1_1/FE_PHC2106_FootDelay2_out1_5_/A |   v   | Filter_1_1/FE_PHN1579_FootDelay2_out1_5_ | BU_5VX0   | 0.000 |   1.870 |    1.919 | 
     | Filter_1_1/FE_PHC2106_FootDelay2_out1_5_/Q |   v   | Filter_1_1/FE_PHN2106_FootDelay2_out1_5_ | BU_5VX0   | 0.249 |   2.119 |    2.168 | 
     | Filter_1_1/FE_PHC2454_FootDelay2_out1_5_/A |   v   | Filter_1_1/FE_PHN2106_FootDelay2_out1_5_ | BU_5VX0   | 0.000 |   2.119 |    2.168 | 
     | Filter_1_1/FE_PHC2454_FootDelay2_out1_5_/Q |   v   | Filter_1_1/FE_PHN2454_FootDelay2_out1_5_ | BU_5VX0   | 0.271 |   2.390 |    2.439 | 
     | Filter_1_1/FE_PHC922_FootDelay2_out1_5_/A  |   v   | Filter_1_1/FE_PHN2454_FootDelay2_out1_5_ | BU_5VX0   | 0.000 |   2.390 |    2.439 | 
     | Filter_1_1/FE_PHC922_FootDelay2_out1_5_/Q  |   v   | Filter_1_1/FE_PHN922_FootDelay2_out1_5_  | BU_5VX0   | 0.296 |   2.686 |    2.735 | 
     | Filter_1_1/FE_PHC2639_FootDelay2_out1_5_/A |   v   | Filter_1_1/FE_PHN922_FootDelay2_out1_5_  | BU_5VX1   | 0.000 |   2.686 |    2.735 | 
     | Filter_1_1/FE_PHC2639_FootDelay2_out1_5_/Q |   v   | Filter_1_1/FE_PHN2639_FootDelay2_out1_5_ | BU_5VX1   | 0.386 |   3.072 |    3.122 | 
     | Filter_1_1/FE_PHC4051_FootDelay2_out1_5_/A |   v   | Filter_1_1/FE_PHN2639_FootDelay2_out1_5_ | BU_5VX4   | 0.001 |   3.073 |    3.122 | 
     | Filter_1_1/FE_PHC4051_FootDelay2_out1_5_/Q |   v   | Filter_1_1/FE_PHN4051_FootDelay2_out1_5_ | BU_5VX4   | 0.256 |   3.330 |    3.379 | 
     | Filter_1_1/FE_PHC4418_FootDelay2_out1_5_/A |   v   | Filter_1_1/FE_PHN4051_FootDelay2_out1_5_ | DLY2_5VX1 | 0.000 |   3.330 |    3.379 | 
     | Filter_1_1/FE_PHC4418_FootDelay2_out1_5_/Q |   v   | Filter_1_1/FE_PHN4418_FootDelay2_out1_5_ | DLY2_5VX1 | 1.951 |   5.281 |    5.330 | 
     | Filter_1_1/FE_PHC2724_FootDelay2_out1_5_/A |   v   | Filter_1_1/FE_PHN4418_FootDelay2_out1_5_ | BU_5VX0   | 0.002 |   5.283 |    5.332 | 
     | Filter_1_1/FE_PHC2724_FootDelay2_out1_5_/Q |   v   | Filter_1_1/FE_PHN5828_FootDelay2_out1_5_ | BU_5VX0   | 0.354 |   5.636 |    5.685 | 
     | Filter_1_1/FE_PHC5828_FootDelay2_out1_5_/A |   v   | Filter_1_1/FE_PHN5828_FootDelay2_out1_5_ | BU_5VX0   | 0.000 |   5.636 |    5.685 | 
     | Filter_1_1/FE_PHC5828_FootDelay2_out1_5_/Q |   v   | Filter_1_1/FE_PHN2724_FootDelay2_out1_5_ | BU_5VX0   | 0.330 |   5.966 |    6.015 | 
     | Filter_1_1/g17850/C                        |   v   | Filter_1_1/FE_PHN2724_FootDelay2_out1_5_ | AO22_5VX1 | 0.000 |   5.966 |    6.015 | 
     | Filter_1_1/g17850/Q                        |   v   | Filter_1_1/n_801                         | AO22_5VX1 | 0.339 |   6.305 |    6.354 | 
     | Filter_1_1/FootDelay2_out1_reg[5]/D        |   v   | Filter_1_1/n_801                         | DFRQ_5VX1 | 0.000 |   6.305 |    6.354 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                     |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                 |   ^   | clk         |           |       |   0.000 |   -0.049 | 
     | clk__L1_I0/A                        |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -0.049 | 
     | clk__L1_I0/Q                        |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.294 | 
     | clk__L2_I3/A                        |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.303 | 
     | clk__L2_I3/Q                        |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.706 | 
     | clk__L3_I6/A                        |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.713 | 
     | clk__L3_I6/Q                        |   ^   | clk__L3_N6  | BU_5VX16  | 0.209 |   0.971 |    0.922 | 
     | clk__L4_I13/A                       |   ^   | clk__L3_N6  | BU_5VX16  | 0.003 |   0.974 |    0.925 | 
     | clk__L4_I13/Q                       |   ^   | clk__L4_N13 | BU_5VX16  | 0.265 |   1.239 |    1.190 | 
     | Filter_1_1/FootDelay2_out1_reg[5]/C |   ^   | clk__L4_N13 | DFRQ_5VX1 | 0.015 |   1.255 |    1.206 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin Filter_1_1/FootDelay2_out1_reg[17]/C 
Endpoint:   Filter_1_1/FootDelay2_out1_reg[17]/D  (v) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/BodyDelay22_out1_reg[17]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.267
+ Hold                          0.079
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.346
  Arrival Time                  6.297
  Slack Time                   -0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                    Net                     |    Cell    | Delay | Arrival | Required | 
     |                                              |       |                                            |            |       |  Time   |   Time   | 
     |----------------------------------------------+-------+--------------------------------------------+------------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                        |            |       |   0.000 |    0.049 | 
     | clk__L1_I0/A                                 |   ^   | clk                                        | IN_5VX16   | 0.000 |   0.000 |    0.049 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                                 | IN_5VX16   | 0.335 |   0.335 |    0.384 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                                 | IN_5VX16   | 0.007 |   0.342 |    0.391 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                                 | IN_5VX16   | 0.387 |   0.729 |    0.778 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N3                                 | BU_5VX16   | 0.006 |   0.735 |    0.783 | 
     | clk__L3_I7/Q                                 |   ^   | clk__L3_N7                                 | BU_5VX16   | 0.211 |   0.946 |    0.995 | 
     | clk__L4_I15/A                                |   ^   | clk__L3_N7                                 | BU_5VX16   | 0.004 |   0.950 |    0.998 | 
     | clk__L4_I15/Q                                |   ^   | clk__L4_N15                                | BU_5VX16   | 0.243 |   1.192 |    1.241 | 
     | Filter_1_1/BodyDelay22_out1_reg[17]/C        |   ^   | clk__L4_N15                                | DFRQ_5VX2  | 0.004 |   1.196 |    1.245 | 
     | Filter_1_1/BodyDelay22_out1_reg[17]/Q        |   ^   | Filter_1_1/BodyDelay22_out1[17]            | DFRQ_5VX2  | 0.744 |   1.940 |    1.989 | 
     | Filter_1_1/add_644_48/g9720/A                |   ^   | Filter_1_1/BodyDelay22_out1[17]            | NA2_5VX1   | 0.000 |   1.940 |    1.989 | 
     | Filter_1_1/add_644_48/g9720/Q                |   v   | Filter_1_1/add_644_48/n_43                 | NA2_5VX1   | 0.192 |   2.132 |    2.181 | 
     | Filter_1_1/add_644_48/g9638/C                |   v   | Filter_1_1/add_644_48/n_43                 | NA22_5VX2  | 0.000 |   2.132 |    2.181 | 
     | Filter_1_1/add_644_48/g9638/Q                |   ^   | Filter_1_1/HeadSum2_add_temp[22]           | NA22_5VX2  | 0.171 |   2.303 |    2.352 | 
     | Filter_1_1/g12156/AN                         |   ^   | Filter_1_1/HeadSum2_add_temp[22]           | NO2I1_5VX4 | 0.000 |   2.303 |    2.352 | 
     | Filter_1_1/g12156/Q                          |   ^   | Filter_1_1/n_1002                          | NO2I1_5VX4 | 0.361 |   2.664 |    2.712 | 
     | Filter_1_1/g3/AN                             |   ^   | Filter_1_1/n_1002                          | NA2I1_5VX2 | 0.000 |   2.664 |    2.712 | 
     | Filter_1_1/g3/Q                              |   ^   | Filter_1_1/n_985                           | NA2I1_5VX2 | 0.267 |   2.930 |    2.979 | 
     | Filter_1_1/g18652/A                          |   ^   | Filter_1_1/n_985                           | NA2_5VX4   | 0.000 |   2.930 |    2.979 | 
     | Filter_1_1/g18652/Q                          |   v   | Filter_1_1/HeadSum2_out1[16]               | NA2_5VX4   | 0.118 |   3.049 |    3.097 | 
     | Filter_1_1/FE_OFC171_HeadSum2_out1_16_/A     |   v   | Filter_1_1/HeadSum2_out1[16]               | BU_5VX16   | 0.000 |   3.049 |    3.097 | 
     | Filter_1_1/FE_OFC171_HeadSum2_out1_16_/Q     |   v   | Filter_1_1/FE_OFN171_HeadSum2_out1_16_     | BU_5VX16   | 0.233 |   3.282 |    3.331 | 
     | Filter_1_1/const_mul_579_42/g6012/A          |   v   | Filter_1_1/FE_OFN171_HeadSum2_out1_16_     | NA2_5VX1   | 0.005 |   3.287 |    3.335 | 
     | Filter_1_1/const_mul_579_42/g6012/Q          |   ^   | Filter_1_1/const_mul_579_42/n_101          | NA2_5VX1   | 0.196 |   3.482 |    3.531 | 
     | Filter_1_1/const_mul_579_42/g5934/A          |   ^   | Filter_1_1/const_mul_579_42/n_101          | AN21_5VX1  | 0.000 |   3.482 |    3.531 | 
     | Filter_1_1/const_mul_579_42/g5934/Q          |   v   | Filter_1_1/const_mul_579_42/n_176          | AN21_5VX1  | 0.221 |   3.703 |    3.752 | 
     | Filter_1_1/const_mul_579_42/g6099/AN         |   v   | Filter_1_1/const_mul_579_42/n_176          | NA2I1_5VX1 | 0.000 |   3.703 |    3.752 | 
     | Filter_1_1/const_mul_579_42/g6099/Q          |   v   | Filter_1_1/const_mul_579_42/n_1            | NA2I1_5VX1 | 0.266 |   3.969 |    4.018 | 
     | Filter_1_1/const_mul_579_42/FE_PHC1514_n_1/A |   v   | Filter_1_1/const_mul_579_42/n_1            | BU_5VX0    | 0.000 |   3.969 |    4.018 | 
     | Filter_1_1/const_mul_579_42/FE_PHC1514_n_1/Q |   v   | Filter_1_1/const_mul_579_42/FE_PHN1514_n_1 | BU_5VX0    | 0.316 |   4.286 |    4.334 | 
     | Filter_1_1/const_mul_579_42/g5476/C          |   v   | Filter_1_1/const_mul_579_42/FE_PHN1514_n_1 | NA22_5VX2  | 0.000 |   4.286 |    4.334 | 
     | Filter_1_1/const_mul_579_42/g5476/Q          |   ^   | Filter_1_1/const_mul_579_42/n_608          | NA22_5VX2  | 0.163 |   4.449 |    4.497 | 
     | Filter_1_1/const_mul_579_42/g5474/CI         |   ^   | Filter_1_1/const_mul_579_42/n_608          | FA_5VX1    | 0.000 |   4.449 |    4.497 | 
     | Filter_1_1/const_mul_579_42/g5474/CO         |   ^   | Filter_1_1/const_mul_579_42/n_611          | FA_5VX1    | 0.395 |   4.843 |    4.892 | 
     | Filter_1_1/const_mul_579_42/g6114/B          |   ^   | Filter_1_1/const_mul_579_42/n_611          | EN2_5VX2   | 0.000 |   4.843 |    4.892 | 
     | Filter_1_1/const_mul_579_42/g6114/Q          |   ^   | Filter_1_1/a_3_2_mul_temp[48]              | EN2_5VX2   | 0.257 |   5.100 |    5.149 | 
     | Filter_1_1/inc_add_583_33_18/g125/B          |   ^   | Filter_1_1/a_3_2_mul_temp[48]              | NA2_5VX1   | 0.000 |   5.100 |    5.149 | 
     | Filter_1_1/inc_add_583_33_18/g125/Q          |   v   | Filter_1_1/inc_add_583_33_18/n_35          | NA2_5VX1   | 0.124 |   5.224 |    5.273 | 
     | Filter_1_1/inc_add_583_33_18/g123/B          |   v   | Filter_1_1/inc_add_583_33_18/n_35          | EN2_5VX1   | 0.000 |   5.224 |    5.273 | 
     | Filter_1_1/inc_add_583_33_18/g123/Q          |   ^   | Filter_1_1/n_1494                          | EN2_5VX1   | 0.325 |   5.549 |    5.598 | 
     | Filter_1_1/sub_589_48/g600/A                 |   ^   | Filter_1_1/n_1494                          | EN3_5VX2   | 0.000 |   5.549 |    5.598 | 
     | Filter_1_1/sub_589_48/g600/Q                 |   v   | Filter_1_1/FootSum2_sub_temp[21]           | EN3_5VX2   | 0.209 |   5.758 |    5.807 | 
     | Filter_1_1/inc_add_594_39_17/g123/B          |   v   | Filter_1_1/FootSum2_sub_temp[21]           | EN2_5VX2   | 0.000 |   5.758 |    5.807 | 
     | Filter_1_1/inc_add_594_39_17/g123/Q          |   v   | Filter_1_1/n_1476                          | EN2_5VX2   | 0.201 |   5.959 |    6.008 | 
     | Filter_1_1/g18827/A                          |   v   | Filter_1_1/n_1476                          | AO22_5VX2  | 0.000 |   5.959 |    6.008 | 
     | Filter_1_1/g18827/Q                          |   v   | Filter_1_1/n_1709                          | AO22_5VX2  | 0.338 |   6.297 |    6.346 | 
     | Filter_1_1/FootDelay2_out1_reg[17]/D         |   v   | Filter_1_1/n_1709                          | DFRQ_5VX4  | 0.000 |   6.297 |    6.346 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |             |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                  |   ^   | clk         |           |       |   0.000 |   -0.049 | 
     | clk__L1_I0/A                         |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -0.049 | 
     | clk__L1_I0/Q                         |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.294 | 
     | clk__L2_I3/A                         |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.303 | 
     | clk__L2_I3/Q                         |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.706 | 
     | clk__L3_I7/A                         |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.714 | 
     | clk__L3_I7/Q                         |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.991 |    0.942 | 
     | clk__L4_I15/A                        |   ^   | clk__L3_N7  | BU_5VX16  | 0.005 |   0.996 |    0.947 | 
     | clk__L4_I15/Q                        |   ^   | clk__L4_N15 | BU_5VX16  | 0.268 |   1.264 |    1.215 | 
     | Filter_1_1/FootDelay2_out1_reg[17]/C |   ^   | clk__L4_N15 | DFRQ_5VX4 | 0.004 |   1.267 |    1.219 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin Filter_1_1/SectIn3_out1_reg[0]/C 
Endpoint:   Filter_1_1/SectIn3_out1_reg[0]/D (v) checked with  leading edge of 
'clk'
Beginpoint: Filter_1_1/SectIn3_out1_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.282
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.349
  Arrival Time                  6.303
  Slack Time                   -0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk                                   |           |       |   0.000 |    0.045 | 
     | clk__L1_I0/A                            |   ^   | clk                                   | IN_5VX16  | 0.000 |   0.000 |    0.045 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                            | IN_5VX16  | 0.335 |   0.335 |    0.381 | 
     | clk__L2_I0/A                            |   v   | clk__L1_N0                            | IN_5VX16  | 0.007 |   0.342 |    0.388 | 
     | clk__L2_I0/Q                            |   ^   | clk__L2_N0                            | IN_5VX16  | 0.377 |   0.719 |    0.765 | 
     | clk__L3_I0/A                            |   ^   | clk__L2_N0                            | BU_5VX16  | 0.001 |   0.720 |    0.766 | 
     | clk__L3_I0/Q                            |   ^   | clk__L3_N0                            | BU_5VX16  | 0.222 |   0.942 |    0.987 | 
     | clk__L4_I2/A                            |   ^   | clk__L3_N0                            | BU_5VX16  | 0.006 |   0.948 |    0.993 | 
     | clk__L4_I2/Q                            |   ^   | clk__L4_N2                            | BU_5VX16  | 0.250 |   1.197 |    1.243 | 
     | Filter_1_1/SectIn3_out1_reg[0]/C        |   ^   | clk__L4_N2                            | DFRQ_5VX2 | 0.010 |   1.207 |    1.253 | 
     | Filter_1_1/SectIn3_out1_reg[0]/Q        |   v   | Filter_1_1/SectIn3_out1[0]            | DFRQ_5VX2 | 0.673 |   1.881 |    1.926 | 
     | Filter_1_1/FE_PHC2192_SectIn3_out1_0_/A |   v   | Filter_1_1/SectIn3_out1[0]            | BU_5VX0   | 0.000 |   1.881 |    1.926 | 
     | Filter_1_1/FE_PHC2192_SectIn3_out1_0_/Q |   v   | Filter_1_1/FE_PHN2192_SectIn3_out1_0_ | BU_5VX0   | 0.231 |   2.112 |    2.157 | 
     | Filter_1_1/FE_PHC5139_SectIn3_out1_0_/A |   v   | Filter_1_1/FE_PHN2192_SectIn3_out1_0_ | BU_5VX1   | 0.000 |   2.112 |    2.157 | 
     | Filter_1_1/FE_PHC5139_SectIn3_out1_0_/Q |   v   | Filter_1_1/FE_PHN5139_SectIn3_out1_0_ | BU_5VX1   | 0.189 |   2.301 |    2.346 | 
     | Filter_1_1/g18217/C                     |   v   | Filter_1_1/FE_PHN5139_SectIn3_out1_0_ | AO22_5VX1 | 0.000 |   2.301 |    2.346 | 
     | Filter_1_1/g18217/Q                     |   v   | Filter_1_1/n_746                      | AO22_5VX1 | 0.322 |   2.623 |    2.669 | 
     | Filter_1_1/FE_PHC4779_n_746/A           |   v   | Filter_1_1/n_746                      | DLY1_5VX1 | 0.000 |   2.623 |    2.669 | 
     | Filter_1_1/FE_PHC4779_n_746/Q           |   v   | Filter_1_1/FE_PHN4779_n_746           | DLY1_5VX1 | 0.901 |   3.524 |    3.570 | 
     | Filter_1_1/FE_PHC4379_n_746/A           |   v   | Filter_1_1/FE_PHN4779_n_746           | DLY1_5VX1 | 0.000 |   3.524 |    3.570 | 
     | Filter_1_1/FE_PHC4379_n_746/Q           |   v   | Filter_1_1/FE_PHN4379_n_746           | DLY1_5VX1 | 0.894 |   4.418 |    4.464 | 
     | Filter_1_1/FE_PHC3791_n_746/A           |   v   | Filter_1_1/FE_PHN4379_n_746           | DLY2_5VX1 | 0.000 |   4.418 |    4.464 | 
     | Filter_1_1/FE_PHC3791_n_746/Q           |   v   | Filter_1_1/FE_PHN3791_n_746           | DLY2_5VX1 | 1.885 |   6.303 |    6.349 | 
     | Filter_1_1/SectIn3_out1_reg[0]/D        |   v   | Filter_1_1/FE_PHN3791_n_746           | DFRQ_5VX2 | 0.000 |   6.303 |    6.349 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.045 | 
     | clk__L1_I0/A                     |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.045 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.298 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.307 | 
     | clk__L2_I0/Q                     |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.699 | 
     | clk__L3_I0/A                     |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.700 | 
     | clk__L3_I0/Q                     |   ^   | clk__L3_N0 | BU_5VX16  | 0.242 |   0.987 |    0.941 | 
     | clk__L4_I2/A                     |   ^   | clk__L3_N0 | BU_5VX16  | 0.008 |   0.995 |    0.950 | 
     | clk__L4_I2/Q                     |   ^   | clk__L4_N2 | BU_5VX16  | 0.274 |   1.269 |    1.224 | 
     | Filter_1_1/SectIn3_out1_reg[0]/C |   ^   | clk__L4_N2 | DFRQ_5VX2 | 0.013 |   1.282 |    1.237 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin Filter_1_1/SectIn3_out1_reg[13]/C 
Endpoint:   Filter_1_1/SectIn3_out1_reg[13]/D     (^) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/BodyDelay22_out1_reg[17]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.289
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.292
  Arrival Time                  6.247
  Slack Time                   -0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                              |           |       |   0.000 |    0.044 | 
     | clk__L1_I0/A                                       |   ^   | clk                                              | IN_5VX16  | 0.000 |   0.000 |    0.044 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                       | IN_5VX16  | 0.335 |   0.335 |    0.380 | 
     | clk__L2_I3/A                                       |   v   | clk__L1_N0                                       | IN_5VX16  | 0.007 |   0.342 |    0.387 | 
     | clk__L2_I3/Q                                       |   ^   | clk__L2_N3                                       | IN_5VX16  | 0.387 |   0.729 |    0.774 | 
     | clk__L3_I7/A                                       |   ^   | clk__L2_N3                                       | BU_5VX16  | 0.006 |   0.735 |    0.779 | 
     | clk__L3_I7/Q                                       |   ^   | clk__L3_N7                                       | BU_5VX16  | 0.211 |   0.946 |    0.990 | 
     | clk__L4_I15/A                                      |   ^   | clk__L3_N7                                       | BU_5VX16  | 0.004 |   0.950 |    0.994 | 
     | clk__L4_I15/Q                                      |   ^   | clk__L4_N15                                      | BU_5VX16  | 0.243 |   1.192 |    1.237 | 
     | Filter_1_1/BodyDelay22_out1_reg[17]/C              |   ^   | clk__L4_N15                                      | DFRQ_5VX2 | 0.004 |   1.196 |    1.240 | 
     | Filter_1_1/BodyDelay22_out1_reg[17]/Q              |   v   | Filter_1_1/BodyDelay22_out1[17]                  | DFRQ_5VX2 | 0.614 |   1.810 |    1.854 | 
     | Filter_1_1/add_644_48/g9720/A                      |   v   | Filter_1_1/BodyDelay22_out1[17]                  | NA2_5VX1  | 0.000 |   1.810 |    1.854 | 
     | Filter_1_1/add_644_48/g9720/Q                      |   ^   | Filter_1_1/add_644_48/n_43                       | NA2_5VX1  | 0.254 |   2.064 |    2.109 | 
     | Filter_1_1/add_644_48/g9638/C                      |   ^   | Filter_1_1/add_644_48/n_43                       | NA22_5VX2 | 0.000 |   2.064 |    2.109 | 
     | Filter_1_1/add_644_48/g9638/Q                      |   v   | Filter_1_1/HeadSum2_add_temp[22]                 | NA22_5VX2 | 0.129 |   2.194 |    2.238 | 
     | Filter_1_1/g12172/A                                |   v   | Filter_1_1/HeadSum2_add_temp[22]                 | IN_5VX1   | 0.000 |   2.194 |    2.238 | 
     | Filter_1_1/g12172/Q                                |   ^   | Filter_1_1/n_989                                 | IN_5VX1   | 0.137 |   2.330 |    2.375 | 
     | Filter_1_1/g12007/C                                |   ^   | Filter_1_1/n_989                                 | NA22_5VX2 | 0.000 |   2.330 |    2.375 | 
     | Filter_1_1/g12007/Q                                |   v   | Filter_1_1/n_1053                                | NA22_5VX2 | 0.148 |   2.478 |    2.522 | 
     | Filter_1_1/FE_OFC95_n_1053/A                       |   v   | Filter_1_1/n_1053                                | BU_5VX12  | 0.000 |   2.478 |    2.522 | 
     | Filter_1_1/FE_OFC95_n_1053/Q                       |   v   | Filter_1_1/FE_OFN95_n_1053                       | BU_5VX12  | 0.273 |   2.751 |    2.796 | 
     | Filter_1_1/g12002/C                                |   v   | Filter_1_1/FE_OFN95_n_1053                       | NA22_5VX2 | 0.004 |   2.755 |    2.800 | 
     | Filter_1_1/g12002/Q                                |   ^   | Filter_1_1/HeadSum2_out1[13]                     | NA22_5VX2 | 0.191 |   2.946 |    2.991 | 
     | Filter_1_1/FE_OFC155_HeadSum2_out1_13_/A           |   ^   | Filter_1_1/HeadSum2_out1[13]                     | BU_5VX12  | 0.000 |   2.946 |    2.991 | 
     | Filter_1_1/FE_OFC155_HeadSum2_out1_13_/Q           |   ^   | Filter_1_1/FE_OFN155_HeadSum2_out1_13_           | BU_5VX12  | 0.329 |   3.276 |    3.320 | 
     | Filter_1_1/FE_PHC910_FE_OFN155_HeadSum2_out1_13_/A |   ^   | Filter_1_1/FE_OFN155_HeadSum2_out1_13_           | BU_5VX0   | 0.003 |   3.278 |    3.322 | 
     | Filter_1_1/FE_PHC910_FE_OFN155_HeadSum2_out1_13_/Q |   ^   | Filter_1_1/FE_PHN910_FE_OFN155_HeadSum2_out1_13_ | BU_5VX0   | 0.582 |   3.861 |    3.905 | 
     | Filter_1_1/g18223/A                                |   ^   | Filter_1_1/FE_PHN910_FE_OFN155_HeadSum2_out1_13_ | AO22_5VX1 | 0.001 |   3.861 |    3.906 | 
     | Filter_1_1/g18223/Q                                |   ^   | Filter_1_1/n_742                                 | AO22_5VX1 | 0.457 |   4.318 |    4.363 | 
     | Filter_1_1/FE_PHC3792_n_742/A                      |   ^   | Filter_1_1/n_742                                 | DLY2_5VX1 | 0.000 |   4.318 |    4.363 | 
     | Filter_1_1/FE_PHC3792_n_742/Q                      |   ^   | Filter_1_1/FE_PHN3792_n_742                      | DLY2_5VX1 | 1.929 |   6.247 |    6.292 | 
     | Filter_1_1/SectIn3_out1_reg[13]/D                  |   ^   | Filter_1_1/FE_PHN3792_n_742                      | DFRQ_5VX2 | 0.000 |   6.247 |    6.292 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                   |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                               |   ^   | clk        |           |       |   0.000 |   -0.044 | 
     | clk__L1_I0/A                      |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.044 | 
     | clk__L1_I0/Q                      |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.299 | 
     | clk__L2_I2/A                      |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.308 | 
     | clk__L2_I2/Q                      |   ^   | clk__L2_N2 | IN_5VX16  | 0.398 |   0.751 |    0.706 | 
     | clk__L3_I4/A                      |   ^   | clk__L2_N2 | BU_5VX12  | 0.007 |   0.758 |    0.713 | 
     | clk__L3_I4/Q                      |   ^   | clk__L3_N4 | BU_5VX12  | 0.240 |   0.998 |    0.953 | 
     | clk__L4_I9/A                      |   ^   | clk__L3_N4 | BU_5VX16  | 0.005 |   1.003 |    0.959 | 
     | clk__L4_I9/Q                      |   ^   | clk__L4_N9 | BU_5VX16  | 0.272 |   1.275 |    1.231 | 
     | Filter_1_1/SectIn3_out1_reg[13]/C |   ^   | clk__L4_N9 | DFRQ_5VX2 | 0.014 |   1.289 |    1.245 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin Filter_1_1/delayMatch6_reg_reg[1][15]/C 
Endpoint:   Filter_1_1/delayMatch6_reg_reg[1][15]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/delayMatch6_reg_reg[1][15]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.271
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.309
  Arrival Time                  6.265
  Slack Time                   -0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk                         |           |       |   0.000 |    0.044 | 
     | clk__L1_I0/A                            |   ^   | clk                         | IN_5VX16  | 0.000 |   0.000 |    0.044 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                  | IN_5VX16  | 0.335 |   0.335 |    0.380 | 
     | clk__L2_I0/A                            |   v   | clk__L1_N0                  | IN_5VX16  | 0.007 |   0.342 |    0.387 | 
     | clk__L2_I0/Q                            |   ^   | clk__L2_N0                  | IN_5VX16  | 0.377 |   0.719 |    0.764 | 
     | clk__L3_I1/A                            |   ^   | clk__L2_N0                  | BU_5VX16  | 0.001 |   0.720 |    0.765 | 
     | clk__L3_I1/Q                            |   ^   | clk__L3_N1                  | BU_5VX16  | 0.216 |   0.936 |    0.981 | 
     | clk__L4_I3/A                            |   ^   | clk__L3_N1                  | BU_5VX16  | 0.008 |   0.944 |    0.989 | 
     | clk__L4_I3/Q                            |   ^   | clk__L4_N3                  | BU_5VX16  | 0.247 |   1.191 |    1.236 | 
     | Filter_1_1/delayMatch6_reg_reg[1][15]/C |   ^   | clk__L4_N3                  | DFRQ_5VX2 | 0.009 |   1.200 |    1.245 | 
     | Filter_1_1/delayMatch6_reg_reg[1][15]/Q |   v   | Filter_1_1/s_3_out1_3[15]   | DFRQ_5VX2 | 0.710 |   1.910 |    1.955 | 
     | Filter_1_1/g18314/A                     |   v   | Filter_1_1/s_3_out1_3[15]   | AN22_5VX1 | 0.000 |   1.910 |    1.955 | 
     | Filter_1_1/g18314/Q                     |   ^   | Filter_1_1/n_203            | AN22_5VX1 | 0.238 |   2.148 |    2.192 | 
     | Filter_1_1/g17985/A                     |   ^   | Filter_1_1/n_203            | NO2_5VX1  | 0.000 |   2.148 |    2.192 | 
     | Filter_1_1/g17985/Q                     |   v   | Filter_1_1/n_581            | NO2_5VX1  | 0.131 |   2.279 |    2.323 | 
     | Filter_1_1/FE_PHC3564_n_581/A           |   v   | Filter_1_1/n_581            | DLY4_5VX1 | 0.000 |   2.279 |    2.323 | 
     | Filter_1_1/FE_PHC3564_n_581/Q           |   v   | Filter_1_1/FE_PHN3564_n_581 | DLY4_5VX1 | 3.986 |   6.265 |    6.309 | 
     | Filter_1_1/delayMatch6_reg_reg[1][15]/D |   v   | Filter_1_1/FE_PHN3564_n_581 | DFRQ_5VX2 | 0.000 |   6.265 |    6.309 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   -0.044 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.044 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.299 | 
     | clk__L2_I0/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.308 | 
     | clk__L2_I0/Q                            |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.700 | 
     | clk__L3_I1/A                            |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.701 | 
     | clk__L3_I1/Q                            |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    0.931 | 
     | clk__L4_I3/A                            |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    0.942 | 
     | clk__L4_I3/Q                            |   ^   | clk__L4_N3 | BU_5VX16  | 0.272 |   1.259 |    1.215 | 
     | Filter_1_1/delayMatch6_reg_reg[1][15]/C |   ^   | clk__L4_N3 | DFRQ_5VX2 | 0.012 |   1.271 |    1.227 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin Filter_1_1/BodyDelay22_out1_reg[17]/C 
Endpoint:   Filter_1_1/BodyDelay22_out1_reg[17]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/b_2_2_out1_1_reg[51]/Q     (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.268
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.266
  Arrival Time                  6.227
  Slack Time                   -0.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                  Net                   |    Cell    | Delay | Arrival | Required | 
     |                                          |       |                                        |            |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------------+------------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                    |            |       |   0.000 |    0.040 | 
     | clk__L1_I0/A                             |   ^   | clk                                    | IN_5VX16   | 0.000 |   0.000 |    0.040 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                             | IN_5VX16   | 0.335 |   0.335 |    0.375 | 
     | clk__L2_I1/A                             |   v   | clk__L1_N0                             | IN_5VX16   | 0.007 |   0.342 |    0.382 | 
     | clk__L2_I1/Q                             |   ^   | clk__L2_N1                             | IN_5VX16   | 0.386 |   0.729 |    0.768 | 
     | clk__L3_I3/A                             |   ^   | clk__L2_N1                             | BU_5VX16   | 0.005 |   0.734 |    0.774 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3                             | BU_5VX16   | 0.210 |   0.944 |    0.983 | 
     | clk__L4_I7/A                             |   ^   | clk__L3_N3                             | BU_5VX16   | 0.003 |   0.947 |    0.987 | 
     | clk__L4_I7/Q                             |   ^   | clk__L4_N7                             | BU_5VX16   | 0.244 |   1.192 |    1.231 | 
     | Filter_1_1/b_2_2_out1_1_reg[51]/C        |   ^   | clk__L4_N7                             | DFRQ_5VX2  | 0.009 |   1.200 |    1.240 | 
     | Filter_1_1/b_2_2_out1_1_reg[51]/Q        |   v   | Filter_1_1/b_2_2_out1_1[51]            | DFRQ_5VX2  | 0.598 |   1.798 |    1.838 | 
     | Filter_1_1/FE_PHC4884_b_2_2_out1_1_51_/A |   v   | Filter_1_1/b_2_2_out1_1[51]            | BU_5VX0    | 0.000 |   1.798 |    1.838 | 
     | Filter_1_1/FE_PHC4884_b_2_2_out1_1_51_/Q |   v   | Filter_1_1/FE_PHN4884_b_2_2_out1_1_51_ | BU_5VX0    | 0.531 |   2.329 |    2.369 | 
     | Filter_1_1/FE_PHC5137_b_2_2_out1_1_51_/A |   v   | Filter_1_1/FE_PHN4884_b_2_2_out1_1_51_ | DLY1_5VX1  | 0.002 |   2.331 |    2.371 | 
     | Filter_1_1/FE_PHC5137_b_2_2_out1_1_51_/Q |   v   | Filter_1_1/FE_PHN5137_b_2_2_out1_1_51_ | DLY1_5VX1  | 1.138 |   3.470 |    3.510 | 
     | Filter_1_1/FE_PHC379_b_2_2_out1_1_51_/A  |   v   | Filter_1_1/FE_PHN5137_b_2_2_out1_1_51_ | DLY1_5VX1  | 0.002 |   3.472 |    3.512 | 
     | Filter_1_1/FE_PHC379_b_2_2_out1_1_51_/Q  |   v   | Filter_1_1/FE_PHN379_b_2_2_out1_1_51_  | DLY1_5VX1  | 0.998 |   4.470 |    4.509 | 
     | Filter_1_1/inc_add_554_35_4/g123/B       |   v   | Filter_1_1/FE_PHN379_b_2_2_out1_1_51_  | EO2_5VX1   | 0.000 |   4.470 |    4.509 | 
     | Filter_1_1/inc_add_554_35_4/g123/Q       |   ^   | Filter_1_1/n_1512                      | EO2_5VX1   | 0.241 |   4.710 |    4.750 | 
     | Filter_1_1/g12063/A                      |   ^   | Filter_1_1/n_1512                      | AND2_5VX1  | 0.000 |   4.710 |    4.750 | 
     | Filter_1_1/g12063/Q                      |   ^   | Filter_1_1/b_2_2_out1_2[17]            | AND2_5VX1  | 0.364 |   5.075 |    5.115 | 
     | Filter_1_1/add_608_52/g430/B             |   ^   | Filter_1_1/b_2_2_out1_2[17]            | CAG_5VX2   | 0.000 |   5.075 |    5.115 | 
     | Filter_1_1/add_608_52/g430/CO            |   ^   | Filter_1_1/BodyLSum22_add_temp[18]     | CAG_5VX2   | 0.468 |   5.543 |    5.583 | 
     | Filter_1_1/sub_620_52/g565/B             |   ^   | Filter_1_1/BodyLSum22_add_temp[18]     | NA2I1_5VX1 | 0.001 |   5.544 |    5.584 | 
     | Filter_1_1/sub_620_52/g565/Q             |   v   | Filter_1_1/sub_620_52/n_30             | NA2I1_5VX1 | 0.150 |   5.694 |    5.734 | 
     | Filter_1_1/sub_620_52/g507/C             |   v   | Filter_1_1/sub_620_52/n_30             | NA22_5VX2  | 0.000 |   5.694 |    5.734 | 
     | Filter_1_1/sub_620_52/g507/Q             |   ^   | Filter_1_1/BodyRSum22_sub_temp[18]     | NA22_5VX2  | 0.197 |   5.891 |    5.931 | 
     | Filter_1_1/g18822/A                      |   ^   | Filter_1_1/BodyRSum22_sub_temp[18]     | AO22_5VX1  | 0.000 |   5.891 |    5.931 | 
     | Filter_1_1/g18822/Q                      |   ^   | Filter_1_1/n_1704                      | AO22_5VX1  | 0.336 |   6.227 |    6.266 | 
     | Filter_1_1/BodyDelay22_out1_reg[17]/D    |   ^   | Filter_1_1/n_1704                      | DFRQ_5VX2  | 0.000 |   6.227 |    6.266 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk         |           |       |   0.000 |   -0.040 | 
     | clk__L1_I0/A                          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   -0.040 | 
     | clk__L1_I0/Q                          |   v   | clk__L1_N0  | IN_5VX16  | 0.343 |   0.343 |    0.303 | 
     | clk__L2_I3/A                          |   v   | clk__L1_N0  | IN_5VX16  | 0.009 |   0.352 |    0.312 | 
     | clk__L2_I3/Q                          |   ^   | clk__L2_N3  | IN_5VX16  | 0.403 |   0.755 |    0.715 | 
     | clk__L3_I7/A                          |   ^   | clk__L2_N3  | BU_5VX16  | 0.008 |   0.762 |    0.723 | 
     | clk__L3_I7/Q                          |   ^   | clk__L3_N7  | BU_5VX16  | 0.228 |   0.991 |    0.951 | 
     | clk__L4_I15/A                         |   ^   | clk__L3_N7  | BU_5VX16  | 0.005 |   0.996 |    0.956 | 
     | clk__L4_I15/Q                         |   ^   | clk__L4_N15 | BU_5VX16  | 0.268 |   1.264 |    1.224 | 
     | Filter_1_1/BodyDelay22_out1_reg[17]/C |   ^   | clk__L4_N15 | DFRQ_5VX2 | 0.005 |   1.268 |    1.229 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin Filter_1_1/SectIn3_out1_reg[3]/C 
Endpoint:   Filter_1_1/SectIn3_out1_reg[3]/D (v) checked with  leading edge of 
'clk'
Beginpoint: Filter_1_1/SectIn3_out1_reg[3]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.283
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.350
  Arrival Time                  6.311
  Slack Time                   -0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk                                   |           |       |   0.000 |    0.039 | 
     | clk__L1_I0/A                            |   ^   | clk                                   | IN_5VX16  | 0.000 |   0.000 |    0.039 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                            | IN_5VX16  | 0.335 |   0.335 |    0.374 | 
     | clk__L2_I0/A                            |   v   | clk__L1_N0                            | IN_5VX16  | 0.007 |   0.342 |    0.381 | 
     | clk__L2_I0/Q                            |   ^   | clk__L2_N0                            | IN_5VX16  | 0.377 |   0.719 |    0.758 | 
     | clk__L3_I0/A                            |   ^   | clk__L2_N0                            | BU_5VX16  | 0.001 |   0.720 |    0.759 | 
     | clk__L3_I0/Q                            |   ^   | clk__L3_N0                            | BU_5VX16  | 0.222 |   0.942 |    0.981 | 
     | clk__L4_I2/A                            |   ^   | clk__L3_N0                            | BU_5VX16  | 0.006 |   0.948 |    0.987 | 
     | clk__L4_I2/Q                            |   ^   | clk__L4_N2                            | BU_5VX16  | 0.250 |   1.197 |    1.236 | 
     | Filter_1_1/SectIn3_out1_reg[3]/C        |   ^   | clk__L4_N2                            | DFRQ_5VX2 | 0.010 |   1.208 |    1.247 | 
     | Filter_1_1/SectIn3_out1_reg[3]/Q        |   v   | Filter_1_1/SectIn3_out1[3]            | DFRQ_5VX2 | 0.737 |   1.944 |    1.983 | 
     | Filter_1_1/FE_PHC4950_SectIn3_out1_3_/A |   v   | Filter_1_1/SectIn3_out1[3]            | BU_5VX0   | 0.000 |   1.944 |    1.983 | 
     | Filter_1_1/FE_PHC4950_SectIn3_out1_3_/Q |   v   | Filter_1_1/FE_PHN4950_SectIn3_out1_3_ | BU_5VX0   | 0.389 |   2.333 |    2.372 | 
     | Filter_1_1/FE_PHC5076_SectIn3_out1_3_/A |   v   | Filter_1_1/FE_PHN4950_SectIn3_out1_3_ | DLY1_5VX1 | 0.000 |   2.333 |    2.372 | 
     | Filter_1_1/FE_PHC5076_SectIn3_out1_3_/Q |   v   | Filter_1_1/FE_PHN5076_SectIn3_out1_3_ | DLY1_5VX1 | 0.978 |   3.311 |    3.350 | 
     | Filter_1_1/g18228/C                     |   v   | Filter_1_1/FE_PHN5076_SectIn3_out1_3_ | AO22_5VX1 | 0.000 |   3.311 |    3.350 | 
     | Filter_1_1/g18228/Q                     |   v   | Filter_1_1/n_735                      | AO22_5VX1 | 0.324 |   3.635 |    3.674 | 
     | Filter_1_1/FE_PHC4377_n_735/A           |   v   | Filter_1_1/n_735                      | DLY1_5VX1 | 0.000 |   3.635 |    3.674 | 
     | Filter_1_1/FE_PHC4377_n_735/Q           |   v   | Filter_1_1/FE_PHN4377_n_735           | DLY1_5VX1 | 0.816 |   4.451 |    4.490 | 
     | Filter_1_1/FE_PHC3796_n_735/A           |   v   | Filter_1_1/FE_PHN4377_n_735           | DLY2_5VX1 | 0.000 |   4.451 |    4.490 | 
     | Filter_1_1/FE_PHC3796_n_735/Q           |   v   | Filter_1_1/FE_PHN3796_n_735           | DLY2_5VX1 | 1.860 |   6.311 |    6.350 | 
     | Filter_1_1/SectIn3_out1_reg[3]/D        |   v   | Filter_1_1/FE_PHN3796_n_735           | DFRQ_5VX2 | 0.000 |   6.311 |    6.350 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                  |       |            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk        |           |       |   0.000 |   -0.039 | 
     | clk__L1_I0/A                     |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.039 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.304 | 
     | clk__L2_I0/A                     |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.313 | 
     | clk__L2_I0/Q                     |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.705 | 
     | clk__L3_I0/A                     |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.706 | 
     | clk__L3_I0/Q                     |   ^   | clk__L3_N0 | BU_5VX16  | 0.242 |   0.987 |    0.948 | 
     | clk__L4_I2/A                     |   ^   | clk__L3_N0 | BU_5VX16  | 0.008 |   0.995 |    0.956 | 
     | clk__L4_I2/Q                     |   ^   | clk__L4_N2 | BU_5VX16  | 0.274 |   1.269 |    1.230 | 
     | Filter_1_1/SectIn3_out1_reg[3]/C |   ^   | clk__L4_N2 | DFRQ_5VX2 | 0.014 |   1.283 |    1.244 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin Filter_1_1/BodyDelay23_out1_reg[4]/C 
Endpoint:   Filter_1_1/BodyDelay23_out1_reg[4]/D  (^) checked with  leading 
edge of 'clk'
Beginpoint: Filter_1_1/BodyDelay23_out1_reg[17]/Q (v) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          1.268
+ Hold                          0.009
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 6.277
  Arrival Time                  6.240
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |    Cell    | Delay | Arrival | Required | 
     |                                       |       |                                     |            |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+------------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |            |       |   0.000 |    0.037 | 
     | clk__L1_I0/A                          |   ^   | clk                                 | IN_5VX16   | 0.000 |   0.000 |    0.037 | 
     | clk__L1_I0/Q                          |   v   | clk__L1_N0                          | IN_5VX16   | 0.335 |   0.335 |    0.372 | 
     | clk__L2_I0/A                          |   v   | clk__L1_N0                          | IN_5VX16   | 0.007 |   0.342 |    0.379 | 
     | clk__L2_I0/Q                          |   ^   | clk__L2_N0                          | IN_5VX16   | 0.377 |   0.719 |    0.756 | 
     | clk__L3_I1/A                          |   ^   | clk__L2_N0                          | BU_5VX16   | 0.001 |   0.720 |    0.757 | 
     | clk__L3_I1/Q                          |   ^   | clk__L3_N1                          | BU_5VX16   | 0.216 |   0.936 |    0.973 | 
     | clk__L4_I3/A                          |   ^   | clk__L3_N1                          | BU_5VX16   | 0.008 |   0.944 |    0.981 | 
     | clk__L4_I3/Q                          |   ^   | clk__L4_N3                          | BU_5VX16   | 0.247 |   1.191 |    1.228 | 
     | Filter_1_1/BodyDelay23_out1_reg[17]/C |   ^   | clk__L4_N3                          | DFRQ_5VX2  | 0.007 |   1.199 |    1.235 | 
     | Filter_1_1/BodyDelay23_out1_reg[17]/Q |   v   | Filter_1_1/BodyDelay23_out1[17]     | DFRQ_5VX2  | 0.633 |   1.832 |    1.869 | 
     | Filter_1_1/add_870_48/g1557/A         |   v   | Filter_1_1/BodyDelay23_out1[17]     | NA2_5VX1   | 0.000 |   1.832 |    1.869 | 
     | Filter_1_1/add_870_48/g1557/Q         |   ^   | Filter_1_1/add_870_48/n_34          | NA2_5VX1   | 0.305 |   2.137 |    2.174 | 
     | Filter_1_1/add_870_48/g1470/C         |   ^   | Filter_1_1/add_870_48/n_34          | NA22_5VX2  | 0.000 |   2.137 |    2.174 | 
     | Filter_1_1/add_870_48/g1470/Q         |   v   | Filter_1_1/HeadSum3_add_temp[25]    | NA22_5VX2  | 0.199 |   2.336 |    2.373 | 
     | Filter_1_1/g10758/A                   |   v   | Filter_1_1/HeadSum3_add_temp[25]    | IN_5VX2    | 0.000 |   2.336 |    2.373 | 
     | Filter_1_1/g10758/Q                   |   ^   | Filter_1_1/n_1094                   | IN_5VX2    | 0.140 |   2.476 |    2.513 | 
     | Filter_1_1/g10727/B                   |   ^   | Filter_1_1/n_1094                   | NA2_5VX4   | 0.000 |   2.476 |    2.513 | 
     | Filter_1_1/g10727/Q                   |   v   | Filter_1_1/n_1125                   | NA2_5VX4   | 0.110 |   2.586 |    2.623 | 
     | Filter_1_1/FE_OFC105_n_1125/A         |   v   | Filter_1_1/n_1125                   | BU_5VX16   | 0.000 |   2.586 |    2.623 | 
     | Filter_1_1/FE_OFC105_n_1125/Q         |   v   | Filter_1_1/FE_OFN105_n_1125         | BU_5VX16   | 0.230 |   2.816 |    2.852 | 
     | Filter_1_1/g18833/C                   |   v   | Filter_1_1/FE_OFN105_n_1125         | NA22_5VX2  | 0.001 |   2.816 |    2.853 | 
     | Filter_1_1/g18833/Q                   |   ^   | Filter_1_1/n_1715                   | NA22_5VX2  | 0.235 |   3.052 |    3.089 | 
     | Filter_1_1/FE_OFC175_n_1715/A         |   ^   | Filter_1_1/n_1715                   | BU_5VX12   | 0.001 |   3.053 |    3.090 | 
     | Filter_1_1/FE_OFC175_n_1715/Q         |   ^   | Filter_1_1/FE_OFN175_n_1715         | BU_5VX12   | 0.331 |   3.385 |    3.421 | 
     | Filter_1_1/const_mul_790_65/g6712/B   |   ^   | Filter_1_1/FE_OFN175_n_1715         | NA2_5VX1   | 0.002 |   3.387 |    3.424 | 
     | Filter_1_1/const_mul_790_65/g6712/Q   |   v   | Filter_1_1/const_mul_790_65/n_85    | NA2_5VX1   | 0.176 |   3.563 |    3.600 | 
     | Filter_1_1/const_mul_790_65/g6077/C   |   v   | Filter_1_1/const_mul_790_65/n_85    | NA22_5VX1  | 0.000 |   3.563 |    3.600 | 
     | Filter_1_1/const_mul_790_65/g6077/Q   |   ^   | Filter_1_1/a_2_3_mul_temp[49]       | NA22_5VX1  | 0.181 |   3.745 |    3.781 | 
     | Filter_1_1/g18756/A                   |   ^   | Filter_1_1/a_2_3_mul_temp[49]       | IN_5VX2    | 0.000 |   3.745 |    3.781 | 
     | Filter_1_1/g18756/Q                   |   v   | Filter_1_1/n_907                    | IN_5VX2    | 0.114 |   3.859 |    3.895 | 
     | Filter_1_1/g18745/C                   |   v   | Filter_1_1/n_907                    | ON21_5VX4  | 0.000 |   3.859 |    3.895 | 
     | Filter_1_1/g18745/Q                   |   ^   | Filter_1_1/n_920                    | ON21_5VX4  | 0.508 |   4.367 |    4.403 | 
     | Filter_1_1/g18726/B                   |   ^   | Filter_1_1/n_920                    | NA22_5VX2  | 0.002 |   4.369 |    4.405 | 
     | Filter_1_1/g18726/Q                   |   ^   | Filter_1_1/a_2_3_out1[17]           | NA22_5VX2  | 0.350 |   4.718 |    4.755 | 
     | Filter_1_1/sub_842_52/g587/AN         |   ^   | Filter_1_1/a_2_3_out1[17]           | NA2I1_5VX2 | 0.001 |   4.719 |    4.755 | 
     | Filter_1_1/sub_842_52/g587/Q          |   ^   | Filter_1_1/sub_842_52/n_33          | NA2I1_5VX2 | 0.236 |   4.954 |    4.991 | 
     | Filter_1_1/sub_842_52/g507/C          |   ^   | Filter_1_1/sub_842_52/n_33          | NA22_5VX2  | 0.000 |   4.954 |    4.991 | 
     | Filter_1_1/sub_842_52/g507/Q          |   v   | Filter_1_1/BodyRSum23_sub_temp[18]  | NA22_5VX2  | 0.167 |   5.121 |    5.158 | 
     | Filter_1_1/g18483/AN                  |   v   | Filter_1_1/BodyRSum23_sub_temp[18]  | NO2I1_5VX2 | 0.000 |   5.121 |    5.158 | 
     | Filter_1_1/g18483/Q                   |   v   | Filter_1_1/n_46                     | NO2I1_5VX2 | 0.229 |   5.351 |    5.387 | 
     | Filter_1_1/g18773/AN                  |   v   | Filter_1_1/n_46                     | NA2I1_5VX2 | 0.000 |   5.351 |    5.387 | 
     | Filter_1_1/g18773/Q                   |   v   | Filter_1_1/n_0                      | NA2I1_5VX2 | 0.284 |   5.634 |    5.671 | 
     | Filter_1_1/FE_OFC101_n_0/A            |   v   | Filter_1_1/n_0                      | IN_5VX8    | 0.000 |   5.634 |    5.671 | 
     | Filter_1_1/FE_OFC101_n_0/Q            |   ^   | Filter_1_1/FE_PHN5760_FE_OFN101_n_0 | IN_5VX8    | 0.111 |   5.746 |    5.782 | 
     | Filter_1_1/FE_PHC5760_FE_OFN101_n_0/A |   ^   | Filter_1_1/FE_PHN5760_FE_OFN101_n_0 | IN_5VX8    | 0.002 |   5.747 |    5.784 | 
     | Filter_1_1/FE_PHC5760_FE_OFN101_n_0/Q |   v   | Filter_1_1/FE_OFN101_n_0            | IN_5VX8    | 0.142 |   5.889 |    5.925 | 
     | Filter_1_1/g17408/B                   |   v   | Filter_1_1/FE_OFN101_n_0            | ON211_5VX1 | 0.006 |   5.895 |    5.932 | 
     | Filter_1_1/g17408/Q                   |   ^   | Filter_1_1/FE_PHN3075_n_855         | ON211_5VX1 | 0.345 |   6.240 |    6.277 | 
     | Filter_1_1/BodyDelay23_out1_reg[4]/D  |   ^   | Filter_1_1/FE_PHN3075_n_855         | DFRQ_5VX2  | 0.000 |   6.240 |    6.277 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                      |       |            |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                  |   ^   | clk        |           |       |   0.000 |   -0.037 | 
     | clk__L1_I0/A                         |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   -0.036 | 
     | clk__L1_I0/Q                         |   v   | clk__L1_N0 | IN_5VX16  | 0.343 |   0.343 |    0.306 | 
     | clk__L2_I0/A                         |   v   | clk__L1_N0 | IN_5VX16  | 0.009 |   0.352 |    0.315 | 
     | clk__L2_I0/Q                         |   ^   | clk__L2_N0 | IN_5VX16  | 0.392 |   0.744 |    0.707 | 
     | clk__L3_I1/A                         |   ^   | clk__L2_N0 | BU_5VX16  | 0.001 |   0.745 |    0.708 | 
     | clk__L3_I1/Q                         |   ^   | clk__L3_N1 | BU_5VX16  | 0.231 |   0.976 |    0.939 | 
     | clk__L4_I3/A                         |   ^   | clk__L3_N1 | BU_5VX16  | 0.011 |   0.987 |    0.950 | 
     | clk__L4_I3/Q                         |   ^   | clk__L4_N3 | BU_5VX16  | 0.272 |   1.259 |    1.223 | 
     | Filter_1_1/BodyDelay23_out1_reg[4]/C |   ^   | clk__L4_N3 | DFRQ_5VX2 | 0.009 |   1.268 |    1.231 | 
     +----------------------------------------------------------------------------------------------------+ 

