#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Apr  7 22:11:32 2025
# Process ID         : 9283
# Current directory  : /home/emre/projectZed
# Command line       : vivado projectZed.xpr
# Log file           : /home/emre/projectZed/vivado.log
# Journal file       : /home/emre/projectZed/vivado.jou
# Running On         : emre-Ubuntu
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 7 7840HS with Radeon 780M Graphics
# CPU Frequency      : 1396.875 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14318 MB
# Swap memory        : 4294 MB
# Total Virtual      : 18613 MB
# Available Virtual  : 13827 MB
#-----------------------------------------------------------
start_gui
open_project projectZed.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property CONFIG.CONST_VAL {1} [get_bd_cells xlconstant_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tdata] [get_bd_pins custom_fifo_0/s_axis_tdata]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tvalid] [get_bd_pins custom_fifo_0/s_axis_tvalid]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tready] [get_bd_pins custom_fifo_0/s_axis_tready]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
delete_bd_objs [get_bd_nets StreamingDataflowPar_0_m_axis_0_tdata]
delete_bd_objs [get_bd_nets custom_fifo_0_s_axis_tready]
delete_bd_objs [get_bd_nets StreamingDataflowPar_0_m_axis_0_tvalid]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
delete_bd_objs [get_bd_nets custom_fifo_0_m_axis_tdata] [get_bd_nets xlconstant_0_dout] [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_nets custom_fifo_0_m_axis_tvalid] [get_bd_nets custom_fifo_0_m_axis_tlast] [get_bd_nets axi_dma_0_s_axis_s2mm_tready] [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0] [get_bd_cells custom_fifo_0]
connect_bd_intf_net [get_bd_intf_pins StreamingDataflowPar_0/m_axis_0] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0]
undo
delete_bd_objs [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0]
undo
delete_bd_objs [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:custom_fifo:1.0 custom_fifo_0
endgroup
set_property location {5 1933 342} [get_bd_cells custom_fifo_0]
set_property location {5 1846 349} [get_bd_cells custom_fifo_0]
connect_bd_intf_net [get_bd_intf_pins StreamingDataflowPar_0/m_axis_0] [get_bd_intf_pins custom_fifo_0/s_axis]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {2 648 479} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tkeep]
startgroup
set_property -dict [list \
  CONFIG.CONST_VAL {15} \
  CONFIG.CONST_WIDTH {4} \
] [get_bd_cells xlconstant_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {1 294 617} [get_bd_cells xlconstant_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property CONFIG.CONST_WIDTH {24} [get_bd_cells xlconstant_1]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list \
  CONFIG.IN0_WIDTH {8} \
  CONFIG.IN1_WIDTH {24} \
] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_0/In1]
regenerate_bd_layout
undo
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
startgroup
set_property CONFIG.OUT_DATA_WIDTH {8} [get_bd_cells custom_fifo_0]
endgroup
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tdata] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tlast] [get_bd_pins axi_dma_0/s_axis_s2mm_tlast]
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tvalid] [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid]
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tready] [get_bd_pins axi_dma_0/s_axis_s2mm_tready]
connect_bd_net [get_bd_pins custom_fifo_0/rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins custom_fifo_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
validate_bd_design
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
delete_bd_objs [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0
endgroup
set_property -dict [list \
  CONFIG.C_NUM_MONITOR_SLOTS {4} \
  CONFIG.C_TRIGOUT_EN {false} \
] [get_bd_cells system_ila_0]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_2_AXI] [get_bd_intf_pins system_ila_0/SLOT_3_AXI]
delete_bd_objs [get_bd_intf_nets Conn]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_2_AXI] -boundary_type upper [get_bd_intf_pins axi_periph/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_3_AXI] [get_bd_intf_pins system_ila_0/SLOT_2_AXI]
delete_bd_objs [get_bd_intf_nets axi_periph_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_1_AXI] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins axi_periph/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_2_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_net [get_bd_pins system_ila_0/clk] [get_bd_pins xlconcat_0/dout]
undo
connect_bd_net [get_bd_pins system_ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins system_ila_0/resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
validate_bd_design
startgroup
set_property CONFIG.C_NUM_MONITOR_SLOTS {3} [get_bd_cells system_ila_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248B4ABB4]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248B4ABB4]
open_hw_target
set_property PROGRAM.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells system_ila_0]
delete_bd_objs [get_bd_intf_nets StreamingDataflowPar_0_m_axis_0] [get_bd_nets axi_dma_0_s_axis_s2mm_tready] [get_bd_nets custom_fifo_0_m_axis_tvalid] [get_bd_nets custom_fifo_0_m_axis_tdata] [get_bd_nets custom_fifo_0_m_axis_tlast] [get_bd_cells custom_fifo_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:custom_fifo:1.0 custom_fifo_0
endgroup
set_property location {5 1722 344} [get_bd_cells custom_fifo_0]
connect_bd_intf_net [get_bd_intf_pins StreamingDataflowPar_0/m_axis_0] [get_bd_intf_pins custom_fifo_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins custom_fifo_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins custom_fifo_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins custom_fifo_0/rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_m_axis_mm2s_tdata_width {32} \
  CONFIG.c_mm2s_burst_size {16} \
  CONFIG.c_s2mm_burst_size {16} \
] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
validate_bd_design -force
save_bd_design
reset_run synth_1
reset_run design_1_axi_dma_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_m_axis_mm2s_tdata_width {8} \
  CONFIG.c_mm2s_burst_size {2} \
  CONFIG.c_s2mm_burst_size {2} \
] [get_bd_cells axi_dma_0]
endgroup
delete_bd_objs [get_bd_intf_nets custom_fifo_0_m_axis]
startgroup
set_property CONFIG.OUT_DATA_WIDTH {8} [get_bd_cells custom_fifo_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list \
  CONFIG.CONST_VAL {15} \
  CONFIG.CONST_WIDTH {4} \
] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tkeep]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
validate_bd_design
set_property -dict [list \
  CONFIG.CONST_VAL {0} \
  CONFIG.CONST_WIDTH {24} \
] [get_bd_cells xlconstant_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list \
  CONFIG.IN0_WIDTH {8} \
  CONFIG.IN1_WIDTH {24} \
] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins custom_fifo_0/m_axis_tdata]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_dma_0/s_axis_s2mm_tdata]
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tlast] [get_bd_pins axi_dma_0/s_axis_s2mm_tlast]
connect_bd_net [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid] [get_bd_pins custom_fifo_0/m_axis_tvalid]
connect_bd_net [get_bd_pins custom_fifo_0/m_axis_tready] [get_bd_pins axi_dma_0/s_axis_s2mm_tready]
validate_bd_design
regenerate_bd_layout
set_property location {1 229 616} [get_bd_cells proc_sys_reset_0]
set_property location {1 211 234} [get_bd_cells proc_sys_reset_0]
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run design_1_axi_dma_0_1_synth_1
reset_run design_1_custom_fifo_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
disconnect_hw_server localhost:3121
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property -dict [list CONFIG.C_SLOT_0_AXI_DATA_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.C_SLOT_0_AXI_ID_WIDTH.VALUE_SRC PROPAGATED CONFIG.C_SLOT_0_AXI_DATA_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells ila_0]
set_property CONFIG.C_INPUT_PIPE_STAGES {0} [get_bd_cells ila_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S01_AXI]
undo
undo
undo
undo
undo
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property -dict [list \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_NUM_OF_PROBES {2} \
  CONFIG.C_PROBE0_WIDTH {8} \
  CONFIG.C_PROBE1_WIDTH {8} \
] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins StreamingDataflowPar_0/m_axis_0_tdata] [get_bd_pins ila_0/probe0]
connect_bd_net [get_bd_pins axi_dma_0/m_axis_mm2s_tdata] [get_bd_pins ila_0/probe1]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/emre/projectZed/design_1_wrapper.xsa
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_sysmon  [get_hw_sysmons localhost:3121/xilinx_tcf/Digilent/210248B4ABB4/xc7z020_1/SYSMON]
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210248B4ABB4}
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210248B4ABB4}
refresh_hw_server {localhost:3121}
refresh_hw_server {localhost:3121}
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210248B4ABB4}
set_property PROGRAM.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/emre/projectZed/projectZed.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_sysmon  [get_hw_sysmons localhost:3121/xilinx_tcf/Digilent/210248B4ABB4/xc7z020_1/SYSMON]
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets StreamingDataflowPar_0_m_axis_0_tdata] [get_bd_nets axi_dma_0_m_axis_mm2s_tdata] [get_bd_cells ila_0]
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
open_bd_design {/home/emre/projectZed/projectZed.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets StreamingDataflowPar_0_m_axis_0_tdata] [get_bd_nets axi_dma_0_m_axis_mm2s_tdata] [get_bd_cells ila_0]
regenerate_bd_layout
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
