
lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003580  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c8  08003730  08003730  00013730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039f8  080039f8  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  080039f8  080039f8  000139f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a00  08003a00  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a00  08003a00  00013a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a04  08003a04  00013a04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08003a08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d8  2**0
                  CONTENTS
 10 .bss          00000188  200001d8  200001d8  000201d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000360  20000360  000201d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009e46  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ca6  00000000  00000000  0002a04e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000788  00000000  00000000  0002bcf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000006d8  00000000  00000000  0002c480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022c56  00000000  00000000  0002cb58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a580  00000000  00000000  0004f7ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf7ac  00000000  00000000  00059d2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001294da  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002124  00000000  00000000  0012952c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003718 	.word	0x08003718

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	08003718 	.word	0x08003718

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 80005c8:	4b05      	ldr	r3, [pc, #20]	; (80005e0 <Ringbuf_init+0x1c>)
 80005ca:	4a06      	ldr	r2, [pc, #24]	; (80005e4 <Ringbuf_init+0x20>)
 80005cc:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 80005ce:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <Ringbuf_init+0x24>)
 80005d0:	4a06      	ldr	r2, [pc, #24]	; (80005ec <Ringbuf_init+0x28>)
 80005d2:	601a      	str	r2, [r3, #0]
}
 80005d4:	bf00      	nop
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	20000288 	.word	0x20000288
 80005e4:	200001f8 	.word	0x200001f8
 80005e8:	2000028c 	.word	0x2000028c
 80005ec:	20000240 	.word	0x20000240

080005f0 <store_char>:



void store_char(unsigned char c, ring_buffer *buffer)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	6039      	str	r1, [r7, #0]
 80005fa:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000600:	3301      	adds	r3, #1
 8000602:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000606:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	429a      	cmp	r2, r3
 8000610:	d007      	beq.n	8000622 <store_char+0x32>
    buffer->buffer[buffer->head] = c;
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000616:	683a      	ldr	r2, [r7, #0]
 8000618:	79f9      	ldrb	r1, [r7, #7]
 800061a:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 800061c:	68fa      	ldr	r2, [r7, #12]
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 8000622:	bf00      	nop
 8000624:	3714      	adds	r7, #20
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
	...

08000630 <uart_read>:

/* checks, if the entered string is present in the giver buffer ?
 */

int uart_read(void)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8000636:	4b11      	ldr	r3, [pc, #68]	; (800067c <uart_read+0x4c>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800063c:	4b0f      	ldr	r3, [pc, #60]	; (800067c <uart_read+0x4c>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000642:	429a      	cmp	r2, r3
 8000644:	d102      	bne.n	800064c <uart_read+0x1c>
  {
    return -1;
 8000646:	f04f 33ff 	mov.w	r3, #4294967295
 800064a:	e010      	b.n	800066e <uart_read+0x3e>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 800064c:	4b0b      	ldr	r3, [pc, #44]	; (800067c <uart_read+0x4c>)
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	4b0a      	ldr	r3, [pc, #40]	; (800067c <uart_read+0x4c>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000656:	5cd3      	ldrb	r3, [r2, r3]
 8000658:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 800065a:	4b08      	ldr	r3, [pc, #32]	; (800067c <uart_read+0x4c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000660:	1c5a      	adds	r2, r3, #1
 8000662:	4b06      	ldr	r3, [pc, #24]	; (800067c <uart_read+0x4c>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800066a:	645a      	str	r2, [r3, #68]	; 0x44
    return c;
 800066c:	79fb      	ldrb	r3, [r7, #7]
  }
}
 800066e:	4618      	mov	r0, r3
 8000670:	370c      	adds	r7, #12
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	20000288 	.word	0x20000288

08000680 <uart_write>:

/* writes a single character to the uart and increments head
 */
void uart_write(int c)
{
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
	if (c>=0)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	2b00      	cmp	r3, #0
 800068c:	db21      	blt.n	80006d2 <uart_write+0x52>
	{
		int i = (_tx_buffer->head + 1) % UART_BUFFER_SIZE;
 800068e:	4b14      	ldr	r3, [pc, #80]	; (80006e0 <uart_write+0x60>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000694:	3301      	adds	r3, #1
 8000696:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800069a:	60fb      	str	r3, [r7, #12]
		while (i == _tx_buffer->tail);
 800069c:	bf00      	nop
 800069e:	4b10      	ldr	r3, [pc, #64]	; (80006e0 <uart_write+0x60>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	429a      	cmp	r2, r3
 80006a8:	d0f9      	beq.n	800069e <uart_write+0x1e>

		_tx_buffer->buffer[_tx_buffer->head] = (uint8_t)c;
 80006aa:	4b0d      	ldr	r3, [pc, #52]	; (80006e0 <uart_write+0x60>)
 80006ac:	681a      	ldr	r2, [r3, #0]
 80006ae:	4b0c      	ldr	r3, [pc, #48]	; (80006e0 <uart_write+0x60>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b4:	6879      	ldr	r1, [r7, #4]
 80006b6:	b2c9      	uxtb	r1, r1
 80006b8:	54d1      	strb	r1, [r2, r3]
		_tx_buffer->head = i;
 80006ba:	4b09      	ldr	r3, [pc, #36]	; (80006e0 <uart_write+0x60>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	641a      	str	r2, [r3, #64]	; 0x40

		__HAL_UART_ENABLE_IT(&huart6, UART_IT_TXE); // Enable UART transmission interrupt
 80006c2:	4b08      	ldr	r3, [pc, #32]	; (80006e4 <uart_write+0x64>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	68da      	ldr	r2, [r3, #12]
 80006c8:	4b06      	ldr	r3, [pc, #24]	; (80006e4 <uart_write+0x64>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80006d0:	60da      	str	r2, [r3, #12]
	}
}
 80006d2:	bf00      	nop
 80006d4:	3714      	adds	r7, #20
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	2000028c 	.word	0x2000028c
 80006e4:	20000308 	.word	0x20000308

080006e8 <is_data_available>:

/* checks if the new data is available in the incoming buffer
 */
int is_data_available(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 80006ec:	4b09      	ldr	r3, [pc, #36]	; (8000714 <is_data_available+0x2c>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f2:	b29a      	uxth	r2, r3
 80006f4:	4b07      	ldr	r3, [pc, #28]	; (8000714 <is_data_available+0x2c>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006fa:	b29b      	uxth	r3, r3
 80006fc:	1ad3      	subs	r3, r2, r3
 80006fe:	b29b      	uxth	r3, r3
 8000700:	3340      	adds	r3, #64	; 0x40
 8000702:	b29b      	uxth	r3, r3
 8000704:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8000708:	4618      	mov	r0, r3
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	20000288 	.word	0x20000288

08000718 <uart_sendstring>:

/* sends the string to the uart
 */
void uart_sendstring (const char *s)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
	while(*s) uart_write(*s++);
 8000720:	e006      	b.n	8000730 <uart_sendstring+0x18>
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	1c5a      	adds	r2, r3, #1
 8000726:	607a      	str	r2, [r7, #4]
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff ffa8 	bl	8000680 <uart_write>
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d1f4      	bne.n	8000722 <uart_sendstring+0xa>
}
 8000738:	bf00      	nop
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
	...

08000744 <uart_isr>:


void uart_isr (UART_HandleTypeDef *huart)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b086      	sub	sp, #24
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	68db      	ldr	r3, [r3, #12]
 800075a:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	f003 0320 	and.w	r3, r3, #32
 8000762:	2b00      	cmp	r3, #0
 8000764:	d013      	beq.n	800078e <uart_isr+0x4a>
 8000766:	693b      	ldr	r3, [r7, #16]
 8000768:	f003 0320 	and.w	r3, r3, #32
 800076c:	2b00      	cmp	r3, #0
 800076e:	d00e      	beq.n	800078e <uart_isr+0x4a>
    	    	      * @note   RXNE flag can be also cleared by a read to the USART_DR register.
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.
    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	685b      	ldr	r3, [r3, #4]
 800077c:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 800077e:	4b1c      	ldr	r3, [pc, #112]	; (80007f0 <uart_isr+0xac>)
 8000780:	681a      	ldr	r2, [r3, #0]
 8000782:	7bfb      	ldrb	r3, [r7, #15]
 8000784:	4611      	mov	r1, r2
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff ff32 	bl	80005f0 <store_char>
        return;
 800078c:	e02c      	b.n	80007e8 <uart_isr+0xa4>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800078e:	697b      	ldr	r3, [r7, #20]
 8000790:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000794:	2b00      	cmp	r3, #0
 8000796:	d027      	beq.n	80007e8 <uart_isr+0xa4>
 8000798:	693b      	ldr	r3, [r7, #16]
 800079a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d022      	beq.n	80007e8 <uart_isr+0xa4>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 80007a2:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <uart_isr+0xb0>)
 80007a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007a6:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <uart_isr+0xb0>)
 80007a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007aa:	429a      	cmp	r2, r3
 80007ac:	d108      	bne.n	80007c0 <uart_isr+0x7c>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	68da      	ldr	r2, [r3, #12]
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80007bc:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 80007be:	e012      	b.n	80007e6 <uart_isr+0xa2>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <uart_isr+0xb0>)
 80007c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007c4:	4a0b      	ldr	r2, [pc, #44]	; (80007f4 <uart_isr+0xb0>)
 80007c6:	5cd3      	ldrb	r3, [r2, r3]
 80007c8:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 80007ca:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <uart_isr+0xb0>)
 80007cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ce:	3301      	adds	r3, #1
 80007d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80007d4:	4a07      	ldr	r2, [pc, #28]	; (80007f4 <uart_isr+0xb0>)
 80007d6:	6453      	str	r3, [r2, #68]	; 0x44
    	      huart->Instance->SR;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	7bba      	ldrb	r2, [r7, #14]
 80007e4:	605a      	str	r2, [r3, #4]
    	return;
 80007e6:	bf00      	nop
    }
}
 80007e8:	3718      	adds	r7, #24
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000288 	.word	0x20000288
 80007f4:	20000240 	.word	0x20000240

080007f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b08a      	sub	sp, #40	; 0x28
 80007fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fe:	f107 0314 	add.w	r3, r7, #20
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
 800080c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	613b      	str	r3, [r7, #16]
 8000812:	4b35      	ldr	r3, [pc, #212]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000816:	4a34      	ldr	r2, [pc, #208]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000818:	f043 0304 	orr.w	r3, r3, #4
 800081c:	6313      	str	r3, [r2, #48]	; 0x30
 800081e:	4b32      	ldr	r3, [pc, #200]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	f003 0304 	and.w	r3, r3, #4
 8000826:	613b      	str	r3, [r7, #16]
 8000828:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	60fb      	str	r3, [r7, #12]
 800082e:	4b2e      	ldr	r3, [pc, #184]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a2d      	ldr	r2, [pc, #180]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b2b      	ldr	r3, [pc, #172]	; (80008e8 <MX_GPIO_Init+0xf0>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000842:	60fb      	str	r3, [r7, #12]
 8000844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	60bb      	str	r3, [r7, #8]
 800084a:	4b27      	ldr	r3, [pc, #156]	; (80008e8 <MX_GPIO_Init+0xf0>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a26      	ldr	r2, [pc, #152]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000850:	f043 0308 	orr.w	r3, r3, #8
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b24      	ldr	r3, [pc, #144]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0308 	and.w	r3, r3, #8
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	4b20      	ldr	r3, [pc, #128]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	4a1f      	ldr	r2, [pc, #124]	; (80008e8 <MX_GPIO_Init+0xf0>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	6313      	str	r3, [r2, #48]	; 0x30
 8000872:	4b1d      	ldr	r3, [pc, #116]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	603b      	str	r3, [r7, #0]
 8000882:	4b19      	ldr	r3, [pc, #100]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a18      	ldr	r2, [pc, #96]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000888:	f043 0302 	orr.w	r3, r3, #2
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b16      	ldr	r3, [pc, #88]	; (80008e8 <MX_GPIO_Init+0xf0>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0302 	and.w	r3, r3, #2
 8000896:	603b      	str	r3, [r7, #0]
 8000898:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800089a:	2200      	movs	r2, #0
 800089c:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80008a0:	4812      	ldr	r0, [pc, #72]	; (80008ec <MX_GPIO_Init+0xf4>)
 80008a2:	f001 f8cd 	bl	8001a40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80008a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ac:	2300      	movs	r3, #0
 80008ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008b4:	f107 0314 	add.w	r3, r7, #20
 80008b8:	4619      	mov	r1, r3
 80008ba:	480d      	ldr	r0, [pc, #52]	; (80008f0 <MX_GPIO_Init+0xf8>)
 80008bc:	f000 fefc 	bl	80016b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80008c0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80008c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c6:	2301      	movs	r3, #1
 80008c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	4619      	mov	r1, r3
 80008d8:	4804      	ldr	r0, [pc, #16]	; (80008ec <MX_GPIO_Init+0xf4>)
 80008da:	f000 feed 	bl	80016b8 <HAL_GPIO_Init>

}
 80008de:	bf00      	nop
 80008e0:	3728      	adds	r7, #40	; 0x28
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40023800 	.word	0x40023800
 80008ec:	40020c00 	.word	0x40020c00
 80008f0:	40020800 	.word	0x40020800

080008f4 <parse_mode>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int parse_mode(const char *s) {
 80008f4:	b480      	push	{r7}
 80008f6:	b085      	sub	sp, #20
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
	int i = 0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	60fb      	str	r3, [r7, #12]

	while (*s) {
 8000900:	e058      	b.n	80009b4 <parse_mode+0xc0>
		if (i >= LENGTH) {
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	2b07      	cmp	r3, #7
 8000906:	dd02      	ble.n	800090e <parse_mode+0x1a>
			return -1;
 8000908:	f04f 33ff 	mov.w	r3, #4294967295
 800090c:	e05d      	b.n	80009ca <parse_mode+0xd6>
		}

		switch (*s++) {
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	1c5a      	adds	r2, r3, #1
 8000912:	607a      	str	r2, [r7, #4]
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	3b67      	subs	r3, #103	; 0x67
 8000918:	2b12      	cmp	r3, #18
 800091a:	d845      	bhi.n	80009a8 <parse_mode+0xb4>
 800091c:	a201      	add	r2, pc, #4	; (adr r2, 8000924 <parse_mode+0x30>)
 800091e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000922:	bf00      	nop
 8000924:	08000971 	.word	0x08000971
 8000928:	080009a9 	.word	0x080009a9
 800092c:	080009a9 	.word	0x080009a9
 8000930:	080009a9 	.word	0x080009a9
 8000934:	080009a9 	.word	0x080009a9
 8000938:	080009a9 	.word	0x080009a9
 800093c:	080009a9 	.word	0x080009a9
 8000940:	0800099b 	.word	0x0800099b
 8000944:	080009a9 	.word	0x080009a9
 8000948:	080009a9 	.word	0x080009a9
 800094c:	080009a9 	.word	0x080009a9
 8000950:	0800097f 	.word	0x0800097f
 8000954:	080009a9 	.word	0x080009a9
 8000958:	080009a9 	.word	0x080009a9
 800095c:	080009a9 	.word	0x080009a9
 8000960:	080009a9 	.word	0x080009a9
 8000964:	080009a9 	.word	0x080009a9
 8000968:	080009a9 	.word	0x080009a9
 800096c:	0800098d 	.word	0x0800098d
			case 'g':
				buffer_mode[i] = GREEN;
 8000970:	4a19      	ldr	r2, [pc, #100]	; (80009d8 <parse_mode+0xe4>)
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000978:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 800097c:	e017      	b.n	80009ae <parse_mode+0xba>
			case 'r':
				buffer_mode[i] = RED;
 800097e:	4a16      	ldr	r2, [pc, #88]	; (80009d8 <parse_mode+0xe4>)
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000986:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 800098a:	e010      	b.n	80009ae <parse_mode+0xba>
			case 'y':
				buffer_mode[i] = YELLOW;
 800098c:	4a12      	ldr	r2, [pc, #72]	; (80009d8 <parse_mode+0xe4>)
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000994:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 8000998:	e009      	b.n	80009ae <parse_mode+0xba>
			case 'n':
				buffer_mode[i] = NONE;
 800099a:	4a0f      	ldr	r2, [pc, #60]	; (80009d8 <parse_mode+0xe4>)
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	f04f 31ff 	mov.w	r1, #4294967295
 80009a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 80009a6:	e002      	b.n	80009ae <parse_mode+0xba>
			default:
				return -1;
 80009a8:	f04f 33ff 	mov.w	r3, #4294967295
 80009ac:	e00d      	b.n	80009ca <parse_mode+0xd6>
		}

		i++;
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	3301      	adds	r3, #1
 80009b2:	60fb      	str	r3, [r7, #12]
	while (*s) {
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d1a2      	bne.n	8000902 <parse_mode+0xe>
	}

	return (i > 1) ? i : -1;
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	2b01      	cmp	r3, #1
 80009c0:	dd01      	ble.n	80009c6 <parse_mode+0xd2>
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	e001      	b.n	80009ca <parse_mode+0xd6>
 80009c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009ca:	4618      	mov	r0, r3
 80009cc:	3714      	adds	r7, #20
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	2000029c 	.word	0x2000029c

080009dc <clear_cmd>:

void clear_cmd() {
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
	for (int j = 0; j < index_char; j++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	607b      	str	r3, [r7, #4]
 80009e6:	e007      	b.n	80009f8 <clear_cmd+0x1c>
		cmd[j] = 0;
 80009e8:	4a0a      	ldr	r2, [pc, #40]	; (8000a14 <clear_cmd+0x38>)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4413      	add	r3, r2
 80009ee:	2200      	movs	r2, #0
 80009f0:	701a      	strb	r2, [r3, #0]
	for (int j = 0; j < index_char; j++) {
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	3301      	adds	r3, #1
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	4b07      	ldr	r3, [pc, #28]	; (8000a18 <clear_cmd+0x3c>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	687a      	ldr	r2, [r7, #4]
 80009fe:	429a      	cmp	r2, r3
 8000a00:	dbf2      	blt.n	80009e8 <clear_cmd+0xc>
	}

	index_char = 0;
 8000a02:	4b05      	ldr	r3, [pc, #20]	; (8000a18 <clear_cmd+0x3c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
}
 8000a08:	bf00      	nop
 8000a0a:	370c      	adds	r7, #12
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr
 8000a14:	200002c0 	.word	0x200002c0
 8000a18:	20000300 	.word	0x20000300

08000a1c <handle_data>:

void handle_data() {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
	// Echo
	print(&received_char);
 8000a20:	481b      	ldr	r0, [pc, #108]	; (8000a90 <handle_data+0x74>)
 8000a22:	f000 fa5f 	bl	8000ee4 <print>

	if (received_char == NEWLINE_CHAR) {
 8000a26:	4b1a      	ldr	r3, [pc, #104]	; (8000a90 <handle_data+0x74>)
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	220d      	movs	r2, #13
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d10b      	bne.n	8000a48 <handle_data+0x2c>
		print("\n");
 8000a30:	4818      	ldr	r0, [pc, #96]	; (8000a94 <handle_data+0x78>)
 8000a32:	f000 fa57 	bl	8000ee4 <print>

		// If some command is present, try to execute.
		// If not, just go to next line without an error message.
		if (index_char != 0) {
 8000a36:	4b18      	ldr	r3, [pc, #96]	; (8000a98 <handle_data+0x7c>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <handle_data+0x26>
			execute_command();
 8000a3e:	f000 f8cb 	bl	8000bd8 <execute_command>
		}

		clear_cmd();
 8000a42:	f7ff ffcb 	bl	80009dc <clear_cmd>
		return;
 8000a46:	e022      	b.n	8000a8e <handle_data+0x72>
	}

	if (received_char == BACKSPACE_CHAR) {
 8000a48:	4b11      	ldr	r3, [pc, #68]	; (8000a90 <handle_data+0x74>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	227f      	movs	r2, #127	; 0x7f
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d10a      	bne.n	8000a68 <handle_data+0x4c>
		cmd[--index_char] = 0;
 8000a52:	4b11      	ldr	r3, [pc, #68]	; (8000a98 <handle_data+0x7c>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	3b01      	subs	r3, #1
 8000a58:	4a0f      	ldr	r2, [pc, #60]	; (8000a98 <handle_data+0x7c>)
 8000a5a:	6013      	str	r3, [r2, #0]
 8000a5c:	4b0e      	ldr	r3, [pc, #56]	; (8000a98 <handle_data+0x7c>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a0e      	ldr	r2, [pc, #56]	; (8000a9c <handle_data+0x80>)
 8000a62:	2100      	movs	r1, #0
 8000a64:	54d1      	strb	r1, [r2, r3]
		return;
 8000a66:	e012      	b.n	8000a8e <handle_data+0x72>
	}

	if (index_char >= UART_BUFFER_SIZE) {
 8000a68:	4b0b      	ldr	r3, [pc, #44]	; (8000a98 <handle_data+0x7c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b3f      	cmp	r3, #63	; 0x3f
 8000a6e:	dd05      	ble.n	8000a7c <handle_data+0x60>
		print("\r\nBuffer overflow!\r\n");
 8000a70:	480b      	ldr	r0, [pc, #44]	; (8000aa0 <handle_data+0x84>)
 8000a72:	f000 fa37 	bl	8000ee4 <print>
		clear_cmd();
 8000a76:	f7ff ffb1 	bl	80009dc <clear_cmd>
		return;
 8000a7a:	e008      	b.n	8000a8e <handle_data+0x72>
	}

	cmd[index_char++] = received_char;
 8000a7c:	4b06      	ldr	r3, [pc, #24]	; (8000a98 <handle_data+0x7c>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	1c5a      	adds	r2, r3, #1
 8000a82:	4905      	ldr	r1, [pc, #20]	; (8000a98 <handle_data+0x7c>)
 8000a84:	600a      	str	r2, [r1, #0]
 8000a86:	4a02      	ldr	r2, [pc, #8]	; (8000a90 <handle_data+0x74>)
 8000a88:	7811      	ldrb	r1, [r2, #0]
 8000a8a:	4a04      	ldr	r2, [pc, #16]	; (8000a9c <handle_data+0x80>)
 8000a8c:	54d1      	strb	r1, [r2, r3]
}
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	200002bc 	.word	0x200002bc
 8000a94:	08003730 	.word	0x08003730
 8000a98:	20000300 	.word	0x20000300
 8000a9c:	200002c0 	.word	0x200002c0
 8000aa0:	08003734 	.word	0x08003734

08000aa4 <add_mode>:



void add_mode(int code[], int size, int delay) {
 8000aa4:	b5b0      	push	{r4, r5, r7, lr}
 8000aa6:	b090      	sub	sp, #64	; 0x40
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	60f8      	str	r0, [r7, #12]
 8000aac:	60b9      	str	r1, [r7, #8]
 8000aae:	607a      	str	r2, [r7, #4]
	index_last_changed_mode++;
 8000ab0:	4b23      	ldr	r3, [pc, #140]	; (8000b40 <add_mode+0x9c>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	4a22      	ldr	r2, [pc, #136]	; (8000b40 <add_mode+0x9c>)
 8000ab8:	6013      	str	r3, [r2, #0]

	if (index_last_changed_mode >= MODES_LENGTH) {
 8000aba:	4b21      	ldr	r3, [pc, #132]	; (8000b40 <add_mode+0x9c>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	2b07      	cmp	r3, #7
 8000ac0:	dd02      	ble.n	8000ac8 <add_mode+0x24>
		// Return to first mode after first 4 constant modes
		index_last_changed_mode = 4;
 8000ac2:	4b1f      	ldr	r3, [pc, #124]	; (8000b40 <add_mode+0x9c>)
 8000ac4:	2204      	movs	r2, #4
 8000ac6:	601a      	str	r2, [r3, #0]
	}

	struct GarlandMode new_mode = {
 8000ac8:	f107 0310 	add.w	r3, r7, #16
 8000acc:	222c      	movs	r2, #44	; 0x2c
 8000ace:	2100      	movs	r1, #0
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f002 f909 	bl	8002ce8 <memset>
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	633b      	str	r3, [r7, #48]	; 0x30
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	637b      	str	r3, [r7, #52]	; 0x34
			.size = size,
			.delay = delay,
			.current_code_index = 0
	};

	for (int i = 0; i < size; i++) {
 8000ade:	2300      	movs	r3, #0
 8000ae0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000ae2:	e00d      	b.n	8000b00 <add_mode+0x5c>
		new_mode.code[i] = code[i];
 8000ae4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ae6:	009b      	lsls	r3, r3, #2
 8000ae8:	68fa      	ldr	r2, [r7, #12]
 8000aea:	4413      	add	r3, r2
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	3340      	adds	r3, #64	; 0x40
 8000af4:	443b      	add	r3, r7
 8000af6:	f843 2c30 	str.w	r2, [r3, #-48]
	for (int i = 0; i < size; i++) {
 8000afa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000afc:	3301      	adds	r3, #1
 8000afe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000b00:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000b02:	68bb      	ldr	r3, [r7, #8]
 8000b04:	429a      	cmp	r2, r3
 8000b06:	dbed      	blt.n	8000ae4 <add_mode+0x40>
	}

	modes_size++;
 8000b08:	4b0e      	ldr	r3, [pc, #56]	; (8000b44 <add_mode+0xa0>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	4a0d      	ldr	r2, [pc, #52]	; (8000b44 <add_mode+0xa0>)
 8000b10:	6013      	str	r3, [r2, #0]

	modes[index_last_changed_mode] = new_mode;
 8000b12:	4b0b      	ldr	r3, [pc, #44]	; (8000b40 <add_mode+0x9c>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4a0c      	ldr	r2, [pc, #48]	; (8000b48 <add_mode+0xa4>)
 8000b18:	212c      	movs	r1, #44	; 0x2c
 8000b1a:	fb01 f303 	mul.w	r3, r1, r3
 8000b1e:	4413      	add	r3, r2
 8000b20:	461d      	mov	r5, r3
 8000b22:	f107 0410 	add.w	r4, r7, #16
 8000b26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b2e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000b32:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000b36:	bf00      	nop
 8000b38:	3740      	adds	r7, #64	; 0x40
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bdb0      	pop	{r4, r5, r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	20000164 	.word	0x20000164
 8000b44:	20000160 	.word	0x20000160
 8000b48:	20000000 	.word	0x20000000

08000b4c <handle_delay_input>:

int handle_delay_input() {
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
	if (strcmp(cmd, "fast") == 0 || strcmp(cmd, "f") == 0) {
 8000b50:	491a      	ldr	r1, [pc, #104]	; (8000bbc <handle_delay_input+0x70>)
 8000b52:	481b      	ldr	r0, [pc, #108]	; (8000bc0 <handle_delay_input+0x74>)
 8000b54:	f7ff fb4c 	bl	80001f0 <strcmp>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d006      	beq.n	8000b6c <handle_delay_input+0x20>
 8000b5e:	4919      	ldr	r1, [pc, #100]	; (8000bc4 <handle_delay_input+0x78>)
 8000b60:	4817      	ldr	r0, [pc, #92]	; (8000bc0 <handle_delay_input+0x74>)
 8000b62:	f7ff fb45 	bl	80001f0 <strcmp>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d101      	bne.n	8000b70 <handle_delay_input+0x24>
		 return FAST_SPEED;
 8000b6c:	23c8      	movs	r3, #200	; 0xc8
 8000b6e:	e023      	b.n	8000bb8 <handle_delay_input+0x6c>
	}

	if (strcmp(cmd, "medium") == 0 || strcmp(cmd, "m") == 0) {
 8000b70:	4915      	ldr	r1, [pc, #84]	; (8000bc8 <handle_delay_input+0x7c>)
 8000b72:	4813      	ldr	r0, [pc, #76]	; (8000bc0 <handle_delay_input+0x74>)
 8000b74:	f7ff fb3c 	bl	80001f0 <strcmp>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d006      	beq.n	8000b8c <handle_delay_input+0x40>
 8000b7e:	4913      	ldr	r1, [pc, #76]	; (8000bcc <handle_delay_input+0x80>)
 8000b80:	480f      	ldr	r0, [pc, #60]	; (8000bc0 <handle_delay_input+0x74>)
 8000b82:	f7ff fb35 	bl	80001f0 <strcmp>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d102      	bne.n	8000b92 <handle_delay_input+0x46>
		return MEDIUM_SPEED;
 8000b8c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000b90:	e012      	b.n	8000bb8 <handle_delay_input+0x6c>
	}

	if (strcmp(cmd, "slow") == 0 || strcmp(cmd, "s") == 0) {
 8000b92:	490f      	ldr	r1, [pc, #60]	; (8000bd0 <handle_delay_input+0x84>)
 8000b94:	480a      	ldr	r0, [pc, #40]	; (8000bc0 <handle_delay_input+0x74>)
 8000b96:	f7ff fb2b 	bl	80001f0 <strcmp>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d006      	beq.n	8000bae <handle_delay_input+0x62>
 8000ba0:	490c      	ldr	r1, [pc, #48]	; (8000bd4 <handle_delay_input+0x88>)
 8000ba2:	4807      	ldr	r0, [pc, #28]	; (8000bc0 <handle_delay_input+0x74>)
 8000ba4:	f7ff fb24 	bl	80001f0 <strcmp>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d102      	bne.n	8000bb4 <handle_delay_input+0x68>
		return SLOW_SPEED;
 8000bae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bb2:	e001      	b.n	8000bb8 <handle_delay_input+0x6c>
	}

	return -1;
 8000bb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	0800374c 	.word	0x0800374c
 8000bc0:	200002c0 	.word	0x200002c0
 8000bc4:	08003754 	.word	0x08003754
 8000bc8:	08003758 	.word	0x08003758
 8000bcc:	08003760 	.word	0x08003760
 8000bd0:	08003764 	.word	0x08003764
 8000bd4:	0800376c 	.word	0x0800376c

08000bd8 <execute_command>:


void execute_command() {
 8000bd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bdc:	b087      	sub	sp, #28
 8000bde:	af00      	add	r7, sp, #0
	if (expecting_delay_input) {
 8000be0:	4b73      	ldr	r3, [pc, #460]	; (8000db0 <execute_command+0x1d8>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d04d      	beq.n	8000c84 <execute_command+0xac>
 8000be8:	466b      	mov	r3, sp
 8000bea:	461e      	mov	r6, r3
		int delay = handle_delay_input();
 8000bec:	f7ff ffae 	bl	8000b4c <handle_delay_input>
 8000bf0:	6138      	str	r0, [r7, #16]

		if (delay == -1) {
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf8:	d103      	bne.n	8000c02 <execute_command+0x2a>
			print("Invalid delay. Try again: ");
 8000bfa:	486e      	ldr	r0, [pc, #440]	; (8000db4 <execute_command+0x1dc>)
 8000bfc:	f000 f972 	bl	8000ee4 <print>
			return;
 8000c00:	e03e      	b.n	8000c80 <execute_command+0xa8>
		}

		add_mode(buffer_mode, new_mode_length, delay);
 8000c02:	4b6d      	ldr	r3, [pc, #436]	; (8000db8 <execute_command+0x1e0>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	4619      	mov	r1, r3
 8000c0a:	486c      	ldr	r0, [pc, #432]	; (8000dbc <execute_command+0x1e4>)
 8000c0c:	f7ff ff4a 	bl	8000aa4 <add_mode>

		const char* fmt = "OK\r\nNumber of new mode: %i\r\n";
 8000c10:	4b6b      	ldr	r3, [pc, #428]	; (8000dc0 <execute_command+0x1e8>)
 8000c12:	60fb      	str	r3, [r7, #12]
		char line[strlen(fmt)];
 8000c14:	68f8      	ldr	r0, [r7, #12]
 8000c16:	f7ff faf5 	bl	8000204 <strlen>
 8000c1a:	4601      	mov	r1, r0
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	3b01      	subs	r3, #1
 8000c20:	60bb      	str	r3, [r7, #8]
 8000c22:	2300      	movs	r3, #0
 8000c24:	4688      	mov	r8, r1
 8000c26:	4699      	mov	r9, r3
 8000c28:	f04f 0200 	mov.w	r2, #0
 8000c2c:	f04f 0300 	mov.w	r3, #0
 8000c30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000c34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000c38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	460c      	mov	r4, r1
 8000c40:	461d      	mov	r5, r3
 8000c42:	f04f 0200 	mov.w	r2, #0
 8000c46:	f04f 0300 	mov.w	r3, #0
 8000c4a:	00eb      	lsls	r3, r5, #3
 8000c4c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c50:	00e2      	lsls	r2, r4, #3
 8000c52:	1dcb      	adds	r3, r1, #7
 8000c54:	08db      	lsrs	r3, r3, #3
 8000c56:	00db      	lsls	r3, r3, #3
 8000c58:	ebad 0d03 	sub.w	sp, sp, r3
 8000c5c:	466b      	mov	r3, sp
 8000c5e:	3300      	adds	r3, #0
 8000c60:	607b      	str	r3, [r7, #4]
		sprintf(line, fmt, index_last_changed_mode + 1);
 8000c62:	4b58      	ldr	r3, [pc, #352]	; (8000dc4 <execute_command+0x1ec>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	3301      	adds	r3, #1
 8000c68:	461a      	mov	r2, r3
 8000c6a:	68f9      	ldr	r1, [r7, #12]
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f002 f843 	bl	8002cf8 <siprintf>
		print(line);
 8000c72:	6878      	ldr	r0, [r7, #4]
 8000c74:	f000 f936 	bl	8000ee4 <print>

		expecting_delay_input = false;
 8000c78:	4b4d      	ldr	r3, [pc, #308]	; (8000db0 <execute_command+0x1d8>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]

		return;
 8000c7e:	bf00      	nop
 8000c80:	46b5      	mov	sp, r6
 8000c82:	e091      	b.n	8000da8 <execute_command+0x1d0>
	}


	if (strcmp(cmd, "set interrupts on") == 0 || strcmp(cmd, "si on") == 0) {
 8000c84:	4950      	ldr	r1, [pc, #320]	; (8000dc8 <execute_command+0x1f0>)
 8000c86:	4851      	ldr	r0, [pc, #324]	; (8000dcc <execute_command+0x1f4>)
 8000c88:	f7ff fab2 	bl	80001f0 <strcmp>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d006      	beq.n	8000ca0 <execute_command+0xc8>
 8000c92:	494f      	ldr	r1, [pc, #316]	; (8000dd0 <execute_command+0x1f8>)
 8000c94:	484d      	ldr	r0, [pc, #308]	; (8000dcc <execute_command+0x1f4>)
 8000c96:	f7ff faab 	bl	80001f0 <strcmp>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d116      	bne.n	8000cce <execute_command+0xf6>
		interrupts_mode = true;
 8000ca0:	4b4c      	ldr	r3, [pc, #304]	; (8000dd4 <execute_command+0x1fc>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	701a      	strb	r2, [r3, #0]
		print("OK\r\n");
 8000ca6:	484c      	ldr	r0, [pc, #304]	; (8000dd8 <execute_command+0x200>)
 8000ca8:	f000 f91c 	bl	8000ee4 <print>
		__HAL_UART_ENABLE_IT(&huart6, UART_IT_TXE);
 8000cac:	4b4b      	ldr	r3, [pc, #300]	; (8000ddc <execute_command+0x204>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	68da      	ldr	r2, [r3, #12]
 8000cb2:	4b4a      	ldr	r3, [pc, #296]	; (8000ddc <execute_command+0x204>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000cba:	60da      	str	r2, [r3, #12]
		__HAL_UART_ENABLE_IT(&huart6, UART_IT_RXNE);
 8000cbc:	4b47      	ldr	r3, [pc, #284]	; (8000ddc <execute_command+0x204>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	68da      	ldr	r2, [r3, #12]
 8000cc2:	4b46      	ldr	r3, [pc, #280]	; (8000ddc <execute_command+0x204>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f042 0220 	orr.w	r2, r2, #32
 8000cca:	60da      	str	r2, [r3, #12]
		return;
 8000ccc:	e06c      	b.n	8000da8 <execute_command+0x1d0>
	}

	if (strcmp(cmd, "set interrupts off") == 0 || strcmp(cmd, "si off") == 0) {
 8000cce:	4944      	ldr	r1, [pc, #272]	; (8000de0 <execute_command+0x208>)
 8000cd0:	483e      	ldr	r0, [pc, #248]	; (8000dcc <execute_command+0x1f4>)
 8000cd2:	f7ff fa8d 	bl	80001f0 <strcmp>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d006      	beq.n	8000cea <execute_command+0x112>
 8000cdc:	4941      	ldr	r1, [pc, #260]	; (8000de4 <execute_command+0x20c>)
 8000cde:	483b      	ldr	r0, [pc, #236]	; (8000dcc <execute_command+0x1f4>)
 8000ce0:	f7ff fa86 	bl	80001f0 <strcmp>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d116      	bne.n	8000d18 <execute_command+0x140>
		interrupts_mode = false;
 8000cea:	4b3a      	ldr	r3, [pc, #232]	; (8000dd4 <execute_command+0x1fc>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	701a      	strb	r2, [r3, #0]
		print("OK\r\n");
 8000cf0:	4839      	ldr	r0, [pc, #228]	; (8000dd8 <execute_command+0x200>)
 8000cf2:	f000 f8f7 	bl	8000ee4 <print>
		__HAL_UART_DISABLE_IT(&huart6, UART_IT_TXE);
 8000cf6:	4b39      	ldr	r3, [pc, #228]	; (8000ddc <execute_command+0x204>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	68da      	ldr	r2, [r3, #12]
 8000cfc:	4b37      	ldr	r3, [pc, #220]	; (8000ddc <execute_command+0x204>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000d04:	60da      	str	r2, [r3, #12]
		__HAL_UART_DISABLE_IT(&huart6, UART_IT_RXNE);
 8000d06:	4b35      	ldr	r3, [pc, #212]	; (8000ddc <execute_command+0x204>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	68da      	ldr	r2, [r3, #12]
 8000d0c:	4b33      	ldr	r3, [pc, #204]	; (8000ddc <execute_command+0x204>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f022 0220 	bic.w	r2, r2, #32
 8000d14:	60da      	str	r2, [r3, #12]
		return;
 8000d16:	e047      	b.n	8000da8 <execute_command+0x1d0>
	}

	if (strstr(cmd, "set ") == cmd && strlen(cmd) > 4) {
 8000d18:	4933      	ldr	r1, [pc, #204]	; (8000de8 <execute_command+0x210>)
 8000d1a:	482c      	ldr	r0, [pc, #176]	; (8000dcc <execute_command+0x1f4>)
 8000d1c:	f002 f80c 	bl	8002d38 <strstr>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4a2a      	ldr	r2, [pc, #168]	; (8000dcc <execute_command+0x1f4>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d11e      	bne.n	8000d66 <execute_command+0x18e>
 8000d28:	4828      	ldr	r0, [pc, #160]	; (8000dcc <execute_command+0x1f4>)
 8000d2a:	f7ff fa6b 	bl	8000204 <strlen>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b04      	cmp	r3, #4
 8000d32:	d918      	bls.n	8000d66 <execute_command+0x18e>
		int p = atoi(&cmd[4]);
 8000d34:	482d      	ldr	r0, [pc, #180]	; (8000dec <execute_command+0x214>)
 8000d36:	f001 ffa9 	bl	8002c8c <atoi>
 8000d3a:	6178      	str	r0, [r7, #20]

		if (p <= modes_size && p > 0){
 8000d3c:	4b2c      	ldr	r3, [pc, #176]	; (8000df0 <execute_command+0x218>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	697a      	ldr	r2, [r7, #20]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	dc0b      	bgt.n	8000d5e <execute_command+0x186>
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	dd08      	ble.n	8000d5e <execute_command+0x186>
			cur_mode_index = p - 1;
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	4a28      	ldr	r2, [pc, #160]	; (8000df4 <execute_command+0x21c>)
 8000d52:	6013      	str	r3, [r2, #0]
			print("OK\r\n");
 8000d54:	4820      	ldr	r0, [pc, #128]	; (8000dd8 <execute_command+0x200>)
 8000d56:	f000 f8c5 	bl	8000ee4 <print>
		if (p <= modes_size && p > 0){
 8000d5a:	bf00      	nop
		} else {
			print("This mode does not exist\r\n");
		}

		return;
 8000d5c:	e024      	b.n	8000da8 <execute_command+0x1d0>
			print("This mode does not exist\r\n");
 8000d5e:	4826      	ldr	r0, [pc, #152]	; (8000df8 <execute_command+0x220>)
 8000d60:	f000 f8c0 	bl	8000ee4 <print>
		return;
 8000d64:	e020      	b.n	8000da8 <execute_command+0x1d0>
	}

	if (strstr(cmd, "new ") == cmd) {
 8000d66:	4925      	ldr	r1, [pc, #148]	; (8000dfc <execute_command+0x224>)
 8000d68:	4818      	ldr	r0, [pc, #96]	; (8000dcc <execute_command+0x1f4>)
 8000d6a:	f001 ffe5 	bl	8002d38 <strstr>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	4a16      	ldr	r2, [pc, #88]	; (8000dcc <execute_command+0x1f4>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d115      	bne.n	8000da2 <execute_command+0x1ca>
		new_mode_length = parse_mode(&cmd[4]);
 8000d76:	481d      	ldr	r0, [pc, #116]	; (8000dec <execute_command+0x214>)
 8000d78:	f7ff fdbc 	bl	80008f4 <parse_mode>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	4a0e      	ldr	r2, [pc, #56]	; (8000db8 <execute_command+0x1e0>)
 8000d80:	6013      	str	r3, [r2, #0]

		if (new_mode_length == -1) {
 8000d82:	4b0d      	ldr	r3, [pc, #52]	; (8000db8 <execute_command+0x1e0>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d8a:	d103      	bne.n	8000d94 <execute_command+0x1bc>
			print("Invalid parameter\r\n");
 8000d8c:	481c      	ldr	r0, [pc, #112]	; (8000e00 <execute_command+0x228>)
 8000d8e:	f000 f8a9 	bl	8000ee4 <print>
			return;
 8000d92:	e009      	b.n	8000da8 <execute_command+0x1d0>
		}

		print("Input delay: fast/f (200 ms), medium/m (500 ms), slow (1000 ms): ");
 8000d94:	481b      	ldr	r0, [pc, #108]	; (8000e04 <execute_command+0x22c>)
 8000d96:	f000 f8a5 	bl	8000ee4 <print>
		expecting_delay_input = true;
 8000d9a:	4b05      	ldr	r3, [pc, #20]	; (8000db0 <execute_command+0x1d8>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	701a      	strb	r2, [r3, #0]

		return;
 8000da0:	e002      	b.n	8000da8 <execute_command+0x1d0>
	}

	print("Invalid command (new xyz, set x, set interrupts on/off)\r\n");
 8000da2:	4819      	ldr	r0, [pc, #100]	; (8000e08 <execute_command+0x230>)
 8000da4:	f000 f89e 	bl	8000ee4 <print>
}
 8000da8:	371c      	adds	r7, #28
 8000daa:	46bd      	mov	sp, r7
 8000dac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000db0:	20000294 	.word	0x20000294
 8000db4:	08003770 	.word	0x08003770
 8000db8:	20000298 	.word	0x20000298
 8000dbc:	2000029c 	.word	0x2000029c
 8000dc0:	0800378c 	.word	0x0800378c
 8000dc4:	20000164 	.word	0x20000164
 8000dc8:	080037ac 	.word	0x080037ac
 8000dcc:	200002c0 	.word	0x200002c0
 8000dd0:	080037c0 	.word	0x080037c0
 8000dd4:	20000295 	.word	0x20000295
 8000dd8:	080037c8 	.word	0x080037c8
 8000ddc:	20000308 	.word	0x20000308
 8000de0:	080037d0 	.word	0x080037d0
 8000de4:	080037e4 	.word	0x080037e4
 8000de8:	080037ec 	.word	0x080037ec
 8000dec:	200002c4 	.word	0x200002c4
 8000df0:	20000160 	.word	0x20000160
 8000df4:	20000290 	.word	0x20000290
 8000df8:	080037f4 	.word	0x080037f4
 8000dfc:	08003810 	.word	0x08003810
 8000e00:	08003818 	.word	0x08003818
 8000e04:	0800382c 	.word	0x0800382c
 8000e08:	08003870 	.word	0x08003870

08000e0c <GarlandMode_run>:

// GarlandMode_run runs the garland, and checks for inputs or button presses.
// Returns on button press.
void GarlandMode_run(struct GarlandMode* current_mode, uint32_t* last_pressed_time) {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
	while (1) {
		int led = current_mode->code[current_mode->current_code_index];
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e20:	60fb      	str	r3, [r7, #12]

		if (led != NONE) {
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e28:	d006      	beq.n	8000e38 <GarlandMode_run+0x2c>
			HAL_GPIO_WritePin(GPIOD, led, GPIO_PIN_SET);
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	2201      	movs	r2, #1
 8000e30:	4619      	mov	r1, r3
 8000e32:	4828      	ldr	r0, [pc, #160]	; (8000ed4 <GarlandMode_run+0xc8>)
 8000e34:	f000 fe04 	bl	8001a40 <HAL_GPIO_WritePin>
		}

		int start_time = HAL_GetTick();
 8000e38:	f000 fb20 	bl	800147c <HAL_GetTick>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	60bb      	str	r3, [r7, #8]

		while (HAL_GetTick() < start_time + current_mode->delay) {
 8000e40:	e023      	b.n	8000e8a <GarlandMode_run+0x7e>
			if (is_btn_pressed(last_pressed_time)) {
 8000e42:	6838      	ldr	r0, [r7, #0]
 8000e44:	f000 fa3a 	bl	80012bc <is_btn_pressed>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d13e      	bne.n	8000ecc <GarlandMode_run+0xc0>
				return;
			}

			if (interrupts_mode) {
 8000e4e:	4b22      	ldr	r3, [pc, #136]	; (8000ed8 <GarlandMode_run+0xcc>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d00e      	beq.n	8000e74 <GarlandMode_run+0x68>
				while (is_data_available()) {
 8000e56:	e007      	b.n	8000e68 <GarlandMode_run+0x5c>
					received_char = uart_read();
 8000e58:	f7ff fbea 	bl	8000630 <uart_read>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	b2da      	uxtb	r2, r3
 8000e60:	4b1e      	ldr	r3, [pc, #120]	; (8000edc <GarlandMode_run+0xd0>)
 8000e62:	701a      	strb	r2, [r3, #0]
					handle_data();
 8000e64:	f7ff fdda 	bl	8000a1c <handle_data>
				while (is_data_available()) {
 8000e68:	f7ff fc3e 	bl	80006e8 <is_data_available>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d1f2      	bne.n	8000e58 <GarlandMode_run+0x4c>
 8000e72:	e00a      	b.n	8000e8a <GarlandMode_run+0x7e>
				}
			} else {
				if (HAL_UART_Receive(&huart6, &received_char, 1, 50) == HAL_OK) {
 8000e74:	2332      	movs	r3, #50	; 0x32
 8000e76:	2201      	movs	r2, #1
 8000e78:	4918      	ldr	r1, [pc, #96]	; (8000edc <GarlandMode_run+0xd0>)
 8000e7a:	4819      	ldr	r0, [pc, #100]	; (8000ee0 <GarlandMode_run+0xd4>)
 8000e7c:	f001 fb81 	bl	8002582 <HAL_UART_Receive>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d101      	bne.n	8000e8a <GarlandMode_run+0x7e>
					handle_data();
 8000e86:	f7ff fdc9 	bl	8000a1c <handle_data>
		while (HAL_GetTick() < start_time + current_mode->delay) {
 8000e8a:	f000 faf7 	bl	800147c <HAL_GetTick>
 8000e8e:	4601      	mov	r1, r0
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	4413      	add	r3, r2
 8000e98:	4299      	cmp	r1, r3
 8000e9a:	d3d2      	bcc.n	8000e42 <GarlandMode_run+0x36>
				}
			}
		}

		current_mode->current_code_index = (current_mode->current_code_index + 1) % current_mode->size;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	6a12      	ldr	r2, [r2, #32]
 8000ea6:	fb93 f1f2 	sdiv	r1, r3, r2
 8000eaa:	fb01 f202 	mul.w	r2, r1, r2
 8000eae:	1a9a      	subs	r2, r3, r2
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	629a      	str	r2, [r3, #40]	; 0x28

		if (led != NONE) {
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eba:	d0ac      	beq.n	8000e16 <GarlandMode_run+0xa>
			HAL_GPIO_WritePin(GPIOD, led, GPIO_PIN_RESET);
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4803      	ldr	r0, [pc, #12]	; (8000ed4 <GarlandMode_run+0xc8>)
 8000ec6:	f000 fdbb 	bl	8001a40 <HAL_GPIO_WritePin>
	while (1) {
 8000eca:	e7a4      	b.n	8000e16 <GarlandMode_run+0xa>
				return;
 8000ecc:	bf00      	nop
		}
	}
}
 8000ece:	3710      	adds	r7, #16
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40020c00 	.word	0x40020c00
 8000ed8:	20000295 	.word	0x20000295
 8000edc:	200002bc 	.word	0x200002bc
 8000ee0:	20000308 	.word	0x20000308

08000ee4 <print>:


void print(const char * content) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	if (interrupts_mode) {
 8000eec:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <print+0x34>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d003      	beq.n	8000efc <print+0x18>
		uart_sendstring(content);
 8000ef4:	6878      	ldr	r0, [r7, #4]
 8000ef6:	f7ff fc0f 	bl	8000718 <uart_sendstring>
	} else {
		HAL_UART_Transmit(&huart6, (void *) content, strlen(content), UART_TIMEOUT);
	}
}
 8000efa:	e009      	b.n	8000f10 <print+0x2c>
		HAL_UART_Transmit(&huart6, (void *) content, strlen(content), UART_TIMEOUT);
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f7ff f981 	bl	8000204 <strlen>
 8000f02:	4603      	mov	r3, r0
 8000f04:	b29a      	uxth	r2, r3
 8000f06:	230a      	movs	r3, #10
 8000f08:	6879      	ldr	r1, [r7, #4]
 8000f0a:	4804      	ldr	r0, [pc, #16]	; (8000f1c <print+0x38>)
 8000f0c:	f001 faa7 	bl	800245e <HAL_UART_Transmit>
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20000295 	.word	0x20000295
 8000f1c:	20000308 	.word	0x20000308

08000f20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f26:	f000 fa43 	bl	80013b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f2a:	f000 f829 	bl	8000f80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f2e:	f7ff fc63 	bl	80007f8 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8000f32:	f000 f949 	bl	80011c8 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  Ringbuf_init();
 8000f36:	f7ff fb45 	bl	80005c4 <Ringbuf_init>

  uint32_t last_pressed_time = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  GarlandMode_run(&modes[cur_mode_index], &last_pressed_time);
 8000f3e:	4b0d      	ldr	r3, [pc, #52]	; (8000f74 <main+0x54>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	222c      	movs	r2, #44	; 0x2c
 8000f44:	fb02 f303 	mul.w	r3, r2, r3
 8000f48:	4a0b      	ldr	r2, [pc, #44]	; (8000f78 <main+0x58>)
 8000f4a:	4413      	add	r3, r2
 8000f4c:	1d3a      	adds	r2, r7, #4
 8000f4e:	4611      	mov	r1, r2
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff ff5b 	bl	8000e0c <GarlandMode_run>

	  reset_LEDs();
 8000f56:	f000 f9e9 	bl	800132c <reset_LEDs>

	  cur_mode_index = (cur_mode_index + 1) % modes_size;
 8000f5a:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <main+0x54>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	4a06      	ldr	r2, [pc, #24]	; (8000f7c <main+0x5c>)
 8000f62:	6812      	ldr	r2, [r2, #0]
 8000f64:	fb93 f1f2 	sdiv	r1, r3, r2
 8000f68:	fb01 f202 	mul.w	r2, r1, r2
 8000f6c:	1a9b      	subs	r3, r3, r2
 8000f6e:	4a01      	ldr	r2, [pc, #4]	; (8000f74 <main+0x54>)
 8000f70:	6013      	str	r3, [r2, #0]
	  GarlandMode_run(&modes[cur_mode_index], &last_pressed_time);
 8000f72:	e7e4      	b.n	8000f3e <main+0x1e>
 8000f74:	20000290 	.word	0x20000290
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	20000160 	.word	0x20000160

08000f80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b094      	sub	sp, #80	; 0x50
 8000f84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f86:	f107 0320 	add.w	r3, r7, #32
 8000f8a:	2230      	movs	r2, #48	; 0x30
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f001 feaa 	bl	8002ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f94:	f107 030c 	add.w	r3, r7, #12
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
 8000fa2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	60bb      	str	r3, [r7, #8]
 8000fa8:	4b2b      	ldr	r3, [pc, #172]	; (8001058 <SystemClock_Config+0xd8>)
 8000faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fac:	4a2a      	ldr	r2, [pc, #168]	; (8001058 <SystemClock_Config+0xd8>)
 8000fae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fb2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fb4:	4b28      	ldr	r3, [pc, #160]	; (8001058 <SystemClock_Config+0xd8>)
 8000fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	4b25      	ldr	r3, [pc, #148]	; (800105c <SystemClock_Config+0xdc>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a24      	ldr	r2, [pc, #144]	; (800105c <SystemClock_Config+0xdc>)
 8000fca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fce:	6013      	str	r3, [r2, #0]
 8000fd0:	4b22      	ldr	r3, [pc, #136]	; (800105c <SystemClock_Config+0xdc>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fd8:	607b      	str	r3, [r7, #4]
 8000fda:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fe0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fe4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000fee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000ff0:	230f      	movs	r3, #15
 8000ff2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000ff4:	23d8      	movs	r3, #216	; 0xd8
 8000ff6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ffc:	2304      	movs	r3, #4
 8000ffe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001000:	f107 0320 	add.w	r3, r7, #32
 8001004:	4618      	mov	r0, r3
 8001006:	f000 fd85 	bl	8001b14 <HAL_RCC_OscConfig>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001010:	f000 f826 	bl	8001060 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001014:	f000 fd2e 	bl	8001a74 <HAL_PWREx_EnableOverDrive>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800101e:	f000 f81f 	bl	8001060 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001022:	230f      	movs	r3, #15
 8001024:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001026:	2302      	movs	r3, #2
 8001028:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800102e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001032:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001034:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001038:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800103a:	f107 030c 	add.w	r3, r7, #12
 800103e:	2105      	movs	r1, #5
 8001040:	4618      	mov	r0, r3
 8001042:	f000 ffdf 	bl	8002004 <HAL_RCC_ClockConfig>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800104c:	f000 f808 	bl	8001060 <Error_Handler>
  }
}
 8001050:	bf00      	nop
 8001052:	3750      	adds	r7, #80	; 0x50
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40023800 	.word	0x40023800
 800105c:	40007000 	.word	0x40007000

08001060 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
//  __disable_irq();
  while (1)
 8001064:	e7fe      	b.n	8001064 <Error_Handler+0x4>
	...

08001068 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	4b10      	ldr	r3, [pc, #64]	; (80010b4 <HAL_MspInit+0x4c>)
 8001074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001076:	4a0f      	ldr	r2, [pc, #60]	; (80010b4 <HAL_MspInit+0x4c>)
 8001078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800107c:	6453      	str	r3, [r2, #68]	; 0x44
 800107e:	4b0d      	ldr	r3, [pc, #52]	; (80010b4 <HAL_MspInit+0x4c>)
 8001080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001086:	607b      	str	r3, [r7, #4]
 8001088:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	603b      	str	r3, [r7, #0]
 800108e:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <HAL_MspInit+0x4c>)
 8001090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001092:	4a08      	ldr	r2, [pc, #32]	; (80010b4 <HAL_MspInit+0x4c>)
 8001094:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001098:	6413      	str	r3, [r2, #64]	; 0x40
 800109a:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <HAL_MspInit+0x4c>)
 800109c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a2:	603b      	str	r3, [r7, #0]
 80010a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	40023800 	.word	0x40023800

080010b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010bc:	e7fe      	b.n	80010bc <NMI_Handler+0x4>

080010be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010be:	b480      	push	{r7}
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010c2:	e7fe      	b.n	80010c2 <HardFault_Handler+0x4>

080010c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <MemManage_Handler+0x4>

080010ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010ca:	b480      	push	{r7}
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ce:	e7fe      	b.n	80010ce <BusFault_Handler+0x4>

080010d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010d4:	e7fe      	b.n	80010d4 <UsageFault_Handler+0x4>

080010d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d6:	b480      	push	{r7}
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010da:	bf00      	nop
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr

080010f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010f2:	b480      	push	{r7}
 80010f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(timeout >0)  timeout--;
 8001104:	4b06      	ldr	r3, [pc, #24]	; (8001120 <SysTick_Handler+0x20>)
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d005      	beq.n	8001118 <SysTick_Handler+0x18>
 800110c:	4b04      	ldr	r3, [pc, #16]	; (8001120 <SysTick_Handler+0x20>)
 800110e:	881b      	ldrh	r3, [r3, #0]
 8001110:	3b01      	subs	r3, #1
 8001112:	b29a      	uxth	r2, r3
 8001114:	4b02      	ldr	r3, [pc, #8]	; (8001120 <SysTick_Handler+0x20>)
 8001116:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001118:	f000 f99c 	bl	8001454 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800111c:	bf00      	nop
 800111e:	bd80      	pop	{r7, pc}
 8001120:	200001f4 	.word	0x200001f4

08001124 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	uart_isr (&huart6);
 8001128:	4802      	ldr	r0, [pc, #8]	; (8001134 <USART6_IRQHandler+0x10>)
 800112a:	f7ff fb0b 	bl	8000744 <uart_isr>
  /* USER CODE END USART6_IRQn 0 */
//  HAL_UART_IRQHandler(&huart6);
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000308 	.word	0x20000308

08001138 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001140:	4a14      	ldr	r2, [pc, #80]	; (8001194 <_sbrk+0x5c>)
 8001142:	4b15      	ldr	r3, [pc, #84]	; (8001198 <_sbrk+0x60>)
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800114c:	4b13      	ldr	r3, [pc, #76]	; (800119c <_sbrk+0x64>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d102      	bne.n	800115a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001154:	4b11      	ldr	r3, [pc, #68]	; (800119c <_sbrk+0x64>)
 8001156:	4a12      	ldr	r2, [pc, #72]	; (80011a0 <_sbrk+0x68>)
 8001158:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <_sbrk+0x64>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4413      	add	r3, r2
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	429a      	cmp	r2, r3
 8001166:	d207      	bcs.n	8001178 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001168:	f001 fd94 	bl	8002c94 <__errno>
 800116c:	4603      	mov	r3, r0
 800116e:	220c      	movs	r2, #12
 8001170:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001172:	f04f 33ff 	mov.w	r3, #4294967295
 8001176:	e009      	b.n	800118c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001178:	4b08      	ldr	r3, [pc, #32]	; (800119c <_sbrk+0x64>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800117e:	4b07      	ldr	r3, [pc, #28]	; (800119c <_sbrk+0x64>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4413      	add	r3, r2
 8001186:	4a05      	ldr	r2, [pc, #20]	; (800119c <_sbrk+0x64>)
 8001188:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800118a:	68fb      	ldr	r3, [r7, #12]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20030000 	.word	0x20030000
 8001198:	00000400 	.word	0x00000400
 800119c:	20000304 	.word	0x20000304
 80011a0:	20000360 	.word	0x20000360

080011a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011a8:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <SystemInit+0x20>)
 80011aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011ae:	4a05      	ldr	r2, [pc, #20]	; (80011c4 <SystemInit+0x20>)
 80011b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80011cc:	4b11      	ldr	r3, [pc, #68]	; (8001214 <MX_USART6_UART_Init+0x4c>)
 80011ce:	4a12      	ldr	r2, [pc, #72]	; (8001218 <MX_USART6_UART_Init+0x50>)
 80011d0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80011d2:	4b10      	ldr	r3, [pc, #64]	; (8001214 <MX_USART6_UART_Init+0x4c>)
 80011d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011d8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <MX_USART6_UART_Init+0x4c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80011e0:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <MX_USART6_UART_Init+0x4c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80011e6:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <MX_USART6_UART_Init+0x4c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80011ec:	4b09      	ldr	r3, [pc, #36]	; (8001214 <MX_USART6_UART_Init+0x4c>)
 80011ee:	220c      	movs	r2, #12
 80011f0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011f2:	4b08      	ldr	r3, [pc, #32]	; (8001214 <MX_USART6_UART_Init+0x4c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f8:	4b06      	ldr	r3, [pc, #24]	; (8001214 <MX_USART6_UART_Init+0x4c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80011fe:	4805      	ldr	r0, [pc, #20]	; (8001214 <MX_USART6_UART_Init+0x4c>)
 8001200:	f001 f8e0 	bl	80023c4 <HAL_UART_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800120a:	f7ff ff29 	bl	8001060 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000308 	.word	0x20000308
 8001218:	40011400 	.word	0x40011400

0800121c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b08a      	sub	sp, #40	; 0x28
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a1d      	ldr	r2, [pc, #116]	; (80012b0 <HAL_UART_MspInit+0x94>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d133      	bne.n	80012a6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	613b      	str	r3, [r7, #16]
 8001242:	4b1c      	ldr	r3, [pc, #112]	; (80012b4 <HAL_UART_MspInit+0x98>)
 8001244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001246:	4a1b      	ldr	r2, [pc, #108]	; (80012b4 <HAL_UART_MspInit+0x98>)
 8001248:	f043 0320 	orr.w	r3, r3, #32
 800124c:	6453      	str	r3, [r2, #68]	; 0x44
 800124e:	4b19      	ldr	r3, [pc, #100]	; (80012b4 <HAL_UART_MspInit+0x98>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001252:	f003 0320 	and.w	r3, r3, #32
 8001256:	613b      	str	r3, [r7, #16]
 8001258:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <HAL_UART_MspInit+0x98>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	4a14      	ldr	r2, [pc, #80]	; (80012b4 <HAL_UART_MspInit+0x98>)
 8001264:	f043 0304 	orr.w	r3, r3, #4
 8001268:	6313      	str	r3, [r2, #48]	; 0x30
 800126a:	4b12      	ldr	r3, [pc, #72]	; (80012b4 <HAL_UART_MspInit+0x98>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	f003 0304 	and.w	r3, r3, #4
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001276:	23c0      	movs	r3, #192	; 0xc0
 8001278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127a:	2302      	movs	r3, #2
 800127c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001282:	2303      	movs	r3, #3
 8001284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001286:	2308      	movs	r3, #8
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	4619      	mov	r1, r3
 8001290:	4809      	ldr	r0, [pc, #36]	; (80012b8 <HAL_UART_MspInit+0x9c>)
 8001292:	f000 fa11 	bl	80016b8 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001296:	2200      	movs	r2, #0
 8001298:	2100      	movs	r1, #0
 800129a:	2047      	movs	r0, #71	; 0x47
 800129c:	f000 f9d5 	bl	800164a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80012a0:	2047      	movs	r0, #71	; 0x47
 80012a2:	f000 f9ee 	bl	8001682 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80012a6:	bf00      	nop
 80012a8:	3728      	adds	r7, #40	; 0x28
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40011400 	.word	0x40011400
 80012b4:	40023800 	.word	0x40023800
 80012b8:	40020800 	.word	0x40020800

080012bc <is_btn_pressed>:
#include "gpio.h"

// Checks if button is pressed.
// Also checks value of HAL_GetTick to avoid rattle.
// Sets last_pressed_time if button is considered pressed.
bool is_btn_pressed(uint32_t* last_pressed_time) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	// GPIO_PIN_RESET means pressed
	int pressed = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_RESET;
 80012c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012c8:	4817      	ldr	r0, [pc, #92]	; (8001328 <is_btn_pressed+0x6c>)
 80012ca:	f000 fba1 	bl	8001a10 <HAL_GPIO_ReadPin>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	bf0c      	ite	eq
 80012d4:	2301      	moveq	r3, #1
 80012d6:	2300      	movne	r3, #0
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	617b      	str	r3, [r7, #20]

	if (!pressed) {
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d101      	bne.n	80012e6 <is_btn_pressed+0x2a>
		return false;
 80012e2:	2300      	movs	r3, #0
 80012e4:	e01c      	b.n	8001320 <is_btn_pressed+0x64>
	}

	// If set too low, might trigger twice per click
	// If too high, might not register the second click
	const int RATTLE_TIME_MS = 500;
 80012e6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012ea:	613b      	str	r3, [r7, #16]

	int time_passed = HAL_GetTick() - *last_pressed_time;
 80012ec:	f000 f8c6 	bl	800147c <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	60fb      	str	r3, [r7, #12]
	int rattle = time_passed < RATTLE_TIME_MS;
 80012fa:	68fa      	ldr	r2, [r7, #12]
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	429a      	cmp	r2, r3
 8001300:	bfb4      	ite	lt
 8001302:	2301      	movlt	r3, #1
 8001304:	2300      	movge	r3, #0
 8001306:	b2db      	uxtb	r3, r3
 8001308:	60bb      	str	r3, [r7, #8]

	if (rattle) {
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <is_btn_pressed+0x58>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e005      	b.n	8001320 <is_btn_pressed+0x64>
	}

	// Register press
	*last_pressed_time = HAL_GetTick();
 8001314:	f000 f8b2 	bl	800147c <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	601a      	str	r2, [r3, #0]

	return true;
 800131e:	2301      	movs	r3, #1
}
 8001320:	4618      	mov	r0, r3
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40020800 	.word	0x40020800

0800132c <reset_LEDs>:

// Resets all three LEDs
void reset_LEDs() {
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001336:	4808      	ldr	r0, [pc, #32]	; (8001358 <reset_LEDs+0x2c>)
 8001338:	f000 fb82 	bl	8001a40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 800133c:	2200      	movs	r2, #0
 800133e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001342:	4805      	ldr	r0, [pc, #20]	; (8001358 <reset_LEDs+0x2c>)
 8001344:	f000 fb7c 	bl	8001a40 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8001348:	2200      	movs	r2, #0
 800134a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800134e:	4802      	ldr	r0, [pc, #8]	; (8001358 <reset_LEDs+0x2c>)
 8001350:	f000 fb76 	bl	8001a40 <HAL_GPIO_WritePin>
}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40020c00 	.word	0x40020c00

0800135c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800135c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001394 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001360:	480d      	ldr	r0, [pc, #52]	; (8001398 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001362:	490e      	ldr	r1, [pc, #56]	; (800139c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001364:	4a0e      	ldr	r2, [pc, #56]	; (80013a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001366:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001368:	e002      	b.n	8001370 <LoopCopyDataInit>

0800136a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800136a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800136c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800136e:	3304      	adds	r3, #4

08001370 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001370:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001372:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001374:	d3f9      	bcc.n	800136a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001376:	4a0b      	ldr	r2, [pc, #44]	; (80013a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001378:	4c0b      	ldr	r4, [pc, #44]	; (80013a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800137a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800137c:	e001      	b.n	8001382 <LoopFillZerobss>

0800137e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800137e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001380:	3204      	adds	r2, #4

08001382 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001382:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001384:	d3fb      	bcc.n	800137e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001386:	f7ff ff0d 	bl	80011a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800138a:	f001 fc89 	bl	8002ca0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800138e:	f7ff fdc7 	bl	8000f20 <main>
  bx  lr    
 8001392:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001394:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001398:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800139c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80013a0:	08003a08 	.word	0x08003a08
  ldr r2, =_sbss
 80013a4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80013a8:	20000360 	.word	0x20000360

080013ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013ac:	e7fe      	b.n	80013ac <ADC_IRQHandler>
	...

080013b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013b4:	4b0e      	ldr	r3, [pc, #56]	; (80013f0 <HAL_Init+0x40>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a0d      	ldr	r2, [pc, #52]	; (80013f0 <HAL_Init+0x40>)
 80013ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013c0:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <HAL_Init+0x40>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a0a      	ldr	r2, [pc, #40]	; (80013f0 <HAL_Init+0x40>)
 80013c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013cc:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <HAL_Init+0x40>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a07      	ldr	r2, [pc, #28]	; (80013f0 <HAL_Init+0x40>)
 80013d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013d8:	2003      	movs	r0, #3
 80013da:	f000 f92b 	bl	8001634 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013de:	200f      	movs	r0, #15
 80013e0:	f000 f808 	bl	80013f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013e4:	f7ff fe40 	bl	8001068 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40023c00 	.word	0x40023c00

080013f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013fc:	4b12      	ldr	r3, [pc, #72]	; (8001448 <HAL_InitTick+0x54>)
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	4b12      	ldr	r3, [pc, #72]	; (800144c <HAL_InitTick+0x58>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	4619      	mov	r1, r3
 8001406:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800140a:	fbb3 f3f1 	udiv	r3, r3, r1
 800140e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001412:	4618      	mov	r0, r3
 8001414:	f000 f943 	bl	800169e <HAL_SYSTICK_Config>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e00e      	b.n	8001440 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2b0f      	cmp	r3, #15
 8001426:	d80a      	bhi.n	800143e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001428:	2200      	movs	r2, #0
 800142a:	6879      	ldr	r1, [r7, #4]
 800142c:	f04f 30ff 	mov.w	r0, #4294967295
 8001430:	f000 f90b 	bl	800164a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001434:	4a06      	ldr	r2, [pc, #24]	; (8001450 <HAL_InitTick+0x5c>)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800143a:	2300      	movs	r3, #0
 800143c:	e000      	b.n	8001440 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
}
 8001440:	4618      	mov	r0, r3
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000168 	.word	0x20000168
 800144c:	20000170 	.word	0x20000170
 8001450:	2000016c 	.word	0x2000016c

08001454 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001458:	4b06      	ldr	r3, [pc, #24]	; (8001474 <HAL_IncTick+0x20>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	461a      	mov	r2, r3
 800145e:	4b06      	ldr	r3, [pc, #24]	; (8001478 <HAL_IncTick+0x24>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4413      	add	r3, r2
 8001464:	4a04      	ldr	r2, [pc, #16]	; (8001478 <HAL_IncTick+0x24>)
 8001466:	6013      	str	r3, [r2, #0]
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	20000170 	.word	0x20000170
 8001478:	2000034c 	.word	0x2000034c

0800147c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  return uwTick;
 8001480:	4b03      	ldr	r3, [pc, #12]	; (8001490 <HAL_GetTick+0x14>)
 8001482:	681b      	ldr	r3, [r3, #0]
}
 8001484:	4618      	mov	r0, r3
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	2000034c 	.word	0x2000034c

08001494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001494:	b480      	push	{r7}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <__NVIC_SetPriorityGrouping+0x44>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014aa:	68ba      	ldr	r2, [r7, #8]
 80014ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014b0:	4013      	ands	r3, r2
 80014b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014c6:	4a04      	ldr	r2, [pc, #16]	; (80014d8 <__NVIC_SetPriorityGrouping+0x44>)
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	60d3      	str	r3, [r2, #12]
}
 80014cc:	bf00      	nop
 80014ce:	3714      	adds	r7, #20
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	e000ed00 	.word	0xe000ed00

080014dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014e0:	4b04      	ldr	r3, [pc, #16]	; (80014f4 <__NVIC_GetPriorityGrouping+0x18>)
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	0a1b      	lsrs	r3, r3, #8
 80014e6:	f003 0307 	and.w	r3, r3, #7
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001506:	2b00      	cmp	r3, #0
 8001508:	db0b      	blt.n	8001522 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	f003 021f 	and.w	r2, r3, #31
 8001510:	4907      	ldr	r1, [pc, #28]	; (8001530 <__NVIC_EnableIRQ+0x38>)
 8001512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001516:	095b      	lsrs	r3, r3, #5
 8001518:	2001      	movs	r0, #1
 800151a:	fa00 f202 	lsl.w	r2, r0, r2
 800151e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	e000e100 	.word	0xe000e100

08001534 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	6039      	str	r1, [r7, #0]
 800153e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001544:	2b00      	cmp	r3, #0
 8001546:	db0a      	blt.n	800155e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	b2da      	uxtb	r2, r3
 800154c:	490c      	ldr	r1, [pc, #48]	; (8001580 <__NVIC_SetPriority+0x4c>)
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	0112      	lsls	r2, r2, #4
 8001554:	b2d2      	uxtb	r2, r2
 8001556:	440b      	add	r3, r1
 8001558:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800155c:	e00a      	b.n	8001574 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	b2da      	uxtb	r2, r3
 8001562:	4908      	ldr	r1, [pc, #32]	; (8001584 <__NVIC_SetPriority+0x50>)
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	f003 030f 	and.w	r3, r3, #15
 800156a:	3b04      	subs	r3, #4
 800156c:	0112      	lsls	r2, r2, #4
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	440b      	add	r3, r1
 8001572:	761a      	strb	r2, [r3, #24]
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	e000e100 	.word	0xe000e100
 8001584:	e000ed00 	.word	0xe000ed00

08001588 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001588:	b480      	push	{r7}
 800158a:	b089      	sub	sp, #36	; 0x24
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f003 0307 	and.w	r3, r3, #7
 800159a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	f1c3 0307 	rsb	r3, r3, #7
 80015a2:	2b04      	cmp	r3, #4
 80015a4:	bf28      	it	cs
 80015a6:	2304      	movcs	r3, #4
 80015a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	3304      	adds	r3, #4
 80015ae:	2b06      	cmp	r3, #6
 80015b0:	d902      	bls.n	80015b8 <NVIC_EncodePriority+0x30>
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	3b03      	subs	r3, #3
 80015b6:	e000      	b.n	80015ba <NVIC_EncodePriority+0x32>
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015bc:	f04f 32ff 	mov.w	r2, #4294967295
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	43da      	mvns	r2, r3
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	401a      	ands	r2, r3
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015d0:	f04f 31ff 	mov.w	r1, #4294967295
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	fa01 f303 	lsl.w	r3, r1, r3
 80015da:	43d9      	mvns	r1, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015e0:	4313      	orrs	r3, r2
         );
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3724      	adds	r7, #36	; 0x24
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
	...

080015f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	3b01      	subs	r3, #1
 80015fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001600:	d301      	bcc.n	8001606 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001602:	2301      	movs	r3, #1
 8001604:	e00f      	b.n	8001626 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001606:	4a0a      	ldr	r2, [pc, #40]	; (8001630 <SysTick_Config+0x40>)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	3b01      	subs	r3, #1
 800160c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800160e:	210f      	movs	r1, #15
 8001610:	f04f 30ff 	mov.w	r0, #4294967295
 8001614:	f7ff ff8e 	bl	8001534 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <SysTick_Config+0x40>)
 800161a:	2200      	movs	r2, #0
 800161c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800161e:	4b04      	ldr	r3, [pc, #16]	; (8001630 <SysTick_Config+0x40>)
 8001620:	2207      	movs	r2, #7
 8001622:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	e000e010 	.word	0xe000e010

08001634 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7ff ff29 	bl	8001494 <__NVIC_SetPriorityGrouping>
}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800164a:	b580      	push	{r7, lr}
 800164c:	b086      	sub	sp, #24
 800164e:	af00      	add	r7, sp, #0
 8001650:	4603      	mov	r3, r0
 8001652:	60b9      	str	r1, [r7, #8]
 8001654:	607a      	str	r2, [r7, #4]
 8001656:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800165c:	f7ff ff3e 	bl	80014dc <__NVIC_GetPriorityGrouping>
 8001660:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	68b9      	ldr	r1, [r7, #8]
 8001666:	6978      	ldr	r0, [r7, #20]
 8001668:	f7ff ff8e 	bl	8001588 <NVIC_EncodePriority>
 800166c:	4602      	mov	r2, r0
 800166e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001672:	4611      	mov	r1, r2
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff ff5d 	bl	8001534 <__NVIC_SetPriority>
}
 800167a:	bf00      	nop
 800167c:	3718      	adds	r7, #24
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	4603      	mov	r3, r0
 800168a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800168c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff ff31 	bl	80014f8 <__NVIC_EnableIRQ>
}
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b082      	sub	sp, #8
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff ffa2 	bl	80015f0 <SysTick_Config>
 80016ac:	4603      	mov	r3, r0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
	...

080016b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b089      	sub	sp, #36	; 0x24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016c2:	2300      	movs	r3, #0
 80016c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016c6:	2300      	movs	r3, #0
 80016c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016ca:	2300      	movs	r3, #0
 80016cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016ce:	2300      	movs	r3, #0
 80016d0:	61fb      	str	r3, [r7, #28]
 80016d2:	e177      	b.n	80019c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016d4:	2201      	movs	r2, #1
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	697a      	ldr	r2, [r7, #20]
 80016e4:	4013      	ands	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	f040 8166 	bne.w	80019be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f003 0303 	and.w	r3, r3, #3
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d005      	beq.n	800170a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001706:	2b02      	cmp	r3, #2
 8001708:	d130      	bne.n	800176c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	2203      	movs	r2, #3
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	4013      	ands	r3, r2
 8001720:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	68da      	ldr	r2, [r3, #12]
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	4313      	orrs	r3, r2
 8001732:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	69ba      	ldr	r2, [r7, #24]
 8001738:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001740:	2201      	movs	r2, #1
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	4013      	ands	r3, r2
 800174e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	091b      	lsrs	r3, r3, #4
 8001756:	f003 0201 	and.w	r2, r3, #1
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	2b03      	cmp	r3, #3
 8001776:	d017      	beq.n	80017a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	2203      	movs	r2, #3
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	43db      	mvns	r3, r3
 800178a:	69ba      	ldr	r2, [r7, #24]
 800178c:	4013      	ands	r3, r2
 800178e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	4313      	orrs	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f003 0303 	and.w	r3, r3, #3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d123      	bne.n	80017fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	08da      	lsrs	r2, r3, #3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3208      	adds	r2, #8
 80017bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	220f      	movs	r2, #15
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	4013      	ands	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	691a      	ldr	r2, [r3, #16]
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	08da      	lsrs	r2, r3, #3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	3208      	adds	r2, #8
 80017f6:	69b9      	ldr	r1, [r7, #24]
 80017f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	2203      	movs	r2, #3
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4013      	ands	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f003 0203 	and.w	r2, r3, #3
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4313      	orrs	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001838:	2b00      	cmp	r3, #0
 800183a:	f000 80c0 	beq.w	80019be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	4b66      	ldr	r3, [pc, #408]	; (80019dc <HAL_GPIO_Init+0x324>)
 8001844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001846:	4a65      	ldr	r2, [pc, #404]	; (80019dc <HAL_GPIO_Init+0x324>)
 8001848:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800184c:	6453      	str	r3, [r2, #68]	; 0x44
 800184e:	4b63      	ldr	r3, [pc, #396]	; (80019dc <HAL_GPIO_Init+0x324>)
 8001850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001852:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800185a:	4a61      	ldr	r2, [pc, #388]	; (80019e0 <HAL_GPIO_Init+0x328>)
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	089b      	lsrs	r3, r3, #2
 8001860:	3302      	adds	r3, #2
 8001862:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001866:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	f003 0303 	and.w	r3, r3, #3
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	220f      	movs	r2, #15
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	43db      	mvns	r3, r3
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4013      	ands	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a58      	ldr	r2, [pc, #352]	; (80019e4 <HAL_GPIO_Init+0x32c>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d037      	beq.n	80018f6 <HAL_GPIO_Init+0x23e>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a57      	ldr	r2, [pc, #348]	; (80019e8 <HAL_GPIO_Init+0x330>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d031      	beq.n	80018f2 <HAL_GPIO_Init+0x23a>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a56      	ldr	r2, [pc, #344]	; (80019ec <HAL_GPIO_Init+0x334>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d02b      	beq.n	80018ee <HAL_GPIO_Init+0x236>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a55      	ldr	r2, [pc, #340]	; (80019f0 <HAL_GPIO_Init+0x338>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d025      	beq.n	80018ea <HAL_GPIO_Init+0x232>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a54      	ldr	r2, [pc, #336]	; (80019f4 <HAL_GPIO_Init+0x33c>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d01f      	beq.n	80018e6 <HAL_GPIO_Init+0x22e>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a53      	ldr	r2, [pc, #332]	; (80019f8 <HAL_GPIO_Init+0x340>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d019      	beq.n	80018e2 <HAL_GPIO_Init+0x22a>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a52      	ldr	r2, [pc, #328]	; (80019fc <HAL_GPIO_Init+0x344>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d013      	beq.n	80018de <HAL_GPIO_Init+0x226>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a51      	ldr	r2, [pc, #324]	; (8001a00 <HAL_GPIO_Init+0x348>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d00d      	beq.n	80018da <HAL_GPIO_Init+0x222>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a50      	ldr	r2, [pc, #320]	; (8001a04 <HAL_GPIO_Init+0x34c>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d007      	beq.n	80018d6 <HAL_GPIO_Init+0x21e>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a4f      	ldr	r2, [pc, #316]	; (8001a08 <HAL_GPIO_Init+0x350>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d101      	bne.n	80018d2 <HAL_GPIO_Init+0x21a>
 80018ce:	2309      	movs	r3, #9
 80018d0:	e012      	b.n	80018f8 <HAL_GPIO_Init+0x240>
 80018d2:	230a      	movs	r3, #10
 80018d4:	e010      	b.n	80018f8 <HAL_GPIO_Init+0x240>
 80018d6:	2308      	movs	r3, #8
 80018d8:	e00e      	b.n	80018f8 <HAL_GPIO_Init+0x240>
 80018da:	2307      	movs	r3, #7
 80018dc:	e00c      	b.n	80018f8 <HAL_GPIO_Init+0x240>
 80018de:	2306      	movs	r3, #6
 80018e0:	e00a      	b.n	80018f8 <HAL_GPIO_Init+0x240>
 80018e2:	2305      	movs	r3, #5
 80018e4:	e008      	b.n	80018f8 <HAL_GPIO_Init+0x240>
 80018e6:	2304      	movs	r3, #4
 80018e8:	e006      	b.n	80018f8 <HAL_GPIO_Init+0x240>
 80018ea:	2303      	movs	r3, #3
 80018ec:	e004      	b.n	80018f8 <HAL_GPIO_Init+0x240>
 80018ee:	2302      	movs	r3, #2
 80018f0:	e002      	b.n	80018f8 <HAL_GPIO_Init+0x240>
 80018f2:	2301      	movs	r3, #1
 80018f4:	e000      	b.n	80018f8 <HAL_GPIO_Init+0x240>
 80018f6:	2300      	movs	r3, #0
 80018f8:	69fa      	ldr	r2, [r7, #28]
 80018fa:	f002 0203 	and.w	r2, r2, #3
 80018fe:	0092      	lsls	r2, r2, #2
 8001900:	4093      	lsls	r3, r2
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	4313      	orrs	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001908:	4935      	ldr	r1, [pc, #212]	; (80019e0 <HAL_GPIO_Init+0x328>)
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	089b      	lsrs	r3, r3, #2
 800190e:	3302      	adds	r3, #2
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001916:	4b3d      	ldr	r3, [pc, #244]	; (8001a0c <HAL_GPIO_Init+0x354>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	43db      	mvns	r3, r3
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	4013      	ands	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	4313      	orrs	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800193a:	4a34      	ldr	r2, [pc, #208]	; (8001a0c <HAL_GPIO_Init+0x354>)
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001940:	4b32      	ldr	r3, [pc, #200]	; (8001a0c <HAL_GPIO_Init+0x354>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	43db      	mvns	r3, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d003      	beq.n	8001964 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	4313      	orrs	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001964:	4a29      	ldr	r2, [pc, #164]	; (8001a0c <HAL_GPIO_Init+0x354>)
 8001966:	69bb      	ldr	r3, [r7, #24]
 8001968:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800196a:	4b28      	ldr	r3, [pc, #160]	; (8001a0c <HAL_GPIO_Init+0x354>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	43db      	mvns	r3, r3
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	4013      	ands	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d003      	beq.n	800198e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	4313      	orrs	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800198e:	4a1f      	ldr	r2, [pc, #124]	; (8001a0c <HAL_GPIO_Init+0x354>)
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001994:	4b1d      	ldr	r3, [pc, #116]	; (8001a0c <HAL_GPIO_Init+0x354>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	43db      	mvns	r3, r3
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	4013      	ands	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d003      	beq.n	80019b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019b8:	4a14      	ldr	r2, [pc, #80]	; (8001a0c <HAL_GPIO_Init+0x354>)
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	3301      	adds	r3, #1
 80019c2:	61fb      	str	r3, [r7, #28]
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	2b0f      	cmp	r3, #15
 80019c8:	f67f ae84 	bls.w	80016d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019cc:	bf00      	nop
 80019ce:	bf00      	nop
 80019d0:	3724      	adds	r7, #36	; 0x24
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	40023800 	.word	0x40023800
 80019e0:	40013800 	.word	0x40013800
 80019e4:	40020000 	.word	0x40020000
 80019e8:	40020400 	.word	0x40020400
 80019ec:	40020800 	.word	0x40020800
 80019f0:	40020c00 	.word	0x40020c00
 80019f4:	40021000 	.word	0x40021000
 80019f8:	40021400 	.word	0x40021400
 80019fc:	40021800 	.word	0x40021800
 8001a00:	40021c00 	.word	0x40021c00
 8001a04:	40022000 	.word	0x40022000
 8001a08:	40022400 	.word	0x40022400
 8001a0c:	40013c00 	.word	0x40013c00

08001a10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b085      	sub	sp, #20
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	460b      	mov	r3, r1
 8001a1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	691a      	ldr	r2, [r3, #16]
 8001a20:	887b      	ldrh	r3, [r7, #2]
 8001a22:	4013      	ands	r3, r2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d002      	beq.n	8001a2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	73fb      	strb	r3, [r7, #15]
 8001a2c:	e001      	b.n	8001a32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3714      	adds	r7, #20
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	807b      	strh	r3, [r7, #2]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a50:	787b      	ldrb	r3, [r7, #1]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d003      	beq.n	8001a5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a56:	887a      	ldrh	r2, [r7, #2]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a5c:	e003      	b.n	8001a66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a5e:	887b      	ldrh	r3, [r7, #2]
 8001a60:	041a      	lsls	r2, r3, #16
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	619a      	str	r2, [r3, #24]
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
	...

08001a74 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	603b      	str	r3, [r7, #0]
 8001a82:	4b20      	ldr	r3, [pc, #128]	; (8001b04 <HAL_PWREx_EnableOverDrive+0x90>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a86:	4a1f      	ldr	r2, [pc, #124]	; (8001b04 <HAL_PWREx_EnableOverDrive+0x90>)
 8001a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a8e:	4b1d      	ldr	r3, [pc, #116]	; (8001b04 <HAL_PWREx_EnableOverDrive+0x90>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a96:	603b      	str	r3, [r7, #0]
 8001a98:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001a9a:	4b1b      	ldr	r3, [pc, #108]	; (8001b08 <HAL_PWREx_EnableOverDrive+0x94>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001aa0:	f7ff fcec 	bl	800147c <HAL_GetTick>
 8001aa4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001aa6:	e009      	b.n	8001abc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001aa8:	f7ff fce8 	bl	800147c <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ab6:	d901      	bls.n	8001abc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e01f      	b.n	8001afc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001abc:	4b13      	ldr	r3, [pc, #76]	; (8001b0c <HAL_PWREx_EnableOverDrive+0x98>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ac8:	d1ee      	bne.n	8001aa8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001aca:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001acc:	2201      	movs	r2, #1
 8001ace:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ad0:	f7ff fcd4 	bl	800147c <HAL_GetTick>
 8001ad4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ad6:	e009      	b.n	8001aec <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001ad8:	f7ff fcd0 	bl	800147c <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ae6:	d901      	bls.n	8001aec <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e007      	b.n	8001afc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001aec:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <HAL_PWREx_EnableOverDrive+0x98>)
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001af8:	d1ee      	bne.n	8001ad8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40023800 	.word	0x40023800
 8001b08:	420e0040 	.word	0x420e0040
 8001b0c:	40007000 	.word	0x40007000
 8001b10:	420e0044 	.word	0x420e0044

08001b14 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e267      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d075      	beq.n	8001c1e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b32:	4b88      	ldr	r3, [pc, #544]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	f003 030c 	and.w	r3, r3, #12
 8001b3a:	2b04      	cmp	r3, #4
 8001b3c:	d00c      	beq.n	8001b58 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b3e:	4b85      	ldr	r3, [pc, #532]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b46:	2b08      	cmp	r3, #8
 8001b48:	d112      	bne.n	8001b70 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b4a:	4b82      	ldr	r3, [pc, #520]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b56:	d10b      	bne.n	8001b70 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b58:	4b7e      	ldr	r3, [pc, #504]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d05b      	beq.n	8001c1c <HAL_RCC_OscConfig+0x108>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d157      	bne.n	8001c1c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e242      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b78:	d106      	bne.n	8001b88 <HAL_RCC_OscConfig+0x74>
 8001b7a:	4b76      	ldr	r3, [pc, #472]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a75      	ldr	r2, [pc, #468]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	e01d      	b.n	8001bc4 <HAL_RCC_OscConfig+0xb0>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0x98>
 8001b92:	4b70      	ldr	r3, [pc, #448]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a6f      	ldr	r2, [pc, #444]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	4b6d      	ldr	r3, [pc, #436]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a6c      	ldr	r2, [pc, #432]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	e00b      	b.n	8001bc4 <HAL_RCC_OscConfig+0xb0>
 8001bac:	4b69      	ldr	r3, [pc, #420]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a68      	ldr	r2, [pc, #416]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001bb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bb6:	6013      	str	r3, [r2, #0]
 8001bb8:	4b66      	ldr	r3, [pc, #408]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a65      	ldr	r2, [pc, #404]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001bbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d013      	beq.n	8001bf4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bcc:	f7ff fc56 	bl	800147c <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bd4:	f7ff fc52 	bl	800147c <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b64      	cmp	r3, #100	; 0x64
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e207      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be6:	4b5b      	ldr	r3, [pc, #364]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d0f0      	beq.n	8001bd4 <HAL_RCC_OscConfig+0xc0>
 8001bf2:	e014      	b.n	8001c1e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf4:	f7ff fc42 	bl	800147c <HAL_GetTick>
 8001bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bfa:	e008      	b.n	8001c0e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bfc:	f7ff fc3e 	bl	800147c <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b64      	cmp	r3, #100	; 0x64
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e1f3      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0e:	4b51      	ldr	r3, [pc, #324]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1f0      	bne.n	8001bfc <HAL_RCC_OscConfig+0xe8>
 8001c1a:	e000      	b.n	8001c1e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d063      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c2a:	4b4a      	ldr	r3, [pc, #296]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f003 030c 	and.w	r3, r3, #12
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00b      	beq.n	8001c4e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c36:	4b47      	ldr	r3, [pc, #284]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d11c      	bne.n	8001c7c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c42:	4b44      	ldr	r3, [pc, #272]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d116      	bne.n	8001c7c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c4e:	4b41      	ldr	r3, [pc, #260]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d005      	beq.n	8001c66 <HAL_RCC_OscConfig+0x152>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d001      	beq.n	8001c66 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e1c7      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c66:	4b3b      	ldr	r3, [pc, #236]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	691b      	ldr	r3, [r3, #16]
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	4937      	ldr	r1, [pc, #220]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001c76:	4313      	orrs	r3, r2
 8001c78:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c7a:	e03a      	b.n	8001cf2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d020      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c84:	4b34      	ldr	r3, [pc, #208]	; (8001d58 <HAL_RCC_OscConfig+0x244>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8a:	f7ff fbf7 	bl	800147c <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c92:	f7ff fbf3 	bl	800147c <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e1a8      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca4:	4b2b      	ldr	r3, [pc, #172]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb0:	4b28      	ldr	r3, [pc, #160]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	691b      	ldr	r3, [r3, #16]
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	4925      	ldr	r1, [pc, #148]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	600b      	str	r3, [r1, #0]
 8001cc4:	e015      	b.n	8001cf2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cc6:	4b24      	ldr	r3, [pc, #144]	; (8001d58 <HAL_RCC_OscConfig+0x244>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ccc:	f7ff fbd6 	bl	800147c <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cd4:	f7ff fbd2 	bl	800147c <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e187      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce6:	4b1b      	ldr	r3, [pc, #108]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f0      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0308 	and.w	r3, r3, #8
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d036      	beq.n	8001d6c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d016      	beq.n	8001d34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d06:	4b15      	ldr	r3, [pc, #84]	; (8001d5c <HAL_RCC_OscConfig+0x248>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d0c:	f7ff fbb6 	bl	800147c <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d14:	f7ff fbb2 	bl	800147c <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e167      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d26:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <HAL_RCC_OscConfig+0x240>)
 8001d28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d0f0      	beq.n	8001d14 <HAL_RCC_OscConfig+0x200>
 8001d32:	e01b      	b.n	8001d6c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d34:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <HAL_RCC_OscConfig+0x248>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d3a:	f7ff fb9f 	bl	800147c <HAL_GetTick>
 8001d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d40:	e00e      	b.n	8001d60 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d42:	f7ff fb9b 	bl	800147c <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d907      	bls.n	8001d60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e150      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
 8001d54:	40023800 	.word	0x40023800
 8001d58:	42470000 	.word	0x42470000
 8001d5c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d60:	4b88      	ldr	r3, [pc, #544]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001d62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d1ea      	bne.n	8001d42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f000 8097 	beq.w	8001ea8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d7e:	4b81      	ldr	r3, [pc, #516]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d10f      	bne.n	8001daa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60bb      	str	r3, [r7, #8]
 8001d8e:	4b7d      	ldr	r3, [pc, #500]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	4a7c      	ldr	r2, [pc, #496]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001d94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d98:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9a:	4b7a      	ldr	r3, [pc, #488]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da2:	60bb      	str	r3, [r7, #8]
 8001da4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001da6:	2301      	movs	r3, #1
 8001da8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001daa:	4b77      	ldr	r3, [pc, #476]	; (8001f88 <HAL_RCC_OscConfig+0x474>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d118      	bne.n	8001de8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001db6:	4b74      	ldr	r3, [pc, #464]	; (8001f88 <HAL_RCC_OscConfig+0x474>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a73      	ldr	r2, [pc, #460]	; (8001f88 <HAL_RCC_OscConfig+0x474>)
 8001dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc2:	f7ff fb5b 	bl	800147c <HAL_GetTick>
 8001dc6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc8:	e008      	b.n	8001ddc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dca:	f7ff fb57 	bl	800147c <HAL_GetTick>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e10c      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ddc:	4b6a      	ldr	r3, [pc, #424]	; (8001f88 <HAL_RCC_OscConfig+0x474>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d0f0      	beq.n	8001dca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d106      	bne.n	8001dfe <HAL_RCC_OscConfig+0x2ea>
 8001df0:	4b64      	ldr	r3, [pc, #400]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001df2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001df4:	4a63      	ldr	r2, [pc, #396]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	6713      	str	r3, [r2, #112]	; 0x70
 8001dfc:	e01c      	b.n	8001e38 <HAL_RCC_OscConfig+0x324>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	2b05      	cmp	r3, #5
 8001e04:	d10c      	bne.n	8001e20 <HAL_RCC_OscConfig+0x30c>
 8001e06:	4b5f      	ldr	r3, [pc, #380]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e0a:	4a5e      	ldr	r2, [pc, #376]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e0c:	f043 0304 	orr.w	r3, r3, #4
 8001e10:	6713      	str	r3, [r2, #112]	; 0x70
 8001e12:	4b5c      	ldr	r3, [pc, #368]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e16:	4a5b      	ldr	r2, [pc, #364]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e1e:	e00b      	b.n	8001e38 <HAL_RCC_OscConfig+0x324>
 8001e20:	4b58      	ldr	r3, [pc, #352]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e24:	4a57      	ldr	r2, [pc, #348]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e26:	f023 0301 	bic.w	r3, r3, #1
 8001e2a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e2c:	4b55      	ldr	r3, [pc, #340]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e30:	4a54      	ldr	r2, [pc, #336]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e32:	f023 0304 	bic.w	r3, r3, #4
 8001e36:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d015      	beq.n	8001e6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e40:	f7ff fb1c 	bl	800147c <HAL_GetTick>
 8001e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e46:	e00a      	b.n	8001e5e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e48:	f7ff fb18 	bl	800147c <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e0cb      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e5e:	4b49      	ldr	r3, [pc, #292]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d0ee      	beq.n	8001e48 <HAL_RCC_OscConfig+0x334>
 8001e6a:	e014      	b.n	8001e96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e6c:	f7ff fb06 	bl	800147c <HAL_GetTick>
 8001e70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e72:	e00a      	b.n	8001e8a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e74:	f7ff fb02 	bl	800147c <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e0b5      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e8a:	4b3e      	ldr	r3, [pc, #248]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d1ee      	bne.n	8001e74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e96:	7dfb      	ldrb	r3, [r7, #23]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d105      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e9c:	4b39      	ldr	r3, [pc, #228]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea0:	4a38      	ldr	r2, [pc, #224]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001ea2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ea6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f000 80a1 	beq.w	8001ff4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001eb2:	4b34      	ldr	r3, [pc, #208]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 030c 	and.w	r3, r3, #12
 8001eba:	2b08      	cmp	r3, #8
 8001ebc:	d05c      	beq.n	8001f78 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d141      	bne.n	8001f4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ec6:	4b31      	ldr	r3, [pc, #196]	; (8001f8c <HAL_RCC_OscConfig+0x478>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ecc:	f7ff fad6 	bl	800147c <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ed2:	e008      	b.n	8001ee6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ed4:	f7ff fad2 	bl	800147c <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e087      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ee6:	4b27      	ldr	r3, [pc, #156]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1f0      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69da      	ldr	r2, [r3, #28]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a1b      	ldr	r3, [r3, #32]
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f00:	019b      	lsls	r3, r3, #6
 8001f02:	431a      	orrs	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f08:	085b      	lsrs	r3, r3, #1
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	041b      	lsls	r3, r3, #16
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f14:	061b      	lsls	r3, r3, #24
 8001f16:	491b      	ldr	r1, [pc, #108]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f1c:	4b1b      	ldr	r3, [pc, #108]	; (8001f8c <HAL_RCC_OscConfig+0x478>)
 8001f1e:	2201      	movs	r2, #1
 8001f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f22:	f7ff faab 	bl	800147c <HAL_GetTick>
 8001f26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f28:	e008      	b.n	8001f3c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f2a:	f7ff faa7 	bl	800147c <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d901      	bls.n	8001f3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e05c      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f3c:	4b11      	ldr	r3, [pc, #68]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d0f0      	beq.n	8001f2a <HAL_RCC_OscConfig+0x416>
 8001f48:	e054      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f4a:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <HAL_RCC_OscConfig+0x478>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f50:	f7ff fa94 	bl	800147c <HAL_GetTick>
 8001f54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f58:	f7ff fa90 	bl	800147c <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e045      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6a:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <HAL_RCC_OscConfig+0x470>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f0      	bne.n	8001f58 <HAL_RCC_OscConfig+0x444>
 8001f76:	e03d      	b.n	8001ff4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d107      	bne.n	8001f90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e038      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
 8001f84:	40023800 	.word	0x40023800
 8001f88:	40007000 	.word	0x40007000
 8001f8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f90:	4b1b      	ldr	r3, [pc, #108]	; (8002000 <HAL_RCC_OscConfig+0x4ec>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	699b      	ldr	r3, [r3, #24]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d028      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d121      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d11a      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fc6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d111      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd6:	085b      	lsrs	r3, r3, #1
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d107      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d001      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e000      	b.n	8001ff6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3718      	adds	r7, #24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40023800 	.word	0x40023800

08002004 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d101      	bne.n	8002018 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e0cc      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002018:	4b68      	ldr	r3, [pc, #416]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 030f 	and.w	r3, r3, #15
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	429a      	cmp	r2, r3
 8002024:	d90c      	bls.n	8002040 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002026:	4b65      	ldr	r3, [pc, #404]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800202e:	4b63      	ldr	r3, [pc, #396]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 030f 	and.w	r3, r3, #15
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d001      	beq.n	8002040 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e0b8      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d020      	beq.n	800208e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	2b00      	cmp	r3, #0
 8002056:	d005      	beq.n	8002064 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002058:	4b59      	ldr	r3, [pc, #356]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	4a58      	ldr	r2, [pc, #352]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800205e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002062:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0308 	and.w	r3, r3, #8
 800206c:	2b00      	cmp	r3, #0
 800206e:	d005      	beq.n	800207c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002070:	4b53      	ldr	r3, [pc, #332]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	4a52      	ldr	r2, [pc, #328]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002076:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800207a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800207c:	4b50      	ldr	r3, [pc, #320]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	494d      	ldr	r1, [pc, #308]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800208a:	4313      	orrs	r3, r2
 800208c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d044      	beq.n	8002124 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d107      	bne.n	80020b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a2:	4b47      	ldr	r3, [pc, #284]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d119      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e07f      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d003      	beq.n	80020c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020be:	2b03      	cmp	r3, #3
 80020c0:	d107      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c2:	4b3f      	ldr	r3, [pc, #252]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d109      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e06f      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d2:	4b3b      	ldr	r3, [pc, #236]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e067      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020e2:	4b37      	ldr	r3, [pc, #220]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f023 0203 	bic.w	r2, r3, #3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	4934      	ldr	r1, [pc, #208]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 80020f0:	4313      	orrs	r3, r2
 80020f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020f4:	f7ff f9c2 	bl	800147c <HAL_GetTick>
 80020f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fa:	e00a      	b.n	8002112 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020fc:	f7ff f9be 	bl	800147c <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	f241 3288 	movw	r2, #5000	; 0x1388
 800210a:	4293      	cmp	r3, r2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e04f      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002112:	4b2b      	ldr	r3, [pc, #172]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 020c 	and.w	r2, r3, #12
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	429a      	cmp	r2, r3
 8002122:	d1eb      	bne.n	80020fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002124:	4b25      	ldr	r3, [pc, #148]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 030f 	and.w	r3, r3, #15
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	429a      	cmp	r2, r3
 8002130:	d20c      	bcs.n	800214c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002132:	4b22      	ldr	r3, [pc, #136]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	b2d2      	uxtb	r2, r2
 8002138:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800213a:	4b20      	ldr	r3, [pc, #128]	; (80021bc <HAL_RCC_ClockConfig+0x1b8>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 030f 	and.w	r3, r3, #15
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d001      	beq.n	800214c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e032      	b.n	80021b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0304 	and.w	r3, r3, #4
 8002154:	2b00      	cmp	r3, #0
 8002156:	d008      	beq.n	800216a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002158:	4b19      	ldr	r3, [pc, #100]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	4916      	ldr	r1, [pc, #88]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002166:	4313      	orrs	r3, r2
 8002168:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0308 	and.w	r3, r3, #8
 8002172:	2b00      	cmp	r3, #0
 8002174:	d009      	beq.n	800218a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002176:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	00db      	lsls	r3, r3, #3
 8002184:	490e      	ldr	r1, [pc, #56]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002186:	4313      	orrs	r3, r2
 8002188:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800218a:	f000 f821 	bl	80021d0 <HAL_RCC_GetSysClockFreq>
 800218e:	4602      	mov	r2, r0
 8002190:	4b0b      	ldr	r3, [pc, #44]	; (80021c0 <HAL_RCC_ClockConfig+0x1bc>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	091b      	lsrs	r3, r3, #4
 8002196:	f003 030f 	and.w	r3, r3, #15
 800219a:	490a      	ldr	r1, [pc, #40]	; (80021c4 <HAL_RCC_ClockConfig+0x1c0>)
 800219c:	5ccb      	ldrb	r3, [r1, r3]
 800219e:	fa22 f303 	lsr.w	r3, r2, r3
 80021a2:	4a09      	ldr	r2, [pc, #36]	; (80021c8 <HAL_RCC_ClockConfig+0x1c4>)
 80021a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80021a6:	4b09      	ldr	r3, [pc, #36]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff f922 	bl	80013f4 <HAL_InitTick>

  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40023c00 	.word	0x40023c00
 80021c0:	40023800 	.word	0x40023800
 80021c4:	080038ac 	.word	0x080038ac
 80021c8:	20000168 	.word	0x20000168
 80021cc:	2000016c 	.word	0x2000016c

080021d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021d4:	b090      	sub	sp, #64	; 0x40
 80021d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80021d8:	2300      	movs	r3, #0
 80021da:	637b      	str	r3, [r7, #52]	; 0x34
 80021dc:	2300      	movs	r3, #0
 80021de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021e0:	2300      	movs	r3, #0
 80021e2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80021e4:	2300      	movs	r3, #0
 80021e6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021e8:	4b59      	ldr	r3, [pc, #356]	; (8002350 <HAL_RCC_GetSysClockFreq+0x180>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f003 030c 	and.w	r3, r3, #12
 80021f0:	2b08      	cmp	r3, #8
 80021f2:	d00d      	beq.n	8002210 <HAL_RCC_GetSysClockFreq+0x40>
 80021f4:	2b08      	cmp	r3, #8
 80021f6:	f200 80a1 	bhi.w	800233c <HAL_RCC_GetSysClockFreq+0x16c>
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d002      	beq.n	8002204 <HAL_RCC_GetSysClockFreq+0x34>
 80021fe:	2b04      	cmp	r3, #4
 8002200:	d003      	beq.n	800220a <HAL_RCC_GetSysClockFreq+0x3a>
 8002202:	e09b      	b.n	800233c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002204:	4b53      	ldr	r3, [pc, #332]	; (8002354 <HAL_RCC_GetSysClockFreq+0x184>)
 8002206:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002208:	e09b      	b.n	8002342 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800220a:	4b53      	ldr	r3, [pc, #332]	; (8002358 <HAL_RCC_GetSysClockFreq+0x188>)
 800220c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800220e:	e098      	b.n	8002342 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002210:	4b4f      	ldr	r3, [pc, #316]	; (8002350 <HAL_RCC_GetSysClockFreq+0x180>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002218:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800221a:	4b4d      	ldr	r3, [pc, #308]	; (8002350 <HAL_RCC_GetSysClockFreq+0x180>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d028      	beq.n	8002278 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002226:	4b4a      	ldr	r3, [pc, #296]	; (8002350 <HAL_RCC_GetSysClockFreq+0x180>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	099b      	lsrs	r3, r3, #6
 800222c:	2200      	movs	r2, #0
 800222e:	623b      	str	r3, [r7, #32]
 8002230:	627a      	str	r2, [r7, #36]	; 0x24
 8002232:	6a3b      	ldr	r3, [r7, #32]
 8002234:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002238:	2100      	movs	r1, #0
 800223a:	4b47      	ldr	r3, [pc, #284]	; (8002358 <HAL_RCC_GetSysClockFreq+0x188>)
 800223c:	fb03 f201 	mul.w	r2, r3, r1
 8002240:	2300      	movs	r3, #0
 8002242:	fb00 f303 	mul.w	r3, r0, r3
 8002246:	4413      	add	r3, r2
 8002248:	4a43      	ldr	r2, [pc, #268]	; (8002358 <HAL_RCC_GetSysClockFreq+0x188>)
 800224a:	fba0 1202 	umull	r1, r2, r0, r2
 800224e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002250:	460a      	mov	r2, r1
 8002252:	62ba      	str	r2, [r7, #40]	; 0x28
 8002254:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002256:	4413      	add	r3, r2
 8002258:	62fb      	str	r3, [r7, #44]	; 0x2c
 800225a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800225c:	2200      	movs	r2, #0
 800225e:	61bb      	str	r3, [r7, #24]
 8002260:	61fa      	str	r2, [r7, #28]
 8002262:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002266:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800226a:	f7fe f829 	bl	80002c0 <__aeabi_uldivmod>
 800226e:	4602      	mov	r2, r0
 8002270:	460b      	mov	r3, r1
 8002272:	4613      	mov	r3, r2
 8002274:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002276:	e053      	b.n	8002320 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002278:	4b35      	ldr	r3, [pc, #212]	; (8002350 <HAL_RCC_GetSysClockFreq+0x180>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	099b      	lsrs	r3, r3, #6
 800227e:	2200      	movs	r2, #0
 8002280:	613b      	str	r3, [r7, #16]
 8002282:	617a      	str	r2, [r7, #20]
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800228a:	f04f 0b00 	mov.w	fp, #0
 800228e:	4652      	mov	r2, sl
 8002290:	465b      	mov	r3, fp
 8002292:	f04f 0000 	mov.w	r0, #0
 8002296:	f04f 0100 	mov.w	r1, #0
 800229a:	0159      	lsls	r1, r3, #5
 800229c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022a0:	0150      	lsls	r0, r2, #5
 80022a2:	4602      	mov	r2, r0
 80022a4:	460b      	mov	r3, r1
 80022a6:	ebb2 080a 	subs.w	r8, r2, sl
 80022aa:	eb63 090b 	sbc.w	r9, r3, fp
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	f04f 0300 	mov.w	r3, #0
 80022b6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80022ba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80022be:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80022c2:	ebb2 0408 	subs.w	r4, r2, r8
 80022c6:	eb63 0509 	sbc.w	r5, r3, r9
 80022ca:	f04f 0200 	mov.w	r2, #0
 80022ce:	f04f 0300 	mov.w	r3, #0
 80022d2:	00eb      	lsls	r3, r5, #3
 80022d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022d8:	00e2      	lsls	r2, r4, #3
 80022da:	4614      	mov	r4, r2
 80022dc:	461d      	mov	r5, r3
 80022de:	eb14 030a 	adds.w	r3, r4, sl
 80022e2:	603b      	str	r3, [r7, #0]
 80022e4:	eb45 030b 	adc.w	r3, r5, fp
 80022e8:	607b      	str	r3, [r7, #4]
 80022ea:	f04f 0200 	mov.w	r2, #0
 80022ee:	f04f 0300 	mov.w	r3, #0
 80022f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022f6:	4629      	mov	r1, r5
 80022f8:	028b      	lsls	r3, r1, #10
 80022fa:	4621      	mov	r1, r4
 80022fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002300:	4621      	mov	r1, r4
 8002302:	028a      	lsls	r2, r1, #10
 8002304:	4610      	mov	r0, r2
 8002306:	4619      	mov	r1, r3
 8002308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800230a:	2200      	movs	r2, #0
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	60fa      	str	r2, [r7, #12]
 8002310:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002314:	f7fd ffd4 	bl	80002c0 <__aeabi_uldivmod>
 8002318:	4602      	mov	r2, r0
 800231a:	460b      	mov	r3, r1
 800231c:	4613      	mov	r3, r2
 800231e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002320:	4b0b      	ldr	r3, [pc, #44]	; (8002350 <HAL_RCC_GetSysClockFreq+0x180>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	0c1b      	lsrs	r3, r3, #16
 8002326:	f003 0303 	and.w	r3, r3, #3
 800232a:	3301      	adds	r3, #1
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002330:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002334:	fbb2 f3f3 	udiv	r3, r2, r3
 8002338:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800233a:	e002      	b.n	8002342 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800233c:	4b05      	ldr	r3, [pc, #20]	; (8002354 <HAL_RCC_GetSysClockFreq+0x184>)
 800233e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002340:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002344:	4618      	mov	r0, r3
 8002346:	3740      	adds	r7, #64	; 0x40
 8002348:	46bd      	mov	sp, r7
 800234a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800234e:	bf00      	nop
 8002350:	40023800 	.word	0x40023800
 8002354:	00f42400 	.word	0x00f42400
 8002358:	017d7840 	.word	0x017d7840

0800235c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002360:	4b03      	ldr	r3, [pc, #12]	; (8002370 <HAL_RCC_GetHCLKFreq+0x14>)
 8002362:	681b      	ldr	r3, [r3, #0]
}
 8002364:	4618      	mov	r0, r3
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	20000168 	.word	0x20000168

08002374 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002378:	f7ff fff0 	bl	800235c <HAL_RCC_GetHCLKFreq>
 800237c:	4602      	mov	r2, r0
 800237e:	4b05      	ldr	r3, [pc, #20]	; (8002394 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	0a9b      	lsrs	r3, r3, #10
 8002384:	f003 0307 	and.w	r3, r3, #7
 8002388:	4903      	ldr	r1, [pc, #12]	; (8002398 <HAL_RCC_GetPCLK1Freq+0x24>)
 800238a:	5ccb      	ldrb	r3, [r1, r3]
 800238c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002390:	4618      	mov	r0, r3
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40023800 	.word	0x40023800
 8002398:	080038bc 	.word	0x080038bc

0800239c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023a0:	f7ff ffdc 	bl	800235c <HAL_RCC_GetHCLKFreq>
 80023a4:	4602      	mov	r2, r0
 80023a6:	4b05      	ldr	r3, [pc, #20]	; (80023bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	0b5b      	lsrs	r3, r3, #13
 80023ac:	f003 0307 	and.w	r3, r3, #7
 80023b0:	4903      	ldr	r1, [pc, #12]	; (80023c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023b2:	5ccb      	ldrb	r3, [r1, r3]
 80023b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40023800 	.word	0x40023800
 80023c0:	080038bc 	.word	0x080038bc

080023c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d101      	bne.n	80023d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e03f      	b.n	8002456 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7fe ff16 	bl	800121c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2224      	movs	r2, #36	; 0x24
 80023f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	68da      	ldr	r2, [r3, #12]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002406:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f000 f9cb 	bl	80027a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	691a      	ldr	r2, [r3, #16]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800241c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	695a      	ldr	r2, [r3, #20]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800242c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68da      	ldr	r2, [r3, #12]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800243c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2220      	movs	r2, #32
 8002448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2220      	movs	r2, #32
 8002450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b08a      	sub	sp, #40	; 0x28
 8002462:	af02      	add	r7, sp, #8
 8002464:	60f8      	str	r0, [r7, #12]
 8002466:	60b9      	str	r1, [r7, #8]
 8002468:	603b      	str	r3, [r7, #0]
 800246a:	4613      	mov	r3, r2
 800246c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800246e:	2300      	movs	r3, #0
 8002470:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b20      	cmp	r3, #32
 800247c:	d17c      	bne.n	8002578 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d002      	beq.n	800248a <HAL_UART_Transmit+0x2c>
 8002484:	88fb      	ldrh	r3, [r7, #6]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e075      	b.n	800257a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002494:	2b01      	cmp	r3, #1
 8002496:	d101      	bne.n	800249c <HAL_UART_Transmit+0x3e>
 8002498:	2302      	movs	r3, #2
 800249a:	e06e      	b.n	800257a <HAL_UART_Transmit+0x11c>
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2221      	movs	r2, #33	; 0x21
 80024ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024b2:	f7fe ffe3 	bl	800147c <HAL_GetTick>
 80024b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	88fa      	ldrh	r2, [r7, #6]
 80024bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	88fa      	ldrh	r2, [r7, #6]
 80024c2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024cc:	d108      	bne.n	80024e0 <HAL_UART_Transmit+0x82>
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d104      	bne.n	80024e0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80024d6:	2300      	movs	r3, #0
 80024d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	61bb      	str	r3, [r7, #24]
 80024de:	e003      	b.n	80024e8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80024f0:	e02a      	b.n	8002548 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	2200      	movs	r2, #0
 80024fa:	2180      	movs	r1, #128	; 0x80
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f000 f8e2 	bl	80026c6 <UART_WaitOnFlagUntilTimeout>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e036      	b.n	800257a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10b      	bne.n	800252a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	881b      	ldrh	r3, [r3, #0]
 8002516:	461a      	mov	r2, r3
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002520:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	3302      	adds	r3, #2
 8002526:	61bb      	str	r3, [r7, #24]
 8002528:	e007      	b.n	800253a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	781a      	ldrb	r2, [r3, #0]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	3301      	adds	r3, #1
 8002538:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800253e:	b29b      	uxth	r3, r3
 8002540:	3b01      	subs	r3, #1
 8002542:	b29a      	uxth	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800254c:	b29b      	uxth	r3, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1cf      	bne.n	80024f2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	2200      	movs	r2, #0
 800255a:	2140      	movs	r1, #64	; 0x40
 800255c:	68f8      	ldr	r0, [r7, #12]
 800255e:	f000 f8b2 	bl	80026c6 <UART_WaitOnFlagUntilTimeout>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e006      	b.n	800257a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2220      	movs	r2, #32
 8002570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002574:	2300      	movs	r3, #0
 8002576:	e000      	b.n	800257a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002578:	2302      	movs	r3, #2
  }
}
 800257a:	4618      	mov	r0, r3
 800257c:	3720      	adds	r7, #32
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}

08002582 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002582:	b580      	push	{r7, lr}
 8002584:	b08a      	sub	sp, #40	; 0x28
 8002586:	af02      	add	r7, sp, #8
 8002588:	60f8      	str	r0, [r7, #12]
 800258a:	60b9      	str	r1, [r7, #8]
 800258c:	603b      	str	r3, [r7, #0]
 800258e:	4613      	mov	r3, r2
 8002590:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b20      	cmp	r3, #32
 80025a0:	f040 808c 	bne.w	80026bc <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d002      	beq.n	80025b0 <HAL_UART_Receive+0x2e>
 80025aa:	88fb      	ldrh	r3, [r7, #6]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d101      	bne.n	80025b4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e084      	b.n	80026be <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d101      	bne.n	80025c2 <HAL_UART_Receive+0x40>
 80025be:	2302      	movs	r3, #2
 80025c0:	e07d      	b.n	80026be <HAL_UART_Receive+0x13c>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2201      	movs	r2, #1
 80025c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2222      	movs	r2, #34	; 0x22
 80025d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2200      	movs	r2, #0
 80025dc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025de:	f7fe ff4d 	bl	800147c <HAL_GetTick>
 80025e2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	88fa      	ldrh	r2, [r7, #6]
 80025e8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	88fa      	ldrh	r2, [r7, #6]
 80025ee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025f8:	d108      	bne.n	800260c <HAL_UART_Receive+0x8a>
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d104      	bne.n	800260c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002602:	2300      	movs	r3, #0
 8002604:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	61bb      	str	r3, [r7, #24]
 800260a:	e003      	b.n	8002614 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002610:	2300      	movs	r3, #0
 8002612:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2200      	movs	r2, #0
 8002618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800261c:	e043      	b.n	80026a6 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	2200      	movs	r2, #0
 8002626:	2120      	movs	r1, #32
 8002628:	68f8      	ldr	r0, [r7, #12]
 800262a:	f000 f84c 	bl	80026c6 <UART_WaitOnFlagUntilTimeout>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e042      	b.n	80026be <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10c      	bne.n	8002658 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	b29b      	uxth	r3, r3
 8002646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800264a:	b29a      	uxth	r2, r3
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	3302      	adds	r3, #2
 8002654:	61bb      	str	r3, [r7, #24]
 8002656:	e01f      	b.n	8002698 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002660:	d007      	beq.n	8002672 <HAL_UART_Receive+0xf0>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10a      	bne.n	8002680 <HAL_UART_Receive+0xfe>
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d106      	bne.n	8002680 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	b2da      	uxtb	r2, r3
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	701a      	strb	r2, [r3, #0]
 800267e:	e008      	b.n	8002692 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	b2db      	uxtb	r3, r3
 8002688:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800268c:	b2da      	uxtb	r2, r3
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	3301      	adds	r3, #1
 8002696:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800269c:	b29b      	uxth	r3, r3
 800269e:	3b01      	subs	r3, #1
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d1b6      	bne.n	800261e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2220      	movs	r2, #32
 80026b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80026b8:	2300      	movs	r3, #0
 80026ba:	e000      	b.n	80026be <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80026bc:	2302      	movs	r3, #2
  }
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3720      	adds	r7, #32
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b090      	sub	sp, #64	; 0x40
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	60f8      	str	r0, [r7, #12]
 80026ce:	60b9      	str	r1, [r7, #8]
 80026d0:	603b      	str	r3, [r7, #0]
 80026d2:	4613      	mov	r3, r2
 80026d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026d6:	e050      	b.n	800277a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026de:	d04c      	beq.n	800277a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80026e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d007      	beq.n	80026f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80026e6:	f7fe fec9 	bl	800147c <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d241      	bcs.n	800277a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	330c      	adds	r3, #12
 80026fc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002700:	e853 3f00 	ldrex	r3, [r3]
 8002704:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002708:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800270c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	330c      	adds	r3, #12
 8002714:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002716:	637a      	str	r2, [r7, #52]	; 0x34
 8002718:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800271a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800271c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800271e:	e841 2300 	strex	r3, r2, [r1]
 8002722:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002726:	2b00      	cmp	r3, #0
 8002728:	d1e5      	bne.n	80026f6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	3314      	adds	r3, #20
 8002730:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	e853 3f00 	ldrex	r3, [r3]
 8002738:	613b      	str	r3, [r7, #16]
   return(result);
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	f023 0301 	bic.w	r3, r3, #1
 8002740:	63bb      	str	r3, [r7, #56]	; 0x38
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	3314      	adds	r3, #20
 8002748:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800274a:	623a      	str	r2, [r7, #32]
 800274c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800274e:	69f9      	ldr	r1, [r7, #28]
 8002750:	6a3a      	ldr	r2, [r7, #32]
 8002752:	e841 2300 	strex	r3, r2, [r1]
 8002756:	61bb      	str	r3, [r7, #24]
   return(result);
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1e5      	bne.n	800272a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2220      	movs	r2, #32
 8002762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2220      	movs	r2, #32
 800276a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2200      	movs	r2, #0
 8002772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e00f      	b.n	800279a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	4013      	ands	r3, r2
 8002784:	68ba      	ldr	r2, [r7, #8]
 8002786:	429a      	cmp	r2, r3
 8002788:	bf0c      	ite	eq
 800278a:	2301      	moveq	r3, #1
 800278c:	2300      	movne	r3, #0
 800278e:	b2db      	uxtb	r3, r3
 8002790:	461a      	mov	r2, r3
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	429a      	cmp	r2, r3
 8002796:	d09f      	beq.n	80026d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3740      	adds	r7, #64	; 0x40
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
	...

080027a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027a8:	b0c0      	sub	sp, #256	; 0x100
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80027bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027c0:	68d9      	ldr	r1, [r3, #12]
 80027c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	ea40 0301 	orr.w	r3, r0, r1
 80027cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	431a      	orrs	r2, r3
 80027dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	431a      	orrs	r2, r3
 80027e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80027f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80027fc:	f021 010c 	bic.w	r1, r1, #12
 8002800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800280a:	430b      	orrs	r3, r1
 800280c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800280e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800281a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800281e:	6999      	ldr	r1, [r3, #24]
 8002820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	ea40 0301 	orr.w	r3, r0, r1
 800282a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800282c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	4b8f      	ldr	r3, [pc, #572]	; (8002a70 <UART_SetConfig+0x2cc>)
 8002834:	429a      	cmp	r2, r3
 8002836:	d005      	beq.n	8002844 <UART_SetConfig+0xa0>
 8002838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	4b8d      	ldr	r3, [pc, #564]	; (8002a74 <UART_SetConfig+0x2d0>)
 8002840:	429a      	cmp	r2, r3
 8002842:	d104      	bne.n	800284e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002844:	f7ff fdaa 	bl	800239c <HAL_RCC_GetPCLK2Freq>
 8002848:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800284c:	e003      	b.n	8002856 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800284e:	f7ff fd91 	bl	8002374 <HAL_RCC_GetPCLK1Freq>
 8002852:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800285a:	69db      	ldr	r3, [r3, #28]
 800285c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002860:	f040 810c 	bne.w	8002a7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002864:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002868:	2200      	movs	r2, #0
 800286a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800286e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002872:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002876:	4622      	mov	r2, r4
 8002878:	462b      	mov	r3, r5
 800287a:	1891      	adds	r1, r2, r2
 800287c:	65b9      	str	r1, [r7, #88]	; 0x58
 800287e:	415b      	adcs	r3, r3
 8002880:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002882:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002886:	4621      	mov	r1, r4
 8002888:	eb12 0801 	adds.w	r8, r2, r1
 800288c:	4629      	mov	r1, r5
 800288e:	eb43 0901 	adc.w	r9, r3, r1
 8002892:	f04f 0200 	mov.w	r2, #0
 8002896:	f04f 0300 	mov.w	r3, #0
 800289a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800289e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028a6:	4690      	mov	r8, r2
 80028a8:	4699      	mov	r9, r3
 80028aa:	4623      	mov	r3, r4
 80028ac:	eb18 0303 	adds.w	r3, r8, r3
 80028b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80028b4:	462b      	mov	r3, r5
 80028b6:	eb49 0303 	adc.w	r3, r9, r3
 80028ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80028be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80028ca:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80028ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80028d2:	460b      	mov	r3, r1
 80028d4:	18db      	adds	r3, r3, r3
 80028d6:	653b      	str	r3, [r7, #80]	; 0x50
 80028d8:	4613      	mov	r3, r2
 80028da:	eb42 0303 	adc.w	r3, r2, r3
 80028de:	657b      	str	r3, [r7, #84]	; 0x54
 80028e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80028e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80028e8:	f7fd fcea 	bl	80002c0 <__aeabi_uldivmod>
 80028ec:	4602      	mov	r2, r0
 80028ee:	460b      	mov	r3, r1
 80028f0:	4b61      	ldr	r3, [pc, #388]	; (8002a78 <UART_SetConfig+0x2d4>)
 80028f2:	fba3 2302 	umull	r2, r3, r3, r2
 80028f6:	095b      	lsrs	r3, r3, #5
 80028f8:	011c      	lsls	r4, r3, #4
 80028fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028fe:	2200      	movs	r2, #0
 8002900:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002904:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002908:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800290c:	4642      	mov	r2, r8
 800290e:	464b      	mov	r3, r9
 8002910:	1891      	adds	r1, r2, r2
 8002912:	64b9      	str	r1, [r7, #72]	; 0x48
 8002914:	415b      	adcs	r3, r3
 8002916:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002918:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800291c:	4641      	mov	r1, r8
 800291e:	eb12 0a01 	adds.w	sl, r2, r1
 8002922:	4649      	mov	r1, r9
 8002924:	eb43 0b01 	adc.w	fp, r3, r1
 8002928:	f04f 0200 	mov.w	r2, #0
 800292c:	f04f 0300 	mov.w	r3, #0
 8002930:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002934:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002938:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800293c:	4692      	mov	sl, r2
 800293e:	469b      	mov	fp, r3
 8002940:	4643      	mov	r3, r8
 8002942:	eb1a 0303 	adds.w	r3, sl, r3
 8002946:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800294a:	464b      	mov	r3, r9
 800294c:	eb4b 0303 	adc.w	r3, fp, r3
 8002950:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002960:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002964:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002968:	460b      	mov	r3, r1
 800296a:	18db      	adds	r3, r3, r3
 800296c:	643b      	str	r3, [r7, #64]	; 0x40
 800296e:	4613      	mov	r3, r2
 8002970:	eb42 0303 	adc.w	r3, r2, r3
 8002974:	647b      	str	r3, [r7, #68]	; 0x44
 8002976:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800297a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800297e:	f7fd fc9f 	bl	80002c0 <__aeabi_uldivmod>
 8002982:	4602      	mov	r2, r0
 8002984:	460b      	mov	r3, r1
 8002986:	4611      	mov	r1, r2
 8002988:	4b3b      	ldr	r3, [pc, #236]	; (8002a78 <UART_SetConfig+0x2d4>)
 800298a:	fba3 2301 	umull	r2, r3, r3, r1
 800298e:	095b      	lsrs	r3, r3, #5
 8002990:	2264      	movs	r2, #100	; 0x64
 8002992:	fb02 f303 	mul.w	r3, r2, r3
 8002996:	1acb      	subs	r3, r1, r3
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800299e:	4b36      	ldr	r3, [pc, #216]	; (8002a78 <UART_SetConfig+0x2d4>)
 80029a0:	fba3 2302 	umull	r2, r3, r3, r2
 80029a4:	095b      	lsrs	r3, r3, #5
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80029ac:	441c      	add	r4, r3
 80029ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029b2:	2200      	movs	r2, #0
 80029b4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80029b8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80029bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80029c0:	4642      	mov	r2, r8
 80029c2:	464b      	mov	r3, r9
 80029c4:	1891      	adds	r1, r2, r2
 80029c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80029c8:	415b      	adcs	r3, r3
 80029ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80029d0:	4641      	mov	r1, r8
 80029d2:	1851      	adds	r1, r2, r1
 80029d4:	6339      	str	r1, [r7, #48]	; 0x30
 80029d6:	4649      	mov	r1, r9
 80029d8:	414b      	adcs	r3, r1
 80029da:	637b      	str	r3, [r7, #52]	; 0x34
 80029dc:	f04f 0200 	mov.w	r2, #0
 80029e0:	f04f 0300 	mov.w	r3, #0
 80029e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80029e8:	4659      	mov	r1, fp
 80029ea:	00cb      	lsls	r3, r1, #3
 80029ec:	4651      	mov	r1, sl
 80029ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029f2:	4651      	mov	r1, sl
 80029f4:	00ca      	lsls	r2, r1, #3
 80029f6:	4610      	mov	r0, r2
 80029f8:	4619      	mov	r1, r3
 80029fa:	4603      	mov	r3, r0
 80029fc:	4642      	mov	r2, r8
 80029fe:	189b      	adds	r3, r3, r2
 8002a00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a04:	464b      	mov	r3, r9
 8002a06:	460a      	mov	r2, r1
 8002a08:	eb42 0303 	adc.w	r3, r2, r3
 8002a0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002a1c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002a20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002a24:	460b      	mov	r3, r1
 8002a26:	18db      	adds	r3, r3, r3
 8002a28:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	eb42 0303 	adc.w	r3, r2, r3
 8002a30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002a36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002a3a:	f7fd fc41 	bl	80002c0 <__aeabi_uldivmod>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	460b      	mov	r3, r1
 8002a42:	4b0d      	ldr	r3, [pc, #52]	; (8002a78 <UART_SetConfig+0x2d4>)
 8002a44:	fba3 1302 	umull	r1, r3, r3, r2
 8002a48:	095b      	lsrs	r3, r3, #5
 8002a4a:	2164      	movs	r1, #100	; 0x64
 8002a4c:	fb01 f303 	mul.w	r3, r1, r3
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	00db      	lsls	r3, r3, #3
 8002a54:	3332      	adds	r3, #50	; 0x32
 8002a56:	4a08      	ldr	r2, [pc, #32]	; (8002a78 <UART_SetConfig+0x2d4>)
 8002a58:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5c:	095b      	lsrs	r3, r3, #5
 8002a5e:	f003 0207 	and.w	r2, r3, #7
 8002a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4422      	add	r2, r4
 8002a6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002a6c:	e105      	b.n	8002c7a <UART_SetConfig+0x4d6>
 8002a6e:	bf00      	nop
 8002a70:	40011000 	.word	0x40011000
 8002a74:	40011400 	.word	0x40011400
 8002a78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a80:	2200      	movs	r2, #0
 8002a82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002a86:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002a8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002a8e:	4642      	mov	r2, r8
 8002a90:	464b      	mov	r3, r9
 8002a92:	1891      	adds	r1, r2, r2
 8002a94:	6239      	str	r1, [r7, #32]
 8002a96:	415b      	adcs	r3, r3
 8002a98:	627b      	str	r3, [r7, #36]	; 0x24
 8002a9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a9e:	4641      	mov	r1, r8
 8002aa0:	1854      	adds	r4, r2, r1
 8002aa2:	4649      	mov	r1, r9
 8002aa4:	eb43 0501 	adc.w	r5, r3, r1
 8002aa8:	f04f 0200 	mov.w	r2, #0
 8002aac:	f04f 0300 	mov.w	r3, #0
 8002ab0:	00eb      	lsls	r3, r5, #3
 8002ab2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ab6:	00e2      	lsls	r2, r4, #3
 8002ab8:	4614      	mov	r4, r2
 8002aba:	461d      	mov	r5, r3
 8002abc:	4643      	mov	r3, r8
 8002abe:	18e3      	adds	r3, r4, r3
 8002ac0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002ac4:	464b      	mov	r3, r9
 8002ac6:	eb45 0303 	adc.w	r3, r5, r3
 8002aca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002ada:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002ade:	f04f 0200 	mov.w	r2, #0
 8002ae2:	f04f 0300 	mov.w	r3, #0
 8002ae6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002aea:	4629      	mov	r1, r5
 8002aec:	008b      	lsls	r3, r1, #2
 8002aee:	4621      	mov	r1, r4
 8002af0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002af4:	4621      	mov	r1, r4
 8002af6:	008a      	lsls	r2, r1, #2
 8002af8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002afc:	f7fd fbe0 	bl	80002c0 <__aeabi_uldivmod>
 8002b00:	4602      	mov	r2, r0
 8002b02:	460b      	mov	r3, r1
 8002b04:	4b60      	ldr	r3, [pc, #384]	; (8002c88 <UART_SetConfig+0x4e4>)
 8002b06:	fba3 2302 	umull	r2, r3, r3, r2
 8002b0a:	095b      	lsrs	r3, r3, #5
 8002b0c:	011c      	lsls	r4, r3, #4
 8002b0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b12:	2200      	movs	r2, #0
 8002b14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002b18:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002b1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002b20:	4642      	mov	r2, r8
 8002b22:	464b      	mov	r3, r9
 8002b24:	1891      	adds	r1, r2, r2
 8002b26:	61b9      	str	r1, [r7, #24]
 8002b28:	415b      	adcs	r3, r3
 8002b2a:	61fb      	str	r3, [r7, #28]
 8002b2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b30:	4641      	mov	r1, r8
 8002b32:	1851      	adds	r1, r2, r1
 8002b34:	6139      	str	r1, [r7, #16]
 8002b36:	4649      	mov	r1, r9
 8002b38:	414b      	adcs	r3, r1
 8002b3a:	617b      	str	r3, [r7, #20]
 8002b3c:	f04f 0200 	mov.w	r2, #0
 8002b40:	f04f 0300 	mov.w	r3, #0
 8002b44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b48:	4659      	mov	r1, fp
 8002b4a:	00cb      	lsls	r3, r1, #3
 8002b4c:	4651      	mov	r1, sl
 8002b4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b52:	4651      	mov	r1, sl
 8002b54:	00ca      	lsls	r2, r1, #3
 8002b56:	4610      	mov	r0, r2
 8002b58:	4619      	mov	r1, r3
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	4642      	mov	r2, r8
 8002b5e:	189b      	adds	r3, r3, r2
 8002b60:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002b64:	464b      	mov	r3, r9
 8002b66:	460a      	mov	r2, r1
 8002b68:	eb42 0303 	adc.w	r3, r2, r3
 8002b6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	67bb      	str	r3, [r7, #120]	; 0x78
 8002b7a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002b7c:	f04f 0200 	mov.w	r2, #0
 8002b80:	f04f 0300 	mov.w	r3, #0
 8002b84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002b88:	4649      	mov	r1, r9
 8002b8a:	008b      	lsls	r3, r1, #2
 8002b8c:	4641      	mov	r1, r8
 8002b8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b92:	4641      	mov	r1, r8
 8002b94:	008a      	lsls	r2, r1, #2
 8002b96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002b9a:	f7fd fb91 	bl	80002c0 <__aeabi_uldivmod>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	4b39      	ldr	r3, [pc, #228]	; (8002c88 <UART_SetConfig+0x4e4>)
 8002ba4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ba8:	095b      	lsrs	r3, r3, #5
 8002baa:	2164      	movs	r1, #100	; 0x64
 8002bac:	fb01 f303 	mul.w	r3, r1, r3
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	3332      	adds	r3, #50	; 0x32
 8002bb6:	4a34      	ldr	r2, [pc, #208]	; (8002c88 <UART_SetConfig+0x4e4>)
 8002bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bbc:	095b      	lsrs	r3, r3, #5
 8002bbe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bc2:	441c      	add	r4, r3
 8002bc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002bc8:	2200      	movs	r2, #0
 8002bca:	673b      	str	r3, [r7, #112]	; 0x70
 8002bcc:	677a      	str	r2, [r7, #116]	; 0x74
 8002bce:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002bd2:	4642      	mov	r2, r8
 8002bd4:	464b      	mov	r3, r9
 8002bd6:	1891      	adds	r1, r2, r2
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	415b      	adcs	r3, r3
 8002bdc:	60fb      	str	r3, [r7, #12]
 8002bde:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002be2:	4641      	mov	r1, r8
 8002be4:	1851      	adds	r1, r2, r1
 8002be6:	6039      	str	r1, [r7, #0]
 8002be8:	4649      	mov	r1, r9
 8002bea:	414b      	adcs	r3, r1
 8002bec:	607b      	str	r3, [r7, #4]
 8002bee:	f04f 0200 	mov.w	r2, #0
 8002bf2:	f04f 0300 	mov.w	r3, #0
 8002bf6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002bfa:	4659      	mov	r1, fp
 8002bfc:	00cb      	lsls	r3, r1, #3
 8002bfe:	4651      	mov	r1, sl
 8002c00:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c04:	4651      	mov	r1, sl
 8002c06:	00ca      	lsls	r2, r1, #3
 8002c08:	4610      	mov	r0, r2
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	4642      	mov	r2, r8
 8002c10:	189b      	adds	r3, r3, r2
 8002c12:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c14:	464b      	mov	r3, r9
 8002c16:	460a      	mov	r2, r1
 8002c18:	eb42 0303 	adc.w	r3, r2, r3
 8002c1c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	663b      	str	r3, [r7, #96]	; 0x60
 8002c28:	667a      	str	r2, [r7, #100]	; 0x64
 8002c2a:	f04f 0200 	mov.w	r2, #0
 8002c2e:	f04f 0300 	mov.w	r3, #0
 8002c32:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002c36:	4649      	mov	r1, r9
 8002c38:	008b      	lsls	r3, r1, #2
 8002c3a:	4641      	mov	r1, r8
 8002c3c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c40:	4641      	mov	r1, r8
 8002c42:	008a      	lsls	r2, r1, #2
 8002c44:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002c48:	f7fd fb3a 	bl	80002c0 <__aeabi_uldivmod>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	460b      	mov	r3, r1
 8002c50:	4b0d      	ldr	r3, [pc, #52]	; (8002c88 <UART_SetConfig+0x4e4>)
 8002c52:	fba3 1302 	umull	r1, r3, r3, r2
 8002c56:	095b      	lsrs	r3, r3, #5
 8002c58:	2164      	movs	r1, #100	; 0x64
 8002c5a:	fb01 f303 	mul.w	r3, r1, r3
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	011b      	lsls	r3, r3, #4
 8002c62:	3332      	adds	r3, #50	; 0x32
 8002c64:	4a08      	ldr	r2, [pc, #32]	; (8002c88 <UART_SetConfig+0x4e4>)
 8002c66:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6a:	095b      	lsrs	r3, r3, #5
 8002c6c:	f003 020f 	and.w	r2, r3, #15
 8002c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4422      	add	r2, r4
 8002c78:	609a      	str	r2, [r3, #8]
}
 8002c7a:	bf00      	nop
 8002c7c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002c80:	46bd      	mov	sp, r7
 8002c82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c86:	bf00      	nop
 8002c88:	51eb851f 	.word	0x51eb851f

08002c8c <atoi>:
 8002c8c:	220a      	movs	r2, #10
 8002c8e:	2100      	movs	r1, #0
 8002c90:	f000 b8ea 	b.w	8002e68 <strtol>

08002c94 <__errno>:
 8002c94:	4b01      	ldr	r3, [pc, #4]	; (8002c9c <__errno+0x8>)
 8002c96:	6818      	ldr	r0, [r3, #0]
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	20000174 	.word	0x20000174

08002ca0 <__libc_init_array>:
 8002ca0:	b570      	push	{r4, r5, r6, lr}
 8002ca2:	4d0d      	ldr	r5, [pc, #52]	; (8002cd8 <__libc_init_array+0x38>)
 8002ca4:	4c0d      	ldr	r4, [pc, #52]	; (8002cdc <__libc_init_array+0x3c>)
 8002ca6:	1b64      	subs	r4, r4, r5
 8002ca8:	10a4      	asrs	r4, r4, #2
 8002caa:	2600      	movs	r6, #0
 8002cac:	42a6      	cmp	r6, r4
 8002cae:	d109      	bne.n	8002cc4 <__libc_init_array+0x24>
 8002cb0:	4d0b      	ldr	r5, [pc, #44]	; (8002ce0 <__libc_init_array+0x40>)
 8002cb2:	4c0c      	ldr	r4, [pc, #48]	; (8002ce4 <__libc_init_array+0x44>)
 8002cb4:	f000 fd30 	bl	8003718 <_init>
 8002cb8:	1b64      	subs	r4, r4, r5
 8002cba:	10a4      	asrs	r4, r4, #2
 8002cbc:	2600      	movs	r6, #0
 8002cbe:	42a6      	cmp	r6, r4
 8002cc0:	d105      	bne.n	8002cce <__libc_init_array+0x2e>
 8002cc2:	bd70      	pop	{r4, r5, r6, pc}
 8002cc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cc8:	4798      	blx	r3
 8002cca:	3601      	adds	r6, #1
 8002ccc:	e7ee      	b.n	8002cac <__libc_init_array+0xc>
 8002cce:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cd2:	4798      	blx	r3
 8002cd4:	3601      	adds	r6, #1
 8002cd6:	e7f2      	b.n	8002cbe <__libc_init_array+0x1e>
 8002cd8:	08003a00 	.word	0x08003a00
 8002cdc:	08003a00 	.word	0x08003a00
 8002ce0:	08003a00 	.word	0x08003a00
 8002ce4:	08003a04 	.word	0x08003a04

08002ce8 <memset>:
 8002ce8:	4402      	add	r2, r0
 8002cea:	4603      	mov	r3, r0
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d100      	bne.n	8002cf2 <memset+0xa>
 8002cf0:	4770      	bx	lr
 8002cf2:	f803 1b01 	strb.w	r1, [r3], #1
 8002cf6:	e7f9      	b.n	8002cec <memset+0x4>

08002cf8 <siprintf>:
 8002cf8:	b40e      	push	{r1, r2, r3}
 8002cfa:	b500      	push	{lr}
 8002cfc:	b09c      	sub	sp, #112	; 0x70
 8002cfe:	ab1d      	add	r3, sp, #116	; 0x74
 8002d00:	9002      	str	r0, [sp, #8]
 8002d02:	9006      	str	r0, [sp, #24]
 8002d04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002d08:	4809      	ldr	r0, [pc, #36]	; (8002d30 <siprintf+0x38>)
 8002d0a:	9107      	str	r1, [sp, #28]
 8002d0c:	9104      	str	r1, [sp, #16]
 8002d0e:	4909      	ldr	r1, [pc, #36]	; (8002d34 <siprintf+0x3c>)
 8002d10:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d14:	9105      	str	r1, [sp, #20]
 8002d16:	6800      	ldr	r0, [r0, #0]
 8002d18:	9301      	str	r3, [sp, #4]
 8002d1a:	a902      	add	r1, sp, #8
 8002d1c:	f000 f90a 	bl	8002f34 <_svfiprintf_r>
 8002d20:	9b02      	ldr	r3, [sp, #8]
 8002d22:	2200      	movs	r2, #0
 8002d24:	701a      	strb	r2, [r3, #0]
 8002d26:	b01c      	add	sp, #112	; 0x70
 8002d28:	f85d eb04 	ldr.w	lr, [sp], #4
 8002d2c:	b003      	add	sp, #12
 8002d2e:	4770      	bx	lr
 8002d30:	20000174 	.word	0x20000174
 8002d34:	ffff0208 	.word	0xffff0208

08002d38 <strstr>:
 8002d38:	780a      	ldrb	r2, [r1, #0]
 8002d3a:	b570      	push	{r4, r5, r6, lr}
 8002d3c:	b96a      	cbnz	r2, 8002d5a <strstr+0x22>
 8002d3e:	bd70      	pop	{r4, r5, r6, pc}
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d109      	bne.n	8002d58 <strstr+0x20>
 8002d44:	460c      	mov	r4, r1
 8002d46:	4605      	mov	r5, r0
 8002d48:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d0f6      	beq.n	8002d3e <strstr+0x6>
 8002d50:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8002d54:	429e      	cmp	r6, r3
 8002d56:	d0f7      	beq.n	8002d48 <strstr+0x10>
 8002d58:	3001      	adds	r0, #1
 8002d5a:	7803      	ldrb	r3, [r0, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1ef      	bne.n	8002d40 <strstr+0x8>
 8002d60:	4618      	mov	r0, r3
 8002d62:	e7ec      	b.n	8002d3e <strstr+0x6>

08002d64 <_strtol_l.constprop.0>:
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d6a:	d001      	beq.n	8002d70 <_strtol_l.constprop.0+0xc>
 8002d6c:	2b24      	cmp	r3, #36	; 0x24
 8002d6e:	d906      	bls.n	8002d7e <_strtol_l.constprop.0+0x1a>
 8002d70:	f7ff ff90 	bl	8002c94 <__errno>
 8002d74:	2316      	movs	r3, #22
 8002d76:	6003      	str	r3, [r0, #0]
 8002d78:	2000      	movs	r0, #0
 8002d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d7e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8002e64 <_strtol_l.constprop.0+0x100>
 8002d82:	460d      	mov	r5, r1
 8002d84:	462e      	mov	r6, r5
 8002d86:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002d8a:	f814 700c 	ldrb.w	r7, [r4, ip]
 8002d8e:	f017 0708 	ands.w	r7, r7, #8
 8002d92:	d1f7      	bne.n	8002d84 <_strtol_l.constprop.0+0x20>
 8002d94:	2c2d      	cmp	r4, #45	; 0x2d
 8002d96:	d132      	bne.n	8002dfe <_strtol_l.constprop.0+0x9a>
 8002d98:	782c      	ldrb	r4, [r5, #0]
 8002d9a:	2701      	movs	r7, #1
 8002d9c:	1cb5      	adds	r5, r6, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d05b      	beq.n	8002e5a <_strtol_l.constprop.0+0xf6>
 8002da2:	2b10      	cmp	r3, #16
 8002da4:	d109      	bne.n	8002dba <_strtol_l.constprop.0+0x56>
 8002da6:	2c30      	cmp	r4, #48	; 0x30
 8002da8:	d107      	bne.n	8002dba <_strtol_l.constprop.0+0x56>
 8002daa:	782c      	ldrb	r4, [r5, #0]
 8002dac:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8002db0:	2c58      	cmp	r4, #88	; 0x58
 8002db2:	d14d      	bne.n	8002e50 <_strtol_l.constprop.0+0xec>
 8002db4:	786c      	ldrb	r4, [r5, #1]
 8002db6:	2310      	movs	r3, #16
 8002db8:	3502      	adds	r5, #2
 8002dba:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8002dbe:	f108 38ff 	add.w	r8, r8, #4294967295
 8002dc2:	f04f 0c00 	mov.w	ip, #0
 8002dc6:	fbb8 f9f3 	udiv	r9, r8, r3
 8002dca:	4666      	mov	r6, ip
 8002dcc:	fb03 8a19 	mls	sl, r3, r9, r8
 8002dd0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8002dd4:	f1be 0f09 	cmp.w	lr, #9
 8002dd8:	d816      	bhi.n	8002e08 <_strtol_l.constprop.0+0xa4>
 8002dda:	4674      	mov	r4, lr
 8002ddc:	42a3      	cmp	r3, r4
 8002dde:	dd24      	ble.n	8002e2a <_strtol_l.constprop.0+0xc6>
 8002de0:	f1bc 0f00 	cmp.w	ip, #0
 8002de4:	db1e      	blt.n	8002e24 <_strtol_l.constprop.0+0xc0>
 8002de6:	45b1      	cmp	r9, r6
 8002de8:	d31c      	bcc.n	8002e24 <_strtol_l.constprop.0+0xc0>
 8002dea:	d101      	bne.n	8002df0 <_strtol_l.constprop.0+0x8c>
 8002dec:	45a2      	cmp	sl, r4
 8002dee:	db19      	blt.n	8002e24 <_strtol_l.constprop.0+0xc0>
 8002df0:	fb06 4603 	mla	r6, r6, r3, r4
 8002df4:	f04f 0c01 	mov.w	ip, #1
 8002df8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002dfc:	e7e8      	b.n	8002dd0 <_strtol_l.constprop.0+0x6c>
 8002dfe:	2c2b      	cmp	r4, #43	; 0x2b
 8002e00:	bf04      	itt	eq
 8002e02:	782c      	ldrbeq	r4, [r5, #0]
 8002e04:	1cb5      	addeq	r5, r6, #2
 8002e06:	e7ca      	b.n	8002d9e <_strtol_l.constprop.0+0x3a>
 8002e08:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8002e0c:	f1be 0f19 	cmp.w	lr, #25
 8002e10:	d801      	bhi.n	8002e16 <_strtol_l.constprop.0+0xb2>
 8002e12:	3c37      	subs	r4, #55	; 0x37
 8002e14:	e7e2      	b.n	8002ddc <_strtol_l.constprop.0+0x78>
 8002e16:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8002e1a:	f1be 0f19 	cmp.w	lr, #25
 8002e1e:	d804      	bhi.n	8002e2a <_strtol_l.constprop.0+0xc6>
 8002e20:	3c57      	subs	r4, #87	; 0x57
 8002e22:	e7db      	b.n	8002ddc <_strtol_l.constprop.0+0x78>
 8002e24:	f04f 3cff 	mov.w	ip, #4294967295
 8002e28:	e7e6      	b.n	8002df8 <_strtol_l.constprop.0+0x94>
 8002e2a:	f1bc 0f00 	cmp.w	ip, #0
 8002e2e:	da05      	bge.n	8002e3c <_strtol_l.constprop.0+0xd8>
 8002e30:	2322      	movs	r3, #34	; 0x22
 8002e32:	6003      	str	r3, [r0, #0]
 8002e34:	4646      	mov	r6, r8
 8002e36:	b942      	cbnz	r2, 8002e4a <_strtol_l.constprop.0+0xe6>
 8002e38:	4630      	mov	r0, r6
 8002e3a:	e79e      	b.n	8002d7a <_strtol_l.constprop.0+0x16>
 8002e3c:	b107      	cbz	r7, 8002e40 <_strtol_l.constprop.0+0xdc>
 8002e3e:	4276      	negs	r6, r6
 8002e40:	2a00      	cmp	r2, #0
 8002e42:	d0f9      	beq.n	8002e38 <_strtol_l.constprop.0+0xd4>
 8002e44:	f1bc 0f00 	cmp.w	ip, #0
 8002e48:	d000      	beq.n	8002e4c <_strtol_l.constprop.0+0xe8>
 8002e4a:	1e69      	subs	r1, r5, #1
 8002e4c:	6011      	str	r1, [r2, #0]
 8002e4e:	e7f3      	b.n	8002e38 <_strtol_l.constprop.0+0xd4>
 8002e50:	2430      	movs	r4, #48	; 0x30
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1b1      	bne.n	8002dba <_strtol_l.constprop.0+0x56>
 8002e56:	2308      	movs	r3, #8
 8002e58:	e7af      	b.n	8002dba <_strtol_l.constprop.0+0x56>
 8002e5a:	2c30      	cmp	r4, #48	; 0x30
 8002e5c:	d0a5      	beq.n	8002daa <_strtol_l.constprop.0+0x46>
 8002e5e:	230a      	movs	r3, #10
 8002e60:	e7ab      	b.n	8002dba <_strtol_l.constprop.0+0x56>
 8002e62:	bf00      	nop
 8002e64:	080038c5 	.word	0x080038c5

08002e68 <strtol>:
 8002e68:	4613      	mov	r3, r2
 8002e6a:	460a      	mov	r2, r1
 8002e6c:	4601      	mov	r1, r0
 8002e6e:	4802      	ldr	r0, [pc, #8]	; (8002e78 <strtol+0x10>)
 8002e70:	6800      	ldr	r0, [r0, #0]
 8002e72:	f7ff bf77 	b.w	8002d64 <_strtol_l.constprop.0>
 8002e76:	bf00      	nop
 8002e78:	20000174 	.word	0x20000174

08002e7c <__ssputs_r>:
 8002e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e80:	688e      	ldr	r6, [r1, #8]
 8002e82:	429e      	cmp	r6, r3
 8002e84:	4682      	mov	sl, r0
 8002e86:	460c      	mov	r4, r1
 8002e88:	4690      	mov	r8, r2
 8002e8a:	461f      	mov	r7, r3
 8002e8c:	d838      	bhi.n	8002f00 <__ssputs_r+0x84>
 8002e8e:	898a      	ldrh	r2, [r1, #12]
 8002e90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002e94:	d032      	beq.n	8002efc <__ssputs_r+0x80>
 8002e96:	6825      	ldr	r5, [r4, #0]
 8002e98:	6909      	ldr	r1, [r1, #16]
 8002e9a:	eba5 0901 	sub.w	r9, r5, r1
 8002e9e:	6965      	ldr	r5, [r4, #20]
 8002ea0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ea4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	444b      	add	r3, r9
 8002eac:	106d      	asrs	r5, r5, #1
 8002eae:	429d      	cmp	r5, r3
 8002eb0:	bf38      	it	cc
 8002eb2:	461d      	movcc	r5, r3
 8002eb4:	0553      	lsls	r3, r2, #21
 8002eb6:	d531      	bpl.n	8002f1c <__ssputs_r+0xa0>
 8002eb8:	4629      	mov	r1, r5
 8002eba:	f000 fb63 	bl	8003584 <_malloc_r>
 8002ebe:	4606      	mov	r6, r0
 8002ec0:	b950      	cbnz	r0, 8002ed8 <__ssputs_r+0x5c>
 8002ec2:	230c      	movs	r3, #12
 8002ec4:	f8ca 3000 	str.w	r3, [sl]
 8002ec8:	89a3      	ldrh	r3, [r4, #12]
 8002eca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ece:	81a3      	strh	r3, [r4, #12]
 8002ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ed8:	6921      	ldr	r1, [r4, #16]
 8002eda:	464a      	mov	r2, r9
 8002edc:	f000 fabe 	bl	800345c <memcpy>
 8002ee0:	89a3      	ldrh	r3, [r4, #12]
 8002ee2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002ee6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002eea:	81a3      	strh	r3, [r4, #12]
 8002eec:	6126      	str	r6, [r4, #16]
 8002eee:	6165      	str	r5, [r4, #20]
 8002ef0:	444e      	add	r6, r9
 8002ef2:	eba5 0509 	sub.w	r5, r5, r9
 8002ef6:	6026      	str	r6, [r4, #0]
 8002ef8:	60a5      	str	r5, [r4, #8]
 8002efa:	463e      	mov	r6, r7
 8002efc:	42be      	cmp	r6, r7
 8002efe:	d900      	bls.n	8002f02 <__ssputs_r+0x86>
 8002f00:	463e      	mov	r6, r7
 8002f02:	6820      	ldr	r0, [r4, #0]
 8002f04:	4632      	mov	r2, r6
 8002f06:	4641      	mov	r1, r8
 8002f08:	f000 fab6 	bl	8003478 <memmove>
 8002f0c:	68a3      	ldr	r3, [r4, #8]
 8002f0e:	1b9b      	subs	r3, r3, r6
 8002f10:	60a3      	str	r3, [r4, #8]
 8002f12:	6823      	ldr	r3, [r4, #0]
 8002f14:	4433      	add	r3, r6
 8002f16:	6023      	str	r3, [r4, #0]
 8002f18:	2000      	movs	r0, #0
 8002f1a:	e7db      	b.n	8002ed4 <__ssputs_r+0x58>
 8002f1c:	462a      	mov	r2, r5
 8002f1e:	f000 fba5 	bl	800366c <_realloc_r>
 8002f22:	4606      	mov	r6, r0
 8002f24:	2800      	cmp	r0, #0
 8002f26:	d1e1      	bne.n	8002eec <__ssputs_r+0x70>
 8002f28:	6921      	ldr	r1, [r4, #16]
 8002f2a:	4650      	mov	r0, sl
 8002f2c:	f000 fabe 	bl	80034ac <_free_r>
 8002f30:	e7c7      	b.n	8002ec2 <__ssputs_r+0x46>
	...

08002f34 <_svfiprintf_r>:
 8002f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f38:	4698      	mov	r8, r3
 8002f3a:	898b      	ldrh	r3, [r1, #12]
 8002f3c:	061b      	lsls	r3, r3, #24
 8002f3e:	b09d      	sub	sp, #116	; 0x74
 8002f40:	4607      	mov	r7, r0
 8002f42:	460d      	mov	r5, r1
 8002f44:	4614      	mov	r4, r2
 8002f46:	d50e      	bpl.n	8002f66 <_svfiprintf_r+0x32>
 8002f48:	690b      	ldr	r3, [r1, #16]
 8002f4a:	b963      	cbnz	r3, 8002f66 <_svfiprintf_r+0x32>
 8002f4c:	2140      	movs	r1, #64	; 0x40
 8002f4e:	f000 fb19 	bl	8003584 <_malloc_r>
 8002f52:	6028      	str	r0, [r5, #0]
 8002f54:	6128      	str	r0, [r5, #16]
 8002f56:	b920      	cbnz	r0, 8002f62 <_svfiprintf_r+0x2e>
 8002f58:	230c      	movs	r3, #12
 8002f5a:	603b      	str	r3, [r7, #0]
 8002f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f60:	e0d1      	b.n	8003106 <_svfiprintf_r+0x1d2>
 8002f62:	2340      	movs	r3, #64	; 0x40
 8002f64:	616b      	str	r3, [r5, #20]
 8002f66:	2300      	movs	r3, #0
 8002f68:	9309      	str	r3, [sp, #36]	; 0x24
 8002f6a:	2320      	movs	r3, #32
 8002f6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f70:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f74:	2330      	movs	r3, #48	; 0x30
 8002f76:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003120 <_svfiprintf_r+0x1ec>
 8002f7a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f7e:	f04f 0901 	mov.w	r9, #1
 8002f82:	4623      	mov	r3, r4
 8002f84:	469a      	mov	sl, r3
 8002f86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f8a:	b10a      	cbz	r2, 8002f90 <_svfiprintf_r+0x5c>
 8002f8c:	2a25      	cmp	r2, #37	; 0x25
 8002f8e:	d1f9      	bne.n	8002f84 <_svfiprintf_r+0x50>
 8002f90:	ebba 0b04 	subs.w	fp, sl, r4
 8002f94:	d00b      	beq.n	8002fae <_svfiprintf_r+0x7a>
 8002f96:	465b      	mov	r3, fp
 8002f98:	4622      	mov	r2, r4
 8002f9a:	4629      	mov	r1, r5
 8002f9c:	4638      	mov	r0, r7
 8002f9e:	f7ff ff6d 	bl	8002e7c <__ssputs_r>
 8002fa2:	3001      	adds	r0, #1
 8002fa4:	f000 80aa 	beq.w	80030fc <_svfiprintf_r+0x1c8>
 8002fa8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002faa:	445a      	add	r2, fp
 8002fac:	9209      	str	r2, [sp, #36]	; 0x24
 8002fae:	f89a 3000 	ldrb.w	r3, [sl]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f000 80a2 	beq.w	80030fc <_svfiprintf_r+0x1c8>
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f04f 32ff 	mov.w	r2, #4294967295
 8002fbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fc2:	f10a 0a01 	add.w	sl, sl, #1
 8002fc6:	9304      	str	r3, [sp, #16]
 8002fc8:	9307      	str	r3, [sp, #28]
 8002fca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002fce:	931a      	str	r3, [sp, #104]	; 0x68
 8002fd0:	4654      	mov	r4, sl
 8002fd2:	2205      	movs	r2, #5
 8002fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fd8:	4851      	ldr	r0, [pc, #324]	; (8003120 <_svfiprintf_r+0x1ec>)
 8002fda:	f7fd f921 	bl	8000220 <memchr>
 8002fde:	9a04      	ldr	r2, [sp, #16]
 8002fe0:	b9d8      	cbnz	r0, 800301a <_svfiprintf_r+0xe6>
 8002fe2:	06d0      	lsls	r0, r2, #27
 8002fe4:	bf44      	itt	mi
 8002fe6:	2320      	movmi	r3, #32
 8002fe8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002fec:	0711      	lsls	r1, r2, #28
 8002fee:	bf44      	itt	mi
 8002ff0:	232b      	movmi	r3, #43	; 0x2b
 8002ff2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ff6:	f89a 3000 	ldrb.w	r3, [sl]
 8002ffa:	2b2a      	cmp	r3, #42	; 0x2a
 8002ffc:	d015      	beq.n	800302a <_svfiprintf_r+0xf6>
 8002ffe:	9a07      	ldr	r2, [sp, #28]
 8003000:	4654      	mov	r4, sl
 8003002:	2000      	movs	r0, #0
 8003004:	f04f 0c0a 	mov.w	ip, #10
 8003008:	4621      	mov	r1, r4
 800300a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800300e:	3b30      	subs	r3, #48	; 0x30
 8003010:	2b09      	cmp	r3, #9
 8003012:	d94e      	bls.n	80030b2 <_svfiprintf_r+0x17e>
 8003014:	b1b0      	cbz	r0, 8003044 <_svfiprintf_r+0x110>
 8003016:	9207      	str	r2, [sp, #28]
 8003018:	e014      	b.n	8003044 <_svfiprintf_r+0x110>
 800301a:	eba0 0308 	sub.w	r3, r0, r8
 800301e:	fa09 f303 	lsl.w	r3, r9, r3
 8003022:	4313      	orrs	r3, r2
 8003024:	9304      	str	r3, [sp, #16]
 8003026:	46a2      	mov	sl, r4
 8003028:	e7d2      	b.n	8002fd0 <_svfiprintf_r+0x9c>
 800302a:	9b03      	ldr	r3, [sp, #12]
 800302c:	1d19      	adds	r1, r3, #4
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	9103      	str	r1, [sp, #12]
 8003032:	2b00      	cmp	r3, #0
 8003034:	bfbb      	ittet	lt
 8003036:	425b      	neglt	r3, r3
 8003038:	f042 0202 	orrlt.w	r2, r2, #2
 800303c:	9307      	strge	r3, [sp, #28]
 800303e:	9307      	strlt	r3, [sp, #28]
 8003040:	bfb8      	it	lt
 8003042:	9204      	strlt	r2, [sp, #16]
 8003044:	7823      	ldrb	r3, [r4, #0]
 8003046:	2b2e      	cmp	r3, #46	; 0x2e
 8003048:	d10c      	bne.n	8003064 <_svfiprintf_r+0x130>
 800304a:	7863      	ldrb	r3, [r4, #1]
 800304c:	2b2a      	cmp	r3, #42	; 0x2a
 800304e:	d135      	bne.n	80030bc <_svfiprintf_r+0x188>
 8003050:	9b03      	ldr	r3, [sp, #12]
 8003052:	1d1a      	adds	r2, r3, #4
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	9203      	str	r2, [sp, #12]
 8003058:	2b00      	cmp	r3, #0
 800305a:	bfb8      	it	lt
 800305c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003060:	3402      	adds	r4, #2
 8003062:	9305      	str	r3, [sp, #20]
 8003064:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003130 <_svfiprintf_r+0x1fc>
 8003068:	7821      	ldrb	r1, [r4, #0]
 800306a:	2203      	movs	r2, #3
 800306c:	4650      	mov	r0, sl
 800306e:	f7fd f8d7 	bl	8000220 <memchr>
 8003072:	b140      	cbz	r0, 8003086 <_svfiprintf_r+0x152>
 8003074:	2340      	movs	r3, #64	; 0x40
 8003076:	eba0 000a 	sub.w	r0, r0, sl
 800307a:	fa03 f000 	lsl.w	r0, r3, r0
 800307e:	9b04      	ldr	r3, [sp, #16]
 8003080:	4303      	orrs	r3, r0
 8003082:	3401      	adds	r4, #1
 8003084:	9304      	str	r3, [sp, #16]
 8003086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800308a:	4826      	ldr	r0, [pc, #152]	; (8003124 <_svfiprintf_r+0x1f0>)
 800308c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003090:	2206      	movs	r2, #6
 8003092:	f7fd f8c5 	bl	8000220 <memchr>
 8003096:	2800      	cmp	r0, #0
 8003098:	d038      	beq.n	800310c <_svfiprintf_r+0x1d8>
 800309a:	4b23      	ldr	r3, [pc, #140]	; (8003128 <_svfiprintf_r+0x1f4>)
 800309c:	bb1b      	cbnz	r3, 80030e6 <_svfiprintf_r+0x1b2>
 800309e:	9b03      	ldr	r3, [sp, #12]
 80030a0:	3307      	adds	r3, #7
 80030a2:	f023 0307 	bic.w	r3, r3, #7
 80030a6:	3308      	adds	r3, #8
 80030a8:	9303      	str	r3, [sp, #12]
 80030aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030ac:	4433      	add	r3, r6
 80030ae:	9309      	str	r3, [sp, #36]	; 0x24
 80030b0:	e767      	b.n	8002f82 <_svfiprintf_r+0x4e>
 80030b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80030b6:	460c      	mov	r4, r1
 80030b8:	2001      	movs	r0, #1
 80030ba:	e7a5      	b.n	8003008 <_svfiprintf_r+0xd4>
 80030bc:	2300      	movs	r3, #0
 80030be:	3401      	adds	r4, #1
 80030c0:	9305      	str	r3, [sp, #20]
 80030c2:	4619      	mov	r1, r3
 80030c4:	f04f 0c0a 	mov.w	ip, #10
 80030c8:	4620      	mov	r0, r4
 80030ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030ce:	3a30      	subs	r2, #48	; 0x30
 80030d0:	2a09      	cmp	r2, #9
 80030d2:	d903      	bls.n	80030dc <_svfiprintf_r+0x1a8>
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d0c5      	beq.n	8003064 <_svfiprintf_r+0x130>
 80030d8:	9105      	str	r1, [sp, #20]
 80030da:	e7c3      	b.n	8003064 <_svfiprintf_r+0x130>
 80030dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80030e0:	4604      	mov	r4, r0
 80030e2:	2301      	movs	r3, #1
 80030e4:	e7f0      	b.n	80030c8 <_svfiprintf_r+0x194>
 80030e6:	ab03      	add	r3, sp, #12
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	462a      	mov	r2, r5
 80030ec:	4b0f      	ldr	r3, [pc, #60]	; (800312c <_svfiprintf_r+0x1f8>)
 80030ee:	a904      	add	r1, sp, #16
 80030f0:	4638      	mov	r0, r7
 80030f2:	f3af 8000 	nop.w
 80030f6:	1c42      	adds	r2, r0, #1
 80030f8:	4606      	mov	r6, r0
 80030fa:	d1d6      	bne.n	80030aa <_svfiprintf_r+0x176>
 80030fc:	89ab      	ldrh	r3, [r5, #12]
 80030fe:	065b      	lsls	r3, r3, #25
 8003100:	f53f af2c 	bmi.w	8002f5c <_svfiprintf_r+0x28>
 8003104:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003106:	b01d      	add	sp, #116	; 0x74
 8003108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800310c:	ab03      	add	r3, sp, #12
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	462a      	mov	r2, r5
 8003112:	4b06      	ldr	r3, [pc, #24]	; (800312c <_svfiprintf_r+0x1f8>)
 8003114:	a904      	add	r1, sp, #16
 8003116:	4638      	mov	r0, r7
 8003118:	f000 f87a 	bl	8003210 <_printf_i>
 800311c:	e7eb      	b.n	80030f6 <_svfiprintf_r+0x1c2>
 800311e:	bf00      	nop
 8003120:	080039c5 	.word	0x080039c5
 8003124:	080039cf 	.word	0x080039cf
 8003128:	00000000 	.word	0x00000000
 800312c:	08002e7d 	.word	0x08002e7d
 8003130:	080039cb 	.word	0x080039cb

08003134 <_printf_common>:
 8003134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003138:	4616      	mov	r6, r2
 800313a:	4699      	mov	r9, r3
 800313c:	688a      	ldr	r2, [r1, #8]
 800313e:	690b      	ldr	r3, [r1, #16]
 8003140:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003144:	4293      	cmp	r3, r2
 8003146:	bfb8      	it	lt
 8003148:	4613      	movlt	r3, r2
 800314a:	6033      	str	r3, [r6, #0]
 800314c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003150:	4607      	mov	r7, r0
 8003152:	460c      	mov	r4, r1
 8003154:	b10a      	cbz	r2, 800315a <_printf_common+0x26>
 8003156:	3301      	adds	r3, #1
 8003158:	6033      	str	r3, [r6, #0]
 800315a:	6823      	ldr	r3, [r4, #0]
 800315c:	0699      	lsls	r1, r3, #26
 800315e:	bf42      	ittt	mi
 8003160:	6833      	ldrmi	r3, [r6, #0]
 8003162:	3302      	addmi	r3, #2
 8003164:	6033      	strmi	r3, [r6, #0]
 8003166:	6825      	ldr	r5, [r4, #0]
 8003168:	f015 0506 	ands.w	r5, r5, #6
 800316c:	d106      	bne.n	800317c <_printf_common+0x48>
 800316e:	f104 0a19 	add.w	sl, r4, #25
 8003172:	68e3      	ldr	r3, [r4, #12]
 8003174:	6832      	ldr	r2, [r6, #0]
 8003176:	1a9b      	subs	r3, r3, r2
 8003178:	42ab      	cmp	r3, r5
 800317a:	dc26      	bgt.n	80031ca <_printf_common+0x96>
 800317c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003180:	1e13      	subs	r3, r2, #0
 8003182:	6822      	ldr	r2, [r4, #0]
 8003184:	bf18      	it	ne
 8003186:	2301      	movne	r3, #1
 8003188:	0692      	lsls	r2, r2, #26
 800318a:	d42b      	bmi.n	80031e4 <_printf_common+0xb0>
 800318c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003190:	4649      	mov	r1, r9
 8003192:	4638      	mov	r0, r7
 8003194:	47c0      	blx	r8
 8003196:	3001      	adds	r0, #1
 8003198:	d01e      	beq.n	80031d8 <_printf_common+0xa4>
 800319a:	6823      	ldr	r3, [r4, #0]
 800319c:	68e5      	ldr	r5, [r4, #12]
 800319e:	6832      	ldr	r2, [r6, #0]
 80031a0:	f003 0306 	and.w	r3, r3, #6
 80031a4:	2b04      	cmp	r3, #4
 80031a6:	bf08      	it	eq
 80031a8:	1aad      	subeq	r5, r5, r2
 80031aa:	68a3      	ldr	r3, [r4, #8]
 80031ac:	6922      	ldr	r2, [r4, #16]
 80031ae:	bf0c      	ite	eq
 80031b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031b4:	2500      	movne	r5, #0
 80031b6:	4293      	cmp	r3, r2
 80031b8:	bfc4      	itt	gt
 80031ba:	1a9b      	subgt	r3, r3, r2
 80031bc:	18ed      	addgt	r5, r5, r3
 80031be:	2600      	movs	r6, #0
 80031c0:	341a      	adds	r4, #26
 80031c2:	42b5      	cmp	r5, r6
 80031c4:	d11a      	bne.n	80031fc <_printf_common+0xc8>
 80031c6:	2000      	movs	r0, #0
 80031c8:	e008      	b.n	80031dc <_printf_common+0xa8>
 80031ca:	2301      	movs	r3, #1
 80031cc:	4652      	mov	r2, sl
 80031ce:	4649      	mov	r1, r9
 80031d0:	4638      	mov	r0, r7
 80031d2:	47c0      	blx	r8
 80031d4:	3001      	adds	r0, #1
 80031d6:	d103      	bne.n	80031e0 <_printf_common+0xac>
 80031d8:	f04f 30ff 	mov.w	r0, #4294967295
 80031dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031e0:	3501      	adds	r5, #1
 80031e2:	e7c6      	b.n	8003172 <_printf_common+0x3e>
 80031e4:	18e1      	adds	r1, r4, r3
 80031e6:	1c5a      	adds	r2, r3, #1
 80031e8:	2030      	movs	r0, #48	; 0x30
 80031ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80031ee:	4422      	add	r2, r4
 80031f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80031f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80031f8:	3302      	adds	r3, #2
 80031fa:	e7c7      	b.n	800318c <_printf_common+0x58>
 80031fc:	2301      	movs	r3, #1
 80031fe:	4622      	mov	r2, r4
 8003200:	4649      	mov	r1, r9
 8003202:	4638      	mov	r0, r7
 8003204:	47c0      	blx	r8
 8003206:	3001      	adds	r0, #1
 8003208:	d0e6      	beq.n	80031d8 <_printf_common+0xa4>
 800320a:	3601      	adds	r6, #1
 800320c:	e7d9      	b.n	80031c2 <_printf_common+0x8e>
	...

08003210 <_printf_i>:
 8003210:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003214:	7e0f      	ldrb	r7, [r1, #24]
 8003216:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003218:	2f78      	cmp	r7, #120	; 0x78
 800321a:	4691      	mov	r9, r2
 800321c:	4680      	mov	r8, r0
 800321e:	460c      	mov	r4, r1
 8003220:	469a      	mov	sl, r3
 8003222:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003226:	d807      	bhi.n	8003238 <_printf_i+0x28>
 8003228:	2f62      	cmp	r7, #98	; 0x62
 800322a:	d80a      	bhi.n	8003242 <_printf_i+0x32>
 800322c:	2f00      	cmp	r7, #0
 800322e:	f000 80d8 	beq.w	80033e2 <_printf_i+0x1d2>
 8003232:	2f58      	cmp	r7, #88	; 0x58
 8003234:	f000 80a3 	beq.w	800337e <_printf_i+0x16e>
 8003238:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800323c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003240:	e03a      	b.n	80032b8 <_printf_i+0xa8>
 8003242:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003246:	2b15      	cmp	r3, #21
 8003248:	d8f6      	bhi.n	8003238 <_printf_i+0x28>
 800324a:	a101      	add	r1, pc, #4	; (adr r1, 8003250 <_printf_i+0x40>)
 800324c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003250:	080032a9 	.word	0x080032a9
 8003254:	080032bd 	.word	0x080032bd
 8003258:	08003239 	.word	0x08003239
 800325c:	08003239 	.word	0x08003239
 8003260:	08003239 	.word	0x08003239
 8003264:	08003239 	.word	0x08003239
 8003268:	080032bd 	.word	0x080032bd
 800326c:	08003239 	.word	0x08003239
 8003270:	08003239 	.word	0x08003239
 8003274:	08003239 	.word	0x08003239
 8003278:	08003239 	.word	0x08003239
 800327c:	080033c9 	.word	0x080033c9
 8003280:	080032ed 	.word	0x080032ed
 8003284:	080033ab 	.word	0x080033ab
 8003288:	08003239 	.word	0x08003239
 800328c:	08003239 	.word	0x08003239
 8003290:	080033eb 	.word	0x080033eb
 8003294:	08003239 	.word	0x08003239
 8003298:	080032ed 	.word	0x080032ed
 800329c:	08003239 	.word	0x08003239
 80032a0:	08003239 	.word	0x08003239
 80032a4:	080033b3 	.word	0x080033b3
 80032a8:	682b      	ldr	r3, [r5, #0]
 80032aa:	1d1a      	adds	r2, r3, #4
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	602a      	str	r2, [r5, #0]
 80032b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80032b8:	2301      	movs	r3, #1
 80032ba:	e0a3      	b.n	8003404 <_printf_i+0x1f4>
 80032bc:	6820      	ldr	r0, [r4, #0]
 80032be:	6829      	ldr	r1, [r5, #0]
 80032c0:	0606      	lsls	r6, r0, #24
 80032c2:	f101 0304 	add.w	r3, r1, #4
 80032c6:	d50a      	bpl.n	80032de <_printf_i+0xce>
 80032c8:	680e      	ldr	r6, [r1, #0]
 80032ca:	602b      	str	r3, [r5, #0]
 80032cc:	2e00      	cmp	r6, #0
 80032ce:	da03      	bge.n	80032d8 <_printf_i+0xc8>
 80032d0:	232d      	movs	r3, #45	; 0x2d
 80032d2:	4276      	negs	r6, r6
 80032d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032d8:	485e      	ldr	r0, [pc, #376]	; (8003454 <_printf_i+0x244>)
 80032da:	230a      	movs	r3, #10
 80032dc:	e019      	b.n	8003312 <_printf_i+0x102>
 80032de:	680e      	ldr	r6, [r1, #0]
 80032e0:	602b      	str	r3, [r5, #0]
 80032e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80032e6:	bf18      	it	ne
 80032e8:	b236      	sxthne	r6, r6
 80032ea:	e7ef      	b.n	80032cc <_printf_i+0xbc>
 80032ec:	682b      	ldr	r3, [r5, #0]
 80032ee:	6820      	ldr	r0, [r4, #0]
 80032f0:	1d19      	adds	r1, r3, #4
 80032f2:	6029      	str	r1, [r5, #0]
 80032f4:	0601      	lsls	r1, r0, #24
 80032f6:	d501      	bpl.n	80032fc <_printf_i+0xec>
 80032f8:	681e      	ldr	r6, [r3, #0]
 80032fa:	e002      	b.n	8003302 <_printf_i+0xf2>
 80032fc:	0646      	lsls	r6, r0, #25
 80032fe:	d5fb      	bpl.n	80032f8 <_printf_i+0xe8>
 8003300:	881e      	ldrh	r6, [r3, #0]
 8003302:	4854      	ldr	r0, [pc, #336]	; (8003454 <_printf_i+0x244>)
 8003304:	2f6f      	cmp	r7, #111	; 0x6f
 8003306:	bf0c      	ite	eq
 8003308:	2308      	moveq	r3, #8
 800330a:	230a      	movne	r3, #10
 800330c:	2100      	movs	r1, #0
 800330e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003312:	6865      	ldr	r5, [r4, #4]
 8003314:	60a5      	str	r5, [r4, #8]
 8003316:	2d00      	cmp	r5, #0
 8003318:	bfa2      	ittt	ge
 800331a:	6821      	ldrge	r1, [r4, #0]
 800331c:	f021 0104 	bicge.w	r1, r1, #4
 8003320:	6021      	strge	r1, [r4, #0]
 8003322:	b90e      	cbnz	r6, 8003328 <_printf_i+0x118>
 8003324:	2d00      	cmp	r5, #0
 8003326:	d04d      	beq.n	80033c4 <_printf_i+0x1b4>
 8003328:	4615      	mov	r5, r2
 800332a:	fbb6 f1f3 	udiv	r1, r6, r3
 800332e:	fb03 6711 	mls	r7, r3, r1, r6
 8003332:	5dc7      	ldrb	r7, [r0, r7]
 8003334:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003338:	4637      	mov	r7, r6
 800333a:	42bb      	cmp	r3, r7
 800333c:	460e      	mov	r6, r1
 800333e:	d9f4      	bls.n	800332a <_printf_i+0x11a>
 8003340:	2b08      	cmp	r3, #8
 8003342:	d10b      	bne.n	800335c <_printf_i+0x14c>
 8003344:	6823      	ldr	r3, [r4, #0]
 8003346:	07de      	lsls	r6, r3, #31
 8003348:	d508      	bpl.n	800335c <_printf_i+0x14c>
 800334a:	6923      	ldr	r3, [r4, #16]
 800334c:	6861      	ldr	r1, [r4, #4]
 800334e:	4299      	cmp	r1, r3
 8003350:	bfde      	ittt	le
 8003352:	2330      	movle	r3, #48	; 0x30
 8003354:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003358:	f105 35ff 	addle.w	r5, r5, #4294967295
 800335c:	1b52      	subs	r2, r2, r5
 800335e:	6122      	str	r2, [r4, #16]
 8003360:	f8cd a000 	str.w	sl, [sp]
 8003364:	464b      	mov	r3, r9
 8003366:	aa03      	add	r2, sp, #12
 8003368:	4621      	mov	r1, r4
 800336a:	4640      	mov	r0, r8
 800336c:	f7ff fee2 	bl	8003134 <_printf_common>
 8003370:	3001      	adds	r0, #1
 8003372:	d14c      	bne.n	800340e <_printf_i+0x1fe>
 8003374:	f04f 30ff 	mov.w	r0, #4294967295
 8003378:	b004      	add	sp, #16
 800337a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800337e:	4835      	ldr	r0, [pc, #212]	; (8003454 <_printf_i+0x244>)
 8003380:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003384:	6829      	ldr	r1, [r5, #0]
 8003386:	6823      	ldr	r3, [r4, #0]
 8003388:	f851 6b04 	ldr.w	r6, [r1], #4
 800338c:	6029      	str	r1, [r5, #0]
 800338e:	061d      	lsls	r5, r3, #24
 8003390:	d514      	bpl.n	80033bc <_printf_i+0x1ac>
 8003392:	07df      	lsls	r7, r3, #31
 8003394:	bf44      	itt	mi
 8003396:	f043 0320 	orrmi.w	r3, r3, #32
 800339a:	6023      	strmi	r3, [r4, #0]
 800339c:	b91e      	cbnz	r6, 80033a6 <_printf_i+0x196>
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	f023 0320 	bic.w	r3, r3, #32
 80033a4:	6023      	str	r3, [r4, #0]
 80033a6:	2310      	movs	r3, #16
 80033a8:	e7b0      	b.n	800330c <_printf_i+0xfc>
 80033aa:	6823      	ldr	r3, [r4, #0]
 80033ac:	f043 0320 	orr.w	r3, r3, #32
 80033b0:	6023      	str	r3, [r4, #0]
 80033b2:	2378      	movs	r3, #120	; 0x78
 80033b4:	4828      	ldr	r0, [pc, #160]	; (8003458 <_printf_i+0x248>)
 80033b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80033ba:	e7e3      	b.n	8003384 <_printf_i+0x174>
 80033bc:	0659      	lsls	r1, r3, #25
 80033be:	bf48      	it	mi
 80033c0:	b2b6      	uxthmi	r6, r6
 80033c2:	e7e6      	b.n	8003392 <_printf_i+0x182>
 80033c4:	4615      	mov	r5, r2
 80033c6:	e7bb      	b.n	8003340 <_printf_i+0x130>
 80033c8:	682b      	ldr	r3, [r5, #0]
 80033ca:	6826      	ldr	r6, [r4, #0]
 80033cc:	6961      	ldr	r1, [r4, #20]
 80033ce:	1d18      	adds	r0, r3, #4
 80033d0:	6028      	str	r0, [r5, #0]
 80033d2:	0635      	lsls	r5, r6, #24
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	d501      	bpl.n	80033dc <_printf_i+0x1cc>
 80033d8:	6019      	str	r1, [r3, #0]
 80033da:	e002      	b.n	80033e2 <_printf_i+0x1d2>
 80033dc:	0670      	lsls	r0, r6, #25
 80033de:	d5fb      	bpl.n	80033d8 <_printf_i+0x1c8>
 80033e0:	8019      	strh	r1, [r3, #0]
 80033e2:	2300      	movs	r3, #0
 80033e4:	6123      	str	r3, [r4, #16]
 80033e6:	4615      	mov	r5, r2
 80033e8:	e7ba      	b.n	8003360 <_printf_i+0x150>
 80033ea:	682b      	ldr	r3, [r5, #0]
 80033ec:	1d1a      	adds	r2, r3, #4
 80033ee:	602a      	str	r2, [r5, #0]
 80033f0:	681d      	ldr	r5, [r3, #0]
 80033f2:	6862      	ldr	r2, [r4, #4]
 80033f4:	2100      	movs	r1, #0
 80033f6:	4628      	mov	r0, r5
 80033f8:	f7fc ff12 	bl	8000220 <memchr>
 80033fc:	b108      	cbz	r0, 8003402 <_printf_i+0x1f2>
 80033fe:	1b40      	subs	r0, r0, r5
 8003400:	6060      	str	r0, [r4, #4]
 8003402:	6863      	ldr	r3, [r4, #4]
 8003404:	6123      	str	r3, [r4, #16]
 8003406:	2300      	movs	r3, #0
 8003408:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800340c:	e7a8      	b.n	8003360 <_printf_i+0x150>
 800340e:	6923      	ldr	r3, [r4, #16]
 8003410:	462a      	mov	r2, r5
 8003412:	4649      	mov	r1, r9
 8003414:	4640      	mov	r0, r8
 8003416:	47d0      	blx	sl
 8003418:	3001      	adds	r0, #1
 800341a:	d0ab      	beq.n	8003374 <_printf_i+0x164>
 800341c:	6823      	ldr	r3, [r4, #0]
 800341e:	079b      	lsls	r3, r3, #30
 8003420:	d413      	bmi.n	800344a <_printf_i+0x23a>
 8003422:	68e0      	ldr	r0, [r4, #12]
 8003424:	9b03      	ldr	r3, [sp, #12]
 8003426:	4298      	cmp	r0, r3
 8003428:	bfb8      	it	lt
 800342a:	4618      	movlt	r0, r3
 800342c:	e7a4      	b.n	8003378 <_printf_i+0x168>
 800342e:	2301      	movs	r3, #1
 8003430:	4632      	mov	r2, r6
 8003432:	4649      	mov	r1, r9
 8003434:	4640      	mov	r0, r8
 8003436:	47d0      	blx	sl
 8003438:	3001      	adds	r0, #1
 800343a:	d09b      	beq.n	8003374 <_printf_i+0x164>
 800343c:	3501      	adds	r5, #1
 800343e:	68e3      	ldr	r3, [r4, #12]
 8003440:	9903      	ldr	r1, [sp, #12]
 8003442:	1a5b      	subs	r3, r3, r1
 8003444:	42ab      	cmp	r3, r5
 8003446:	dcf2      	bgt.n	800342e <_printf_i+0x21e>
 8003448:	e7eb      	b.n	8003422 <_printf_i+0x212>
 800344a:	2500      	movs	r5, #0
 800344c:	f104 0619 	add.w	r6, r4, #25
 8003450:	e7f5      	b.n	800343e <_printf_i+0x22e>
 8003452:	bf00      	nop
 8003454:	080039d6 	.word	0x080039d6
 8003458:	080039e7 	.word	0x080039e7

0800345c <memcpy>:
 800345c:	440a      	add	r2, r1
 800345e:	4291      	cmp	r1, r2
 8003460:	f100 33ff 	add.w	r3, r0, #4294967295
 8003464:	d100      	bne.n	8003468 <memcpy+0xc>
 8003466:	4770      	bx	lr
 8003468:	b510      	push	{r4, lr}
 800346a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800346e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003472:	4291      	cmp	r1, r2
 8003474:	d1f9      	bne.n	800346a <memcpy+0xe>
 8003476:	bd10      	pop	{r4, pc}

08003478 <memmove>:
 8003478:	4288      	cmp	r0, r1
 800347a:	b510      	push	{r4, lr}
 800347c:	eb01 0402 	add.w	r4, r1, r2
 8003480:	d902      	bls.n	8003488 <memmove+0x10>
 8003482:	4284      	cmp	r4, r0
 8003484:	4623      	mov	r3, r4
 8003486:	d807      	bhi.n	8003498 <memmove+0x20>
 8003488:	1e43      	subs	r3, r0, #1
 800348a:	42a1      	cmp	r1, r4
 800348c:	d008      	beq.n	80034a0 <memmove+0x28>
 800348e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003492:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003496:	e7f8      	b.n	800348a <memmove+0x12>
 8003498:	4402      	add	r2, r0
 800349a:	4601      	mov	r1, r0
 800349c:	428a      	cmp	r2, r1
 800349e:	d100      	bne.n	80034a2 <memmove+0x2a>
 80034a0:	bd10      	pop	{r4, pc}
 80034a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80034a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80034aa:	e7f7      	b.n	800349c <memmove+0x24>

080034ac <_free_r>:
 80034ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80034ae:	2900      	cmp	r1, #0
 80034b0:	d044      	beq.n	800353c <_free_r+0x90>
 80034b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034b6:	9001      	str	r0, [sp, #4]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f1a1 0404 	sub.w	r4, r1, #4
 80034be:	bfb8      	it	lt
 80034c0:	18e4      	addlt	r4, r4, r3
 80034c2:	f000 f913 	bl	80036ec <__malloc_lock>
 80034c6:	4a1e      	ldr	r2, [pc, #120]	; (8003540 <_free_r+0x94>)
 80034c8:	9801      	ldr	r0, [sp, #4]
 80034ca:	6813      	ldr	r3, [r2, #0]
 80034cc:	b933      	cbnz	r3, 80034dc <_free_r+0x30>
 80034ce:	6063      	str	r3, [r4, #4]
 80034d0:	6014      	str	r4, [r2, #0]
 80034d2:	b003      	add	sp, #12
 80034d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80034d8:	f000 b90e 	b.w	80036f8 <__malloc_unlock>
 80034dc:	42a3      	cmp	r3, r4
 80034de:	d908      	bls.n	80034f2 <_free_r+0x46>
 80034e0:	6825      	ldr	r5, [r4, #0]
 80034e2:	1961      	adds	r1, r4, r5
 80034e4:	428b      	cmp	r3, r1
 80034e6:	bf01      	itttt	eq
 80034e8:	6819      	ldreq	r1, [r3, #0]
 80034ea:	685b      	ldreq	r3, [r3, #4]
 80034ec:	1949      	addeq	r1, r1, r5
 80034ee:	6021      	streq	r1, [r4, #0]
 80034f0:	e7ed      	b.n	80034ce <_free_r+0x22>
 80034f2:	461a      	mov	r2, r3
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	b10b      	cbz	r3, 80034fc <_free_r+0x50>
 80034f8:	42a3      	cmp	r3, r4
 80034fa:	d9fa      	bls.n	80034f2 <_free_r+0x46>
 80034fc:	6811      	ldr	r1, [r2, #0]
 80034fe:	1855      	adds	r5, r2, r1
 8003500:	42a5      	cmp	r5, r4
 8003502:	d10b      	bne.n	800351c <_free_r+0x70>
 8003504:	6824      	ldr	r4, [r4, #0]
 8003506:	4421      	add	r1, r4
 8003508:	1854      	adds	r4, r2, r1
 800350a:	42a3      	cmp	r3, r4
 800350c:	6011      	str	r1, [r2, #0]
 800350e:	d1e0      	bne.n	80034d2 <_free_r+0x26>
 8003510:	681c      	ldr	r4, [r3, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	6053      	str	r3, [r2, #4]
 8003516:	4421      	add	r1, r4
 8003518:	6011      	str	r1, [r2, #0]
 800351a:	e7da      	b.n	80034d2 <_free_r+0x26>
 800351c:	d902      	bls.n	8003524 <_free_r+0x78>
 800351e:	230c      	movs	r3, #12
 8003520:	6003      	str	r3, [r0, #0]
 8003522:	e7d6      	b.n	80034d2 <_free_r+0x26>
 8003524:	6825      	ldr	r5, [r4, #0]
 8003526:	1961      	adds	r1, r4, r5
 8003528:	428b      	cmp	r3, r1
 800352a:	bf04      	itt	eq
 800352c:	6819      	ldreq	r1, [r3, #0]
 800352e:	685b      	ldreq	r3, [r3, #4]
 8003530:	6063      	str	r3, [r4, #4]
 8003532:	bf04      	itt	eq
 8003534:	1949      	addeq	r1, r1, r5
 8003536:	6021      	streq	r1, [r4, #0]
 8003538:	6054      	str	r4, [r2, #4]
 800353a:	e7ca      	b.n	80034d2 <_free_r+0x26>
 800353c:	b003      	add	sp, #12
 800353e:	bd30      	pop	{r4, r5, pc}
 8003540:	20000350 	.word	0x20000350

08003544 <sbrk_aligned>:
 8003544:	b570      	push	{r4, r5, r6, lr}
 8003546:	4e0e      	ldr	r6, [pc, #56]	; (8003580 <sbrk_aligned+0x3c>)
 8003548:	460c      	mov	r4, r1
 800354a:	6831      	ldr	r1, [r6, #0]
 800354c:	4605      	mov	r5, r0
 800354e:	b911      	cbnz	r1, 8003556 <sbrk_aligned+0x12>
 8003550:	f000 f8bc 	bl	80036cc <_sbrk_r>
 8003554:	6030      	str	r0, [r6, #0]
 8003556:	4621      	mov	r1, r4
 8003558:	4628      	mov	r0, r5
 800355a:	f000 f8b7 	bl	80036cc <_sbrk_r>
 800355e:	1c43      	adds	r3, r0, #1
 8003560:	d00a      	beq.n	8003578 <sbrk_aligned+0x34>
 8003562:	1cc4      	adds	r4, r0, #3
 8003564:	f024 0403 	bic.w	r4, r4, #3
 8003568:	42a0      	cmp	r0, r4
 800356a:	d007      	beq.n	800357c <sbrk_aligned+0x38>
 800356c:	1a21      	subs	r1, r4, r0
 800356e:	4628      	mov	r0, r5
 8003570:	f000 f8ac 	bl	80036cc <_sbrk_r>
 8003574:	3001      	adds	r0, #1
 8003576:	d101      	bne.n	800357c <sbrk_aligned+0x38>
 8003578:	f04f 34ff 	mov.w	r4, #4294967295
 800357c:	4620      	mov	r0, r4
 800357e:	bd70      	pop	{r4, r5, r6, pc}
 8003580:	20000354 	.word	0x20000354

08003584 <_malloc_r>:
 8003584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003588:	1ccd      	adds	r5, r1, #3
 800358a:	f025 0503 	bic.w	r5, r5, #3
 800358e:	3508      	adds	r5, #8
 8003590:	2d0c      	cmp	r5, #12
 8003592:	bf38      	it	cc
 8003594:	250c      	movcc	r5, #12
 8003596:	2d00      	cmp	r5, #0
 8003598:	4607      	mov	r7, r0
 800359a:	db01      	blt.n	80035a0 <_malloc_r+0x1c>
 800359c:	42a9      	cmp	r1, r5
 800359e:	d905      	bls.n	80035ac <_malloc_r+0x28>
 80035a0:	230c      	movs	r3, #12
 80035a2:	603b      	str	r3, [r7, #0]
 80035a4:	2600      	movs	r6, #0
 80035a6:	4630      	mov	r0, r6
 80035a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035ac:	4e2e      	ldr	r6, [pc, #184]	; (8003668 <_malloc_r+0xe4>)
 80035ae:	f000 f89d 	bl	80036ec <__malloc_lock>
 80035b2:	6833      	ldr	r3, [r6, #0]
 80035b4:	461c      	mov	r4, r3
 80035b6:	bb34      	cbnz	r4, 8003606 <_malloc_r+0x82>
 80035b8:	4629      	mov	r1, r5
 80035ba:	4638      	mov	r0, r7
 80035bc:	f7ff ffc2 	bl	8003544 <sbrk_aligned>
 80035c0:	1c43      	adds	r3, r0, #1
 80035c2:	4604      	mov	r4, r0
 80035c4:	d14d      	bne.n	8003662 <_malloc_r+0xde>
 80035c6:	6834      	ldr	r4, [r6, #0]
 80035c8:	4626      	mov	r6, r4
 80035ca:	2e00      	cmp	r6, #0
 80035cc:	d140      	bne.n	8003650 <_malloc_r+0xcc>
 80035ce:	6823      	ldr	r3, [r4, #0]
 80035d0:	4631      	mov	r1, r6
 80035d2:	4638      	mov	r0, r7
 80035d4:	eb04 0803 	add.w	r8, r4, r3
 80035d8:	f000 f878 	bl	80036cc <_sbrk_r>
 80035dc:	4580      	cmp	r8, r0
 80035de:	d13a      	bne.n	8003656 <_malloc_r+0xd2>
 80035e0:	6821      	ldr	r1, [r4, #0]
 80035e2:	3503      	adds	r5, #3
 80035e4:	1a6d      	subs	r5, r5, r1
 80035e6:	f025 0503 	bic.w	r5, r5, #3
 80035ea:	3508      	adds	r5, #8
 80035ec:	2d0c      	cmp	r5, #12
 80035ee:	bf38      	it	cc
 80035f0:	250c      	movcc	r5, #12
 80035f2:	4629      	mov	r1, r5
 80035f4:	4638      	mov	r0, r7
 80035f6:	f7ff ffa5 	bl	8003544 <sbrk_aligned>
 80035fa:	3001      	adds	r0, #1
 80035fc:	d02b      	beq.n	8003656 <_malloc_r+0xd2>
 80035fe:	6823      	ldr	r3, [r4, #0]
 8003600:	442b      	add	r3, r5
 8003602:	6023      	str	r3, [r4, #0]
 8003604:	e00e      	b.n	8003624 <_malloc_r+0xa0>
 8003606:	6822      	ldr	r2, [r4, #0]
 8003608:	1b52      	subs	r2, r2, r5
 800360a:	d41e      	bmi.n	800364a <_malloc_r+0xc6>
 800360c:	2a0b      	cmp	r2, #11
 800360e:	d916      	bls.n	800363e <_malloc_r+0xba>
 8003610:	1961      	adds	r1, r4, r5
 8003612:	42a3      	cmp	r3, r4
 8003614:	6025      	str	r5, [r4, #0]
 8003616:	bf18      	it	ne
 8003618:	6059      	strne	r1, [r3, #4]
 800361a:	6863      	ldr	r3, [r4, #4]
 800361c:	bf08      	it	eq
 800361e:	6031      	streq	r1, [r6, #0]
 8003620:	5162      	str	r2, [r4, r5]
 8003622:	604b      	str	r3, [r1, #4]
 8003624:	4638      	mov	r0, r7
 8003626:	f104 060b 	add.w	r6, r4, #11
 800362a:	f000 f865 	bl	80036f8 <__malloc_unlock>
 800362e:	f026 0607 	bic.w	r6, r6, #7
 8003632:	1d23      	adds	r3, r4, #4
 8003634:	1af2      	subs	r2, r6, r3
 8003636:	d0b6      	beq.n	80035a6 <_malloc_r+0x22>
 8003638:	1b9b      	subs	r3, r3, r6
 800363a:	50a3      	str	r3, [r4, r2]
 800363c:	e7b3      	b.n	80035a6 <_malloc_r+0x22>
 800363e:	6862      	ldr	r2, [r4, #4]
 8003640:	42a3      	cmp	r3, r4
 8003642:	bf0c      	ite	eq
 8003644:	6032      	streq	r2, [r6, #0]
 8003646:	605a      	strne	r2, [r3, #4]
 8003648:	e7ec      	b.n	8003624 <_malloc_r+0xa0>
 800364a:	4623      	mov	r3, r4
 800364c:	6864      	ldr	r4, [r4, #4]
 800364e:	e7b2      	b.n	80035b6 <_malloc_r+0x32>
 8003650:	4634      	mov	r4, r6
 8003652:	6876      	ldr	r6, [r6, #4]
 8003654:	e7b9      	b.n	80035ca <_malloc_r+0x46>
 8003656:	230c      	movs	r3, #12
 8003658:	603b      	str	r3, [r7, #0]
 800365a:	4638      	mov	r0, r7
 800365c:	f000 f84c 	bl	80036f8 <__malloc_unlock>
 8003660:	e7a1      	b.n	80035a6 <_malloc_r+0x22>
 8003662:	6025      	str	r5, [r4, #0]
 8003664:	e7de      	b.n	8003624 <_malloc_r+0xa0>
 8003666:	bf00      	nop
 8003668:	20000350 	.word	0x20000350

0800366c <_realloc_r>:
 800366c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003670:	4680      	mov	r8, r0
 8003672:	4614      	mov	r4, r2
 8003674:	460e      	mov	r6, r1
 8003676:	b921      	cbnz	r1, 8003682 <_realloc_r+0x16>
 8003678:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800367c:	4611      	mov	r1, r2
 800367e:	f7ff bf81 	b.w	8003584 <_malloc_r>
 8003682:	b92a      	cbnz	r2, 8003690 <_realloc_r+0x24>
 8003684:	f7ff ff12 	bl	80034ac <_free_r>
 8003688:	4625      	mov	r5, r4
 800368a:	4628      	mov	r0, r5
 800368c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003690:	f000 f838 	bl	8003704 <_malloc_usable_size_r>
 8003694:	4284      	cmp	r4, r0
 8003696:	4607      	mov	r7, r0
 8003698:	d802      	bhi.n	80036a0 <_realloc_r+0x34>
 800369a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800369e:	d812      	bhi.n	80036c6 <_realloc_r+0x5a>
 80036a0:	4621      	mov	r1, r4
 80036a2:	4640      	mov	r0, r8
 80036a4:	f7ff ff6e 	bl	8003584 <_malloc_r>
 80036a8:	4605      	mov	r5, r0
 80036aa:	2800      	cmp	r0, #0
 80036ac:	d0ed      	beq.n	800368a <_realloc_r+0x1e>
 80036ae:	42bc      	cmp	r4, r7
 80036b0:	4622      	mov	r2, r4
 80036b2:	4631      	mov	r1, r6
 80036b4:	bf28      	it	cs
 80036b6:	463a      	movcs	r2, r7
 80036b8:	f7ff fed0 	bl	800345c <memcpy>
 80036bc:	4631      	mov	r1, r6
 80036be:	4640      	mov	r0, r8
 80036c0:	f7ff fef4 	bl	80034ac <_free_r>
 80036c4:	e7e1      	b.n	800368a <_realloc_r+0x1e>
 80036c6:	4635      	mov	r5, r6
 80036c8:	e7df      	b.n	800368a <_realloc_r+0x1e>
	...

080036cc <_sbrk_r>:
 80036cc:	b538      	push	{r3, r4, r5, lr}
 80036ce:	4d06      	ldr	r5, [pc, #24]	; (80036e8 <_sbrk_r+0x1c>)
 80036d0:	2300      	movs	r3, #0
 80036d2:	4604      	mov	r4, r0
 80036d4:	4608      	mov	r0, r1
 80036d6:	602b      	str	r3, [r5, #0]
 80036d8:	f7fd fd2e 	bl	8001138 <_sbrk>
 80036dc:	1c43      	adds	r3, r0, #1
 80036de:	d102      	bne.n	80036e6 <_sbrk_r+0x1a>
 80036e0:	682b      	ldr	r3, [r5, #0]
 80036e2:	b103      	cbz	r3, 80036e6 <_sbrk_r+0x1a>
 80036e4:	6023      	str	r3, [r4, #0]
 80036e6:	bd38      	pop	{r3, r4, r5, pc}
 80036e8:	20000358 	.word	0x20000358

080036ec <__malloc_lock>:
 80036ec:	4801      	ldr	r0, [pc, #4]	; (80036f4 <__malloc_lock+0x8>)
 80036ee:	f000 b811 	b.w	8003714 <__retarget_lock_acquire_recursive>
 80036f2:	bf00      	nop
 80036f4:	2000035c 	.word	0x2000035c

080036f8 <__malloc_unlock>:
 80036f8:	4801      	ldr	r0, [pc, #4]	; (8003700 <__malloc_unlock+0x8>)
 80036fa:	f000 b80c 	b.w	8003716 <__retarget_lock_release_recursive>
 80036fe:	bf00      	nop
 8003700:	2000035c 	.word	0x2000035c

08003704 <_malloc_usable_size_r>:
 8003704:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003708:	1f18      	subs	r0, r3, #4
 800370a:	2b00      	cmp	r3, #0
 800370c:	bfbc      	itt	lt
 800370e:	580b      	ldrlt	r3, [r1, r0]
 8003710:	18c0      	addlt	r0, r0, r3
 8003712:	4770      	bx	lr

08003714 <__retarget_lock_acquire_recursive>:
 8003714:	4770      	bx	lr

08003716 <__retarget_lock_release_recursive>:
 8003716:	4770      	bx	lr

08003718 <_init>:
 8003718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800371a:	bf00      	nop
 800371c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800371e:	bc08      	pop	{r3}
 8003720:	469e      	mov	lr, r3
 8003722:	4770      	bx	lr

08003724 <_fini>:
 8003724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003726:	bf00      	nop
 8003728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800372a:	bc08      	pop	{r3}
 800372c:	469e      	mov	lr, r3
 800372e:	4770      	bx	lr
