---
crate: stm32f0x2_hal
layout: gnatdoc
gnatdoc: {
name: "STM32_SVD.ADC",
qualified_name: "STM32_SVD.ADC",
signature: "stm32_svd.adc",
enclosing: "stm32_svd",
is_private: false,
documentation: "-------------\n Registers --\n-------------",
documentation_snippet: "",
array_types:    [
       {
       name: "CFGR2_JITOFF_D_Field_Array",
       qualified_name: "STM32_SVD.ADC.CFGR2_JITOFF_D_Field_Array",
       signature: "stm32_svd.adc.cfgr2_jitoff_d_field_array",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CFGR2_JITOFF_D_Field_Array is array (2 .. 3) of Boolean with\n   Component_Size => 1,\n   Size           => 2;",
       }   ,
       {
       name: "CHSELR_CHSEL_Field_Array",
       qualified_name: "STM32_SVD.ADC.CHSELR_CHSEL_Field_Array",
       signature: "stm32_svd.adc.chselr_chsel_field_array",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CHSELR_CHSEL_Field_Array is array (0 .. 18) of Boolean with\n   Component_Size => 1,\n   Size           => 19;",
       }   ,
   ]
,record_types:    [
       {
       name: "ADC_Peripheral",
       qualified_name: "STM32_SVD.ADC.ADC_Peripheral",
       signature: "stm32_svd.adc.adc_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type ADC_Peripheral is record\n   ISR : aliased ISR_Register;\n   IER : aliased IER_Register;\n   CR : aliased CR_Register;\n   CFGR1 : aliased CFGR1_Register;\n   CFGR2 : aliased CFGR2_Register;\n   SMPR : aliased SMPR_Register;\n   TR : aliased TR_Register;\n   CHSELR : aliased CHSELR_Register;\n   DR : aliased DR_Register;\n   CCR : aliased CCR_Register;\nend record with\n   Volatile;",
       }   ,
       {
       name: "CCR_Register",
       qualified_name: "STM32_SVD.ADC.CCR_Register",
       signature: "stm32_svd.adc.ccr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CCR_Register is record\n   Reserved_0_21 : HAL.UInt22 := 16#0#;\n   VREFEN : Boolean := False;\n   TSEN : Boolean := False;\n   VBATEN : Boolean := False;\n   Reserved_25_31 : HAL.UInt7 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CFGR1_Register",
       qualified_name: "STM32_SVD.ADC.CFGR1_Register",
       signature: "stm32_svd.adc.cfgr1_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CFGR1_Register is record\n   DMAEN : Boolean := False;\n   DMACFG : Boolean := False;\n   SCANDIR : Boolean := False;\n   RES : CFGR1_RES_Field := 16#0#;\n   ALIGN : Boolean := False;\n   EXTSEL : CFGR1_EXTSEL_Field := 16#0#;\n   Reserved_9_9 : HAL.Bit := 16#0#;\n   EXTEN : CFGR1_EXTEN_Field := 16#0#;\n   OVRMOD : Boolean := False;\n   CONT : Boolean := False;\n   AUTDLY : Boolean := False;\n   AUTOFF : Boolean := False;\n   DISCEN : Boolean := False;\n   Reserved_17_21 : HAL.UInt5 := 16#0#;\n   AWDSGL : Boolean := False;\n   AWDEN : Boolean := False;\n   Reserved_24_25 : HAL.UInt2 := 16#0#;\n   AWDCH : CFGR1_AWDCH_Field := 16#0#;\n   Reserved_31_31 : HAL.Bit := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CFGR2_JITOFF_D_Field",
       qualified_name: "STM32_SVD.ADC.CFGR2_JITOFF_D_Field",
       signature: "stm32_svd.adc.cfgr2_jitoff_d_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CFGR2_JITOFF_D_Field (As_Array : Boolean := False) is record\n   case As_Array is\n      when False =>\n         Val : HAL.UInt2;\n      when True =>\n         Arr : CFGR2_JITOFF_D_Field_Array;\n   end case;\nend record with\n   Unchecked_Union,\n   Size => 2;",
       }   ,
       {
       name: "CFGR2_Register",
       qualified_name: "STM32_SVD.ADC.CFGR2_Register",
       signature: "stm32_svd.adc.cfgr2_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CFGR2_Register is record\n   Reserved_0_29 : HAL.UInt30 := 16#8000#;\n   JITOFF_D : CFGR2_JITOFF_D_Field := (As_Array => False, Val => 16#0#);\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CHSELR_CHSEL_Field",
       qualified_name: "STM32_SVD.ADC.CHSELR_CHSEL_Field",
       signature: "stm32_svd.adc.chselr_chsel_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CHSELR_CHSEL_Field (As_Array : Boolean := False) is record\n   case As_Array is\n      when False =>\n         Val : HAL.UInt19;\n      when True =>\n         Arr : CHSELR_CHSEL_Field_Array;\n   end case;\nend record with\n   Unchecked_Union,\n   Size => 19;",
       }   ,
       {
       name: "CHSELR_Register",
       qualified_name: "STM32_SVD.ADC.CHSELR_Register",
       signature: "stm32_svd.adc.chselr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CHSELR_Register is record\n   CHSEL : CHSELR_CHSEL_Field := (As_Array => False, Val => 16#0#);\n   Reserved_19_31 : HAL.UInt13 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "CR_Register",
       qualified_name: "STM32_SVD.ADC.CR_Register",
       signature: "stm32_svd.adc.cr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CR_Register is record\n   ADEN : Boolean := False;\n   ADDIS : Boolean := False;\n   ADSTART : Boolean := False;\n   Reserved_3_3 : HAL.Bit := 16#0#;\n   ADSTP : Boolean := False;\n   Reserved_5_30 : HAL.UInt26 := 16#0#;\n   ADCAL : Boolean := False;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "DR_Register",
       qualified_name: "STM32_SVD.ADC.DR_Register",
       signature: "stm32_svd.adc.dr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DR_Register is record\n   DATA : DR_DATA_Field;\n   Reserved_16_31 : HAL.UInt16;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "IER_Register",
       qualified_name: "STM32_SVD.ADC.IER_Register",
       signature: "stm32_svd.adc.ier_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type IER_Register is record\n   ADRDYIE : Boolean := False;\n   EOSMPIE : Boolean := False;\n   EOCIE : Boolean := False;\n   EOSIE : Boolean := False;\n   OVRIE : Boolean := False;\n   Reserved_5_6 : HAL.UInt2 := 16#0#;\n   AWDIE : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "ISR_Register",
       qualified_name: "STM32_SVD.ADC.ISR_Register",
       signature: "stm32_svd.adc.isr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type ISR_Register is record\n   ADRDY : Boolean := False;\n   EOSMP : Boolean := False;\n   EOC : Boolean := False;\n   EOS : Boolean := False;\n   OVR : Boolean := False;\n   Reserved_5_6 : HAL.UInt2 := 16#0#;\n   AWD : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "SMPR_Register",
       qualified_name: "STM32_SVD.ADC.SMPR_Register",
       signature: "stm32_svd.adc.smpr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type SMPR_Register is record\n   SMPR : SMPR_SMPR_Field := 16#0#;\n   Reserved_3_31 : HAL.UInt29 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
       {
       name: "TR_Register",
       qualified_name: "STM32_SVD.ADC.TR_Register",
       signature: "stm32_svd.adc.tr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type TR_Register is record\n   LT : TR_LT_Field := 16#FFF#;\n   Reserved_12_15 : HAL.UInt4 := 16#0#;\n   HT : TR_HT_Field := 16#0#;\n   Reserved_28_31 : HAL.UInt4 := 16#0#;\nend record with\n   Volatile_Full_Access,\n   Object_Size => 32,\n   Bit_Order   => System.Low_Order_First;",
       }   ,
   ]
,subtypes:    [
       {
       name: "CFGR1_AWDCH_Field",
       qualified_name: "STM32_SVD.ADC.CFGR1_AWDCH_Field",
       signature: "stm32_svd.adc.cfgr1_awdch_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CFGR1_AWDCH_Field is HAL.UInt5;",
       }   ,
       {
       name: "CFGR1_EXTEN_Field",
       qualified_name: "STM32_SVD.ADC.CFGR1_EXTEN_Field",
       signature: "stm32_svd.adc.cfgr1_exten_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CFGR1_EXTEN_Field is HAL.UInt2;",
       }   ,
       {
       name: "CFGR1_EXTSEL_Field",
       qualified_name: "STM32_SVD.ADC.CFGR1_EXTSEL_Field",
       signature: "stm32_svd.adc.cfgr1_extsel_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CFGR1_EXTSEL_Field is HAL.UInt3;",
       }   ,
       {
       name: "CFGR1_RES_Field",
       qualified_name: "STM32_SVD.ADC.CFGR1_RES_Field",
       signature: "stm32_svd.adc.cfgr1_res_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CFGR1_RES_Field is HAL.UInt2;",
       }   ,
       {
       name: "DR_DATA_Field",
       qualified_name: "STM32_SVD.ADC.DR_DATA_Field",
       signature: "stm32_svd.adc.dr_data_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype DR_DATA_Field is HAL.UInt16;",
       }   ,
       {
       name: "SMPR_SMPR_Field",
       qualified_name: "STM32_SVD.ADC.SMPR_SMPR_Field",
       signature: "stm32_svd.adc.smpr_smpr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype SMPR_SMPR_Field is HAL.UInt3;",
       }   ,
       {
       name: "TR_HT_Field",
       qualified_name: "STM32_SVD.ADC.TR_HT_Field",
       signature: "stm32_svd.adc.tr_ht_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype TR_HT_Field is HAL.UInt12;",
       }   ,
       {
       name: "TR_LT_Field",
       qualified_name: "STM32_SVD.ADC.TR_LT_Field",
       signature: "stm32_svd.adc.tr_lt_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype TR_LT_Field is HAL.UInt12;",
       }   ,
   ]
,variables:    [
       {
       name: "ADC_Periph",
       qualified_name: "STM32_SVD.ADC.ADC_Periph",
       signature: "stm32_svd.adc.adc_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "ADC_Periph : aliased ADC_Peripheral with\n   Import,\n   Address => ADC_Base;",
       }   ,
   ]
,}
---
