
LDR.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001f20  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00001f20  00001fb4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000001  00800068  00800068  00001fbc  2**0
                  ALLOC
  3 .stab         00001974  00000000  00000000  00001fbc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000b00  00000000  00000000  00003930  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00004430  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00004570  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000046e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006329  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00007214  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00007fc4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00008124  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000083b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008b7f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	a9 36       	cpi	r26, 0x69	; 105
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e0 e2       	ldi	r30, 0x20	; 32
      78:	ff e1       	ldi	r31, 0x1F	; 31
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 21 0e 	call	0x1c42	; 0x1c42 <main>
      8a:	0c 94 8e 0f 	jmp	0x1f1c	; 0x1f1c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 57 0f 	jmp	0x1eae	; 0x1eae <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 73 0f 	jmp	0x1ee6	; 0x1ee6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 63 0f 	jmp	0x1ec6	; 0x1ec6 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 7f 0f 	jmp	0x1efe	; 0x1efe <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 63 0f 	jmp	0x1ec6	; 0x1ec6 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 7f 0f 	jmp	0x1efe	; 0x1efe <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 57 0f 	jmp	0x1eae	; 0x1eae <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 73 0f 	jmp	0x1ee6	; 0x1ee6 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 63 0f 	jmp	0x1ec6	; 0x1ec6 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 7f 0f 	jmp	0x1efe	; 0x1efe <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 63 0f 	jmp	0x1ec6	; 0x1ec6 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 7f 0f 	jmp	0x1efe	; 0x1efe <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 63 0f 	jmp	0x1ec6	; 0x1ec6 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 7f 0f 	jmp	0x1efe	; 0x1efe <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 67 0f 	jmp	0x1ece	; 0x1ece <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 83 0f 	jmp	0x1f06	; 0x1f06 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <ADC_Int>:
	set_bit(ADCSRA,ADPS2);
	//SELECT presscaller=32
}*/

void ADC_Int(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	ADMUX |=(1<<6);
     b4e:	a7 e2       	ldi	r26, 0x27	; 39
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e7 e2       	ldi	r30, 0x27	; 39
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	80 64       	ori	r24, 0x40	; 64
     b5a:	8c 93       	st	X, r24
	//SET VREF
	ADCSRA|=(1<<7)|(1<<2)|(1<<0);
     b5c:	a6 e2       	ldi	r26, 0x26	; 38
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	e6 e2       	ldi	r30, 0x26	; 38
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	85 68       	ori	r24, 0x85	; 133
     b68:	8c 93       	st	X, r24
	//ENABLE ADC
	//SELECT PRESSSCALR=32
}
     b6a:	cf 91       	pop	r28
     b6c:	df 91       	pop	r29
     b6e:	08 95       	ret

00000b70 <ADC_Read>:

u16 ADC_Read(u8 ch)
{
     b70:	df 93       	push	r29
     b72:	cf 93       	push	r28
     b74:	0f 92       	push	r0
     b76:	cd b7       	in	r28, 0x3d	; 61
     b78:	de b7       	in	r29, 0x3e	; 62
     b7a:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= 0b11100000;
     b7c:	a7 e2       	ldi	r26, 0x27	; 39
     b7e:	b0 e0       	ldi	r27, 0x00	; 0
     b80:	e7 e2       	ldi	r30, 0x27	; 39
     b82:	f0 e0       	ldi	r31, 0x00	; 0
     b84:	80 81       	ld	r24, Z
     b86:	80 7e       	andi	r24, 0xE0	; 224
     b88:	8c 93       	st	X, r24
	ADMUX |= ch;
     b8a:	a7 e2       	ldi	r26, 0x27	; 39
     b8c:	b0 e0       	ldi	r27, 0x00	; 0
     b8e:	e7 e2       	ldi	r30, 0x27	; 39
     b90:	f0 e0       	ldi	r31, 0x00	; 0
     b92:	90 81       	ld	r25, Z
     b94:	89 81       	ldd	r24, Y+1	; 0x01
     b96:	89 2b       	or	r24, r25
     b98:	8c 93       	st	X, r24
	ADCSRA|=(1<<6);
     b9a:	a6 e2       	ldi	r26, 0x26	; 38
     b9c:	b0 e0       	ldi	r27, 0x00	; 0
     b9e:	e6 e2       	ldi	r30, 0x26	; 38
     ba0:	f0 e0       	ldi	r31, 0x00	; 0
     ba2:	80 81       	ld	r24, Z
     ba4:	80 64       	ori	r24, 0x40	; 64
     ba6:	8c 93       	st	X, r24
	while(!(ADCSRA&(1<<4)));
     ba8:	e6 e2       	ldi	r30, 0x26	; 38
     baa:	f0 e0       	ldi	r31, 0x00	; 0
     bac:	80 81       	ld	r24, Z
     bae:	88 2f       	mov	r24, r24
     bb0:	90 e0       	ldi	r25, 0x00	; 0
     bb2:	80 71       	andi	r24, 0x10	; 16
     bb4:	90 70       	andi	r25, 0x00	; 0
     bb6:	00 97       	sbiw	r24, 0x00	; 0
     bb8:	b9 f3       	breq	.-18     	; 0xba8 <ADC_Read+0x38>
	ADCSRA|=(1<<4);
     bba:	a6 e2       	ldi	r26, 0x26	; 38
     bbc:	b0 e0       	ldi	r27, 0x00	; 0
     bbe:	e6 e2       	ldi	r30, 0x26	; 38
     bc0:	f0 e0       	ldi	r31, 0x00	; 0
     bc2:	80 81       	ld	r24, Z
     bc4:	80 61       	ori	r24, 0x10	; 16
     bc6:	8c 93       	st	X, r24
	//reset adc flag
	return (ADC);
     bc8:	e4 e2       	ldi	r30, 0x24	; 36
     bca:	f0 e0       	ldi	r31, 0x00	; 0
     bcc:	80 81       	ld	r24, Z
     bce:	91 81       	ldd	r25, Z+1	; 0x01

}
     bd0:	0f 90       	pop	r0
     bd2:	cf 91       	pop	r28
     bd4:	df 91       	pop	r29
     bd6:	08 95       	ret

00000bd8 <DIO_VidSetDir>:
#include "registers.h"
#include "DIO.h"


void DIO_VidSetDir(u8 port, u8 pin, u8 dir)
{
     bd8:	df 93       	push	r29
     bda:	cf 93       	push	r28
     bdc:	00 d0       	rcall	.+0      	; 0xbde <DIO_VidSetDir+0x6>
     bde:	00 d0       	rcall	.+0      	; 0xbe0 <DIO_VidSetDir+0x8>
     be0:	0f 92       	push	r0
     be2:	cd b7       	in	r28, 0x3d	; 61
     be4:	de b7       	in	r29, 0x3e	; 62
     be6:	89 83       	std	Y+1, r24	; 0x01
     be8:	6a 83       	std	Y+2, r22	; 0x02
     bea:	4b 83       	std	Y+3, r20	; 0x03
	switch(port){
     bec:	89 81       	ldd	r24, Y+1	; 0x01
     bee:	28 2f       	mov	r18, r24
     bf0:	30 e0       	ldi	r19, 0x00	; 0
     bf2:	3d 83       	std	Y+5, r19	; 0x05
     bf4:	2c 83       	std	Y+4, r18	; 0x04
     bf6:	8c 81       	ldd	r24, Y+4	; 0x04
     bf8:	9d 81       	ldd	r25, Y+5	; 0x05
     bfa:	81 30       	cpi	r24, 0x01	; 1
     bfc:	91 05       	cpc	r25, r1
     bfe:	09 f4       	brne	.+2      	; 0xc02 <DIO_VidSetDir+0x2a>
     c00:	46 c0       	rjmp	.+140    	; 0xc8e <DIO_VidSetDir+0xb6>
     c02:	2c 81       	ldd	r18, Y+4	; 0x04
     c04:	3d 81       	ldd	r19, Y+5	; 0x05
     c06:	22 30       	cpi	r18, 0x02	; 2
     c08:	31 05       	cpc	r19, r1
     c0a:	2c f4       	brge	.+10     	; 0xc16 <DIO_VidSetDir+0x3e>
     c0c:	8c 81       	ldd	r24, Y+4	; 0x04
     c0e:	9d 81       	ldd	r25, Y+5	; 0x05
     c10:	00 97       	sbiw	r24, 0x00	; 0
     c12:	71 f0       	breq	.+28     	; 0xc30 <DIO_VidSetDir+0x58>
     c14:	c7 c0       	rjmp	.+398    	; 0xda4 <DIO_VidSetDir+0x1cc>
     c16:	2c 81       	ldd	r18, Y+4	; 0x04
     c18:	3d 81       	ldd	r19, Y+5	; 0x05
     c1a:	22 30       	cpi	r18, 0x02	; 2
     c1c:	31 05       	cpc	r19, r1
     c1e:	09 f4       	brne	.+2      	; 0xc22 <DIO_VidSetDir+0x4a>
     c20:	65 c0       	rjmp	.+202    	; 0xcec <DIO_VidSetDir+0x114>
     c22:	8c 81       	ldd	r24, Y+4	; 0x04
     c24:	9d 81       	ldd	r25, Y+5	; 0x05
     c26:	83 30       	cpi	r24, 0x03	; 3
     c28:	91 05       	cpc	r25, r1
     c2a:	09 f4       	brne	.+2      	; 0xc2e <DIO_VidSetDir+0x56>
     c2c:	8e c0       	rjmp	.+284    	; 0xd4a <DIO_VidSetDir+0x172>
     c2e:	ba c0       	rjmp	.+372    	; 0xda4 <DIO_VidSetDir+0x1cc>

	case A:

		if(dir == input)
     c30:	8b 81       	ldd	r24, Y+3	; 0x03
     c32:	88 23       	and	r24, r24
     c34:	a1 f4       	brne	.+40     	; 0xc5e <DIO_VidSetDir+0x86>
		{
			clr_bit(DDRA,pin);
     c36:	aa e3       	ldi	r26, 0x3A	; 58
     c38:	b0 e0       	ldi	r27, 0x00	; 0
     c3a:	ea e3       	ldi	r30, 0x3A	; 58
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	80 81       	ld	r24, Z
     c40:	48 2f       	mov	r20, r24
     c42:	8a 81       	ldd	r24, Y+2	; 0x02
     c44:	28 2f       	mov	r18, r24
     c46:	30 e0       	ldi	r19, 0x00	; 0
     c48:	81 e0       	ldi	r24, 0x01	; 1
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	02 2e       	mov	r0, r18
     c4e:	02 c0       	rjmp	.+4      	; 0xc54 <DIO_VidSetDir+0x7c>
     c50:	88 0f       	add	r24, r24
     c52:	99 1f       	adc	r25, r25
     c54:	0a 94       	dec	r0
     c56:	e2 f7       	brpl	.-8      	; 0xc50 <DIO_VidSetDir+0x78>
     c58:	80 95       	com	r24
     c5a:	84 23       	and	r24, r20
     c5c:	8c 93       	st	X, r24
		}
		if(dir == output)
     c5e:	8b 81       	ldd	r24, Y+3	; 0x03
     c60:	81 30       	cpi	r24, 0x01	; 1
     c62:	09 f0       	breq	.+2      	; 0xc66 <DIO_VidSetDir+0x8e>
     c64:	9f c0       	rjmp	.+318    	; 0xda4 <DIO_VidSetDir+0x1cc>
		{
			set_bit(DDRA,pin);
     c66:	aa e3       	ldi	r26, 0x3A	; 58
     c68:	b0 e0       	ldi	r27, 0x00	; 0
     c6a:	ea e3       	ldi	r30, 0x3A	; 58
     c6c:	f0 e0       	ldi	r31, 0x00	; 0
     c6e:	80 81       	ld	r24, Z
     c70:	48 2f       	mov	r20, r24
     c72:	8a 81       	ldd	r24, Y+2	; 0x02
     c74:	28 2f       	mov	r18, r24
     c76:	30 e0       	ldi	r19, 0x00	; 0
     c78:	81 e0       	ldi	r24, 0x01	; 1
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	02 2e       	mov	r0, r18
     c7e:	02 c0       	rjmp	.+4      	; 0xc84 <DIO_VidSetDir+0xac>
     c80:	88 0f       	add	r24, r24
     c82:	99 1f       	adc	r25, r25
     c84:	0a 94       	dec	r0
     c86:	e2 f7       	brpl	.-8      	; 0xc80 <DIO_VidSetDir+0xa8>
     c88:	84 2b       	or	r24, r20
     c8a:	8c 93       	st	X, r24
     c8c:	8b c0       	rjmp	.+278    	; 0xda4 <DIO_VidSetDir+0x1cc>
		}
	break;

	case B:
			if(dir == input)
     c8e:	8b 81       	ldd	r24, Y+3	; 0x03
     c90:	88 23       	and	r24, r24
     c92:	a1 f4       	brne	.+40     	; 0xcbc <DIO_VidSetDir+0xe4>
			{
				clr_bit(DDRB,pin);
     c94:	a7 e3       	ldi	r26, 0x37	; 55
     c96:	b0 e0       	ldi	r27, 0x00	; 0
     c98:	e7 e3       	ldi	r30, 0x37	; 55
     c9a:	f0 e0       	ldi	r31, 0x00	; 0
     c9c:	80 81       	ld	r24, Z
     c9e:	48 2f       	mov	r20, r24
     ca0:	8a 81       	ldd	r24, Y+2	; 0x02
     ca2:	28 2f       	mov	r18, r24
     ca4:	30 e0       	ldi	r19, 0x00	; 0
     ca6:	81 e0       	ldi	r24, 0x01	; 1
     ca8:	90 e0       	ldi	r25, 0x00	; 0
     caa:	02 2e       	mov	r0, r18
     cac:	02 c0       	rjmp	.+4      	; 0xcb2 <DIO_VidSetDir+0xda>
     cae:	88 0f       	add	r24, r24
     cb0:	99 1f       	adc	r25, r25
     cb2:	0a 94       	dec	r0
     cb4:	e2 f7       	brpl	.-8      	; 0xcae <DIO_VidSetDir+0xd6>
     cb6:	80 95       	com	r24
     cb8:	84 23       	and	r24, r20
     cba:	8c 93       	st	X, r24
			}
			if(dir == output)
     cbc:	8b 81       	ldd	r24, Y+3	; 0x03
     cbe:	81 30       	cpi	r24, 0x01	; 1
     cc0:	09 f0       	breq	.+2      	; 0xcc4 <DIO_VidSetDir+0xec>
     cc2:	70 c0       	rjmp	.+224    	; 0xda4 <DIO_VidSetDir+0x1cc>
			{
				set_bit(DDRB,pin);
     cc4:	a7 e3       	ldi	r26, 0x37	; 55
     cc6:	b0 e0       	ldi	r27, 0x00	; 0
     cc8:	e7 e3       	ldi	r30, 0x37	; 55
     cca:	f0 e0       	ldi	r31, 0x00	; 0
     ccc:	80 81       	ld	r24, Z
     cce:	48 2f       	mov	r20, r24
     cd0:	8a 81       	ldd	r24, Y+2	; 0x02
     cd2:	28 2f       	mov	r18, r24
     cd4:	30 e0       	ldi	r19, 0x00	; 0
     cd6:	81 e0       	ldi	r24, 0x01	; 1
     cd8:	90 e0       	ldi	r25, 0x00	; 0
     cda:	02 2e       	mov	r0, r18
     cdc:	02 c0       	rjmp	.+4      	; 0xce2 <DIO_VidSetDir+0x10a>
     cde:	88 0f       	add	r24, r24
     ce0:	99 1f       	adc	r25, r25
     ce2:	0a 94       	dec	r0
     ce4:	e2 f7       	brpl	.-8      	; 0xcde <DIO_VidSetDir+0x106>
     ce6:	84 2b       	or	r24, r20
     ce8:	8c 93       	st	X, r24
     cea:	5c c0       	rjmp	.+184    	; 0xda4 <DIO_VidSetDir+0x1cc>
			}
	break;

	case C:
			if(dir == input)
     cec:	8b 81       	ldd	r24, Y+3	; 0x03
     cee:	88 23       	and	r24, r24
     cf0:	a1 f4       	brne	.+40     	; 0xd1a <DIO_VidSetDir+0x142>
			{
				clr_bit(DDRC,pin);
     cf2:	a4 e3       	ldi	r26, 0x34	; 52
     cf4:	b0 e0       	ldi	r27, 0x00	; 0
     cf6:	e4 e3       	ldi	r30, 0x34	; 52
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	80 81       	ld	r24, Z
     cfc:	48 2f       	mov	r20, r24
     cfe:	8a 81       	ldd	r24, Y+2	; 0x02
     d00:	28 2f       	mov	r18, r24
     d02:	30 e0       	ldi	r19, 0x00	; 0
     d04:	81 e0       	ldi	r24, 0x01	; 1
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	02 2e       	mov	r0, r18
     d0a:	02 c0       	rjmp	.+4      	; 0xd10 <DIO_VidSetDir+0x138>
     d0c:	88 0f       	add	r24, r24
     d0e:	99 1f       	adc	r25, r25
     d10:	0a 94       	dec	r0
     d12:	e2 f7       	brpl	.-8      	; 0xd0c <DIO_VidSetDir+0x134>
     d14:	80 95       	com	r24
     d16:	84 23       	and	r24, r20
     d18:	8c 93       	st	X, r24
			}
			if(dir == output)
     d1a:	8b 81       	ldd	r24, Y+3	; 0x03
     d1c:	81 30       	cpi	r24, 0x01	; 1
     d1e:	09 f0       	breq	.+2      	; 0xd22 <DIO_VidSetDir+0x14a>
     d20:	41 c0       	rjmp	.+130    	; 0xda4 <DIO_VidSetDir+0x1cc>
			{
				set_bit(DDRC,pin);
     d22:	a4 e3       	ldi	r26, 0x34	; 52
     d24:	b0 e0       	ldi	r27, 0x00	; 0
     d26:	e4 e3       	ldi	r30, 0x34	; 52
     d28:	f0 e0       	ldi	r31, 0x00	; 0
     d2a:	80 81       	ld	r24, Z
     d2c:	48 2f       	mov	r20, r24
     d2e:	8a 81       	ldd	r24, Y+2	; 0x02
     d30:	28 2f       	mov	r18, r24
     d32:	30 e0       	ldi	r19, 0x00	; 0
     d34:	81 e0       	ldi	r24, 0x01	; 1
     d36:	90 e0       	ldi	r25, 0x00	; 0
     d38:	02 2e       	mov	r0, r18
     d3a:	02 c0       	rjmp	.+4      	; 0xd40 <DIO_VidSetDir+0x168>
     d3c:	88 0f       	add	r24, r24
     d3e:	99 1f       	adc	r25, r25
     d40:	0a 94       	dec	r0
     d42:	e2 f7       	brpl	.-8      	; 0xd3c <DIO_VidSetDir+0x164>
     d44:	84 2b       	or	r24, r20
     d46:	8c 93       	st	X, r24
     d48:	2d c0       	rjmp	.+90     	; 0xda4 <DIO_VidSetDir+0x1cc>
			}
	break;

	case D:
			if(dir == input)
     d4a:	8b 81       	ldd	r24, Y+3	; 0x03
     d4c:	88 23       	and	r24, r24
     d4e:	a1 f4       	brne	.+40     	; 0xd78 <DIO_VidSetDir+0x1a0>

				clr_bit(DDRD,pin);
     d50:	a1 e3       	ldi	r26, 0x31	; 49
     d52:	b0 e0       	ldi	r27, 0x00	; 0
     d54:	e1 e3       	ldi	r30, 0x31	; 49
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	80 81       	ld	r24, Z
     d5a:	48 2f       	mov	r20, r24
     d5c:	8a 81       	ldd	r24, Y+2	; 0x02
     d5e:	28 2f       	mov	r18, r24
     d60:	30 e0       	ldi	r19, 0x00	; 0
     d62:	81 e0       	ldi	r24, 0x01	; 1
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	02 2e       	mov	r0, r18
     d68:	02 c0       	rjmp	.+4      	; 0xd6e <DIO_VidSetDir+0x196>
     d6a:	88 0f       	add	r24, r24
     d6c:	99 1f       	adc	r25, r25
     d6e:	0a 94       	dec	r0
     d70:	e2 f7       	brpl	.-8      	; 0xd6a <DIO_VidSetDir+0x192>
     d72:	80 95       	com	r24
     d74:	84 23       	and	r24, r20
     d76:	8c 93       	st	X, r24

			if(dir == output)
     d78:	8b 81       	ldd	r24, Y+3	; 0x03
     d7a:	81 30       	cpi	r24, 0x01	; 1
     d7c:	99 f4       	brne	.+38     	; 0xda4 <DIO_VidSetDir+0x1cc>
				set_bit(DDRD,pin);
     d7e:	a1 e3       	ldi	r26, 0x31	; 49
     d80:	b0 e0       	ldi	r27, 0x00	; 0
     d82:	e1 e3       	ldi	r30, 0x31	; 49
     d84:	f0 e0       	ldi	r31, 0x00	; 0
     d86:	80 81       	ld	r24, Z
     d88:	48 2f       	mov	r20, r24
     d8a:	8a 81       	ldd	r24, Y+2	; 0x02
     d8c:	28 2f       	mov	r18, r24
     d8e:	30 e0       	ldi	r19, 0x00	; 0
     d90:	81 e0       	ldi	r24, 0x01	; 1
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	02 2e       	mov	r0, r18
     d96:	02 c0       	rjmp	.+4      	; 0xd9c <DIO_VidSetDir+0x1c4>
     d98:	88 0f       	add	r24, r24
     d9a:	99 1f       	adc	r25, r25
     d9c:	0a 94       	dec	r0
     d9e:	e2 f7       	brpl	.-8      	; 0xd98 <DIO_VidSetDir+0x1c0>
     da0:	84 2b       	or	r24, r20
     da2:	8c 93       	st	X, r24

	break;
}//end of switch
}//end of function
     da4:	0f 90       	pop	r0
     da6:	0f 90       	pop	r0
     da8:	0f 90       	pop	r0
     daa:	0f 90       	pop	r0
     dac:	0f 90       	pop	r0
     dae:	cf 91       	pop	r28
     db0:	df 91       	pop	r29
     db2:	08 95       	ret

00000db4 <DIO_VidWriteValue>:

void DIO_VidWriteValue(u8 port, u8 pin, u8 value)
{
     db4:	df 93       	push	r29
     db6:	cf 93       	push	r28
     db8:	00 d0       	rcall	.+0      	; 0xdba <DIO_VidWriteValue+0x6>
     dba:	00 d0       	rcall	.+0      	; 0xdbc <DIO_VidWriteValue+0x8>
     dbc:	0f 92       	push	r0
     dbe:	cd b7       	in	r28, 0x3d	; 61
     dc0:	de b7       	in	r29, 0x3e	; 62
     dc2:	89 83       	std	Y+1, r24	; 0x01
     dc4:	6a 83       	std	Y+2, r22	; 0x02
     dc6:	4b 83       	std	Y+3, r20	; 0x03
	switch(port){
     dc8:	89 81       	ldd	r24, Y+1	; 0x01
     dca:	28 2f       	mov	r18, r24
     dcc:	30 e0       	ldi	r19, 0x00	; 0
     dce:	3d 83       	std	Y+5, r19	; 0x05
     dd0:	2c 83       	std	Y+4, r18	; 0x04
     dd2:	8c 81       	ldd	r24, Y+4	; 0x04
     dd4:	9d 81       	ldd	r25, Y+5	; 0x05
     dd6:	81 30       	cpi	r24, 0x01	; 1
     dd8:	91 05       	cpc	r25, r1
     dda:	09 f4       	brne	.+2      	; 0xdde <DIO_VidWriteValue+0x2a>
     ddc:	46 c0       	rjmp	.+140    	; 0xe6a <DIO_VidWriteValue+0xb6>
     dde:	2c 81       	ldd	r18, Y+4	; 0x04
     de0:	3d 81       	ldd	r19, Y+5	; 0x05
     de2:	22 30       	cpi	r18, 0x02	; 2
     de4:	31 05       	cpc	r19, r1
     de6:	2c f4       	brge	.+10     	; 0xdf2 <DIO_VidWriteValue+0x3e>
     de8:	8c 81       	ldd	r24, Y+4	; 0x04
     dea:	9d 81       	ldd	r25, Y+5	; 0x05
     dec:	00 97       	sbiw	r24, 0x00	; 0
     dee:	71 f0       	breq	.+28     	; 0xe0c <DIO_VidWriteValue+0x58>
     df0:	c7 c0       	rjmp	.+398    	; 0xf80 <DIO_VidWriteValue+0x1cc>
     df2:	2c 81       	ldd	r18, Y+4	; 0x04
     df4:	3d 81       	ldd	r19, Y+5	; 0x05
     df6:	22 30       	cpi	r18, 0x02	; 2
     df8:	31 05       	cpc	r19, r1
     dfa:	09 f4       	brne	.+2      	; 0xdfe <DIO_VidWriteValue+0x4a>
     dfc:	65 c0       	rjmp	.+202    	; 0xec8 <DIO_VidWriteValue+0x114>
     dfe:	8c 81       	ldd	r24, Y+4	; 0x04
     e00:	9d 81       	ldd	r25, Y+5	; 0x05
     e02:	83 30       	cpi	r24, 0x03	; 3
     e04:	91 05       	cpc	r25, r1
     e06:	09 f4       	brne	.+2      	; 0xe0a <DIO_VidWriteValue+0x56>
     e08:	8e c0       	rjmp	.+284    	; 0xf26 <DIO_VidWriteValue+0x172>
     e0a:	ba c0       	rjmp	.+372    	; 0xf80 <DIO_VidWriteValue+0x1cc>
	case A:
		if(value == low)
     e0c:	8b 81       	ldd	r24, Y+3	; 0x03
     e0e:	88 23       	and	r24, r24
     e10:	a1 f4       	brne	.+40     	; 0xe3a <DIO_VidWriteValue+0x86>
		{
			clr_bit(PORTA,pin);
     e12:	ab e3       	ldi	r26, 0x3B	; 59
     e14:	b0 e0       	ldi	r27, 0x00	; 0
     e16:	eb e3       	ldi	r30, 0x3B	; 59
     e18:	f0 e0       	ldi	r31, 0x00	; 0
     e1a:	80 81       	ld	r24, Z
     e1c:	48 2f       	mov	r20, r24
     e1e:	8a 81       	ldd	r24, Y+2	; 0x02
     e20:	28 2f       	mov	r18, r24
     e22:	30 e0       	ldi	r19, 0x00	; 0
     e24:	81 e0       	ldi	r24, 0x01	; 1
     e26:	90 e0       	ldi	r25, 0x00	; 0
     e28:	02 2e       	mov	r0, r18
     e2a:	02 c0       	rjmp	.+4      	; 0xe30 <DIO_VidWriteValue+0x7c>
     e2c:	88 0f       	add	r24, r24
     e2e:	99 1f       	adc	r25, r25
     e30:	0a 94       	dec	r0
     e32:	e2 f7       	brpl	.-8      	; 0xe2c <DIO_VidWriteValue+0x78>
     e34:	80 95       	com	r24
     e36:	84 23       	and	r24, r20
     e38:	8c 93       	st	X, r24
		}
		if(value == high)
     e3a:	8b 81       	ldd	r24, Y+3	; 0x03
     e3c:	81 30       	cpi	r24, 0x01	; 1
     e3e:	09 f0       	breq	.+2      	; 0xe42 <DIO_VidWriteValue+0x8e>
     e40:	9f c0       	rjmp	.+318    	; 0xf80 <DIO_VidWriteValue+0x1cc>
		{
			set_bit(PORTA,pin);
     e42:	ab e3       	ldi	r26, 0x3B	; 59
     e44:	b0 e0       	ldi	r27, 0x00	; 0
     e46:	eb e3       	ldi	r30, 0x3B	; 59
     e48:	f0 e0       	ldi	r31, 0x00	; 0
     e4a:	80 81       	ld	r24, Z
     e4c:	48 2f       	mov	r20, r24
     e4e:	8a 81       	ldd	r24, Y+2	; 0x02
     e50:	28 2f       	mov	r18, r24
     e52:	30 e0       	ldi	r19, 0x00	; 0
     e54:	81 e0       	ldi	r24, 0x01	; 1
     e56:	90 e0       	ldi	r25, 0x00	; 0
     e58:	02 2e       	mov	r0, r18
     e5a:	02 c0       	rjmp	.+4      	; 0xe60 <DIO_VidWriteValue+0xac>
     e5c:	88 0f       	add	r24, r24
     e5e:	99 1f       	adc	r25, r25
     e60:	0a 94       	dec	r0
     e62:	e2 f7       	brpl	.-8      	; 0xe5c <DIO_VidWriteValue+0xa8>
     e64:	84 2b       	or	r24, r20
     e66:	8c 93       	st	X, r24
     e68:	8b c0       	rjmp	.+278    	; 0xf80 <DIO_VidWriteValue+0x1cc>
		}
	break;

	case B:
		if(value == low)
     e6a:	8b 81       	ldd	r24, Y+3	; 0x03
     e6c:	88 23       	and	r24, r24
     e6e:	a1 f4       	brne	.+40     	; 0xe98 <DIO_VidWriteValue+0xe4>
				{
					clr_bit(PORTB,pin);
     e70:	a8 e3       	ldi	r26, 0x38	; 56
     e72:	b0 e0       	ldi	r27, 0x00	; 0
     e74:	e8 e3       	ldi	r30, 0x38	; 56
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	80 81       	ld	r24, Z
     e7a:	48 2f       	mov	r20, r24
     e7c:	8a 81       	ldd	r24, Y+2	; 0x02
     e7e:	28 2f       	mov	r18, r24
     e80:	30 e0       	ldi	r19, 0x00	; 0
     e82:	81 e0       	ldi	r24, 0x01	; 1
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	02 2e       	mov	r0, r18
     e88:	02 c0       	rjmp	.+4      	; 0xe8e <DIO_VidWriteValue+0xda>
     e8a:	88 0f       	add	r24, r24
     e8c:	99 1f       	adc	r25, r25
     e8e:	0a 94       	dec	r0
     e90:	e2 f7       	brpl	.-8      	; 0xe8a <DIO_VidWriteValue+0xd6>
     e92:	80 95       	com	r24
     e94:	84 23       	and	r24, r20
     e96:	8c 93       	st	X, r24
				}
				if(value == high)
     e98:	8b 81       	ldd	r24, Y+3	; 0x03
     e9a:	81 30       	cpi	r24, 0x01	; 1
     e9c:	09 f0       	breq	.+2      	; 0xea0 <DIO_VidWriteValue+0xec>
     e9e:	70 c0       	rjmp	.+224    	; 0xf80 <DIO_VidWriteValue+0x1cc>
				{
					set_bit(PORTB,pin);
     ea0:	a8 e3       	ldi	r26, 0x38	; 56
     ea2:	b0 e0       	ldi	r27, 0x00	; 0
     ea4:	e8 e3       	ldi	r30, 0x38	; 56
     ea6:	f0 e0       	ldi	r31, 0x00	; 0
     ea8:	80 81       	ld	r24, Z
     eaa:	48 2f       	mov	r20, r24
     eac:	8a 81       	ldd	r24, Y+2	; 0x02
     eae:	28 2f       	mov	r18, r24
     eb0:	30 e0       	ldi	r19, 0x00	; 0
     eb2:	81 e0       	ldi	r24, 0x01	; 1
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	02 2e       	mov	r0, r18
     eb8:	02 c0       	rjmp	.+4      	; 0xebe <DIO_VidWriteValue+0x10a>
     eba:	88 0f       	add	r24, r24
     ebc:	99 1f       	adc	r25, r25
     ebe:	0a 94       	dec	r0
     ec0:	e2 f7       	brpl	.-8      	; 0xeba <DIO_VidWriteValue+0x106>
     ec2:	84 2b       	or	r24, r20
     ec4:	8c 93       	st	X, r24
     ec6:	5c c0       	rjmp	.+184    	; 0xf80 <DIO_VidWriteValue+0x1cc>
				}
			break;
	case C:
		if(value == low)
     ec8:	8b 81       	ldd	r24, Y+3	; 0x03
     eca:	88 23       	and	r24, r24
     ecc:	a1 f4       	brne	.+40     	; 0xef6 <DIO_VidWriteValue+0x142>
				{
					clr_bit(PORTC,pin);
     ece:	a5 e3       	ldi	r26, 0x35	; 53
     ed0:	b0 e0       	ldi	r27, 0x00	; 0
     ed2:	e5 e3       	ldi	r30, 0x35	; 53
     ed4:	f0 e0       	ldi	r31, 0x00	; 0
     ed6:	80 81       	ld	r24, Z
     ed8:	48 2f       	mov	r20, r24
     eda:	8a 81       	ldd	r24, Y+2	; 0x02
     edc:	28 2f       	mov	r18, r24
     ede:	30 e0       	ldi	r19, 0x00	; 0
     ee0:	81 e0       	ldi	r24, 0x01	; 1
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	02 2e       	mov	r0, r18
     ee6:	02 c0       	rjmp	.+4      	; 0xeec <DIO_VidWriteValue+0x138>
     ee8:	88 0f       	add	r24, r24
     eea:	99 1f       	adc	r25, r25
     eec:	0a 94       	dec	r0
     eee:	e2 f7       	brpl	.-8      	; 0xee8 <DIO_VidWriteValue+0x134>
     ef0:	80 95       	com	r24
     ef2:	84 23       	and	r24, r20
     ef4:	8c 93       	st	X, r24
				}
				if(value == high)
     ef6:	8b 81       	ldd	r24, Y+3	; 0x03
     ef8:	81 30       	cpi	r24, 0x01	; 1
     efa:	09 f0       	breq	.+2      	; 0xefe <DIO_VidWriteValue+0x14a>
     efc:	41 c0       	rjmp	.+130    	; 0xf80 <DIO_VidWriteValue+0x1cc>
				{
					set_bit(PORTC,pin);
     efe:	a5 e3       	ldi	r26, 0x35	; 53
     f00:	b0 e0       	ldi	r27, 0x00	; 0
     f02:	e5 e3       	ldi	r30, 0x35	; 53
     f04:	f0 e0       	ldi	r31, 0x00	; 0
     f06:	80 81       	ld	r24, Z
     f08:	48 2f       	mov	r20, r24
     f0a:	8a 81       	ldd	r24, Y+2	; 0x02
     f0c:	28 2f       	mov	r18, r24
     f0e:	30 e0       	ldi	r19, 0x00	; 0
     f10:	81 e0       	ldi	r24, 0x01	; 1
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	02 2e       	mov	r0, r18
     f16:	02 c0       	rjmp	.+4      	; 0xf1c <DIO_VidWriteValue+0x168>
     f18:	88 0f       	add	r24, r24
     f1a:	99 1f       	adc	r25, r25
     f1c:	0a 94       	dec	r0
     f1e:	e2 f7       	brpl	.-8      	; 0xf18 <DIO_VidWriteValue+0x164>
     f20:	84 2b       	or	r24, r20
     f22:	8c 93       	st	X, r24
     f24:	2d c0       	rjmp	.+90     	; 0xf80 <DIO_VidWriteValue+0x1cc>
				}
		break;
	case D:
		if(value == low)
     f26:	8b 81       	ldd	r24, Y+3	; 0x03
     f28:	88 23       	and	r24, r24
     f2a:	a1 f4       	brne	.+40     	; 0xf54 <DIO_VidWriteValue+0x1a0>
				{
					clr_bit(PORTD,pin);
     f2c:	a2 e3       	ldi	r26, 0x32	; 50
     f2e:	b0 e0       	ldi	r27, 0x00	; 0
     f30:	e2 e3       	ldi	r30, 0x32	; 50
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	80 81       	ld	r24, Z
     f36:	48 2f       	mov	r20, r24
     f38:	8a 81       	ldd	r24, Y+2	; 0x02
     f3a:	28 2f       	mov	r18, r24
     f3c:	30 e0       	ldi	r19, 0x00	; 0
     f3e:	81 e0       	ldi	r24, 0x01	; 1
     f40:	90 e0       	ldi	r25, 0x00	; 0
     f42:	02 2e       	mov	r0, r18
     f44:	02 c0       	rjmp	.+4      	; 0xf4a <DIO_VidWriteValue+0x196>
     f46:	88 0f       	add	r24, r24
     f48:	99 1f       	adc	r25, r25
     f4a:	0a 94       	dec	r0
     f4c:	e2 f7       	brpl	.-8      	; 0xf46 <DIO_VidWriteValue+0x192>
     f4e:	80 95       	com	r24
     f50:	84 23       	and	r24, r20
     f52:	8c 93       	st	X, r24
				}
				if(value == high)
     f54:	8b 81       	ldd	r24, Y+3	; 0x03
     f56:	81 30       	cpi	r24, 0x01	; 1
     f58:	99 f4       	brne	.+38     	; 0xf80 <DIO_VidWriteValue+0x1cc>
				{
					set_bit(PORTD,pin);
     f5a:	a2 e3       	ldi	r26, 0x32	; 50
     f5c:	b0 e0       	ldi	r27, 0x00	; 0
     f5e:	e2 e3       	ldi	r30, 0x32	; 50
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	80 81       	ld	r24, Z
     f64:	48 2f       	mov	r20, r24
     f66:	8a 81       	ldd	r24, Y+2	; 0x02
     f68:	28 2f       	mov	r18, r24
     f6a:	30 e0       	ldi	r19, 0x00	; 0
     f6c:	81 e0       	ldi	r24, 0x01	; 1
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	02 2e       	mov	r0, r18
     f72:	02 c0       	rjmp	.+4      	; 0xf78 <DIO_VidWriteValue+0x1c4>
     f74:	88 0f       	add	r24, r24
     f76:	99 1f       	adc	r25, r25
     f78:	0a 94       	dec	r0
     f7a:	e2 f7       	brpl	.-8      	; 0xf74 <DIO_VidWriteValue+0x1c0>
     f7c:	84 2b       	or	r24, r20
     f7e:	8c 93       	st	X, r24
				}
			break;
}//end of switch
}//end of fun
     f80:	0f 90       	pop	r0
     f82:	0f 90       	pop	r0
     f84:	0f 90       	pop	r0
     f86:	0f 90       	pop	r0
     f88:	0f 90       	pop	r0
     f8a:	cf 91       	pop	r28
     f8c:	df 91       	pop	r29
     f8e:	08 95       	ret

00000f90 <DIO_U8ReadPin>:

u8 DIO_U8ReadPin(u8 port, u8 pin)
{
     f90:	df 93       	push	r29
     f92:	cf 93       	push	r28
     f94:	00 d0       	rcall	.+0      	; 0xf96 <DIO_U8ReadPin+0x6>
     f96:	00 d0       	rcall	.+0      	; 0xf98 <DIO_U8ReadPin+0x8>
     f98:	0f 92       	push	r0
     f9a:	cd b7       	in	r28, 0x3d	; 61
     f9c:	de b7       	in	r29, 0x3e	; 62
     f9e:	89 83       	std	Y+1, r24	; 0x01
     fa0:	6a 83       	std	Y+2, r22	; 0x02
	switch(port){
     fa2:	89 81       	ldd	r24, Y+1	; 0x01
     fa4:	28 2f       	mov	r18, r24
     fa6:	30 e0       	ldi	r19, 0x00	; 0
     fa8:	3d 83       	std	Y+5, r19	; 0x05
     faa:	2c 83       	std	Y+4, r18	; 0x04
     fac:	4c 81       	ldd	r20, Y+4	; 0x04
     fae:	5d 81       	ldd	r21, Y+5	; 0x05
     fb0:	41 30       	cpi	r20, 0x01	; 1
     fb2:	51 05       	cpc	r21, r1
     fb4:	b1 f1       	breq	.+108    	; 0x1022 <DIO_U8ReadPin+0x92>
     fb6:	8c 81       	ldd	r24, Y+4	; 0x04
     fb8:	9d 81       	ldd	r25, Y+5	; 0x05
     fba:	82 30       	cpi	r24, 0x02	; 2
     fbc:	91 05       	cpc	r25, r1
     fbe:	34 f4       	brge	.+12     	; 0xfcc <DIO_U8ReadPin+0x3c>
     fc0:	2c 81       	ldd	r18, Y+4	; 0x04
     fc2:	3d 81       	ldd	r19, Y+5	; 0x05
     fc4:	21 15       	cp	r18, r1
     fc6:	31 05       	cpc	r19, r1
     fc8:	71 f0       	breq	.+28     	; 0xfe6 <DIO_U8ReadPin+0x56>
     fca:	85 c0       	rjmp	.+266    	; 0x10d6 <DIO_U8ReadPin+0x146>
     fcc:	4c 81       	ldd	r20, Y+4	; 0x04
     fce:	5d 81       	ldd	r21, Y+5	; 0x05
     fd0:	42 30       	cpi	r20, 0x02	; 2
     fd2:	51 05       	cpc	r21, r1
     fd4:	09 f4       	brne	.+2      	; 0xfd8 <DIO_U8ReadPin+0x48>
     fd6:	43 c0       	rjmp	.+134    	; 0x105e <DIO_U8ReadPin+0xce>
     fd8:	8c 81       	ldd	r24, Y+4	; 0x04
     fda:	9d 81       	ldd	r25, Y+5	; 0x05
     fdc:	83 30       	cpi	r24, 0x03	; 3
     fde:	91 05       	cpc	r25, r1
     fe0:	09 f4       	brne	.+2      	; 0xfe4 <DIO_U8ReadPin+0x54>
     fe2:	5b c0       	rjmp	.+182    	; 0x109a <DIO_U8ReadPin+0x10a>
     fe4:	78 c0       	rjmp	.+240    	; 0x10d6 <DIO_U8ReadPin+0x146>
	case A:

		return get_bit(PINA,pin);
     fe6:	e9 e3       	ldi	r30, 0x39	; 57
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	48 2f       	mov	r20, r24
     fee:	50 e0       	ldi	r21, 0x00	; 0
     ff0:	8a 81       	ldd	r24, Y+2	; 0x02
     ff2:	28 2f       	mov	r18, r24
     ff4:	30 e0       	ldi	r19, 0x00	; 0
     ff6:	81 e0       	ldi	r24, 0x01	; 1
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	02 c0       	rjmp	.+4      	; 0x1000 <DIO_U8ReadPin+0x70>
     ffc:	88 0f       	add	r24, r24
     ffe:	99 1f       	adc	r25, r25
    1000:	2a 95       	dec	r18
    1002:	e2 f7       	brpl	.-8      	; 0xffc <DIO_U8ReadPin+0x6c>
    1004:	9a 01       	movw	r18, r20
    1006:	28 23       	and	r18, r24
    1008:	39 23       	and	r19, r25
    100a:	8a 81       	ldd	r24, Y+2	; 0x02
    100c:	88 2f       	mov	r24, r24
    100e:	90 e0       	ldi	r25, 0x00	; 0
    1010:	a9 01       	movw	r20, r18
    1012:	02 c0       	rjmp	.+4      	; 0x1018 <DIO_U8ReadPin+0x88>
    1014:	55 95       	asr	r21
    1016:	47 95       	ror	r20
    1018:	8a 95       	dec	r24
    101a:	e2 f7       	brpl	.-8      	; 0x1014 <DIO_U8ReadPin+0x84>
    101c:	ca 01       	movw	r24, r20
    101e:	8b 83       	std	Y+3, r24	; 0x03
    1020:	5c c0       	rjmp	.+184    	; 0x10da <DIO_U8ReadPin+0x14a>

	break;

	case B:

			return get_bit(PINB,pin);
    1022:	e6 e3       	ldi	r30, 0x36	; 54
    1024:	f0 e0       	ldi	r31, 0x00	; 0
    1026:	80 81       	ld	r24, Z
    1028:	48 2f       	mov	r20, r24
    102a:	50 e0       	ldi	r21, 0x00	; 0
    102c:	8a 81       	ldd	r24, Y+2	; 0x02
    102e:	28 2f       	mov	r18, r24
    1030:	30 e0       	ldi	r19, 0x00	; 0
    1032:	81 e0       	ldi	r24, 0x01	; 1
    1034:	90 e0       	ldi	r25, 0x00	; 0
    1036:	02 c0       	rjmp	.+4      	; 0x103c <DIO_U8ReadPin+0xac>
    1038:	88 0f       	add	r24, r24
    103a:	99 1f       	adc	r25, r25
    103c:	2a 95       	dec	r18
    103e:	e2 f7       	brpl	.-8      	; 0x1038 <DIO_U8ReadPin+0xa8>
    1040:	9a 01       	movw	r18, r20
    1042:	28 23       	and	r18, r24
    1044:	39 23       	and	r19, r25
    1046:	8a 81       	ldd	r24, Y+2	; 0x02
    1048:	88 2f       	mov	r24, r24
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	a9 01       	movw	r20, r18
    104e:	02 c0       	rjmp	.+4      	; 0x1054 <DIO_U8ReadPin+0xc4>
    1050:	55 95       	asr	r21
    1052:	47 95       	ror	r20
    1054:	8a 95       	dec	r24
    1056:	e2 f7       	brpl	.-8      	; 0x1050 <DIO_U8ReadPin+0xc0>
    1058:	ca 01       	movw	r24, r20
    105a:	8b 83       	std	Y+3, r24	; 0x03
    105c:	3e c0       	rjmp	.+124    	; 0x10da <DIO_U8ReadPin+0x14a>

	break;

	case C:

			return get_bit(PINC,pin);
    105e:	e3 e3       	ldi	r30, 0x33	; 51
    1060:	f0 e0       	ldi	r31, 0x00	; 0
    1062:	80 81       	ld	r24, Z
    1064:	48 2f       	mov	r20, r24
    1066:	50 e0       	ldi	r21, 0x00	; 0
    1068:	8a 81       	ldd	r24, Y+2	; 0x02
    106a:	28 2f       	mov	r18, r24
    106c:	30 e0       	ldi	r19, 0x00	; 0
    106e:	81 e0       	ldi	r24, 0x01	; 1
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	02 c0       	rjmp	.+4      	; 0x1078 <DIO_U8ReadPin+0xe8>
    1074:	88 0f       	add	r24, r24
    1076:	99 1f       	adc	r25, r25
    1078:	2a 95       	dec	r18
    107a:	e2 f7       	brpl	.-8      	; 0x1074 <DIO_U8ReadPin+0xe4>
    107c:	9a 01       	movw	r18, r20
    107e:	28 23       	and	r18, r24
    1080:	39 23       	and	r19, r25
    1082:	8a 81       	ldd	r24, Y+2	; 0x02
    1084:	88 2f       	mov	r24, r24
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	a9 01       	movw	r20, r18
    108a:	02 c0       	rjmp	.+4      	; 0x1090 <DIO_U8ReadPin+0x100>
    108c:	55 95       	asr	r21
    108e:	47 95       	ror	r20
    1090:	8a 95       	dec	r24
    1092:	e2 f7       	brpl	.-8      	; 0x108c <DIO_U8ReadPin+0xfc>
    1094:	ca 01       	movw	r24, r20
    1096:	8b 83       	std	Y+3, r24	; 0x03
    1098:	20 c0       	rjmp	.+64     	; 0x10da <DIO_U8ReadPin+0x14a>

	break;

	case D:

	return get_bit(PIND,pin);
    109a:	e0 e3       	ldi	r30, 0x30	; 48
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	80 81       	ld	r24, Z
    10a0:	48 2f       	mov	r20, r24
    10a2:	50 e0       	ldi	r21, 0x00	; 0
    10a4:	8a 81       	ldd	r24, Y+2	; 0x02
    10a6:	28 2f       	mov	r18, r24
    10a8:	30 e0       	ldi	r19, 0x00	; 0
    10aa:	81 e0       	ldi	r24, 0x01	; 1
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	02 c0       	rjmp	.+4      	; 0x10b4 <DIO_U8ReadPin+0x124>
    10b0:	88 0f       	add	r24, r24
    10b2:	99 1f       	adc	r25, r25
    10b4:	2a 95       	dec	r18
    10b6:	e2 f7       	brpl	.-8      	; 0x10b0 <DIO_U8ReadPin+0x120>
    10b8:	9a 01       	movw	r18, r20
    10ba:	28 23       	and	r18, r24
    10bc:	39 23       	and	r19, r25
    10be:	8a 81       	ldd	r24, Y+2	; 0x02
    10c0:	88 2f       	mov	r24, r24
    10c2:	90 e0       	ldi	r25, 0x00	; 0
    10c4:	a9 01       	movw	r20, r18
    10c6:	02 c0       	rjmp	.+4      	; 0x10cc <DIO_U8ReadPin+0x13c>
    10c8:	55 95       	asr	r21
    10ca:	47 95       	ror	r20
    10cc:	8a 95       	dec	r24
    10ce:	e2 f7       	brpl	.-8      	; 0x10c8 <DIO_U8ReadPin+0x138>
    10d0:	ca 01       	movw	r24, r20
    10d2:	8b 83       	std	Y+3, r24	; 0x03
    10d4:	02 c0       	rjmp	.+4      	; 0x10da <DIO_U8ReadPin+0x14a>

	break;

	default:

		return 2;
    10d6:	52 e0       	ldi	r21, 0x02	; 2
    10d8:	5b 83       	std	Y+3, r21	; 0x03
    10da:	8b 81       	ldd	r24, Y+3	; 0x03
break;
}

}
    10dc:	0f 90       	pop	r0
    10de:	0f 90       	pop	r0
    10e0:	0f 90       	pop	r0
    10e2:	0f 90       	pop	r0
    10e4:	0f 90       	pop	r0
    10e6:	cf 91       	pop	r28
    10e8:	df 91       	pop	r29
    10ea:	08 95       	ret

000010ec <DIO_VidSetPortDir>:

void DIO_VidSetPortDir(u8 port, u8 dir)
{
    10ec:	df 93       	push	r29
    10ee:	cf 93       	push	r28
    10f0:	00 d0       	rcall	.+0      	; 0x10f2 <DIO_VidSetPortDir+0x6>
    10f2:	00 d0       	rcall	.+0      	; 0x10f4 <DIO_VidSetPortDir+0x8>
    10f4:	cd b7       	in	r28, 0x3d	; 61
    10f6:	de b7       	in	r29, 0x3e	; 62
    10f8:	89 83       	std	Y+1, r24	; 0x01
    10fa:	6a 83       	std	Y+2, r22	; 0x02
	switch(port)
    10fc:	89 81       	ldd	r24, Y+1	; 0x01
    10fe:	28 2f       	mov	r18, r24
    1100:	30 e0       	ldi	r19, 0x00	; 0
    1102:	3c 83       	std	Y+4, r19	; 0x04
    1104:	2b 83       	std	Y+3, r18	; 0x03
    1106:	8b 81       	ldd	r24, Y+3	; 0x03
    1108:	9c 81       	ldd	r25, Y+4	; 0x04
    110a:	81 30       	cpi	r24, 0x01	; 1
    110c:	91 05       	cpc	r25, r1
    110e:	d1 f0       	breq	.+52     	; 0x1144 <DIO_VidSetPortDir+0x58>
    1110:	2b 81       	ldd	r18, Y+3	; 0x03
    1112:	3c 81       	ldd	r19, Y+4	; 0x04
    1114:	22 30       	cpi	r18, 0x02	; 2
    1116:	31 05       	cpc	r19, r1
    1118:	2c f4       	brge	.+10     	; 0x1124 <DIO_VidSetPortDir+0x38>
    111a:	8b 81       	ldd	r24, Y+3	; 0x03
    111c:	9c 81       	ldd	r25, Y+4	; 0x04
    111e:	00 97       	sbiw	r24, 0x00	; 0
    1120:	61 f0       	breq	.+24     	; 0x113a <DIO_VidSetPortDir+0x4e>
    1122:	1e c0       	rjmp	.+60     	; 0x1160 <DIO_VidSetPortDir+0x74>
    1124:	2b 81       	ldd	r18, Y+3	; 0x03
    1126:	3c 81       	ldd	r19, Y+4	; 0x04
    1128:	22 30       	cpi	r18, 0x02	; 2
    112a:	31 05       	cpc	r19, r1
    112c:	81 f0       	breq	.+32     	; 0x114e <DIO_VidSetPortDir+0x62>
    112e:	8b 81       	ldd	r24, Y+3	; 0x03
    1130:	9c 81       	ldd	r25, Y+4	; 0x04
    1132:	83 30       	cpi	r24, 0x03	; 3
    1134:	91 05       	cpc	r25, r1
    1136:	81 f0       	breq	.+32     	; 0x1158 <DIO_VidSetPortDir+0x6c>
    1138:	13 c0       	rjmp	.+38     	; 0x1160 <DIO_VidSetPortDir+0x74>
	{
		case A:
			DDRA = dir;
    113a:	ea e3       	ldi	r30, 0x3A	; 58
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	8a 81       	ldd	r24, Y+2	; 0x02
    1140:	80 83       	st	Z, r24
    1142:	0e c0       	rjmp	.+28     	; 0x1160 <DIO_VidSetPortDir+0x74>
			break;
		case B:
			DDRB = dir;
    1144:	e7 e3       	ldi	r30, 0x37	; 55
    1146:	f0 e0       	ldi	r31, 0x00	; 0
    1148:	8a 81       	ldd	r24, Y+2	; 0x02
    114a:	80 83       	st	Z, r24
    114c:	09 c0       	rjmp	.+18     	; 0x1160 <DIO_VidSetPortDir+0x74>
			break;
		case C:
			DDRC = dir;
    114e:	e4 e3       	ldi	r30, 0x34	; 52
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	8a 81       	ldd	r24, Y+2	; 0x02
    1154:	80 83       	st	Z, r24
    1156:	04 c0       	rjmp	.+8      	; 0x1160 <DIO_VidSetPortDir+0x74>
			break;
		case D:
			DDRD = dir;
    1158:	e1 e3       	ldi	r30, 0x31	; 49
    115a:	f0 e0       	ldi	r31, 0x00	; 0
    115c:	8a 81       	ldd	r24, Y+2	; 0x02
    115e:	80 83       	st	Z, r24
			break;
	}
}
    1160:	0f 90       	pop	r0
    1162:	0f 90       	pop	r0
    1164:	0f 90       	pop	r0
    1166:	0f 90       	pop	r0
    1168:	cf 91       	pop	r28
    116a:	df 91       	pop	r29
    116c:	08 95       	ret

0000116e <DIO_VidSetPortValue>:


void DIO_VidSetPortValue(u8 port, u8 value)
{
    116e:	df 93       	push	r29
    1170:	cf 93       	push	r28
    1172:	00 d0       	rcall	.+0      	; 0x1174 <DIO_VidSetPortValue+0x6>
    1174:	00 d0       	rcall	.+0      	; 0x1176 <DIO_VidSetPortValue+0x8>
    1176:	cd b7       	in	r28, 0x3d	; 61
    1178:	de b7       	in	r29, 0x3e	; 62
    117a:	89 83       	std	Y+1, r24	; 0x01
    117c:	6a 83       	std	Y+2, r22	; 0x02
	switch(port)
    117e:	89 81       	ldd	r24, Y+1	; 0x01
    1180:	28 2f       	mov	r18, r24
    1182:	30 e0       	ldi	r19, 0x00	; 0
    1184:	3c 83       	std	Y+4, r19	; 0x04
    1186:	2b 83       	std	Y+3, r18	; 0x03
    1188:	8b 81       	ldd	r24, Y+3	; 0x03
    118a:	9c 81       	ldd	r25, Y+4	; 0x04
    118c:	81 30       	cpi	r24, 0x01	; 1
    118e:	91 05       	cpc	r25, r1
    1190:	d1 f0       	breq	.+52     	; 0x11c6 <DIO_VidSetPortValue+0x58>
    1192:	2b 81       	ldd	r18, Y+3	; 0x03
    1194:	3c 81       	ldd	r19, Y+4	; 0x04
    1196:	22 30       	cpi	r18, 0x02	; 2
    1198:	31 05       	cpc	r19, r1
    119a:	2c f4       	brge	.+10     	; 0x11a6 <DIO_VidSetPortValue+0x38>
    119c:	8b 81       	ldd	r24, Y+3	; 0x03
    119e:	9c 81       	ldd	r25, Y+4	; 0x04
    11a0:	00 97       	sbiw	r24, 0x00	; 0
    11a2:	61 f0       	breq	.+24     	; 0x11bc <DIO_VidSetPortValue+0x4e>
    11a4:	1e c0       	rjmp	.+60     	; 0x11e2 <DIO_VidSetPortValue+0x74>
    11a6:	2b 81       	ldd	r18, Y+3	; 0x03
    11a8:	3c 81       	ldd	r19, Y+4	; 0x04
    11aa:	22 30       	cpi	r18, 0x02	; 2
    11ac:	31 05       	cpc	r19, r1
    11ae:	81 f0       	breq	.+32     	; 0x11d0 <DIO_VidSetPortValue+0x62>
    11b0:	8b 81       	ldd	r24, Y+3	; 0x03
    11b2:	9c 81       	ldd	r25, Y+4	; 0x04
    11b4:	83 30       	cpi	r24, 0x03	; 3
    11b6:	91 05       	cpc	r25, r1
    11b8:	81 f0       	breq	.+32     	; 0x11da <DIO_VidSetPortValue+0x6c>
    11ba:	13 c0       	rjmp	.+38     	; 0x11e2 <DIO_VidSetPortValue+0x74>
	{
		case A:
			PORTA = value;
    11bc:	eb e3       	ldi	r30, 0x3B	; 59
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	8a 81       	ldd	r24, Y+2	; 0x02
    11c2:	80 83       	st	Z, r24
    11c4:	0e c0       	rjmp	.+28     	; 0x11e2 <DIO_VidSetPortValue+0x74>
			break;
		case B:
			PORTB= value;
    11c6:	e8 e3       	ldi	r30, 0x38	; 56
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	8a 81       	ldd	r24, Y+2	; 0x02
    11cc:	80 83       	st	Z, r24
    11ce:	09 c0       	rjmp	.+18     	; 0x11e2 <DIO_VidSetPortValue+0x74>
			break;
		case C:
			PORTC = value;
    11d0:	e5 e3       	ldi	r30, 0x35	; 53
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	8a 81       	ldd	r24, Y+2	; 0x02
    11d6:	80 83       	st	Z, r24
    11d8:	04 c0       	rjmp	.+8      	; 0x11e2 <DIO_VidSetPortValue+0x74>
			break;
		case D:
			PORTD = value;
    11da:	e2 e3       	ldi	r30, 0x32	; 50
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
    11de:	8a 81       	ldd	r24, Y+2	; 0x02
    11e0:	80 83       	st	Z, r24
			break;
	}
}
    11e2:	0f 90       	pop	r0
    11e4:	0f 90       	pop	r0
    11e6:	0f 90       	pop	r0
    11e8:	0f 90       	pop	r0
    11ea:	cf 91       	pop	r28
    11ec:	df 91       	pop	r29
    11ee:	08 95       	ret

000011f0 <LCD_VidWriteCommand>:

#include "DIO.h"
#define F_CPU 8000000

void LCD_VidWriteCommand(u8 command)
{
    11f0:	df 93       	push	r29
    11f2:	cf 93       	push	r28
    11f4:	cd b7       	in	r28, 0x3d	; 61
    11f6:	de b7       	in	r29, 0x3e	; 62
    11f8:	2f 97       	sbiw	r28, 0x0f	; 15
    11fa:	0f b6       	in	r0, 0x3f	; 63
    11fc:	f8 94       	cli
    11fe:	de bf       	out	0x3e, r29	; 62
    1200:	0f be       	out	0x3f, r0	; 63
    1202:	cd bf       	out	0x3d, r28	; 61
    1204:	8f 87       	std	Y+15, r24	; 0x0f
	//RW = 0
	DIO_VidWriteValue(controlport, rw_pin, low);
    1206:	82 e0       	ldi	r24, 0x02	; 2
    1208:	61 e0       	ldi	r22, 0x01	; 1
    120a:	40 e0       	ldi	r20, 0x00	; 0
    120c:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
	//RS = 0
	DIO_VidWriteValue(controlport, rs_pin, low);
    1210:	82 e0       	ldi	r24, 0x02	; 2
    1212:	60 e0       	ldi	r22, 0x00	; 0
    1214:	40 e0       	ldi	r20, 0x00	; 0
    1216:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
	//command data port
	DIO_VidSetPortValue(dataport, command);
    121a:	81 e0       	ldi	r24, 0x01	; 1
    121c:	6f 85       	ldd	r22, Y+15	; 0x0f
    121e:	0e 94 b7 08 	call	0x116e	; 0x116e <DIO_VidSetPortValue>
	//E=1
	DIO_VidWriteValue(controlport, e_pin, high);
    1222:	82 e0       	ldi	r24, 0x02	; 2
    1224:	62 e0       	ldi	r22, 0x02	; 2
    1226:	41 e0       	ldi	r20, 0x01	; 1
    1228:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    122c:	80 e0       	ldi	r24, 0x00	; 0
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	a0 e0       	ldi	r26, 0x00	; 0
    1232:	b0 e4       	ldi	r27, 0x40	; 64
    1234:	8b 87       	std	Y+11, r24	; 0x0b
    1236:	9c 87       	std	Y+12, r25	; 0x0c
    1238:	ad 87       	std	Y+13, r26	; 0x0d
    123a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    123c:	6b 85       	ldd	r22, Y+11	; 0x0b
    123e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1240:	8d 85       	ldd	r24, Y+13	; 0x0d
    1242:	9e 85       	ldd	r25, Y+14	; 0x0e
    1244:	20 e0       	ldi	r18, 0x00	; 0
    1246:	30 e0       	ldi	r19, 0x00	; 0
    1248:	4a ef       	ldi	r20, 0xFA	; 250
    124a:	54 e4       	ldi	r21, 0x44	; 68
    124c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1250:	dc 01       	movw	r26, r24
    1252:	cb 01       	movw	r24, r22
    1254:	8f 83       	std	Y+7, r24	; 0x07
    1256:	98 87       	std	Y+8, r25	; 0x08
    1258:	a9 87       	std	Y+9, r26	; 0x09
    125a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    125c:	6f 81       	ldd	r22, Y+7	; 0x07
    125e:	78 85       	ldd	r23, Y+8	; 0x08
    1260:	89 85       	ldd	r24, Y+9	; 0x09
    1262:	9a 85       	ldd	r25, Y+10	; 0x0a
    1264:	20 e0       	ldi	r18, 0x00	; 0
    1266:	30 e0       	ldi	r19, 0x00	; 0
    1268:	40 e8       	ldi	r20, 0x80	; 128
    126a:	5f e3       	ldi	r21, 0x3F	; 63
    126c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1270:	88 23       	and	r24, r24
    1272:	2c f4       	brge	.+10     	; 0x127e <LCD_VidWriteCommand+0x8e>
		__ticks = 1;
    1274:	81 e0       	ldi	r24, 0x01	; 1
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	9e 83       	std	Y+6, r25	; 0x06
    127a:	8d 83       	std	Y+5, r24	; 0x05
    127c:	3f c0       	rjmp	.+126    	; 0x12fc <LCD_VidWriteCommand+0x10c>
	else if (__tmp > 65535)
    127e:	6f 81       	ldd	r22, Y+7	; 0x07
    1280:	78 85       	ldd	r23, Y+8	; 0x08
    1282:	89 85       	ldd	r24, Y+9	; 0x09
    1284:	9a 85       	ldd	r25, Y+10	; 0x0a
    1286:	20 e0       	ldi	r18, 0x00	; 0
    1288:	3f ef       	ldi	r19, 0xFF	; 255
    128a:	4f e7       	ldi	r20, 0x7F	; 127
    128c:	57 e4       	ldi	r21, 0x47	; 71
    128e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1292:	18 16       	cp	r1, r24
    1294:	4c f5       	brge	.+82     	; 0x12e8 <LCD_VidWriteCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1296:	6b 85       	ldd	r22, Y+11	; 0x0b
    1298:	7c 85       	ldd	r23, Y+12	; 0x0c
    129a:	8d 85       	ldd	r24, Y+13	; 0x0d
    129c:	9e 85       	ldd	r25, Y+14	; 0x0e
    129e:	20 e0       	ldi	r18, 0x00	; 0
    12a0:	30 e0       	ldi	r19, 0x00	; 0
    12a2:	40 e2       	ldi	r20, 0x20	; 32
    12a4:	51 e4       	ldi	r21, 0x41	; 65
    12a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12aa:	dc 01       	movw	r26, r24
    12ac:	cb 01       	movw	r24, r22
    12ae:	bc 01       	movw	r22, r24
    12b0:	cd 01       	movw	r24, r26
    12b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12b6:	dc 01       	movw	r26, r24
    12b8:	cb 01       	movw	r24, r22
    12ba:	9e 83       	std	Y+6, r25	; 0x06
    12bc:	8d 83       	std	Y+5, r24	; 0x05
    12be:	0f c0       	rjmp	.+30     	; 0x12de <LCD_VidWriteCommand+0xee>
    12c0:	88 ec       	ldi	r24, 0xC8	; 200
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	9c 83       	std	Y+4, r25	; 0x04
    12c6:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    12c8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ca:	9c 81       	ldd	r25, Y+4	; 0x04
    12cc:	01 97       	sbiw	r24, 0x01	; 1
    12ce:	f1 f7       	brne	.-4      	; 0x12cc <LCD_VidWriteCommand+0xdc>
    12d0:	9c 83       	std	Y+4, r25	; 0x04
    12d2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    12d4:	8d 81       	ldd	r24, Y+5	; 0x05
    12d6:	9e 81       	ldd	r25, Y+6	; 0x06
    12d8:	01 97       	sbiw	r24, 0x01	; 1
    12da:	9e 83       	std	Y+6, r25	; 0x06
    12dc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    12de:	8d 81       	ldd	r24, Y+5	; 0x05
    12e0:	9e 81       	ldd	r25, Y+6	; 0x06
    12e2:	00 97       	sbiw	r24, 0x00	; 0
    12e4:	69 f7       	brne	.-38     	; 0x12c0 <LCD_VidWriteCommand+0xd0>
    12e6:	14 c0       	rjmp	.+40     	; 0x1310 <LCD_VidWriteCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12e8:	6f 81       	ldd	r22, Y+7	; 0x07
    12ea:	78 85       	ldd	r23, Y+8	; 0x08
    12ec:	89 85       	ldd	r24, Y+9	; 0x09
    12ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    12f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12f4:	dc 01       	movw	r26, r24
    12f6:	cb 01       	movw	r24, r22
    12f8:	9e 83       	std	Y+6, r25	; 0x06
    12fa:	8d 83       	std	Y+5, r24	; 0x05
    12fc:	8d 81       	ldd	r24, Y+5	; 0x05
    12fe:	9e 81       	ldd	r25, Y+6	; 0x06
    1300:	9a 83       	std	Y+2, r25	; 0x02
    1302:	89 83       	std	Y+1, r24	; 0x01
    1304:	89 81       	ldd	r24, Y+1	; 0x01
    1306:	9a 81       	ldd	r25, Y+2	; 0x02
    1308:	01 97       	sbiw	r24, 0x01	; 1
    130a:	f1 f7       	brne	.-4      	; 0x1308 <LCD_VidWriteCommand+0x118>
    130c:	9a 83       	std	Y+2, r25	; 0x02
    130e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_VidWriteValue(controlport,e_pin, low);
    1310:	82 e0       	ldi	r24, 0x02	; 2
    1312:	62 e0       	ldi	r22, 0x02	; 2
    1314:	40 e0       	ldi	r20, 0x00	; 0
    1316:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>

}
    131a:	2f 96       	adiw	r28, 0x0f	; 15
    131c:	0f b6       	in	r0, 0x3f	; 63
    131e:	f8 94       	cli
    1320:	de bf       	out	0x3e, r29	; 62
    1322:	0f be       	out	0x3f, r0	; 63
    1324:	cd bf       	out	0x3d, r28	; 61
    1326:	cf 91       	pop	r28
    1328:	df 91       	pop	r29
    132a:	08 95       	ret

0000132c <LCD_VidWriteData>:

void LCD_VidWriteData(u8 data)
{
    132c:	df 93       	push	r29
    132e:	cf 93       	push	r28
    1330:	cd b7       	in	r28, 0x3d	; 61
    1332:	de b7       	in	r29, 0x3e	; 62
    1334:	2f 97       	sbiw	r28, 0x0f	; 15
    1336:	0f b6       	in	r0, 0x3f	; 63
    1338:	f8 94       	cli
    133a:	de bf       	out	0x3e, r29	; 62
    133c:	0f be       	out	0x3f, r0	; 63
    133e:	cd bf       	out	0x3d, r28	; 61
    1340:	8f 87       	std	Y+15, r24	; 0x0f
	//RW = 0
	DIO_VidWriteValue(controlport, rw_pin, low);
    1342:	82 e0       	ldi	r24, 0x02	; 2
    1344:	61 e0       	ldi	r22, 0x01	; 1
    1346:	40 e0       	ldi	r20, 0x00	; 0
    1348:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
	//RS=1
	DIO_VidWriteValue(controlport,rs_pin, high);
    134c:	82 e0       	ldi	r24, 0x02	; 2
    134e:	60 e0       	ldi	r22, 0x00	; 0
    1350:	41 e0       	ldi	r20, 0x01	; 1
    1352:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
	//command data port
	DIO_VidSetPortValue(dataport, data);
    1356:	81 e0       	ldi	r24, 0x01	; 1
    1358:	6f 85       	ldd	r22, Y+15	; 0x0f
    135a:	0e 94 b7 08 	call	0x116e	; 0x116e <DIO_VidSetPortValue>
	//E=1
	DIO_VidWriteValue(controlport,e_pin, high);
    135e:	82 e0       	ldi	r24, 0x02	; 2
    1360:	62 e0       	ldi	r22, 0x02	; 2
    1362:	41 e0       	ldi	r20, 0x01	; 1
    1364:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    1368:	80 e0       	ldi	r24, 0x00	; 0
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	a0 e0       	ldi	r26, 0x00	; 0
    136e:	b0 e4       	ldi	r27, 0x40	; 64
    1370:	8b 87       	std	Y+11, r24	; 0x0b
    1372:	9c 87       	std	Y+12, r25	; 0x0c
    1374:	ad 87       	std	Y+13, r26	; 0x0d
    1376:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1378:	6b 85       	ldd	r22, Y+11	; 0x0b
    137a:	7c 85       	ldd	r23, Y+12	; 0x0c
    137c:	8d 85       	ldd	r24, Y+13	; 0x0d
    137e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1380:	20 e0       	ldi	r18, 0x00	; 0
    1382:	30 e0       	ldi	r19, 0x00	; 0
    1384:	4a ef       	ldi	r20, 0xFA	; 250
    1386:	54 e4       	ldi	r21, 0x44	; 68
    1388:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    138c:	dc 01       	movw	r26, r24
    138e:	cb 01       	movw	r24, r22
    1390:	8f 83       	std	Y+7, r24	; 0x07
    1392:	98 87       	std	Y+8, r25	; 0x08
    1394:	a9 87       	std	Y+9, r26	; 0x09
    1396:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1398:	6f 81       	ldd	r22, Y+7	; 0x07
    139a:	78 85       	ldd	r23, Y+8	; 0x08
    139c:	89 85       	ldd	r24, Y+9	; 0x09
    139e:	9a 85       	ldd	r25, Y+10	; 0x0a
    13a0:	20 e0       	ldi	r18, 0x00	; 0
    13a2:	30 e0       	ldi	r19, 0x00	; 0
    13a4:	40 e8       	ldi	r20, 0x80	; 128
    13a6:	5f e3       	ldi	r21, 0x3F	; 63
    13a8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    13ac:	88 23       	and	r24, r24
    13ae:	2c f4       	brge	.+10     	; 0x13ba <LCD_VidWriteData+0x8e>
		__ticks = 1;
    13b0:	81 e0       	ldi	r24, 0x01	; 1
    13b2:	90 e0       	ldi	r25, 0x00	; 0
    13b4:	9e 83       	std	Y+6, r25	; 0x06
    13b6:	8d 83       	std	Y+5, r24	; 0x05
    13b8:	3f c0       	rjmp	.+126    	; 0x1438 <LCD_VidWriteData+0x10c>
	else if (__tmp > 65535)
    13ba:	6f 81       	ldd	r22, Y+7	; 0x07
    13bc:	78 85       	ldd	r23, Y+8	; 0x08
    13be:	89 85       	ldd	r24, Y+9	; 0x09
    13c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    13c2:	20 e0       	ldi	r18, 0x00	; 0
    13c4:	3f ef       	ldi	r19, 0xFF	; 255
    13c6:	4f e7       	ldi	r20, 0x7F	; 127
    13c8:	57 e4       	ldi	r21, 0x47	; 71
    13ca:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    13ce:	18 16       	cp	r1, r24
    13d0:	4c f5       	brge	.+82     	; 0x1424 <LCD_VidWriteData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13d2:	6b 85       	ldd	r22, Y+11	; 0x0b
    13d4:	7c 85       	ldd	r23, Y+12	; 0x0c
    13d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    13d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    13da:	20 e0       	ldi	r18, 0x00	; 0
    13dc:	30 e0       	ldi	r19, 0x00	; 0
    13de:	40 e2       	ldi	r20, 0x20	; 32
    13e0:	51 e4       	ldi	r21, 0x41	; 65
    13e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13e6:	dc 01       	movw	r26, r24
    13e8:	cb 01       	movw	r24, r22
    13ea:	bc 01       	movw	r22, r24
    13ec:	cd 01       	movw	r24, r26
    13ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13f2:	dc 01       	movw	r26, r24
    13f4:	cb 01       	movw	r24, r22
    13f6:	9e 83       	std	Y+6, r25	; 0x06
    13f8:	8d 83       	std	Y+5, r24	; 0x05
    13fa:	0f c0       	rjmp	.+30     	; 0x141a <LCD_VidWriteData+0xee>
    13fc:	88 ec       	ldi	r24, 0xC8	; 200
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	9c 83       	std	Y+4, r25	; 0x04
    1402:	8b 83       	std	Y+3, r24	; 0x03
    1404:	8b 81       	ldd	r24, Y+3	; 0x03
    1406:	9c 81       	ldd	r25, Y+4	; 0x04
    1408:	01 97       	sbiw	r24, 0x01	; 1
    140a:	f1 f7       	brne	.-4      	; 0x1408 <LCD_VidWriteData+0xdc>
    140c:	9c 83       	std	Y+4, r25	; 0x04
    140e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1410:	8d 81       	ldd	r24, Y+5	; 0x05
    1412:	9e 81       	ldd	r25, Y+6	; 0x06
    1414:	01 97       	sbiw	r24, 0x01	; 1
    1416:	9e 83       	std	Y+6, r25	; 0x06
    1418:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    141a:	8d 81       	ldd	r24, Y+5	; 0x05
    141c:	9e 81       	ldd	r25, Y+6	; 0x06
    141e:	00 97       	sbiw	r24, 0x00	; 0
    1420:	69 f7       	brne	.-38     	; 0x13fc <LCD_VidWriteData+0xd0>
    1422:	14 c0       	rjmp	.+40     	; 0x144c <LCD_VidWriteData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1424:	6f 81       	ldd	r22, Y+7	; 0x07
    1426:	78 85       	ldd	r23, Y+8	; 0x08
    1428:	89 85       	ldd	r24, Y+9	; 0x09
    142a:	9a 85       	ldd	r25, Y+10	; 0x0a
    142c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1430:	dc 01       	movw	r26, r24
    1432:	cb 01       	movw	r24, r22
    1434:	9e 83       	std	Y+6, r25	; 0x06
    1436:	8d 83       	std	Y+5, r24	; 0x05
    1438:	8d 81       	ldd	r24, Y+5	; 0x05
    143a:	9e 81       	ldd	r25, Y+6	; 0x06
    143c:	9a 83       	std	Y+2, r25	; 0x02
    143e:	89 83       	std	Y+1, r24	; 0x01
    1440:	89 81       	ldd	r24, Y+1	; 0x01
    1442:	9a 81       	ldd	r25, Y+2	; 0x02
    1444:	01 97       	sbiw	r24, 0x01	; 1
    1446:	f1 f7       	brne	.-4      	; 0x1444 <LCD_VidWriteData+0x118>
    1448:	9a 83       	std	Y+2, r25	; 0x02
    144a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_VidWriteValue(controlport,e_pin, low);
    144c:	82 e0       	ldi	r24, 0x02	; 2
    144e:	62 e0       	ldi	r22, 0x02	; 2
    1450:	40 e0       	ldi	r20, 0x00	; 0
    1452:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
}
    1456:	2f 96       	adiw	r28, 0x0f	; 15
    1458:	0f b6       	in	r0, 0x3f	; 63
    145a:	f8 94       	cli
    145c:	de bf       	out	0x3e, r29	; 62
    145e:	0f be       	out	0x3f, r0	; 63
    1460:	cd bf       	out	0x3d, r28	; 61
    1462:	cf 91       	pop	r28
    1464:	df 91       	pop	r29
    1466:	08 95       	ret

00001468 <LCD_VidInit>:

void LCD_VidInit(void)
{
    1468:	df 93       	push	r29
    146a:	cf 93       	push	r28
    146c:	cd b7       	in	r28, 0x3d	; 61
    146e:	de b7       	in	r29, 0x3e	; 62
    1470:	e8 97       	sbiw	r28, 0x38	; 56
    1472:	0f b6       	in	r0, 0x3f	; 63
    1474:	f8 94       	cli
    1476:	de bf       	out	0x3e, r29	; 62
    1478:	0f be       	out	0x3f, r0	; 63
    147a:	cd bf       	out	0x3d, r28	; 61

	DIO_VidSetDir(controlport, rs_pin, output);
    147c:	82 e0       	ldi	r24, 0x02	; 2
    147e:	60 e0       	ldi	r22, 0x00	; 0
    1480:	41 e0       	ldi	r20, 0x01	; 1
    1482:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>
	DIO_VidSetDir(controlport, rw_pin, output);
    1486:	82 e0       	ldi	r24, 0x02	; 2
    1488:	61 e0       	ldi	r22, 0x01	; 1
    148a:	41 e0       	ldi	r20, 0x01	; 1
    148c:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>
	DIO_VidSetDir(controlport, e_pin, output);
    1490:	82 e0       	ldi	r24, 0x02	; 2
    1492:	62 e0       	ldi	r22, 0x02	; 2
    1494:	41 e0       	ldi	r20, 0x01	; 1
    1496:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>
	DIO_VidSetPortDir(dataport, 255);
    149a:	81 e0       	ldi	r24, 0x01	; 1
    149c:	6f ef       	ldi	r22, 0xFF	; 255
    149e:	0e 94 76 08 	call	0x10ec	; 0x10ec <DIO_VidSetPortDir>
    14a2:	80 e0       	ldi	r24, 0x00	; 0
    14a4:	90 e0       	ldi	r25, 0x00	; 0
    14a6:	a8 e4       	ldi	r26, 0x48	; 72
    14a8:	b2 e4       	ldi	r27, 0x42	; 66
    14aa:	8d ab       	std	Y+53, r24	; 0x35
    14ac:	9e ab       	std	Y+54, r25	; 0x36
    14ae:	af ab       	std	Y+55, r26	; 0x37
    14b0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14b2:	6d a9       	ldd	r22, Y+53	; 0x35
    14b4:	7e a9       	ldd	r23, Y+54	; 0x36
    14b6:	8f a9       	ldd	r24, Y+55	; 0x37
    14b8:	98 ad       	ldd	r25, Y+56	; 0x38
    14ba:	20 e0       	ldi	r18, 0x00	; 0
    14bc:	30 e0       	ldi	r19, 0x00	; 0
    14be:	4a ef       	ldi	r20, 0xFA	; 250
    14c0:	54 e4       	ldi	r21, 0x44	; 68
    14c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14c6:	dc 01       	movw	r26, r24
    14c8:	cb 01       	movw	r24, r22
    14ca:	89 ab       	std	Y+49, r24	; 0x31
    14cc:	9a ab       	std	Y+50, r25	; 0x32
    14ce:	ab ab       	std	Y+51, r26	; 0x33
    14d0:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    14d2:	69 a9       	ldd	r22, Y+49	; 0x31
    14d4:	7a a9       	ldd	r23, Y+50	; 0x32
    14d6:	8b a9       	ldd	r24, Y+51	; 0x33
    14d8:	9c a9       	ldd	r25, Y+52	; 0x34
    14da:	20 e0       	ldi	r18, 0x00	; 0
    14dc:	30 e0       	ldi	r19, 0x00	; 0
    14de:	40 e8       	ldi	r20, 0x80	; 128
    14e0:	5f e3       	ldi	r21, 0x3F	; 63
    14e2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    14e6:	88 23       	and	r24, r24
    14e8:	2c f4       	brge	.+10     	; 0x14f4 <LCD_VidInit+0x8c>
		__ticks = 1;
    14ea:	81 e0       	ldi	r24, 0x01	; 1
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	98 ab       	std	Y+48, r25	; 0x30
    14f0:	8f a7       	std	Y+47, r24	; 0x2f
    14f2:	3f c0       	rjmp	.+126    	; 0x1572 <LCD_VidInit+0x10a>
	else if (__tmp > 65535)
    14f4:	69 a9       	ldd	r22, Y+49	; 0x31
    14f6:	7a a9       	ldd	r23, Y+50	; 0x32
    14f8:	8b a9       	ldd	r24, Y+51	; 0x33
    14fa:	9c a9       	ldd	r25, Y+52	; 0x34
    14fc:	20 e0       	ldi	r18, 0x00	; 0
    14fe:	3f ef       	ldi	r19, 0xFF	; 255
    1500:	4f e7       	ldi	r20, 0x7F	; 127
    1502:	57 e4       	ldi	r21, 0x47	; 71
    1504:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1508:	18 16       	cp	r1, r24
    150a:	4c f5       	brge	.+82     	; 0x155e <LCD_VidInit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    150c:	6d a9       	ldd	r22, Y+53	; 0x35
    150e:	7e a9       	ldd	r23, Y+54	; 0x36
    1510:	8f a9       	ldd	r24, Y+55	; 0x37
    1512:	98 ad       	ldd	r25, Y+56	; 0x38
    1514:	20 e0       	ldi	r18, 0x00	; 0
    1516:	30 e0       	ldi	r19, 0x00	; 0
    1518:	40 e2       	ldi	r20, 0x20	; 32
    151a:	51 e4       	ldi	r21, 0x41	; 65
    151c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1520:	dc 01       	movw	r26, r24
    1522:	cb 01       	movw	r24, r22
    1524:	bc 01       	movw	r22, r24
    1526:	cd 01       	movw	r24, r26
    1528:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    152c:	dc 01       	movw	r26, r24
    152e:	cb 01       	movw	r24, r22
    1530:	98 ab       	std	Y+48, r25	; 0x30
    1532:	8f a7       	std	Y+47, r24	; 0x2f
    1534:	0f c0       	rjmp	.+30     	; 0x1554 <LCD_VidInit+0xec>
    1536:	88 ec       	ldi	r24, 0xC8	; 200
    1538:	90 e0       	ldi	r25, 0x00	; 0
    153a:	9e a7       	std	Y+46, r25	; 0x2e
    153c:	8d a7       	std	Y+45, r24	; 0x2d
    153e:	8d a5       	ldd	r24, Y+45	; 0x2d
    1540:	9e a5       	ldd	r25, Y+46	; 0x2e
    1542:	01 97       	sbiw	r24, 0x01	; 1
    1544:	f1 f7       	brne	.-4      	; 0x1542 <LCD_VidInit+0xda>
    1546:	9e a7       	std	Y+46, r25	; 0x2e
    1548:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    154a:	8f a5       	ldd	r24, Y+47	; 0x2f
    154c:	98 a9       	ldd	r25, Y+48	; 0x30
    154e:	01 97       	sbiw	r24, 0x01	; 1
    1550:	98 ab       	std	Y+48, r25	; 0x30
    1552:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1554:	8f a5       	ldd	r24, Y+47	; 0x2f
    1556:	98 a9       	ldd	r25, Y+48	; 0x30
    1558:	00 97       	sbiw	r24, 0x00	; 0
    155a:	69 f7       	brne	.-38     	; 0x1536 <LCD_VidInit+0xce>
    155c:	14 c0       	rjmp	.+40     	; 0x1586 <LCD_VidInit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    155e:	69 a9       	ldd	r22, Y+49	; 0x31
    1560:	7a a9       	ldd	r23, Y+50	; 0x32
    1562:	8b a9       	ldd	r24, Y+51	; 0x33
    1564:	9c a9       	ldd	r25, Y+52	; 0x34
    1566:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    156a:	dc 01       	movw	r26, r24
    156c:	cb 01       	movw	r24, r22
    156e:	98 ab       	std	Y+48, r25	; 0x30
    1570:	8f a7       	std	Y+47, r24	; 0x2f
    1572:	8f a5       	ldd	r24, Y+47	; 0x2f
    1574:	98 a9       	ldd	r25, Y+48	; 0x30
    1576:	9c a7       	std	Y+44, r25	; 0x2c
    1578:	8b a7       	std	Y+43, r24	; 0x2b
    157a:	8b a5       	ldd	r24, Y+43	; 0x2b
    157c:	9c a5       	ldd	r25, Y+44	; 0x2c
    157e:	01 97       	sbiw	r24, 0x01	; 1
    1580:	f1 f7       	brne	.-4      	; 0x157e <LCD_VidInit+0x116>
    1582:	9c a7       	std	Y+44, r25	; 0x2c
    1584:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(50);
	LCD_VidWriteCommand(0b00111100);
    1586:	8c e3       	ldi	r24, 0x3C	; 60
    1588:	0e 94 f8 08 	call	0x11f0	; 0x11f0 <LCD_VidWriteCommand>
    158c:	80 e0       	ldi	r24, 0x00	; 0
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	a0 e8       	ldi	r26, 0x80	; 128
    1592:	bf e3       	ldi	r27, 0x3F	; 63
    1594:	8f a3       	std	Y+39, r24	; 0x27
    1596:	98 a7       	std	Y+40, r25	; 0x28
    1598:	a9 a7       	std	Y+41, r26	; 0x29
    159a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    159c:	6f a1       	ldd	r22, Y+39	; 0x27
    159e:	78 a5       	ldd	r23, Y+40	; 0x28
    15a0:	89 a5       	ldd	r24, Y+41	; 0x29
    15a2:	9a a5       	ldd	r25, Y+42	; 0x2a
    15a4:	20 e0       	ldi	r18, 0x00	; 0
    15a6:	30 e0       	ldi	r19, 0x00	; 0
    15a8:	4a ef       	ldi	r20, 0xFA	; 250
    15aa:	54 e4       	ldi	r21, 0x44	; 68
    15ac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15b0:	dc 01       	movw	r26, r24
    15b2:	cb 01       	movw	r24, r22
    15b4:	8b a3       	std	Y+35, r24	; 0x23
    15b6:	9c a3       	std	Y+36, r25	; 0x24
    15b8:	ad a3       	std	Y+37, r26	; 0x25
    15ba:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    15bc:	6b a1       	ldd	r22, Y+35	; 0x23
    15be:	7c a1       	ldd	r23, Y+36	; 0x24
    15c0:	8d a1       	ldd	r24, Y+37	; 0x25
    15c2:	9e a1       	ldd	r25, Y+38	; 0x26
    15c4:	20 e0       	ldi	r18, 0x00	; 0
    15c6:	30 e0       	ldi	r19, 0x00	; 0
    15c8:	40 e8       	ldi	r20, 0x80	; 128
    15ca:	5f e3       	ldi	r21, 0x3F	; 63
    15cc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    15d0:	88 23       	and	r24, r24
    15d2:	2c f4       	brge	.+10     	; 0x15de <LCD_VidInit+0x176>
		__ticks = 1;
    15d4:	81 e0       	ldi	r24, 0x01	; 1
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	9a a3       	std	Y+34, r25	; 0x22
    15da:	89 a3       	std	Y+33, r24	; 0x21
    15dc:	3f c0       	rjmp	.+126    	; 0x165c <LCD_VidInit+0x1f4>
	else if (__tmp > 65535)
    15de:	6b a1       	ldd	r22, Y+35	; 0x23
    15e0:	7c a1       	ldd	r23, Y+36	; 0x24
    15e2:	8d a1       	ldd	r24, Y+37	; 0x25
    15e4:	9e a1       	ldd	r25, Y+38	; 0x26
    15e6:	20 e0       	ldi	r18, 0x00	; 0
    15e8:	3f ef       	ldi	r19, 0xFF	; 255
    15ea:	4f e7       	ldi	r20, 0x7F	; 127
    15ec:	57 e4       	ldi	r21, 0x47	; 71
    15ee:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    15f2:	18 16       	cp	r1, r24
    15f4:	4c f5       	brge	.+82     	; 0x1648 <LCD_VidInit+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15f6:	6f a1       	ldd	r22, Y+39	; 0x27
    15f8:	78 a5       	ldd	r23, Y+40	; 0x28
    15fa:	89 a5       	ldd	r24, Y+41	; 0x29
    15fc:	9a a5       	ldd	r25, Y+42	; 0x2a
    15fe:	20 e0       	ldi	r18, 0x00	; 0
    1600:	30 e0       	ldi	r19, 0x00	; 0
    1602:	40 e2       	ldi	r20, 0x20	; 32
    1604:	51 e4       	ldi	r21, 0x41	; 65
    1606:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    160a:	dc 01       	movw	r26, r24
    160c:	cb 01       	movw	r24, r22
    160e:	bc 01       	movw	r22, r24
    1610:	cd 01       	movw	r24, r26
    1612:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1616:	dc 01       	movw	r26, r24
    1618:	cb 01       	movw	r24, r22
    161a:	9a a3       	std	Y+34, r25	; 0x22
    161c:	89 a3       	std	Y+33, r24	; 0x21
    161e:	0f c0       	rjmp	.+30     	; 0x163e <LCD_VidInit+0x1d6>
    1620:	88 ec       	ldi	r24, 0xC8	; 200
    1622:	90 e0       	ldi	r25, 0x00	; 0
    1624:	98 a3       	std	Y+32, r25	; 0x20
    1626:	8f 8f       	std	Y+31, r24	; 0x1f
    1628:	8f 8d       	ldd	r24, Y+31	; 0x1f
    162a:	98 a1       	ldd	r25, Y+32	; 0x20
    162c:	01 97       	sbiw	r24, 0x01	; 1
    162e:	f1 f7       	brne	.-4      	; 0x162c <LCD_VidInit+0x1c4>
    1630:	98 a3       	std	Y+32, r25	; 0x20
    1632:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1634:	89 a1       	ldd	r24, Y+33	; 0x21
    1636:	9a a1       	ldd	r25, Y+34	; 0x22
    1638:	01 97       	sbiw	r24, 0x01	; 1
    163a:	9a a3       	std	Y+34, r25	; 0x22
    163c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    163e:	89 a1       	ldd	r24, Y+33	; 0x21
    1640:	9a a1       	ldd	r25, Y+34	; 0x22
    1642:	00 97       	sbiw	r24, 0x00	; 0
    1644:	69 f7       	brne	.-38     	; 0x1620 <LCD_VidInit+0x1b8>
    1646:	14 c0       	rjmp	.+40     	; 0x1670 <LCD_VidInit+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1648:	6b a1       	ldd	r22, Y+35	; 0x23
    164a:	7c a1       	ldd	r23, Y+36	; 0x24
    164c:	8d a1       	ldd	r24, Y+37	; 0x25
    164e:	9e a1       	ldd	r25, Y+38	; 0x26
    1650:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1654:	dc 01       	movw	r26, r24
    1656:	cb 01       	movw	r24, r22
    1658:	9a a3       	std	Y+34, r25	; 0x22
    165a:	89 a3       	std	Y+33, r24	; 0x21
    165c:	89 a1       	ldd	r24, Y+33	; 0x21
    165e:	9a a1       	ldd	r25, Y+34	; 0x22
    1660:	9e 8f       	std	Y+30, r25	; 0x1e
    1662:	8d 8f       	std	Y+29, r24	; 0x1d
    1664:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1666:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1668:	01 97       	sbiw	r24, 0x01	; 1
    166a:	f1 f7       	brne	.-4      	; 0x1668 <LCD_VidInit+0x200>
    166c:	9e 8f       	std	Y+30, r25	; 0x1e
    166e:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	LCD_VidWriteCommand(0b00001100);
    1670:	8c e0       	ldi	r24, 0x0C	; 12
    1672:	0e 94 f8 08 	call	0x11f0	; 0x11f0 <LCD_VidWriteCommand>
    1676:	80 e0       	ldi	r24, 0x00	; 0
    1678:	90 e0       	ldi	r25, 0x00	; 0
    167a:	a0 e8       	ldi	r26, 0x80	; 128
    167c:	bf e3       	ldi	r27, 0x3F	; 63
    167e:	89 8f       	std	Y+25, r24	; 0x19
    1680:	9a 8f       	std	Y+26, r25	; 0x1a
    1682:	ab 8f       	std	Y+27, r26	; 0x1b
    1684:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1686:	69 8d       	ldd	r22, Y+25	; 0x19
    1688:	7a 8d       	ldd	r23, Y+26	; 0x1a
    168a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    168c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    168e:	20 e0       	ldi	r18, 0x00	; 0
    1690:	30 e0       	ldi	r19, 0x00	; 0
    1692:	4a ef       	ldi	r20, 0xFA	; 250
    1694:	54 e4       	ldi	r21, 0x44	; 68
    1696:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    169a:	dc 01       	movw	r26, r24
    169c:	cb 01       	movw	r24, r22
    169e:	8d 8b       	std	Y+21, r24	; 0x15
    16a0:	9e 8b       	std	Y+22, r25	; 0x16
    16a2:	af 8b       	std	Y+23, r26	; 0x17
    16a4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    16a6:	6d 89       	ldd	r22, Y+21	; 0x15
    16a8:	7e 89       	ldd	r23, Y+22	; 0x16
    16aa:	8f 89       	ldd	r24, Y+23	; 0x17
    16ac:	98 8d       	ldd	r25, Y+24	; 0x18
    16ae:	20 e0       	ldi	r18, 0x00	; 0
    16b0:	30 e0       	ldi	r19, 0x00	; 0
    16b2:	40 e8       	ldi	r20, 0x80	; 128
    16b4:	5f e3       	ldi	r21, 0x3F	; 63
    16b6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    16ba:	88 23       	and	r24, r24
    16bc:	2c f4       	brge	.+10     	; 0x16c8 <LCD_VidInit+0x260>
		__ticks = 1;
    16be:	81 e0       	ldi	r24, 0x01	; 1
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	9c 8b       	std	Y+20, r25	; 0x14
    16c4:	8b 8b       	std	Y+19, r24	; 0x13
    16c6:	3f c0       	rjmp	.+126    	; 0x1746 <LCD_VidInit+0x2de>
	else if (__tmp > 65535)
    16c8:	6d 89       	ldd	r22, Y+21	; 0x15
    16ca:	7e 89       	ldd	r23, Y+22	; 0x16
    16cc:	8f 89       	ldd	r24, Y+23	; 0x17
    16ce:	98 8d       	ldd	r25, Y+24	; 0x18
    16d0:	20 e0       	ldi	r18, 0x00	; 0
    16d2:	3f ef       	ldi	r19, 0xFF	; 255
    16d4:	4f e7       	ldi	r20, 0x7F	; 127
    16d6:	57 e4       	ldi	r21, 0x47	; 71
    16d8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    16dc:	18 16       	cp	r1, r24
    16de:	4c f5       	brge	.+82     	; 0x1732 <LCD_VidInit+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16e0:	69 8d       	ldd	r22, Y+25	; 0x19
    16e2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    16e4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    16e6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    16e8:	20 e0       	ldi	r18, 0x00	; 0
    16ea:	30 e0       	ldi	r19, 0x00	; 0
    16ec:	40 e2       	ldi	r20, 0x20	; 32
    16ee:	51 e4       	ldi	r21, 0x41	; 65
    16f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16f4:	dc 01       	movw	r26, r24
    16f6:	cb 01       	movw	r24, r22
    16f8:	bc 01       	movw	r22, r24
    16fa:	cd 01       	movw	r24, r26
    16fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1700:	dc 01       	movw	r26, r24
    1702:	cb 01       	movw	r24, r22
    1704:	9c 8b       	std	Y+20, r25	; 0x14
    1706:	8b 8b       	std	Y+19, r24	; 0x13
    1708:	0f c0       	rjmp	.+30     	; 0x1728 <LCD_VidInit+0x2c0>
    170a:	88 ec       	ldi	r24, 0xC8	; 200
    170c:	90 e0       	ldi	r25, 0x00	; 0
    170e:	9a 8b       	std	Y+18, r25	; 0x12
    1710:	89 8b       	std	Y+17, r24	; 0x11
    1712:	89 89       	ldd	r24, Y+17	; 0x11
    1714:	9a 89       	ldd	r25, Y+18	; 0x12
    1716:	01 97       	sbiw	r24, 0x01	; 1
    1718:	f1 f7       	brne	.-4      	; 0x1716 <LCD_VidInit+0x2ae>
    171a:	9a 8b       	std	Y+18, r25	; 0x12
    171c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    171e:	8b 89       	ldd	r24, Y+19	; 0x13
    1720:	9c 89       	ldd	r25, Y+20	; 0x14
    1722:	01 97       	sbiw	r24, 0x01	; 1
    1724:	9c 8b       	std	Y+20, r25	; 0x14
    1726:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1728:	8b 89       	ldd	r24, Y+19	; 0x13
    172a:	9c 89       	ldd	r25, Y+20	; 0x14
    172c:	00 97       	sbiw	r24, 0x00	; 0
    172e:	69 f7       	brne	.-38     	; 0x170a <LCD_VidInit+0x2a2>
    1730:	14 c0       	rjmp	.+40     	; 0x175a <LCD_VidInit+0x2f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1732:	6d 89       	ldd	r22, Y+21	; 0x15
    1734:	7e 89       	ldd	r23, Y+22	; 0x16
    1736:	8f 89       	ldd	r24, Y+23	; 0x17
    1738:	98 8d       	ldd	r25, Y+24	; 0x18
    173a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    173e:	dc 01       	movw	r26, r24
    1740:	cb 01       	movw	r24, r22
    1742:	9c 8b       	std	Y+20, r25	; 0x14
    1744:	8b 8b       	std	Y+19, r24	; 0x13
    1746:	8b 89       	ldd	r24, Y+19	; 0x13
    1748:	9c 89       	ldd	r25, Y+20	; 0x14
    174a:	98 8b       	std	Y+16, r25	; 0x10
    174c:	8f 87       	std	Y+15, r24	; 0x0f
    174e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1750:	98 89       	ldd	r25, Y+16	; 0x10
    1752:	01 97       	sbiw	r24, 0x01	; 1
    1754:	f1 f7       	brne	.-4      	; 0x1752 <LCD_VidInit+0x2ea>
    1756:	98 8b       	std	Y+16, r25	; 0x10
    1758:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	LCD_VidWriteCommand(0b00000001);
    175a:	81 e0       	ldi	r24, 0x01	; 1
    175c:	0e 94 f8 08 	call	0x11f0	; 0x11f0 <LCD_VidWriteCommand>
    1760:	80 e0       	ldi	r24, 0x00	; 0
    1762:	90 e0       	ldi	r25, 0x00	; 0
    1764:	a0 e0       	ldi	r26, 0x00	; 0
    1766:	b0 e4       	ldi	r27, 0x40	; 64
    1768:	8b 87       	std	Y+11, r24	; 0x0b
    176a:	9c 87       	std	Y+12, r25	; 0x0c
    176c:	ad 87       	std	Y+13, r26	; 0x0d
    176e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1770:	6b 85       	ldd	r22, Y+11	; 0x0b
    1772:	7c 85       	ldd	r23, Y+12	; 0x0c
    1774:	8d 85       	ldd	r24, Y+13	; 0x0d
    1776:	9e 85       	ldd	r25, Y+14	; 0x0e
    1778:	20 e0       	ldi	r18, 0x00	; 0
    177a:	30 e0       	ldi	r19, 0x00	; 0
    177c:	4a ef       	ldi	r20, 0xFA	; 250
    177e:	54 e4       	ldi	r21, 0x44	; 68
    1780:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1784:	dc 01       	movw	r26, r24
    1786:	cb 01       	movw	r24, r22
    1788:	8f 83       	std	Y+7, r24	; 0x07
    178a:	98 87       	std	Y+8, r25	; 0x08
    178c:	a9 87       	std	Y+9, r26	; 0x09
    178e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1790:	6f 81       	ldd	r22, Y+7	; 0x07
    1792:	78 85       	ldd	r23, Y+8	; 0x08
    1794:	89 85       	ldd	r24, Y+9	; 0x09
    1796:	9a 85       	ldd	r25, Y+10	; 0x0a
    1798:	20 e0       	ldi	r18, 0x00	; 0
    179a:	30 e0       	ldi	r19, 0x00	; 0
    179c:	40 e8       	ldi	r20, 0x80	; 128
    179e:	5f e3       	ldi	r21, 0x3F	; 63
    17a0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    17a4:	88 23       	and	r24, r24
    17a6:	2c f4       	brge	.+10     	; 0x17b2 <LCD_VidInit+0x34a>
		__ticks = 1;
    17a8:	81 e0       	ldi	r24, 0x01	; 1
    17aa:	90 e0       	ldi	r25, 0x00	; 0
    17ac:	9e 83       	std	Y+6, r25	; 0x06
    17ae:	8d 83       	std	Y+5, r24	; 0x05
    17b0:	3f c0       	rjmp	.+126    	; 0x1830 <LCD_VidInit+0x3c8>
	else if (__tmp > 65535)
    17b2:	6f 81       	ldd	r22, Y+7	; 0x07
    17b4:	78 85       	ldd	r23, Y+8	; 0x08
    17b6:	89 85       	ldd	r24, Y+9	; 0x09
    17b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    17ba:	20 e0       	ldi	r18, 0x00	; 0
    17bc:	3f ef       	ldi	r19, 0xFF	; 255
    17be:	4f e7       	ldi	r20, 0x7F	; 127
    17c0:	57 e4       	ldi	r21, 0x47	; 71
    17c2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    17c6:	18 16       	cp	r1, r24
    17c8:	4c f5       	brge	.+82     	; 0x181c <LCD_VidInit+0x3b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17ca:	6b 85       	ldd	r22, Y+11	; 0x0b
    17cc:	7c 85       	ldd	r23, Y+12	; 0x0c
    17ce:	8d 85       	ldd	r24, Y+13	; 0x0d
    17d0:	9e 85       	ldd	r25, Y+14	; 0x0e
    17d2:	20 e0       	ldi	r18, 0x00	; 0
    17d4:	30 e0       	ldi	r19, 0x00	; 0
    17d6:	40 e2       	ldi	r20, 0x20	; 32
    17d8:	51 e4       	ldi	r21, 0x41	; 65
    17da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17de:	dc 01       	movw	r26, r24
    17e0:	cb 01       	movw	r24, r22
    17e2:	bc 01       	movw	r22, r24
    17e4:	cd 01       	movw	r24, r26
    17e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17ea:	dc 01       	movw	r26, r24
    17ec:	cb 01       	movw	r24, r22
    17ee:	9e 83       	std	Y+6, r25	; 0x06
    17f0:	8d 83       	std	Y+5, r24	; 0x05
    17f2:	0f c0       	rjmp	.+30     	; 0x1812 <LCD_VidInit+0x3aa>
    17f4:	88 ec       	ldi	r24, 0xC8	; 200
    17f6:	90 e0       	ldi	r25, 0x00	; 0
    17f8:	9c 83       	std	Y+4, r25	; 0x04
    17fa:	8b 83       	std	Y+3, r24	; 0x03
    17fc:	8b 81       	ldd	r24, Y+3	; 0x03
    17fe:	9c 81       	ldd	r25, Y+4	; 0x04
    1800:	01 97       	sbiw	r24, 0x01	; 1
    1802:	f1 f7       	brne	.-4      	; 0x1800 <LCD_VidInit+0x398>
    1804:	9c 83       	std	Y+4, r25	; 0x04
    1806:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1808:	8d 81       	ldd	r24, Y+5	; 0x05
    180a:	9e 81       	ldd	r25, Y+6	; 0x06
    180c:	01 97       	sbiw	r24, 0x01	; 1
    180e:	9e 83       	std	Y+6, r25	; 0x06
    1810:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1812:	8d 81       	ldd	r24, Y+5	; 0x05
    1814:	9e 81       	ldd	r25, Y+6	; 0x06
    1816:	00 97       	sbiw	r24, 0x00	; 0
    1818:	69 f7       	brne	.-38     	; 0x17f4 <LCD_VidInit+0x38c>
    181a:	14 c0       	rjmp	.+40     	; 0x1844 <LCD_VidInit+0x3dc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    181c:	6f 81       	ldd	r22, Y+7	; 0x07
    181e:	78 85       	ldd	r23, Y+8	; 0x08
    1820:	89 85       	ldd	r24, Y+9	; 0x09
    1822:	9a 85       	ldd	r25, Y+10	; 0x0a
    1824:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1828:	dc 01       	movw	r26, r24
    182a:	cb 01       	movw	r24, r22
    182c:	9e 83       	std	Y+6, r25	; 0x06
    182e:	8d 83       	std	Y+5, r24	; 0x05
    1830:	8d 81       	ldd	r24, Y+5	; 0x05
    1832:	9e 81       	ldd	r25, Y+6	; 0x06
    1834:	9a 83       	std	Y+2, r25	; 0x02
    1836:	89 83       	std	Y+1, r24	; 0x01
    1838:	89 81       	ldd	r24, Y+1	; 0x01
    183a:	9a 81       	ldd	r25, Y+2	; 0x02
    183c:	01 97       	sbiw	r24, 0x01	; 1
    183e:	f1 f7       	brne	.-4      	; 0x183c <LCD_VidInit+0x3d4>
    1840:	9a 83       	std	Y+2, r25	; 0x02
    1842:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);


}
    1844:	e8 96       	adiw	r28, 0x38	; 56
    1846:	0f b6       	in	r0, 0x3f	; 63
    1848:	f8 94       	cli
    184a:	de bf       	out	0x3e, r29	; 62
    184c:	0f be       	out	0x3f, r0	; 63
    184e:	cd bf       	out	0x3d, r28	; 61
    1850:	cf 91       	pop	r28
    1852:	df 91       	pop	r29
    1854:	08 95       	ret

00001856 <LCD_Gotoxy>:




void LCD_Gotoxy (u8 Y,u8 X)
{
    1856:	df 93       	push	r29
    1858:	cf 93       	push	r28
    185a:	00 d0       	rcall	.+0      	; 0x185c <LCD_Gotoxy+0x6>
    185c:	00 d0       	rcall	.+0      	; 0x185e <LCD_Gotoxy+0x8>
    185e:	cd b7       	in	r28, 0x3d	; 61
    1860:	de b7       	in	r29, 0x3e	; 62
    1862:	89 83       	std	Y+1, r24	; 0x01
    1864:	6a 83       	std	Y+2, r22	; 0x02
	if (X>0 && X<=16)
    1866:	8a 81       	ldd	r24, Y+2	; 0x02
    1868:	88 23       	and	r24, r24
    186a:	e1 f0       	breq	.+56     	; 0x18a4 <LCD_Gotoxy+0x4e>
    186c:	8a 81       	ldd	r24, Y+2	; 0x02
    186e:	81 31       	cpi	r24, 0x11	; 17
    1870:	c8 f4       	brcc	.+50     	; 0x18a4 <LCD_Gotoxy+0x4e>
	{
	    switch(Y)
    1872:	89 81       	ldd	r24, Y+1	; 0x01
    1874:	28 2f       	mov	r18, r24
    1876:	30 e0       	ldi	r19, 0x00	; 0
    1878:	3c 83       	std	Y+4, r19	; 0x04
    187a:	2b 83       	std	Y+3, r18	; 0x03
    187c:	8b 81       	ldd	r24, Y+3	; 0x03
    187e:	9c 81       	ldd	r25, Y+4	; 0x04
    1880:	81 30       	cpi	r24, 0x01	; 1
    1882:	91 05       	cpc	r25, r1
    1884:	31 f0       	breq	.+12     	; 0x1892 <LCD_Gotoxy+0x3c>
    1886:	2b 81       	ldd	r18, Y+3	; 0x03
    1888:	3c 81       	ldd	r19, Y+4	; 0x04
    188a:	22 30       	cpi	r18, 0x02	; 2
    188c:	31 05       	cpc	r19, r1
    188e:	31 f0       	breq	.+12     	; 0x189c <LCD_Gotoxy+0x46>
    1890:	09 c0       	rjmp	.+18     	; 0x18a4 <LCD_Gotoxy+0x4e>
	    {
		    case 1:
		    	LCD_VidWriteCommand(X+127);
    1892:	8a 81       	ldd	r24, Y+2	; 0x02
    1894:	81 58       	subi	r24, 0x81	; 129
    1896:	0e 94 f8 08 	call	0x11f0	; 0x11f0 <LCD_VidWriteCommand>
    189a:	04 c0       	rjmp	.+8      	; 0x18a4 <LCD_Gotoxy+0x4e>
		    break;
		    case 2:
		    	LCD_VidWriteCommand(X+191);
    189c:	8a 81       	ldd	r24, Y+2	; 0x02
    189e:	81 54       	subi	r24, 0x41	; 65
    18a0:	0e 94 f8 08 	call	0x11f0	; 0x11f0 <LCD_VidWriteCommand>
		    break;
		    default:
		    break;
	    }
	}
}
    18a4:	0f 90       	pop	r0
    18a6:	0f 90       	pop	r0
    18a8:	0f 90       	pop	r0
    18aa:	0f 90       	pop	r0
    18ac:	cf 91       	pop	r28
    18ae:	df 91       	pop	r29
    18b0:	08 95       	ret

000018b2 <LCD_vidWriteInteger>:


void LCD_vidWriteInteger(u32 m){
    18b2:	df 93       	push	r29
    18b4:	cf 93       	push	r28
    18b6:	cd b7       	in	r28, 0x3d	; 61
    18b8:	de b7       	in	r29, 0x3e	; 62
    18ba:	64 97       	sbiw	r28, 0x14	; 20
    18bc:	0f b6       	in	r0, 0x3f	; 63
    18be:	f8 94       	cli
    18c0:	de bf       	out	0x3e, r29	; 62
    18c2:	0f be       	out	0x3f, r0	; 63
    18c4:	cd bf       	out	0x3d, r28	; 61
    18c6:	69 8b       	std	Y+17, r22	; 0x11
    18c8:	7a 8b       	std	Y+18, r23	; 0x12
    18ca:	8b 8b       	std	Y+19, r24	; 0x13
    18cc:	9c 8b       	std	Y+20, r25	; 0x14
u32 t,t1,t2,t3;
if(m<10)
    18ce:	89 89       	ldd	r24, Y+17	; 0x11
    18d0:	9a 89       	ldd	r25, Y+18	; 0x12
    18d2:	ab 89       	ldd	r26, Y+19	; 0x13
    18d4:	bc 89       	ldd	r27, Y+20	; 0x14
    18d6:	8a 30       	cpi	r24, 0x0A	; 10
    18d8:	91 05       	cpc	r25, r1
    18da:	a1 05       	cpc	r26, r1
    18dc:	b1 05       	cpc	r27, r1
    18de:	20 f4       	brcc	.+8      	; 0x18e8 <LCD_vidWriteInteger+0x36>
{
			LCD_VidWriteData(m+48);
    18e0:	89 89       	ldd	r24, Y+17	; 0x11
    18e2:	80 5d       	subi	r24, 0xD0	; 208
    18e4:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>

}
	if(m>9&&m<100){
    18e8:	89 89       	ldd	r24, Y+17	; 0x11
    18ea:	9a 89       	ldd	r25, Y+18	; 0x12
    18ec:	ab 89       	ldd	r26, Y+19	; 0x13
    18ee:	bc 89       	ldd	r27, Y+20	; 0x14
    18f0:	8a 30       	cpi	r24, 0x0A	; 10
    18f2:	91 05       	cpc	r25, r1
    18f4:	a1 05       	cpc	r26, r1
    18f6:	b1 05       	cpc	r27, r1
    18f8:	a8 f1       	brcs	.+106    	; 0x1964 <LCD_vidWriteInteger+0xb2>
    18fa:	89 89       	ldd	r24, Y+17	; 0x11
    18fc:	9a 89       	ldd	r25, Y+18	; 0x12
    18fe:	ab 89       	ldd	r26, Y+19	; 0x13
    1900:	bc 89       	ldd	r27, Y+20	; 0x14
    1902:	84 36       	cpi	r24, 0x64	; 100
    1904:	91 05       	cpc	r25, r1
    1906:	a1 05       	cpc	r26, r1
    1908:	b1 05       	cpc	r27, r1
    190a:	60 f5       	brcc	.+88     	; 0x1964 <LCD_vidWriteInteger+0xb2>

		t = m/10;
    190c:	89 89       	ldd	r24, Y+17	; 0x11
    190e:	9a 89       	ldd	r25, Y+18	; 0x12
    1910:	ab 89       	ldd	r26, Y+19	; 0x13
    1912:	bc 89       	ldd	r27, Y+20	; 0x14
    1914:	2a e0       	ldi	r18, 0x0A	; 10
    1916:	30 e0       	ldi	r19, 0x00	; 0
    1918:	40 e0       	ldi	r20, 0x00	; 0
    191a:	50 e0       	ldi	r21, 0x00	; 0
    191c:	bc 01       	movw	r22, r24
    191e:	cd 01       	movw	r24, r26
    1920:	0e 94 35 0f 	call	0x1e6a	; 0x1e6a <__udivmodsi4>
    1924:	da 01       	movw	r26, r20
    1926:	c9 01       	movw	r24, r18
    1928:	8d 87       	std	Y+13, r24	; 0x0d
    192a:	9e 87       	std	Y+14, r25	; 0x0e
    192c:	af 87       	std	Y+15, r26	; 0x0f
    192e:	b8 8b       	std	Y+16, r27	; 0x10
		t1 = m%10;
    1930:	89 89       	ldd	r24, Y+17	; 0x11
    1932:	9a 89       	ldd	r25, Y+18	; 0x12
    1934:	ab 89       	ldd	r26, Y+19	; 0x13
    1936:	bc 89       	ldd	r27, Y+20	; 0x14
    1938:	2a e0       	ldi	r18, 0x0A	; 10
    193a:	30 e0       	ldi	r19, 0x00	; 0
    193c:	40 e0       	ldi	r20, 0x00	; 0
    193e:	50 e0       	ldi	r21, 0x00	; 0
    1940:	bc 01       	movw	r22, r24
    1942:	cd 01       	movw	r24, r26
    1944:	0e 94 35 0f 	call	0x1e6a	; 0x1e6a <__udivmodsi4>
    1948:	dc 01       	movw	r26, r24
    194a:	cb 01       	movw	r24, r22
    194c:	89 87       	std	Y+9, r24	; 0x09
    194e:	9a 87       	std	Y+10, r25	; 0x0a
    1950:	ab 87       	std	Y+11, r26	; 0x0b
    1952:	bc 87       	std	Y+12, r27	; 0x0c
		LCD_VidWriteData((t+48));
    1954:	8d 85       	ldd	r24, Y+13	; 0x0d
    1956:	80 5d       	subi	r24, 0xD0	; 208
    1958:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
		LCD_VidWriteData((t1+48));
    195c:	89 85       	ldd	r24, Y+9	; 0x09
    195e:	80 5d       	subi	r24, 0xD0	; 208
    1960:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	}
	if(m>=100&&m<=999){
    1964:	89 89       	ldd	r24, Y+17	; 0x11
    1966:	9a 89       	ldd	r25, Y+18	; 0x12
    1968:	ab 89       	ldd	r26, Y+19	; 0x13
    196a:	bc 89       	ldd	r27, Y+20	; 0x14
    196c:	84 36       	cpi	r24, 0x64	; 100
    196e:	91 05       	cpc	r25, r1
    1970:	a1 05       	cpc	r26, r1
    1972:	b1 05       	cpc	r27, r1
    1974:	08 f4       	brcc	.+2      	; 0x1978 <LCD_vidWriteInteger+0xc6>
    1976:	61 c0       	rjmp	.+194    	; 0x1a3a <LCD_vidWriteInteger+0x188>
    1978:	89 89       	ldd	r24, Y+17	; 0x11
    197a:	9a 89       	ldd	r25, Y+18	; 0x12
    197c:	ab 89       	ldd	r26, Y+19	; 0x13
    197e:	bc 89       	ldd	r27, Y+20	; 0x14
    1980:	88 3e       	cpi	r24, 0xE8	; 232
    1982:	23 e0       	ldi	r18, 0x03	; 3
    1984:	92 07       	cpc	r25, r18
    1986:	20 e0       	ldi	r18, 0x00	; 0
    1988:	a2 07       	cpc	r26, r18
    198a:	20 e0       	ldi	r18, 0x00	; 0
    198c:	b2 07       	cpc	r27, r18
    198e:	08 f0       	brcs	.+2      	; 0x1992 <LCD_vidWriteInteger+0xe0>
    1990:	54 c0       	rjmp	.+168    	; 0x1a3a <LCD_vidWriteInteger+0x188>

		t = m/10;
    1992:	89 89       	ldd	r24, Y+17	; 0x11
    1994:	9a 89       	ldd	r25, Y+18	; 0x12
    1996:	ab 89       	ldd	r26, Y+19	; 0x13
    1998:	bc 89       	ldd	r27, Y+20	; 0x14
    199a:	2a e0       	ldi	r18, 0x0A	; 10
    199c:	30 e0       	ldi	r19, 0x00	; 0
    199e:	40 e0       	ldi	r20, 0x00	; 0
    19a0:	50 e0       	ldi	r21, 0x00	; 0
    19a2:	bc 01       	movw	r22, r24
    19a4:	cd 01       	movw	r24, r26
    19a6:	0e 94 35 0f 	call	0x1e6a	; 0x1e6a <__udivmodsi4>
    19aa:	da 01       	movw	r26, r20
    19ac:	c9 01       	movw	r24, r18
    19ae:	8d 87       	std	Y+13, r24	; 0x0d
    19b0:	9e 87       	std	Y+14, r25	; 0x0e
    19b2:	af 87       	std	Y+15, r26	; 0x0f
    19b4:	b8 8b       	std	Y+16, r27	; 0x10
			t1 = t%10;
    19b6:	8d 85       	ldd	r24, Y+13	; 0x0d
    19b8:	9e 85       	ldd	r25, Y+14	; 0x0e
    19ba:	af 85       	ldd	r26, Y+15	; 0x0f
    19bc:	b8 89       	ldd	r27, Y+16	; 0x10
    19be:	2a e0       	ldi	r18, 0x0A	; 10
    19c0:	30 e0       	ldi	r19, 0x00	; 0
    19c2:	40 e0       	ldi	r20, 0x00	; 0
    19c4:	50 e0       	ldi	r21, 0x00	; 0
    19c6:	bc 01       	movw	r22, r24
    19c8:	cd 01       	movw	r24, r26
    19ca:	0e 94 35 0f 	call	0x1e6a	; 0x1e6a <__udivmodsi4>
    19ce:	dc 01       	movw	r26, r24
    19d0:	cb 01       	movw	r24, r22
    19d2:	89 87       	std	Y+9, r24	; 0x09
    19d4:	9a 87       	std	Y+10, r25	; 0x0a
    19d6:	ab 87       	std	Y+11, r26	; 0x0b
    19d8:	bc 87       	std	Y+12, r27	; 0x0c
			t2 = t1/10;
    19da:	89 85       	ldd	r24, Y+9	; 0x09
    19dc:	9a 85       	ldd	r25, Y+10	; 0x0a
    19de:	ab 85       	ldd	r26, Y+11	; 0x0b
    19e0:	bc 85       	ldd	r27, Y+12	; 0x0c
    19e2:	2a e0       	ldi	r18, 0x0A	; 10
    19e4:	30 e0       	ldi	r19, 0x00	; 0
    19e6:	40 e0       	ldi	r20, 0x00	; 0
    19e8:	50 e0       	ldi	r21, 0x00	; 0
    19ea:	bc 01       	movw	r22, r24
    19ec:	cd 01       	movw	r24, r26
    19ee:	0e 94 35 0f 	call	0x1e6a	; 0x1e6a <__udivmodsi4>
    19f2:	da 01       	movw	r26, r20
    19f4:	c9 01       	movw	r24, r18
    19f6:	8d 83       	std	Y+5, r24	; 0x05
    19f8:	9e 83       	std	Y+6, r25	; 0x06
    19fa:	af 83       	std	Y+7, r26	; 0x07
    19fc:	b8 87       	std	Y+8, r27	; 0x08
			t3 = t1%10;
    19fe:	89 85       	ldd	r24, Y+9	; 0x09
    1a00:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a02:	ab 85       	ldd	r26, Y+11	; 0x0b
    1a04:	bc 85       	ldd	r27, Y+12	; 0x0c
    1a06:	2a e0       	ldi	r18, 0x0A	; 10
    1a08:	30 e0       	ldi	r19, 0x00	; 0
    1a0a:	40 e0       	ldi	r20, 0x00	; 0
    1a0c:	50 e0       	ldi	r21, 0x00	; 0
    1a0e:	bc 01       	movw	r22, r24
    1a10:	cd 01       	movw	r24, r26
    1a12:	0e 94 35 0f 	call	0x1e6a	; 0x1e6a <__udivmodsi4>
    1a16:	dc 01       	movw	r26, r24
    1a18:	cb 01       	movw	r24, r22
    1a1a:	89 83       	std	Y+1, r24	; 0x01
    1a1c:	9a 83       	std	Y+2, r25	; 0x02
    1a1e:	ab 83       	std	Y+3, r26	; 0x03
    1a20:	bc 83       	std	Y+4, r27	; 0x04
			LCD_VidWriteData(t+48);
    1a22:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a24:	80 5d       	subi	r24, 0xD0	; 208
    1a26:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
			LCD_VidWriteData(t2+48);
    1a2a:	8d 81       	ldd	r24, Y+5	; 0x05
    1a2c:	80 5d       	subi	r24, 0xD0	; 208
    1a2e:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
			LCD_VidWriteData(t3+48);
    1a32:	89 81       	ldd	r24, Y+1	; 0x01
    1a34:	80 5d       	subi	r24, 0xD0	; 208
    1a36:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
			;
	}
}
    1a3a:	64 96       	adiw	r28, 0x14	; 20
    1a3c:	0f b6       	in	r0, 0x3f	; 63
    1a3e:	f8 94       	cli
    1a40:	de bf       	out	0x3e, r29	; 62
    1a42:	0f be       	out	0x3f, r0	; 63
    1a44:	cd bf       	out	0x3d, r28	; 61
    1a46:	cf 91       	pop	r28
    1a48:	df 91       	pop	r29
    1a4a:	08 95       	ret

00001a4c <LED_VidSetBit>:
#include "registers.h"
#include "LED.h"
#include"DIO.h"

void LED_VidSetBit(u8 port, u8 pin )
{
    1a4c:	df 93       	push	r29
    1a4e:	cf 93       	push	r28
    1a50:	00 d0       	rcall	.+0      	; 0x1a52 <LED_VidSetBit+0x6>
    1a52:	00 d0       	rcall	.+0      	; 0x1a54 <LED_VidSetBit+0x8>
    1a54:	cd b7       	in	r28, 0x3d	; 61
    1a56:	de b7       	in	r29, 0x3e	; 62
    1a58:	89 83       	std	Y+1, r24	; 0x01
    1a5a:	6a 83       	std	Y+2, r22	; 0x02

	switch(port)
    1a5c:	89 81       	ldd	r24, Y+1	; 0x01
    1a5e:	28 2f       	mov	r18, r24
    1a60:	30 e0       	ldi	r19, 0x00	; 0
    1a62:	3c 83       	std	Y+4, r19	; 0x04
    1a64:	2b 83       	std	Y+3, r18	; 0x03
    1a66:	8b 81       	ldd	r24, Y+3	; 0x03
    1a68:	9c 81       	ldd	r25, Y+4	; 0x04
    1a6a:	81 30       	cpi	r24, 0x01	; 1
    1a6c:	91 05       	cpc	r25, r1
    1a6e:	d9 f0       	breq	.+54     	; 0x1aa6 <LED_VidSetBit+0x5a>
    1a70:	2b 81       	ldd	r18, Y+3	; 0x03
    1a72:	3c 81       	ldd	r19, Y+4	; 0x04
    1a74:	22 30       	cpi	r18, 0x02	; 2
    1a76:	31 05       	cpc	r19, r1
    1a78:	2c f4       	brge	.+10     	; 0x1a84 <LED_VidSetBit+0x38>
    1a7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a7c:	9c 81       	ldd	r25, Y+4	; 0x04
    1a7e:	00 97       	sbiw	r24, 0x00	; 0
    1a80:	61 f0       	breq	.+24     	; 0x1a9a <LED_VidSetBit+0x4e>
    1a82:	22 c0       	rjmp	.+68     	; 0x1ac8 <LED_VidSetBit+0x7c>
    1a84:	2b 81       	ldd	r18, Y+3	; 0x03
    1a86:	3c 81       	ldd	r19, Y+4	; 0x04
    1a88:	22 30       	cpi	r18, 0x02	; 2
    1a8a:	31 05       	cpc	r19, r1
    1a8c:	91 f0       	breq	.+36     	; 0x1ab2 <LED_VidSetBit+0x66>
    1a8e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a90:	9c 81       	ldd	r25, Y+4	; 0x04
    1a92:	83 30       	cpi	r24, 0x03	; 3
    1a94:	91 05       	cpc	r25, r1
    1a96:	99 f0       	breq	.+38     	; 0x1abe <LED_VidSetBit+0x72>
    1a98:	17 c0       	rjmp	.+46     	; 0x1ac8 <LED_VidSetBit+0x7c>
	{
		case A:

		DIO_VidSetDir(A, pin, output);
    1a9a:	80 e0       	ldi	r24, 0x00	; 0
    1a9c:	6a 81       	ldd	r22, Y+2	; 0x02
    1a9e:	41 e0       	ldi	r20, 0x01	; 1
    1aa0:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>
    1aa4:	11 c0       	rjmp	.+34     	; 0x1ac8 <LED_VidSetBit+0x7c>

		break;

		case B:

		DIO_VidSetDir(B, pin, output);
    1aa6:	81 e0       	ldi	r24, 0x01	; 1
    1aa8:	6a 81       	ldd	r22, Y+2	; 0x02
    1aaa:	41 e0       	ldi	r20, 0x01	; 1
    1aac:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>
    1ab0:	0b c0       	rjmp	.+22     	; 0x1ac8 <LED_VidSetBit+0x7c>

		break;

		case C:

		DIO_VidSetDir(C, pin, output);
    1ab2:	82 e0       	ldi	r24, 0x02	; 2
    1ab4:	6a 81       	ldd	r22, Y+2	; 0x02
    1ab6:	41 e0       	ldi	r20, 0x01	; 1
    1ab8:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>
    1abc:	05 c0       	rjmp	.+10     	; 0x1ac8 <LED_VidSetBit+0x7c>

		break;

		case D:

		DIO_VidSetDir(D, pin, output);
    1abe:	83 e0       	ldi	r24, 0x03	; 3
    1ac0:	6a 81       	ldd	r22, Y+2	; 0x02
    1ac2:	41 e0       	ldi	r20, 0x01	; 1
    1ac4:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>

		break;

	}
}
    1ac8:	0f 90       	pop	r0
    1aca:	0f 90       	pop	r0
    1acc:	0f 90       	pop	r0
    1ace:	0f 90       	pop	r0
    1ad0:	cf 91       	pop	r28
    1ad2:	df 91       	pop	r29
    1ad4:	08 95       	ret

00001ad6 <LED_VidTurnOn>:

void LED_VidTurnOn(u8 port, u8 pin )
{
    1ad6:	df 93       	push	r29
    1ad8:	cf 93       	push	r28
    1ada:	00 d0       	rcall	.+0      	; 0x1adc <LED_VidTurnOn+0x6>
    1adc:	00 d0       	rcall	.+0      	; 0x1ade <LED_VidTurnOn+0x8>
    1ade:	cd b7       	in	r28, 0x3d	; 61
    1ae0:	de b7       	in	r29, 0x3e	; 62
    1ae2:	89 83       	std	Y+1, r24	; 0x01
    1ae4:	6a 83       	std	Y+2, r22	; 0x02

	switch(port)
    1ae6:	89 81       	ldd	r24, Y+1	; 0x01
    1ae8:	28 2f       	mov	r18, r24
    1aea:	30 e0       	ldi	r19, 0x00	; 0
    1aec:	3c 83       	std	Y+4, r19	; 0x04
    1aee:	2b 83       	std	Y+3, r18	; 0x03
    1af0:	8b 81       	ldd	r24, Y+3	; 0x03
    1af2:	9c 81       	ldd	r25, Y+4	; 0x04
    1af4:	81 30       	cpi	r24, 0x01	; 1
    1af6:	91 05       	cpc	r25, r1
    1af8:	d9 f0       	breq	.+54     	; 0x1b30 <LED_VidTurnOn+0x5a>
    1afa:	2b 81       	ldd	r18, Y+3	; 0x03
    1afc:	3c 81       	ldd	r19, Y+4	; 0x04
    1afe:	22 30       	cpi	r18, 0x02	; 2
    1b00:	31 05       	cpc	r19, r1
    1b02:	2c f4       	brge	.+10     	; 0x1b0e <LED_VidTurnOn+0x38>
    1b04:	8b 81       	ldd	r24, Y+3	; 0x03
    1b06:	9c 81       	ldd	r25, Y+4	; 0x04
    1b08:	00 97       	sbiw	r24, 0x00	; 0
    1b0a:	61 f0       	breq	.+24     	; 0x1b24 <LED_VidTurnOn+0x4e>
    1b0c:	22 c0       	rjmp	.+68     	; 0x1b52 <LED_VidTurnOn+0x7c>
    1b0e:	2b 81       	ldd	r18, Y+3	; 0x03
    1b10:	3c 81       	ldd	r19, Y+4	; 0x04
    1b12:	22 30       	cpi	r18, 0x02	; 2
    1b14:	31 05       	cpc	r19, r1
    1b16:	91 f0       	breq	.+36     	; 0x1b3c <LED_VidTurnOn+0x66>
    1b18:	8b 81       	ldd	r24, Y+3	; 0x03
    1b1a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b1c:	83 30       	cpi	r24, 0x03	; 3
    1b1e:	91 05       	cpc	r25, r1
    1b20:	99 f0       	breq	.+38     	; 0x1b48 <LED_VidTurnOn+0x72>
    1b22:	17 c0       	rjmp	.+46     	; 0x1b52 <LED_VidTurnOn+0x7c>
	{
		case A:

			DIO_VidWriteValue(A, pin, ON);
    1b24:	80 e0       	ldi	r24, 0x00	; 0
    1b26:	6a 81       	ldd	r22, Y+2	; 0x02
    1b28:	41 e0       	ldi	r20, 0x01	; 1
    1b2a:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    1b2e:	11 c0       	rjmp	.+34     	; 0x1b52 <LED_VidTurnOn+0x7c>

			break;

		case B:

			DIO_VidWriteValue(B, pin, ON);
    1b30:	81 e0       	ldi	r24, 0x01	; 1
    1b32:	6a 81       	ldd	r22, Y+2	; 0x02
    1b34:	41 e0       	ldi	r20, 0x01	; 1
    1b36:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    1b3a:	0b c0       	rjmp	.+22     	; 0x1b52 <LED_VidTurnOn+0x7c>

			break;

		case C:

			DIO_VidWriteValue(C, pin, ON);
    1b3c:	82 e0       	ldi	r24, 0x02	; 2
    1b3e:	6a 81       	ldd	r22, Y+2	; 0x02
    1b40:	41 e0       	ldi	r20, 0x01	; 1
    1b42:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    1b46:	05 c0       	rjmp	.+10     	; 0x1b52 <LED_VidTurnOn+0x7c>

			break;

		case D:

			DIO_VidWriteValue(D, pin, ON);
    1b48:	83 e0       	ldi	r24, 0x03	; 3
    1b4a:	6a 81       	ldd	r22, Y+2	; 0x02
    1b4c:	41 e0       	ldi	r20, 0x01	; 1
    1b4e:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>

			break;

	}
}
    1b52:	0f 90       	pop	r0
    1b54:	0f 90       	pop	r0
    1b56:	0f 90       	pop	r0
    1b58:	0f 90       	pop	r0
    1b5a:	cf 91       	pop	r28
    1b5c:	df 91       	pop	r29
    1b5e:	08 95       	ret

00001b60 <LED_VidTurnOff>:

void LED_VidTurnOff(u8 port, u8 pin )
{
    1b60:	df 93       	push	r29
    1b62:	cf 93       	push	r28
    1b64:	00 d0       	rcall	.+0      	; 0x1b66 <LED_VidTurnOff+0x6>
    1b66:	00 d0       	rcall	.+0      	; 0x1b68 <LED_VidTurnOff+0x8>
    1b68:	cd b7       	in	r28, 0x3d	; 61
    1b6a:	de b7       	in	r29, 0x3e	; 62
    1b6c:	89 83       	std	Y+1, r24	; 0x01
    1b6e:	6a 83       	std	Y+2, r22	; 0x02

	switch(port)
    1b70:	89 81       	ldd	r24, Y+1	; 0x01
    1b72:	28 2f       	mov	r18, r24
    1b74:	30 e0       	ldi	r19, 0x00	; 0
    1b76:	3c 83       	std	Y+4, r19	; 0x04
    1b78:	2b 83       	std	Y+3, r18	; 0x03
    1b7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b7c:	9c 81       	ldd	r25, Y+4	; 0x04
    1b7e:	81 30       	cpi	r24, 0x01	; 1
    1b80:	91 05       	cpc	r25, r1
    1b82:	d9 f0       	breq	.+54     	; 0x1bba <LED_VidTurnOff+0x5a>
    1b84:	2b 81       	ldd	r18, Y+3	; 0x03
    1b86:	3c 81       	ldd	r19, Y+4	; 0x04
    1b88:	22 30       	cpi	r18, 0x02	; 2
    1b8a:	31 05       	cpc	r19, r1
    1b8c:	2c f4       	brge	.+10     	; 0x1b98 <LED_VidTurnOff+0x38>
    1b8e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b90:	9c 81       	ldd	r25, Y+4	; 0x04
    1b92:	00 97       	sbiw	r24, 0x00	; 0
    1b94:	61 f0       	breq	.+24     	; 0x1bae <LED_VidTurnOff+0x4e>
    1b96:	22 c0       	rjmp	.+68     	; 0x1bdc <LED_VidTurnOff+0x7c>
    1b98:	2b 81       	ldd	r18, Y+3	; 0x03
    1b9a:	3c 81       	ldd	r19, Y+4	; 0x04
    1b9c:	22 30       	cpi	r18, 0x02	; 2
    1b9e:	31 05       	cpc	r19, r1
    1ba0:	91 f0       	breq	.+36     	; 0x1bc6 <LED_VidTurnOff+0x66>
    1ba2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ba6:	83 30       	cpi	r24, 0x03	; 3
    1ba8:	91 05       	cpc	r25, r1
    1baa:	99 f0       	breq	.+38     	; 0x1bd2 <LED_VidTurnOff+0x72>
    1bac:	17 c0       	rjmp	.+46     	; 0x1bdc <LED_VidTurnOff+0x7c>
	{
		case A:

			DIO_VidWriteValue(A, pin, OFF);
    1bae:	80 e0       	ldi	r24, 0x00	; 0
    1bb0:	6a 81       	ldd	r22, Y+2	; 0x02
    1bb2:	40 e0       	ldi	r20, 0x00	; 0
    1bb4:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    1bb8:	11 c0       	rjmp	.+34     	; 0x1bdc <LED_VidTurnOff+0x7c>

			break;

		case B:

			DIO_VidWriteValue(B, pin, OFF);
    1bba:	81 e0       	ldi	r24, 0x01	; 1
    1bbc:	6a 81       	ldd	r22, Y+2	; 0x02
    1bbe:	40 e0       	ldi	r20, 0x00	; 0
    1bc0:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    1bc4:	0b c0       	rjmp	.+22     	; 0x1bdc <LED_VidTurnOff+0x7c>

			break;

		case C:

			DIO_VidWriteValue(C, pin, OFF);
    1bc6:	82 e0       	ldi	r24, 0x02	; 2
    1bc8:	6a 81       	ldd	r22, Y+2	; 0x02
    1bca:	40 e0       	ldi	r20, 0x00	; 0
    1bcc:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    1bd0:	05 c0       	rjmp	.+10     	; 0x1bdc <LED_VidTurnOff+0x7c>

			break;

		case D:

			DIO_VidWriteValue(D, pin, OFF);
    1bd2:	83 e0       	ldi	r24, 0x03	; 3
    1bd4:	6a 81       	ldd	r22, Y+2	; 0x02
    1bd6:	40 e0       	ldi	r20, 0x00	; 0
    1bd8:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>

			break;

	}
}
    1bdc:	0f 90       	pop	r0
    1bde:	0f 90       	pop	r0
    1be0:	0f 90       	pop	r0
    1be2:	0f 90       	pop	r0
    1be4:	cf 91       	pop	r28
    1be6:	df 91       	pop	r29
    1be8:	08 95       	ret

00001bea <TIMER1_voidInit>:




extern void TIMER1_voidInit(void)
{
    1bea:	df 93       	push	r29
    1bec:	cf 93       	push	r28
    1bee:	cd b7       	in	r28, 0x3d	; 61
    1bf0:	de b7       	in	r29, 0x3e	; 62
	TCCR1A |=0b10000010;
    1bf2:	af e4       	ldi	r26, 0x4F	; 79
    1bf4:	b0 e0       	ldi	r27, 0x00	; 0
    1bf6:	ef e4       	ldi	r30, 0x4F	; 79
    1bf8:	f0 e0       	ldi	r31, 0x00	; 0
    1bfa:	80 81       	ld	r24, Z
    1bfc:	82 68       	ori	r24, 0x82	; 130
    1bfe:	8c 93       	st	X, r24
	TCCR1B |=0b00011100;
    1c00:	ae e4       	ldi	r26, 0x4E	; 78
    1c02:	b0 e0       	ldi	r27, 0x00	; 0
    1c04:	ee e4       	ldi	r30, 0x4E	; 78
    1c06:	f0 e0       	ldi	r31, 0x00	; 0
    1c08:	80 81       	ld	r24, Z
    1c0a:	8c 61       	ori	r24, 0x1C	; 28
    1c0c:	8c 93       	st	X, r24
	ICR1L=625;
    1c0e:	e6 e4       	ldi	r30, 0x46	; 70
    1c10:	f0 e0       	ldi	r31, 0x00	; 0
    1c12:	81 e7       	ldi	r24, 0x71	; 113
    1c14:	80 83       	st	Z, r24

}
    1c16:	cf 91       	pop	r28
    1c18:	df 91       	pop	r29
    1c1a:	08 95       	ret

00001c1c <TIMER1_voidInit0ff>:

extern void TIMER1_voidInit0ff(void)
{
    1c1c:	df 93       	push	r29
    1c1e:	cf 93       	push	r28
    1c20:	cd b7       	in	r28, 0x3d	; 61
    1c22:	de b7       	in	r29, 0x3e	; 62
	TCCR1A |=0b00000000;
    1c24:	af e4       	ldi	r26, 0x4F	; 79
    1c26:	b0 e0       	ldi	r27, 0x00	; 0
    1c28:	ef e4       	ldi	r30, 0x4F	; 79
    1c2a:	f0 e0       	ldi	r31, 0x00	; 0
    1c2c:	80 81       	ld	r24, Z
    1c2e:	8c 93       	st	X, r24
	TCCR1B |=0b00000000;
    1c30:	ae e4       	ldi	r26, 0x4E	; 78
    1c32:	b0 e0       	ldi	r27, 0x00	; 0
    1c34:	ee e4       	ldi	r30, 0x4E	; 78
    1c36:	f0 e0       	ldi	r31, 0x00	; 0
    1c38:	80 81       	ld	r24, Z
    1c3a:	8c 93       	st	X, r24

}
    1c3c:	cf 91       	pop	r28
    1c3e:	df 91       	pop	r29
    1c40:	08 95       	ret

00001c42 <main>:
#include<avr/delay.h>
#define F_COU 8000000

// sensor for light and temp
void main(void)
{
    1c42:	df 93       	push	r29
    1c44:	cf 93       	push	r28
    1c46:	00 d0       	rcall	.+0      	; 0x1c48 <main+0x6>
    1c48:	00 d0       	rcall	.+0      	; 0x1c4a <main+0x8>
    1c4a:	00 d0       	rcall	.+0      	; 0x1c4c <main+0xa>
    1c4c:	cd b7       	in	r28, 0x3d	; 61
    1c4e:	de b7       	in	r29, 0x3e	; 62
	ADC_Int();
    1c50:	0e 94 a3 05 	call	0xb46	; 0xb46 <ADC_Int>
	LCD_VidInit();
    1c54:	0e 94 34 0a 	call	0x1468	; 0x1468 <LCD_VidInit>

while(1)
{
	u16 digital2 = ADC_Read(1);//0->7 CH
    1c58:	81 e0       	ldi	r24, 0x01	; 1
    1c5a:	0e 94 b8 05 	call	0xb70	; 0xb70 <ADC_Read>
    1c5e:	9c 83       	std	Y+4, r25	; 0x04
    1c60:	8b 83       	std	Y+3, r24	; 0x03
	u16 ang2 = (digital2 * 5)/(1023);
    1c62:	2b 81       	ldd	r18, Y+3	; 0x03
    1c64:	3c 81       	ldd	r19, Y+4	; 0x04
    1c66:	c9 01       	movw	r24, r18
    1c68:	88 0f       	add	r24, r24
    1c6a:	99 1f       	adc	r25, r25
    1c6c:	88 0f       	add	r24, r24
    1c6e:	99 1f       	adc	r25, r25
    1c70:	82 0f       	add	r24, r18
    1c72:	93 1f       	adc	r25, r19
    1c74:	2f ef       	ldi	r18, 0xFF	; 255
    1c76:	33 e0       	ldi	r19, 0x03	; 3
    1c78:	b9 01       	movw	r22, r18
    1c7a:	0e 94 21 0f 	call	0x1e42	; 0x1e42 <__udivmodhi4>
    1c7e:	cb 01       	movw	r24, r22
    1c80:	9a 83       	std	Y+2, r25	; 0x02
    1c82:	89 83       	std	Y+1, r24	; 0x01
	LCD_Gotoxy(2,1);
    1c84:	82 e0       	ldi	r24, 0x02	; 2
    1c86:	61 e0       	ldi	r22, 0x01	; 1
    1c88:	0e 94 2b 0c 	call	0x1856	; 0x1856 <LCD_Gotoxy>
	LCD_VidWriteData('B');
    1c8c:	82 e4       	ldi	r24, 0x42	; 66
    1c8e:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_VidWriteData('r');
    1c92:	82 e7       	ldi	r24, 0x72	; 114
    1c94:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_VidWriteData('i');
    1c98:	89 e6       	ldi	r24, 0x69	; 105
    1c9a:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_VidWriteData('g');
    1c9e:	87 e6       	ldi	r24, 0x67	; 103
    1ca0:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_VidWriteData('h');
    1ca4:	88 e6       	ldi	r24, 0x68	; 104
    1ca6:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_VidWriteData('t');
    1caa:	84 e7       	ldi	r24, 0x74	; 116
    1cac:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_VidWriteData('n');
    1cb0:	8e e6       	ldi	r24, 0x6E	; 110
    1cb2:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_VidWriteData('e');
    1cb6:	85 e6       	ldi	r24, 0x65	; 101
    1cb8:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_VidWriteData('s');
    1cbc:	83 e7       	ldi	r24, 0x73	; 115
    1cbe:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_VidWriteData('s');
    1cc2:	83 e7       	ldi	r24, 0x73	; 115
    1cc4:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_VidWriteData(':');
    1cc8:	8a e3       	ldi	r24, 0x3A	; 58
    1cca:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_VidWriteData(' ');
    1cce:	80 e2       	ldi	r24, 0x20	; 32
    1cd0:	0e 94 96 09 	call	0x132c	; 0x132c <LCD_VidWriteData>
	LCD_vidWriteInteger(ang2);
    1cd4:	89 81       	ldd	r24, Y+1	; 0x01
    1cd6:	9a 81       	ldd	r25, Y+2	; 0x02
    1cd8:	cc 01       	movw	r24, r24
    1cda:	a0 e0       	ldi	r26, 0x00	; 0
    1cdc:	b0 e0       	ldi	r27, 0x00	; 0
    1cde:	bc 01       	movw	r22, r24
    1ce0:	cd 01       	movw	r24, r26
    1ce2:	0e 94 59 0c 	call	0x18b2	; 0x18b2 <LCD_vidWriteInteger>


	DIO_VidSetDir(D,pin5,output);
    1ce6:	83 e0       	ldi	r24, 0x03	; 3
    1ce8:	65 e0       	ldi	r22, 0x05	; 5
    1cea:	41 e0       	ldi	r20, 0x01	; 1
    1cec:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>

	switch (ang2)
    1cf0:	89 81       	ldd	r24, Y+1	; 0x01
    1cf2:	9a 81       	ldd	r25, Y+2	; 0x02
    1cf4:	9e 83       	std	Y+6, r25	; 0x06
    1cf6:	8d 83       	std	Y+5, r24	; 0x05
    1cf8:	8d 81       	ldd	r24, Y+5	; 0x05
    1cfa:	9e 81       	ldd	r25, Y+6	; 0x06
    1cfc:	82 30       	cpi	r24, 0x02	; 2
    1cfe:	91 05       	cpc	r25, r1
    1d00:	b1 f1       	breq	.+108    	; 0x1d6e <main+0x12c>
    1d02:	8d 81       	ldd	r24, Y+5	; 0x05
    1d04:	9e 81       	ldd	r25, Y+6	; 0x06
    1d06:	83 30       	cpi	r24, 0x03	; 3
    1d08:	91 05       	cpc	r25, r1
    1d0a:	50 f4       	brcc	.+20     	; 0x1d20 <main+0xde>
    1d0c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d0e:	9e 81       	ldd	r25, Y+6	; 0x06
    1d10:	00 97       	sbiw	r24, 0x00	; 0
    1d12:	89 f0       	breq	.+34     	; 0x1d36 <main+0xf4>
    1d14:	8d 81       	ldd	r24, Y+5	; 0x05
    1d16:	9e 81       	ldd	r25, Y+6	; 0x06
    1d18:	81 30       	cpi	r24, 0x01	; 1
    1d1a:	91 05       	cpc	r25, r1
    1d1c:	d1 f0       	breq	.+52     	; 0x1d52 <main+0x110>
    1d1e:	9c cf       	rjmp	.-200    	; 0x1c58 <main+0x16>
    1d20:	8d 81       	ldd	r24, Y+5	; 0x05
    1d22:	9e 81       	ldd	r25, Y+6	; 0x06
    1d24:	83 30       	cpi	r24, 0x03	; 3
    1d26:	91 05       	cpc	r25, r1
    1d28:	59 f1       	breq	.+86     	; 0x1d80 <main+0x13e>
    1d2a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d2c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d2e:	84 30       	cpi	r24, 0x04	; 4
    1d30:	91 05       	cpc	r25, r1
    1d32:	91 f1       	breq	.+100    	; 0x1d98 <main+0x156>
    1d34:	91 cf       	rjmp	.-222    	; 0x1c58 <main+0x16>
	{
	case 0:
		TIMER1_voidInit();
    1d36:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <TIMER1_voidInit>
		OCR1AL=100;
    1d3a:	ea e4       	ldi	r30, 0x4A	; 74
    1d3c:	f0 e0       	ldi	r31, 0x00	; 0
    1d3e:	84 e6       	ldi	r24, 0x64	; 100
    1d40:	90 e0       	ldi	r25, 0x00	; 0
    1d42:	91 83       	std	Z+1, r25	; 0x01
    1d44:	80 83       	st	Z, r24
		DIO_VidWriteValue(D,pin5,high);
    1d46:	83 e0       	ldi	r24, 0x03	; 3
    1d48:	65 e0       	ldi	r22, 0x05	; 5
    1d4a:	41 e0       	ldi	r20, 0x01	; 1
    1d4c:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    1d50:	83 cf       	rjmp	.-250    	; 0x1c58 <main+0x16>
		break;

	case 1:
		TIMER1_voidInit();
    1d52:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <TIMER1_voidInit>
		OCR1AL=10	;
    1d56:	ea e4       	ldi	r30, 0x4A	; 74
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	8a e0       	ldi	r24, 0x0A	; 10
    1d5c:	90 e0       	ldi	r25, 0x00	; 0
    1d5e:	91 83       	std	Z+1, r25	; 0x01
    1d60:	80 83       	st	Z, r24
		DIO_VidWriteValue(D,pin5,high);
    1d62:	83 e0       	ldi	r24, 0x03	; 3
    1d64:	65 e0       	ldi	r22, 0x05	; 5
    1d66:	41 e0       	ldi	r20, 0x01	; 1
    1d68:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    1d6c:	75 cf       	rjmp	.-278    	; 0x1c58 <main+0x16>
		break;

	case 2:
		TIMER1_voidInit();
    1d6e:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <TIMER1_voidInit>
		OCR1AL=10	;
    1d72:	ea e4       	ldi	r30, 0x4A	; 74
    1d74:	f0 e0       	ldi	r31, 0x00	; 0
    1d76:	8a e0       	ldi	r24, 0x0A	; 10
    1d78:	90 e0       	ldi	r25, 0x00	; 0
    1d7a:	91 83       	std	Z+1, r25	; 0x01
    1d7c:	80 83       	st	Z, r24
    1d7e:	6c cf       	rjmp	.-296    	; 0x1c58 <main+0x16>
		break;

	case 3:

		OCR1AL=0;
    1d80:	ea e4       	ldi	r30, 0x4A	; 74
    1d82:	f0 e0       	ldi	r31, 0x00	; 0
    1d84:	11 82       	std	Z+1, r1	; 0x01
    1d86:	10 82       	st	Z, r1
		TIMER1_voidInit0ff();
    1d88:	0e 94 0e 0e 	call	0x1c1c	; 0x1c1c <TIMER1_voidInit0ff>

		DIO_VidWriteValue(D,pin5,low);
    1d8c:	83 e0       	ldi	r24, 0x03	; 3
    1d8e:	65 e0       	ldi	r22, 0x05	; 5
    1d90:	40 e0       	ldi	r20, 0x00	; 0
    1d92:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    1d96:	60 cf       	rjmp	.-320    	; 0x1c58 <main+0x16>
	case 4:
		//OCR1AL=0;

		//DIO_VidWriteValue(D,pin5,low);

		TIMER1_voidInit0ff();
    1d98:	0e 94 0e 0e 	call	0x1c1c	; 0x1c1c <TIMER1_voidInit0ff>
		DIO_VidWriteValue(D,pin5,low);
    1d9c:	83 e0       	ldi	r24, 0x03	; 3
    1d9e:	65 e0       	ldi	r22, 0x05	; 5
    1da0:	40 e0       	ldi	r20, 0x00	; 0
    1da2:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>
    1da6:	58 cf       	rjmp	.-336    	; 0x1c58 <main+0x16>

00001da8 <Timer_zero_Int_pwm>:
#include "DIO.h"
#include "timer_zero.h"


void Timer_zero_Int_pwm(void)
{
    1da8:	df 93       	push	r29
    1daa:	cf 93       	push	r28
    1dac:	cd b7       	in	r28, 0x3d	; 61
    1dae:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0b01101101;
    1db0:	e3 e5       	ldi	r30, 0x53	; 83
    1db2:	f0 e0       	ldi	r31, 0x00	; 0
    1db4:	8d e6       	ldi	r24, 0x6D	; 109
    1db6:	80 83       	st	Z, r24
	OCR0=255;
    1db8:	ec e5       	ldi	r30, 0x5C	; 92
    1dba:	f0 e0       	ldi	r31, 0x00	; 0
    1dbc:	8f ef       	ldi	r24, 0xFF	; 255
    1dbe:	80 83       	st	Z, r24
	DIO_VidSetDir(B,3,output);
    1dc0:	81 e0       	ldi	r24, 0x01	; 1
    1dc2:	63 e0       	ldi	r22, 0x03	; 3
    1dc4:	41 e0       	ldi	r20, 0x01	; 1
    1dc6:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>

}
    1dca:	cf 91       	pop	r28
    1dcc:	df 91       	pop	r29
    1dce:	08 95       	ret

00001dd0 <Timer_zero_Int_pwm0_1>:

void Timer_zero_Int_pwm0_1(void)
{
    1dd0:	df 93       	push	r29
    1dd2:	cf 93       	push	r28
    1dd4:	cd b7       	in	r28, 0x3d	; 61
    1dd6:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0b01101101;
    1dd8:	e3 e5       	ldi	r30, 0x53	; 83
    1dda:	f0 e0       	ldi	r31, 0x00	; 0
    1ddc:	8d e6       	ldi	r24, 0x6D	; 109
    1dde:	80 83       	st	Z, r24
	OCR0=255;
    1de0:	ec e5       	ldi	r30, 0x5C	; 92
    1de2:	f0 e0       	ldi	r31, 0x00	; 0
    1de4:	8f ef       	ldi	r24, 0xFF	; 255
    1de6:	80 83       	st	Z, r24
	DIO_VidSetDir(B,3,output);
    1de8:	81 e0       	ldi	r24, 0x01	; 1
    1dea:	63 e0       	ldi	r22, 0x03	; 3
    1dec:	41 e0       	ldi	r20, 0x01	; 1
    1dee:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>

}
    1df2:	cf 91       	pop	r28
    1df4:	df 91       	pop	r29
    1df6:	08 95       	ret

00001df8 <Timer_zero_Int_pwm3_4>:

void Timer_zero_Int_pwm3_4(void)
{
    1df8:	df 93       	push	r29
    1dfa:	cf 93       	push	r28
    1dfc:	cd b7       	in	r28, 0x3d	; 61
    1dfe:	de b7       	in	r29, 0x3e	; 62
	DIO_VidSetDir(B,3,output);
    1e00:	81 e0       	ldi	r24, 0x01	; 1
    1e02:	63 e0       	ldi	r22, 0x03	; 3
    1e04:	41 e0       	ldi	r20, 0x01	; 1
    1e06:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>
	DIO_VidWriteValue(B,3,0);
    1e0a:	81 e0       	ldi	r24, 0x01	; 1
    1e0c:	63 e0       	ldi	r22, 0x03	; 3
    1e0e:	40 e0       	ldi	r20, 0x00	; 0
    1e10:	0e 94 da 06 	call	0xdb4	; 0xdb4 <DIO_VidWriteValue>

}
    1e14:	cf 91       	pop	r28
    1e16:	df 91       	pop	r29
    1e18:	08 95       	ret

00001e1a <Timer_zero_Int_pwm2>:

void Timer_zero_Int_pwm2(void)
{
    1e1a:	df 93       	push	r29
    1e1c:	cf 93       	push	r28
    1e1e:	cd b7       	in	r28, 0x3d	; 61
    1e20:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0b01101101;
    1e22:	e3 e5       	ldi	r30, 0x53	; 83
    1e24:	f0 e0       	ldi	r31, 0x00	; 0
    1e26:	8d e6       	ldi	r24, 0x6D	; 109
    1e28:	80 83       	st	Z, r24
	OCR0=100;
    1e2a:	ec e5       	ldi	r30, 0x5C	; 92
    1e2c:	f0 e0       	ldi	r31, 0x00	; 0
    1e2e:	84 e6       	ldi	r24, 0x64	; 100
    1e30:	80 83       	st	Z, r24
	DIO_VidSetDir(B,3,output);
    1e32:	81 e0       	ldi	r24, 0x01	; 1
    1e34:	63 e0       	ldi	r22, 0x03	; 3
    1e36:	41 e0       	ldi	r20, 0x01	; 1
    1e38:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <DIO_VidSetDir>

}
    1e3c:	cf 91       	pop	r28
    1e3e:	df 91       	pop	r29
    1e40:	08 95       	ret

00001e42 <__udivmodhi4>:
    1e42:	aa 1b       	sub	r26, r26
    1e44:	bb 1b       	sub	r27, r27
    1e46:	51 e1       	ldi	r21, 0x11	; 17
    1e48:	07 c0       	rjmp	.+14     	; 0x1e58 <__udivmodhi4_ep>

00001e4a <__udivmodhi4_loop>:
    1e4a:	aa 1f       	adc	r26, r26
    1e4c:	bb 1f       	adc	r27, r27
    1e4e:	a6 17       	cp	r26, r22
    1e50:	b7 07       	cpc	r27, r23
    1e52:	10 f0       	brcs	.+4      	; 0x1e58 <__udivmodhi4_ep>
    1e54:	a6 1b       	sub	r26, r22
    1e56:	b7 0b       	sbc	r27, r23

00001e58 <__udivmodhi4_ep>:
    1e58:	88 1f       	adc	r24, r24
    1e5a:	99 1f       	adc	r25, r25
    1e5c:	5a 95       	dec	r21
    1e5e:	a9 f7       	brne	.-22     	; 0x1e4a <__udivmodhi4_loop>
    1e60:	80 95       	com	r24
    1e62:	90 95       	com	r25
    1e64:	bc 01       	movw	r22, r24
    1e66:	cd 01       	movw	r24, r26
    1e68:	08 95       	ret

00001e6a <__udivmodsi4>:
    1e6a:	a1 e2       	ldi	r26, 0x21	; 33
    1e6c:	1a 2e       	mov	r1, r26
    1e6e:	aa 1b       	sub	r26, r26
    1e70:	bb 1b       	sub	r27, r27
    1e72:	fd 01       	movw	r30, r26
    1e74:	0d c0       	rjmp	.+26     	; 0x1e90 <__udivmodsi4_ep>

00001e76 <__udivmodsi4_loop>:
    1e76:	aa 1f       	adc	r26, r26
    1e78:	bb 1f       	adc	r27, r27
    1e7a:	ee 1f       	adc	r30, r30
    1e7c:	ff 1f       	adc	r31, r31
    1e7e:	a2 17       	cp	r26, r18
    1e80:	b3 07       	cpc	r27, r19
    1e82:	e4 07       	cpc	r30, r20
    1e84:	f5 07       	cpc	r31, r21
    1e86:	20 f0       	brcs	.+8      	; 0x1e90 <__udivmodsi4_ep>
    1e88:	a2 1b       	sub	r26, r18
    1e8a:	b3 0b       	sbc	r27, r19
    1e8c:	e4 0b       	sbc	r30, r20
    1e8e:	f5 0b       	sbc	r31, r21

00001e90 <__udivmodsi4_ep>:
    1e90:	66 1f       	adc	r22, r22
    1e92:	77 1f       	adc	r23, r23
    1e94:	88 1f       	adc	r24, r24
    1e96:	99 1f       	adc	r25, r25
    1e98:	1a 94       	dec	r1
    1e9a:	69 f7       	brne	.-38     	; 0x1e76 <__udivmodsi4_loop>
    1e9c:	60 95       	com	r22
    1e9e:	70 95       	com	r23
    1ea0:	80 95       	com	r24
    1ea2:	90 95       	com	r25
    1ea4:	9b 01       	movw	r18, r22
    1ea6:	ac 01       	movw	r20, r24
    1ea8:	bd 01       	movw	r22, r26
    1eaa:	cf 01       	movw	r24, r30
    1eac:	08 95       	ret

00001eae <__prologue_saves__>:
    1eae:	2f 92       	push	r2
    1eb0:	3f 92       	push	r3
    1eb2:	4f 92       	push	r4
    1eb4:	5f 92       	push	r5
    1eb6:	6f 92       	push	r6
    1eb8:	7f 92       	push	r7
    1eba:	8f 92       	push	r8
    1ebc:	9f 92       	push	r9
    1ebe:	af 92       	push	r10
    1ec0:	bf 92       	push	r11
    1ec2:	cf 92       	push	r12
    1ec4:	df 92       	push	r13
    1ec6:	ef 92       	push	r14
    1ec8:	ff 92       	push	r15
    1eca:	0f 93       	push	r16
    1ecc:	1f 93       	push	r17
    1ece:	cf 93       	push	r28
    1ed0:	df 93       	push	r29
    1ed2:	cd b7       	in	r28, 0x3d	; 61
    1ed4:	de b7       	in	r29, 0x3e	; 62
    1ed6:	ca 1b       	sub	r28, r26
    1ed8:	db 0b       	sbc	r29, r27
    1eda:	0f b6       	in	r0, 0x3f	; 63
    1edc:	f8 94       	cli
    1ede:	de bf       	out	0x3e, r29	; 62
    1ee0:	0f be       	out	0x3f, r0	; 63
    1ee2:	cd bf       	out	0x3d, r28	; 61
    1ee4:	09 94       	ijmp

00001ee6 <__epilogue_restores__>:
    1ee6:	2a 88       	ldd	r2, Y+18	; 0x12
    1ee8:	39 88       	ldd	r3, Y+17	; 0x11
    1eea:	48 88       	ldd	r4, Y+16	; 0x10
    1eec:	5f 84       	ldd	r5, Y+15	; 0x0f
    1eee:	6e 84       	ldd	r6, Y+14	; 0x0e
    1ef0:	7d 84       	ldd	r7, Y+13	; 0x0d
    1ef2:	8c 84       	ldd	r8, Y+12	; 0x0c
    1ef4:	9b 84       	ldd	r9, Y+11	; 0x0b
    1ef6:	aa 84       	ldd	r10, Y+10	; 0x0a
    1ef8:	b9 84       	ldd	r11, Y+9	; 0x09
    1efa:	c8 84       	ldd	r12, Y+8	; 0x08
    1efc:	df 80       	ldd	r13, Y+7	; 0x07
    1efe:	ee 80       	ldd	r14, Y+6	; 0x06
    1f00:	fd 80       	ldd	r15, Y+5	; 0x05
    1f02:	0c 81       	ldd	r16, Y+4	; 0x04
    1f04:	1b 81       	ldd	r17, Y+3	; 0x03
    1f06:	aa 81       	ldd	r26, Y+2	; 0x02
    1f08:	b9 81       	ldd	r27, Y+1	; 0x01
    1f0a:	ce 0f       	add	r28, r30
    1f0c:	d1 1d       	adc	r29, r1
    1f0e:	0f b6       	in	r0, 0x3f	; 63
    1f10:	f8 94       	cli
    1f12:	de bf       	out	0x3e, r29	; 62
    1f14:	0f be       	out	0x3f, r0	; 63
    1f16:	cd bf       	out	0x3d, r28	; 61
    1f18:	ed 01       	movw	r28, r26
    1f1a:	08 95       	ret

00001f1c <_exit>:
    1f1c:	f8 94       	cli

00001f1e <__stop_program>:
    1f1e:	ff cf       	rjmp	.-2      	; 0x1f1e <__stop_program>
