 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 18:12:41 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          1.45
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.15
  Total Hold Violation:        -50.24
  No. of Hold Violations:     1073.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               6146
  Buf/Inv Cell Count:            1589
  Buf Cell Count:                  49
  Inv Cell Count:                1540
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4954
  Sequential Cell Count:         1192
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    26977.122874
  Noncombinational Area: 24040.556057
  Buf/Inv Area:           6227.222221
  Total Buffer Area:           266.51
  Total Inverter Area:        5960.72
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             51017.678931
  Design Area:           51017.678931


  Design Rules
  -----------------------------------
  Total Number of Nets:          6155
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 16.94
  Mapping Optimization:               15.35
  -----------------------------------------
  Overall Compile Time:               45.08
  Overall Compile Wall Clock Time:    46.33

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.15  TNS: 50.24  Number of Violating Paths: 1073

  --------------------------------------------------------------------


1
