

================================================================
== Vitis HLS Report for 'calculate_matrix'
================================================================
* Date:           Mon Aug 26 02:30:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        HLS
* Solution:       Loop_Unroll (Vivado IP Flow Target)
* Product family: artix7l
* Target device:  xc7a75tl-ftg256-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  8.271 ns|     4.05 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  75.000 ns|  75.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 0" [HLS_src/matrix_operations.cpp:18]   --->   Operation 7 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 8 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 0" [HLS_src/matrix_operations.cpp:18]   --->   Operation 9 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 10 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.75ns)   --->   "%a_load = load i2 %a_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 11 'load' 'a_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 12 [2/2] (1.75ns)   --->   "%b_load = load i2 %b_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 12 'load' 'b_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 13 [2/2] (1.75ns)   --->   "%b_load_2 = load i2 %b_addr_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 13 'load' 'b_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 14 [2/2] (1.75ns)   --->   "%a_load_2 = load i2 %a_addr_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 14 'load' 'a_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 15 [1/2] (1.75ns)   --->   "%a_load = load i2 %a_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 15 'load' 'a_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 16 [1/2] (1.75ns)   --->   "%b_load = load i2 %b_addr" [HLS_src/matrix_operations.cpp:18]   --->   Operation 16 'load' 'b_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i8 %a_load" [HLS_src/matrix_operations.cpp:18]   --->   Operation 17 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i8 %b_load" [HLS_src/matrix_operations.cpp:18]   --->   Operation 18 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [3/3] (1.38ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_1, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 19 'mul' 'intermediate' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/2] (1.75ns)   --->   "%b_load_2 = load i2 %b_addr_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 20 'load' 'b_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i8 %b_load_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 21 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [3/3] (1.38ns) (grouped into DSP with root node add_ln20_2)   --->   "%intermediate_2 = mul i16 %zext_ln18_4, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 22 'mul' 'intermediate_2' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/2] (1.75ns)   --->   "%a_load_2 = load i2 %a_addr_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 23 'load' 'a_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i8 %a_load_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 24 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [3/3] (1.38ns) (grouped into DSP with root node add_ln20_4)   --->   "%intermediate_4 = mul i16 %zext_ln18_6, i16 %zext_ln18_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 25 'mul' 'intermediate_4' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [3/3] (1.38ns) (grouped into DSP with root node add_ln20_6)   --->   "%intermediate_6 = mul i16 %zext_ln18_6, i16 %zext_ln18_4" [HLS_src/matrix_operations.cpp:18]   --->   Operation 26 'mul' 'intermediate_6' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 27 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i8 %a, i64 0, i64 3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 28 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 29 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i8 %b, i64 0, i64 3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 30 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/3] (1.38ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_1, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 31 'mul' 'intermediate' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [2/2] (1.75ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 32 'load' 'a_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 33 [2/2] (1.75ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 33 'load' 'b_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 34 [2/3] (1.38ns) (grouped into DSP with root node add_ln20_2)   --->   "%intermediate_2 = mul i16 %zext_ln18_4, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 34 'mul' 'intermediate_2' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [2/2] (1.75ns)   --->   "%b_load_3 = load i2 %b_addr_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 35 'load' 'b_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 36 [2/3] (1.38ns) (grouped into DSP with root node add_ln20_4)   --->   "%intermediate_4 = mul i16 %zext_ln18_6, i16 %zext_ln18_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 36 'mul' 'intermediate_4' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [2/2] (1.75ns)   --->   "%a_load_3 = load i2 %a_addr_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 37 'load' 'a_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 38 [2/3] (1.38ns) (grouped into DSP with root node add_ln20_6)   --->   "%intermediate_6 = mul i16 %zext_ln18_6, i16 %zext_ln18_4" [HLS_src/matrix_operations.cpp:18]   --->   Operation 38 'mul' 'intermediate_6' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16 %c, i64 0, i64 0" [HLS_src/matrix_operations.cpp:20]   --->   Operation 39 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr i16 %c, i64 0, i64 1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 40 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/3] (0.00ns) (grouped into DSP with root node add_ln20)   --->   "%intermediate = mul i16 %zext_ln18_1, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 41 'mul' 'intermediate' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/2] (1.75ns)   --->   "%a_load_1 = load i2 %a_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 42 'load' 'a_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 43 [1/2] (1.75ns)   --->   "%b_load_1 = load i2 %b_addr_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 43 'load' 'b_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i8 %a_load_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 44 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i8 %b_load_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 45 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.63ns)   --->   "%mul_ln18 = mul i16 %zext_ln18_3, i16 %zext_ln18_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 46 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [2/2] (1.75ns)   --->   "%c_load = load i2 %c_addr" [HLS_src/matrix_operations.cpp:20]   --->   Operation 47 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 48 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20 = add i16 %mul_ln18, i16 %intermediate" [HLS_src/matrix_operations.cpp:20]   --->   Operation 48 'add' 'add_ln20' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_2)   --->   "%intermediate_2 = mul i16 %zext_ln18_4, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 49 'mul' 'intermediate_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/2] (1.75ns)   --->   "%b_load_3 = load i2 %b_addr_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 50 'load' 'b_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i8 %b_load_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 51 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.63ns)   --->   "%mul_ln18_2 = mul i16 %zext_ln18_5, i16 %zext_ln18_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 52 'mul' 'mul_ln18_2' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [2/2] (1.75ns)   --->   "%c_load_1 = load i2 %c_addr_1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 53 'load' 'c_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 54 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_2 = add i16 %mul_ln18_2, i16 %intermediate_2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 54 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_4)   --->   "%intermediate_4 = mul i16 %zext_ln18_6, i16 %zext_ln18_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 55 'mul' 'intermediate_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/2] (1.75ns)   --->   "%a_load_3 = load i2 %a_addr_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 56 'load' 'a_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i8 %a_load_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 57 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (3.63ns)   --->   "%mul_ln18_4 = mul i16 %zext_ln18_7, i16 %zext_ln18_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 58 'mul' 'mul_ln18_4' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_4 = add i16 %mul_ln18_4, i16 %intermediate_4" [HLS_src/matrix_operations.cpp:20]   --->   Operation 59 'add' 'add_ln20_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_6)   --->   "%intermediate_6 = mul i16 %zext_ln18_6, i16 %zext_ln18_4" [HLS_src/matrix_operations.cpp:18]   --->   Operation 60 'mul' 'intermediate_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (3.63ns)   --->   "%mul_ln18_6 = mul i16 %zext_ln18_7, i16 %zext_ln18_5" [HLS_src/matrix_operations.cpp:18]   --->   Operation 61 'mul' 'mul_ln18_6' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_6 = add i16 %mul_ln18_6, i16 %intermediate_6" [HLS_src/matrix_operations.cpp:20]   --->   Operation 62 'add' 'add_ln20_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 8.27>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr i16 %c, i64 0, i64 2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 63 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr i16 %c, i64 0, i64 3" [HLS_src/matrix_operations.cpp:20]   --->   Operation 64 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i8 %result, i64 0, i64 0" [HLS_src/matrix_operations.cpp:25]   --->   Operation 65 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr i8 %result, i64 0, i64 1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 66 'getelementptr' 'result_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (1.75ns)   --->   "%c_load = load i2 %c_addr" [HLS_src/matrix_operations.cpp:20]   --->   Operation 67 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 68 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20 = add i16 %mul_ln18, i16 %intermediate" [HLS_src/matrix_operations.cpp:20]   --->   Operation 68 'add' 'add_ln20' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (1.84ns)   --->   "%intermediate_1 = add i16 %add_ln20, i16 %c_load" [HLS_src/matrix_operations.cpp:20]   --->   Operation 69 'add' 'intermediate_1' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.84ns)   --->   "%icmp_ln22 = icmp_ugt  i16 %intermediate_1, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 70 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i16 %intermediate_1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 71 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.07ns)   --->   "%select_ln25 = select i1 %icmp_ln22, i8 128, i8 %trunc_ln25" [HLS_src/matrix_operations.cpp:25]   --->   Operation 72 'select' 'select_ln25' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.75ns)   --->   "%store_ln25 = store i8 %select_ln25, i2 %result_addr" [HLS_src/matrix_operations.cpp:25]   --->   Operation 73 'store' 'store_ln25' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 74 [1/2] (1.75ns)   --->   "%c_load_1 = load i2 %c_addr_1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 74 'load' 'c_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 75 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_2 = add i16 %mul_ln18_2, i16 %intermediate_2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 75 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [1/1] (1.84ns)   --->   "%intermediate_3 = add i16 %add_ln20_2, i16 %c_load_1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 76 'add' 'intermediate_3' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.84ns)   --->   "%icmp_ln22_1 = icmp_ugt  i16 %intermediate_3, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 77 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i16 %intermediate_3" [HLS_src/matrix_operations.cpp:25]   --->   Operation 78 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.07ns)   --->   "%select_ln25_1 = select i1 %icmp_ln22_1, i8 128, i8 %trunc_ln25_1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 79 'select' 'select_ln25_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.75ns)   --->   "%store_ln25 = store i8 %select_ln25_1, i2 %result_addr_1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 80 'store' 'store_ln25' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 81 [2/2] (1.75ns)   --->   "%c_load_2 = load i2 %c_addr_2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 81 'load' 'c_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 82 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_4 = add i16 %mul_ln18_4, i16 %intermediate_4" [HLS_src/matrix_operations.cpp:20]   --->   Operation 82 'add' 'add_ln20_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [2/2] (1.75ns)   --->   "%c_load_3 = load i2 %c_addr_3" [HLS_src/matrix_operations.cpp:20]   --->   Operation 83 'load' 'c_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 84 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_6 = add i16 %mul_ln18_6, i16 %intermediate_6" [HLS_src/matrix_operations.cpp:20]   --->   Operation 84 'add' 'add_ln20_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 8.26>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%result_addr_2 = getelementptr i8 %result, i64 0, i64 2" [HLS_src/matrix_operations.cpp:25]   --->   Operation 85 'getelementptr' 'result_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%result_addr_3 = getelementptr i8 %result, i64 0, i64 3" [HLS_src/matrix_operations.cpp:25]   --->   Operation 86 'getelementptr' 'result_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS_src/matrix_operations.cpp:3]   --->   Operation 87 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %result, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %result"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (1.75ns)   --->   "%c_load_2 = load i2 %c_addr_2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 96 'load' 'c_load_2' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_6 : Operation 97 [1/1] (1.84ns)   --->   "%intermediate_5 = add i16 %add_ln20_4, i16 %c_load_2" [HLS_src/matrix_operations.cpp:20]   --->   Operation 97 'add' 'intermediate_5' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (1.84ns)   --->   "%icmp_ln22_2 = icmp_ugt  i16 %intermediate_5, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 98 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i16 %intermediate_5" [HLS_src/matrix_operations.cpp:25]   --->   Operation 99 'trunc' 'trunc_ln25_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.07ns)   --->   "%select_ln25_2 = select i1 %icmp_ln22_2, i8 128, i8 %trunc_ln25_2" [HLS_src/matrix_operations.cpp:25]   --->   Operation 100 'select' 'select_ln25_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.75ns)   --->   "%store_ln25 = store i8 %select_ln25_2, i2 %result_addr_2" [HLS_src/matrix_operations.cpp:25]   --->   Operation 101 'store' 'store_ln25' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 102 [1/2] (1.75ns)   --->   "%c_load_3 = load i2 %c_addr_3" [HLS_src/matrix_operations.cpp:20]   --->   Operation 102 'load' 'c_load_3' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_6 : Operation 103 [1/1] (1.84ns)   --->   "%intermediate_7 = add i16 %add_ln20_6, i16 %c_load_3" [HLS_src/matrix_operations.cpp:20]   --->   Operation 103 'add' 'intermediate_7' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.84ns)   --->   "%icmp_ln22_3 = icmp_ugt  i16 %intermediate_7, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 104 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln25_3 = trunc i16 %intermediate_7" [HLS_src/matrix_operations.cpp:25]   --->   Operation 105 'trunc' 'trunc_ln25_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.07ns)   --->   "%select_ln25_3 = select i1 %icmp_ln22_3, i8 128, i8 %trunc_ln25_3" [HLS_src/matrix_operations.cpp:25]   --->   Operation 106 'select' 'select_ln25_3' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.75ns)   --->   "%store_ln25 = store i8 %select_ln25_3, i2 %result_addr_3" [HLS_src/matrix_operations.cpp:25]   --->   Operation 107 'store' 'store_ln25' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [HLS_src/matrix_operations.cpp:28]   --->   Operation 108 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 4.050ns.

 <State 1>: 1.755ns
The critical path consists of the following:
	'getelementptr' operation 2 bit ('a_addr', HLS_src/matrix_operations.cpp:18) [5]  (0.000 ns)
	'load' operation 8 bit ('a_load', HLS_src/matrix_operations.cpp:18) on array 'a' [30]  (1.755 ns)

 <State 2>: 3.135ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load', HLS_src/matrix_operations.cpp:18) on array 'a' [30]  (1.755 ns)
	'mul' operation 16 bit of DSP[41] ('intermediate', HLS_src/matrix_operations.cpp:18) [34]  (1.380 ns)

 <State 3>: 1.755ns
The critical path consists of the following:
	'getelementptr' operation 2 bit ('a_addr_1', HLS_src/matrix_operations.cpp:18) [6]  (0.000 ns)
	'load' operation 8 bit ('a_load_1', HLS_src/matrix_operations.cpp:18) on array 'a' [35]  (1.755 ns)

 <State 4>: 7.145ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load_1', HLS_src/matrix_operations.cpp:18) on array 'a' [35]  (1.755 ns)
	'mul' operation 16 bit ('mul_ln18', HLS_src/matrix_operations.cpp:18) [39]  (3.630 ns)
	'add' operation 16 bit of DSP[41] ('add_ln20', HLS_src/matrix_operations.cpp:20) [41]  (1.760 ns)

 <State 5>: 8.271ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[41] ('add_ln20', HLS_src/matrix_operations.cpp:20) [41]  (1.760 ns)
	'add' operation 16 bit ('intermediate', HLS_src/matrix_operations.cpp:20) [42]  (1.840 ns)
	'icmp' operation 1 bit ('icmp_ln22', HLS_src/matrix_operations.cpp:22) [43]  (1.840 ns)
	'select' operation 8 bit ('select_ln25', HLS_src/matrix_operations.cpp:25) [45]  (1.076 ns)
	'store' operation 0 bit ('store_ln25', HLS_src/matrix_operations.cpp:25) of variable 'select_ln25', HLS_src/matrix_operations.cpp:25 on array 'result' [46]  (1.755 ns)

 <State 6>: 8.266ns
The critical path consists of the following:
	'load' operation 16 bit ('c_load_2', HLS_src/matrix_operations.cpp:20) on array 'c' [66]  (1.755 ns)
	'add' operation 16 bit ('intermediate', HLS_src/matrix_operations.cpp:20) [68]  (1.840 ns)
	'icmp' operation 1 bit ('icmp_ln22_2', HLS_src/matrix_operations.cpp:22) [69]  (1.840 ns)
	'select' operation 8 bit ('select_ln25_2', HLS_src/matrix_operations.cpp:25) [71]  (1.076 ns)
	'store' operation 0 bit ('store_ln25', HLS_src/matrix_operations.cpp:25) of variable 'select_ln25_2', HLS_src/matrix_operations.cpp:25 on array 'result' [72]  (1.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
