
USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c66c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  0800c800  0800c800  0000d800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc88  0800cc88  0000e214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cc88  0800cc88  0000dc88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc90  0800cc90  0000e214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc90  0800cc90  0000dc90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cc94  0800cc94  0000dc94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  0800cc98  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a8c  20000218  0800ceac  0000e218  2**3
                  ALLOC
 10 ._user_heap_stack 00001404  20000ca4  0800ceac  0000eca4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e214  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018d1b  00000000  00000000  0000e244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d01  00000000  00000000  00026f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c0  00000000  00000000  0002ac60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001017  00000000  00000000  0002c120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028026  00000000  00000000  0002d137  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dbc5  00000000  00000000  0005515d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dcc17  00000000  00000000  00072d22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014f939  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069e8  00000000  00000000  0014f97c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  00156364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000218 	.word	0x20000218
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c7e4 	.word	0x0800c7e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000021c 	.word	0x2000021c
 80001cc:	0800c7e4 	.word	0x0800c7e4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001026:	4b26      	ldr	r3, [pc, #152]	@ (80010c0 <MX_DMA_Init+0xa0>)
 8001028:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800102a:	4a25      	ldr	r2, [pc, #148]	@ (80010c0 <MX_DMA_Init+0xa0>)
 800102c:	f043 0302 	orr.w	r3, r3, #2
 8001030:	6493      	str	r3, [r2, #72]	@ 0x48
 8001032:	4b23      	ldr	r3, [pc, #140]	@ (80010c0 <MX_DMA_Init+0xa0>)
 8001034:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800103e:	4b20      	ldr	r3, [pc, #128]	@ (80010c0 <MX_DMA_Init+0xa0>)
 8001040:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001042:	4a1f      	ldr	r2, [pc, #124]	@ (80010c0 <MX_DMA_Init+0xa0>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	6493      	str	r3, [r2, #72]	@ 0x48
 800104a:	4b1d      	ldr	r3, [pc, #116]	@ (80010c0 <MX_DMA_Init+0xa0>)
 800104c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	603b      	str	r3, [r7, #0]
 8001054:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2100      	movs	r1, #0
 800105a:	200c      	movs	r0, #12
 800105c:	f002 fb09 	bl	8003672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001060:	200c      	movs	r0, #12
 8001062:	f002 fb22 	bl	80036aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001066:	2200      	movs	r2, #0
 8001068:	2100      	movs	r1, #0
 800106a:	200d      	movs	r0, #13
 800106c:	f002 fb01 	bl	8003672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001070:	200d      	movs	r0, #13
 8001072:	f002 fb1a 	bl	80036aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	200e      	movs	r0, #14
 800107c:	f002 faf9 	bl	8003672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001080:	200e      	movs	r0, #14
 8001082:	f002 fb12 	bl	80036aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2100      	movs	r1, #0
 800108a:	200f      	movs	r0, #15
 800108c:	f002 faf1 	bl	8003672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001090:	200f      	movs	r0, #15
 8001092:	f002 fb0a 	bl	80036aa <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 8001096:	2200      	movs	r2, #0
 8001098:	2100      	movs	r1, #0
 800109a:	2044      	movs	r0, #68	@ 0x44
 800109c:	f002 fae9 	bl	8003672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 80010a0:	2044      	movs	r0, #68	@ 0x44
 80010a2:	f002 fb02 	bl	80036aa <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 0, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2100      	movs	r1, #0
 80010aa:	2045      	movs	r0, #69	@ 0x45
 80010ac:	f002 fae1 	bl	8003672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80010b0:	2045      	movs	r0, #69	@ 0x45
 80010b2:	f002 fafa 	bl	80036aa <HAL_NVIC_EnableIRQ>

}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40021000 	.word	0x40021000

080010c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b088      	sub	sp, #32
 80010c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
 80010d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010da:	4b38      	ldr	r3, [pc, #224]	@ (80011bc <MX_GPIO_Init+0xf8>)
 80010dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010de:	4a37      	ldr	r2, [pc, #220]	@ (80011bc <MX_GPIO_Init+0xf8>)
 80010e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010e6:	4b35      	ldr	r3, [pc, #212]	@ (80011bc <MX_GPIO_Init+0xf8>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ee:	60bb      	str	r3, [r7, #8]
 80010f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f2:	4b32      	ldr	r3, [pc, #200]	@ (80011bc <MX_GPIO_Init+0xf8>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f6:	4a31      	ldr	r2, [pc, #196]	@ (80011bc <MX_GPIO_Init+0xf8>)
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010fe:	4b2f      	ldr	r3, [pc, #188]	@ (80011bc <MX_GPIO_Init+0xf8>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800110a:	4b2c      	ldr	r3, [pc, #176]	@ (80011bc <MX_GPIO_Init+0xf8>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110e:	4a2b      	ldr	r2, [pc, #172]	@ (80011bc <MX_GPIO_Init+0xf8>)
 8001110:	f043 0302 	orr.w	r3, r3, #2
 8001114:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001116:	4b29      	ldr	r3, [pc, #164]	@ (80011bc <MX_GPIO_Init+0xf8>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	f003 0302 	and.w	r3, r3, #2
 800111e:	603b      	str	r3, [r7, #0]
 8001120:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_R_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	2103      	movs	r1, #3
 8001126:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800112a:	f002 fee1 	bl	8003ef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ASIC_RST_GPIO_Port, ASIC_RST_Pin, GPIO_PIN_SET);
 800112e:	2201      	movs	r2, #1
 8001130:	2110      	movs	r1, #16
 8001132:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001136:	f002 fedb 	bl	8003ef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_12, GPIO_PIN_SET);
 800113a:	2201      	movs	r2, #1
 800113c:	f241 0101 	movw	r1, #4097	@ 0x1001
 8001140:	481f      	ldr	r0, [pc, #124]	@ (80011c0 <MX_GPIO_Init+0xfc>)
 8001142:	f002 fed5 	bl	8003ef0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_R_Pin LED_G_Pin ASIC_RST_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|ASIC_RST_Pin;
 8001146:	2313      	movs	r3, #19
 8001148:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114a:	2301      	movs	r3, #1
 800114c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800114e:	2301      	movs	r3, #1
 8001150:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001152:	2302      	movs	r3, #2
 8001154:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001156:	f107 030c 	add.w	r3, r7, #12
 800115a:	4619      	mov	r1, r3
 800115c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001160:	f002 fd4c 	bl	8003bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 8001164:	f241 0301 	movw	r3, #4097	@ 0x1001
 8001168:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116a:	2301      	movs	r3, #1
 800116c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001172:	2302      	movs	r3, #2
 8001174:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001176:	f107 030c 	add.w	r3, r7, #12
 800117a:	4619      	mov	r1, r3
 800117c:	4810      	ldr	r0, [pc, #64]	@ (80011c0 <MX_GPIO_Init+0xfc>)
 800117e:	f002 fd3d 	bl	8003bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : AFULL_Pin EMPTY_Pin */
  GPIO_InitStruct.Pin = AFULL_Pin|EMPTY_Pin;
 8001182:	2306      	movs	r3, #6
 8001184:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001186:	2300      	movs	r3, #0
 8001188:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800118a:	2302      	movs	r3, #2
 800118c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800118e:	f107 030c 	add.w	r3, r7, #12
 8001192:	4619      	mov	r1, r3
 8001194:	480a      	ldr	r0, [pc, #40]	@ (80011c0 <MX_GPIO_Init+0xfc>)
 8001196:	f002 fd31 	bl	8003bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S1_Pin S3_Pin S4_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S1_Pin|S3_Pin|S4_Pin;
 800119a:	f640 4318 	movw	r3, #3096	@ 0xc18
 800119e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011a0:	2300      	movs	r3, #0
 80011a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011a4:	2301      	movs	r3, #1
 80011a6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a8:	f107 030c 	add.w	r3, r7, #12
 80011ac:	4619      	mov	r1, r3
 80011ae:	4804      	ldr	r0, [pc, #16]	@ (80011c0 <MX_GPIO_Init+0xfc>)
 80011b0:	f002 fd24 	bl	8003bfc <HAL_GPIO_Init>

}
 80011b4:	bf00      	nop
 80011b6:	3720      	adds	r7, #32
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40021000 	.word	0x40021000
 80011c0:	48000400 	.word	0x48000400

080011c4 <main>:
uint8_t res = 0;
uint8_t open = 0;
SD_Config current_config;

int main(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
  HAL_Init();
 80011ca:	f002 f8de 	bl	800338a <HAL_Init>
  SystemClock_Config();
 80011ce:	f000 f863 	bl	8001298 <SystemClock_Config>
  MX_GPIO_Init();
 80011d2:	f7ff ff77 	bl	80010c4 <MX_GPIO_Init>
  MX_DMA_Init();
 80011d6:	f7ff ff23 	bl	8001020 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80011da:	f001 f865 	bl	80022a8 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 80011de:	f000 fc1f 	bl	8001a20 <MX_SPI2_Init>
  MX_FATFS_Init();
 80011e2:	f006 fdfb 	bl	8007ddc <MX_FATFS_Init>
  MX_SPI1_Init();
 80011e6:	f000 fbdd 	bl	80019a4 <MX_SPI1_Init>
  MX_TIM6_Init();
 80011ea:	f000 ffe5 	bl	80021b8 <MX_TIM6_Init>
  MX_TIM2_Init();
 80011ee:	f000 ff95 	bl	800211c <MX_TIM2_Init>
  if(f_open(&fil, current_log_file, FA_OPEN_APPEND | FA_WRITE) == FR_OK)
  {
	  open = 1;
  }
  current_config = load_and_apply_config();*/
  HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 80011f2:	2280      	movs	r2, #128	@ 0x80
 80011f4:	4923      	ldr	r1, [pc, #140]	@ (8001284 <main+0xc0>)
 80011f6:	4824      	ldr	r0, [pc, #144]	@ (8001288 <main+0xc4>)
 80011f8:	f005 fae2 	bl	80067c0 <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 80011fc:	4b22      	ldr	r3, [pc, #136]	@ (8001288 <main+0xc4>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	4b21      	ldr	r3, [pc, #132]	@ (8001288 <main+0xc4>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f042 0210 	orr.w	r2, r2, #16
 800120a:	601a      	str	r2, [r3, #0]
  /*ASIC_RST();
  ASIC_CS_LOW();
  HAL_SPI_Transmit(&hspi1, test, 7, 100);
  ASIC_CS_HIGH();*/
  //uint8_t test[20] = {0xAA,0x55,0x01,0x00,0x01,0x00,0x05,0x08,0x00,0x06,0x37,0x87,0xAD,0x02,0x84,0xC0,0x02,0xC6,0x7E,0xFE};
  ON_R();
 800120c:	2201      	movs	r2, #1
 800120e:	2101      	movs	r1, #1
 8001210:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001214:	f002 fe6c 	bl	8003ef0 <HAL_GPIO_WritePin>
	      OFF_R();
	    if(HAL_GPIO_ReadPin(EMPTY_GPIO_Port, EMPTY_Pin) == GPIO_PIN_SET)
	  	  ON_G();
	    else
	      OFF_G();*/
	  if(data_ready == 0)
 8001218:	4b1c      	ldr	r3, [pc, #112]	@ (800128c <main+0xc8>)
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	b29b      	uxth	r3, r3
 800121e:	2b00      	cmp	r3, #0
 8001220:	d101      	bne.n	8001226 <main+0x62>
	  	  maintain_processing_buffer();
 8001222:	f001 ffcb 	bl	80031bc <maintain_processing_buffer>
	  if(data_ready)
 8001226:	4b19      	ldr	r3, [pc, #100]	@ (800128c <main+0xc8>)
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	b29b      	uxth	r3, r3
 800122c:	2b00      	cmp	r3, #0
 800122e:	d021      	beq.n	8001274 <main+0xb0>
	  {
		  while(!txstate)
 8001230:	e019      	b.n	8001266 <main+0xa2>
		  {
			  CMD_Status state1 = CMD_Judge();
 8001232:	f001 fa61 	bl	80026f8 <CMD_Judge>
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
			  if(state1 == CMD_OK)
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d10b      	bne.n	8001258 <main+0x94>
			  {
				  CMD_Status state2 = CMD_Execute();
 8001240:	f001 fb42 	bl	80028c8 <CMD_Execute>
 8001244:	4603      	mov	r3, r0
 8001246:	71bb      	strb	r3, [r7, #6]
				  if(state2 != CMD_OK)
 8001248:	79bb      	ldrb	r3, [r7, #6]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d00b      	beq.n	8001266 <main+0xa2>
					  CMD_HANDLE_ERROR(state2);
 800124e:	79bb      	ldrb	r3, [r7, #6]
 8001250:	4618      	mov	r0, r3
 8001252:	f002 f809 	bl	8003268 <CMD_HANDLE_ERROR>
 8001256:	e006      	b.n	8001266 <main+0xa2>
			  }
			  else if(state1 == CMD_END)
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	2b06      	cmp	r3, #6
 800125c:	d009      	beq.n	8001272 <main+0xae>
				  break;
			  else
				  CMD_HANDLE_ERROR(state1);
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	4618      	mov	r0, r3
 8001262:	f002 f801 	bl	8003268 <CMD_HANDLE_ERROR>
		  while(!txstate)
 8001266:	4b0a      	ldr	r3, [pc, #40]	@ (8001290 <main+0xcc>)
 8001268:	881b      	ldrh	r3, [r3, #0]
 800126a:	b29b      	uxth	r3, r3
 800126c:	2b00      	cmp	r3, #0
 800126e:	d0e0      	beq.n	8001232 <main+0x6e>
 8001270:	e000      	b.n	8001274 <main+0xb0>
				  break;
 8001272:	bf00      	nop
		  }
	  }
	  if(sampling_ready == 1)
 8001274:	4b07      	ldr	r3, [pc, #28]	@ (8001294 <main+0xd0>)
 8001276:	881b      	ldrh	r3, [r3, #0]
 8001278:	b29b      	uxth	r3, r3
 800127a:	2b01      	cmp	r3, #1
 800127c:	d1cc      	bne.n	8001218 <main+0x54>
	  	  Send_Data();
 800127e:	f001 ff23 	bl	80030c8 <Send_Data>
	  if(data_ready == 0)
 8001282:	e7c9      	b.n	8001218 <main+0x54>
 8001284:	20000234 	.word	0x20000234
 8001288:	200005c0 	.word	0x200005c0
 800128c:	20000336 	.word	0x20000336
 8001290:	20000b1a 	.word	0x20000b1a
 8001294:	20000b02 	.word	0x20000b02

08001298 <SystemClock_Config>:
  }
}

void SystemClock_Config(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b096      	sub	sp, #88	@ 0x58
 800129c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	2244      	movs	r2, #68	@ 0x44
 80012a4:	2100      	movs	r1, #0
 80012a6:	4618      	mov	r0, r3
 80012a8:	f008 f8a0 	bl	80093ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012ac:	463b      	mov	r3, r7
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]
 80012b8:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012ba:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012be:	f002 fe3d 	bl	8003f3c <HAL_PWREx_ControlVoltageScaling>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80012c8:	f000 f836 	bl	8001338 <Error_Handler>
  }

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012cc:	2301      	movs	r3, #1
 80012ce:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80012d0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80012d4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d6:	2302      	movs	r3, #2
 80012d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012da:	2303      	movs	r3, #3
 80012dc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012de:	2301      	movs	r3, #1
 80012e0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80012e2:	2314      	movs	r3, #20
 80012e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012e6:	2307      	movs	r3, #7
 80012e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012ea:	2302      	movs	r3, #2
 80012ec:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012ee:	2302      	movs	r3, #2
 80012f0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4618      	mov	r0, r3
 80012f8:	f002 fe76 	bl	8003fe8 <HAL_RCC_OscConfig>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001302:	f000 f819 	bl	8001338 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001306:	230f      	movs	r3, #15
 8001308:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800130a:	2303      	movs	r3, #3
 800130c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800131a:	463b      	mov	r3, r7
 800131c:	2104      	movs	r1, #4
 800131e:	4618      	mov	r0, r3
 8001320:	f003 fa76 	bl	8004810 <HAL_RCC_ClockConfig>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800132a:	f000 f805 	bl	8001338 <Error_Handler>
  }
}
 800132e:	bf00      	nop
 8001330:	3758      	adds	r7, #88	@ 0x58
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
	...

08001338 <Error_Handler>:

void Error_Handler(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800133c:	b672      	cpsid	i
}
 800133e:	bf00      	nop
  __disable_irq();
  while (1)
  {
	  printf("Error\n");
 8001340:	4804      	ldr	r0, [pc, #16]	@ (8001354 <Error_Handler+0x1c>)
 8001342:	f007 ff37 	bl	80091b4 <puts>
	  HAL_Delay(1000);
 8001346:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800134a:	f002 f893 	bl	8003474 <HAL_Delay>
	  printf("Error\n");
 800134e:	bf00      	nop
 8001350:	e7f6      	b.n	8001340 <Error_Handler+0x8>
 8001352:	bf00      	nop
 8001354:	0800c800 	.word	0x0800c800

08001358 <SPI_TransmitReceive>:
	HAL_Delay(1000);
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
}

uint8_t SPI_TransmitReceive(uint8_t data) //
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af02      	add	r7, sp, #8
 800135e:	4603      	mov	r3, r0
 8001360:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi2, &data, &rx_data, 1 ,100);
 8001362:	f107 020f 	add.w	r2, r7, #15
 8001366:	1df9      	adds	r1, r7, #7
 8001368:	2364      	movs	r3, #100	@ 0x64
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	2301      	movs	r3, #1
 800136e:	4804      	ldr	r0, [pc, #16]	@ (8001380 <SPI_TransmitReceive+0x28>)
 8001370:	f004 f851 	bl	8005416 <HAL_SPI_TransmitReceive>
    return rx_data;
 8001374:	7bfb      	ldrb	r3, [r7, #15]
}
 8001376:	4618      	mov	r0, r3
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	200003a0 	.word	0x200003a0

08001384 <SD_PowerOnSeq>:

void SD_PowerOnSeq(void) //80
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
    SD_CS_HIGH();
 800138a:	2201      	movs	r2, #1
 800138c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001390:	4809      	ldr	r0, [pc, #36]	@ (80013b8 <SD_PowerOnSeq+0x34>)
 8001392:	f002 fdad 	bl	8003ef0 <HAL_GPIO_WritePin>
    for(uint8_t i=0; i<10; i++)
 8001396:	2300      	movs	r3, #0
 8001398:	71fb      	strb	r3, [r7, #7]
 800139a:	e005      	b.n	80013a8 <SD_PowerOnSeq+0x24>
    {
        SPI_TransmitReceive(0xFF);
 800139c:	20ff      	movs	r0, #255	@ 0xff
 800139e:	f7ff ffdb 	bl	8001358 <SPI_TransmitReceive>
    for(uint8_t i=0; i<10; i++)
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	3301      	adds	r3, #1
 80013a6:	71fb      	strb	r3, [r7, #7]
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	2b09      	cmp	r3, #9
 80013ac:	d9f6      	bls.n	800139c <SD_PowerOnSeq+0x18>
    }
}
 80013ae:	bf00      	nop
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	48000400 	.word	0x48000400

080013bc <SD_SendCmd>:

uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)  //cmdargcrc
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	6039      	str	r1, [r7, #0]
 80013c6:	71fb      	strb	r3, [r7, #7]
 80013c8:	4613      	mov	r3, r2
 80013ca:	71bb      	strb	r3, [r7, #6]
	uint8_t retry = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	73fb      	strb	r3, [r7, #15]
	uint8_t response;
	do{
		retry=SPI_TransmitReceive(0xFF);
 80013d0:	20ff      	movs	r0, #255	@ 0xff
 80013d2:	f7ff ffc1 	bl	8001358 <SPI_TransmitReceive>
 80013d6:	4603      	mov	r3, r0
 80013d8:	73fb      	strb	r3, [r7, #15]
	}while(retry!=0xFF);  //CMD8
 80013da:	7bfb      	ldrb	r3, [r7, #15]
 80013dc:	2bff      	cmp	r3, #255	@ 0xff
 80013de:	d1f7      	bne.n	80013d0 <SD_SendCmd+0x14>

    SPI_TransmitReceive(0x40 | cmd);
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff ffb5 	bl	8001358 <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 24) & 0xFF);
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	0e1b      	lsrs	r3, r3, #24
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff ffaf 	bl	8001358 <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 16) & 0xFF);
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	0c1b      	lsrs	r3, r3, #16
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ffa9 	bl	8001358 <SPI_TransmitReceive>
    SPI_TransmitReceive((arg >> 8)  & 0xFF);
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	0a1b      	lsrs	r3, r3, #8
 800140a:	b2db      	uxtb	r3, r3
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff ffa3 	bl	8001358 <SPI_TransmitReceive>
    SPI_TransmitReceive(arg & 0xFF);
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	b2db      	uxtb	r3, r3
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff ff9e 	bl	8001358 <SPI_TransmitReceive>
    SPI_TransmitReceive(crc | 0x01);
 800141c:	79bb      	ldrb	r3, [r7, #6]
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	b2db      	uxtb	r3, r3
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff ff97 	bl	8001358 <SPI_TransmitReceive>
    retry = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	73fb      	strb	r3, [r7, #15]

	do {
	response = SPI_TransmitReceive(0xFF);
 800142e:	20ff      	movs	r0, #255	@ 0xff
 8001430:	f7ff ff92 	bl	8001358 <SPI_TransmitReceive>
 8001434:	4603      	mov	r3, r0
 8001436:	73bb      	strb	r3, [r7, #14]
	retry++;
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	3301      	adds	r3, #1
 800143c:	73fb      	strb	r3, [r7, #15]
	} while ((response & 0x80) && (retry < 0xFF));
 800143e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001442:	2b00      	cmp	r3, #0
 8001444:	da02      	bge.n	800144c <SD_SendCmd+0x90>
 8001446:	7bfb      	ldrb	r3, [r7, #15]
 8001448:	2bff      	cmp	r3, #255	@ 0xff
 800144a:	d1f0      	bne.n	800142e <SD_SendCmd+0x72>
	return response;
 800144c:	7bbb      	ldrb	r3, [r7, #14]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <SD_Init>:

SD_Status SD_Init(void) //SD
{
 8001458:	b590      	push	{r4, r7, lr}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
	uint8_t r1;
	uint8_t buff[6] = {0};
 800145e:	1d3b      	adds	r3, r7, #4
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	809a      	strh	r2, [r3, #4]
	uint16_t retry;
	uint8_t i;

	SD_PowerOnSeq();
 8001466:	f7ff ff8d 	bl	8001384 <SD_PowerOnSeq>
	SD_CS_LOW();
 800146a:	2200      	movs	r2, #0
 800146c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001470:	486f      	ldr	r0, [pc, #444]	@ (8001630 <SD_Init+0x1d8>)
 8001472:	f002 fd3d 	bl	8003ef0 <HAL_GPIO_WritePin>

	do{
		r1 = SD_SendCmd(CMD0 ,0, 0x95);
 8001476:	2295      	movs	r2, #149	@ 0x95
 8001478:	2100      	movs	r1, #0
 800147a:	2000      	movs	r0, #0
 800147c:	f7ff ff9e 	bl	80013bc <SD_SendCmd>
 8001480:	4603      	mov	r3, r0
 8001482:	733b      	strb	r3, [r7, #12]
	}while(r1!=0x01);
 8001484:	7b3b      	ldrb	r3, [r7, #12]
 8001486:	2b01      	cmp	r3, #1
 8001488:	d1f5      	bne.n	8001476 <SD_Init+0x1e>

	SD_TYPE=0;
 800148a:	4b6a      	ldr	r3, [pc, #424]	@ (8001634 <SD_Init+0x1dc>)
 800148c:	2200      	movs	r2, #0
 800148e:	701a      	strb	r2, [r3, #0]
	r1 = SD_SendCmd(CMD8, 0x1AA, 0x87);
 8001490:	2287      	movs	r2, #135	@ 0x87
 8001492:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001496:	2008      	movs	r0, #8
 8001498:	f7ff ff90 	bl	80013bc <SD_SendCmd>
 800149c:	4603      	mov	r3, r0
 800149e:	733b      	strb	r3, [r7, #12]
	if(r1==0x01)
 80014a0:	7b3b      	ldrb	r3, [r7, #12]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d161      	bne.n	800156a <SD_Init+0x112>
	{
		for(i=0;i<4;i++)buff[i]=SPI_TransmitReceive(0xFF);
 80014a6:	2300      	movs	r3, #0
 80014a8:	737b      	strb	r3, [r7, #13]
 80014aa:	e00d      	b.n	80014c8 <SD_Init+0x70>
 80014ac:	7b7c      	ldrb	r4, [r7, #13]
 80014ae:	20ff      	movs	r0, #255	@ 0xff
 80014b0:	f7ff ff52 	bl	8001358 <SPI_TransmitReceive>
 80014b4:	4603      	mov	r3, r0
 80014b6:	461a      	mov	r2, r3
 80014b8:	f104 0310 	add.w	r3, r4, #16
 80014bc:	443b      	add	r3, r7
 80014be:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80014c2:	7b7b      	ldrb	r3, [r7, #13]
 80014c4:	3301      	adds	r3, #1
 80014c6:	737b      	strb	r3, [r7, #13]
 80014c8:	7b7b      	ldrb	r3, [r7, #13]
 80014ca:	2b03      	cmp	r3, #3
 80014cc:	d9ee      	bls.n	80014ac <SD_Init+0x54>
		if(buff[2]==0X01&&buff[3]==0XAA)
 80014ce:	79bb      	ldrb	r3, [r7, #6]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	f040 8098 	bne.w	8001606 <SD_Init+0x1ae>
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	2baa      	cmp	r3, #170	@ 0xaa
 80014da:	f040 8094 	bne.w	8001606 <SD_Init+0x1ae>
		{
			retry=0XFFFE;
 80014de:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 80014e2:	81fb      	strh	r3, [r7, #14]
			do
			{
				SD_SendCmd(CMD55,0,0);
 80014e4:	2200      	movs	r2, #0
 80014e6:	2100      	movs	r1, #0
 80014e8:	2037      	movs	r0, #55	@ 0x37
 80014ea:	f7ff ff67 	bl	80013bc <SD_SendCmd>
				r1=SD_SendCmd(ACMD41,0x40000000,0);
 80014ee:	2200      	movs	r2, #0
 80014f0:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80014f4:	2029      	movs	r0, #41	@ 0x29
 80014f6:	f7ff ff61 	bl	80013bc <SD_SendCmd>
 80014fa:	4603      	mov	r3, r0
 80014fc:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 80014fe:	7b3b      	ldrb	r3, [r7, #12]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d004      	beq.n	800150e <SD_Init+0xb6>
 8001504:	89fb      	ldrh	r3, [r7, #14]
 8001506:	1e5a      	subs	r2, r3, #1
 8001508:	81fa      	strh	r2, [r7, #14]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1ea      	bne.n	80014e4 <SD_Init+0x8c>
			r1=SD_SendCmd(CMD58,0,0);
 800150e:	2200      	movs	r2, #0
 8001510:	2100      	movs	r1, #0
 8001512:	203a      	movs	r0, #58	@ 0x3a
 8001514:	f7ff ff52 	bl	80013bc <SD_SendCmd>
 8001518:	4603      	mov	r3, r0
 800151a:	733b      	strb	r3, [r7, #12]
			if(retry&&r1==0)
 800151c:	89fb      	ldrh	r3, [r7, #14]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d071      	beq.n	8001606 <SD_Init+0x1ae>
 8001522:	7b3b      	ldrb	r3, [r7, #12]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d16e      	bne.n	8001606 <SD_Init+0x1ae>
			{
				for(i=0;i<4;i++)buff[i]=SPI_TransmitReceive(0XFF);
 8001528:	2300      	movs	r3, #0
 800152a:	737b      	strb	r3, [r7, #13]
 800152c:	e00d      	b.n	800154a <SD_Init+0xf2>
 800152e:	7b7c      	ldrb	r4, [r7, #13]
 8001530:	20ff      	movs	r0, #255	@ 0xff
 8001532:	f7ff ff11 	bl	8001358 <SPI_TransmitReceive>
 8001536:	4603      	mov	r3, r0
 8001538:	461a      	mov	r2, r3
 800153a:	f104 0310 	add.w	r3, r4, #16
 800153e:	443b      	add	r3, r7
 8001540:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8001544:	7b7b      	ldrb	r3, [r7, #13]
 8001546:	3301      	adds	r3, #1
 8001548:	737b      	strb	r3, [r7, #13]
 800154a:	7b7b      	ldrb	r3, [r7, #13]
 800154c:	2b03      	cmp	r3, #3
 800154e:	d9ee      	bls.n	800152e <SD_Init+0xd6>
				if(buff[0]&0x40){
 8001550:	793b      	ldrb	r3, [r7, #4]
 8001552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001556:	2b00      	cmp	r3, #0
 8001558:	d003      	beq.n	8001562 <SD_Init+0x10a>
					SD_TYPE=V2HC;
 800155a:	4b36      	ldr	r3, [pc, #216]	@ (8001634 <SD_Init+0x1dc>)
 800155c:	2206      	movs	r2, #6
 800155e:	701a      	strb	r2, [r3, #0]
 8001560:	e051      	b.n	8001606 <SD_Init+0x1ae>
				}else {
					SD_TYPE=V2;
 8001562:	4b34      	ldr	r3, [pc, #208]	@ (8001634 <SD_Init+0x1dc>)
 8001564:	2204      	movs	r2, #4
 8001566:	701a      	strb	r2, [r3, #0]
 8001568:	e04d      	b.n	8001606 <SD_Init+0x1ae>
			}
		}
	}
	else
	{
		SD_SendCmd(CMD55,0,0);
 800156a:	2200      	movs	r2, #0
 800156c:	2100      	movs	r1, #0
 800156e:	2037      	movs	r0, #55	@ 0x37
 8001570:	f7ff ff24 	bl	80013bc <SD_SendCmd>
		r1=SD_SendCmd(ACMD41,0,0);
 8001574:	2200      	movs	r2, #0
 8001576:	2100      	movs	r1, #0
 8001578:	2029      	movs	r0, #41	@ 0x29
 800157a:	f7ff ff1f 	bl	80013bc <SD_SendCmd>
 800157e:	4603      	mov	r3, r0
 8001580:	733b      	strb	r3, [r7, #12]
		if(r1<=1)
 8001582:	7b3b      	ldrb	r3, [r7, #12]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d81a      	bhi.n	80015be <SD_Init+0x166>
		{
			SD_TYPE=V1;
 8001588:	4b2a      	ldr	r3, [pc, #168]	@ (8001634 <SD_Init+0x1dc>)
 800158a:	2202      	movs	r2, #2
 800158c:	701a      	strb	r2, [r3, #0]
			retry=0XFFFE;
 800158e:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8001592:	81fb      	strh	r3, [r7, #14]
			do
			{
				SD_SendCmd(CMD55,0,0);
 8001594:	2200      	movs	r2, #0
 8001596:	2100      	movs	r1, #0
 8001598:	2037      	movs	r0, #55	@ 0x37
 800159a:	f7ff ff0f 	bl	80013bc <SD_SendCmd>
				r1=SD_SendCmd(ACMD41,0,0);
 800159e:	2200      	movs	r2, #0
 80015a0:	2100      	movs	r1, #0
 80015a2:	2029      	movs	r0, #41	@ 0x29
 80015a4:	f7ff ff0a 	bl	80013bc <SD_SendCmd>
 80015a8:	4603      	mov	r3, r0
 80015aa:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 80015ac:	7b3b      	ldrb	r3, [r7, #12]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d01a      	beq.n	80015e8 <SD_Init+0x190>
 80015b2:	89fb      	ldrh	r3, [r7, #14]
 80015b4:	1e5a      	subs	r2, r3, #1
 80015b6:	81fa      	strh	r2, [r7, #14]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d1eb      	bne.n	8001594 <SD_Init+0x13c>
 80015bc:	e014      	b.n	80015e8 <SD_Init+0x190>
		}else
		{
			SD_TYPE=MMC;
 80015be:	4b1d      	ldr	r3, [pc, #116]	@ (8001634 <SD_Init+0x1dc>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	701a      	strb	r2, [r3, #0]
			retry=0XFFFE;
 80015c4:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 80015c8:	81fb      	strh	r3, [r7, #14]
			do
			{
				r1=SD_SendCmd(CMD1,0,0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2100      	movs	r1, #0
 80015ce:	2001      	movs	r0, #1
 80015d0:	f7ff fef4 	bl	80013bc <SD_SendCmd>
 80015d4:	4603      	mov	r3, r0
 80015d6:	733b      	strb	r3, [r7, #12]
			}while(r1&&retry--);
 80015d8:	7b3b      	ldrb	r3, [r7, #12]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d004      	beq.n	80015e8 <SD_Init+0x190>
 80015de:	89fb      	ldrh	r3, [r7, #14]
 80015e0:	1e5a      	subs	r2, r3, #1
 80015e2:	81fa      	strh	r2, [r7, #14]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d1f0      	bne.n	80015ca <SD_Init+0x172>
		}
		if(retry==0||SD_SendCmd(CMD16,512,0)!=0)SD_TYPE=ERR;
 80015e8:	89fb      	ldrh	r3, [r7, #14]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d008      	beq.n	8001600 <SD_Init+0x1a8>
 80015ee:	2200      	movs	r2, #0
 80015f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015f4:	2010      	movs	r0, #16
 80015f6:	f7ff fee1 	bl	80013bc <SD_SendCmd>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d002      	beq.n	8001606 <SD_Init+0x1ae>
 8001600:	4b0c      	ldr	r3, [pc, #48]	@ (8001634 <SD_Init+0x1dc>)
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
	}
	SD_CS_HIGH();
 8001606:	2201      	movs	r2, #1
 8001608:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800160c:	4808      	ldr	r0, [pc, #32]	@ (8001630 <SD_Init+0x1d8>)
 800160e:	f002 fc6f 	bl	8003ef0 <HAL_GPIO_WritePin>
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001612:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <SD_Init+0x1e0>)
 8001614:	2200      	movs	r2, #0
 8001616:	61da      	str	r2, [r3, #28]

    if(SD_TYPE != ERR)
 8001618:	4b06      	ldr	r3, [pc, #24]	@ (8001634 <SD_Init+0x1dc>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <SD_Init+0x1cc>
    	return SD_OK;
 8001620:	2300      	movs	r3, #0
 8001622:	e000      	b.n	8001626 <SD_Init+0x1ce>
    else
    	return SD_ERROR;
 8001624:	2301      	movs	r3, #1
}
 8001626:	4618      	mov	r0, r3
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	bd90      	pop	{r4, r7, pc}
 800162e:	bf00      	nop
 8001630:	48000400 	.word	0x48000400
 8001634:	20000338 	.word	0x20000338
 8001638:	200003a0 	.word	0x200003a0

0800163c <SD_ReceiveData>:

uint8_t SD_ReceiveData(uint8_t *data, uint16_t len) //SDlen512
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	460b      	mov	r3, r1
 8001646:	807b      	strh	r3, [r7, #2]
   uint8_t r1;
   SD_CS_LOW();
 8001648:	2200      	movs	r2, #0
 800164a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800164e:	4817      	ldr	r0, [pc, #92]	@ (80016ac <SD_ReceiveData+0x70>)
 8001650:	f002 fc4e 	bl	8003ef0 <HAL_GPIO_WritePin>
   do
   {
      r1 = SPI_TransmitReceive(0xFF);
 8001654:	20ff      	movs	r0, #255	@ 0xff
 8001656:	f7ff fe7f 	bl	8001358 <SPI_TransmitReceive>
 800165a:	4603      	mov	r3, r0
 800165c:	73fb      	strb	r3, [r7, #15]
      HAL_Delay(100);
 800165e:	2064      	movs	r0, #100	@ 0x64
 8001660:	f001 ff08 	bl	8003474 <HAL_Delay>
		}while(r1 != 0xFE); // sdspi0xFE
 8001664:	7bfb      	ldrb	r3, [r7, #15]
 8001666:	2bfe      	cmp	r3, #254	@ 0xfe
 8001668:	d1f4      	bne.n	8001654 <SD_ReceiveData+0x18>
  while(len--)
 800166a:	e009      	b.n	8001680 <SD_ReceiveData+0x44>
  {
   *data = SPI_TransmitReceive(0xFF);
 800166c:	20ff      	movs	r0, #255	@ 0xff
 800166e:	f7ff fe73 	bl	8001358 <SPI_TransmitReceive>
 8001672:	4603      	mov	r3, r0
 8001674:	461a      	mov	r2, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	701a      	strb	r2, [r3, #0]
   data++;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	3301      	adds	r3, #1
 800167e:	607b      	str	r3, [r7, #4]
  while(len--)
 8001680:	887b      	ldrh	r3, [r7, #2]
 8001682:	1e5a      	subs	r2, r3, #1
 8001684:	807a      	strh	r2, [r7, #2]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d1f0      	bne.n	800166c <SD_ReceiveData+0x30>
  }
  SPI_TransmitReceive(0xFF);
 800168a:	20ff      	movs	r0, #255	@ 0xff
 800168c:	f7ff fe64 	bl	8001358 <SPI_TransmitReceive>
  SPI_TransmitReceive(0xFF);
 8001690:	20ff      	movs	r0, #255	@ 0xff
 8001692:	f7ff fe61 	bl	8001358 <SPI_TransmitReceive>
  SD_CS_HIGH();
 8001696:	2201      	movs	r2, #1
 8001698:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800169c:	4803      	ldr	r0, [pc, #12]	@ (80016ac <SD_ReceiveData+0x70>)
 800169e:	f002 fc27 	bl	8003ef0 <HAL_GPIO_WritePin>
  return 0;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	48000400 	.word	0x48000400

080016b0 <SD_SendBlock>:

uint8_t SD_SendBlock(uint8_t*buf,uint8_t cmd) //512
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	70fb      	strb	r3, [r7, #3]
	uint16_t i;
	uint8_t r1;
	do{
		r1=SPI_TransmitReceive(0xFF);
 80016bc:	20ff      	movs	r0, #255	@ 0xff
 80016be:	f7ff fe4b 	bl	8001358 <SPI_TransmitReceive>
 80016c2:	4603      	mov	r3, r0
 80016c4:	737b      	strb	r3, [r7, #13]
	}while(r1!=0xFF);
 80016c6:	7b7b      	ldrb	r3, [r7, #13]
 80016c8:	2bff      	cmp	r3, #255	@ 0xff
 80016ca:	d1f7      	bne.n	80016bc <SD_SendBlock+0xc>

	SPI_TransmitReceive(cmd);
 80016cc:	78fb      	ldrb	r3, [r7, #3]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff fe42 	bl	8001358 <SPI_TransmitReceive>
	if(cmd!=0xFD) //0xFD
 80016d4:	78fb      	ldrb	r3, [r7, #3]
 80016d6:	2bfd      	cmp	r3, #253	@ 0xfd
 80016d8:	d022      	beq.n	8001720 <SD_SendBlock+0x70>
	{
		for(i = 0;i < 512;i++)
 80016da:	2300      	movs	r3, #0
 80016dc:	81fb      	strh	r3, [r7, #14]
 80016de:	e009      	b.n	80016f4 <SD_SendBlock+0x44>
			SPI_TransmitReceive(buf[i]);
 80016e0:	89fb      	ldrh	r3, [r7, #14]
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	4413      	add	r3, r2
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff fe35 	bl	8001358 <SPI_TransmitReceive>
		for(i = 0;i < 512;i++)
 80016ee:	89fb      	ldrh	r3, [r7, #14]
 80016f0:	3301      	adds	r3, #1
 80016f2:	81fb      	strh	r3, [r7, #14]
 80016f4:	89fb      	ldrh	r3, [r7, #14]
 80016f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80016fa:	d3f1      	bcc.n	80016e0 <SD_SendBlock+0x30>
		SPI_TransmitReceive(0xFF);
 80016fc:	20ff      	movs	r0, #255	@ 0xff
 80016fe:	f7ff fe2b 	bl	8001358 <SPI_TransmitReceive>
		SPI_TransmitReceive(0xFF);
 8001702:	20ff      	movs	r0, #255	@ 0xff
 8001704:	f7ff fe28 	bl	8001358 <SPI_TransmitReceive>
		i=SPI_TransmitReceive(0xFF);
 8001708:	20ff      	movs	r0, #255	@ 0xff
 800170a:	f7ff fe25 	bl	8001358 <SPI_TransmitReceive>
 800170e:	4603      	mov	r3, r0
 8001710:	81fb      	strh	r3, [r7, #14]
		if((i&0x1F)!=0x05) //530x05
 8001712:	89fb      	ldrh	r3, [r7, #14]
 8001714:	f003 031f 	and.w	r3, r3, #31
 8001718:	2b05      	cmp	r3, #5
 800171a:	d001      	beq.n	8001720 <SD_SendBlock+0x70>
			return 2;
 800171c:	2302      	movs	r3, #2
 800171e:	e000      	b.n	8001722 <SD_SendBlock+0x72>
	}
    return 0;
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
	...

0800172c <SD_ReadDisk>:

uint8_t SD_ReadDisk(uint8_t*buf,uint32_t sector,uint8_t cnt) //SDbuf sector cnt
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	60f8      	str	r0, [r7, #12]
 8001734:	60b9      	str	r1, [r7, #8]
 8001736:	4613      	mov	r3, r2
 8001738:	71fb      	strb	r3, [r7, #7]
	SD_CS_LOW();
 800173a:	2200      	movs	r2, #0
 800173c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001740:	4824      	ldr	r0, [pc, #144]	@ (80017d4 <SD_ReadDisk+0xa8>)
 8001742:	f002 fbd5 	bl	8003ef0 <HAL_GPIO_WritePin>
	uint8_t r1;
	if(SD_TYPE!=V2HC)
 8001746:	4b24      	ldr	r3, [pc, #144]	@ (80017d8 <SD_ReadDisk+0xac>)
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b06      	cmp	r3, #6
 800174c:	d002      	beq.n	8001754 <SD_ReadDisk+0x28>
		sector *= 512;
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	025b      	lsls	r3, r3, #9
 8001752:	60bb      	str	r3, [r7, #8]
	if(cnt==1)
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	2b01      	cmp	r3, #1
 8001758:	d111      	bne.n	800177e <SD_ReadDisk+0x52>
	{
		r1=SD_SendCmd(CMD17,sector,0);
 800175a:	2200      	movs	r2, #0
 800175c:	68b9      	ldr	r1, [r7, #8]
 800175e:	2011      	movs	r0, #17
 8001760:	f7ff fe2c 	bl	80013bc <SD_SendCmd>
 8001764:	4603      	mov	r3, r0
 8001766:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 8001768:	7dfb      	ldrb	r3, [r7, #23]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d127      	bne.n	80017be <SD_ReadDisk+0x92>
			r1=SD_ReceiveData(buf,512);
 800176e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001772:	68f8      	ldr	r0, [r7, #12]
 8001774:	f7ff ff62 	bl	800163c <SD_ReceiveData>
 8001778:	4603      	mov	r3, r0
 800177a:	75fb      	strb	r3, [r7, #23]
 800177c:	e01f      	b.n	80017be <SD_ReadDisk+0x92>
	}
	else
	{
		r1=SD_SendCmd(CMD18,sector,0);
 800177e:	2200      	movs	r2, #0
 8001780:	68b9      	ldr	r1, [r7, #8]
 8001782:	2012      	movs	r0, #18
 8001784:	f7ff fe1a 	bl	80013bc <SD_SendCmd>
 8001788:	4603      	mov	r3, r0
 800178a:	75fb      	strb	r3, [r7, #23]
		do
		{
			r1=SD_ReceiveData(buf,512);
 800178c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001790:	68f8      	ldr	r0, [r7, #12]
 8001792:	f7ff ff53 	bl	800163c <SD_ReceiveData>
 8001796:	4603      	mov	r3, r0
 8001798:	75fb      	strb	r3, [r7, #23]
			buf+=512;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80017a0:	60fb      	str	r3, [r7, #12]
		}while(--cnt && r1==0);
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	3b01      	subs	r3, #1
 80017a6:	71fb      	strb	r3, [r7, #7]
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d002      	beq.n	80017b4 <SD_ReadDisk+0x88>
 80017ae:	7dfb      	ldrb	r3, [r7, #23]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d0eb      	beq.n	800178c <SD_ReadDisk+0x60>
		SD_SendCmd(CMD12,0,0);
 80017b4:	2200      	movs	r2, #0
 80017b6:	2100      	movs	r1, #0
 80017b8:	200c      	movs	r0, #12
 80017ba:	f7ff fdff 	bl	80013bc <SD_SendCmd>
	}
	SD_CS_HIGH();
 80017be:	2201      	movs	r2, #1
 80017c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017c4:	4803      	ldr	r0, [pc, #12]	@ (80017d4 <SD_ReadDisk+0xa8>)
 80017c6:	f002 fb93 	bl	8003ef0 <HAL_GPIO_WritePin>
	return r1;
 80017ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3718      	adds	r7, #24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	48000400 	.word	0x48000400
 80017d8:	20000338 	.word	0x20000338

080017dc <SD_WriteDisk>:

uint8_t SD_WriteDisk(uint8_t*buf,uint32_t sector,uint8_t cnt) //SDbuf sector cnt
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	4613      	mov	r3, r2
 80017e8:	71fb      	strb	r3, [r7, #7]
	SD_CS_LOW();
 80017ea:	2200      	movs	r2, #0
 80017ec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017f0:	482d      	ldr	r0, [pc, #180]	@ (80018a8 <SD_WriteDisk+0xcc>)
 80017f2:	f002 fb7d 	bl	8003ef0 <HAL_GPIO_WritePin>
	uint8_t r1;
	if(SD_TYPE!=V2HC)
 80017f6:	4b2d      	ldr	r3, [pc, #180]	@ (80018ac <SD_WriteDisk+0xd0>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b06      	cmp	r3, #6
 80017fc:	d002      	beq.n	8001804 <SD_WriteDisk+0x28>
		sector *= 512;
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	025b      	lsls	r3, r3, #9
 8001802:	60bb      	str	r3, [r7, #8]
	if(cnt==1)
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d110      	bne.n	800182c <SD_WriteDisk+0x50>
	{
		r1=SD_SendCmd(CMD24,sector,0);
 800180a:	2200      	movs	r2, #0
 800180c:	68b9      	ldr	r1, [r7, #8]
 800180e:	2018      	movs	r0, #24
 8001810:	f7ff fdd4 	bl	80013bc <SD_SendCmd>
 8001814:	4603      	mov	r3, r0
 8001816:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 8001818:	7dfb      	ldrb	r3, [r7, #23]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d138      	bne.n	8001890 <SD_WriteDisk+0xb4>
		{
			r1=SD_SendBlock(buf,0xFE);
 800181e:	21fe      	movs	r1, #254	@ 0xfe
 8001820:	68f8      	ldr	r0, [r7, #12]
 8001822:	f7ff ff45 	bl	80016b0 <SD_SendBlock>
 8001826:	4603      	mov	r3, r0
 8001828:	75fb      	strb	r3, [r7, #23]
 800182a:	e031      	b.n	8001890 <SD_WriteDisk+0xb4>
		}
	}
	else
	{
		if(SD_TYPE!=MMC)
 800182c:	4b1f      	ldr	r3, [pc, #124]	@ (80018ac <SD_WriteDisk+0xd0>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b01      	cmp	r3, #1
 8001832:	d00a      	beq.n	800184a <SD_WriteDisk+0x6e>
		{
			SD_SendCmd(CMD55,0,0);
 8001834:	2200      	movs	r2, #0
 8001836:	2100      	movs	r1, #0
 8001838:	2037      	movs	r0, #55	@ 0x37
 800183a:	f7ff fdbf 	bl	80013bc <SD_SendCmd>
			SD_SendCmd(CMD23,cnt,0);
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	2200      	movs	r2, #0
 8001842:	4619      	mov	r1, r3
 8001844:	2017      	movs	r0, #23
 8001846:	f7ff fdb9 	bl	80013bc <SD_SendCmd>
		}
 		r1=SD_SendCmd(CMD25,sector,0);
 800184a:	2200      	movs	r2, #0
 800184c:	68b9      	ldr	r1, [r7, #8]
 800184e:	2019      	movs	r0, #25
 8001850:	f7ff fdb4 	bl	80013bc <SD_SendCmd>
 8001854:	4603      	mov	r3, r0
 8001856:	75fb      	strb	r3, [r7, #23]
		if(r1==0)
 8001858:	7dfb      	ldrb	r3, [r7, #23]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d118      	bne.n	8001890 <SD_WriteDisk+0xb4>
		{
			do
			{
				r1=SD_SendBlock(buf,0xFC); //0xFC
 800185e:	21fc      	movs	r1, #252	@ 0xfc
 8001860:	68f8      	ldr	r0, [r7, #12]
 8001862:	f7ff ff25 	bl	80016b0 <SD_SendBlock>
 8001866:	4603      	mov	r3, r0
 8001868:	75fb      	strb	r3, [r7, #23]
				buf+=512;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001870:	60fb      	str	r3, [r7, #12]
			}while(--cnt && r1==0);
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	3b01      	subs	r3, #1
 8001876:	71fb      	strb	r3, [r7, #7]
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d002      	beq.n	8001884 <SD_WriteDisk+0xa8>
 800187e:	7dfb      	ldrb	r3, [r7, #23]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d0ec      	beq.n	800185e <SD_WriteDisk+0x82>
			r1=SD_SendBlock(0,0xFD);
 8001884:	21fd      	movs	r1, #253	@ 0xfd
 8001886:	2000      	movs	r0, #0
 8001888:	f7ff ff12 	bl	80016b0 <SD_SendBlock>
 800188c:	4603      	mov	r3, r0
 800188e:	75fb      	strb	r3, [r7, #23]
		}
	}
	SD_CS_HIGH();
 8001890:	2201      	movs	r2, #1
 8001892:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001896:	4804      	ldr	r0, [pc, #16]	@ (80018a8 <SD_WriteDisk+0xcc>)
 8001898:	f002 fb2a 	bl	8003ef0 <HAL_GPIO_WritePin>
	return r1;
 800189c:	7dfb      	ldrb	r3, [r7, #23]
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3718      	adds	r7, #24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	48000400 	.word	0x48000400
 80018ac:	20000338 	.word	0x20000338

080018b0 <SD_GETCSD>:

uint8_t SD_GETCSD(uint8_t *csd_data) //CSD
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
	SD_CS_LOW();
 80018b8:	2200      	movs	r2, #0
 80018ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018be:	4810      	ldr	r0, [pc, #64]	@ (8001900 <SD_GETCSD+0x50>)
 80018c0:	f002 fb16 	bl	8003ef0 <HAL_GPIO_WritePin>
	uint8_t r1;
    if(SD_SendCmd(CMD9,0,0) == 0)
 80018c4:	2200      	movs	r2, #0
 80018c6:	2100      	movs	r1, #0
 80018c8:	2009      	movs	r0, #9
 80018ca:	f7ff fd77 	bl	80013bc <SD_SendCmd>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d105      	bne.n	80018e0 <SD_GETCSD+0x30>
    {
    	r1=SD_ReceiveData(csd_data, 16);
 80018d4:	2110      	movs	r1, #16
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f7ff feb0 	bl	800163c <SD_ReceiveData>
 80018dc:	4603      	mov	r3, r0
 80018de:	73fb      	strb	r3, [r7, #15]
    }
	SD_CS_HIGH();
 80018e0:	2201      	movs	r2, #1
 80018e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018e6:	4806      	ldr	r0, [pc, #24]	@ (8001900 <SD_GETCSD+0x50>)
 80018e8:	f002 fb02 	bl	8003ef0 <HAL_GPIO_WritePin>
	if(r1)
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <SD_GETCSD+0x46>
		return 1;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e000      	b.n	80018f8 <SD_GETCSD+0x48>
	else
		return 0;
 80018f6:	2300      	movs	r3, #0
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3710      	adds	r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	48000400 	.word	0x48000400

08001904 <SD_GetSectorCount>:

uint32_t SD_GetSectorCount(void) //SD
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
	uint16_t csize;
    if(SD_GETCSD(csd)!=0)
 800190a:	463b      	mov	r3, r7
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ffcf 	bl	80018b0 <SD_GETCSD>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <SD_GetSectorCount+0x18>
    	return 0;
 8001918:	2300      	movs	r3, #0
 800191a:	e03e      	b.n	800199a <SD_GetSectorCount+0x96>
    if((csd[0]&0xC0)==0x40)
 800191c:	783b      	ldrb	r3, [r7, #0]
 800191e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001922:	2b40      	cmp	r3, #64	@ 0x40
 8001924:	d10c      	bne.n	8001940 <SD_GetSectorCount+0x3c>
    {
		csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8001926:	7a7b      	ldrb	r3, [r7, #9]
 8001928:	461a      	mov	r2, r3
 800192a:	7a3b      	ldrb	r3, [r7, #8]
 800192c:	021b      	lsls	r3, r3, #8
 800192e:	b29b      	uxth	r3, r3
 8001930:	4413      	add	r3, r2
 8001932:	b29b      	uxth	r3, r3
 8001934:	3301      	adds	r3, #1
 8001936:	823b      	strh	r3, [r7, #16]
		Capacity = (uint32_t)csize << 10;
 8001938:	8a3b      	ldrh	r3, [r7, #16]
 800193a:	029b      	lsls	r3, r3, #10
 800193c:	617b      	str	r3, [r7, #20]
 800193e:	e02b      	b.n	8001998 <SD_GetSectorCount+0x94>
    }
    else
    {
		n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001940:	797b      	ldrb	r3, [r7, #5]
 8001942:	f003 030f 	and.w	r3, r3, #15
 8001946:	b2da      	uxtb	r2, r3
 8001948:	7abb      	ldrb	r3, [r7, #10]
 800194a:	09db      	lsrs	r3, r3, #7
 800194c:	b2db      	uxtb	r3, r3
 800194e:	4413      	add	r3, r2
 8001950:	b2da      	uxtb	r2, r3
 8001952:	7a7b      	ldrb	r3, [r7, #9]
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	b2db      	uxtb	r3, r3
 8001958:	f003 0306 	and.w	r3, r3, #6
 800195c:	b2db      	uxtb	r3, r3
 800195e:	4413      	add	r3, r2
 8001960:	b2db      	uxtb	r3, r3
 8001962:	3302      	adds	r3, #2
 8001964:	74fb      	strb	r3, [r7, #19]
		csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 8001966:	7a3b      	ldrb	r3, [r7, #8]
 8001968:	099b      	lsrs	r3, r3, #6
 800196a:	b2db      	uxtb	r3, r3
 800196c:	461a      	mov	r2, r3
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	b29b      	uxth	r3, r3
 8001974:	4413      	add	r3, r2
 8001976:	b29a      	uxth	r2, r3
 8001978:	79bb      	ldrb	r3, [r7, #6]
 800197a:	029b      	lsls	r3, r3, #10
 800197c:	b29b      	uxth	r3, r3
 800197e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001982:	b29b      	uxth	r3, r3
 8001984:	4413      	add	r3, r2
 8001986:	b29b      	uxth	r3, r3
 8001988:	3301      	adds	r3, #1
 800198a:	823b      	strh	r3, [r7, #16]
		Capacity= (uint32_t)csize << (n - 9);
 800198c:	8a3a      	ldrh	r2, [r7, #16]
 800198e:	7cfb      	ldrb	r3, [r7, #19]
 8001990:	3b09      	subs	r3, #9
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8001998:	697b      	ldr	r3, [r7, #20]
}
 800199a:	4618      	mov	r0, r3
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019aa:	4a1c      	ldr	r2, [pc, #112]	@ (8001a1c <MX_SPI1_Init+0x78>)
 80019ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019b6:	4b18      	ldr	r3, [pc, #96]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019bc:	4b16      	ldr	r3, [pc, #88]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019be:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80019c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019c4:	4b14      	ldr	r3, [pc, #80]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019ca:	4b13      	ldr	r3, [pc, #76]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019d0:	4b11      	ldr	r3, [pc, #68]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80019d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019da:	2208      	movs	r2, #8
 80019dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019de:	4b0e      	ldr	r3, [pc, #56]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80019f0:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019f2:	2207      	movs	r2, #7
 80019f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80019f6:	4b08      	ldr	r3, [pc, #32]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80019fc:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <MX_SPI1_Init+0x74>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a02:	4805      	ldr	r0, [pc, #20]	@ (8001a18 <MX_SPI1_Init+0x74>)
 8001a04:	f003 fc64 	bl	80052d0 <HAL_SPI_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001a0e:	f7ff fc93 	bl	8001338 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	2000033c 	.word	0x2000033c
 8001a1c:	40013000 	.word	0x40013000

08001a20 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001a24:	4b1b      	ldr	r3, [pc, #108]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a26:	4a1c      	ldr	r2, [pc, #112]	@ (8001a98 <MX_SPI2_Init+0x78>)
 8001a28:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a2c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a30:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a32:	4b18      	ldr	r3, [pc, #96]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a38:	4b16      	ldr	r3, [pc, #88]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a3a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a3e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a40:	4b14      	ldr	r3, [pc, #80]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a46:	4b13      	ldr	r3, [pc, #76]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a4c:	4b11      	ldr	r3, [pc, #68]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a52:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001a54:	4b0f      	ldr	r3, [pc, #60]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a56:	2238      	movs	r2, #56	@ 0x38
 8001a58:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a60:	4b0c      	ldr	r3, [pc, #48]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a66:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001a6c:	4b09      	ldr	r3, [pc, #36]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a6e:	2207      	movs	r2, #7
 8001a70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a72:	4b08      	ldr	r3, [pc, #32]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a78:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a7a:	2208      	movs	r2, #8
 8001a7c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a7e:	4805      	ldr	r0, [pc, #20]	@ (8001a94 <MX_SPI2_Init+0x74>)
 8001a80:	f003 fc26 	bl	80052d0 <HAL_SPI_Init>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001a8a:	f7ff fc55 	bl	8001338 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	200003a0 	.word	0x200003a0
 8001a98:	40003800 	.word	0x40003800

08001a9c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08c      	sub	sp, #48	@ 0x30
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa4:	f107 031c 	add.w	r3, r7, #28
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
 8001ab2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a9b      	ldr	r2, [pc, #620]	@ (8001d28 <HAL_SPI_MspInit+0x28c>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	f040 8095 	bne.w	8001bea <HAL_SPI_MspInit+0x14e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ac0:	4b9a      	ldr	r3, [pc, #616]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ac4:	4a99      	ldr	r2, [pc, #612]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001ac6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001aca:	6613      	str	r3, [r2, #96]	@ 0x60
 8001acc:	4b97      	ldr	r3, [pc, #604]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001ace:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ad4:	61bb      	str	r3, [r7, #24]
 8001ad6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad8:	4b94      	ldr	r3, [pc, #592]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001adc:	4a93      	ldr	r2, [pc, #588]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001ade:	f043 0301 	orr.w	r3, r3, #1
 8001ae2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ae4:	4b91      	ldr	r3, [pc, #580]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	617b      	str	r3, [r7, #20]
 8001aee:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001af0:	23a0      	movs	r3, #160	@ 0xa0
 8001af2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af4:	2302      	movs	r3, #2
 8001af6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afc:	2303      	movs	r3, #3
 8001afe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b00:	2305      	movs	r3, #5
 8001b02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b04:	f107 031c 	add.w	r3, r7, #28
 8001b08:	4619      	mov	r1, r3
 8001b0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b0e:	f002 f875 	bl	8003bfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b12:	2340      	movs	r3, #64	@ 0x40
 8001b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b16:	2302      	movs	r3, #2
 8001b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b22:	2305      	movs	r3, #5
 8001b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b26:	f107 031c 	add.w	r3, r7, #28
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b30:	f002 f864 	bl	8003bfc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001b34:	4b7e      	ldr	r3, [pc, #504]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b36:	4a7f      	ldr	r2, [pc, #508]	@ (8001d34 <HAL_SPI_MspInit+0x298>)
 8001b38:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8001b3a:	4b7d      	ldr	r3, [pc, #500]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b40:	4b7b      	ldr	r3, [pc, #492]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b46:	4b7a      	ldr	r3, [pc, #488]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b4c:	4b78      	ldr	r3, [pc, #480]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b4e:	2280      	movs	r2, #128	@ 0x80
 8001b50:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b52:	4b77      	ldr	r3, [pc, #476]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b58:	4b75      	ldr	r3, [pc, #468]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001b5e:	4b74      	ldr	r3, [pc, #464]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b64:	4b72      	ldr	r3, [pc, #456]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001b6a:	4871      	ldr	r0, [pc, #452]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b6c:	f001 fdc4 	bl	80036f8 <HAL_DMA_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 8001b76:	f7ff fbdf 	bl	8001338 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a6c      	ldr	r2, [pc, #432]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b7e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001b80:	4a6b      	ldr	r2, [pc, #428]	@ (8001d30 <HAL_SPI_MspInit+0x294>)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001b86:	4b6c      	ldr	r3, [pc, #432]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001b88:	4a6c      	ldr	r2, [pc, #432]	@ (8001d3c <HAL_SPI_MspInit+0x2a0>)
 8001b8a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8001b8c:	4b6a      	ldr	r3, [pc, #424]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b92:	4b69      	ldr	r3, [pc, #420]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001b94:	2210      	movs	r2, #16
 8001b96:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b98:	4b67      	ldr	r3, [pc, #412]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b9e:	4b66      	ldr	r3, [pc, #408]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001ba0:	2280      	movs	r2, #128	@ 0x80
 8001ba2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ba4:	4b64      	ldr	r3, [pc, #400]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001baa:	4b63      	ldr	r3, [pc, #396]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001bb0:	4b61      	ldr	r3, [pc, #388]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001bb6:	4b60      	ldr	r3, [pc, #384]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001bbc:	485e      	ldr	r0, [pc, #376]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001bbe:	f001 fd9b 	bl	80036f8 <HAL_DMA_Init>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <HAL_SPI_MspInit+0x130>
    {
      Error_Handler();
 8001bc8:	f7ff fbb6 	bl	8001338 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a5a      	ldr	r2, [pc, #360]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001bd0:	655a      	str	r2, [r3, #84]	@ 0x54
 8001bd2:	4a59      	ldr	r2, [pc, #356]	@ (8001d38 <HAL_SPI_MspInit+0x29c>)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2100      	movs	r1, #0
 8001bdc:	2023      	movs	r0, #35	@ 0x23
 8001bde:	f001 fd48 	bl	8003672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001be2:	2023      	movs	r0, #35	@ 0x23
 8001be4:	f001 fd61 	bl	80036aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001be8:	e099      	b.n	8001d1e <HAL_SPI_MspInit+0x282>
  else if(spiHandle->Instance==SPI2)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a54      	ldr	r2, [pc, #336]	@ (8001d40 <HAL_SPI_MspInit+0x2a4>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	f040 8094 	bne.w	8001d1e <HAL_SPI_MspInit+0x282>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bf6:	4b4d      	ldr	r3, [pc, #308]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfa:	4a4c      	ldr	r2, [pc, #304]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001bfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c00:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c02:	4b4a      	ldr	r3, [pc, #296]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c0a:	613b      	str	r3, [r7, #16]
 8001c0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0e:	4b47      	ldr	r3, [pc, #284]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c12:	4a46      	ldr	r2, [pc, #280]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001c14:	f043 0302 	orr.w	r3, r3, #2
 8001c18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c1a:	4b44      	ldr	r3, [pc, #272]	@ (8001d2c <HAL_SPI_MspInit+0x290>)
 8001c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001c26:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c34:	2303      	movs	r3, #3
 8001c36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c38:	2305      	movs	r3, #5
 8001c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3c:	f107 031c 	add.w	r3, r7, #28
 8001c40:	4619      	mov	r1, r3
 8001c42:	4840      	ldr	r0, [pc, #256]	@ (8001d44 <HAL_SPI_MspInit+0x2a8>)
 8001c44:	f001 ffda 	bl	8003bfc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001c48:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c52:	2301      	movs	r3, #1
 8001c54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c56:	2303      	movs	r3, #3
 8001c58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c5a:	2305      	movs	r3, #5
 8001c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c5e:	f107 031c 	add.w	r3, r7, #28
 8001c62:	4619      	mov	r1, r3
 8001c64:	4837      	ldr	r0, [pc, #220]	@ (8001d44 <HAL_SPI_MspInit+0x2a8>)
 8001c66:	f001 ffc9 	bl	8003bfc <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8001c6a:	4b37      	ldr	r3, [pc, #220]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001c6c:	4a37      	ldr	r2, [pc, #220]	@ (8001d4c <HAL_SPI_MspInit+0x2b0>)
 8001c6e:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8001c70:	4b35      	ldr	r3, [pc, #212]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001c72:	2201      	movs	r2, #1
 8001c74:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c76:	4b34      	ldr	r3, [pc, #208]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c7c:	4b32      	ldr	r3, [pc, #200]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c82:	4b31      	ldr	r3, [pc, #196]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001c84:	2280      	movs	r2, #128	@ 0x80
 8001c86:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c88:	4b2f      	ldr	r3, [pc, #188]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c8e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001c94:	4b2c      	ldr	r3, [pc, #176]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c9a:	4b2b      	ldr	r3, [pc, #172]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001ca0:	4829      	ldr	r0, [pc, #164]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001ca2:	f001 fd29 	bl	80036f8 <HAL_DMA_Init>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <HAL_SPI_MspInit+0x214>
      Error_Handler();
 8001cac:	f7ff fb44 	bl	8001338 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a25      	ldr	r2, [pc, #148]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001cb4:	659a      	str	r2, [r3, #88]	@ 0x58
 8001cb6:	4a24      	ldr	r2, [pc, #144]	@ (8001d48 <HAL_SPI_MspInit+0x2ac>)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001cbc:	4b24      	ldr	r3, [pc, #144]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001cbe:	4a25      	ldr	r2, [pc, #148]	@ (8001d54 <HAL_SPI_MspInit+0x2b8>)
 8001cc0:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8001cc2:	4b23      	ldr	r3, [pc, #140]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cc8:	4b21      	ldr	r3, [pc, #132]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001cca:	2210      	movs	r2, #16
 8001ccc:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cce:	4b20      	ldr	r3, [pc, #128]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001cd6:	2280      	movs	r2, #128	@ 0x80
 8001cd8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cda:	4b1d      	ldr	r3, [pc, #116]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001cec:	4b18      	ldr	r3, [pc, #96]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001cf2:	4817      	ldr	r0, [pc, #92]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001cf4:	f001 fd00 	bl	80036f8 <HAL_DMA_Init>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_SPI_MspInit+0x266>
      Error_Handler();
 8001cfe:	f7ff fb1b 	bl	8001338 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a12      	ldr	r2, [pc, #72]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001d06:	655a      	str	r2, [r3, #84]	@ 0x54
 8001d08:	4a11      	ldr	r2, [pc, #68]	@ (8001d50 <HAL_SPI_MspInit+0x2b4>)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001d0e:	2200      	movs	r2, #0
 8001d10:	2100      	movs	r1, #0
 8001d12:	2024      	movs	r0, #36	@ 0x24
 8001d14:	f001 fcad 	bl	8003672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001d18:	2024      	movs	r0, #36	@ 0x24
 8001d1a:	f001 fcc6 	bl	80036aa <HAL_NVIC_EnableIRQ>
}
 8001d1e:	bf00      	nop
 8001d20:	3730      	adds	r7, #48	@ 0x30
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40013000 	.word	0x40013000
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	20000404 	.word	0x20000404
 8001d34:	4002001c 	.word	0x4002001c
 8001d38:	2000044c 	.word	0x2000044c
 8001d3c:	40020030 	.word	0x40020030
 8001d40:	40003800 	.word	0x40003800
 8001d44:	48000400 	.word	0x48000400
 8001d48:	20000494 	.word	0x20000494
 8001d4c:	40020044 	.word	0x40020044
 8001d50:	200004dc 	.word	0x200004dc
 8001d54:	40020058 	.word	0x40020058

08001d58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d62:	4a0e      	ldr	r2, [pc, #56]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	607b      	str	r3, [r7, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d76:	4b09      	ldr	r3, [pc, #36]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d7a:	4a08      	ldr	r2, [pc, #32]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d80:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d82:	4b06      	ldr	r3, [pc, #24]	@ (8001d9c <HAL_MspInit+0x44>)
 8001d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d8a:	603b      	str	r3, [r7, #0]
 8001d8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	40021000 	.word	0x40021000

08001da0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <NMI_Handler+0x4>

08001da8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <HardFault_Handler+0x4>

08001db0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <MemManage_Handler+0x4>

08001db8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <BusFault_Handler+0x4>

08001dc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dc4:	bf00      	nop
 8001dc6:	e7fd      	b.n	8001dc4 <UsageFault_Handler+0x4>

08001dc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001df6:	f001 fb1d 	bl	8003434 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001dfa:	f001 fc70 	bl	80036de <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
	...

08001e04 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001e08:	4802      	ldr	r0, [pc, #8]	@ (8001e14 <DMA1_Channel2_IRQHandler+0x10>)
 8001e0a:	f001 fe0c 	bl	8003a26 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000404 	.word	0x20000404

08001e18 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001e1c:	4802      	ldr	r0, [pc, #8]	@ (8001e28 <DMA1_Channel3_IRQHandler+0x10>)
 8001e1e:	f001 fe02 	bl	8003a26 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	2000044c 	.word	0x2000044c

08001e2c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001e30:	4802      	ldr	r0, [pc, #8]	@ (8001e3c <DMA1_Channel4_IRQHandler+0x10>)
 8001e32:	f001 fdf8 	bl	8003a26 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20000494 	.word	0x20000494

08001e40 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001e44:	4802      	ldr	r0, [pc, #8]	@ (8001e50 <DMA1_Channel5_IRQHandler+0x10>)
 8001e46:	f001 fdee 	bl	8003a26 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200004dc 	.word	0x200004dc

08001e54 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e54:	b5b0      	push	{r4, r5, r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e58:	480c      	ldr	r0, [pc, #48]	@ (8001e8c <TIM2_IRQHandler+0x38>)
 8001e5a:	f003 ffd6 	bl	8005e0a <HAL_TIM_IRQHandler>
  if (__HAL_TIM_GET_FLAG(&htim2, TIM_FLAG_UPDATE))
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e8c <TIM2_IRQHandler+0x38>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	691b      	ldr	r3, [r3, #16]
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d10c      	bne.n	8001e86 <TIM2_IRQHandler+0x32>
    {
        __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 8001e6c:	4b07      	ldr	r3, [pc, #28]	@ (8001e8c <TIM2_IRQHandler+0x38>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f06f 0201 	mvn.w	r2, #1
 8001e74:	611a      	str	r2, [r3, #16]
        high_counter += 0x100000000;
 8001e76:	4b06      	ldr	r3, [pc, #24]	@ (8001e90 <TIM2_IRQHandler+0x3c>)
 8001e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e7c:	1c5d      	adds	r5, r3, #1
 8001e7e:	4614      	mov	r4, r2
 8001e80:	4b03      	ldr	r3, [pc, #12]	@ (8001e90 <TIM2_IRQHandler+0x3c>)
 8001e82:	e9c3 4500 	strd	r4, r5, [r3]
    }
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	bdb0      	pop	{r4, r5, r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000528 	.word	0x20000528
 8001e90:	20000b08 	.word	0x20000b08

08001e94 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001e98:	4802      	ldr	r0, [pc, #8]	@ (8001ea4 <SPI1_IRQHandler+0x10>)
 8001e9a:	f003 fcdb 	bl	8005854 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001e9e:	bf00      	nop
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	2000033c 	.word	0x2000033c

08001ea8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001eac:	4802      	ldr	r0, [pc, #8]	@ (8001eb8 <SPI2_IRQHandler+0x10>)
 8001eae:	f003 fcd1 	bl	8005854 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	200003a0 	.word	0x200003a0

08001ebc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 8001ec0:	4823      	ldr	r0, [pc, #140]	@ (8001f50 <USART1_IRQHandler+0x94>)
 8001ec2:	f004 fd7b 	bl	80069bc <HAL_UART_IRQHandler>
  if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE) != RESET)
 8001ec6:	4b22      	ldr	r3, [pc, #136]	@ (8001f50 <USART1_IRQHandler+0x94>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	69db      	ldr	r3, [r3, #28]
 8001ecc:	f003 0310 	and.w	r3, r3, #16
 8001ed0:	2b10      	cmp	r3, #16
 8001ed2:	d13b      	bne.n	8001f4c <USART1_IRQHandler+0x90>
      {
    	  __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8001ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8001f50 <USART1_IRQHandler+0x94>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2210      	movs	r2, #16
 8001eda:	621a      	str	r2, [r3, #32]
    	  HAL_UART_AbortReceive(&huart1);
 8001edc:	481c      	ldr	r0, [pc, #112]	@ (8001f50 <USART1_IRQHandler+0x94>)
 8001ede:	f004 fcbb 	bl	8006858 <HAL_UART_AbortReceive>
    	  rx_length = sizeof(rx_buffer) - __HAL_DMA_GET_COUNTER(huart1.hdmarx);
 8001ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f50 <USART1_IRQHandler+0x94>)
 8001ee4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	4b18      	ldr	r3, [pc, #96]	@ (8001f54 <USART1_IRQHandler+0x98>)
 8001ef4:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001ef6:	b672      	cpsid	i
}
 8001ef8:	bf00      	nop
    	  __disable_irq();
    	  if(wp + rx_length <= &processing_buffer[BUF_SIZE])
 8001efa:	4b17      	ldr	r3, [pc, #92]	@ (8001f58 <USART1_IRQHandler+0x9c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a15      	ldr	r2, [pc, #84]	@ (8001f54 <USART1_IRQHandler+0x98>)
 8001f00:	8812      	ldrh	r2, [r2, #0]
 8001f02:	b292      	uxth	r2, r2
 8001f04:	4413      	add	r3, r2
 8001f06:	4a15      	ldr	r2, [pc, #84]	@ (8001f5c <USART1_IRQHandler+0xa0>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d810      	bhi.n	8001f2e <USART1_IRQHandler+0x72>
    	  {
    		  memcpy(wp, rx_buffer, rx_length);
 8001f0c:	4b12      	ldr	r3, [pc, #72]	@ (8001f58 <USART1_IRQHandler+0x9c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a10      	ldr	r2, [pc, #64]	@ (8001f54 <USART1_IRQHandler+0x98>)
 8001f12:	8812      	ldrh	r2, [r2, #0]
 8001f14:	b292      	uxth	r2, r2
 8001f16:	4912      	ldr	r1, [pc, #72]	@ (8001f60 <USART1_IRQHandler+0xa4>)
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f007 fb08 	bl	800952e <memcpy>
    		  wp += rx_length;
 8001f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f54 <USART1_IRQHandler+0x98>)
 8001f20:	881b      	ldrh	r3, [r3, #0]
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	4b0c      	ldr	r3, [pc, #48]	@ (8001f58 <USART1_IRQHandler+0x9c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4413      	add	r3, r2
 8001f2a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f58 <USART1_IRQHandler+0x9c>)
 8001f2c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001f2e:	b662      	cpsie	i
}
 8001f30:	bf00      	nop
    	  }
		  __enable_irq();
		  if(rx_length > 0)
 8001f32:	4b08      	ldr	r3, [pc, #32]	@ (8001f54 <USART1_IRQHandler+0x98>)
 8001f34:	881b      	ldrh	r3, [r3, #0]
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d002      	beq.n	8001f42 <USART1_IRQHandler+0x86>
			  data_ready = 1;
 8001f3c:	4b09      	ldr	r3, [pc, #36]	@ (8001f64 <USART1_IRQHandler+0xa8>)
 8001f3e:	2201      	movs	r2, #1
 8001f40:	801a      	strh	r2, [r3, #0]
    	  HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(rx_buffer));
 8001f42:	2280      	movs	r2, #128	@ 0x80
 8001f44:	4906      	ldr	r1, [pc, #24]	@ (8001f60 <USART1_IRQHandler+0xa4>)
 8001f46:	4802      	ldr	r0, [pc, #8]	@ (8001f50 <USART1_IRQHandler+0x94>)
 8001f48:	f004 fc3a 	bl	80067c0 <HAL_UART_Receive_DMA>
      }
}
 8001f4c:	bf00      	nop
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	200005c0 	.word	0x200005c0
 8001f54:	20000334 	.word	0x20000334
 8001f58:	2000000c 	.word	0x2000000c
 8001f5c:	20000af0 	.word	0x20000af0
 8001f60:	20000234 	.word	0x20000234
 8001f64:	20000336 	.word	0x20000336

08001f68 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f6c:	4802      	ldr	r0, [pc, #8]	@ (8001f78 <TIM6_DAC_IRQHandler+0x10>)
 8001f6e:	f003 ff4c 	bl	8005e0a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	20000574 	.word	0x20000574

08001f7c <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001f80:	4802      	ldr	r0, [pc, #8]	@ (8001f8c <DMA2_Channel6_IRQHandler+0x10>)
 8001f82:	f001 fd50 	bl	8003a26 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20000690 	.word	0x20000690

08001f90 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001f94:	4802      	ldr	r0, [pc, #8]	@ (8001fa0 <DMA2_Channel7_IRQHandler+0x10>)
 8001f96:	f001 fd46 	bl	8003a26 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	20000648 	.word	0x20000648

08001fa4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  return 1;
 8001fa8:	2301      	movs	r3, #1
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <_kill>:

int _kill(int pid, int sig)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fbe:	f007 fa89 	bl	80094d4 <__errno>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2216      	movs	r2, #22
 8001fc6:	601a      	str	r2, [r3, #0]
  return -1;
 8001fc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <_exit>:

void _exit (int status)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff ffe7 	bl	8001fb4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fe6:	bf00      	nop
 8001fe8:	e7fd      	b.n	8001fe6 <_exit+0x12>

08001fea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b086      	sub	sp, #24
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	60f8      	str	r0, [r7, #12]
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	e00a      	b.n	8002012 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ffc:	f3af 8000 	nop.w
 8002000:	4601      	mov	r1, r0
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	1c5a      	adds	r2, r3, #1
 8002006:	60ba      	str	r2, [r7, #8]
 8002008:	b2ca      	uxtb	r2, r1
 800200a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	3301      	adds	r3, #1
 8002010:	617b      	str	r3, [r7, #20]
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	429a      	cmp	r2, r3
 8002018:	dbf0      	blt.n	8001ffc <_read+0x12>
  }

  return len;
 800201a:	687b      	ldr	r3, [r7, #4]
}
 800201c:	4618      	mov	r0, r3
 800201e:	3718      	adds	r7, #24
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800202c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002030:	4618      	mov	r0, r3
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800204c:	605a      	str	r2, [r3, #4]
  return 0;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <_isatty>:

int _isatty(int file)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002064:	2301      	movs	r3, #1
}
 8002066:	4618      	mov	r0, r3
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002072:	b480      	push	{r7}
 8002074:	b085      	sub	sp, #20
 8002076:	af00      	add	r7, sp, #0
 8002078:	60f8      	str	r0, [r7, #12]
 800207a:	60b9      	str	r1, [r7, #8]
 800207c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3714      	adds	r7, #20
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002094:	4a14      	ldr	r2, [pc, #80]	@ (80020e8 <_sbrk+0x5c>)
 8002096:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <_sbrk+0x60>)
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020a0:	4b13      	ldr	r3, [pc, #76]	@ (80020f0 <_sbrk+0x64>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d102      	bne.n	80020ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020a8:	4b11      	ldr	r3, [pc, #68]	@ (80020f0 <_sbrk+0x64>)
 80020aa:	4a12      	ldr	r2, [pc, #72]	@ (80020f4 <_sbrk+0x68>)
 80020ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020ae:	4b10      	ldr	r3, [pc, #64]	@ (80020f0 <_sbrk+0x64>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4413      	add	r3, r2
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d207      	bcs.n	80020cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020bc:	f007 fa0a 	bl	80094d4 <__errno>
 80020c0:	4603      	mov	r3, r0
 80020c2:	220c      	movs	r2, #12
 80020c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020c6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ca:	e009      	b.n	80020e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020cc:	4b08      	ldr	r3, [pc, #32]	@ (80020f0 <_sbrk+0x64>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020d2:	4b07      	ldr	r3, [pc, #28]	@ (80020f0 <_sbrk+0x64>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	4a05      	ldr	r2, [pc, #20]	@ (80020f0 <_sbrk+0x64>)
 80020dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020de:	68fb      	ldr	r3, [r7, #12]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	2000c000 	.word	0x2000c000
 80020ec:	00000400 	.word	0x00000400
 80020f0:	20000524 	.word	0x20000524
 80020f4:	20000ca8 	.word	0x20000ca8

080020f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80020fc:	4b06      	ldr	r3, [pc, #24]	@ (8002118 <SystemInit+0x20>)
 80020fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002102:	4a05      	ldr	r2, [pc, #20]	@ (8002118 <SystemInit+0x20>)
 8002104:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002108:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800210c:	bf00      	nop
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b088      	sub	sp, #32
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002122:	f107 0310 	add.w	r3, r7, #16
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	605a      	str	r2, [r3, #4]
 800212c:	609a      	str	r2, [r3, #8]
 800212e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002130:	1d3b      	adds	r3, r7, #4
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800213a:	4b1e      	ldr	r3, [pc, #120]	@ (80021b4 <MX_TIM2_Init+0x98>)
 800213c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002140:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8002142:	4b1c      	ldr	r3, [pc, #112]	@ (80021b4 <MX_TIM2_Init+0x98>)
 8002144:	224f      	movs	r2, #79	@ 0x4f
 8002146:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002148:	4b1a      	ldr	r3, [pc, #104]	@ (80021b4 <MX_TIM2_Init+0x98>)
 800214a:	2200      	movs	r2, #0
 800214c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800214e:	4b19      	ldr	r3, [pc, #100]	@ (80021b4 <MX_TIM2_Init+0x98>)
 8002150:	f04f 32ff 	mov.w	r2, #4294967295
 8002154:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002156:	4b17      	ldr	r3, [pc, #92]	@ (80021b4 <MX_TIM2_Init+0x98>)
 8002158:	2200      	movs	r2, #0
 800215a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800215c:	4b15      	ldr	r3, [pc, #84]	@ (80021b4 <MX_TIM2_Init+0x98>)
 800215e:	2200      	movs	r2, #0
 8002160:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002162:	4814      	ldr	r0, [pc, #80]	@ (80021b4 <MX_TIM2_Init+0x98>)
 8002164:	f003 fdfa 	bl	8005d5c <HAL_TIM_Base_Init>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800216e:	f7ff f8e3 	bl	8001338 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002172:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002176:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002178:	f107 0310 	add.w	r3, r7, #16
 800217c:	4619      	mov	r1, r3
 800217e:	480d      	ldr	r0, [pc, #52]	@ (80021b4 <MX_TIM2_Init+0x98>)
 8002180:	f003 ff4a 	bl	8006018 <HAL_TIM_ConfigClockSource>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800218a:	f7ff f8d5 	bl	8001338 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800218e:	2300      	movs	r3, #0
 8002190:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002192:	2300      	movs	r3, #0
 8002194:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002196:	1d3b      	adds	r3, r7, #4
 8002198:	4619      	mov	r1, r3
 800219a:	4806      	ldr	r0, [pc, #24]	@ (80021b4 <MX_TIM2_Init+0x98>)
 800219c:	f004 f938 	bl	8006410 <HAL_TIMEx_MasterConfigSynchronization>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80021a6:	f7ff f8c7 	bl	8001338 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80021aa:	bf00      	nop
 80021ac:	3720      	adds	r7, #32
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000528 	.word	0x20000528

080021b8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021be:	1d3b      	adds	r3, r7, #4
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80021c8:	4b15      	ldr	r3, [pc, #84]	@ (8002220 <MX_TIM6_Init+0x68>)
 80021ca:	4a16      	ldr	r2, [pc, #88]	@ (8002224 <MX_TIM6_Init+0x6c>)
 80021cc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7999;
 80021ce:	4b14      	ldr	r3, [pc, #80]	@ (8002220 <MX_TIM6_Init+0x68>)
 80021d0:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80021d4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d6:	4b12      	ldr	r3, [pc, #72]	@ (8002220 <MX_TIM6_Init+0x68>)
 80021d8:	2200      	movs	r2, #0
 80021da:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 49999;
 80021dc:	4b10      	ldr	r3, [pc, #64]	@ (8002220 <MX_TIM6_Init+0x68>)
 80021de:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80021e2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002220 <MX_TIM6_Init+0x68>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80021ea:	480d      	ldr	r0, [pc, #52]	@ (8002220 <MX_TIM6_Init+0x68>)
 80021ec:	f003 fdb6 	bl	8005d5c <HAL_TIM_Base_Init>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80021f6:	f7ff f89f 	bl	8001338 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021fa:	2300      	movs	r3, #0
 80021fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002202:	1d3b      	adds	r3, r7, #4
 8002204:	4619      	mov	r1, r3
 8002206:	4806      	ldr	r0, [pc, #24]	@ (8002220 <MX_TIM6_Init+0x68>)
 8002208:	f004 f902 	bl	8006410 <HAL_TIMEx_MasterConfigSynchronization>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002212:	f7ff f891 	bl	8001338 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002216:	bf00      	nop
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000574 	.word	0x20000574
 8002224:	40001000 	.word	0x40001000

08002228 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002238:	d114      	bne.n	8002264 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800223a:	4b19      	ldr	r3, [pc, #100]	@ (80022a0 <HAL_TIM_Base_MspInit+0x78>)
 800223c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223e:	4a18      	ldr	r2, [pc, #96]	@ (80022a0 <HAL_TIM_Base_MspInit+0x78>)
 8002240:	f043 0301 	orr.w	r3, r3, #1
 8002244:	6593      	str	r3, [r2, #88]	@ 0x58
 8002246:	4b16      	ldr	r3, [pc, #88]	@ (80022a0 <HAL_TIM_Base_MspInit+0x78>)
 8002248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002252:	2200      	movs	r2, #0
 8002254:	2100      	movs	r1, #0
 8002256:	201c      	movs	r0, #28
 8002258:	f001 fa0b 	bl	8003672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800225c:	201c      	movs	r0, #28
 800225e:	f001 fa24 	bl	80036aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002262:	e018      	b.n	8002296 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM6)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a0e      	ldr	r2, [pc, #56]	@ (80022a4 <HAL_TIM_Base_MspInit+0x7c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d113      	bne.n	8002296 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800226e:	4b0c      	ldr	r3, [pc, #48]	@ (80022a0 <HAL_TIM_Base_MspInit+0x78>)
 8002270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002272:	4a0b      	ldr	r2, [pc, #44]	@ (80022a0 <HAL_TIM_Base_MspInit+0x78>)
 8002274:	f043 0310 	orr.w	r3, r3, #16
 8002278:	6593      	str	r3, [r2, #88]	@ 0x58
 800227a:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <HAL_TIM_Base_MspInit+0x78>)
 800227c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800227e:	f003 0310 	and.w	r3, r3, #16
 8002282:	60bb      	str	r3, [r7, #8]
 8002284:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002286:	2200      	movs	r2, #0
 8002288:	2100      	movs	r1, #0
 800228a:	2036      	movs	r0, #54	@ 0x36
 800228c:	f001 f9f1 	bl	8003672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002290:	2036      	movs	r0, #54	@ 0x36
 8002292:	f001 fa0a 	bl	80036aa <HAL_NVIC_EnableIRQ>
}
 8002296:	bf00      	nop
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40021000 	.word	0x40021000
 80022a4:	40001000 	.word	0x40001000

080022a8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022ac:	4b14      	ldr	r3, [pc, #80]	@ (8002300 <MX_USART1_UART_Init+0x58>)
 80022ae:	4a15      	ldr	r2, [pc, #84]	@ (8002304 <MX_USART1_UART_Init+0x5c>)
 80022b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80022b2:	4b13      	ldr	r3, [pc, #76]	@ (8002300 <MX_USART1_UART_Init+0x58>)
 80022b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022ba:	4b11      	ldr	r3, [pc, #68]	@ (8002300 <MX_USART1_UART_Init+0x58>)
 80022bc:	2200      	movs	r2, #0
 80022be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002300 <MX_USART1_UART_Init+0x58>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002300 <MX_USART1_UART_Init+0x58>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002300 <MX_USART1_UART_Init+0x58>)
 80022ce:	220c      	movs	r2, #12
 80022d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002300 <MX_USART1_UART_Init+0x58>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022d8:	4b09      	ldr	r3, [pc, #36]	@ (8002300 <MX_USART1_UART_Init+0x58>)
 80022da:	2200      	movs	r2, #0
 80022dc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022de:	4b08      	ldr	r3, [pc, #32]	@ (8002300 <MX_USART1_UART_Init+0x58>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022e4:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <MX_USART1_UART_Init+0x58>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022ea:	4805      	ldr	r0, [pc, #20]	@ (8002300 <MX_USART1_UART_Init+0x58>)
 80022ec:	f004 f914 	bl	8006518 <HAL_UART_Init>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80022f6:	f7ff f81f 	bl	8001338 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	200005c0 	.word	0x200005c0
 8002304:	40013800 	.word	0x40013800

08002308 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b0a2      	sub	sp, #136	@ 0x88
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002310:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	60da      	str	r2, [r3, #12]
 800231e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002320:	f107 0314 	add.w	r3, r7, #20
 8002324:	2260      	movs	r2, #96	@ 0x60
 8002326:	2100      	movs	r1, #0
 8002328:	4618      	mov	r0, r3
 800232a:	f007 f85f 	bl	80093ec <memset>
  if(uartHandle->Instance==USART1)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a4f      	ldr	r2, [pc, #316]	@ (8002470 <HAL_UART_MspInit+0x168>)
 8002334:	4293      	cmp	r3, r2
 8002336:	f040 8096 	bne.w	8002466 <HAL_UART_MspInit+0x15e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800233a:	2301      	movs	r3, #1
 800233c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800233e:	2300      	movs	r3, #0
 8002340:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002342:	f107 0314 	add.w	r3, r7, #20
 8002346:	4618      	mov	r0, r3
 8002348:	f002 fc86 	bl	8004c58 <HAL_RCCEx_PeriphCLKConfig>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002352:	f7fe fff1 	bl	8001338 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002356:	4b47      	ldr	r3, [pc, #284]	@ (8002474 <HAL_UART_MspInit+0x16c>)
 8002358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800235a:	4a46      	ldr	r2, [pc, #280]	@ (8002474 <HAL_UART_MspInit+0x16c>)
 800235c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002360:	6613      	str	r3, [r2, #96]	@ 0x60
 8002362:	4b44      	ldr	r3, [pc, #272]	@ (8002474 <HAL_UART_MspInit+0x16c>)
 8002364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002366:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800236a:	613b      	str	r3, [r7, #16]
 800236c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800236e:	4b41      	ldr	r3, [pc, #260]	@ (8002474 <HAL_UART_MspInit+0x16c>)
 8002370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002372:	4a40      	ldr	r2, [pc, #256]	@ (8002474 <HAL_UART_MspInit+0x16c>)
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800237a:	4b3e      	ldr	r3, [pc, #248]	@ (8002474 <HAL_UART_MspInit+0x16c>)
 800237c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002386:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800238a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238c:	2302      	movs	r3, #2
 800238e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002390:	2301      	movs	r3, #1
 8002392:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002394:	2303      	movs	r3, #3
 8002396:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800239a:	2307      	movs	r3, #7
 800239c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80023a4:	4619      	mov	r1, r3
 80023a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023aa:	f001 fc27 	bl	8003bfc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel7;
 80023ae:	4b32      	ldr	r3, [pc, #200]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023b0:	4a32      	ldr	r2, [pc, #200]	@ (800247c <HAL_UART_MspInit+0x174>)
 80023b2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 80023b4:	4b30      	ldr	r3, [pc, #192]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023b6:	2202      	movs	r2, #2
 80023b8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023ba:	4b2f      	ldr	r3, [pc, #188]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023bc:	2200      	movs	r2, #0
 80023be:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023c8:	2280      	movs	r2, #128	@ 0x80
 80023ca:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023d2:	4b29      	ldr	r3, [pc, #164]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80023d8:	4b27      	ldr	r3, [pc, #156]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023da:	2220      	movs	r2, #32
 80023dc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80023de:	4b26      	ldr	r3, [pc, #152]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023e4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80023e6:	4824      	ldr	r0, [pc, #144]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023e8:	f001 f986 	bl	80036f8 <HAL_DMA_Init>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 80023f2:	f7fe ffa1 	bl	8001338 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023fa:	675a      	str	r2, [r3, #116]	@ 0x74
 80023fc:	4a1e      	ldr	r2, [pc, #120]	@ (8002478 <HAL_UART_MspInit+0x170>)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 8002402:	4b1f      	ldr	r3, [pc, #124]	@ (8002480 <HAL_UART_MspInit+0x178>)
 8002404:	4a1f      	ldr	r2, [pc, #124]	@ (8002484 <HAL_UART_MspInit+0x17c>)
 8002406:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8002408:	4b1d      	ldr	r3, [pc, #116]	@ (8002480 <HAL_UART_MspInit+0x178>)
 800240a:	2202      	movs	r2, #2
 800240c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800240e:	4b1c      	ldr	r3, [pc, #112]	@ (8002480 <HAL_UART_MspInit+0x178>)
 8002410:	2210      	movs	r2, #16
 8002412:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002414:	4b1a      	ldr	r3, [pc, #104]	@ (8002480 <HAL_UART_MspInit+0x178>)
 8002416:	2200      	movs	r2, #0
 8002418:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800241a:	4b19      	ldr	r3, [pc, #100]	@ (8002480 <HAL_UART_MspInit+0x178>)
 800241c:	2280      	movs	r2, #128	@ 0x80
 800241e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002420:	4b17      	ldr	r3, [pc, #92]	@ (8002480 <HAL_UART_MspInit+0x178>)
 8002422:	2200      	movs	r2, #0
 8002424:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002426:	4b16      	ldr	r3, [pc, #88]	@ (8002480 <HAL_UART_MspInit+0x178>)
 8002428:	2200      	movs	r2, #0
 800242a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800242c:	4b14      	ldr	r3, [pc, #80]	@ (8002480 <HAL_UART_MspInit+0x178>)
 800242e:	2200      	movs	r2, #0
 8002430:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002432:	4b13      	ldr	r3, [pc, #76]	@ (8002480 <HAL_UART_MspInit+0x178>)
 8002434:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002438:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800243a:	4811      	ldr	r0, [pc, #68]	@ (8002480 <HAL_UART_MspInit+0x178>)
 800243c:	f001 f95c 	bl	80036f8 <HAL_DMA_Init>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8002446:	f7fe ff77 	bl	8001338 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a0c      	ldr	r2, [pc, #48]	@ (8002480 <HAL_UART_MspInit+0x178>)
 800244e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002450:	4a0b      	ldr	r2, [pc, #44]	@ (8002480 <HAL_UART_MspInit+0x178>)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002456:	2200      	movs	r2, #0
 8002458:	2100      	movs	r1, #0
 800245a:	2025      	movs	r0, #37	@ 0x25
 800245c:	f001 f909 	bl	8003672 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002460:	2025      	movs	r0, #37	@ 0x25
 8002462:	f001 f922 	bl	80036aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002466:	bf00      	nop
 8002468:	3788      	adds	r7, #136	@ 0x88
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40013800 	.word	0x40013800
 8002474:	40021000 	.word	0x40021000
 8002478:	20000648 	.word	0x20000648
 800247c:	40020480 	.word	0x40020480
 8002480:	20000690 	.word	0x20000690
 8002484:	4002046c 	.word	0x4002046c

08002488 <ASIC_TransmitReceive>:
uint16_t peaklevel = 200;
uint64_t peaktime = 0;
uint8_t result[6];

uint8_t ASIC_TransmitReceive(uint8_t data) //
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af02      	add	r7, sp, #8
 800248e:	4603      	mov	r3, r0
 8002490:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &data, &rx_data, 1, 100);
 8002492:	f107 020f 	add.w	r2, r7, #15
 8002496:	1df9      	adds	r1, r7, #7
 8002498:	2364      	movs	r3, #100	@ 0x64
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	2301      	movs	r3, #1
 800249e:	4804      	ldr	r0, [pc, #16]	@ (80024b0 <ASIC_TransmitReceive+0x28>)
 80024a0:	f002 ffb9 	bl	8005416 <HAL_SPI_TransmitReceive>
    return rx_data;
 80024a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	2000033c 	.word	0x2000033c

080024b4 <ASIC_CMD>:

HAL_StatusTypeDef ASIC_CMD(uint8_t address, uint16_t data) //ASIC
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	460a      	mov	r2, r1
 80024be:	71fb      	strb	r3, [r7, #7]
 80024c0:	4613      	mov	r3, r2
 80024c2:	80bb      	strh	r3, [r7, #4]
	ASIC_CS_LOW();
 80024c4:	2200      	movs	r2, #0
 80024c6:	2101      	movs	r1, #1
 80024c8:	4826      	ldr	r0, [pc, #152]	@ (8002564 <ASIC_CMD+0xb0>)
 80024ca:	f001 fd11 	bl	8003ef0 <HAL_GPIO_WritePin>
	uint8_t Address[5] = {0x01,0x02,0x04,0x10,0x20};
 80024ce:	4a26      	ldr	r2, [pc, #152]	@ (8002568 <ASIC_CMD+0xb4>)
 80024d0:	f107 0308 	add.w	r3, r7, #8
 80024d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024d8:	6018      	str	r0, [r3, #0]
 80024da:	3304      	adds	r3, #4
 80024dc:	7019      	strb	r1, [r3, #0]
	uint16_t i;
	for(i = 0;i < 5;++i)
 80024de:	2300      	movs	r3, #0
 80024e0:	81fb      	strh	r3, [r7, #14]
 80024e2:	e00a      	b.n	80024fa <ASIC_CMD+0x46>
	{
		if(address == Address[i])
 80024e4:	89fb      	ldrh	r3, [r7, #14]
 80024e6:	3310      	adds	r3, #16
 80024e8:	443b      	add	r3, r7
 80024ea:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80024ee:	79fa      	ldrb	r2, [r7, #7]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d006      	beq.n	8002502 <ASIC_CMD+0x4e>
	for(i = 0;i < 5;++i)
 80024f4:	89fb      	ldrh	r3, [r7, #14]
 80024f6:	3301      	adds	r3, #1
 80024f8:	81fb      	strh	r3, [r7, #14]
 80024fa:	89fb      	ldrh	r3, [r7, #14]
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d9f1      	bls.n	80024e4 <ASIC_CMD+0x30>
 8002500:	e000      	b.n	8002504 <ASIC_CMD+0x50>
			break;
 8002502:	bf00      	nop
	}
	if(i == 5)
 8002504:	89fb      	ldrh	r3, [r7, #14]
 8002506:	2b05      	cmp	r3, #5
 8002508:	d106      	bne.n	8002518 <ASIC_CMD+0x64>
	{
		printf("retry\n");
 800250a:	4818      	ldr	r0, [pc, #96]	@ (800256c <ASIC_CMD+0xb8>)
 800250c:	f006 fe52 	bl	80091b4 <puts>
		ASIC_RST();
 8002510:	f000 f88e 	bl	8002630 <ASIC_RST>
		return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e021      	b.n	800255c <ASIC_CMD+0xa8>
	}
	ASIC_TransmitReceive(address);
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff ffb4 	bl	8002488 <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002520:	2000      	movs	r0, #0
 8002522:	f7ff ffb1 	bl	8002488 <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002526:	2000      	movs	r0, #0
 8002528:	f7ff ffae 	bl	8002488 <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 800252c:	2000      	movs	r0, #0
 800252e:	f7ff ffab 	bl	8002488 <ASIC_TransmitReceive>
	ASIC_TransmitReceive(0x00);
 8002532:	2000      	movs	r0, #0
 8002534:	f7ff ffa8 	bl	8002488 <ASIC_TransmitReceive>
	ASIC_TransmitReceive((data >> 8) & 0xFF);
 8002538:	88bb      	ldrh	r3, [r7, #4]
 800253a:	0a1b      	lsrs	r3, r3, #8
 800253c:	b29b      	uxth	r3, r3
 800253e:	b2db      	uxtb	r3, r3
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff ffa1 	bl	8002488 <ASIC_TransmitReceive>
	ASIC_TransmitReceive(data & 0xFF);
 8002546:	88bb      	ldrh	r3, [r7, #4]
 8002548:	b2db      	uxtb	r3, r3
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff ff9c 	bl	8002488 <ASIC_TransmitReceive>
	ASIC_CS_HIGH();
 8002550:	2201      	movs	r2, #1
 8002552:	2101      	movs	r1, #1
 8002554:	4803      	ldr	r0, [pc, #12]	@ (8002564 <ASIC_CMD+0xb0>)
 8002556:	f001 fccb 	bl	8003ef0 <HAL_GPIO_WritePin>
	return HAL_OK;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	48000400 	.word	0x48000400
 8002568:	0800c810 	.word	0x0800c810
 800256c:	0800c808 	.word	0x0800c808

08002570 <ReadResult>:

HAL_StatusTypeDef ReadResult(void) //
{
 8002570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
		printf("FIFOEMPTY\n");
		return HAL_ERROR;
	}
	else*/
	{
		ASIC_CS_LOW();
 8002576:	2200      	movs	r2, #0
 8002578:	2101      	movs	r1, #1
 800257a:	4828      	ldr	r0, [pc, #160]	@ (800261c <ReadResult+0xac>)
 800257c:	f001 fcb8 	bl	8003ef0 <HAL_GPIO_WritePin>
		uint16_t i;
		uint8_t address = 0x80;
 8002580:	2380      	movs	r3, #128	@ 0x80
 8002582:	717b      	strb	r3, [r7, #5]
		ASIC_TransmitReceive(address);
 8002584:	797b      	ldrb	r3, [r7, #5]
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff ff7e 	bl	8002488 <ASIC_TransmitReceive>
		for(i = 0;i < 6;i++)
 800258c:	2300      	movs	r3, #0
 800258e:	80fb      	strh	r3, [r7, #6]
 8002590:	e00a      	b.n	80025a8 <ReadResult+0x38>
			result[i] = ASIC_TransmitReceive(0xFF);
 8002592:	88fe      	ldrh	r6, [r7, #6]
 8002594:	20ff      	movs	r0, #255	@ 0xff
 8002596:	f7ff ff77 	bl	8002488 <ASIC_TransmitReceive>
 800259a:	4603      	mov	r3, r0
 800259c:	461a      	mov	r2, r3
 800259e:	4b20      	ldr	r3, [pc, #128]	@ (8002620 <ReadResult+0xb0>)
 80025a0:	559a      	strb	r2, [r3, r6]
		for(i = 0;i < 6;i++)
 80025a2:	88fb      	ldrh	r3, [r7, #6]
 80025a4:	3301      	adds	r3, #1
 80025a6:	80fb      	strh	r3, [r7, #6]
 80025a8:	88fb      	ldrh	r3, [r7, #6]
 80025aa:	2b05      	cmp	r3, #5
 80025ac:	d9f1      	bls.n	8002592 <ReadResult+0x22>
		codeid = result[0] >> 3;
 80025ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002620 <ReadResult+0xb0>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	08db      	lsrs	r3, r3, #3
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002624 <ReadResult+0xb4>)
 80025b8:	701a      	strb	r2, [r3, #0]
		peaklevel = (result[1] >> 1) | ((result[0] & 0x07 ) << 7);
 80025ba:	4b19      	ldr	r3, [pc, #100]	@ (8002620 <ReadResult+0xb0>)
 80025bc:	785b      	ldrb	r3, [r3, #1]
 80025be:	085b      	lsrs	r3, r3, #1
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	b21a      	sxth	r2, r3
 80025c4:	4b16      	ldr	r3, [pc, #88]	@ (8002620 <ReadResult+0xb0>)
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	b21b      	sxth	r3, r3
 80025ca:	01db      	lsls	r3, r3, #7
 80025cc:	b21b      	sxth	r3, r3
 80025ce:	f403 7360 	and.w	r3, r3, #896	@ 0x380
 80025d2:	b21b      	sxth	r3, r3
 80025d4:	4313      	orrs	r3, r2
 80025d6:	b21b      	sxth	r3, r3
 80025d8:	b29a      	uxth	r2, r3
 80025da:	4b13      	ldr	r3, [pc, #76]	@ (8002628 <ReadResult+0xb8>)
 80025dc:	801a      	strh	r2, [r3, #0]
		peaktime = ((result[1] & 0x01) << 32) | (result[2] << 24) | (result[3] << 16) | (result[4] << 8) | result[5];
 80025de:	4b10      	ldr	r3, [pc, #64]	@ (8002620 <ReadResult+0xb0>)
 80025e0:	789b      	ldrb	r3, [r3, #2]
 80025e2:	061a      	lsls	r2, r3, #24
 80025e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002620 <ReadResult+0xb0>)
 80025e6:	78db      	ldrb	r3, [r3, #3]
 80025e8:	041b      	lsls	r3, r3, #16
 80025ea:	431a      	orrs	r2, r3
 80025ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002620 <ReadResult+0xb0>)
 80025ee:	791b      	ldrb	r3, [r3, #4]
 80025f0:	021b      	lsls	r3, r3, #8
 80025f2:	4313      	orrs	r3, r2
 80025f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002620 <ReadResult+0xb0>)
 80025f6:	7952      	ldrb	r2, [r2, #5]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	17da      	asrs	r2, r3, #31
 80025fc:	461c      	mov	r4, r3
 80025fe:	4615      	mov	r5, r2
 8002600:	4b0a      	ldr	r3, [pc, #40]	@ (800262c <ReadResult+0xbc>)
 8002602:	e9c3 4500 	strd	r4, r5, [r3]
		ASIC_CS_HIGH();
 8002606:	2201      	movs	r2, #1
 8002608:	2101      	movs	r1, #1
 800260a:	4804      	ldr	r0, [pc, #16]	@ (800261c <ReadResult+0xac>)
 800260c:	f001 fc70 	bl	8003ef0 <HAL_GPIO_WritePin>
		return HAL_OK;
 8002610:	2300      	movs	r3, #0
	}
}
 8002612:	4618      	mov	r0, r3
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800261a:	bf00      	nop
 800261c:	48000400 	.word	0x48000400
 8002620:	200006e8 	.word	0x200006e8
 8002624:	200006d8 	.word	0x200006d8
 8002628:	2000000a 	.word	0x2000000a
 800262c:	200006e0 	.word	0x200006e0

08002630 <ASIC_RST>:

void ASIC_RST(void) //ASIC
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ASIC_RST_GPIO_Port, ASIC_RST_Pin, GPIO_PIN_RESET);
 8002634:	2200      	movs	r2, #0
 8002636:	2110      	movs	r1, #16
 8002638:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800263c:	f001 fc58 	bl	8003ef0 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8002640:	2032      	movs	r0, #50	@ 0x32
 8002642:	f000 ff17 	bl	8003474 <HAL_Delay>
	HAL_GPIO_WritePin(ASIC_RST_GPIO_Port, ASIC_RST_Pin, GPIO_PIN_SET);
 8002646:	2201      	movs	r2, #1
 8002648:	2110      	movs	r1, #16
 800264a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800264e:	f001 fc4f 	bl	8003ef0 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8002652:	2032      	movs	r0, #50	@ 0x32
 8002654:	f000 ff0e 	bl	8003474 <HAL_Delay>
}
 8002658:	bf00      	nop
 800265a:	bd80      	pop	{r7, pc}

0800265c <_write>:

int _write(int file, char *ptr, int len)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 100);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	b29a      	uxth	r2, r3
 800266c:	2364      	movs	r3, #100	@ 0x64
 800266e:	68b9      	ldr	r1, [r7, #8]
 8002670:	4803      	ldr	r0, [pc, #12]	@ (8002680 <_write+0x24>)
 8002672:	f003 ff9f 	bl	80065b4 <HAL_UART_Transmit>
    return len;
 8002676:	687b      	ldr	r3, [r7, #4]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	200005c0 	.word	0x200005c0

08002684 <read_be16>:
void Send_time(void);
void Parameterset_query(void);
void Sendheart(void);

uint16_t read_be16(uint8_t *data)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
    return (data[0] << 8) | data[1];
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	b21b      	sxth	r3, r3
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	b21a      	sxth	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	3301      	adds	r3, #1
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	b21b      	sxth	r3, r3
 800269e:	4313      	orrs	r3, r2
 80026a0:	b21b      	sxth	r3, r3
 80026a2:	b29b      	uxth	r3, r3
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <Checksum>:

uint16_t Checksum(uint8_t *data, uint16_t length) //
{
 80026b0:	b590      	push	{r4, r7, lr}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	460b      	mov	r3, r1
 80026ba:	807b      	strh	r3, [r7, #2]
	uint16_t sum;
    if(length <= 1)
 80026bc:	887b      	ldrh	r3, [r7, #2]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d804      	bhi.n	80026cc <Checksum+0x1c>
    {
    	sum = (uint16_t)data[0];
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	81fb      	strh	r3, [r7, #14]
    	return sum;
 80026c8:	89fb      	ldrh	r3, [r7, #14]
 80026ca:	e010      	b.n	80026ee <Checksum+0x3e>
    }
    else
    {
    	sum = (uint16_t)data[length-1]+Checksum(data, length - 1);
 80026cc:	887b      	ldrh	r3, [r7, #2]
 80026ce:	3b01      	subs	r3, #1
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	4413      	add	r3, r2
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	461c      	mov	r4, r3
 80026d8:	887b      	ldrh	r3, [r7, #2]
 80026da:	3b01      	subs	r3, #1
 80026dc:	b29b      	uxth	r3, r3
 80026de:	4619      	mov	r1, r3
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7ff ffe5 	bl	80026b0 <Checksum>
 80026e6:	4603      	mov	r3, r0
 80026e8:	4423      	add	r3, r4
 80026ea:	81fb      	strh	r3, [r7, #14]
    	return sum;
 80026ec:	89fb      	ldrh	r3, [r7, #14]
    }
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3714      	adds	r7, #20
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd90      	pop	{r4, r7, pc}
	...

080026f8 <CMD_Judge>:

CMD_Status CMD_Judge(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
	uint32_t rxcode = 0;
 80026fe:	2300      	movs	r3, #0
 8002700:	60fb      	str	r3, [r7, #12]
	uint16_t time;
	uint16_t checksum;
	uint16_t SUM;
	rp1 = rp;
 8002702:	4b67      	ldr	r3, [pc, #412]	@ (80028a0 <CMD_Judge+0x1a8>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a67      	ldr	r2, [pc, #412]	@ (80028a4 <CMD_Judge+0x1ac>)
 8002708:	6013      	str	r3, [r2, #0]
	rp2 = rp;
 800270a:	4b65      	ldr	r3, [pc, #404]	@ (80028a0 <CMD_Judge+0x1a8>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a66      	ldr	r2, [pc, #408]	@ (80028a8 <CMD_Judge+0x1b0>)
 8002710:	6013      	str	r3, [r2, #0]
	while (wp > rp)
 8002712:	e02b      	b.n	800276c <CMD_Judge+0x74>
	{
		uint16_t test = (*rp << 8) | *(rp + 1);
 8002714:	4b62      	ldr	r3, [pc, #392]	@ (80028a0 <CMD_Judge+0x1a8>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	b21b      	sxth	r3, r3
 800271c:	021b      	lsls	r3, r3, #8
 800271e:	b21a      	sxth	r2, r3
 8002720:	4b5f      	ldr	r3, [pc, #380]	@ (80028a0 <CMD_Judge+0x1a8>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	3301      	adds	r3, #1
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	b21b      	sxth	r3, r3
 800272a:	4313      	orrs	r3, r2
 800272c:	b21b      	sxth	r3, r3
 800272e:	80fb      	strh	r3, [r7, #6]
		if(test == HEAD)
 8002730:	88fb      	ldrh	r3, [r7, #6]
 8002732:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 8002736:	4293      	cmp	r3, r2
 8002738:	d103      	bne.n	8002742 <CMD_Judge+0x4a>
			rp1 = rp;
 800273a:	4b59      	ldr	r3, [pc, #356]	@ (80028a0 <CMD_Judge+0x1a8>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a59      	ldr	r2, [pc, #356]	@ (80028a4 <CMD_Judge+0x1ac>)
 8002740:	6013      	str	r3, [r2, #0]
		if(test == TAIL)
 8002742:	88fb      	ldrh	r3, [r7, #6]
 8002744:	f647 62fe 	movw	r2, #32510	@ 0x7efe
 8002748:	4293      	cmp	r3, r2
 800274a:	d104      	bne.n	8002756 <CMD_Judge+0x5e>
			rp2 = rp + 1;
 800274c:	4b54      	ldr	r3, [pc, #336]	@ (80028a0 <CMD_Judge+0x1a8>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	3301      	adds	r3, #1
 8002752:	4a55      	ldr	r2, [pc, #340]	@ (80028a8 <CMD_Judge+0x1b0>)
 8002754:	6013      	str	r3, [r2, #0]
		rp++;
 8002756:	4b52      	ldr	r3, [pc, #328]	@ (80028a0 <CMD_Judge+0x1a8>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	3301      	adds	r3, #1
 800275c:	4a50      	ldr	r2, [pc, #320]	@ (80028a0 <CMD_Judge+0x1a8>)
 800275e:	6013      	str	r3, [r2, #0]
		if(rp2 > rp1)
 8002760:	4b51      	ldr	r3, [pc, #324]	@ (80028a8 <CMD_Judge+0x1b0>)
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	4b4f      	ldr	r3, [pc, #316]	@ (80028a4 <CMD_Judge+0x1ac>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	429a      	cmp	r2, r3
 800276a:	d806      	bhi.n	800277a <CMD_Judge+0x82>
	while (wp > rp)
 800276c:	4b4f      	ldr	r3, [pc, #316]	@ (80028ac <CMD_Judge+0x1b4>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	4b4b      	ldr	r3, [pc, #300]	@ (80028a0 <CMD_Judge+0x1a8>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d8cd      	bhi.n	8002714 <CMD_Judge+0x1c>
 8002778:	e000      	b.n	800277c <CMD_Judge+0x84>
			break;
 800277a:	bf00      	nop
	}
	if(rp == wp)
 800277c:	4b48      	ldr	r3, [pc, #288]	@ (80028a0 <CMD_Judge+0x1a8>)
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	4b4a      	ldr	r3, [pc, #296]	@ (80028ac <CMD_Judge+0x1b4>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	429a      	cmp	r2, r3
 8002786:	d104      	bne.n	8002792 <CMD_Judge+0x9a>
	{
		data_ready = 0;
 8002788:	4b49      	ldr	r3, [pc, #292]	@ (80028b0 <CMD_Judge+0x1b8>)
 800278a:	2200      	movs	r2, #0
 800278c:	801a      	strh	r2, [r3, #0]
		return CMD_END;
 800278e:	2306      	movs	r3, #6
 8002790:	e082      	b.n	8002898 <CMD_Judge+0x1a0>
	}
	for(uint16_t i = 2;i <= 4;i++)
 8002792:	2302      	movs	r3, #2
 8002794:	813b      	strh	r3, [r7, #8]
 8002796:	e012      	b.n	80027be <CMD_Judge+0xc6>
		rxcode = (*(rp1 + i) << (32 - 8*i)) | rxcode;
 8002798:	4b42      	ldr	r3, [pc, #264]	@ (80028a4 <CMD_Judge+0x1ac>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	893b      	ldrh	r3, [r7, #8]
 800279e:	4413      	add	r3, r2
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	461a      	mov	r2, r3
 80027a4:	893b      	ldrh	r3, [r7, #8]
 80027a6:	f1c3 0304 	rsb	r3, r3, #4
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	461a      	mov	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	60fb      	str	r3, [r7, #12]
	for(uint16_t i = 2;i <= 4;i++)
 80027b8:	893b      	ldrh	r3, [r7, #8]
 80027ba:	3301      	adds	r3, #1
 80027bc:	813b      	strh	r3, [r7, #8]
 80027be:	893b      	ldrh	r3, [r7, #8]
 80027c0:	2b04      	cmp	r3, #4
 80027c2:	d9e9      	bls.n	8002798 <CMD_Judge+0xa0>
	datalength = *(rp1 + 7);
 80027c4:	4b37      	ldr	r3, [pc, #220]	@ (80028a4 <CMD_Judge+0x1ac>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	79da      	ldrb	r2, [r3, #7]
 80027ca:	4b3a      	ldr	r3, [pc, #232]	@ (80028b4 <CMD_Judge+0x1bc>)
 80027cc:	701a      	strb	r2, [r3, #0]
	for(time = 0;time < cmd_number;time++)
 80027ce:	2300      	movs	r3, #0
 80027d0:	817b      	strh	r3, [r7, #10]
 80027d2:	e01b      	b.n	800280c <CMD_Judge+0x114>
	{
		command = (*(rp1 + 5)<< 8) | *(rp1 + 6);
 80027d4:	4b33      	ldr	r3, [pc, #204]	@ (80028a4 <CMD_Judge+0x1ac>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	3305      	adds	r3, #5
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	b21b      	sxth	r3, r3
 80027de:	021b      	lsls	r3, r3, #8
 80027e0:	b21a      	sxth	r2, r3
 80027e2:	4b30      	ldr	r3, [pc, #192]	@ (80028a4 <CMD_Judge+0x1ac>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	3306      	adds	r3, #6
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	b21b      	sxth	r3, r3
 80027ec:	4313      	orrs	r3, r2
 80027ee:	b21b      	sxth	r3, r3
 80027f0:	b29a      	uxth	r2, r3
 80027f2:	4b31      	ldr	r3, [pc, #196]	@ (80028b8 <CMD_Judge+0x1c0>)
 80027f4:	801a      	strh	r2, [r3, #0]
		if(command == cmd[time])
 80027f6:	897b      	ldrh	r3, [r7, #10]
 80027f8:	4a30      	ldr	r2, [pc, #192]	@ (80028bc <CMD_Judge+0x1c4>)
 80027fa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80027fe:	4b2e      	ldr	r3, [pc, #184]	@ (80028b8 <CMD_Judge+0x1c0>)
 8002800:	881b      	ldrh	r3, [r3, #0]
 8002802:	429a      	cmp	r2, r3
 8002804:	d006      	beq.n	8002814 <CMD_Judge+0x11c>
	for(time = 0;time < cmd_number;time++)
 8002806:	897b      	ldrh	r3, [r7, #10]
 8002808:	3301      	adds	r3, #1
 800280a:	817b      	strh	r3, [r7, #10]
 800280c:	897b      	ldrh	r3, [r7, #10]
 800280e:	2b03      	cmp	r3, #3
 8002810:	d9e0      	bls.n	80027d4 <CMD_Judge+0xdc>
 8002812:	e000      	b.n	8002816 <CMD_Judge+0x11e>
			break;
 8002814:	bf00      	nop
	}
	checksum = (*(rp2 - 3) << 8) | *(rp2 - 2);
 8002816:	4b24      	ldr	r3, [pc, #144]	@ (80028a8 <CMD_Judge+0x1b0>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	3b03      	subs	r3, #3
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	b21b      	sxth	r3, r3
 8002820:	021b      	lsls	r3, r3, #8
 8002822:	b21a      	sxth	r2, r3
 8002824:	4b20      	ldr	r3, [pc, #128]	@ (80028a8 <CMD_Judge+0x1b0>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	3b02      	subs	r3, #2
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	b21b      	sxth	r3, r3
 800282e:	4313      	orrs	r3, r2
 8002830:	b21b      	sxth	r3, r3
 8002832:	80bb      	strh	r3, [r7, #4]
	rp3 = rp1 + 8;
 8002834:	4b1b      	ldr	r3, [pc, #108]	@ (80028a4 <CMD_Judge+0x1ac>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	3308      	adds	r3, #8
 800283a:	4a21      	ldr	r2, [pc, #132]	@ (80028c0 <CMD_Judge+0x1c8>)
 800283c:	6013      	str	r3, [r2, #0]
	SUM = Checksum(rp1 + 2, datalength + 6);
 800283e:	4b19      	ldr	r3, [pc, #100]	@ (80028a4 <CMD_Judge+0x1ac>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	3302      	adds	r3, #2
 8002844:	4a1b      	ldr	r2, [pc, #108]	@ (80028b4 <CMD_Judge+0x1bc>)
 8002846:	7812      	ldrb	r2, [r2, #0]
 8002848:	3206      	adds	r2, #6
 800284a:	b292      	uxth	r2, r2
 800284c:	4611      	mov	r1, r2
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff ff2e 	bl	80026b0 <Checksum>
 8002854:	4603      	mov	r3, r0
 8002856:	807b      	strh	r3, [r7, #2]
	if(rxcode != receivercode)
 8002858:	4b1a      	ldr	r3, [pc, #104]	@ (80028c4 <CMD_Judge+0x1cc>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	68fa      	ldr	r2, [r7, #12]
 800285e:	429a      	cmp	r2, r3
 8002860:	d001      	beq.n	8002866 <CMD_Judge+0x16e>
		return CODE_ERROE;
 8002862:	2301      	movs	r3, #1
 8002864:	e018      	b.n	8002898 <CMD_Judge+0x1a0>
	else if(datalength != rp2 - rp1 - 11)
 8002866:	4b13      	ldr	r3, [pc, #76]	@ (80028b4 <CMD_Judge+0x1bc>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	4619      	mov	r1, r3
 800286c:	4b0e      	ldr	r3, [pc, #56]	@ (80028a8 <CMD_Judge+0x1b0>)
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	4b0c      	ldr	r3, [pc, #48]	@ (80028a4 <CMD_Judge+0x1ac>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	3b0b      	subs	r3, #11
 8002878:	4299      	cmp	r1, r3
 800287a:	d001      	beq.n	8002880 <CMD_Judge+0x188>
		return LENGTH_ERROE;
 800287c:	2302      	movs	r3, #2
 800287e:	e00b      	b.n	8002898 <CMD_Judge+0x1a0>
	else if(time >= cmd_number)
 8002880:	897b      	ldrh	r3, [r7, #10]
 8002882:	2b03      	cmp	r3, #3
 8002884:	d901      	bls.n	800288a <CMD_Judge+0x192>
		return CMD_ERROR;
 8002886:	2303      	movs	r3, #3
 8002888:	e006      	b.n	8002898 <CMD_Judge+0x1a0>
	else if(checksum != SUM)
 800288a:	88ba      	ldrh	r2, [r7, #4]
 800288c:	887b      	ldrh	r3, [r7, #2]
 800288e:	429a      	cmp	r2, r3
 8002890:	d001      	beq.n	8002896 <CMD_Judge+0x19e>
		return CHECK_ERROR;
 8002892:	2304      	movs	r3, #4
 8002894:	e000      	b.n	8002898 <CMD_Judge+0x1a0>
	else
		return CMD_OK;
 8002896:	2300      	movs	r3, #0
}
 8002898:	4618      	mov	r0, r3
 800289a:	3710      	adds	r7, #16
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	20000010 	.word	0x20000010
 80028a4:	20000af4 	.word	0x20000af4
 80028a8:	20000af8 	.word	0x20000af8
 80028ac:	2000000c 	.word	0x2000000c
 80028b0:	20000336 	.word	0x20000336
 80028b4:	20000b00 	.word	0x20000b00
 80028b8:	20000af0 	.word	0x20000af0
 80028bc:	20000018 	.word	0x20000018
 80028c0:	20000afc 	.word	0x20000afc
 80028c4:	20000014 	.word	0x20000014

080028c8 <CMD_Execute>:

CMD_Status CMD_Execute(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
	if(command == cmd1)
 80028cc:	4b24      	ldr	r3, [pc, #144]	@ (8002960 <CMD_Execute+0x98>)
 80028ce:	881b      	ldrh	r3, [r3, #0]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d124      	bne.n	800291e <CMD_Execute+0x56>
	{
		if(datalength == 0x01 && *rp3 == 0x01)
 80028d4:	4b23      	ldr	r3, [pc, #140]	@ (8002964 <CMD_Execute+0x9c>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d10b      	bne.n	80028f4 <CMD_Execute+0x2c>
 80028dc:	4b22      	ldr	r3, [pc, #136]	@ (8002968 <CMD_Execute+0xa0>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d106      	bne.n	80028f4 <CMD_Execute+0x2c>
		{
			Sampling();
 80028e6:	f000 f843 	bl	8002970 <Sampling>
			sampling_ready = 0;
 80028ea:	4b20      	ldr	r3, [pc, #128]	@ (800296c <CMD_Execute+0xa4>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	801a      	strh	r2, [r3, #0]
			return CMD_OK;
 80028f0:	2300      	movs	r3, #0
 80028f2:	e032      	b.n	800295a <CMD_Execute+0x92>
		}
		else if(datalength == 0x01 && *rp3 == 0)
 80028f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002964 <CMD_Execute+0x9c>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d10e      	bne.n	800291a <CMD_Execute+0x52>
 80028fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002968 <CMD_Execute+0xa0>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d109      	bne.n	800291a <CMD_Execute+0x52>
		{
			Sampling();
 8002906:	f000 f833 	bl	8002970 <Sampling>
			HAL_Delay(100);
 800290a:	2064      	movs	r0, #100	@ 0x64
 800290c:	f000 fdb2 	bl	8003474 <HAL_Delay>
			sampling_ready = 1;
 8002910:	4b16      	ldr	r3, [pc, #88]	@ (800296c <CMD_Execute+0xa4>)
 8002912:	2201      	movs	r2, #1
 8002914:	801a      	strh	r2, [r3, #0]
			return CMD_OK;
 8002916:	2300      	movs	r3, #0
 8002918:	e01f      	b.n	800295a <CMD_Execute+0x92>
		}
		else
			return INVALID;
 800291a:	2305      	movs	r3, #5
 800291c:	e01d      	b.n	800295a <CMD_Execute+0x92>
	}
	else if(command == cmd3)
 800291e:	4b10      	ldr	r3, [pc, #64]	@ (8002960 <CMD_Execute+0x98>)
 8002920:	881b      	ldrh	r3, [r3, #0]
 8002922:	2b03      	cmp	r3, #3
 8002924:	d103      	bne.n	800292e <CMD_Execute+0x66>
	{
		Parameterset_query();
 8002926:	f000 f883 	bl	8002a30 <Parameterset_query>
		return CMD_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	e015      	b.n	800295a <CMD_Execute+0x92>
	}
	else if(command == cmd4)
 800292e:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <CMD_Execute+0x98>)
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	2b04      	cmp	r3, #4
 8002934:	d10e      	bne.n	8002954 <CMD_Execute+0x8c>
	{
		if(datalength != 0x01 || *rp3 != 0)
 8002936:	4b0b      	ldr	r3, [pc, #44]	@ (8002964 <CMD_Execute+0x9c>)
 8002938:	781b      	ldrb	r3, [r3, #0]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d104      	bne.n	8002948 <CMD_Execute+0x80>
 800293e:	4b0a      	ldr	r3, [pc, #40]	@ (8002968 <CMD_Execute+0xa0>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <CMD_Execute+0x84>
			return INVALID;
 8002948:	2305      	movs	r3, #5
 800294a:	e006      	b.n	800295a <CMD_Execute+0x92>
		else
		{
			Parameterset_query();
 800294c:	f000 f870 	bl	8002a30 <Parameterset_query>
			return CMD_OK;
 8002950:	2300      	movs	r3, #0
 8002952:	e002      	b.n	800295a <CMD_Execute+0x92>
		}
	}
	else
	{
		Send_time();
 8002954:	f000 fa5e 	bl	8002e14 <Send_time>
		return CMD_OK;
 8002958:	2300      	movs	r3, #0
	}
}
 800295a:	4618      	mov	r0, r3
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20000af0 	.word	0x20000af0
 8002964:	20000b00 	.word	0x20000b00
 8002968:	20000afc 	.word	0x20000afc
 800296c:	20000b02 	.word	0x20000b02

08002970 <Sampling>:

void Sampling(void) //
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
	uint16_t length =  rp2 - rp1 + 1;
 8002976:	4b28      	ldr	r3, [pc, #160]	@ (8002a18 <Sampling+0xa8>)
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	4b28      	ldr	r3, [pc, #160]	@ (8002a1c <Sampling+0xac>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	b29b      	uxth	r3, r3
 8002982:	3301      	adds	r3, #1
 8002984:	807b      	strh	r3, [r7, #2]
	uint16_t SUM;
	for(uint16_t i = 0;i < length;i++)
 8002986:	2300      	movs	r3, #0
 8002988:	80bb      	strh	r3, [r7, #4]
 800298a:	e033      	b.n	80029f4 <Sampling+0x84>
	{
		if(i == 5)
 800298c:	88bb      	ldrh	r3, [r7, #4]
 800298e:	2b05      	cmp	r3, #5
 8002990:	d104      	bne.n	800299c <Sampling+0x2c>
			tx_buffer[i] = 0x01;
 8002992:	88bb      	ldrh	r3, [r7, #4]
 8002994:	4a22      	ldr	r2, [pc, #136]	@ (8002a20 <Sampling+0xb0>)
 8002996:	2101      	movs	r1, #1
 8002998:	54d1      	strb	r1, [r2, r3]
 800299a:	e028      	b.n	80029ee <Sampling+0x7e>
		else if(i == length - 4)
 800299c:	88ba      	ldrh	r2, [r7, #4]
 800299e:	887b      	ldrh	r3, [r7, #2]
 80029a0:	3b04      	subs	r3, #4
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d110      	bne.n	80029c8 <Sampling+0x58>
		{
			SUM = Checksum(&tx_buffer[2], i - 2);
 80029a6:	88bb      	ldrh	r3, [r7, #4]
 80029a8:	3b02      	subs	r3, #2
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	4619      	mov	r1, r3
 80029ae:	481d      	ldr	r0, [pc, #116]	@ (8002a24 <Sampling+0xb4>)
 80029b0:	f7ff fe7e 	bl	80026b0 <Checksum>
 80029b4:	4603      	mov	r3, r0
 80029b6:	80fb      	strh	r3, [r7, #6]
			tx_buffer[i] = (SUM >> 8) & 0xFF;
 80029b8:	88fb      	ldrh	r3, [r7, #6]
 80029ba:	0a1b      	lsrs	r3, r3, #8
 80029bc:	b29a      	uxth	r2, r3
 80029be:	88bb      	ldrh	r3, [r7, #4]
 80029c0:	b2d1      	uxtb	r1, r2
 80029c2:	4a17      	ldr	r2, [pc, #92]	@ (8002a20 <Sampling+0xb0>)
 80029c4:	54d1      	strb	r1, [r2, r3]
 80029c6:	e012      	b.n	80029ee <Sampling+0x7e>
		}
		else if(i == length - 3)
 80029c8:	88ba      	ldrh	r2, [r7, #4]
 80029ca:	887b      	ldrh	r3, [r7, #2]
 80029cc:	3b03      	subs	r3, #3
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d105      	bne.n	80029de <Sampling+0x6e>
			tx_buffer[i] = SUM & 0xFF;
 80029d2:	88bb      	ldrh	r3, [r7, #4]
 80029d4:	88fa      	ldrh	r2, [r7, #6]
 80029d6:	b2d1      	uxtb	r1, r2
 80029d8:	4a11      	ldr	r2, [pc, #68]	@ (8002a20 <Sampling+0xb0>)
 80029da:	54d1      	strb	r1, [r2, r3]
 80029dc:	e007      	b.n	80029ee <Sampling+0x7e>
		else
			tx_buffer[i] = *(rp1 + i);
 80029de:	4b0f      	ldr	r3, [pc, #60]	@ (8002a1c <Sampling+0xac>)
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	88bb      	ldrh	r3, [r7, #4]
 80029e4:	441a      	add	r2, r3
 80029e6:	88bb      	ldrh	r3, [r7, #4]
 80029e8:	7811      	ldrb	r1, [r2, #0]
 80029ea:	4a0d      	ldr	r2, [pc, #52]	@ (8002a20 <Sampling+0xb0>)
 80029ec:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0;i < length;i++)
 80029ee:	88bb      	ldrh	r3, [r7, #4]
 80029f0:	3301      	adds	r3, #1
 80029f2:	80bb      	strh	r3, [r7, #4]
 80029f4:	88ba      	ldrh	r2, [r7, #4]
 80029f6:	887b      	ldrh	r3, [r7, #2]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d3c7      	bcc.n	800298c <Sampling+0x1c>
	}
	txstate = 1;
 80029fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002a28 <Sampling+0xb8>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart1, tx_buffer, length);
 8002a02:	887b      	ldrh	r3, [r7, #2]
 8002a04:	461a      	mov	r2, r3
 8002a06:	4906      	ldr	r1, [pc, #24]	@ (8002a20 <Sampling+0xb0>)
 8002a08:	4808      	ldr	r0, [pc, #32]	@ (8002a2c <Sampling+0xbc>)
 8002a0a:	f003 fe5d 	bl	80066c8 <HAL_UART_Transmit_DMA>
}
 8002a0e:	bf00      	nop
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	20000af8 	.word	0x20000af8
 8002a1c:	20000af4 	.word	0x20000af4
 8002a20:	200002b4 	.word	0x200002b4
 8002a24:	200002b6 	.word	0x200002b6
 8002a28:	20000b1a 	.word	0x20000b1a
 8002a2c:	200005c0 	.word	0x200005c0

08002a30 <Parameterset_query>:
    memmove(ptr + new_line_len, line_end, tail_len);
    memcpy(ptr, new_line, new_line_len);
}*/

void Parameterset_query(void) //
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
	uint16_t SUM;
	if(command == cmd3)
 8002a36:	4b3c      	ldr	r3, [pc, #240]	@ (8002b28 <Parameterset_query+0xf8>)
 8002a38:	881b      	ldrh	r3, [r3, #0]
 8002a3a:	2b03      	cmp	r3, #3
 8002a3c:	d142      	bne.n	8002ac4 <Parameterset_query+0x94>
	{
		PEAKTH = read_be16(rp3 + 3);
 8002a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b2c <Parameterset_query+0xfc>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	3303      	adds	r3, #3
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff fe1d 	bl	8002684 <read_be16>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	4b38      	ldr	r3, [pc, #224]	@ (8002b30 <Parameterset_query+0x100>)
 8002a50:	801a      	strh	r2, [r3, #0]
		ALMSTTH = read_be16(rp3 + 5);
 8002a52:	4b36      	ldr	r3, [pc, #216]	@ (8002b2c <Parameterset_query+0xfc>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	3305      	adds	r3, #5
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7ff fe13 	bl	8002684 <read_be16>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	461a      	mov	r2, r3
 8002a62:	4b34      	ldr	r3, [pc, #208]	@ (8002b34 <Parameterset_query+0x104>)
 8002a64:	801a      	strh	r2, [r3, #0]
		PKWND = read_be16(rp3 + 7);
 8002a66:	4b31      	ldr	r3, [pc, #196]	@ (8002b2c <Parameterset_query+0xfc>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	3307      	adds	r3, #7
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff fe09 	bl	8002684 <read_be16>
 8002a72:	4603      	mov	r3, r0
 8002a74:	461a      	mov	r2, r3
 8002a76:	4b30      	ldr	r3, [pc, #192]	@ (8002b38 <Parameterset_query+0x108>)
 8002a78:	801a      	strh	r2, [r3, #0]
		ASIC_CMD(0x01, PEAKTH);
 8002a7a:	4b2d      	ldr	r3, [pc, #180]	@ (8002b30 <Parameterset_query+0x100>)
 8002a7c:	881b      	ldrh	r3, [r3, #0]
 8002a7e:	4619      	mov	r1, r3
 8002a80:	2001      	movs	r0, #1
 8002a82:	f7ff fd17 	bl	80024b4 <ASIC_CMD>
		ASIC_CMD(0x02, ALMSTTH);
 8002a86:	4b2b      	ldr	r3, [pc, #172]	@ (8002b34 <Parameterset_query+0x104>)
 8002a88:	881b      	ldrh	r3, [r3, #0]
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	2002      	movs	r0, #2
 8002a8e:	f7ff fd11 	bl	80024b4 <ASIC_CMD>
		ASIC_CMD(0x04, PKWND);
 8002a92:	4b29      	ldr	r3, [pc, #164]	@ (8002b38 <Parameterset_query+0x108>)
 8002a94:	881b      	ldrh	r3, [r3, #0]
 8002a96:	4619      	mov	r1, r3
 8002a98:	2004      	movs	r0, #4
 8002a9a:	f7ff fd0b 	bl	80024b4 <ASIC_CMD>
			update_config_value(config_buf, "PKWND=", PKWND);
		}
		f_open(&fil, CONFIG_FILE, FA_OPEN_ALWAYS | FA_WRITE);
		f_write(&fil, config_buf, strlen(config_buf), &bytes_written);
		f_close(&fil);*/
		tx_buffer[rp3 - rp1 + 8] = 0x7E;
 8002a9e:	4b23      	ldr	r3, [pc, #140]	@ (8002b2c <Parameterset_query+0xfc>)
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	4b26      	ldr	r3, [pc, #152]	@ (8002b3c <Parameterset_query+0x10c>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	3308      	adds	r3, #8
 8002aaa:	4a25      	ldr	r2, [pc, #148]	@ (8002b40 <Parameterset_query+0x110>)
 8002aac:	217e      	movs	r1, #126	@ 0x7e
 8002aae:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 9] = 0xFE;
 8002ab0:	4b1e      	ldr	r3, [pc, #120]	@ (8002b2c <Parameterset_query+0xfc>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4b21      	ldr	r3, [pc, #132]	@ (8002b3c <Parameterset_query+0x10c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	3309      	adds	r3, #9
 8002abc:	4a20      	ldr	r2, [pc, #128]	@ (8002b40 <Parameterset_query+0x110>)
 8002abe:	21fe      	movs	r1, #254	@ 0xfe
 8002ac0:	54d1      	strb	r1, [r2, r3]
 8002ac2:	e02d      	b.n	8002b20 <Parameterset_query+0xf0>
	}
	else
	{
		ReadResult();
 8002ac4:	f7ff fd54 	bl	8002570 <ReadResult>
		tx_buffer[rp3 - rp1 + 6] = (firmware >> 8) & 0xFF;
 8002ac8:	4b1e      	ldr	r3, [pc, #120]	@ (8002b44 <Parameterset_query+0x114>)
 8002aca:	881b      	ldrh	r3, [r3, #0]
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	0a1b      	lsrs	r3, r3, #8
 8002ad0:	b299      	uxth	r1, r3
 8002ad2:	4b16      	ldr	r3, [pc, #88]	@ (8002b2c <Parameterset_query+0xfc>)
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	4b19      	ldr	r3, [pc, #100]	@ (8002b3c <Parameterset_query+0x10c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	3306      	adds	r3, #6
 8002ade:	b2c9      	uxtb	r1, r1
 8002ae0:	4a17      	ldr	r2, [pc, #92]	@ (8002b40 <Parameterset_query+0x110>)
 8002ae2:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 7] = firmware & 0xFF;
 8002ae4:	4b17      	ldr	r3, [pc, #92]	@ (8002b44 <Parameterset_query+0x114>)
 8002ae6:	881b      	ldrh	r3, [r3, #0]
 8002ae8:	b299      	uxth	r1, r3
 8002aea:	4b10      	ldr	r3, [pc, #64]	@ (8002b2c <Parameterset_query+0xfc>)
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	4b13      	ldr	r3, [pc, #76]	@ (8002b3c <Parameterset_query+0x10c>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	3307      	adds	r3, #7
 8002af6:	b2c9      	uxtb	r1, r1
 8002af8:	4a11      	ldr	r2, [pc, #68]	@ (8002b40 <Parameterset_query+0x110>)
 8002afa:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 10] = 0x7E;
 8002afc:	4b0b      	ldr	r3, [pc, #44]	@ (8002b2c <Parameterset_query+0xfc>)
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	4b0e      	ldr	r3, [pc, #56]	@ (8002b3c <Parameterset_query+0x10c>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	330a      	adds	r3, #10
 8002b08:	4a0d      	ldr	r2, [pc, #52]	@ (8002b40 <Parameterset_query+0x110>)
 8002b0a:	217e      	movs	r1, #126	@ 0x7e
 8002b0c:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 11] = 0xFE;
 8002b0e:	4b07      	ldr	r3, [pc, #28]	@ (8002b2c <Parameterset_query+0xfc>)
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	4b0a      	ldr	r3, [pc, #40]	@ (8002b3c <Parameterset_query+0x10c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	330b      	adds	r3, #11
 8002b1a:	4a09      	ldr	r2, [pc, #36]	@ (8002b40 <Parameterset_query+0x110>)
 8002b1c:	21fe      	movs	r1, #254	@ 0xfe
 8002b1e:	54d1      	strb	r1, [r2, r3]
	}
	for(uint16_t i = 0;i < rp3 - rp1 + 6;i++)
 8002b20:	2300      	movs	r3, #0
 8002b22:	81fb      	strh	r3, [r7, #14]
 8002b24:	e096      	b.n	8002c54 <Parameterset_query+0x224>
 8002b26:	bf00      	nop
 8002b28:	20000af0 	.word	0x20000af0
 8002b2c:	20000afc 	.word	0x20000afc
 8002b30:	20000004 	.word	0x20000004
 8002b34:	20000006 	.word	0x20000006
 8002b38:	20000008 	.word	0x20000008
 8002b3c:	20000af4 	.word	0x20000af4
 8002b40:	200002b4 	.word	0x200002b4
 8002b44:	20000020 	.word	0x20000020
	{
		if(i < rp3 - rp1)
 8002b48:	89fa      	ldrh	r2, [r7, #14]
 8002b4a:	4b6f      	ldr	r3, [pc, #444]	@ (8002d08 <Parameterset_query+0x2d8>)
 8002b4c:	6819      	ldr	r1, [r3, #0]
 8002b4e:	4b6f      	ldr	r3, [pc, #444]	@ (8002d0c <Parameterset_query+0x2dc>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	1acb      	subs	r3, r1, r3
 8002b54:	429a      	cmp	r2, r3
 8002b56:	da07      	bge.n	8002b68 <Parameterset_query+0x138>
			tx_buffer[i] = *(rp1 + i);
 8002b58:	4b6c      	ldr	r3, [pc, #432]	@ (8002d0c <Parameterset_query+0x2dc>)
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	89fb      	ldrh	r3, [r7, #14]
 8002b5e:	441a      	add	r2, r3
 8002b60:	89fb      	ldrh	r3, [r7, #14]
 8002b62:	7811      	ldrb	r1, [r2, #0]
 8002b64:	4a6a      	ldr	r2, [pc, #424]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002b66:	54d1      	strb	r1, [r2, r3]
		if(command == cmd3)
 8002b68:	4b6a      	ldr	r3, [pc, #424]	@ (8002d14 <Parameterset_query+0x2e4>)
 8002b6a:	881b      	ldrh	r3, [r3, #0]
 8002b6c:	2b03      	cmp	r3, #3
 8002b6e:	d115      	bne.n	8002b9c <Parameterset_query+0x16c>
		{
			if(i >= 2 && i <= 4)
 8002b70:	89fb      	ldrh	r3, [r7, #14]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d90b      	bls.n	8002b8e <Parameterset_query+0x15e>
 8002b76:	89fb      	ldrh	r3, [r7, #14]
 8002b78:	2b04      	cmp	r3, #4
 8002b7a:	d808      	bhi.n	8002b8e <Parameterset_query+0x15e>
				tx_buffer[i] = *(rp3 + i - 2);
 8002b7c:	4b62      	ldr	r3, [pc, #392]	@ (8002d08 <Parameterset_query+0x2d8>)
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	89fb      	ldrh	r3, [r7, #14]
 8002b82:	3b02      	subs	r3, #2
 8002b84:	441a      	add	r2, r3
 8002b86:	89fb      	ldrh	r3, [r7, #14]
 8002b88:	7811      	ldrb	r1, [r2, #0]
 8002b8a:	4a61      	ldr	r2, [pc, #388]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002b8c:	54d1      	strb	r1, [r2, r3]
			if(i == 7)
 8002b8e:	89fb      	ldrh	r3, [r7, #14]
 8002b90:	2b07      	cmp	r3, #7
 8002b92:	d103      	bne.n	8002b9c <Parameterset_query+0x16c>
				tx_buffer[i] = 0x06;
 8002b94:	89fb      	ldrh	r3, [r7, #14]
 8002b96:	4a5e      	ldr	r2, [pc, #376]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002b98:	2106      	movs	r1, #6
 8002b9a:	54d1      	strb	r1, [r2, r3]
		}
		if(command == cmd4 && i == 7)
 8002b9c:	4b5d      	ldr	r3, [pc, #372]	@ (8002d14 <Parameterset_query+0x2e4>)
 8002b9e:	881b      	ldrh	r3, [r3, #0]
 8002ba0:	2b04      	cmp	r3, #4
 8002ba2:	d106      	bne.n	8002bb2 <Parameterset_query+0x182>
 8002ba4:	89fb      	ldrh	r3, [r7, #14]
 8002ba6:	2b07      	cmp	r3, #7
 8002ba8:	d103      	bne.n	8002bb2 <Parameterset_query+0x182>
			tx_buffer[i] = 0x08;
 8002baa:	89fb      	ldrh	r3, [r7, #14]
 8002bac:	4a58      	ldr	r2, [pc, #352]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002bae:	2108      	movs	r1, #8
 8002bb0:	54d1      	strb	r1, [r2, r3]
		if(i == 5)
 8002bb2:	89fb      	ldrh	r3, [r7, #14]
 8002bb4:	2b05      	cmp	r3, #5
 8002bb6:	d103      	bne.n	8002bc0 <Parameterset_query+0x190>
			tx_buffer[i] = 0x01;
 8002bb8:	89fb      	ldrh	r3, [r7, #14]
 8002bba:	4a55      	ldr	r2, [pc, #340]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	54d1      	strb	r1, [r2, r3]
		if(i == rp3 - rp1)
 8002bc0:	89fa      	ldrh	r2, [r7, #14]
 8002bc2:	4b51      	ldr	r3, [pc, #324]	@ (8002d08 <Parameterset_query+0x2d8>)
 8002bc4:	6819      	ldr	r1, [r3, #0]
 8002bc6:	4b51      	ldr	r3, [pc, #324]	@ (8002d0c <Parameterset_query+0x2dc>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	1acb      	subs	r3, r1, r3
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d10e      	bne.n	8002bee <Parameterset_query+0x1be>
		{
			tx_buffer[i] = (PEAKTH >> 8) & 0xFF;
 8002bd0:	4b51      	ldr	r3, [pc, #324]	@ (8002d18 <Parameterset_query+0x2e8>)
 8002bd2:	881b      	ldrh	r3, [r3, #0]
 8002bd4:	0a1b      	lsrs	r3, r3, #8
 8002bd6:	b29a      	uxth	r2, r3
 8002bd8:	89fb      	ldrh	r3, [r7, #14]
 8002bda:	b2d1      	uxtb	r1, r2
 8002bdc:	4a4c      	ldr	r2, [pc, #304]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002bde:	54d1      	strb	r1, [r2, r3]
			tx_buffer[i + 1] = PEAKTH & 0xFF;
 8002be0:	4b4d      	ldr	r3, [pc, #308]	@ (8002d18 <Parameterset_query+0x2e8>)
 8002be2:	881a      	ldrh	r2, [r3, #0]
 8002be4:	89fb      	ldrh	r3, [r7, #14]
 8002be6:	3301      	adds	r3, #1
 8002be8:	b2d1      	uxtb	r1, r2
 8002bea:	4a49      	ldr	r2, [pc, #292]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002bec:	54d1      	strb	r1, [r2, r3]
		}
		if(i == rp3 - rp1 + 2)
 8002bee:	89fa      	ldrh	r2, [r7, #14]
 8002bf0:	4b45      	ldr	r3, [pc, #276]	@ (8002d08 <Parameterset_query+0x2d8>)
 8002bf2:	6819      	ldr	r1, [r3, #0]
 8002bf4:	4b45      	ldr	r3, [pc, #276]	@ (8002d0c <Parameterset_query+0x2dc>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	1acb      	subs	r3, r1, r3
 8002bfa:	3302      	adds	r3, #2
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d10e      	bne.n	8002c1e <Parameterset_query+0x1ee>
		{
			tx_buffer[i] = (ALMSTTH >> 8) & 0xFF;
 8002c00:	4b46      	ldr	r3, [pc, #280]	@ (8002d1c <Parameterset_query+0x2ec>)
 8002c02:	881b      	ldrh	r3, [r3, #0]
 8002c04:	0a1b      	lsrs	r3, r3, #8
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	89fb      	ldrh	r3, [r7, #14]
 8002c0a:	b2d1      	uxtb	r1, r2
 8002c0c:	4a40      	ldr	r2, [pc, #256]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002c0e:	54d1      	strb	r1, [r2, r3]
			tx_buffer[i + 1] = ALMSTTH & 0xFF;
 8002c10:	4b42      	ldr	r3, [pc, #264]	@ (8002d1c <Parameterset_query+0x2ec>)
 8002c12:	881a      	ldrh	r2, [r3, #0]
 8002c14:	89fb      	ldrh	r3, [r7, #14]
 8002c16:	3301      	adds	r3, #1
 8002c18:	b2d1      	uxtb	r1, r2
 8002c1a:	4a3d      	ldr	r2, [pc, #244]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002c1c:	54d1      	strb	r1, [r2, r3]
		}
		if(i == rp3 - rp1 + 4)
 8002c1e:	89fa      	ldrh	r2, [r7, #14]
 8002c20:	4b39      	ldr	r3, [pc, #228]	@ (8002d08 <Parameterset_query+0x2d8>)
 8002c22:	6819      	ldr	r1, [r3, #0]
 8002c24:	4b39      	ldr	r3, [pc, #228]	@ (8002d0c <Parameterset_query+0x2dc>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	1acb      	subs	r3, r1, r3
 8002c2a:	3304      	adds	r3, #4
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d10e      	bne.n	8002c4e <Parameterset_query+0x21e>
		{
			tx_buffer[i] = (PKWND >> 8) & 0xFF;
 8002c30:	4b3b      	ldr	r3, [pc, #236]	@ (8002d20 <Parameterset_query+0x2f0>)
 8002c32:	881b      	ldrh	r3, [r3, #0]
 8002c34:	0a1b      	lsrs	r3, r3, #8
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	89fb      	ldrh	r3, [r7, #14]
 8002c3a:	b2d1      	uxtb	r1, r2
 8002c3c:	4a34      	ldr	r2, [pc, #208]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002c3e:	54d1      	strb	r1, [r2, r3]
			tx_buffer[i + 1] = PKWND & 0xFF;
 8002c40:	4b37      	ldr	r3, [pc, #220]	@ (8002d20 <Parameterset_query+0x2f0>)
 8002c42:	881a      	ldrh	r2, [r3, #0]
 8002c44:	89fb      	ldrh	r3, [r7, #14]
 8002c46:	3301      	adds	r3, #1
 8002c48:	b2d1      	uxtb	r1, r2
 8002c4a:	4a31      	ldr	r2, [pc, #196]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002c4c:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0;i < rp3 - rp1 + 6;i++)
 8002c4e:	89fb      	ldrh	r3, [r7, #14]
 8002c50:	3301      	adds	r3, #1
 8002c52:	81fb      	strh	r3, [r7, #14]
 8002c54:	4b2c      	ldr	r3, [pc, #176]	@ (8002d08 <Parameterset_query+0x2d8>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	4b2c      	ldr	r3, [pc, #176]	@ (8002d0c <Parameterset_query+0x2dc>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	1d5a      	adds	r2, r3, #5
 8002c60:	89fb      	ldrh	r3, [r7, #14]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	f6bf af70 	bge.w	8002b48 <Parameterset_query+0x118>
		}
	}
	size_t txlen = 12 + tx_buffer[7];
 8002c68:	4b29      	ldr	r3, [pc, #164]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002c6a:	79db      	ldrb	r3, [r3, #7]
 8002c6c:	330c      	adds	r3, #12
 8002c6e:	60bb      	str	r3, [r7, #8]
	size_t checklength = 6 + tx_buffer[7];
 8002c70:	4b27      	ldr	r3, [pc, #156]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002c72:	79db      	ldrb	r3, [r3, #7]
 8002c74:	3306      	adds	r3, #6
 8002c76:	607b      	str	r3, [r7, #4]
	SUM = Checksum(&tx_buffer[2], checklength);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	4829      	ldr	r0, [pc, #164]	@ (8002d24 <Parameterset_query+0x2f4>)
 8002c80:	f7ff fd16 	bl	80026b0 <Checksum>
 8002c84:	4603      	mov	r3, r0
 8002c86:	807b      	strh	r3, [r7, #2]
	if(command == 3)
 8002c88:	4b22      	ldr	r3, [pc, #136]	@ (8002d14 <Parameterset_query+0x2e4>)
 8002c8a:	881b      	ldrh	r3, [r3, #0]
 8002c8c:	2b03      	cmp	r3, #3
 8002c8e:	d116      	bne.n	8002cbe <Parameterset_query+0x28e>
	{
		tx_buffer[rp3 - rp1 + 6] = (SUM >> 8) & 0xFF;
 8002c90:	887b      	ldrh	r3, [r7, #2]
 8002c92:	0a1b      	lsrs	r3, r3, #8
 8002c94:	b299      	uxth	r1, r3
 8002c96:	4b1c      	ldr	r3, [pc, #112]	@ (8002d08 <Parameterset_query+0x2d8>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8002d0c <Parameterset_query+0x2dc>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	3306      	adds	r3, #6
 8002ca2:	b2c9      	uxtb	r1, r1
 8002ca4:	4a1a      	ldr	r2, [pc, #104]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002ca6:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 7] = SUM & 0xFF;
 8002ca8:	4b17      	ldr	r3, [pc, #92]	@ (8002d08 <Parameterset_query+0x2d8>)
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	4b17      	ldr	r3, [pc, #92]	@ (8002d0c <Parameterset_query+0x2dc>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	3307      	adds	r3, #7
 8002cb4:	887a      	ldrh	r2, [r7, #2]
 8002cb6:	b2d1      	uxtb	r1, r2
 8002cb8:	4a15      	ldr	r2, [pc, #84]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002cba:	54d1      	strb	r1, [r2, r3]
 8002cbc:	e015      	b.n	8002cea <Parameterset_query+0x2ba>
	}
	else
	{
		tx_buffer[rp3 - rp1 + 8] = (SUM >> 8) & 0xFF;
 8002cbe:	887b      	ldrh	r3, [r7, #2]
 8002cc0:	0a1b      	lsrs	r3, r3, #8
 8002cc2:	b299      	uxth	r1, r3
 8002cc4:	4b10      	ldr	r3, [pc, #64]	@ (8002d08 <Parameterset_query+0x2d8>)
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	4b10      	ldr	r3, [pc, #64]	@ (8002d0c <Parameterset_query+0x2dc>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	3308      	adds	r3, #8
 8002cd0:	b2c9      	uxtb	r1, r1
 8002cd2:	4a0f      	ldr	r2, [pc, #60]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002cd4:	54d1      	strb	r1, [r2, r3]
		tx_buffer[rp3 - rp1 + 9] = SUM & 0xFF;
 8002cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8002d08 <Parameterset_query+0x2d8>)
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	4b0c      	ldr	r3, [pc, #48]	@ (8002d0c <Parameterset_query+0x2dc>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	3309      	adds	r3, #9
 8002ce2:	887a      	ldrh	r2, [r7, #2]
 8002ce4:	b2d1      	uxtb	r1, r2
 8002ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002ce8:	54d1      	strb	r1, [r2, r3]
	}
	txstate = 1;
 8002cea:	4b0f      	ldr	r3, [pc, #60]	@ (8002d28 <Parameterset_query+0x2f8>)
 8002cec:	2201      	movs	r2, #1
 8002cee:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart1, tx_buffer, txlen);
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	4906      	ldr	r1, [pc, #24]	@ (8002d10 <Parameterset_query+0x2e0>)
 8002cf8:	480c      	ldr	r0, [pc, #48]	@ (8002d2c <Parameterset_query+0x2fc>)
 8002cfa:	f003 fce5 	bl	80066c8 <HAL_UART_Transmit_DMA>
}
 8002cfe:	bf00      	nop
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	20000afc 	.word	0x20000afc
 8002d0c:	20000af4 	.word	0x20000af4
 8002d10:	200002b4 	.word	0x200002b4
 8002d14:	20000af0 	.word	0x20000af0
 8002d18:	20000004 	.word	0x20000004
 8002d1c:	20000006 	.word	0x20000006
 8002d20:	20000008 	.word	0x20000008
 8002d24:	200002b6 	.word	0x200002b6
 8002d28:	20000b1a 	.word	0x20000b1a
 8002d2c:	200005c0 	.word	0x200005c0

08002d30 <get_current_systick>:

uint64_t get_current_systick(void) // (s)
{
 8002d30:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
  uint32_t high1, low;
  do
  {
    high1 = (uint32_t)(high_counter >> 32);
 8002d38:	4b16      	ldr	r3, [pc, #88]	@ (8002d94 <get_current_systick+0x64>)
 8002d3a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002d3e:	f04f 0200 	mov.w	r2, #0
 8002d42:	f04f 0300 	mov.w	r3, #0
 8002d46:	464a      	mov	r2, r9
 8002d48:	2300      	movs	r3, #0
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	607b      	str	r3, [r7, #4]
    low = TIM2->CNT;
 8002d4e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d54:	603b      	str	r3, [r7, #0]
  } while (high1 != (uint32_t)(high_counter >> 32));
 8002d56:	4b0f      	ldr	r3, [pc, #60]	@ (8002d94 <get_current_systick+0x64>)
 8002d58:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002d5c:	f04f 0200 	mov.w	r2, #0
 8002d60:	f04f 0300 	mov.w	r3, #0
 8002d64:	464a      	mov	r2, r9
 8002d66:	2300      	movs	r3, #0
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d1e4      	bne.n	8002d38 <get_current_systick+0x8>
  return high_counter + low;
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	2200      	movs	r2, #0
 8002d72:	4618      	mov	r0, r3
 8002d74:	4611      	mov	r1, r2
 8002d76:	4b07      	ldr	r3, [pc, #28]	@ (8002d94 <get_current_systick+0x64>)
 8002d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7c:	1884      	adds	r4, r0, r2
 8002d7e:	eb41 0503 	adc.w	r5, r1, r3
 8002d82:	4622      	mov	r2, r4
 8002d84:	462b      	mov	r3, r5
}
 8002d86:	4610      	mov	r0, r2
 8002d88:	4619      	mov	r1, r3
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8002d92:	4770      	bx	lr
 8002d94:	20000b08 	.word	0x20000b08

08002d98 <set_base_time>:

void set_base_time(uint64_t timestamp) // 
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	e9c7 0100 	strd	r0, r1, [r7]
  base_timestamp = timestamp;
 8002da2:	4908      	ldr	r1, [pc, #32]	@ (8002dc4 <set_base_time+0x2c>)
 8002da4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002da8:	e9c1 2300 	strd	r2, r3, [r1]
  base_systick = get_current_systick();
 8002dac:	f7ff ffc0 	bl	8002d30 <get_current_systick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	460b      	mov	r3, r1
 8002db4:	4904      	ldr	r1, [pc, #16]	@ (8002dc8 <set_base_time+0x30>)
 8002db6:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002dba:	bf00      	nop
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	20000028 	.word	0x20000028
 8002dc8:	20000b10 	.word	0x20000b10

08002dcc <get_current_timestamp>:

uint64_t get_current_timestamp(void) // (s)
{
 8002dcc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002dd0:	b082      	sub	sp, #8
 8002dd2:	af00      	add	r7, sp, #0
  uint64_t current_systick = get_current_systick();
 8002dd4:	f7ff ffac 	bl	8002d30 <get_current_systick>
 8002dd8:	e9c7 0100 	strd	r0, r1, [r7]
  return base_timestamp + (current_systick - base_systick);
 8002ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8002e0c <get_current_timestamp+0x40>)
 8002dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002de2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002de6:	1a84      	subs	r4, r0, r2
 8002de8:	eb61 0503 	sbc.w	r5, r1, r3
 8002dec:	4b08      	ldr	r3, [pc, #32]	@ (8002e10 <get_current_timestamp+0x44>)
 8002dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df2:	eb14 0802 	adds.w	r8, r4, r2
 8002df6:	eb45 0903 	adc.w	r9, r5, r3
 8002dfa:	4642      	mov	r2, r8
 8002dfc:	464b      	mov	r3, r9
}
 8002dfe:	4610      	mov	r0, r2
 8002e00:	4619      	mov	r1, r3
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20000b10 	.word	0x20000b10
 8002e10:	20000028 	.word	0x20000028

08002e14 <Send_time>:

void Send_time(void) // 
{
 8002e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e18:	b08b      	sub	sp, #44	@ 0x2c
 8002e1a:	af00      	add	r7, sp, #0
	uint64_t timestamp = 0;
 8002e1c:	f04f 0200 	mov.w	r2, #0
 8002e20:	f04f 0300 	mov.w	r3, #0
 8002e24:	e9c7 2308 	strd	r2, r3, [r7, #32]
	for(uint16_t i = 0; i < 8;i++)
 8002e28:	2300      	movs	r3, #0
 8002e2a:	83fb      	strh	r3, [r7, #30]
 8002e2c:	e01b      	b.n	8002e66 <Send_time+0x52>
	timestamp = (timestamp << 8) | *(rp3 + i);
 8002e2e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e32:	f04f 0200 	mov.w	r2, #0
 8002e36:	f04f 0300 	mov.w	r3, #0
 8002e3a:	020b      	lsls	r3, r1, #8
 8002e3c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002e40:	0202      	lsls	r2, r0, #8
 8002e42:	4955      	ldr	r1, [pc, #340]	@ (8002f98 <Send_time+0x184>)
 8002e44:	6808      	ldr	r0, [r1, #0]
 8002e46:	8bf9      	ldrh	r1, [r7, #30]
 8002e48:	4401      	add	r1, r0
 8002e4a:	7809      	ldrb	r1, [r1, #0]
 8002e4c:	b2c9      	uxtb	r1, r1
 8002e4e:	2000      	movs	r0, #0
 8002e50:	4688      	mov	r8, r1
 8002e52:	4681      	mov	r9, r0
 8002e54:	ea42 0a08 	orr.w	sl, r2, r8
 8002e58:	ea43 0b09 	orr.w	fp, r3, r9
 8002e5c:	e9c7 ab08 	strd	sl, fp, [r7, #32]
	for(uint16_t i = 0; i < 8;i++)
 8002e60:	8bfb      	ldrh	r3, [r7, #30]
 8002e62:	3301      	adds	r3, #1
 8002e64:	83fb      	strh	r3, [r7, #30]
 8002e66:	8bfb      	ldrh	r3, [r7, #30]
 8002e68:	2b07      	cmp	r3, #7
 8002e6a:	d9e0      	bls.n	8002e2e <Send_time+0x1a>
	set_base_time(timestamp);
 8002e6c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e70:	f7ff ff92 	bl	8002d98 <set_base_time>
	uint64_t current_timestamp = get_current_timestamp();
 8002e74:	f7ff ffaa 	bl	8002dcc <get_current_timestamp>
 8002e78:	e9c7 0104 	strd	r0, r1, [r7, #16]
	for(uint16_t i = 0; i < 8;i++)
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	83bb      	strh	r3, [r7, #28]
 8002e80:	e01b      	b.n	8002eba <Send_time+0xa6>
	tx_buffer[i + 8] = (current_timestamp >> (56 - 8 * i)) & 0xFF;
 8002e82:	8bbb      	ldrh	r3, [r7, #28]
 8002e84:	f1c3 0307 	rsb	r3, r3, #7
 8002e88:	00d9      	lsls	r1, r3, #3
 8002e8a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002e8e:	f1c1 0620 	rsb	r6, r1, #32
 8002e92:	f1a1 0020 	sub.w	r0, r1, #32
 8002e96:	fa22 f401 	lsr.w	r4, r2, r1
 8002e9a:	fa03 f606 	lsl.w	r6, r3, r6
 8002e9e:	4334      	orrs	r4, r6
 8002ea0:	fa23 f000 	lsr.w	r0, r3, r0
 8002ea4:	4304      	orrs	r4, r0
 8002ea6:	fa23 f501 	lsr.w	r5, r3, r1
 8002eaa:	8bbb      	ldrh	r3, [r7, #28]
 8002eac:	3308      	adds	r3, #8
 8002eae:	b2e1      	uxtb	r1, r4
 8002eb0:	4a3a      	ldr	r2, [pc, #232]	@ (8002f9c <Send_time+0x188>)
 8002eb2:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i = 0; i < 8;i++)
 8002eb4:	8bbb      	ldrh	r3, [r7, #28]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	83bb      	strh	r3, [r7, #28]
 8002eba:	8bbb      	ldrh	r3, [r7, #28]
 8002ebc:	2b07      	cmp	r3, #7
 8002ebe:	d9e0      	bls.n	8002e82 <Send_time+0x6e>
	for(uint16_t j = 0;j < rp3 - rp1;j++)
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	837b      	strh	r3, [r7, #26]
 8002ec4:	e011      	b.n	8002eea <Send_time+0xd6>
	{
		tx_buffer[j] = *(rp1 + j);
 8002ec6:	4b36      	ldr	r3, [pc, #216]	@ (8002fa0 <Send_time+0x18c>)
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	8b7b      	ldrh	r3, [r7, #26]
 8002ecc:	441a      	add	r2, r3
 8002ece:	8b7b      	ldrh	r3, [r7, #26]
 8002ed0:	7811      	ldrb	r1, [r2, #0]
 8002ed2:	4a32      	ldr	r2, [pc, #200]	@ (8002f9c <Send_time+0x188>)
 8002ed4:	54d1      	strb	r1, [r2, r3]
		if(j == 5)
 8002ed6:	8b7b      	ldrh	r3, [r7, #26]
 8002ed8:	2b05      	cmp	r3, #5
 8002eda:	d103      	bne.n	8002ee4 <Send_time+0xd0>
			tx_buffer[j] = 0x01;
 8002edc:	8b7b      	ldrh	r3, [r7, #26]
 8002ede:	4a2f      	ldr	r2, [pc, #188]	@ (8002f9c <Send_time+0x188>)
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	54d1      	strb	r1, [r2, r3]
	for(uint16_t j = 0;j < rp3 - rp1;j++)
 8002ee4:	8b7b      	ldrh	r3, [r7, #26]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	837b      	strh	r3, [r7, #26]
 8002eea:	8b7a      	ldrh	r2, [r7, #26]
 8002eec:	4b2a      	ldr	r3, [pc, #168]	@ (8002f98 <Send_time+0x184>)
 8002eee:	6819      	ldr	r1, [r3, #0]
 8002ef0:	4b2b      	ldr	r3, [pc, #172]	@ (8002fa0 <Send_time+0x18c>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	1acb      	subs	r3, r1, r3
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	dbe5      	blt.n	8002ec6 <Send_time+0xb2>
	}
	size_t checklength = 6 + tx_buffer[7];
 8002efa:	4b28      	ldr	r3, [pc, #160]	@ (8002f9c <Send_time+0x188>)
 8002efc:	79db      	ldrb	r3, [r3, #7]
 8002efe:	3306      	adds	r3, #6
 8002f00:	60fb      	str	r3, [r7, #12]
	size_t txlen = 12 + tx_buffer[7];
 8002f02:	4b26      	ldr	r3, [pc, #152]	@ (8002f9c <Send_time+0x188>)
 8002f04:	79db      	ldrb	r3, [r3, #7]
 8002f06:	330c      	adds	r3, #12
 8002f08:	60bb      	str	r3, [r7, #8]
	uint16_t SUM = Checksum(&tx_buffer[2], checklength);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	4619      	mov	r1, r3
 8002f10:	4824      	ldr	r0, [pc, #144]	@ (8002fa4 <Send_time+0x190>)
 8002f12:	f7ff fbcd 	bl	80026b0 <Checksum>
 8002f16:	4603      	mov	r3, r0
 8002f18:	80fb      	strh	r3, [r7, #6]
	tx_buffer[rp3 - rp1 + 8] = (SUM >> 8) & 0xFF;
 8002f1a:	88fb      	ldrh	r3, [r7, #6]
 8002f1c:	0a1b      	lsrs	r3, r3, #8
 8002f1e:	b299      	uxth	r1, r3
 8002f20:	4b1d      	ldr	r3, [pc, #116]	@ (8002f98 <Send_time+0x184>)
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	4b1e      	ldr	r3, [pc, #120]	@ (8002fa0 <Send_time+0x18c>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	3308      	adds	r3, #8
 8002f2c:	b2c9      	uxtb	r1, r1
 8002f2e:	4a1b      	ldr	r2, [pc, #108]	@ (8002f9c <Send_time+0x188>)
 8002f30:	54d1      	strb	r1, [r2, r3]
	tx_buffer[rp3 - rp1 + 9] = SUM & 0xFF;
 8002f32:	4b19      	ldr	r3, [pc, #100]	@ (8002f98 <Send_time+0x184>)
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	4b1a      	ldr	r3, [pc, #104]	@ (8002fa0 <Send_time+0x18c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	3309      	adds	r3, #9
 8002f3e:	88fa      	ldrh	r2, [r7, #6]
 8002f40:	b2d1      	uxtb	r1, r2
 8002f42:	4a16      	ldr	r2, [pc, #88]	@ (8002f9c <Send_time+0x188>)
 8002f44:	54d1      	strb	r1, [r2, r3]
	uint16_t tail = TAIL;
 8002f46:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 8002f4a:	80bb      	strh	r3, [r7, #4]
	tx_buffer[rp3 - rp1 + 10] = (tail >> 8) & 0xFF;
 8002f4c:	88bb      	ldrh	r3, [r7, #4]
 8002f4e:	0a1b      	lsrs	r3, r3, #8
 8002f50:	b299      	uxth	r1, r3
 8002f52:	4b11      	ldr	r3, [pc, #68]	@ (8002f98 <Send_time+0x184>)
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	4b12      	ldr	r3, [pc, #72]	@ (8002fa0 <Send_time+0x18c>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	330a      	adds	r3, #10
 8002f5e:	b2c9      	uxtb	r1, r1
 8002f60:	4a0e      	ldr	r2, [pc, #56]	@ (8002f9c <Send_time+0x188>)
 8002f62:	54d1      	strb	r1, [r2, r3]
	tx_buffer[rp3 - rp1 + 11] = tail & 0xFF;
 8002f64:	4b0c      	ldr	r3, [pc, #48]	@ (8002f98 <Send_time+0x184>)
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa0 <Send_time+0x18c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	330b      	adds	r3, #11
 8002f70:	88ba      	ldrh	r2, [r7, #4]
 8002f72:	b2d1      	uxtb	r1, r2
 8002f74:	4a09      	ldr	r2, [pc, #36]	@ (8002f9c <Send_time+0x188>)
 8002f76:	54d1      	strb	r1, [r2, r3]
	txstate = 1;
 8002f78:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa8 <Send_time+0x194>)
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart1, tx_buffer, txlen);
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	461a      	mov	r2, r3
 8002f84:	4905      	ldr	r1, [pc, #20]	@ (8002f9c <Send_time+0x188>)
 8002f86:	4809      	ldr	r0, [pc, #36]	@ (8002fac <Send_time+0x198>)
 8002f88:	f003 fb9e 	bl	80066c8 <HAL_UART_Transmit_DMA>
}
 8002f8c:	bf00      	nop
 8002f8e:	372c      	adds	r7, #44	@ 0x2c
 8002f90:	46bd      	mov	sp, r7
 8002f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f96:	bf00      	nop
 8002f98:	20000afc 	.word	0x20000afc
 8002f9c:	200002b4 	.word	0x200002b4
 8002fa0:	20000af4 	.word	0x20000af4
 8002fa4:	200002b6 	.word	0x200002b6
 8002fa8:	20000b1a 	.word	0x20000b1a
 8002fac:	200005c0 	.word	0x200005c0

08002fb0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM6)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a0b      	ldr	r2, [pc, #44]	@ (8002fec <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d106      	bne.n	8002fd0 <HAL_TIM_PeriodElapsedCallback+0x20>
	  heartcount++;
 8002fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002fc4:	881b      	ldrh	r3, [r3, #0]
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	3301      	adds	r3, #1
 8002fca:	b29a      	uxth	r2, r3
 8002fcc:	4b08      	ldr	r3, [pc, #32]	@ (8002ff0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002fce:	801a      	strh	r2, [r3, #0]
  if(heartcount >= 6)
 8002fd0:	4b07      	ldr	r3, [pc, #28]	@ (8002ff0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002fd2:	881b      	ldrh	r3, [r3, #0]
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	2b05      	cmp	r3, #5
 8002fd8:	d904      	bls.n	8002fe4 <HAL_TIM_PeriodElapsedCallback+0x34>
  {
	  Sendheart();
 8002fda:	f000 f80b 	bl	8002ff4 <Sendheart>
	  heartcount = 0;
 8002fde:	4b04      	ldr	r3, [pc, #16]	@ (8002ff0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	801a      	strh	r2, [r3, #0]
  }
}
 8002fe4:	bf00      	nop
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40001000 	.word	0x40001000
 8002ff0:	20000b04 	.word	0x20000b04

08002ff4 <Sendheart>:

void Sendheart(void) //
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
	  uint16_t length = 14;
 8002ffa:	230e      	movs	r3, #14
 8002ffc:	80fb      	strh	r3, [r7, #6]
	  static uint8_t hearttx[14];
	  uint16_t head = HEAD;
 8002ffe:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8003002:	80bb      	strh	r3, [r7, #4]
	  uint16_t tail = TAIL;
 8003004:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 8003008:	807b      	strh	r3, [r7, #2]
	  hearttx[0] = (head >> 8) & 0xFF;
 800300a:	88bb      	ldrh	r3, [r7, #4]
 800300c:	0a1b      	lsrs	r3, r3, #8
 800300e:	b29b      	uxth	r3, r3
 8003010:	b2da      	uxtb	r2, r3
 8003012:	4b27      	ldr	r3, [pc, #156]	@ (80030b0 <Sendheart+0xbc>)
 8003014:	701a      	strb	r2, [r3, #0]
	  hearttx[1] = head & 0xFF;
 8003016:	88bb      	ldrh	r3, [r7, #4]
 8003018:	b2da      	uxtb	r2, r3
 800301a:	4b25      	ldr	r3, [pc, #148]	@ (80030b0 <Sendheart+0xbc>)
 800301c:	705a      	strb	r2, [r3, #1]
	  hearttx[2] = (receivercode >> 16) & 0xFF;
 800301e:	4b25      	ldr	r3, [pc, #148]	@ (80030b4 <Sendheart+0xc0>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	0c1b      	lsrs	r3, r3, #16
 8003024:	b2da      	uxtb	r2, r3
 8003026:	4b22      	ldr	r3, [pc, #136]	@ (80030b0 <Sendheart+0xbc>)
 8003028:	709a      	strb	r2, [r3, #2]
	  hearttx[3] = (receivercode >> 8) & 0xFF;
 800302a:	4b22      	ldr	r3, [pc, #136]	@ (80030b4 <Sendheart+0xc0>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	0a1b      	lsrs	r3, r3, #8
 8003030:	b2da      	uxtb	r2, r3
 8003032:	4b1f      	ldr	r3, [pc, #124]	@ (80030b0 <Sendheart+0xbc>)
 8003034:	70da      	strb	r2, [r3, #3]
	  hearttx[4] = receivercode & 0xFF;
 8003036:	4b1f      	ldr	r3, [pc, #124]	@ (80030b4 <Sendheart+0xc0>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	b2da      	uxtb	r2, r3
 800303c:	4b1c      	ldr	r3, [pc, #112]	@ (80030b0 <Sendheart+0xbc>)
 800303e:	711a      	strb	r2, [r3, #4]
	  hearttx[5] = 0x01;
 8003040:	4b1b      	ldr	r3, [pc, #108]	@ (80030b0 <Sendheart+0xbc>)
 8003042:	2201      	movs	r2, #1
 8003044:	715a      	strb	r2, [r3, #5]
	  hearttx[6] = 0x00;
 8003046:	4b1a      	ldr	r3, [pc, #104]	@ (80030b0 <Sendheart+0xbc>)
 8003048:	2200      	movs	r2, #0
 800304a:	719a      	strb	r2, [r3, #6]
	  hearttx[7] = 0x02;
 800304c:	4b18      	ldr	r3, [pc, #96]	@ (80030b0 <Sendheart+0xbc>)
 800304e:	2202      	movs	r2, #2
 8003050:	71da      	strb	r2, [r3, #7]
	  hearttx[8] = state;
 8003052:	4b19      	ldr	r3, [pc, #100]	@ (80030b8 <Sendheart+0xc4>)
 8003054:	781a      	ldrb	r2, [r3, #0]
 8003056:	4b16      	ldr	r3, [pc, #88]	@ (80030b0 <Sendheart+0xbc>)
 8003058:	721a      	strb	r2, [r3, #8]
	  hearttx[9] = sampling_ready;
 800305a:	4b18      	ldr	r3, [pc, #96]	@ (80030bc <Sendheart+0xc8>)
 800305c:	881b      	ldrh	r3, [r3, #0]
 800305e:	b29b      	uxth	r3, r3
 8003060:	b2da      	uxtb	r2, r3
 8003062:	4b13      	ldr	r3, [pc, #76]	@ (80030b0 <Sendheart+0xbc>)
 8003064:	725a      	strb	r2, [r3, #9]
	  uint16_t SUM = Checksum(&hearttx[2], 7);
 8003066:	2107      	movs	r1, #7
 8003068:	4815      	ldr	r0, [pc, #84]	@ (80030c0 <Sendheart+0xcc>)
 800306a:	f7ff fb21 	bl	80026b0 <Checksum>
 800306e:	4603      	mov	r3, r0
 8003070:	803b      	strh	r3, [r7, #0]
	  hearttx[10] = (SUM >> 8) & 0xFF;
 8003072:	883b      	ldrh	r3, [r7, #0]
 8003074:	0a1b      	lsrs	r3, r3, #8
 8003076:	b29b      	uxth	r3, r3
 8003078:	b2da      	uxtb	r2, r3
 800307a:	4b0d      	ldr	r3, [pc, #52]	@ (80030b0 <Sendheart+0xbc>)
 800307c:	729a      	strb	r2, [r3, #10]
	  hearttx[11] = SUM & 0xFF;
 800307e:	883b      	ldrh	r3, [r7, #0]
 8003080:	b2da      	uxtb	r2, r3
 8003082:	4b0b      	ldr	r3, [pc, #44]	@ (80030b0 <Sendheart+0xbc>)
 8003084:	72da      	strb	r2, [r3, #11]
	  hearttx[12] = (tail >> 8) & 0xFF;
 8003086:	887b      	ldrh	r3, [r7, #2]
 8003088:	0a1b      	lsrs	r3, r3, #8
 800308a:	b29b      	uxth	r3, r3
 800308c:	b2da      	uxtb	r2, r3
 800308e:	4b08      	ldr	r3, [pc, #32]	@ (80030b0 <Sendheart+0xbc>)
 8003090:	731a      	strb	r2, [r3, #12]
	  hearttx[13] = tail & 0xFF;
 8003092:	887b      	ldrh	r3, [r7, #2]
 8003094:	b2da      	uxtb	r2, r3
 8003096:	4b06      	ldr	r3, [pc, #24]	@ (80030b0 <Sendheart+0xbc>)
 8003098:	735a      	strb	r2, [r3, #13]
	  HAL_UART_Transmit_DMA(&huart1, hearttx, length);
 800309a:	88fb      	ldrh	r3, [r7, #6]
 800309c:	461a      	mov	r2, r3
 800309e:	4904      	ldr	r1, [pc, #16]	@ (80030b0 <Sendheart+0xbc>)
 80030a0:	4808      	ldr	r0, [pc, #32]	@ (80030c4 <Sendheart+0xd0>)
 80030a2:	f003 fb11 	bl	80066c8 <HAL_UART_Transmit_DMA>
}
 80030a6:	bf00      	nop
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	20000b1c 	.word	0x20000b1c
 80030b4:	20000014 	.word	0x20000014
 80030b8:	20000b18 	.word	0x20000b18
 80030bc:	20000b02 	.word	0x20000b02
 80030c0:	20000b1e 	.word	0x20000b1e
 80030c4:	200005c0 	.word	0x200005c0

080030c8 <Send_Data>:

void Send_Data(void) // 
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
	  ReadResult();
 80030ce:	f7ff fa4f 	bl	8002570 <ReadResult>
	  uint16_t length = 18;
 80030d2:	2312      	movs	r3, #18
 80030d4:	81bb      	strh	r3, [r7, #12]
	  static uint8_t datatx[18];
	  uint16_t head = HEAD;
 80030d6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80030da:	817b      	strh	r3, [r7, #10]
	  uint16_t tail = TAIL;
 80030dc:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 80030e0:	813b      	strh	r3, [r7, #8]
	  datatx[0] = (head >> 8) & 0xFF;
 80030e2:	897b      	ldrh	r3, [r7, #10]
 80030e4:	0a1b      	lsrs	r3, r3, #8
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	4b2e      	ldr	r3, [pc, #184]	@ (80031a4 <Send_Data+0xdc>)
 80030ec:	701a      	strb	r2, [r3, #0]
	  datatx[1] = head & 0xFF;
 80030ee:	897b      	ldrh	r3, [r7, #10]
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	4b2c      	ldr	r3, [pc, #176]	@ (80031a4 <Send_Data+0xdc>)
 80030f4:	705a      	strb	r2, [r3, #1]
	  datatx[2] = (receivercode >> 16) & 0xFF;
 80030f6:	4b2c      	ldr	r3, [pc, #176]	@ (80031a8 <Send_Data+0xe0>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	0c1b      	lsrs	r3, r3, #16
 80030fc:	b2da      	uxtb	r2, r3
 80030fe:	4b29      	ldr	r3, [pc, #164]	@ (80031a4 <Send_Data+0xdc>)
 8003100:	709a      	strb	r2, [r3, #2]
	  datatx[3] = (receivercode >> 8) & 0xFF;
 8003102:	4b29      	ldr	r3, [pc, #164]	@ (80031a8 <Send_Data+0xe0>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	0a1b      	lsrs	r3, r3, #8
 8003108:	b2da      	uxtb	r2, r3
 800310a:	4b26      	ldr	r3, [pc, #152]	@ (80031a4 <Send_Data+0xdc>)
 800310c:	70da      	strb	r2, [r3, #3]
	  datatx[4] = receivercode & 0xFF;
 800310e:	4b26      	ldr	r3, [pc, #152]	@ (80031a8 <Send_Data+0xe0>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	b2da      	uxtb	r2, r3
 8003114:	4b23      	ldr	r3, [pc, #140]	@ (80031a4 <Send_Data+0xdc>)
 8003116:	711a      	strb	r2, [r3, #4]
	  datatx[5] = 0x01;
 8003118:	4b22      	ldr	r3, [pc, #136]	@ (80031a4 <Send_Data+0xdc>)
 800311a:	2201      	movs	r2, #1
 800311c:	715a      	strb	r2, [r3, #5]
	  datatx[6] = 0x02;
 800311e:	4b21      	ldr	r3, [pc, #132]	@ (80031a4 <Send_Data+0xdc>)
 8003120:	2202      	movs	r2, #2
 8003122:	719a      	strb	r2, [r3, #6]
	  datatx[7] = 0x06;
 8003124:	4b1f      	ldr	r3, [pc, #124]	@ (80031a4 <Send_Data+0xdc>)
 8003126:	2206      	movs	r2, #6
 8003128:	71da      	strb	r2, [r3, #7]
	  for(uint16_t i = 0;i < 6;i++)
 800312a:	2300      	movs	r3, #0
 800312c:	81fb      	strh	r3, [r7, #14]
 800312e:	e009      	b.n	8003144 <Send_Data+0x7c>
		  datatx[i + 8] = result[i];
 8003130:	89fa      	ldrh	r2, [r7, #14]
 8003132:	89fb      	ldrh	r3, [r7, #14]
 8003134:	3308      	adds	r3, #8
 8003136:	491d      	ldr	r1, [pc, #116]	@ (80031ac <Send_Data+0xe4>)
 8003138:	5c89      	ldrb	r1, [r1, r2]
 800313a:	4a1a      	ldr	r2, [pc, #104]	@ (80031a4 <Send_Data+0xdc>)
 800313c:	54d1      	strb	r1, [r2, r3]
	  for(uint16_t i = 0;i < 6;i++)
 800313e:	89fb      	ldrh	r3, [r7, #14]
 8003140:	3301      	adds	r3, #1
 8003142:	81fb      	strh	r3, [r7, #14]
 8003144:	89fb      	ldrh	r3, [r7, #14]
 8003146:	2b05      	cmp	r3, #5
 8003148:	d9f2      	bls.n	8003130 <Send_Data+0x68>
	  uint16_t SUM = Checksum(&datatx[2], 12);
 800314a:	210c      	movs	r1, #12
 800314c:	4818      	ldr	r0, [pc, #96]	@ (80031b0 <Send_Data+0xe8>)
 800314e:	f7ff faaf 	bl	80026b0 <Checksum>
 8003152:	4603      	mov	r3, r0
 8003154:	80fb      	strh	r3, [r7, #6]
	  datatx[14] = (SUM >> 8) & 0xFF;
 8003156:	88fb      	ldrh	r3, [r7, #6]
 8003158:	0a1b      	lsrs	r3, r3, #8
 800315a:	b29b      	uxth	r3, r3
 800315c:	b2da      	uxtb	r2, r3
 800315e:	4b11      	ldr	r3, [pc, #68]	@ (80031a4 <Send_Data+0xdc>)
 8003160:	739a      	strb	r2, [r3, #14]
	  datatx[15] = SUM & 0xFF;
 8003162:	88fb      	ldrh	r3, [r7, #6]
 8003164:	b2da      	uxtb	r2, r3
 8003166:	4b0f      	ldr	r3, [pc, #60]	@ (80031a4 <Send_Data+0xdc>)
 8003168:	73da      	strb	r2, [r3, #15]
	  datatx[16] = (tail >> 8) & 0xFF;
 800316a:	893b      	ldrh	r3, [r7, #8]
 800316c:	0a1b      	lsrs	r3, r3, #8
 800316e:	b29b      	uxth	r3, r3
 8003170:	b2da      	uxtb	r2, r3
 8003172:	4b0c      	ldr	r3, [pc, #48]	@ (80031a4 <Send_Data+0xdc>)
 8003174:	741a      	strb	r2, [r3, #16]
	  datatx[17] = tail & 0xFF;
 8003176:	893b      	ldrh	r3, [r7, #8]
 8003178:	b2da      	uxtb	r2, r3
 800317a:	4b0a      	ldr	r3, [pc, #40]	@ (80031a4 <Send_Data+0xdc>)
 800317c:	745a      	strb	r2, [r3, #17]
	  if(sampling_ready == 1)
 800317e:	4b0d      	ldr	r3, [pc, #52]	@ (80031b4 <Send_Data+0xec>)
 8003180:	881b      	ldrh	r3, [r3, #0]
 8003182:	b29b      	uxth	r3, r3
 8003184:	2b01      	cmp	r3, #1
 8003186:	d109      	bne.n	800319c <Send_Data+0xd4>
	  {
		  HAL_UART_Transmit_DMA(&huart1, datatx, length);
 8003188:	89bb      	ldrh	r3, [r7, #12]
 800318a:	461a      	mov	r2, r3
 800318c:	4905      	ldr	r1, [pc, #20]	@ (80031a4 <Send_Data+0xdc>)
 800318e:	480a      	ldr	r0, [pc, #40]	@ (80031b8 <Send_Data+0xf0>)
 8003190:	f003 fa9a 	bl	80066c8 <HAL_UART_Transmit_DMA>
		  HAL_Delay(1000);
 8003194:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003198:	f000 f96c 	bl	8003474 <HAL_Delay>
	  }
}
 800319c:	bf00      	nop
 800319e:	3710      	adds	r7, #16
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	20000b2c 	.word	0x20000b2c
 80031a8:	20000014 	.word	0x20000014
 80031ac:	200006e8 	.word	0x200006e8
 80031b0:	20000b2e 	.word	0x20000b2e
 80031b4:	20000b02 	.word	0x20000b02
 80031b8:	200005c0 	.word	0x200005c0

080031bc <maintain_processing_buffer>:

void maintain_processing_buffer(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
	uint8_t *address = processing_buffer;
 80031c2:	4b17      	ldr	r3, [pc, #92]	@ (8003220 <maintain_processing_buffer+0x64>)
 80031c4:	607b      	str	r3, [r7, #4]
    if (wp - address > BUF_SIZE/2 && rp - address > BUF_SIZE/2)
 80031c6:	4b17      	ldr	r3, [pc, #92]	@ (8003224 <maintain_processing_buffer+0x68>)
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031d2:	dd21      	ble.n	8003218 <maintain_processing_buffer+0x5c>
 80031d4:	4b14      	ldr	r3, [pc, #80]	@ (8003228 <maintain_processing_buffer+0x6c>)
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031e0:	dd1a      	ble.n	8003218 <maintain_processing_buffer+0x5c>
    {
        uint16_t move_len = BUF_SIZE/2;
 80031e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80031e6:	807b      	strh	r3, [r7, #2]
  __ASM volatile ("cpsid i" : : : "memory");
 80031e8:	b672      	cpsid	i
}
 80031ea:	bf00      	nop
        __disable_irq();
        memmove(processing_buffer, &processing_buffer[BUF_SIZE/2], move_len);
 80031ec:	887b      	ldrh	r3, [r7, #2]
 80031ee:	461a      	mov	r2, r3
 80031f0:	490e      	ldr	r1, [pc, #56]	@ (800322c <maintain_processing_buffer+0x70>)
 80031f2:	480b      	ldr	r0, [pc, #44]	@ (8003220 <maintain_processing_buffer+0x64>)
 80031f4:	f006 f8e0 	bl	80093b8 <memmove>
        wp = wp - move_len;
 80031f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003224 <maintain_processing_buffer+0x68>)
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	887b      	ldrh	r3, [r7, #2]
 80031fe:	425b      	negs	r3, r3
 8003200:	4413      	add	r3, r2
 8003202:	4a08      	ldr	r2, [pc, #32]	@ (8003224 <maintain_processing_buffer+0x68>)
 8003204:	6013      	str	r3, [r2, #0]
        rp = rp - move_len;
 8003206:	4b08      	ldr	r3, [pc, #32]	@ (8003228 <maintain_processing_buffer+0x6c>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	887b      	ldrh	r3, [r7, #2]
 800320c:	425b      	negs	r3, r3
 800320e:	4413      	add	r3, r2
 8003210:	4a05      	ldr	r2, [pc, #20]	@ (8003228 <maintain_processing_buffer+0x6c>)
 8003212:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003214:	b662      	cpsie	i
}
 8003216:	bf00      	nop
        __enable_irq();
    }
}
 8003218:	bf00      	nop
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	200006f0 	.word	0x200006f0
 8003224:	2000000c 	.word	0x2000000c
 8003228:	20000010 	.word	0x20000010
 800322c:	200008f0 	.word	0x200008f0

08003230 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a08      	ldr	r2, [pc, #32]	@ (8003260 <HAL_UART_TxCpltCallback+0x30>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d107      	bne.n	8003252 <HAL_UART_TxCpltCallback+0x22>
	{
		if(txstate == 1)
 8003242:	4b08      	ldr	r3, [pc, #32]	@ (8003264 <HAL_UART_TxCpltCallback+0x34>)
 8003244:	881b      	ldrh	r3, [r3, #0]
 8003246:	b29b      	uxth	r3, r3
 8003248:	2b01      	cmp	r3, #1
 800324a:	d102      	bne.n	8003252 <HAL_UART_TxCpltCallback+0x22>
			txstate = 0;
 800324c:	4b05      	ldr	r3, [pc, #20]	@ (8003264 <HAL_UART_TxCpltCallback+0x34>)
 800324e:	2200      	movs	r2, #0
 8003250:	801a      	strh	r2, [r3, #0]
	}
}
 8003252:	bf00      	nop
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	40013800 	.word	0x40013800
 8003264:	20000b1a 	.word	0x20000b1a

08003268 <CMD_HANDLE_ERROR>:

void CMD_HANDLE_ERROR(CMD_Status state)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
	uint16_t head = HEAD;
 8003272:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8003276:	81fb      	strh	r3, [r7, #14]
	uint16_t tail = TAIL;
 8003278:	f647 63fe 	movw	r3, #32510	@ 0x7efe
 800327c:	81bb      	strh	r3, [r7, #12]
	tx_buffer[0] = (head >> 8) & 0xFF;
 800327e:	89fb      	ldrh	r3, [r7, #14]
 8003280:	0a1b      	lsrs	r3, r3, #8
 8003282:	b29b      	uxth	r3, r3
 8003284:	b2da      	uxtb	r2, r3
 8003286:	4b27      	ldr	r3, [pc, #156]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 8003288:	701a      	strb	r2, [r3, #0]
	tx_buffer[1] = head & 0xFF;
 800328a:	89fb      	ldrh	r3, [r7, #14]
 800328c:	b2da      	uxtb	r2, r3
 800328e:	4b25      	ldr	r3, [pc, #148]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 8003290:	705a      	strb	r2, [r3, #1]
	tx_buffer[2] = (receivercode >> 16) & 0xFF;
 8003292:	4b25      	ldr	r3, [pc, #148]	@ (8003328 <CMD_HANDLE_ERROR+0xc0>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	0c1b      	lsrs	r3, r3, #16
 8003298:	b2da      	uxtb	r2, r3
 800329a:	4b22      	ldr	r3, [pc, #136]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 800329c:	709a      	strb	r2, [r3, #2]
	tx_buffer[3] = (receivercode >> 8) & 0xFF;
 800329e:	4b22      	ldr	r3, [pc, #136]	@ (8003328 <CMD_HANDLE_ERROR+0xc0>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	0a1b      	lsrs	r3, r3, #8
 80032a4:	b2da      	uxtb	r2, r3
 80032a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 80032a8:	70da      	strb	r2, [r3, #3]
	tx_buffer[4] = receivercode & 0xFF;
 80032aa:	4b1f      	ldr	r3, [pc, #124]	@ (8003328 <CMD_HANDLE_ERROR+0xc0>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	4b1c      	ldr	r3, [pc, #112]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 80032b2:	711a      	strb	r2, [r3, #4]
	tx_buffer[5] = 0x00;
 80032b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	715a      	strb	r2, [r3, #5]
	tx_buffer[6] = 0xFF;
 80032ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 80032bc:	22ff      	movs	r2, #255	@ 0xff
 80032be:	719a      	strb	r2, [r3, #6]
	tx_buffer[7] = 0x02;
 80032c0:	4b18      	ldr	r3, [pc, #96]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 80032c2:	2202      	movs	r2, #2
 80032c4:	71da      	strb	r2, [r3, #7]
	tx_buffer[8] = 0;
 80032c6:	4b17      	ldr	r3, [pc, #92]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	721a      	strb	r2, [r3, #8]
	tx_buffer[9] = (uint8_t)state;
 80032cc:	4a15      	ldr	r2, [pc, #84]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 80032ce:	79fb      	ldrb	r3, [r7, #7]
 80032d0:	7253      	strb	r3, [r2, #9]
	uint16_t SUM = Checksum(&tx_buffer[2], 8);
 80032d2:	2108      	movs	r1, #8
 80032d4:	4815      	ldr	r0, [pc, #84]	@ (800332c <CMD_HANDLE_ERROR+0xc4>)
 80032d6:	f7ff f9eb 	bl	80026b0 <Checksum>
 80032da:	4603      	mov	r3, r0
 80032dc:	817b      	strh	r3, [r7, #10]
	tx_buffer[10] = (SUM >> 8) & 0xFF;
 80032de:	897b      	ldrh	r3, [r7, #10]
 80032e0:	0a1b      	lsrs	r3, r3, #8
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	b2da      	uxtb	r2, r3
 80032e6:	4b0f      	ldr	r3, [pc, #60]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 80032e8:	729a      	strb	r2, [r3, #10]
	tx_buffer[11] = SUM & 0xFF;
 80032ea:	897b      	ldrh	r3, [r7, #10]
 80032ec:	b2da      	uxtb	r2, r3
 80032ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 80032f0:	72da      	strb	r2, [r3, #11]
	tx_buffer[12] = (tail >> 8) & 0xFF;
 80032f2:	89bb      	ldrh	r3, [r7, #12]
 80032f4:	0a1b      	lsrs	r3, r3, #8
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	b2da      	uxtb	r2, r3
 80032fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 80032fc:	731a      	strb	r2, [r3, #12]
	tx_buffer[13] = tail & 0xFF;
 80032fe:	89bb      	ldrh	r3, [r7, #12]
 8003300:	b2da      	uxtb	r2, r3
 8003302:	4b08      	ldr	r3, [pc, #32]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 8003304:	735a      	strb	r2, [r3, #13]
	uint16_t length = 14;
 8003306:	230e      	movs	r3, #14
 8003308:	813b      	strh	r3, [r7, #8]
	txstate = 1;
 800330a:	4b09      	ldr	r3, [pc, #36]	@ (8003330 <CMD_HANDLE_ERROR+0xc8>)
 800330c:	2201      	movs	r2, #1
 800330e:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart1, tx_buffer, length);
 8003310:	893b      	ldrh	r3, [r7, #8]
 8003312:	461a      	mov	r2, r3
 8003314:	4903      	ldr	r1, [pc, #12]	@ (8003324 <CMD_HANDLE_ERROR+0xbc>)
 8003316:	4807      	ldr	r0, [pc, #28]	@ (8003334 <CMD_HANDLE_ERROR+0xcc>)
 8003318:	f003 f9d6 	bl	80066c8 <HAL_UART_Transmit_DMA>
}
 800331c:	bf00      	nop
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	200002b4 	.word	0x200002b4
 8003328:	20000014 	.word	0x20000014
 800332c:	200002b6 	.word	0x200002b6
 8003330:	20000b1a 	.word	0x20000b1a
 8003334:	200005c0 	.word	0x200005c0

08003338 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003338:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003370 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800333c:	f7fe fedc 	bl	80020f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003340:	480c      	ldr	r0, [pc, #48]	@ (8003374 <LoopForever+0x6>)
  ldr r1, =_edata
 8003342:	490d      	ldr	r1, [pc, #52]	@ (8003378 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003344:	4a0d      	ldr	r2, [pc, #52]	@ (800337c <LoopForever+0xe>)
  movs r3, #0
 8003346:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003348:	e002      	b.n	8003350 <LoopCopyDataInit>

0800334a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800334a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800334c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800334e:	3304      	adds	r3, #4

08003350 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003350:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003352:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003354:	d3f9      	bcc.n	800334a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003356:	4a0a      	ldr	r2, [pc, #40]	@ (8003380 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003358:	4c0a      	ldr	r4, [pc, #40]	@ (8003384 <LoopForever+0x16>)
  movs r3, #0
 800335a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800335c:	e001      	b.n	8003362 <LoopFillZerobss>

0800335e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800335e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003360:	3204      	adds	r2, #4

08003362 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003362:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003364:	d3fb      	bcc.n	800335e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003366:	f006 f8bb 	bl	80094e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800336a:	f7fd ff2b 	bl	80011c4 <main>

0800336e <LoopForever>:

LoopForever:
    b LoopForever
 800336e:	e7fe      	b.n	800336e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003370:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8003374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003378:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 800337c:	0800cc98 	.word	0x0800cc98
  ldr r2, =_sbss
 8003380:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8003384:	20000ca4 	.word	0x20000ca4

08003388 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003388:	e7fe      	b.n	8003388 <ADC1_IRQHandler>

0800338a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800338a:	b580      	push	{r7, lr}
 800338c:	b082      	sub	sp, #8
 800338e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003390:	2300      	movs	r3, #0
 8003392:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003394:	2003      	movs	r0, #3
 8003396:	f000 f961 	bl	800365c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800339a:	200f      	movs	r0, #15
 800339c:	f000 f80e 	bl	80033bc <HAL_InitTick>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d002      	beq.n	80033ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	71fb      	strb	r3, [r7, #7]
 80033aa:	e001      	b.n	80033b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80033ac:	f7fe fcd4 	bl	8001d58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80033b0:	79fb      	ldrb	r3, [r7, #7]
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
	...

080033bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80033c4:	2300      	movs	r3, #0
 80033c6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80033c8:	4b17      	ldr	r3, [pc, #92]	@ (8003428 <HAL_InitTick+0x6c>)
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d023      	beq.n	8003418 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80033d0:	4b16      	ldr	r3, [pc, #88]	@ (800342c <HAL_InitTick+0x70>)
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	4b14      	ldr	r3, [pc, #80]	@ (8003428 <HAL_InitTick+0x6c>)
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	4619      	mov	r1, r3
 80033da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033de:	fbb3 f3f1 	udiv	r3, r3, r1
 80033e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033e6:	4618      	mov	r0, r3
 80033e8:	f000 f96d 	bl	80036c6 <HAL_SYSTICK_Config>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10f      	bne.n	8003412 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2b0f      	cmp	r3, #15
 80033f6:	d809      	bhi.n	800340c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033f8:	2200      	movs	r2, #0
 80033fa:	6879      	ldr	r1, [r7, #4]
 80033fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003400:	f000 f937 	bl	8003672 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003404:	4a0a      	ldr	r2, [pc, #40]	@ (8003430 <HAL_InitTick+0x74>)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	e007      	b.n	800341c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	73fb      	strb	r3, [r7, #15]
 8003410:	e004      	b.n	800341c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	73fb      	strb	r3, [r7, #15]
 8003416:	e001      	b.n	800341c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800341c:	7bfb      	ldrb	r3, [r7, #15]
}
 800341e:	4618      	mov	r0, r3
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	20000034 	.word	0x20000034
 800342c:	20000000 	.word	0x20000000
 8003430:	20000030 	.word	0x20000030

08003434 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003438:	4b06      	ldr	r3, [pc, #24]	@ (8003454 <HAL_IncTick+0x20>)
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	461a      	mov	r2, r3
 800343e:	4b06      	ldr	r3, [pc, #24]	@ (8003458 <HAL_IncTick+0x24>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4413      	add	r3, r2
 8003444:	4a04      	ldr	r2, [pc, #16]	@ (8003458 <HAL_IncTick+0x24>)
 8003446:	6013      	str	r3, [r2, #0]
}
 8003448:	bf00      	nop
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	20000034 	.word	0x20000034
 8003458:	20000b40 	.word	0x20000b40

0800345c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800345c:	b480      	push	{r7}
 800345e:	af00      	add	r7, sp, #0
  return uwTick;
 8003460:	4b03      	ldr	r3, [pc, #12]	@ (8003470 <HAL_GetTick+0x14>)
 8003462:	681b      	ldr	r3, [r3, #0]
}
 8003464:	4618      	mov	r0, r3
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	20000b40 	.word	0x20000b40

08003474 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800347c:	f7ff ffee 	bl	800345c <HAL_GetTick>
 8003480:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348c:	d005      	beq.n	800349a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800348e:	4b0a      	ldr	r3, [pc, #40]	@ (80034b8 <HAL_Delay+0x44>)
 8003490:	781b      	ldrb	r3, [r3, #0]
 8003492:	461a      	mov	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4413      	add	r3, r2
 8003498:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800349a:	bf00      	nop
 800349c:	f7ff ffde 	bl	800345c <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	68fa      	ldr	r2, [r7, #12]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d8f7      	bhi.n	800349c <HAL_Delay+0x28>
  {
  }
}
 80034ac:	bf00      	nop
 80034ae:	bf00      	nop
 80034b0:	3710      	adds	r7, #16
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	20000034 	.word	0x20000034

080034bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003500 <__NVIC_SetPriorityGrouping+0x44>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034d2:	68ba      	ldr	r2, [r7, #8]
 80034d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034d8:	4013      	ands	r3, r2
 80034da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ee:	4a04      	ldr	r2, [pc, #16]	@ (8003500 <__NVIC_SetPriorityGrouping+0x44>)
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	60d3      	str	r3, [r2, #12]
}
 80034f4:	bf00      	nop
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	e000ed00 	.word	0xe000ed00

08003504 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003508:	4b04      	ldr	r3, [pc, #16]	@ (800351c <__NVIC_GetPriorityGrouping+0x18>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	0a1b      	lsrs	r3, r3, #8
 800350e:	f003 0307 	and.w	r3, r3, #7
}
 8003512:	4618      	mov	r0, r3
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800352a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352e:	2b00      	cmp	r3, #0
 8003530:	db0b      	blt.n	800354a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003532:	79fb      	ldrb	r3, [r7, #7]
 8003534:	f003 021f 	and.w	r2, r3, #31
 8003538:	4907      	ldr	r1, [pc, #28]	@ (8003558 <__NVIC_EnableIRQ+0x38>)
 800353a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353e:	095b      	lsrs	r3, r3, #5
 8003540:	2001      	movs	r0, #1
 8003542:	fa00 f202 	lsl.w	r2, r0, r2
 8003546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800354a:	bf00      	nop
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop
 8003558:	e000e100 	.word	0xe000e100

0800355c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	4603      	mov	r3, r0
 8003564:	6039      	str	r1, [r7, #0]
 8003566:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356c:	2b00      	cmp	r3, #0
 800356e:	db0a      	blt.n	8003586 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	b2da      	uxtb	r2, r3
 8003574:	490c      	ldr	r1, [pc, #48]	@ (80035a8 <__NVIC_SetPriority+0x4c>)
 8003576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357a:	0112      	lsls	r2, r2, #4
 800357c:	b2d2      	uxtb	r2, r2
 800357e:	440b      	add	r3, r1
 8003580:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003584:	e00a      	b.n	800359c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	b2da      	uxtb	r2, r3
 800358a:	4908      	ldr	r1, [pc, #32]	@ (80035ac <__NVIC_SetPriority+0x50>)
 800358c:	79fb      	ldrb	r3, [r7, #7]
 800358e:	f003 030f 	and.w	r3, r3, #15
 8003592:	3b04      	subs	r3, #4
 8003594:	0112      	lsls	r2, r2, #4
 8003596:	b2d2      	uxtb	r2, r2
 8003598:	440b      	add	r3, r1
 800359a:	761a      	strb	r2, [r3, #24]
}
 800359c:	bf00      	nop
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr
 80035a8:	e000e100 	.word	0xe000e100
 80035ac:	e000ed00 	.word	0xe000ed00

080035b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b089      	sub	sp, #36	@ 0x24
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f003 0307 	and.w	r3, r3, #7
 80035c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f1c3 0307 	rsb	r3, r3, #7
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	bf28      	it	cs
 80035ce:	2304      	movcs	r3, #4
 80035d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	3304      	adds	r3, #4
 80035d6:	2b06      	cmp	r3, #6
 80035d8:	d902      	bls.n	80035e0 <NVIC_EncodePriority+0x30>
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	3b03      	subs	r3, #3
 80035de:	e000      	b.n	80035e2 <NVIC_EncodePriority+0x32>
 80035e0:	2300      	movs	r3, #0
 80035e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e4:	f04f 32ff 	mov.w	r2, #4294967295
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	fa02 f303 	lsl.w	r3, r2, r3
 80035ee:	43da      	mvns	r2, r3
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	401a      	ands	r2, r3
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035f8:	f04f 31ff 	mov.w	r1, #4294967295
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003602:	43d9      	mvns	r1, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003608:	4313      	orrs	r3, r2
         );
}
 800360a:	4618      	mov	r0, r3
 800360c:	3724      	adds	r7, #36	@ 0x24
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
	...

08003618 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3b01      	subs	r3, #1
 8003624:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003628:	d301      	bcc.n	800362e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800362a:	2301      	movs	r3, #1
 800362c:	e00f      	b.n	800364e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800362e:	4a0a      	ldr	r2, [pc, #40]	@ (8003658 <SysTick_Config+0x40>)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3b01      	subs	r3, #1
 8003634:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003636:	210f      	movs	r1, #15
 8003638:	f04f 30ff 	mov.w	r0, #4294967295
 800363c:	f7ff ff8e 	bl	800355c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003640:	4b05      	ldr	r3, [pc, #20]	@ (8003658 <SysTick_Config+0x40>)
 8003642:	2200      	movs	r2, #0
 8003644:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003646:	4b04      	ldr	r3, [pc, #16]	@ (8003658 <SysTick_Config+0x40>)
 8003648:	2207      	movs	r2, #7
 800364a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	e000e010 	.word	0xe000e010

0800365c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f7ff ff29 	bl	80034bc <__NVIC_SetPriorityGrouping>
}
 800366a:	bf00      	nop
 800366c:	3708      	adds	r7, #8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b086      	sub	sp, #24
 8003676:	af00      	add	r7, sp, #0
 8003678:	4603      	mov	r3, r0
 800367a:	60b9      	str	r1, [r7, #8]
 800367c:	607a      	str	r2, [r7, #4]
 800367e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003680:	2300      	movs	r3, #0
 8003682:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003684:	f7ff ff3e 	bl	8003504 <__NVIC_GetPriorityGrouping>
 8003688:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	68b9      	ldr	r1, [r7, #8]
 800368e:	6978      	ldr	r0, [r7, #20]
 8003690:	f7ff ff8e 	bl	80035b0 <NVIC_EncodePriority>
 8003694:	4602      	mov	r2, r0
 8003696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800369a:	4611      	mov	r1, r2
 800369c:	4618      	mov	r0, r3
 800369e:	f7ff ff5d 	bl	800355c <__NVIC_SetPriority>
}
 80036a2:	bf00      	nop
 80036a4:	3718      	adds	r7, #24
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036aa:	b580      	push	{r7, lr}
 80036ac:	b082      	sub	sp, #8
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	4603      	mov	r3, r0
 80036b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7ff ff31 	bl	8003520 <__NVIC_EnableIRQ>
}
 80036be:	bf00      	nop
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b082      	sub	sp, #8
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f7ff ffa2 	bl	8003618 <SysTick_Config>
 80036d4:	4603      	mov	r3, r0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3708      	adds	r7, #8
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80036e2:	f000 f802 	bl	80036ea <HAL_SYSTICK_Callback>
}
 80036e6:	bf00      	nop
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80036ea:	b480      	push	{r7}
 80036ec:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80036ee:	bf00      	nop
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e098      	b.n	800383c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	461a      	mov	r2, r3
 8003710:	4b4d      	ldr	r3, [pc, #308]	@ (8003848 <HAL_DMA_Init+0x150>)
 8003712:	429a      	cmp	r2, r3
 8003714:	d80f      	bhi.n	8003736 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	461a      	mov	r2, r3
 800371c:	4b4b      	ldr	r3, [pc, #300]	@ (800384c <HAL_DMA_Init+0x154>)
 800371e:	4413      	add	r3, r2
 8003720:	4a4b      	ldr	r2, [pc, #300]	@ (8003850 <HAL_DMA_Init+0x158>)
 8003722:	fba2 2303 	umull	r2, r3, r2, r3
 8003726:	091b      	lsrs	r3, r3, #4
 8003728:	009a      	lsls	r2, r3, #2
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a48      	ldr	r2, [pc, #288]	@ (8003854 <HAL_DMA_Init+0x15c>)
 8003732:	641a      	str	r2, [r3, #64]	@ 0x40
 8003734:	e00e      	b.n	8003754 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	461a      	mov	r2, r3
 800373c:	4b46      	ldr	r3, [pc, #280]	@ (8003858 <HAL_DMA_Init+0x160>)
 800373e:	4413      	add	r3, r2
 8003740:	4a43      	ldr	r2, [pc, #268]	@ (8003850 <HAL_DMA_Init+0x158>)
 8003742:	fba2 2303 	umull	r2, r3, r2, r3
 8003746:	091b      	lsrs	r3, r3, #4
 8003748:	009a      	lsls	r2, r3, #2
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a42      	ldr	r2, [pc, #264]	@ (800385c <HAL_DMA_Init+0x164>)
 8003752:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2202      	movs	r2, #2
 8003758:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800376a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800376e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003778:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003784:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003790:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	4313      	orrs	r3, r2
 800379c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037ae:	d039      	beq.n	8003824 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b4:	4a27      	ldr	r2, [pc, #156]	@ (8003854 <HAL_DMA_Init+0x15c>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d11a      	bne.n	80037f0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80037ba:	4b29      	ldr	r3, [pc, #164]	@ (8003860 <HAL_DMA_Init+0x168>)
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c2:	f003 031c 	and.w	r3, r3, #28
 80037c6:	210f      	movs	r1, #15
 80037c8:	fa01 f303 	lsl.w	r3, r1, r3
 80037cc:	43db      	mvns	r3, r3
 80037ce:	4924      	ldr	r1, [pc, #144]	@ (8003860 <HAL_DMA_Init+0x168>)
 80037d0:	4013      	ands	r3, r2
 80037d2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80037d4:	4b22      	ldr	r3, [pc, #136]	@ (8003860 <HAL_DMA_Init+0x168>)
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6859      	ldr	r1, [r3, #4]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e0:	f003 031c 	and.w	r3, r3, #28
 80037e4:	fa01 f303 	lsl.w	r3, r1, r3
 80037e8:	491d      	ldr	r1, [pc, #116]	@ (8003860 <HAL_DMA_Init+0x168>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	600b      	str	r3, [r1, #0]
 80037ee:	e019      	b.n	8003824 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80037f0:	4b1c      	ldr	r3, [pc, #112]	@ (8003864 <HAL_DMA_Init+0x16c>)
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f8:	f003 031c 	and.w	r3, r3, #28
 80037fc:	210f      	movs	r1, #15
 80037fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003802:	43db      	mvns	r3, r3
 8003804:	4917      	ldr	r1, [pc, #92]	@ (8003864 <HAL_DMA_Init+0x16c>)
 8003806:	4013      	ands	r3, r2
 8003808:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800380a:	4b16      	ldr	r3, [pc, #88]	@ (8003864 <HAL_DMA_Init+0x16c>)
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6859      	ldr	r1, [r3, #4]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003816:	f003 031c 	and.w	r3, r3, #28
 800381a:	fa01 f303 	lsl.w	r3, r1, r3
 800381e:	4911      	ldr	r1, [pc, #68]	@ (8003864 <HAL_DMA_Init+0x16c>)
 8003820:	4313      	orrs	r3, r2
 8003822:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	3714      	adds	r7, #20
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr
 8003848:	40020407 	.word	0x40020407
 800384c:	bffdfff8 	.word	0xbffdfff8
 8003850:	cccccccd 	.word	0xcccccccd
 8003854:	40020000 	.word	0x40020000
 8003858:	bffdfbf8 	.word	0xbffdfbf8
 800385c:	40020400 	.word	0x40020400
 8003860:	400200a8 	.word	0x400200a8
 8003864:	400204a8 	.word	0x400204a8

08003868 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
 8003874:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003876:	2300      	movs	r3, #0
 8003878:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003880:	2b01      	cmp	r3, #1
 8003882:	d101      	bne.n	8003888 <HAL_DMA_Start_IT+0x20>
 8003884:	2302      	movs	r3, #2
 8003886:	e04b      	b.n	8003920 <HAL_DMA_Start_IT+0xb8>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2b01      	cmp	r3, #1
 800389a:	d13a      	bne.n	8003912 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2202      	movs	r2, #2
 80038a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f022 0201 	bic.w	r2, r2, #1
 80038b8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	68b9      	ldr	r1, [r7, #8]
 80038c0:	68f8      	ldr	r0, [r7, #12]
 80038c2:	f000 f96b 	bl	8003b9c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d008      	beq.n	80038e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f042 020e 	orr.w	r2, r2, #14
 80038dc:	601a      	str	r2, [r3, #0]
 80038de:	e00f      	b.n	8003900 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0204 	bic.w	r2, r2, #4
 80038ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f042 020a 	orr.w	r2, r2, #10
 80038fe:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0201 	orr.w	r2, r2, #1
 800390e:	601a      	str	r2, [r3, #0]
 8003910:	e005      	b.n	800391e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800391a:	2302      	movs	r3, #2
 800391c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800391e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003920:	4618      	mov	r0, r3
 8003922:	3718      	adds	r7, #24
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003928:	b480      	push	{r7}
 800392a:	b085      	sub	sp, #20
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003930:	2300      	movs	r3, #0
 8003932:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800393a:	b2db      	uxtb	r3, r3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d008      	beq.n	8003952 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2204      	movs	r2, #4
 8003944:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e022      	b.n	8003998 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f022 020e 	bic.w	r2, r2, #14
 8003960:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f022 0201 	bic.w	r2, r2, #1
 8003970:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003976:	f003 021c 	and.w	r2, r3, #28
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397e:	2101      	movs	r1, #1
 8003980:	fa01 f202 	lsl.w	r2, r1, r2
 8003984:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003996:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003998:	4618      	mov	r0, r3
 800399a:	3714      	adds	r7, #20
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039ac:	2300      	movs	r3, #0
 80039ae:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d005      	beq.n	80039c8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2204      	movs	r2, #4
 80039c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	73fb      	strb	r3, [r7, #15]
 80039c6:	e029      	b.n	8003a1c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f022 020e 	bic.w	r2, r2, #14
 80039d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 0201 	bic.w	r2, r2, #1
 80039e6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ec:	f003 021c 	and.w	r2, r3, #28
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f4:	2101      	movs	r1, #1
 80039f6:	fa01 f202 	lsl.w	r2, r1, r2
 80039fa:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d003      	beq.n	8003a1c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	4798      	blx	r3
    }
  }
  return status;
 8003a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3710      	adds	r7, #16
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}

08003a26 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b084      	sub	sp, #16
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a42:	f003 031c 	and.w	r3, r3, #28
 8003a46:	2204      	movs	r2, #4
 8003a48:	409a      	lsls	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d026      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x7a>
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d021      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0320 	and.w	r3, r3, #32
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d107      	bne.n	8003a7a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 0204 	bic.w	r2, r2, #4
 8003a78:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a7e:	f003 021c 	and.w	r2, r3, #28
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a86:	2104      	movs	r1, #4
 8003a88:	fa01 f202 	lsl.w	r2, r1, r2
 8003a8c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d071      	beq.n	8003b7a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003a9e:	e06c      	b.n	8003b7a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aa4:	f003 031c 	and.w	r3, r3, #28
 8003aa8:	2202      	movs	r2, #2
 8003aaa:	409a      	lsls	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d02e      	beq.n	8003b12 <HAL_DMA_IRQHandler+0xec>
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d029      	beq.n	8003b12 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0320 	and.w	r3, r3, #32
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10b      	bne.n	8003ae4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f022 020a 	bic.w	r2, r2, #10
 8003ada:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ae8:	f003 021c 	and.w	r2, r3, #28
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af0:	2102      	movs	r1, #2
 8003af2:	fa01 f202 	lsl.w	r2, r1, r2
 8003af6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d038      	beq.n	8003b7a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003b10:	e033      	b.n	8003b7a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b16:	f003 031c 	and.w	r3, r3, #28
 8003b1a:	2208      	movs	r2, #8
 8003b1c:	409a      	lsls	r2, r3
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	4013      	ands	r3, r2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d02a      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x156>
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	f003 0308 	and.w	r3, r3, #8
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d025      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 020e 	bic.w	r2, r2, #14
 8003b3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b44:	f003 021c 	and.w	r2, r3, #28
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b52:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d004      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003b7a:	bf00      	nop
 8003b7c:	bf00      	nop
}
 8003b7e:	3710      	adds	r7, #16
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
 8003ba8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bae:	f003 021c 	and.w	r2, r3, #28
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	2101      	movs	r1, #1
 8003bb8:	fa01 f202 	lsl.w	r2, r1, r2
 8003bbc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	2b10      	cmp	r3, #16
 8003bcc:	d108      	bne.n	8003be0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68ba      	ldr	r2, [r7, #8]
 8003bdc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003bde:	e007      	b.n	8003bf0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68ba      	ldr	r2, [r7, #8]
 8003be6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	60da      	str	r2, [r3, #12]
}
 8003bf0:	bf00      	nop
 8003bf2:	3714      	adds	r7, #20
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b087      	sub	sp, #28
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c06:	2300      	movs	r3, #0
 8003c08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c0a:	e154      	b.n	8003eb6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	2101      	movs	r1, #1
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	fa01 f303 	lsl.w	r3, r1, r3
 8003c18:	4013      	ands	r3, r2
 8003c1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 8146 	beq.w	8003eb0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f003 0303 	and.w	r3, r3, #3
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d005      	beq.n	8003c3c <HAL_GPIO_Init+0x40>
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f003 0303 	and.w	r3, r3, #3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d130      	bne.n	8003c9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	2203      	movs	r2, #3
 8003c48:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4c:	43db      	mvns	r3, r3
 8003c4e:	693a      	ldr	r2, [r7, #16]
 8003c50:	4013      	ands	r3, r2
 8003c52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	68da      	ldr	r2, [r3, #12]
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	005b      	lsls	r3, r3, #1
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	693a      	ldr	r2, [r7, #16]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	693a      	ldr	r2, [r7, #16]
 8003c6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c72:	2201      	movs	r2, #1
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	4013      	ands	r3, r2
 8003c80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	091b      	lsrs	r3, r3, #4
 8003c88:	f003 0201 	and.w	r2, r3, #1
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	693a      	ldr	r2, [r7, #16]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f003 0303 	and.w	r3, r3, #3
 8003ca6:	2b03      	cmp	r3, #3
 8003ca8:	d017      	beq.n	8003cda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	2203      	movs	r2, #3
 8003cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cba:	43db      	mvns	r3, r3
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	689a      	ldr	r2, [r3, #8]
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	fa02 f303 	lsl.w	r3, r2, r3
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	693a      	ldr	r2, [r7, #16]
 8003cd8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d123      	bne.n	8003d2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	08da      	lsrs	r2, r3, #3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	3208      	adds	r2, #8
 8003cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cf2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	f003 0307 	and.w	r3, r3, #7
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	220f      	movs	r2, #15
 8003cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003d02:	43db      	mvns	r3, r3
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	4013      	ands	r3, r2
 8003d08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	691a      	ldr	r2, [r3, #16]
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f003 0307 	and.w	r3, r3, #7
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1a:	693a      	ldr	r2, [r7, #16]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	08da      	lsrs	r2, r3, #3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	3208      	adds	r2, #8
 8003d28:	6939      	ldr	r1, [r7, #16]
 8003d2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	005b      	lsls	r3, r3, #1
 8003d38:	2203      	movs	r2, #3
 8003d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3e:	43db      	mvns	r3, r3
 8003d40:	693a      	ldr	r2, [r7, #16]
 8003d42:	4013      	ands	r3, r2
 8003d44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f003 0203 	and.w	r2, r3, #3
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	fa02 f303 	lsl.w	r3, r2, r3
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	693a      	ldr	r2, [r7, #16]
 8003d60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f000 80a0 	beq.w	8003eb0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d70:	4b58      	ldr	r3, [pc, #352]	@ (8003ed4 <HAL_GPIO_Init+0x2d8>)
 8003d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d74:	4a57      	ldr	r2, [pc, #348]	@ (8003ed4 <HAL_GPIO_Init+0x2d8>)
 8003d76:	f043 0301 	orr.w	r3, r3, #1
 8003d7a:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d7c:	4b55      	ldr	r3, [pc, #340]	@ (8003ed4 <HAL_GPIO_Init+0x2d8>)
 8003d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	60bb      	str	r3, [r7, #8]
 8003d86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003d88:	4a53      	ldr	r2, [pc, #332]	@ (8003ed8 <HAL_GPIO_Init+0x2dc>)
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	089b      	lsrs	r3, r3, #2
 8003d8e:	3302      	adds	r3, #2
 8003d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	f003 0303 	and.w	r3, r3, #3
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	220f      	movs	r2, #15
 8003da0:	fa02 f303 	lsl.w	r3, r2, r3
 8003da4:	43db      	mvns	r3, r3
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	4013      	ands	r3, r2
 8003daa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003db2:	d019      	beq.n	8003de8 <HAL_GPIO_Init+0x1ec>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	4a49      	ldr	r2, [pc, #292]	@ (8003edc <HAL_GPIO_Init+0x2e0>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d013      	beq.n	8003de4 <HAL_GPIO_Init+0x1e8>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	4a48      	ldr	r2, [pc, #288]	@ (8003ee0 <HAL_GPIO_Init+0x2e4>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d00d      	beq.n	8003de0 <HAL_GPIO_Init+0x1e4>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	4a47      	ldr	r2, [pc, #284]	@ (8003ee4 <HAL_GPIO_Init+0x2e8>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d007      	beq.n	8003ddc <HAL_GPIO_Init+0x1e0>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a46      	ldr	r2, [pc, #280]	@ (8003ee8 <HAL_GPIO_Init+0x2ec>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d101      	bne.n	8003dd8 <HAL_GPIO_Init+0x1dc>
 8003dd4:	2304      	movs	r3, #4
 8003dd6:	e008      	b.n	8003dea <HAL_GPIO_Init+0x1ee>
 8003dd8:	2307      	movs	r3, #7
 8003dda:	e006      	b.n	8003dea <HAL_GPIO_Init+0x1ee>
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e004      	b.n	8003dea <HAL_GPIO_Init+0x1ee>
 8003de0:	2302      	movs	r3, #2
 8003de2:	e002      	b.n	8003dea <HAL_GPIO_Init+0x1ee>
 8003de4:	2301      	movs	r3, #1
 8003de6:	e000      	b.n	8003dea <HAL_GPIO_Init+0x1ee>
 8003de8:	2300      	movs	r3, #0
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	f002 0203 	and.w	r2, r2, #3
 8003df0:	0092      	lsls	r2, r2, #2
 8003df2:	4093      	lsls	r3, r2
 8003df4:	693a      	ldr	r2, [r7, #16]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003dfa:	4937      	ldr	r1, [pc, #220]	@ (8003ed8 <HAL_GPIO_Init+0x2dc>)
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	089b      	lsrs	r3, r3, #2
 8003e00:	3302      	adds	r3, #2
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e08:	4b38      	ldr	r3, [pc, #224]	@ (8003eec <HAL_GPIO_Init+0x2f0>)
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	43db      	mvns	r3, r3
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	4013      	ands	r3, r2
 8003e16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d003      	beq.n	8003e2c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e2c:	4a2f      	ldr	r2, [pc, #188]	@ (8003eec <HAL_GPIO_Init+0x2f0>)
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e32:	4b2e      	ldr	r3, [pc, #184]	@ (8003eec <HAL_GPIO_Init+0x2f0>)
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	43db      	mvns	r3, r3
 8003e3c:	693a      	ldr	r2, [r7, #16]
 8003e3e:	4013      	ands	r3, r2
 8003e40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d003      	beq.n	8003e56 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003e56:	4a25      	ldr	r2, [pc, #148]	@ (8003eec <HAL_GPIO_Init+0x2f0>)
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003e5c:	4b23      	ldr	r3, [pc, #140]	@ (8003eec <HAL_GPIO_Init+0x2f0>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	43db      	mvns	r3, r3
 8003e66:	693a      	ldr	r2, [r7, #16]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d003      	beq.n	8003e80 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003e78:	693a      	ldr	r2, [r7, #16]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003e80:	4a1a      	ldr	r2, [pc, #104]	@ (8003eec <HAL_GPIO_Init+0x2f0>)
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003e86:	4b19      	ldr	r3, [pc, #100]	@ (8003eec <HAL_GPIO_Init+0x2f0>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	43db      	mvns	r3, r3
 8003e90:	693a      	ldr	r2, [r7, #16]
 8003e92:	4013      	ands	r3, r2
 8003e94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003ea2:	693a      	ldr	r2, [r7, #16]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003eaa:	4a10      	ldr	r2, [pc, #64]	@ (8003eec <HAL_GPIO_Init+0x2f0>)
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	f47f aea3 	bne.w	8003c0c <HAL_GPIO_Init+0x10>
  }
}
 8003ec6:	bf00      	nop
 8003ec8:	bf00      	nop
 8003eca:	371c      	adds	r7, #28
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	40010000 	.word	0x40010000
 8003edc:	48000400 	.word	0x48000400
 8003ee0:	48000800 	.word	0x48000800
 8003ee4:	48000c00 	.word	0x48000c00
 8003ee8:	48001000 	.word	0x48001000
 8003eec:	40010400 	.word	0x40010400

08003ef0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	460b      	mov	r3, r1
 8003efa:	807b      	strh	r3, [r7, #2]
 8003efc:	4613      	mov	r3, r2
 8003efe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f00:	787b      	ldrb	r3, [r7, #1]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d003      	beq.n	8003f0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f06:	887a      	ldrh	r2, [r7, #2]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f0c:	e002      	b.n	8003f14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f0e:	887a      	ldrh	r2, [r7, #2]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003f14:	bf00      	nop
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003f24:	4b04      	ldr	r3, [pc, #16]	@ (8003f38 <HAL_PWREx_GetVoltageRange+0x18>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	40007000 	.word	0x40007000

08003f3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f4a:	d130      	bne.n	8003fae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f4c:	4b23      	ldr	r3, [pc, #140]	@ (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f58:	d038      	beq.n	8003fcc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f5a:	4b20      	ldr	r3, [pc, #128]	@ (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f62:	4a1e      	ldr	r2, [pc, #120]	@ (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f68:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f6a:	4b1d      	ldr	r3, [pc, #116]	@ (8003fe0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2232      	movs	r2, #50	@ 0x32
 8003f70:	fb02 f303 	mul.w	r3, r2, r3
 8003f74:	4a1b      	ldr	r2, [pc, #108]	@ (8003fe4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003f76:	fba2 2303 	umull	r2, r3, r2, r3
 8003f7a:	0c9b      	lsrs	r3, r3, #18
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f80:	e002      	b.n	8003f88 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	3b01      	subs	r3, #1
 8003f86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f88:	4b14      	ldr	r3, [pc, #80]	@ (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f94:	d102      	bne.n	8003f9c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1f2      	bne.n	8003f82 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f9e:	695b      	ldr	r3, [r3, #20]
 8003fa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fa8:	d110      	bne.n	8003fcc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e00f      	b.n	8003fce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003fae:	4b0b      	ldr	r3, [pc, #44]	@ (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003fb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fba:	d007      	beq.n	8003fcc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003fbc:	4b07      	ldr	r3, [pc, #28]	@ (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fc4:	4a05      	ldr	r2, [pc, #20]	@ (8003fdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003fca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3714      	adds	r7, #20
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	40007000 	.word	0x40007000
 8003fe0:	20000000 	.word	0x20000000
 8003fe4:	431bde83 	.word	0x431bde83

08003fe8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b088      	sub	sp, #32
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d102      	bne.n	8003ffc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	f000 bc02 	b.w	8004800 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ffc:	4b96      	ldr	r3, [pc, #600]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f003 030c 	and.w	r3, r3, #12
 8004004:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004006:	4b94      	ldr	r3, [pc, #592]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0310 	and.w	r3, r3, #16
 8004018:	2b00      	cmp	r3, #0
 800401a:	f000 80e4 	beq.w	80041e6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d007      	beq.n	8004034 <HAL_RCC_OscConfig+0x4c>
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	2b0c      	cmp	r3, #12
 8004028:	f040 808b 	bne.w	8004142 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	2b01      	cmp	r3, #1
 8004030:	f040 8087 	bne.w	8004142 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004034:	4b88      	ldr	r3, [pc, #544]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	2b00      	cmp	r3, #0
 800403e:	d005      	beq.n	800404c <HAL_RCC_OscConfig+0x64>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e3d9      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a1a      	ldr	r2, [r3, #32]
 8004050:	4b81      	ldr	r3, [pc, #516]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0308 	and.w	r3, r3, #8
 8004058:	2b00      	cmp	r3, #0
 800405a:	d004      	beq.n	8004066 <HAL_RCC_OscConfig+0x7e>
 800405c:	4b7e      	ldr	r3, [pc, #504]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004064:	e005      	b.n	8004072 <HAL_RCC_OscConfig+0x8a>
 8004066:	4b7c      	ldr	r3, [pc, #496]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004068:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800406c:	091b      	lsrs	r3, r3, #4
 800406e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004072:	4293      	cmp	r3, r2
 8004074:	d223      	bcs.n	80040be <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a1b      	ldr	r3, [r3, #32]
 800407a:	4618      	mov	r0, r3
 800407c:	f000 fd8c 	bl	8004b98 <RCC_SetFlashLatencyFromMSIRange>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d001      	beq.n	800408a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e3ba      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800408a:	4b73      	ldr	r3, [pc, #460]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a72      	ldr	r2, [pc, #456]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004090:	f043 0308 	orr.w	r3, r3, #8
 8004094:	6013      	str	r3, [r2, #0]
 8004096:	4b70      	ldr	r3, [pc, #448]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	496d      	ldr	r1, [pc, #436]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040a8:	4b6b      	ldr	r3, [pc, #428]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	69db      	ldr	r3, [r3, #28]
 80040b4:	021b      	lsls	r3, r3, #8
 80040b6:	4968      	ldr	r1, [pc, #416]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	604b      	str	r3, [r1, #4]
 80040bc:	e025      	b.n	800410a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040be:	4b66      	ldr	r3, [pc, #408]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a65      	ldr	r2, [pc, #404]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80040c4:	f043 0308 	orr.w	r3, r3, #8
 80040c8:	6013      	str	r3, [r2, #0]
 80040ca:	4b63      	ldr	r3, [pc, #396]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a1b      	ldr	r3, [r3, #32]
 80040d6:	4960      	ldr	r1, [pc, #384]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040dc:	4b5e      	ldr	r3, [pc, #376]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	69db      	ldr	r3, [r3, #28]
 80040e8:	021b      	lsls	r3, r3, #8
 80040ea:	495b      	ldr	r1, [pc, #364]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80040ec:	4313      	orrs	r3, r2
 80040ee:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d109      	bne.n	800410a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f000 fd4c 	bl	8004b98 <RCC_SetFlashLatencyFromMSIRange>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d001      	beq.n	800410a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e37a      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800410a:	f000 fc81 	bl	8004a10 <HAL_RCC_GetSysClockFreq>
 800410e:	4602      	mov	r2, r0
 8004110:	4b51      	ldr	r3, [pc, #324]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	091b      	lsrs	r3, r3, #4
 8004116:	f003 030f 	and.w	r3, r3, #15
 800411a:	4950      	ldr	r1, [pc, #320]	@ (800425c <HAL_RCC_OscConfig+0x274>)
 800411c:	5ccb      	ldrb	r3, [r1, r3]
 800411e:	f003 031f 	and.w	r3, r3, #31
 8004122:	fa22 f303 	lsr.w	r3, r2, r3
 8004126:	4a4e      	ldr	r2, [pc, #312]	@ (8004260 <HAL_RCC_OscConfig+0x278>)
 8004128:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800412a:	4b4e      	ldr	r3, [pc, #312]	@ (8004264 <HAL_RCC_OscConfig+0x27c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4618      	mov	r0, r3
 8004130:	f7ff f944 	bl	80033bc <HAL_InitTick>
 8004134:	4603      	mov	r3, r0
 8004136:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004138:	7bfb      	ldrb	r3, [r7, #15]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d052      	beq.n	80041e4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800413e:	7bfb      	ldrb	r3, [r7, #15]
 8004140:	e35e      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d032      	beq.n	80041b0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800414a:	4b43      	ldr	r3, [pc, #268]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a42      	ldr	r2, [pc, #264]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004150:	f043 0301 	orr.w	r3, r3, #1
 8004154:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004156:	f7ff f981 	bl	800345c <HAL_GetTick>
 800415a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800415c:	e008      	b.n	8004170 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800415e:	f7ff f97d 	bl	800345c <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d901      	bls.n	8004170 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e347      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004170:	4b39      	ldr	r3, [pc, #228]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d0f0      	beq.n	800415e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800417c:	4b36      	ldr	r3, [pc, #216]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a35      	ldr	r2, [pc, #212]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004182:	f043 0308 	orr.w	r3, r3, #8
 8004186:	6013      	str	r3, [r2, #0]
 8004188:	4b33      	ldr	r3, [pc, #204]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a1b      	ldr	r3, [r3, #32]
 8004194:	4930      	ldr	r1, [pc, #192]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004196:	4313      	orrs	r3, r2
 8004198:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800419a:	4b2f      	ldr	r3, [pc, #188]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	021b      	lsls	r3, r3, #8
 80041a8:	492b      	ldr	r1, [pc, #172]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	604b      	str	r3, [r1, #4]
 80041ae:	e01a      	b.n	80041e6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80041b0:	4b29      	ldr	r3, [pc, #164]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a28      	ldr	r2, [pc, #160]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80041b6:	f023 0301 	bic.w	r3, r3, #1
 80041ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041bc:	f7ff f94e 	bl	800345c <HAL_GetTick>
 80041c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041c4:	f7ff f94a 	bl	800345c <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e314      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80041d6:	4b20      	ldr	r3, [pc, #128]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0302 	and.w	r3, r3, #2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d1f0      	bne.n	80041c4 <HAL_RCC_OscConfig+0x1dc>
 80041e2:	e000      	b.n	80041e6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d073      	beq.n	80042da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	2b08      	cmp	r3, #8
 80041f6:	d005      	beq.n	8004204 <HAL_RCC_OscConfig+0x21c>
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	2b0c      	cmp	r3, #12
 80041fc:	d10e      	bne.n	800421c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	2b03      	cmp	r3, #3
 8004202:	d10b      	bne.n	800421c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004204:	4b14      	ldr	r3, [pc, #80]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d063      	beq.n	80042d8 <HAL_RCC_OscConfig+0x2f0>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d15f      	bne.n	80042d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e2f1      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004224:	d106      	bne.n	8004234 <HAL_RCC_OscConfig+0x24c>
 8004226:	4b0c      	ldr	r3, [pc, #48]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a0b      	ldr	r2, [pc, #44]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 800422c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004230:	6013      	str	r3, [r2, #0]
 8004232:	e025      	b.n	8004280 <HAL_RCC_OscConfig+0x298>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800423c:	d114      	bne.n	8004268 <HAL_RCC_OscConfig+0x280>
 800423e:	4b06      	ldr	r3, [pc, #24]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a05      	ldr	r2, [pc, #20]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004244:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004248:	6013      	str	r3, [r2, #0]
 800424a:	4b03      	ldr	r3, [pc, #12]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a02      	ldr	r2, [pc, #8]	@ (8004258 <HAL_RCC_OscConfig+0x270>)
 8004250:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004254:	6013      	str	r3, [r2, #0]
 8004256:	e013      	b.n	8004280 <HAL_RCC_OscConfig+0x298>
 8004258:	40021000 	.word	0x40021000
 800425c:	0800c818 	.word	0x0800c818
 8004260:	20000000 	.word	0x20000000
 8004264:	20000030 	.word	0x20000030
 8004268:	4ba0      	ldr	r3, [pc, #640]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a9f      	ldr	r2, [pc, #636]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 800426e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004272:	6013      	str	r3, [r2, #0]
 8004274:	4b9d      	ldr	r3, [pc, #628]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a9c      	ldr	r2, [pc, #624]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 800427a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800427e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d013      	beq.n	80042b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004288:	f7ff f8e8 	bl	800345c <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004290:	f7ff f8e4 	bl	800345c <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b64      	cmp	r3, #100	@ 0x64
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e2ae      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042a2:	4b92      	ldr	r3, [pc, #584]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0f0      	beq.n	8004290 <HAL_RCC_OscConfig+0x2a8>
 80042ae:	e014      	b.n	80042da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b0:	f7ff f8d4 	bl	800345c <HAL_GetTick>
 80042b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042b6:	e008      	b.n	80042ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042b8:	f7ff f8d0 	bl	800345c <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b64      	cmp	r3, #100	@ 0x64
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e29a      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042ca:	4b88      	ldr	r3, [pc, #544]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1f0      	bne.n	80042b8 <HAL_RCC_OscConfig+0x2d0>
 80042d6:	e000      	b.n	80042da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0302 	and.w	r3, r3, #2
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d060      	beq.n	80043a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	2b04      	cmp	r3, #4
 80042ea:	d005      	beq.n	80042f8 <HAL_RCC_OscConfig+0x310>
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	2b0c      	cmp	r3, #12
 80042f0:	d119      	bne.n	8004326 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d116      	bne.n	8004326 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042f8:	4b7c      	ldr	r3, [pc, #496]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004300:	2b00      	cmp	r3, #0
 8004302:	d005      	beq.n	8004310 <HAL_RCC_OscConfig+0x328>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e277      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004310:	4b76      	ldr	r3, [pc, #472]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	061b      	lsls	r3, r3, #24
 800431e:	4973      	ldr	r1, [pc, #460]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004320:	4313      	orrs	r3, r2
 8004322:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004324:	e040      	b.n	80043a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d023      	beq.n	8004376 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800432e:	4b6f      	ldr	r3, [pc, #444]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a6e      	ldr	r2, [pc, #440]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004334:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004338:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800433a:	f7ff f88f 	bl	800345c <HAL_GetTick>
 800433e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004340:	e008      	b.n	8004354 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004342:	f7ff f88b 	bl	800345c <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	2b02      	cmp	r3, #2
 800434e:	d901      	bls.n	8004354 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e255      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004354:	4b65      	ldr	r3, [pc, #404]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0f0      	beq.n	8004342 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004360:	4b62      	ldr	r3, [pc, #392]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	061b      	lsls	r3, r3, #24
 800436e:	495f      	ldr	r1, [pc, #380]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004370:	4313      	orrs	r3, r2
 8004372:	604b      	str	r3, [r1, #4]
 8004374:	e018      	b.n	80043a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004376:	4b5d      	ldr	r3, [pc, #372]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a5c      	ldr	r2, [pc, #368]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 800437c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004380:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004382:	f7ff f86b 	bl	800345c <HAL_GetTick>
 8004386:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004388:	e008      	b.n	800439c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800438a:	f7ff f867 	bl	800345c <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d901      	bls.n	800439c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e231      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800439c:	4b53      	ldr	r3, [pc, #332]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1f0      	bne.n	800438a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0308 	and.w	r3, r3, #8
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d03c      	beq.n	800442e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	695b      	ldr	r3, [r3, #20]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d01c      	beq.n	80043f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043bc:	4b4b      	ldr	r3, [pc, #300]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80043be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043c2:	4a4a      	ldr	r2, [pc, #296]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80043c4:	f043 0301 	orr.w	r3, r3, #1
 80043c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043cc:	f7ff f846 	bl	800345c <HAL_GetTick>
 80043d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043d4:	f7ff f842 	bl	800345c <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e20c      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043e6:	4b41      	ldr	r3, [pc, #260]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80043e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043ec:	f003 0302 	and.w	r3, r3, #2
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d0ef      	beq.n	80043d4 <HAL_RCC_OscConfig+0x3ec>
 80043f4:	e01b      	b.n	800442e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043f6:	4b3d      	ldr	r3, [pc, #244]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80043f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043fc:	4a3b      	ldr	r2, [pc, #236]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80043fe:	f023 0301 	bic.w	r3, r3, #1
 8004402:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004406:	f7ff f829 	bl	800345c <HAL_GetTick>
 800440a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800440c:	e008      	b.n	8004420 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800440e:	f7ff f825 	bl	800345c <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	2b02      	cmp	r3, #2
 800441a:	d901      	bls.n	8004420 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800441c:	2303      	movs	r3, #3
 800441e:	e1ef      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004420:	4b32      	ldr	r3, [pc, #200]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004422:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004426:	f003 0302 	and.w	r3, r3, #2
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1ef      	bne.n	800440e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0304 	and.w	r3, r3, #4
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 80a6 	beq.w	8004588 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800443c:	2300      	movs	r3, #0
 800443e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004440:	4b2a      	ldr	r3, [pc, #168]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004444:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10d      	bne.n	8004468 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800444c:	4b27      	ldr	r3, [pc, #156]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 800444e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004450:	4a26      	ldr	r2, [pc, #152]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 8004452:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004456:	6593      	str	r3, [r2, #88]	@ 0x58
 8004458:	4b24      	ldr	r3, [pc, #144]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 800445a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800445c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004460:	60bb      	str	r3, [r7, #8]
 8004462:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004464:	2301      	movs	r3, #1
 8004466:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004468:	4b21      	ldr	r3, [pc, #132]	@ (80044f0 <HAL_RCC_OscConfig+0x508>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004470:	2b00      	cmp	r3, #0
 8004472:	d118      	bne.n	80044a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004474:	4b1e      	ldr	r3, [pc, #120]	@ (80044f0 <HAL_RCC_OscConfig+0x508>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a1d      	ldr	r2, [pc, #116]	@ (80044f0 <HAL_RCC_OscConfig+0x508>)
 800447a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800447e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004480:	f7fe ffec 	bl	800345c <HAL_GetTick>
 8004484:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004486:	e008      	b.n	800449a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004488:	f7fe ffe8 	bl	800345c <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b02      	cmp	r3, #2
 8004494:	d901      	bls.n	800449a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	e1b2      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800449a:	4b15      	ldr	r3, [pc, #84]	@ (80044f0 <HAL_RCC_OscConfig+0x508>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d0f0      	beq.n	8004488 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d108      	bne.n	80044c0 <HAL_RCC_OscConfig+0x4d8>
 80044ae:	4b0f      	ldr	r3, [pc, #60]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80044b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044b4:	4a0d      	ldr	r2, [pc, #52]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80044b6:	f043 0301 	orr.w	r3, r3, #1
 80044ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80044be:	e029      	b.n	8004514 <HAL_RCC_OscConfig+0x52c>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	2b05      	cmp	r3, #5
 80044c6:	d115      	bne.n	80044f4 <HAL_RCC_OscConfig+0x50c>
 80044c8:	4b08      	ldr	r3, [pc, #32]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80044ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ce:	4a07      	ldr	r2, [pc, #28]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80044d0:	f043 0304 	orr.w	r3, r3, #4
 80044d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80044d8:	4b04      	ldr	r3, [pc, #16]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80044da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044de:	4a03      	ldr	r2, [pc, #12]	@ (80044ec <HAL_RCC_OscConfig+0x504>)
 80044e0:	f043 0301 	orr.w	r3, r3, #1
 80044e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80044e8:	e014      	b.n	8004514 <HAL_RCC_OscConfig+0x52c>
 80044ea:	bf00      	nop
 80044ec:	40021000 	.word	0x40021000
 80044f0:	40007000 	.word	0x40007000
 80044f4:	4b9a      	ldr	r3, [pc, #616]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 80044f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044fa:	4a99      	ldr	r2, [pc, #612]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 80044fc:	f023 0301 	bic.w	r3, r3, #1
 8004500:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004504:	4b96      	ldr	r3, [pc, #600]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 8004506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800450a:	4a95      	ldr	r2, [pc, #596]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 800450c:	f023 0304 	bic.w	r3, r3, #4
 8004510:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d016      	beq.n	800454a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800451c:	f7fe ff9e 	bl	800345c <HAL_GetTick>
 8004520:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004522:	e00a      	b.n	800453a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004524:	f7fe ff9a 	bl	800345c <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004532:	4293      	cmp	r3, r2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e162      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800453a:	4b89      	ldr	r3, [pc, #548]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 800453c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d0ed      	beq.n	8004524 <HAL_RCC_OscConfig+0x53c>
 8004548:	e015      	b.n	8004576 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800454a:	f7fe ff87 	bl	800345c <HAL_GetTick>
 800454e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004550:	e00a      	b.n	8004568 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004552:	f7fe ff83 	bl	800345c <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004560:	4293      	cmp	r3, r2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e14b      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004568:	4b7d      	ldr	r3, [pc, #500]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 800456a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1ed      	bne.n	8004552 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004576:	7ffb      	ldrb	r3, [r7, #31]
 8004578:	2b01      	cmp	r3, #1
 800457a:	d105      	bne.n	8004588 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800457c:	4b78      	ldr	r3, [pc, #480]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 800457e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004580:	4a77      	ldr	r2, [pc, #476]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 8004582:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004586:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0320 	and.w	r3, r3, #32
 8004590:	2b00      	cmp	r3, #0
 8004592:	d03c      	beq.n	800460e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004598:	2b00      	cmp	r3, #0
 800459a:	d01c      	beq.n	80045d6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800459c:	4b70      	ldr	r3, [pc, #448]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 800459e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045a2:	4a6f      	ldr	r2, [pc, #444]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 80045a4:	f043 0301 	orr.w	r3, r3, #1
 80045a8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ac:	f7fe ff56 	bl	800345c <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045b4:	f7fe ff52 	bl	800345c <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e11c      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80045c6:	4b66      	ldr	r3, [pc, #408]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 80045c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d0ef      	beq.n	80045b4 <HAL_RCC_OscConfig+0x5cc>
 80045d4:	e01b      	b.n	800460e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80045d6:	4b62      	ldr	r3, [pc, #392]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 80045d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045dc:	4a60      	ldr	r2, [pc, #384]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 80045de:	f023 0301 	bic.w	r3, r3, #1
 80045e2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045e6:	f7fe ff39 	bl	800345c <HAL_GetTick>
 80045ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80045ec:	e008      	b.n	8004600 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045ee:	f7fe ff35 	bl	800345c <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d901      	bls.n	8004600 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e0ff      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004600:	4b57      	ldr	r3, [pc, #348]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 8004602:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1ef      	bne.n	80045ee <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004612:	2b00      	cmp	r3, #0
 8004614:	f000 80f3 	beq.w	80047fe <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800461c:	2b02      	cmp	r3, #2
 800461e:	f040 80c9 	bne.w	80047b4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004622:	4b4f      	ldr	r3, [pc, #316]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f003 0203 	and.w	r2, r3, #3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004632:	429a      	cmp	r2, r3
 8004634:	d12c      	bne.n	8004690 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004640:	3b01      	subs	r3, #1
 8004642:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004644:	429a      	cmp	r2, r3
 8004646:	d123      	bne.n	8004690 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004652:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004654:	429a      	cmp	r2, r3
 8004656:	d11b      	bne.n	8004690 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004662:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004664:	429a      	cmp	r2, r3
 8004666:	d113      	bne.n	8004690 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004672:	085b      	lsrs	r3, r3, #1
 8004674:	3b01      	subs	r3, #1
 8004676:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004678:	429a      	cmp	r2, r3
 800467a:	d109      	bne.n	8004690 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004686:	085b      	lsrs	r3, r3, #1
 8004688:	3b01      	subs	r3, #1
 800468a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800468c:	429a      	cmp	r2, r3
 800468e:	d06b      	beq.n	8004768 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	2b0c      	cmp	r3, #12
 8004694:	d062      	beq.n	800475c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004696:	4b32      	ldr	r3, [pc, #200]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e0ac      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80046a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a2d      	ldr	r2, [pc, #180]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 80046ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046b0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80046b2:	f7fe fed3 	bl	800345c <HAL_GetTick>
 80046b6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046b8:	e008      	b.n	80046cc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046ba:	f7fe fecf 	bl	800345c <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d901      	bls.n	80046cc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e099      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046cc:	4b24      	ldr	r3, [pc, #144]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1f0      	bne.n	80046ba <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046d8:	4b21      	ldr	r3, [pc, #132]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	4b21      	ldr	r3, [pc, #132]	@ (8004764 <HAL_RCC_OscConfig+0x77c>)
 80046de:	4013      	ands	r3, r2
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80046e8:	3a01      	subs	r2, #1
 80046ea:	0112      	lsls	r2, r2, #4
 80046ec:	4311      	orrs	r1, r2
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80046f2:	0212      	lsls	r2, r2, #8
 80046f4:	4311      	orrs	r1, r2
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80046fa:	0852      	lsrs	r2, r2, #1
 80046fc:	3a01      	subs	r2, #1
 80046fe:	0552      	lsls	r2, r2, #21
 8004700:	4311      	orrs	r1, r2
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004706:	0852      	lsrs	r2, r2, #1
 8004708:	3a01      	subs	r2, #1
 800470a:	0652      	lsls	r2, r2, #25
 800470c:	4311      	orrs	r1, r2
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004712:	06d2      	lsls	r2, r2, #27
 8004714:	430a      	orrs	r2, r1
 8004716:	4912      	ldr	r1, [pc, #72]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 8004718:	4313      	orrs	r3, r2
 800471a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800471c:	4b10      	ldr	r3, [pc, #64]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a0f      	ldr	r2, [pc, #60]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 8004722:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004726:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004728:	4b0d      	ldr	r3, [pc, #52]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	4a0c      	ldr	r2, [pc, #48]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 800472e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004732:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004734:	f7fe fe92 	bl	800345c <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800473c:	f7fe fe8e 	bl	800345c <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b02      	cmp	r3, #2
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e058      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800474e:	4b04      	ldr	r3, [pc, #16]	@ (8004760 <HAL_RCC_OscConfig+0x778>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d0f0      	beq.n	800473c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800475a:	e050      	b.n	80047fe <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e04f      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
 8004760:	40021000 	.word	0x40021000
 8004764:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004768:	4b27      	ldr	r3, [pc, #156]	@ (8004808 <HAL_RCC_OscConfig+0x820>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d144      	bne.n	80047fe <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004774:	4b24      	ldr	r3, [pc, #144]	@ (8004808 <HAL_RCC_OscConfig+0x820>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a23      	ldr	r2, [pc, #140]	@ (8004808 <HAL_RCC_OscConfig+0x820>)
 800477a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800477e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004780:	4b21      	ldr	r3, [pc, #132]	@ (8004808 <HAL_RCC_OscConfig+0x820>)
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	4a20      	ldr	r2, [pc, #128]	@ (8004808 <HAL_RCC_OscConfig+0x820>)
 8004786:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800478a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800478c:	f7fe fe66 	bl	800345c <HAL_GetTick>
 8004790:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004792:	e008      	b.n	80047a6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004794:	f7fe fe62 	bl	800345c <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e02c      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047a6:	4b18      	ldr	r3, [pc, #96]	@ (8004808 <HAL_RCC_OscConfig+0x820>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d0f0      	beq.n	8004794 <HAL_RCC_OscConfig+0x7ac>
 80047b2:	e024      	b.n	80047fe <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	2b0c      	cmp	r3, #12
 80047b8:	d01f      	beq.n	80047fa <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ba:	4b13      	ldr	r3, [pc, #76]	@ (8004808 <HAL_RCC_OscConfig+0x820>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a12      	ldr	r2, [pc, #72]	@ (8004808 <HAL_RCC_OscConfig+0x820>)
 80047c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c6:	f7fe fe49 	bl	800345c <HAL_GetTick>
 80047ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047cc:	e008      	b.n	80047e0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047ce:	f7fe fe45 	bl	800345c <HAL_GetTick>
 80047d2:	4602      	mov	r2, r0
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	2b02      	cmp	r3, #2
 80047da:	d901      	bls.n	80047e0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80047dc:	2303      	movs	r3, #3
 80047de:	e00f      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047e0:	4b09      	ldr	r3, [pc, #36]	@ (8004808 <HAL_RCC_OscConfig+0x820>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d1f0      	bne.n	80047ce <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80047ec:	4b06      	ldr	r3, [pc, #24]	@ (8004808 <HAL_RCC_OscConfig+0x820>)
 80047ee:	68da      	ldr	r2, [r3, #12]
 80047f0:	4905      	ldr	r1, [pc, #20]	@ (8004808 <HAL_RCC_OscConfig+0x820>)
 80047f2:	4b06      	ldr	r3, [pc, #24]	@ (800480c <HAL_RCC_OscConfig+0x824>)
 80047f4:	4013      	ands	r3, r2
 80047f6:	60cb      	str	r3, [r1, #12]
 80047f8:	e001      	b.n	80047fe <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e000      	b.n	8004800 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	3720      	adds	r7, #32
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}
 8004808:	40021000 	.word	0x40021000
 800480c:	feeefffc 	.word	0xfeeefffc

08004810 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d101      	bne.n	8004824 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e0e7      	b.n	80049f4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004824:	4b75      	ldr	r3, [pc, #468]	@ (80049fc <HAL_RCC_ClockConfig+0x1ec>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0307 	and.w	r3, r3, #7
 800482c:	683a      	ldr	r2, [r7, #0]
 800482e:	429a      	cmp	r2, r3
 8004830:	d910      	bls.n	8004854 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004832:	4b72      	ldr	r3, [pc, #456]	@ (80049fc <HAL_RCC_ClockConfig+0x1ec>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f023 0207 	bic.w	r2, r3, #7
 800483a:	4970      	ldr	r1, [pc, #448]	@ (80049fc <HAL_RCC_ClockConfig+0x1ec>)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	4313      	orrs	r3, r2
 8004840:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004842:	4b6e      	ldr	r3, [pc, #440]	@ (80049fc <HAL_RCC_ClockConfig+0x1ec>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0307 	and.w	r3, r3, #7
 800484a:	683a      	ldr	r2, [r7, #0]
 800484c:	429a      	cmp	r2, r3
 800484e:	d001      	beq.n	8004854 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e0cf      	b.n	80049f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b00      	cmp	r3, #0
 800485e:	d010      	beq.n	8004882 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	689a      	ldr	r2, [r3, #8]
 8004864:	4b66      	ldr	r3, [pc, #408]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800486c:	429a      	cmp	r2, r3
 800486e:	d908      	bls.n	8004882 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004870:	4b63      	ldr	r3, [pc, #396]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	4960      	ldr	r1, [pc, #384]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 800487e:	4313      	orrs	r3, r2
 8004880:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d04c      	beq.n	8004928 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	2b03      	cmp	r3, #3
 8004894:	d107      	bne.n	80048a6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004896:	4b5a      	ldr	r3, [pc, #360]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d121      	bne.n	80048e6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e0a6      	b.n	80049f4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d107      	bne.n	80048be <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048ae:	4b54      	ldr	r3, [pc, #336]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d115      	bne.n	80048e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e09a      	b.n	80049f4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d107      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048c6:	4b4e      	ldr	r3, [pc, #312]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d109      	bne.n	80048e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e08e      	b.n	80049f4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d101      	bne.n	80048e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e086      	b.n	80049f4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80048e6:	4b46      	ldr	r3, [pc, #280]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	f023 0203 	bic.w	r2, r3, #3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	4943      	ldr	r1, [pc, #268]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048f8:	f7fe fdb0 	bl	800345c <HAL_GetTick>
 80048fc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048fe:	e00a      	b.n	8004916 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004900:	f7fe fdac 	bl	800345c <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800490e:	4293      	cmp	r3, r2
 8004910:	d901      	bls.n	8004916 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e06e      	b.n	80049f4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004916:	4b3a      	ldr	r3, [pc, #232]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f003 020c 	and.w	r2, r3, #12
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	429a      	cmp	r2, r3
 8004926:	d1eb      	bne.n	8004900 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d010      	beq.n	8004956 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	689a      	ldr	r2, [r3, #8]
 8004938:	4b31      	ldr	r3, [pc, #196]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004940:	429a      	cmp	r2, r3
 8004942:	d208      	bcs.n	8004956 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004944:	4b2e      	ldr	r3, [pc, #184]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	492b      	ldr	r1, [pc, #172]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 8004952:	4313      	orrs	r3, r2
 8004954:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004956:	4b29      	ldr	r3, [pc, #164]	@ (80049fc <HAL_RCC_ClockConfig+0x1ec>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0307 	and.w	r3, r3, #7
 800495e:	683a      	ldr	r2, [r7, #0]
 8004960:	429a      	cmp	r2, r3
 8004962:	d210      	bcs.n	8004986 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004964:	4b25      	ldr	r3, [pc, #148]	@ (80049fc <HAL_RCC_ClockConfig+0x1ec>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f023 0207 	bic.w	r2, r3, #7
 800496c:	4923      	ldr	r1, [pc, #140]	@ (80049fc <HAL_RCC_ClockConfig+0x1ec>)
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	4313      	orrs	r3, r2
 8004972:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004974:	4b21      	ldr	r3, [pc, #132]	@ (80049fc <HAL_RCC_ClockConfig+0x1ec>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0307 	and.w	r3, r3, #7
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	429a      	cmp	r2, r3
 8004980:	d001      	beq.n	8004986 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e036      	b.n	80049f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0304 	and.w	r3, r3, #4
 800498e:	2b00      	cmp	r3, #0
 8004990:	d008      	beq.n	80049a4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004992:	4b1b      	ldr	r3, [pc, #108]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	4918      	ldr	r1, [pc, #96]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0308 	and.w	r3, r3, #8
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d009      	beq.n	80049c4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049b0:	4b13      	ldr	r3, [pc, #76]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	00db      	lsls	r3, r3, #3
 80049be:	4910      	ldr	r1, [pc, #64]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 80049c0:	4313      	orrs	r3, r2
 80049c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049c4:	f000 f824 	bl	8004a10 <HAL_RCC_GetSysClockFreq>
 80049c8:	4602      	mov	r2, r0
 80049ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004a00 <HAL_RCC_ClockConfig+0x1f0>)
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	091b      	lsrs	r3, r3, #4
 80049d0:	f003 030f 	and.w	r3, r3, #15
 80049d4:	490b      	ldr	r1, [pc, #44]	@ (8004a04 <HAL_RCC_ClockConfig+0x1f4>)
 80049d6:	5ccb      	ldrb	r3, [r1, r3]
 80049d8:	f003 031f 	and.w	r3, r3, #31
 80049dc:	fa22 f303 	lsr.w	r3, r2, r3
 80049e0:	4a09      	ldr	r2, [pc, #36]	@ (8004a08 <HAL_RCC_ClockConfig+0x1f8>)
 80049e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80049e4:	4b09      	ldr	r3, [pc, #36]	@ (8004a0c <HAL_RCC_ClockConfig+0x1fc>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7fe fce7 	bl	80033bc <HAL_InitTick>
 80049ee:	4603      	mov	r3, r0
 80049f0:	72fb      	strb	r3, [r7, #11]

  return status;
 80049f2:	7afb      	ldrb	r3, [r7, #11]
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	3710      	adds	r7, #16
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}
 80049fc:	40022000 	.word	0x40022000
 8004a00:	40021000 	.word	0x40021000
 8004a04:	0800c818 	.word	0x0800c818
 8004a08:	20000000 	.word	0x20000000
 8004a0c:	20000030 	.word	0x20000030

08004a10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b089      	sub	sp, #36	@ 0x24
 8004a14:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a16:	2300      	movs	r3, #0
 8004a18:	61fb      	str	r3, [r7, #28]
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a1e:	4b3e      	ldr	r3, [pc, #248]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	f003 030c 	and.w	r3, r3, #12
 8004a26:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a28:	4b3b      	ldr	r3, [pc, #236]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a2a:	68db      	ldr	r3, [r3, #12]
 8004a2c:	f003 0303 	and.w	r3, r3, #3
 8004a30:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d005      	beq.n	8004a44 <HAL_RCC_GetSysClockFreq+0x34>
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	2b0c      	cmp	r3, #12
 8004a3c:	d121      	bne.n	8004a82 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d11e      	bne.n	8004a82 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a44:	4b34      	ldr	r3, [pc, #208]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0308 	and.w	r3, r3, #8
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d107      	bne.n	8004a60 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a50:	4b31      	ldr	r3, [pc, #196]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a56:	0a1b      	lsrs	r3, r3, #8
 8004a58:	f003 030f 	and.w	r3, r3, #15
 8004a5c:	61fb      	str	r3, [r7, #28]
 8004a5e:	e005      	b.n	8004a6c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a60:	4b2d      	ldr	r3, [pc, #180]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	091b      	lsrs	r3, r3, #4
 8004a66:	f003 030f 	and.w	r3, r3, #15
 8004a6a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004a6c:	4a2b      	ldr	r2, [pc, #172]	@ (8004b1c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a74:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d10d      	bne.n	8004a98 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a80:	e00a      	b.n	8004a98 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	2b04      	cmp	r3, #4
 8004a86:	d102      	bne.n	8004a8e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004a88:	4b25      	ldr	r3, [pc, #148]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x110>)
 8004a8a:	61bb      	str	r3, [r7, #24]
 8004a8c:	e004      	b.n	8004a98 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d101      	bne.n	8004a98 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004a94:	4b23      	ldr	r3, [pc, #140]	@ (8004b24 <HAL_RCC_GetSysClockFreq+0x114>)
 8004a96:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	2b0c      	cmp	r3, #12
 8004a9c:	d134      	bne.n	8004b08 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a9e:	4b1e      	ldr	r3, [pc, #120]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	f003 0303 	and.w	r3, r3, #3
 8004aa6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d003      	beq.n	8004ab6 <HAL_RCC_GetSysClockFreq+0xa6>
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2b03      	cmp	r3, #3
 8004ab2:	d003      	beq.n	8004abc <HAL_RCC_GetSysClockFreq+0xac>
 8004ab4:	e005      	b.n	8004ac2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8004b20 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ab8:	617b      	str	r3, [r7, #20]
      break;
 8004aba:	e005      	b.n	8004ac8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004abc:	4b19      	ldr	r3, [pc, #100]	@ (8004b24 <HAL_RCC_GetSysClockFreq+0x114>)
 8004abe:	617b      	str	r3, [r7, #20]
      break;
 8004ac0:	e002      	b.n	8004ac8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	617b      	str	r3, [r7, #20]
      break;
 8004ac6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ac8:	4b13      	ldr	r3, [pc, #76]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	091b      	lsrs	r3, r3, #4
 8004ace:	f003 0307 	and.w	r3, r3, #7
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ad6:	4b10      	ldr	r3, [pc, #64]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	0a1b      	lsrs	r3, r3, #8
 8004adc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	fb03 f202 	mul.w	r2, r3, r2
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004aee:	4b0a      	ldr	r3, [pc, #40]	@ (8004b18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	0e5b      	lsrs	r3, r3, #25
 8004af4:	f003 0303 	and.w	r3, r3, #3
 8004af8:	3301      	adds	r3, #1
 8004afa:	005b      	lsls	r3, r3, #1
 8004afc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004afe:	697a      	ldr	r2, [r7, #20]
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b06:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b08:	69bb      	ldr	r3, [r7, #24]
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3724      	adds	r7, #36	@ 0x24
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	40021000 	.word	0x40021000
 8004b1c:	0800c830 	.word	0x0800c830
 8004b20:	00f42400 	.word	0x00f42400
 8004b24:	007a1200 	.word	0x007a1200

08004b28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b2c:	4b03      	ldr	r3, [pc, #12]	@ (8004b3c <HAL_RCC_GetHCLKFreq+0x14>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	20000000 	.word	0x20000000

08004b40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004b44:	f7ff fff0 	bl	8004b28 <HAL_RCC_GetHCLKFreq>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	4b06      	ldr	r3, [pc, #24]	@ (8004b64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	0a1b      	lsrs	r3, r3, #8
 8004b50:	f003 0307 	and.w	r3, r3, #7
 8004b54:	4904      	ldr	r1, [pc, #16]	@ (8004b68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b56:	5ccb      	ldrb	r3, [r1, r3]
 8004b58:	f003 031f 	and.w	r3, r3, #31
 8004b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	40021000 	.word	0x40021000
 8004b68:	0800c828 	.word	0x0800c828

08004b6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004b70:	f7ff ffda 	bl	8004b28 <HAL_RCC_GetHCLKFreq>
 8004b74:	4602      	mov	r2, r0
 8004b76:	4b06      	ldr	r3, [pc, #24]	@ (8004b90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	0adb      	lsrs	r3, r3, #11
 8004b7c:	f003 0307 	and.w	r3, r3, #7
 8004b80:	4904      	ldr	r1, [pc, #16]	@ (8004b94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004b82:	5ccb      	ldrb	r3, [r1, r3]
 8004b84:	f003 031f 	and.w	r3, r3, #31
 8004b88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	bd80      	pop	{r7, pc}
 8004b90:	40021000 	.word	0x40021000
 8004b94:	0800c828 	.word	0x0800c828

08004b98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b086      	sub	sp, #24
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004ba4:	4b2a      	ldr	r3, [pc, #168]	@ (8004c50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ba8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d003      	beq.n	8004bb8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004bb0:	f7ff f9b6 	bl	8003f20 <HAL_PWREx_GetVoltageRange>
 8004bb4:	6178      	str	r0, [r7, #20]
 8004bb6:	e014      	b.n	8004be2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004bb8:	4b25      	ldr	r3, [pc, #148]	@ (8004c50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bbc:	4a24      	ldr	r2, [pc, #144]	@ (8004c50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004bc4:	4b22      	ldr	r3, [pc, #136]	@ (8004c50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004bd0:	f7ff f9a6 	bl	8003f20 <HAL_PWREx_GetVoltageRange>
 8004bd4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8004c50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bda:	4a1d      	ldr	r2, [pc, #116]	@ (8004c50 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bdc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004be0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004be8:	d10b      	bne.n	8004c02 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2b80      	cmp	r3, #128	@ 0x80
 8004bee:	d919      	bls.n	8004c24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2ba0      	cmp	r3, #160	@ 0xa0
 8004bf4:	d902      	bls.n	8004bfc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004bf6:	2302      	movs	r3, #2
 8004bf8:	613b      	str	r3, [r7, #16]
 8004bfa:	e013      	b.n	8004c24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	613b      	str	r3, [r7, #16]
 8004c00:	e010      	b.n	8004c24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b80      	cmp	r3, #128	@ 0x80
 8004c06:	d902      	bls.n	8004c0e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c08:	2303      	movs	r3, #3
 8004c0a:	613b      	str	r3, [r7, #16]
 8004c0c:	e00a      	b.n	8004c24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b80      	cmp	r3, #128	@ 0x80
 8004c12:	d102      	bne.n	8004c1a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c14:	2302      	movs	r3, #2
 8004c16:	613b      	str	r3, [r7, #16]
 8004c18:	e004      	b.n	8004c24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2b70      	cmp	r3, #112	@ 0x70
 8004c1e:	d101      	bne.n	8004c24 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c20:	2301      	movs	r3, #1
 8004c22:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c24:	4b0b      	ldr	r3, [pc, #44]	@ (8004c54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f023 0207 	bic.w	r2, r3, #7
 8004c2c:	4909      	ldr	r1, [pc, #36]	@ (8004c54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c34:	4b07      	ldr	r3, [pc, #28]	@ (8004c54 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0307 	and.w	r3, r3, #7
 8004c3c:	693a      	ldr	r2, [r7, #16]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d001      	beq.n	8004c46 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e000      	b.n	8004c48 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	3718      	adds	r7, #24
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	40021000 	.word	0x40021000
 8004c54:	40022000 	.word	0x40022000

08004c58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004c60:	2300      	movs	r3, #0
 8004c62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004c64:	2300      	movs	r3, #0
 8004c66:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d031      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c78:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004c7c:	d01a      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004c7e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004c82:	d814      	bhi.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d009      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004c88:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c8c:	d10f      	bne.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004c8e:	4b5d      	ldr	r3, [pc, #372]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	4a5c      	ldr	r2, [pc, #368]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c98:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c9a:	e00c      	b.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	3304      	adds	r3, #4
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f000 fa22 	bl	80050ec <RCCEx_PLLSAI1_Config>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cac:	e003      	b.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	74fb      	strb	r3, [r7, #19]
      break;
 8004cb2:	e000      	b.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004cb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004cb6:	7cfb      	ldrb	r3, [r7, #19]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d10b      	bne.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004cbc:	4b51      	ldr	r3, [pc, #324]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cc2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cca:	494e      	ldr	r1, [pc, #312]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004cd2:	e001      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cd4:	7cfb      	ldrb	r3, [r7, #19]
 8004cd6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f000 809e 	beq.w	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004cea:	4b46      	ldr	r3, [pc, #280]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e000      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00d      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d00:	4b40      	ldr	r3, [pc, #256]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d04:	4a3f      	ldr	r2, [pc, #252]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d0c:	4b3d      	ldr	r3, [pc, #244]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d14:	60bb      	str	r3, [r7, #8]
 8004d16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d1c:	4b3a      	ldr	r3, [pc, #232]	@ (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a39      	ldr	r2, [pc, #228]	@ (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004d22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d26:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d28:	f7fe fb98 	bl	800345c <HAL_GetTick>
 8004d2c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d2e:	e009      	b.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d30:	f7fe fb94 	bl	800345c <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d902      	bls.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	74fb      	strb	r3, [r7, #19]
        break;
 8004d42:	e005      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d44:	4b30      	ldr	r3, [pc, #192]	@ (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d0ef      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004d50:	7cfb      	ldrb	r3, [r7, #19]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d15a      	bne.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004d56:	4b2b      	ldr	r3, [pc, #172]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d60:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d01e      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d019      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004d72:	4b24      	ldr	r3, [pc, #144]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d7c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004d7e:	4b21      	ldr	r3, [pc, #132]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d84:	4a1f      	ldr	r2, [pc, #124]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d94:	4a1b      	ldr	r2, [pc, #108]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004d9e:	4a19      	ldr	r2, [pc, #100]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d016      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db0:	f7fe fb54 	bl	800345c <HAL_GetTick>
 8004db4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004db6:	e00b      	b.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004db8:	f7fe fb50 	bl	800345c <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d902      	bls.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	74fb      	strb	r3, [r7, #19]
            break;
 8004dce:	e006      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d0ec      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004dde:	7cfb      	ldrb	r3, [r7, #19]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d10b      	bne.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004de4:	4b07      	ldr	r3, [pc, #28]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004df2:	4904      	ldr	r1, [pc, #16]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004dfa:	e009      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004dfc:	7cfb      	ldrb	r3, [r7, #19]
 8004dfe:	74bb      	strb	r3, [r7, #18]
 8004e00:	e006      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004e02:	bf00      	nop
 8004e04:	40021000 	.word	0x40021000
 8004e08:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e0c:	7cfb      	ldrb	r3, [r7, #19]
 8004e0e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e10:	7c7b      	ldrb	r3, [r7, #17]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d105      	bne.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e16:	4b8d      	ldr	r3, [pc, #564]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e1a:	4a8c      	ldr	r2, [pc, #560]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e20:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00a      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e2e:	4b87      	ldr	r3, [pc, #540]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e34:	f023 0203 	bic.w	r2, r3, #3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a1b      	ldr	r3, [r3, #32]
 8004e3c:	4983      	ldr	r1, [pc, #524]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0302 	and.w	r3, r3, #2
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00a      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e50:	4b7e      	ldr	r3, [pc, #504]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e56:	f023 020c 	bic.w	r2, r3, #12
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5e:	497b      	ldr	r1, [pc, #492]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0304 	and.w	r3, r3, #4
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00a      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e72:	4b76      	ldr	r3, [pc, #472]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e78:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e80:	4972      	ldr	r1, [pc, #456]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0320 	and.w	r3, r3, #32
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00a      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e94:	4b6d      	ldr	r3, [pc, #436]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e9a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea2:	496a      	ldr	r1, [pc, #424]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00a      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004eb6:	4b65      	ldr	r3, [pc, #404]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ebc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec4:	4961      	ldr	r1, [pc, #388]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00a      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ed8:	4b5c      	ldr	r3, [pc, #368]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ede:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee6:	4959      	ldr	r1, [pc, #356]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00a      	beq.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004efa:	4b54      	ldr	r3, [pc, #336]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f00:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f08:	4950      	ldr	r1, [pc, #320]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00a      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f1c:	4b4b      	ldr	r3, [pc, #300]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f22:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f2a:	4948      	ldr	r1, [pc, #288]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00a      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f3e:	4b43      	ldr	r3, [pc, #268]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f4c:	493f      	ldr	r1, [pc, #252]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d028      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f60:	4b3a      	ldr	r3, [pc, #232]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f6e:	4937      	ldr	r1, [pc, #220]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f7e:	d106      	bne.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f80:	4b32      	ldr	r3, [pc, #200]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	4a31      	ldr	r2, [pc, #196]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f8a:	60d3      	str	r3, [r2, #12]
 8004f8c:	e011      	b.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f96:	d10c      	bne.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	3304      	adds	r3, #4
 8004f9c:	2101      	movs	r1, #1
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f000 f8a4 	bl	80050ec <RCCEx_PLLSAI1_Config>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004fa8:	7cfb      	ldrb	r3, [r7, #19]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8004fae:	7cfb      	ldrb	r3, [r7, #19]
 8004fb0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d028      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004fbe:	4b23      	ldr	r3, [pc, #140]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fcc:	491f      	ldr	r1, [pc, #124]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fdc:	d106      	bne.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fde:	4b1b      	ldr	r3, [pc, #108]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004fe0:	68db      	ldr	r3, [r3, #12]
 8004fe2:	4a1a      	ldr	r2, [pc, #104]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004fe4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fe8:	60d3      	str	r3, [r2, #12]
 8004fea:	e011      	b.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ff0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ff4:	d10c      	bne.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	3304      	adds	r3, #4
 8004ffa:	2101      	movs	r1, #1
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f000 f875 	bl	80050ec <RCCEx_PLLSAI1_Config>
 8005002:	4603      	mov	r3, r0
 8005004:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005006:	7cfb      	ldrb	r3, [r7, #19]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d001      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800500c:	7cfb      	ldrb	r3, [r7, #19]
 800500e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d02b      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800501c:	4b0b      	ldr	r3, [pc, #44]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800501e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005022:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800502a:	4908      	ldr	r1, [pc, #32]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800502c:	4313      	orrs	r3, r2
 800502e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005036:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800503a:	d109      	bne.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800503c:	4b03      	ldr	r3, [pc, #12]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	4a02      	ldr	r2, [pc, #8]	@ (800504c <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8005042:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005046:	60d3      	str	r3, [r2, #12]
 8005048:	e014      	b.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800504a:	bf00      	nop
 800504c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005054:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005058:	d10c      	bne.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	3304      	adds	r3, #4
 800505e:	2101      	movs	r1, #1
 8005060:	4618      	mov	r0, r3
 8005062:	f000 f843 	bl	80050ec <RCCEx_PLLSAI1_Config>
 8005066:	4603      	mov	r3, r0
 8005068:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800506a:	7cfb      	ldrb	r3, [r7, #19]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8005070:	7cfb      	ldrb	r3, [r7, #19]
 8005072:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d01c      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005080:	4b19      	ldr	r3, [pc, #100]	@ (80050e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005086:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800508e:	4916      	ldr	r1, [pc, #88]	@ (80050e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005090:	4313      	orrs	r3, r2
 8005092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800509a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800509e:	d10c      	bne.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	3304      	adds	r3, #4
 80050a4:	2102      	movs	r1, #2
 80050a6:	4618      	mov	r0, r3
 80050a8:	f000 f820 	bl	80050ec <RCCEx_PLLSAI1_Config>
 80050ac:	4603      	mov	r3, r0
 80050ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80050b0:	7cfb      	ldrb	r3, [r7, #19]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 80050b6:	7cfb      	ldrb	r3, [r7, #19]
 80050b8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00a      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80050c6:	4b08      	ldr	r3, [pc, #32]	@ (80050e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050cc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d4:	4904      	ldr	r1, [pc, #16]	@ (80050e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80050dc:	7cbb      	ldrb	r3, [r7, #18]
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3718      	adds	r7, #24
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop
 80050e8:	40021000 	.word	0x40021000

080050ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050f6:	2300      	movs	r3, #0
 80050f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050fa:	4b74      	ldr	r3, [pc, #464]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	f003 0303 	and.w	r3, r3, #3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d018      	beq.n	8005138 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005106:	4b71      	ldr	r3, [pc, #452]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f003 0203 	and.w	r2, r3, #3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	429a      	cmp	r2, r3
 8005114:	d10d      	bne.n	8005132 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
       ||
 800511a:	2b00      	cmp	r3, #0
 800511c:	d009      	beq.n	8005132 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800511e:	4b6b      	ldr	r3, [pc, #428]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	091b      	lsrs	r3, r3, #4
 8005124:	f003 0307 	and.w	r3, r3, #7
 8005128:	1c5a      	adds	r2, r3, #1
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
       ||
 800512e:	429a      	cmp	r2, r3
 8005130:	d047      	beq.n	80051c2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	73fb      	strb	r3, [r7, #15]
 8005136:	e044      	b.n	80051c2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b03      	cmp	r3, #3
 800513e:	d018      	beq.n	8005172 <RCCEx_PLLSAI1_Config+0x86>
 8005140:	2b03      	cmp	r3, #3
 8005142:	d825      	bhi.n	8005190 <RCCEx_PLLSAI1_Config+0xa4>
 8005144:	2b01      	cmp	r3, #1
 8005146:	d002      	beq.n	800514e <RCCEx_PLLSAI1_Config+0x62>
 8005148:	2b02      	cmp	r3, #2
 800514a:	d009      	beq.n	8005160 <RCCEx_PLLSAI1_Config+0x74>
 800514c:	e020      	b.n	8005190 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800514e:	4b5f      	ldr	r3, [pc, #380]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d11d      	bne.n	8005196 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800515e:	e01a      	b.n	8005196 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005160:	4b5a      	ldr	r3, [pc, #360]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005168:	2b00      	cmp	r3, #0
 800516a:	d116      	bne.n	800519a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005170:	e013      	b.n	800519a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005172:	4b56      	ldr	r3, [pc, #344]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10f      	bne.n	800519e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800517e:	4b53      	ldr	r3, [pc, #332]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800518e:	e006      	b.n	800519e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	73fb      	strb	r3, [r7, #15]
      break;
 8005194:	e004      	b.n	80051a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005196:	bf00      	nop
 8005198:	e002      	b.n	80051a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800519a:	bf00      	nop
 800519c:	e000      	b.n	80051a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800519e:	bf00      	nop
    }

    if(status == HAL_OK)
 80051a0:	7bfb      	ldrb	r3, [r7, #15]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d10d      	bne.n	80051c2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80051a6:	4b49      	ldr	r3, [pc, #292]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6819      	ldr	r1, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	3b01      	subs	r3, #1
 80051b8:	011b      	lsls	r3, r3, #4
 80051ba:	430b      	orrs	r3, r1
 80051bc:	4943      	ldr	r1, [pc, #268]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80051c2:	7bfb      	ldrb	r3, [r7, #15]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d17c      	bne.n	80052c2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80051c8:	4b40      	ldr	r3, [pc, #256]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a3f      	ldr	r2, [pc, #252]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80051ce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80051d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051d4:	f7fe f942 	bl	800345c <HAL_GetTick>
 80051d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80051da:	e009      	b.n	80051f0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80051dc:	f7fe f93e 	bl	800345c <HAL_GetTick>
 80051e0:	4602      	mov	r2, r0
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d902      	bls.n	80051f0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	73fb      	strb	r3, [r7, #15]
        break;
 80051ee:	e005      	b.n	80051fc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80051f0:	4b36      	ldr	r3, [pc, #216]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1ef      	bne.n	80051dc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80051fc:	7bfb      	ldrb	r3, [r7, #15]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d15f      	bne.n	80052c2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d110      	bne.n	800522a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005208:	4b30      	ldr	r3, [pc, #192]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005210:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	6892      	ldr	r2, [r2, #8]
 8005218:	0211      	lsls	r1, r2, #8
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	68d2      	ldr	r2, [r2, #12]
 800521e:	06d2      	lsls	r2, r2, #27
 8005220:	430a      	orrs	r2, r1
 8005222:	492a      	ldr	r1, [pc, #168]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005224:	4313      	orrs	r3, r2
 8005226:	610b      	str	r3, [r1, #16]
 8005228:	e027      	b.n	800527a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d112      	bne.n	8005256 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005230:	4b26      	ldr	r3, [pc, #152]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005232:	691b      	ldr	r3, [r3, #16]
 8005234:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005238:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	6892      	ldr	r2, [r2, #8]
 8005240:	0211      	lsls	r1, r2, #8
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	6912      	ldr	r2, [r2, #16]
 8005246:	0852      	lsrs	r2, r2, #1
 8005248:	3a01      	subs	r2, #1
 800524a:	0552      	lsls	r2, r2, #21
 800524c:	430a      	orrs	r2, r1
 800524e:	491f      	ldr	r1, [pc, #124]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005250:	4313      	orrs	r3, r2
 8005252:	610b      	str	r3, [r1, #16]
 8005254:	e011      	b.n	800527a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005256:	4b1d      	ldr	r3, [pc, #116]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800525e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	6892      	ldr	r2, [r2, #8]
 8005266:	0211      	lsls	r1, r2, #8
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	6952      	ldr	r2, [r2, #20]
 800526c:	0852      	lsrs	r2, r2, #1
 800526e:	3a01      	subs	r2, #1
 8005270:	0652      	lsls	r2, r2, #25
 8005272:	430a      	orrs	r2, r1
 8005274:	4915      	ldr	r1, [pc, #84]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005276:	4313      	orrs	r3, r2
 8005278:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800527a:	4b14      	ldr	r3, [pc, #80]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a13      	ldr	r2, [pc, #76]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005280:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005284:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005286:	f7fe f8e9 	bl	800345c <HAL_GetTick>
 800528a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800528c:	e009      	b.n	80052a2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800528e:	f7fe f8e5 	bl	800345c <HAL_GetTick>
 8005292:	4602      	mov	r2, r0
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	2b02      	cmp	r3, #2
 800529a:	d902      	bls.n	80052a2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	73fb      	strb	r3, [r7, #15]
          break;
 80052a0:	e005      	b.n	80052ae <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80052a2:	4b0a      	ldr	r3, [pc, #40]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d0ef      	beq.n	800528e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80052ae:	7bfb      	ldrb	r3, [r7, #15]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d106      	bne.n	80052c2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80052b4:	4b05      	ldr	r3, [pc, #20]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80052b6:	691a      	ldr	r2, [r3, #16]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	699b      	ldr	r3, [r3, #24]
 80052bc:	4903      	ldr	r1, [pc, #12]	@ (80052cc <RCCEx_PLLSAI1_Config+0x1e0>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80052c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3710      	adds	r7, #16
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	40021000 	.word	0x40021000

080052d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d101      	bne.n	80052e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e095      	b.n	800540e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d108      	bne.n	80052fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052f2:	d009      	beq.n	8005308 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	61da      	str	r2, [r3, #28]
 80052fa:	e005      	b.n	8005308 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005314:	b2db      	uxtb	r3, r3
 8005316:	2b00      	cmp	r3, #0
 8005318:	d106      	bne.n	8005328 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f7fc fbba 	bl	8001a9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2202      	movs	r2, #2
 800532c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800533e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005348:	d902      	bls.n	8005350 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800534a:	2300      	movs	r3, #0
 800534c:	60fb      	str	r3, [r7, #12]
 800534e:	e002      	b.n	8005356 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005350:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005354:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800535e:	d007      	beq.n	8005370 <HAL_SPI_Init+0xa0>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005368:	d002      	beq.n	8005370 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005380:	431a      	orrs	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	f003 0302 	and.w	r3, r3, #2
 800538a:	431a      	orrs	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	695b      	ldr	r3, [r3, #20]
 8005390:	f003 0301 	and.w	r3, r3, #1
 8005394:	431a      	orrs	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800539e:	431a      	orrs	r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	69db      	ldr	r3, [r3, #28]
 80053a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053a8:	431a      	orrs	r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053b2:	ea42 0103 	orr.w	r1, r2, r3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	0c1b      	lsrs	r3, r3, #16
 80053cc:	f003 0204 	and.w	r2, r3, #4
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d4:	f003 0310 	and.w	r3, r3, #16
 80053d8:	431a      	orrs	r2, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053de:	f003 0308 	and.w	r3, r3, #8
 80053e2:	431a      	orrs	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80053ec:	ea42 0103 	orr.w	r1, r2, r3
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800540c:	2300      	movs	r3, #0
}
 800540e:	4618      	mov	r0, r3
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b08a      	sub	sp, #40	@ 0x28
 800541a:	af00      	add	r7, sp, #0
 800541c:	60f8      	str	r0, [r7, #12]
 800541e:	60b9      	str	r1, [r7, #8]
 8005420:	607a      	str	r2, [r7, #4]
 8005422:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005424:	2301      	movs	r3, #1
 8005426:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005428:	f7fe f818 	bl	800345c <HAL_GetTick>
 800542c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005434:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800543c:	887b      	ldrh	r3, [r7, #2]
 800543e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005440:	887b      	ldrh	r3, [r7, #2]
 8005442:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005444:	7ffb      	ldrb	r3, [r7, #31]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d00c      	beq.n	8005464 <HAL_SPI_TransmitReceive+0x4e>
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005450:	d106      	bne.n	8005460 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d102      	bne.n	8005460 <HAL_SPI_TransmitReceive+0x4a>
 800545a:	7ffb      	ldrb	r3, [r7, #31]
 800545c:	2b04      	cmp	r3, #4
 800545e:	d001      	beq.n	8005464 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005460:	2302      	movs	r3, #2
 8005462:	e1f3      	b.n	800584c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d005      	beq.n	8005476 <HAL_SPI_TransmitReceive+0x60>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d002      	beq.n	8005476 <HAL_SPI_TransmitReceive+0x60>
 8005470:	887b      	ldrh	r3, [r7, #2]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d101      	bne.n	800547a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e1e8      	b.n	800584c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005480:	2b01      	cmp	r3, #1
 8005482:	d101      	bne.n	8005488 <HAL_SPI_TransmitReceive+0x72>
 8005484:	2302      	movs	r3, #2
 8005486:	e1e1      	b.n	800584c <HAL_SPI_TransmitReceive+0x436>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005496:	b2db      	uxtb	r3, r3
 8005498:	2b04      	cmp	r3, #4
 800549a:	d003      	beq.n	80054a4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2205      	movs	r2, #5
 80054a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	887a      	ldrh	r2, [r7, #2]
 80054b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	887a      	ldrh	r2, [r7, #2]
 80054bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	887a      	ldrh	r2, [r7, #2]
 80054ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	887a      	ldrh	r2, [r7, #2]
 80054d0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054e6:	d802      	bhi.n	80054ee <HAL_SPI_TransmitReceive+0xd8>
 80054e8:	8abb      	ldrh	r3, [r7, #20]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d908      	bls.n	8005500 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	685a      	ldr	r2, [r3, #4]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80054fc:	605a      	str	r2, [r3, #4]
 80054fe:	e007      	b.n	8005510 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	685a      	ldr	r2, [r3, #4]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800550e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800551a:	2b40      	cmp	r3, #64	@ 0x40
 800551c:	d007      	beq.n	800552e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800552c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005536:	f240 8083 	bls.w	8005640 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d002      	beq.n	8005548 <HAL_SPI_TransmitReceive+0x132>
 8005542:	8afb      	ldrh	r3, [r7, #22]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d16f      	bne.n	8005628 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800554c:	881a      	ldrh	r2, [r3, #0]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005558:	1c9a      	adds	r2, r3, #2
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005562:	b29b      	uxth	r3, r3
 8005564:	3b01      	subs	r3, #1
 8005566:	b29a      	uxth	r2, r3
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800556c:	e05c      	b.n	8005628 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b02      	cmp	r3, #2
 800557a:	d11b      	bne.n	80055b4 <HAL_SPI_TransmitReceive+0x19e>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005580:	b29b      	uxth	r3, r3
 8005582:	2b00      	cmp	r3, #0
 8005584:	d016      	beq.n	80055b4 <HAL_SPI_TransmitReceive+0x19e>
 8005586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005588:	2b01      	cmp	r3, #1
 800558a:	d113      	bne.n	80055b4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005590:	881a      	ldrh	r2, [r3, #0]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559c:	1c9a      	adds	r2, r3, #2
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	3b01      	subs	r3, #1
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055b0:	2300      	movs	r3, #0
 80055b2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d11c      	bne.n	80055fc <HAL_SPI_TransmitReceive+0x1e6>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d016      	beq.n	80055fc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68da      	ldr	r2, [r3, #12]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d8:	b292      	uxth	r2, r2
 80055da:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e0:	1c9a      	adds	r2, r3, #2
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	3b01      	subs	r3, #1
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80055f8:	2301      	movs	r3, #1
 80055fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80055fc:	f7fd ff2e 	bl	800345c <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	6a3b      	ldr	r3, [r7, #32]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005608:	429a      	cmp	r2, r3
 800560a:	d80d      	bhi.n	8005628 <HAL_SPI_TransmitReceive+0x212>
 800560c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005612:	d009      	beq.n	8005628 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e111      	b.n	800584c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800562c:	b29b      	uxth	r3, r3
 800562e:	2b00      	cmp	r3, #0
 8005630:	d19d      	bne.n	800556e <HAL_SPI_TransmitReceive+0x158>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005638:	b29b      	uxth	r3, r3
 800563a:	2b00      	cmp	r3, #0
 800563c:	d197      	bne.n	800556e <HAL_SPI_TransmitReceive+0x158>
 800563e:	e0e5      	b.n	800580c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d003      	beq.n	8005650 <HAL_SPI_TransmitReceive+0x23a>
 8005648:	8afb      	ldrh	r3, [r7, #22]
 800564a:	2b01      	cmp	r3, #1
 800564c:	f040 80d1 	bne.w	80057f2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005654:	b29b      	uxth	r3, r3
 8005656:	2b01      	cmp	r3, #1
 8005658:	d912      	bls.n	8005680 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565e:	881a      	ldrh	r2, [r3, #0]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800566a:	1c9a      	adds	r2, r3, #2
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005674:	b29b      	uxth	r3, r3
 8005676:	3b02      	subs	r3, #2
 8005678:	b29a      	uxth	r2, r3
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800567e:	e0b8      	b.n	80057f2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	330c      	adds	r3, #12
 800568a:	7812      	ldrb	r2, [r2, #0]
 800568c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005692:	1c5a      	adds	r2, r3, #1
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800569c:	b29b      	uxth	r3, r3
 800569e:	3b01      	subs	r3, #1
 80056a0:	b29a      	uxth	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056a6:	e0a4      	b.n	80057f2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	f003 0302 	and.w	r3, r3, #2
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d134      	bne.n	8005720 <HAL_SPI_TransmitReceive+0x30a>
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ba:	b29b      	uxth	r3, r3
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d02f      	beq.n	8005720 <HAL_SPI_TransmitReceive+0x30a>
 80056c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d12c      	bne.n	8005720 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d912      	bls.n	80056f6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d4:	881a      	ldrh	r2, [r3, #0]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e0:	1c9a      	adds	r2, r3, #2
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	3b02      	subs	r3, #2
 80056ee:	b29a      	uxth	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80056f4:	e012      	b.n	800571c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	330c      	adds	r3, #12
 8005700:	7812      	ldrb	r2, [r2, #0]
 8005702:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005708:	1c5a      	adds	r2, r3, #1
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005712:	b29b      	uxth	r3, r3
 8005714:	3b01      	subs	r3, #1
 8005716:	b29a      	uxth	r2, r3
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800571c:	2300      	movs	r3, #0
 800571e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f003 0301 	and.w	r3, r3, #1
 800572a:	2b01      	cmp	r3, #1
 800572c:	d148      	bne.n	80057c0 <HAL_SPI_TransmitReceive+0x3aa>
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005734:	b29b      	uxth	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	d042      	beq.n	80057c0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005740:	b29b      	uxth	r3, r3
 8005742:	2b01      	cmp	r3, #1
 8005744:	d923      	bls.n	800578e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	68da      	ldr	r2, [r3, #12]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005750:	b292      	uxth	r2, r2
 8005752:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005758:	1c9a      	adds	r2, r3, #2
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005764:	b29b      	uxth	r3, r3
 8005766:	3b02      	subs	r3, #2
 8005768:	b29a      	uxth	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005776:	b29b      	uxth	r3, r3
 8005778:	2b01      	cmp	r3, #1
 800577a:	d81f      	bhi.n	80057bc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	685a      	ldr	r2, [r3, #4]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800578a:	605a      	str	r2, [r3, #4]
 800578c:	e016      	b.n	80057bc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f103 020c 	add.w	r2, r3, #12
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579a:	7812      	ldrb	r2, [r2, #0]
 800579c:	b2d2      	uxtb	r2, r2
 800579e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a4:	1c5a      	adds	r2, r3, #1
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	3b01      	subs	r3, #1
 80057b4:	b29a      	uxth	r2, r3
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057bc:	2301      	movs	r3, #1
 80057be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80057c0:	f7fd fe4c 	bl	800345c <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	6a3b      	ldr	r3, [r7, #32]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d803      	bhi.n	80057d8 <HAL_SPI_TransmitReceive+0x3c2>
 80057d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d6:	d102      	bne.n	80057de <HAL_SPI_TransmitReceive+0x3c8>
 80057d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d109      	bne.n	80057f2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e02c      	b.n	800584c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f47f af55 	bne.w	80056a8 <HAL_SPI_TransmitReceive+0x292>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005804:	b29b      	uxth	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	f47f af4e 	bne.w	80056a8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800580c:	6a3a      	ldr	r2, [r7, #32]
 800580e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f000 fa5d 	bl	8005cd0 <SPI_EndRxTxTransaction>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d008      	beq.n	800582e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2220      	movs	r2, #32
 8005820:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e00e      	b.n	800584c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2201      	movs	r2, #1
 8005832:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e000      	b.n	800584c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800584a:	2300      	movs	r3, #0
  }
}
 800584c:	4618      	mov	r0, r3
 800584e:	3728      	adds	r7, #40	@ 0x28
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b088      	sub	sp, #32
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	099b      	lsrs	r3, r3, #6
 8005870:	f003 0301 	and.w	r3, r3, #1
 8005874:	2b00      	cmp	r3, #0
 8005876:	d10f      	bne.n	8005898 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800587e:	2b00      	cmp	r3, #0
 8005880:	d00a      	beq.n	8005898 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	099b      	lsrs	r3, r3, #6
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b00      	cmp	r3, #0
 800588c:	d004      	beq.n	8005898 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	4798      	blx	r3
    return;
 8005896:	e0d7      	b.n	8005a48 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	085b      	lsrs	r3, r3, #1
 800589c:	f003 0301 	and.w	r3, r3, #1
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d00a      	beq.n	80058ba <HAL_SPI_IRQHandler+0x66>
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	09db      	lsrs	r3, r3, #7
 80058a8:	f003 0301 	and.w	r3, r3, #1
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d004      	beq.n	80058ba <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	4798      	blx	r3
    return;
 80058b8:	e0c6      	b.n	8005a48 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	095b      	lsrs	r3, r3, #5
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d10c      	bne.n	80058e0 <HAL_SPI_IRQHandler+0x8c>
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	099b      	lsrs	r3, r3, #6
 80058ca:	f003 0301 	and.w	r3, r3, #1
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d106      	bne.n	80058e0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80058d2:	69bb      	ldr	r3, [r7, #24]
 80058d4:	0a1b      	lsrs	r3, r3, #8
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f000 80b4 	beq.w	8005a48 <HAL_SPI_IRQHandler+0x1f4>
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	095b      	lsrs	r3, r3, #5
 80058e4:	f003 0301 	and.w	r3, r3, #1
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 80ad 	beq.w	8005a48 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	099b      	lsrs	r3, r3, #6
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d023      	beq.n	8005942 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b03      	cmp	r3, #3
 8005904:	d011      	beq.n	800592a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800590a:	f043 0204 	orr.w	r2, r3, #4
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005912:	2300      	movs	r3, #0
 8005914:	617b      	str	r3, [r7, #20]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	617b      	str	r3, [r7, #20]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	617b      	str	r3, [r7, #20]
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	e00b      	b.n	8005942 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800592a:	2300      	movs	r3, #0
 800592c:	613b      	str	r3, [r7, #16]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	613b      	str	r3, [r7, #16]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	613b      	str	r3, [r7, #16]
 800593e:	693b      	ldr	r3, [r7, #16]
        return;
 8005940:	e082      	b.n	8005a48 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	095b      	lsrs	r3, r3, #5
 8005946:	f003 0301 	and.w	r3, r3, #1
 800594a:	2b00      	cmp	r3, #0
 800594c:	d014      	beq.n	8005978 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005952:	f043 0201 	orr.w	r2, r3, #1
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800595a:	2300      	movs	r3, #0
 800595c:	60fb      	str	r3, [r7, #12]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	60fb      	str	r3, [r7, #12]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005974:	601a      	str	r2, [r3, #0]
 8005976:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	0a1b      	lsrs	r3, r3, #8
 800597c:	f003 0301 	and.w	r3, r3, #1
 8005980:	2b00      	cmp	r3, #0
 8005982:	d00c      	beq.n	800599e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005988:	f043 0208 	orr.w	r2, r3, #8
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005990:	2300      	movs	r3, #0
 8005992:	60bb      	str	r3, [r7, #8]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	60bb      	str	r3, [r7, #8]
 800599c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d04f      	beq.n	8005a46 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	685a      	ldr	r2, [r3, #4]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80059b4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	f003 0302 	and.w	r3, r3, #2
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d104      	bne.n	80059d2 <HAL_SPI_IRQHandler+0x17e>
 80059c8:	69fb      	ldr	r3, [r7, #28]
 80059ca:	f003 0301 	and.w	r3, r3, #1
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d034      	beq.n	8005a3c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	685a      	ldr	r2, [r3, #4]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f022 0203 	bic.w	r2, r2, #3
 80059e0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d011      	beq.n	8005a0e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059ee:	4a18      	ldr	r2, [pc, #96]	@ (8005a50 <HAL_SPI_IRQHandler+0x1fc>)
 80059f0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f6:	4618      	mov	r0, r3
 80059f8:	f7fd ffd4 	bl	80039a4 <HAL_DMA_Abort_IT>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d005      	beq.n	8005a0e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a06:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d016      	beq.n	8005a44 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a1a:	4a0d      	ldr	r2, [pc, #52]	@ (8005a50 <HAL_SPI_IRQHandler+0x1fc>)
 8005a1c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7fd ffbe 	bl	80039a4 <HAL_DMA_Abort_IT>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00a      	beq.n	8005a44 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a32:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8005a3a:	e003      	b.n	8005a44 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 f809 	bl	8005a54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005a42:	e000      	b.n	8005a46 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005a44:	bf00      	nop
    return;
 8005a46:	bf00      	nop
  }
}
 8005a48:	3720      	adds	r7, #32
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	08005a69 	.word	0x08005a69

08005a54 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a74:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2200      	movs	r2, #0
 8005a82:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f7ff ffe5 	bl	8005a54 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a8a:	bf00      	nop
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
	...

08005a94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b088      	sub	sp, #32
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	60b9      	str	r1, [r7, #8]
 8005a9e:	603b      	str	r3, [r7, #0]
 8005aa0:	4613      	mov	r3, r2
 8005aa2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005aa4:	f7fd fcda 	bl	800345c <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aac:	1a9b      	subs	r3, r3, r2
 8005aae:	683a      	ldr	r2, [r7, #0]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ab4:	f7fd fcd2 	bl	800345c <HAL_GetTick>
 8005ab8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005aba:	4b39      	ldr	r3, [pc, #228]	@ (8005ba0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	015b      	lsls	r3, r3, #5
 8005ac0:	0d1b      	lsrs	r3, r3, #20
 8005ac2:	69fa      	ldr	r2, [r7, #28]
 8005ac4:	fb02 f303 	mul.w	r3, r2, r3
 8005ac8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005aca:	e054      	b.n	8005b76 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad2:	d050      	beq.n	8005b76 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ad4:	f7fd fcc2 	bl	800345c <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	69fa      	ldr	r2, [r7, #28]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d902      	bls.n	8005aea <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ae4:	69fb      	ldr	r3, [r7, #28]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d13d      	bne.n	8005b66 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	685a      	ldr	r2, [r3, #4]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005af8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b02:	d111      	bne.n	8005b28 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b0c:	d004      	beq.n	8005b18 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b16:	d107      	bne.n	8005b28 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b30:	d10f      	bne.n	8005b52 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b40:	601a      	str	r2, [r3, #0]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2201      	movs	r2, #1
 8005b56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e017      	b.n	8005b96 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d101      	bne.n	8005b70 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	3b01      	subs	r3, #1
 8005b74:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689a      	ldr	r2, [r3, #8]
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	4013      	ands	r3, r2
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	bf0c      	ite	eq
 8005b86:	2301      	moveq	r3, #1
 8005b88:	2300      	movne	r3, #0
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	79fb      	ldrb	r3, [r7, #7]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d19b      	bne.n	8005acc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3720      	adds	r7, #32
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	20000000 	.word	0x20000000

08005ba4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b08a      	sub	sp, #40	@ 0x28
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
 8005bb0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005bb6:	f7fd fc51 	bl	800345c <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbe:	1a9b      	subs	r3, r3, r2
 8005bc0:	683a      	ldr	r2, [r7, #0]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005bc6:	f7fd fc49 	bl	800345c <HAL_GetTick>
 8005bca:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	330c      	adds	r3, #12
 8005bd2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005bd4:	4b3d      	ldr	r3, [pc, #244]	@ (8005ccc <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	4413      	add	r3, r2
 8005bde:	00da      	lsls	r2, r3, #3
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	0d1b      	lsrs	r3, r3, #20
 8005be4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005be6:	fb02 f303 	mul.w	r3, r2, r3
 8005bea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005bec:	e060      	b.n	8005cb0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005bf4:	d107      	bne.n	8005c06 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d104      	bne.n	8005c06 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005c04:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c0c:	d050      	beq.n	8005cb0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c0e:	f7fd fc25 	bl	800345c <HAL_GetTick>
 8005c12:	4602      	mov	r2, r0
 8005c14:	6a3b      	ldr	r3, [r7, #32]
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d902      	bls.n	8005c24 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d13d      	bne.n	8005ca0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	685a      	ldr	r2, [r3, #4]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c32:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c3c:	d111      	bne.n	8005c62 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c46:	d004      	beq.n	8005c52 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c50:	d107      	bne.n	8005c62 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c60:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c6a:	d10f      	bne.n	8005c8c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c7a:	601a      	str	r2, [r3, #0]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c8a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005c9c:	2303      	movs	r3, #3
 8005c9e:	e010      	b.n	8005cc2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d101      	bne.n	8005caa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	3b01      	subs	r3, #1
 8005cae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	689a      	ldr	r2, [r3, #8]
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	4013      	ands	r3, r2
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d196      	bne.n	8005bee <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005cc0:	2300      	movs	r3, #0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3728      	adds	r7, #40	@ 0x28
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	20000000 	.word	0x20000000

08005cd0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b086      	sub	sp, #24
 8005cd4:	af02      	add	r7, sp, #8
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	9300      	str	r3, [sp, #0]
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f7ff ff5b 	bl	8005ba4 <SPI_WaitFifoStateUntilTimeout>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d007      	beq.n	8005d04 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cf8:	f043 0220 	orr.w	r2, r3, #32
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e027      	b.n	8005d54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	9300      	str	r3, [sp, #0]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	2180      	movs	r1, #128	@ 0x80
 8005d0e:	68f8      	ldr	r0, [r7, #12]
 8005d10:	f7ff fec0 	bl	8005a94 <SPI_WaitFlagStateUntilTimeout>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d007      	beq.n	8005d2a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d1e:	f043 0220 	orr.w	r2, r3, #32
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e014      	b.n	8005d54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	9300      	str	r3, [sp, #0]
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005d36:	68f8      	ldr	r0, [r7, #12]
 8005d38:	f7ff ff34 	bl	8005ba4 <SPI_WaitFifoStateUntilTimeout>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d007      	beq.n	8005d52 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d46:	f043 0220 	orr.w	r2, r3, #32
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e000      	b.n	8005d54 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d101      	bne.n	8005d6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e049      	b.n	8005e02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d106      	bne.n	8005d88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f7fc fa50 	bl	8002228 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2202      	movs	r2, #2
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	3304      	adds	r3, #4
 8005d98:	4619      	mov	r1, r3
 8005d9a:	4610      	mov	r0, r2
 8005d9c:	f000 fa2e 	bl	80061fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e00:	2300      	movs	r3, #0
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3708      	adds	r7, #8
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e0a:	b580      	push	{r7, lr}
 8005e0c:	b084      	sub	sp, #16
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	691b      	ldr	r3, [r3, #16]
 8005e20:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	f003 0302 	and.w	r3, r3, #2
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d020      	beq.n	8005e6e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d01b      	beq.n	8005e6e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f06f 0202 	mvn.w	r2, #2
 8005e3e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	699b      	ldr	r3, [r3, #24]
 8005e4c:	f003 0303 	and.w	r3, r3, #3
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d003      	beq.n	8005e5c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f000 f9b2 	bl	80061be <HAL_TIM_IC_CaptureCallback>
 8005e5a:	e005      	b.n	8005e68 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 f9a4 	bl	80061aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f9b5 	bl	80061d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	f003 0304 	and.w	r3, r3, #4
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d020      	beq.n	8005eba <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f003 0304 	and.w	r3, r3, #4
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d01b      	beq.n	8005eba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f06f 0204 	mvn.w	r2, #4
 8005e8a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2202      	movs	r2, #2
 8005e90:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	699b      	ldr	r3, [r3, #24]
 8005e98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d003      	beq.n	8005ea8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 f98c 	bl	80061be <HAL_TIM_IC_CaptureCallback>
 8005ea6:	e005      	b.n	8005eb4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 f97e 	bl	80061aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 f98f 	bl	80061d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	f003 0308 	and.w	r3, r3, #8
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d020      	beq.n	8005f06 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f003 0308 	and.w	r3, r3, #8
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d01b      	beq.n	8005f06 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f06f 0208 	mvn.w	r2, #8
 8005ed6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2204      	movs	r2, #4
 8005edc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	69db      	ldr	r3, [r3, #28]
 8005ee4:	f003 0303 	and.w	r3, r3, #3
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d003      	beq.n	8005ef4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 f966 	bl	80061be <HAL_TIM_IC_CaptureCallback>
 8005ef2:	e005      	b.n	8005f00 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f000 f958 	bl	80061aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 f969 	bl	80061d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	f003 0310 	and.w	r3, r3, #16
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d020      	beq.n	8005f52 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f003 0310 	and.w	r3, r3, #16
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d01b      	beq.n	8005f52 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f06f 0210 	mvn.w	r2, #16
 8005f22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2208      	movs	r2, #8
 8005f28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	69db      	ldr	r3, [r3, #28]
 8005f30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d003      	beq.n	8005f40 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f000 f940 	bl	80061be <HAL_TIM_IC_CaptureCallback>
 8005f3e:	e005      	b.n	8005f4c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f000 f932 	bl	80061aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 f943 	bl	80061d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d00c      	beq.n	8005f76 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d007      	beq.n	8005f76 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f06f 0201 	mvn.w	r2, #1
 8005f6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f7fd f81d 	bl	8002fb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d104      	bne.n	8005f8a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d00c      	beq.n	8005fa4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d007      	beq.n	8005fa4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 faa6 	bl	80064f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00c      	beq.n	8005fc8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d007      	beq.n	8005fc8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 fa9e 	bl	8006504 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d00c      	beq.n	8005fec <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d007      	beq.n	8005fec <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 f8fd 	bl	80061e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	f003 0320 	and.w	r3, r3, #32
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d00c      	beq.n	8006010 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f003 0320 	and.w	r3, r3, #32
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d007      	beq.n	8006010 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f06f 0220 	mvn.w	r2, #32
 8006008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 fa66 	bl	80064dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006010:	bf00      	nop
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006022:	2300      	movs	r3, #0
 8006024:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800602c:	2b01      	cmp	r3, #1
 800602e:	d101      	bne.n	8006034 <HAL_TIM_ConfigClockSource+0x1c>
 8006030:	2302      	movs	r3, #2
 8006032:	e0b6      	b.n	80061a2 <HAL_TIM_ConfigClockSource+0x18a>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2202      	movs	r2, #2
 8006040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006052:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006056:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800605e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68ba      	ldr	r2, [r7, #8]
 8006066:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006070:	d03e      	beq.n	80060f0 <HAL_TIM_ConfigClockSource+0xd8>
 8006072:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006076:	f200 8087 	bhi.w	8006188 <HAL_TIM_ConfigClockSource+0x170>
 800607a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800607e:	f000 8086 	beq.w	800618e <HAL_TIM_ConfigClockSource+0x176>
 8006082:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006086:	d87f      	bhi.n	8006188 <HAL_TIM_ConfigClockSource+0x170>
 8006088:	2b70      	cmp	r3, #112	@ 0x70
 800608a:	d01a      	beq.n	80060c2 <HAL_TIM_ConfigClockSource+0xaa>
 800608c:	2b70      	cmp	r3, #112	@ 0x70
 800608e:	d87b      	bhi.n	8006188 <HAL_TIM_ConfigClockSource+0x170>
 8006090:	2b60      	cmp	r3, #96	@ 0x60
 8006092:	d050      	beq.n	8006136 <HAL_TIM_ConfigClockSource+0x11e>
 8006094:	2b60      	cmp	r3, #96	@ 0x60
 8006096:	d877      	bhi.n	8006188 <HAL_TIM_ConfigClockSource+0x170>
 8006098:	2b50      	cmp	r3, #80	@ 0x50
 800609a:	d03c      	beq.n	8006116 <HAL_TIM_ConfigClockSource+0xfe>
 800609c:	2b50      	cmp	r3, #80	@ 0x50
 800609e:	d873      	bhi.n	8006188 <HAL_TIM_ConfigClockSource+0x170>
 80060a0:	2b40      	cmp	r3, #64	@ 0x40
 80060a2:	d058      	beq.n	8006156 <HAL_TIM_ConfigClockSource+0x13e>
 80060a4:	2b40      	cmp	r3, #64	@ 0x40
 80060a6:	d86f      	bhi.n	8006188 <HAL_TIM_ConfigClockSource+0x170>
 80060a8:	2b30      	cmp	r3, #48	@ 0x30
 80060aa:	d064      	beq.n	8006176 <HAL_TIM_ConfigClockSource+0x15e>
 80060ac:	2b30      	cmp	r3, #48	@ 0x30
 80060ae:	d86b      	bhi.n	8006188 <HAL_TIM_ConfigClockSource+0x170>
 80060b0:	2b20      	cmp	r3, #32
 80060b2:	d060      	beq.n	8006176 <HAL_TIM_ConfigClockSource+0x15e>
 80060b4:	2b20      	cmp	r3, #32
 80060b6:	d867      	bhi.n	8006188 <HAL_TIM_ConfigClockSource+0x170>
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d05c      	beq.n	8006176 <HAL_TIM_ConfigClockSource+0x15e>
 80060bc:	2b10      	cmp	r3, #16
 80060be:	d05a      	beq.n	8006176 <HAL_TIM_ConfigClockSource+0x15e>
 80060c0:	e062      	b.n	8006188 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060d2:	f000 f97d 	bl	80063d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68ba      	ldr	r2, [r7, #8]
 80060ec:	609a      	str	r2, [r3, #8]
      break;
 80060ee:	e04f      	b.n	8006190 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006100:	f000 f966 	bl	80063d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	689a      	ldr	r2, [r3, #8]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006112:	609a      	str	r2, [r3, #8]
      break;
 8006114:	e03c      	b.n	8006190 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006122:	461a      	mov	r2, r3
 8006124:	f000 f8da 	bl	80062dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2150      	movs	r1, #80	@ 0x50
 800612e:	4618      	mov	r0, r3
 8006130:	f000 f933 	bl	800639a <TIM_ITRx_SetConfig>
      break;
 8006134:	e02c      	b.n	8006190 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006142:	461a      	mov	r2, r3
 8006144:	f000 f8f9 	bl	800633a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2160      	movs	r1, #96	@ 0x60
 800614e:	4618      	mov	r0, r3
 8006150:	f000 f923 	bl	800639a <TIM_ITRx_SetConfig>
      break;
 8006154:	e01c      	b.n	8006190 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006162:	461a      	mov	r2, r3
 8006164:	f000 f8ba 	bl	80062dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2140      	movs	r1, #64	@ 0x40
 800616e:	4618      	mov	r0, r3
 8006170:	f000 f913 	bl	800639a <TIM_ITRx_SetConfig>
      break;
 8006174:	e00c      	b.n	8006190 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4619      	mov	r1, r3
 8006180:	4610      	mov	r0, r2
 8006182:	f000 f90a 	bl	800639a <TIM_ITRx_SetConfig>
      break;
 8006186:	e003      	b.n	8006190 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	73fb      	strb	r3, [r7, #15]
      break;
 800618c:	e000      	b.n	8006190 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800618e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}

080061aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061aa:	b480      	push	{r7}
 80061ac:	b083      	sub	sp, #12
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061b2:	bf00      	nop
 80061b4:	370c      	adds	r7, #12
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr

080061be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061be:	b480      	push	{r7}
 80061c0:	b083      	sub	sp, #12
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061c6:	bf00      	nop
 80061c8:	370c      	adds	r7, #12
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr

080061d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061d2:	b480      	push	{r7}
 80061d4:	b083      	sub	sp, #12
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061da:	bf00      	nop
 80061dc:	370c      	adds	r7, #12
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr

080061e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061e6:	b480      	push	{r7}
 80061e8:	b083      	sub	sp, #12
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061ee:	bf00      	nop
 80061f0:	370c      	adds	r7, #12
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
	...

080061fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a30      	ldr	r2, [pc, #192]	@ (80062d0 <TIM_Base_SetConfig+0xd4>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d003      	beq.n	800621c <TIM_Base_SetConfig+0x20>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800621a:	d108      	bne.n	800622e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006222:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	4313      	orrs	r3, r2
 800622c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a27      	ldr	r2, [pc, #156]	@ (80062d0 <TIM_Base_SetConfig+0xd4>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d00b      	beq.n	800624e <TIM_Base_SetConfig+0x52>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800623c:	d007      	beq.n	800624e <TIM_Base_SetConfig+0x52>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a24      	ldr	r2, [pc, #144]	@ (80062d4 <TIM_Base_SetConfig+0xd8>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d003      	beq.n	800624e <TIM_Base_SetConfig+0x52>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a23      	ldr	r2, [pc, #140]	@ (80062d8 <TIM_Base_SetConfig+0xdc>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d108      	bne.n	8006260 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006254:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	4313      	orrs	r3, r2
 800625e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	695b      	ldr	r3, [r3, #20]
 800626a:	4313      	orrs	r3, r2
 800626c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	689a      	ldr	r2, [r3, #8]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	4a12      	ldr	r2, [pc, #72]	@ (80062d0 <TIM_Base_SetConfig+0xd4>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d007      	beq.n	800629c <TIM_Base_SetConfig+0xa0>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	4a11      	ldr	r2, [pc, #68]	@ (80062d4 <TIM_Base_SetConfig+0xd8>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d003      	beq.n	800629c <TIM_Base_SetConfig+0xa0>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	4a10      	ldr	r2, [pc, #64]	@ (80062d8 <TIM_Base_SetConfig+0xdc>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d103      	bne.n	80062a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	691a      	ldr	r2, [r3, #16]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	f003 0301 	and.w	r3, r3, #1
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d105      	bne.n	80062c2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	f023 0201 	bic.w	r2, r3, #1
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	611a      	str	r2, [r3, #16]
  }
}
 80062c2:	bf00      	nop
 80062c4:	3714      	adds	r7, #20
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	40012c00 	.word	0x40012c00
 80062d4:	40014000 	.word	0x40014000
 80062d8:	40014400 	.word	0x40014400

080062dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062dc:	b480      	push	{r7}
 80062de:	b087      	sub	sp, #28
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	f023 0201 	bic.w	r2, r3, #1
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006306:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	011b      	lsls	r3, r3, #4
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	4313      	orrs	r3, r2
 8006310:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	f023 030a 	bic.w	r3, r3, #10
 8006318:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	4313      	orrs	r3, r2
 8006320:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	693a      	ldr	r2, [r7, #16]
 8006326:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	697a      	ldr	r2, [r7, #20]
 800632c:	621a      	str	r2, [r3, #32]
}
 800632e:	bf00      	nop
 8006330:	371c      	adds	r7, #28
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr

0800633a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800633a:	b480      	push	{r7}
 800633c:	b087      	sub	sp, #28
 800633e:	af00      	add	r7, sp, #0
 8006340:	60f8      	str	r0, [r7, #12]
 8006342:	60b9      	str	r1, [r7, #8]
 8006344:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6a1b      	ldr	r3, [r3, #32]
 800634a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6a1b      	ldr	r3, [r3, #32]
 8006350:	f023 0210 	bic.w	r2, r3, #16
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006364:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	031b      	lsls	r3, r3, #12
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	4313      	orrs	r3, r2
 800636e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006376:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	011b      	lsls	r3, r3, #4
 800637c:	697a      	ldr	r2, [r7, #20]
 800637e:	4313      	orrs	r3, r2
 8006380:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	693a      	ldr	r2, [r7, #16]
 8006386:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	697a      	ldr	r2, [r7, #20]
 800638c:	621a      	str	r2, [r3, #32]
}
 800638e:	bf00      	nop
 8006390:	371c      	adds	r7, #28
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr

0800639a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800639a:	b480      	push	{r7}
 800639c:	b085      	sub	sp, #20
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
 80063a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063b2:	683a      	ldr	r2, [r7, #0]
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	f043 0307 	orr.w	r3, r3, #7
 80063bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	68fa      	ldr	r2, [r7, #12]
 80063c2:	609a      	str	r2, [r3, #8]
}
 80063c4:	bf00      	nop
 80063c6:	3714      	adds	r7, #20
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b087      	sub	sp, #28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	60f8      	str	r0, [r7, #12]
 80063d8:	60b9      	str	r1, [r7, #8]
 80063da:	607a      	str	r2, [r7, #4]
 80063dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	021a      	lsls	r2, r3, #8
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	431a      	orrs	r2, r3
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	697a      	ldr	r2, [r7, #20]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	697a      	ldr	r2, [r7, #20]
 8006402:	609a      	str	r2, [r3, #8]
}
 8006404:	bf00      	nop
 8006406:	371c      	adds	r7, #28
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr

08006410 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006410:	b480      	push	{r7}
 8006412:	b085      	sub	sp, #20
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006420:	2b01      	cmp	r3, #1
 8006422:	d101      	bne.n	8006428 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006424:	2302      	movs	r3, #2
 8006426:	e04f      	b.n	80064c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2202      	movs	r2, #2
 8006434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a21      	ldr	r2, [pc, #132]	@ (80064d4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d108      	bne.n	8006464 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006458:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	4313      	orrs	r3, r2
 8006462:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800646a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	68fa      	ldr	r2, [r7, #12]
 8006472:	4313      	orrs	r3, r2
 8006474:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a14      	ldr	r2, [pc, #80]	@ (80064d4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d009      	beq.n	800649c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006490:	d004      	beq.n	800649c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a10      	ldr	r2, [pc, #64]	@ (80064d8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d10c      	bne.n	80064b6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	68ba      	ldr	r2, [r7, #8]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	68ba      	ldr	r2, [r7, #8]
 80064b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2201      	movs	r2, #1
 80064ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064c6:	2300      	movs	r3, #0
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3714      	adds	r7, #20
 80064cc:	46bd      	mov	sp, r7
 80064ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d2:	4770      	bx	lr
 80064d4:	40012c00 	.word	0x40012c00
 80064d8:	40014000 	.word	0x40014000

080064dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064f8:	bf00      	nop
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800650c:	bf00      	nop
 800650e:	370c      	adds	r7, #12
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr

08006518 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d101      	bne.n	800652a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e040      	b.n	80065ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800652e:	2b00      	cmp	r3, #0
 8006530:	d106      	bne.n	8006540 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f7fb fee4 	bl	8002308 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2224      	movs	r2, #36	@ 0x24
 8006544:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 0201 	bic.w	r2, r2, #1
 8006554:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800655a:	2b00      	cmp	r3, #0
 800655c:	d002      	beq.n	8006564 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 ffc0 	bl	80074e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f000 fd63 	bl	8007030 <UART_SetConfig>
 800656a:	4603      	mov	r3, r0
 800656c:	2b01      	cmp	r3, #1
 800656e:	d101      	bne.n	8006574 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e01b      	b.n	80065ac <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	685a      	ldr	r2, [r3, #4]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006582:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	689a      	ldr	r2, [r3, #8]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006592:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f042 0201 	orr.w	r2, r2, #1
 80065a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f001 f83f 	bl	8007628 <UART_CheckIdleState>
 80065aa:	4603      	mov	r3, r0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3708      	adds	r7, #8
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b08a      	sub	sp, #40	@ 0x28
 80065b8:	af02      	add	r7, sp, #8
 80065ba:	60f8      	str	r0, [r7, #12]
 80065bc:	60b9      	str	r1, [r7, #8]
 80065be:	603b      	str	r3, [r7, #0]
 80065c0:	4613      	mov	r3, r2
 80065c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065c8:	2b20      	cmp	r3, #32
 80065ca:	d177      	bne.n	80066bc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d002      	beq.n	80065d8 <HAL_UART_Transmit+0x24>
 80065d2:	88fb      	ldrh	r3, [r7, #6]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d101      	bne.n	80065dc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	e070      	b.n	80066be <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2200      	movs	r2, #0
 80065e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2221      	movs	r2, #33	@ 0x21
 80065e8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065ea:	f7fc ff37 	bl	800345c <HAL_GetTick>
 80065ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	88fa      	ldrh	r2, [r7, #6]
 80065f4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	88fa      	ldrh	r2, [r7, #6]
 80065fc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006608:	d108      	bne.n	800661c <HAL_UART_Transmit+0x68>
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d104      	bne.n	800661c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006612:	2300      	movs	r3, #0
 8006614:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	61bb      	str	r3, [r7, #24]
 800661a:	e003      	b.n	8006624 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006620:	2300      	movs	r3, #0
 8006622:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006624:	e02f      	b.n	8006686 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	9300      	str	r3, [sp, #0]
 800662a:	697b      	ldr	r3, [r7, #20]
 800662c:	2200      	movs	r2, #0
 800662e:	2180      	movs	r1, #128	@ 0x80
 8006630:	68f8      	ldr	r0, [r7, #12]
 8006632:	f001 f8a1 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d004      	beq.n	8006646 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2220      	movs	r2, #32
 8006640:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e03b      	b.n	80066be <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d10b      	bne.n	8006664 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	881a      	ldrh	r2, [r3, #0]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006658:	b292      	uxth	r2, r2
 800665a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	3302      	adds	r3, #2
 8006660:	61bb      	str	r3, [r7, #24]
 8006662:	e007      	b.n	8006674 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006664:	69fb      	ldr	r3, [r7, #28]
 8006666:	781a      	ldrb	r2, [r3, #0]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800666e:	69fb      	ldr	r3, [r7, #28]
 8006670:	3301      	adds	r3, #1
 8006672:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800667a:	b29b      	uxth	r3, r3
 800667c:	3b01      	subs	r3, #1
 800667e:	b29a      	uxth	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800668c:	b29b      	uxth	r3, r3
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1c9      	bne.n	8006626 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	2200      	movs	r2, #0
 800669a:	2140      	movs	r1, #64	@ 0x40
 800669c:	68f8      	ldr	r0, [r7, #12]
 800669e:	f001 f86b 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d004      	beq.n	80066b2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2220      	movs	r2, #32
 80066ac:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80066ae:	2303      	movs	r3, #3
 80066b0:	e005      	b.n	80066be <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2220      	movs	r2, #32
 80066b6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80066b8:	2300      	movs	r3, #0
 80066ba:	e000      	b.n	80066be <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80066bc:	2302      	movs	r3, #2
  }
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3720      	adds	r7, #32
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
	...

080066c8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b08a      	sub	sp, #40	@ 0x28
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	4613      	mov	r3, r2
 80066d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066da:	2b20      	cmp	r3, #32
 80066dc:	d165      	bne.n	80067aa <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d002      	beq.n	80066ea <HAL_UART_Transmit_DMA+0x22>
 80066e4:	88fb      	ldrh	r3, [r7, #6]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d101      	bne.n	80066ee <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e05e      	b.n	80067ac <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	68ba      	ldr	r2, [r7, #8]
 80066f2:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	88fa      	ldrh	r2, [r7, #6]
 80066f8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	88fa      	ldrh	r2, [r7, #6]
 8006700:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2221      	movs	r2, #33	@ 0x21
 8006710:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006716:	2b00      	cmp	r3, #0
 8006718:	d027      	beq.n	800676a <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800671e:	4a25      	ldr	r2, [pc, #148]	@ (80067b4 <HAL_UART_Transmit_DMA+0xec>)
 8006720:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006726:	4a24      	ldr	r2, [pc, #144]	@ (80067b8 <HAL_UART_Transmit_DMA+0xf0>)
 8006728:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800672e:	4a23      	ldr	r2, [pc, #140]	@ (80067bc <HAL_UART_Transmit_DMA+0xf4>)
 8006730:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006736:	2200      	movs	r2, #0
 8006738:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006742:	4619      	mov	r1, r3
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	3328      	adds	r3, #40	@ 0x28
 800674a:	461a      	mov	r2, r3
 800674c:	88fb      	ldrh	r3, [r7, #6]
 800674e:	f7fd f88b 	bl	8003868 <HAL_DMA_Start_IT>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d008      	beq.n	800676a <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2210      	movs	r2, #16
 800675c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2220      	movs	r2, #32
 8006764:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e020      	b.n	80067ac <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2240      	movs	r2, #64	@ 0x40
 8006770:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	3308      	adds	r3, #8
 8006778:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	e853 3f00 	ldrex	r3, [r3]
 8006780:	613b      	str	r3, [r7, #16]
   return(result);
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006788:	627b      	str	r3, [r7, #36]	@ 0x24
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	3308      	adds	r3, #8
 8006790:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006792:	623a      	str	r2, [r7, #32]
 8006794:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006796:	69f9      	ldr	r1, [r7, #28]
 8006798:	6a3a      	ldr	r2, [r7, #32]
 800679a:	e841 2300 	strex	r3, r2, [r1]
 800679e:	61bb      	str	r3, [r7, #24]
   return(result);
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1e5      	bne.n	8006772 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 80067a6:	2300      	movs	r3, #0
 80067a8:	e000      	b.n	80067ac <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 80067aa:	2302      	movs	r3, #2
  }
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3728      	adds	r7, #40	@ 0x28
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}
 80067b4:	08007aa9 	.word	0x08007aa9
 80067b8:	08007b43 	.word	0x08007b43
 80067bc:	08007cc9 	.word	0x08007cc9

080067c0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b08a      	sub	sp, #40	@ 0x28
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	4613      	mov	r3, r2
 80067cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067d4:	2b20      	cmp	r3, #32
 80067d6:	d137      	bne.n	8006848 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d002      	beq.n	80067e4 <HAL_UART_Receive_DMA+0x24>
 80067de:	88fb      	ldrh	r3, [r7, #6]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d101      	bne.n	80067e8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	e030      	b.n	800684a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2200      	movs	r2, #0
 80067ec:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a18      	ldr	r2, [pc, #96]	@ (8006854 <HAL_UART_Receive_DMA+0x94>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d01f      	beq.n	8006838 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006802:	2b00      	cmp	r3, #0
 8006804:	d018      	beq.n	8006838 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	e853 3f00 	ldrex	r3, [r3]
 8006812:	613b      	str	r3, [r7, #16]
   return(result);
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800681a:	627b      	str	r3, [r7, #36]	@ 0x24
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	461a      	mov	r2, r3
 8006822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006824:	623b      	str	r3, [r7, #32]
 8006826:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006828:	69f9      	ldr	r1, [r7, #28]
 800682a:	6a3a      	ldr	r2, [r7, #32]
 800682c:	e841 2300 	strex	r3, r2, [r1]
 8006830:	61bb      	str	r3, [r7, #24]
   return(result);
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d1e6      	bne.n	8006806 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006838:	88fb      	ldrh	r3, [r7, #6]
 800683a:	461a      	mov	r2, r3
 800683c:	68b9      	ldr	r1, [r7, #8]
 800683e:	68f8      	ldr	r0, [r7, #12]
 8006840:	f001 f808 	bl	8007854 <UART_Start_Receive_DMA>
 8006844:	4603      	mov	r3, r0
 8006846:	e000      	b.n	800684a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006848:	2302      	movs	r3, #2
  }
}
 800684a:	4618      	mov	r0, r3
 800684c:	3728      	adds	r7, #40	@ 0x28
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}
 8006852:	bf00      	nop
 8006854:	40008000 	.word	0x40008000

08006858 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b09a      	sub	sp, #104	@ 0x68
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
#else
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006866:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006868:	e853 3f00 	ldrex	r3, [r3]
 800686c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800686e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006870:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006874:	667b      	str	r3, [r7, #100]	@ 0x64
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	461a      	mov	r2, r3
 800687c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800687e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006880:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006882:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006884:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006886:	e841 2300 	strex	r3, r2, [r1]
 800688a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800688c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800688e:	2b00      	cmp	r3, #0
 8006890:	d1e6      	bne.n	8006860 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	3308      	adds	r3, #8
 8006898:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800689a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800689c:	e853 3f00 	ldrex	r3, [r3]
 80068a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80068a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a4:	f023 0301 	bic.w	r3, r3, #1
 80068a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	3308      	adds	r3, #8
 80068b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80068b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80068b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80068b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80068ba:	e841 2300 	strex	r3, r2, [r1]
 80068be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80068c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1e5      	bne.n	8006892 <HAL_UART_AbortReceive+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d118      	bne.n	8006900 <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d4:	6a3b      	ldr	r3, [r7, #32]
 80068d6:	e853 3f00 	ldrex	r3, [r3]
 80068da:	61fb      	str	r3, [r7, #28]
   return(result);
 80068dc:	69fb      	ldr	r3, [r7, #28]
 80068de:	f023 0310 	bic.w	r3, r3, #16
 80068e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	461a      	mov	r2, r3
 80068ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068ee:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80068f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80068f4:	e841 2300 	strex	r3, r2, [r1]
 80068f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1e6      	bne.n	80068ce <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800690a:	2b40      	cmp	r3, #64	@ 0x40
 800690c:	d137      	bne.n	800697e <HAL_UART_AbortReceive+0x126>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	3308      	adds	r3, #8
 8006914:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	e853 3f00 	ldrex	r3, [r3]
 800691c:	60bb      	str	r3, [r7, #8]
   return(result);
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006924:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	3308      	adds	r3, #8
 800692c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800692e:	61ba      	str	r2, [r7, #24]
 8006930:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006932:	6979      	ldr	r1, [r7, #20]
 8006934:	69ba      	ldr	r2, [r7, #24]
 8006936:	e841 2300 	strex	r3, r2, [r1]
 800693a:	613b      	str	r3, [r7, #16]
   return(result);
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1e5      	bne.n	800690e <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006946:	2b00      	cmp	r3, #0
 8006948:	d019      	beq.n	800697e <HAL_UART_AbortReceive+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800694e:	2200      	movs	r2, #0
 8006950:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006956:	4618      	mov	r0, r3
 8006958:	f7fc ffe6 	bl	8003928 <HAL_DMA_Abort>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00d      	beq.n	800697e <HAL_UART_AbortReceive+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006966:	4618      	mov	r0, r3
 8006968:	f7fd f90c 	bl	8003b84 <HAL_DMA_GetError>
 800696c:	4603      	mov	r3, r0
 800696e:	2b20      	cmp	r3, #32
 8006970:	d105      	bne.n	800697e <HAL_UART_AbortReceive+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2210      	movs	r2, #16
 8006976:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800697a:	2303      	movs	r3, #3
 800697c:	e019      	b.n	80069b2 <HAL_UART_AbortReceive+0x15a>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	220f      	movs	r2, #15
 800698c:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	8b1b      	ldrh	r3, [r3, #24]
 8006994:	b29a      	uxth	r2, r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f042 0208 	orr.w	r2, r2, #8
 800699e:	b292      	uxth	r2, r2
 80069a0:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2220      	movs	r2, #32
 80069a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	661a      	str	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3768      	adds	r7, #104	@ 0x68
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
	...

080069bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b0ba      	sub	sp, #232	@ 0xe8
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	69db      	ldr	r3, [r3, #28]
 80069ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80069e2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80069e6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80069ea:	4013      	ands	r3, r2
 80069ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80069f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d115      	bne.n	8006a24 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80069f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069fc:	f003 0320 	and.w	r3, r3, #32
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d00f      	beq.n	8006a24 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006a04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a08:	f003 0320 	and.w	r3, r3, #32
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d009      	beq.n	8006a24 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f000 82ca 	beq.w	8006fae <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	4798      	blx	r3
      }
      return;
 8006a22:	e2c4      	b.n	8006fae <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006a24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	f000 8117 	beq.w	8006c5c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006a2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a32:	f003 0301 	and.w	r3, r3, #1
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d106      	bne.n	8006a48 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006a3a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006a3e:	4b85      	ldr	r3, [pc, #532]	@ (8006c54 <HAL_UART_IRQHandler+0x298>)
 8006a40:	4013      	ands	r3, r2
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	f000 810a 	beq.w	8006c5c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a4c:	f003 0301 	and.w	r3, r3, #1
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d011      	beq.n	8006a78 <HAL_UART_IRQHandler+0xbc>
 8006a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d00b      	beq.n	8006a78 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2201      	movs	r2, #1
 8006a66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a6e:	f043 0201 	orr.w	r2, r3, #1
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a7c:	f003 0302 	and.w	r3, r3, #2
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d011      	beq.n	8006aa8 <HAL_UART_IRQHandler+0xec>
 8006a84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a88:	f003 0301 	and.w	r3, r3, #1
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00b      	beq.n	8006aa8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2202      	movs	r2, #2
 8006a96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a9e:	f043 0204 	orr.w	r2, r3, #4
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006aac:	f003 0304 	and.w	r3, r3, #4
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d011      	beq.n	8006ad8 <HAL_UART_IRQHandler+0x11c>
 8006ab4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ab8:	f003 0301 	and.w	r3, r3, #1
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d00b      	beq.n	8006ad8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	2204      	movs	r2, #4
 8006ac6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ace:	f043 0202 	orr.w	r2, r3, #2
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006adc:	f003 0308 	and.w	r3, r3, #8
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d017      	beq.n	8006b14 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ae8:	f003 0320 	and.w	r3, r3, #32
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d105      	bne.n	8006afc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006af0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006af4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d00b      	beq.n	8006b14 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2208      	movs	r2, #8
 8006b02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b0a:	f043 0208 	orr.w	r2, r3, #8
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006b14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d012      	beq.n	8006b46 <HAL_UART_IRQHandler+0x18a>
 8006b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d00c      	beq.n	8006b46 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b3c:	f043 0220 	orr.w	r2, r3, #32
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 8230 	beq.w	8006fb2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b56:	f003 0320 	and.w	r3, r3, #32
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00d      	beq.n	8006b7a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006b5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b62:	f003 0320 	and.w	r3, r3, #32
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d007      	beq.n	8006b7a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d003      	beq.n	8006b7a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b80:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b8e:	2b40      	cmp	r3, #64	@ 0x40
 8006b90:	d005      	beq.n	8006b9e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b96:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d04f      	beq.n	8006c3e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 ff1e 	bl	80079e0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bae:	2b40      	cmp	r3, #64	@ 0x40
 8006bb0:	d141      	bne.n	8006c36 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	3308      	adds	r3, #8
 8006bb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006bc0:	e853 3f00 	ldrex	r3, [r3]
 8006bc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006bc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006bcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	3308      	adds	r3, #8
 8006bda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006bde:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006be2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006bea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006bee:	e841 2300 	strex	r3, r2, [r1]
 8006bf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006bf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1d9      	bne.n	8006bb2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d013      	beq.n	8006c2e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c0a:	4a13      	ldr	r2, [pc, #76]	@ (8006c58 <HAL_UART_IRQHandler+0x29c>)
 8006c0c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7fc fec6 	bl	80039a4 <HAL_DMA_Abort_IT>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d017      	beq.n	8006c4e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006c28:	4610      	mov	r0, r2
 8006c2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c2c:	e00f      	b.n	8006c4e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 f9e8 	bl	8007004 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c34:	e00b      	b.n	8006c4e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f000 f9e4 	bl	8007004 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c3c:	e007      	b.n	8006c4e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f000 f9e0 	bl	8007004 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006c4c:	e1b1      	b.n	8006fb2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c4e:	bf00      	nop
    return;
 8006c50:	e1af      	b.n	8006fb2 <HAL_UART_IRQHandler+0x5f6>
 8006c52:	bf00      	nop
 8006c54:	04000120 	.word	0x04000120
 8006c58:	08007d47 	.word	0x08007d47

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	f040 816a 	bne.w	8006f3a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c6a:	f003 0310 	and.w	r3, r3, #16
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	f000 8163 	beq.w	8006f3a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c78:	f003 0310 	and.w	r3, r3, #16
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	f000 815c 	beq.w	8006f3a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2210      	movs	r2, #16
 8006c88:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c94:	2b40      	cmp	r3, #64	@ 0x40
 8006c96:	f040 80d4 	bne.w	8006e42 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ca6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	f000 80ad 	beq.w	8006e0a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006cb6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	f080 80a5 	bcs.w	8006e0a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cc6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 0320 	and.w	r3, r3, #32
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	f040 8086 	bne.w	8006de8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ce8:	e853 3f00 	ldrex	r3, [r3]
 8006cec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006cf0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006cf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cf8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	461a      	mov	r2, r3
 8006d02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006d06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d0a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006d12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006d16:	e841 2300 	strex	r3, r2, [r1]
 8006d1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006d1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d1da      	bne.n	8006cdc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	3308      	adds	r3, #8
 8006d2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d30:	e853 3f00 	ldrex	r3, [r3]
 8006d34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006d36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d38:	f023 0301 	bic.w	r3, r3, #1
 8006d3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	3308      	adds	r3, #8
 8006d46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006d4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006d4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006d52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006d56:	e841 2300 	strex	r3, r2, [r1]
 8006d5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006d5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d1e1      	bne.n	8006d26 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	3308      	adds	r3, #8
 8006d68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d6c:	e853 3f00 	ldrex	r3, [r3]
 8006d70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006d72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	3308      	adds	r3, #8
 8006d82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006d86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006d8e:	e841 2300 	strex	r3, r2, [r1]
 8006d92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d1e3      	bne.n	8006d62 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2220      	movs	r2, #32
 8006d9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006db0:	e853 3f00 	ldrex	r3, [r3]
 8006db4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006db6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006db8:	f023 0310 	bic.w	r3, r3, #16
 8006dbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006dcc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006dd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006dd2:	e841 2300 	strex	r3, r2, [r1]
 8006dd6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006dd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d1e4      	bne.n	8006da8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7fc fda0 	bl	8003928 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2202      	movs	r2, #2
 8006dec:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	4619      	mov	r1, r3
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 f908 	bl	8007018 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006e08:	e0d5      	b.n	8006fb6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006e10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006e14:	429a      	cmp	r2, r3
 8006e16:	f040 80ce 	bne.w	8006fb6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f003 0320 	and.w	r3, r3, #32
 8006e26:	2b20      	cmp	r3, #32
 8006e28:	f040 80c5 	bne.w	8006fb6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2202      	movs	r2, #2
 8006e30:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006e38:	4619      	mov	r1, r3
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 f8ec 	bl	8007018 <HAL_UARTEx_RxEventCallback>
      return;
 8006e40:	e0b9      	b.n	8006fb6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	f000 80ab 	beq.w	8006fba <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8006e64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	f000 80a6 	beq.w	8006fba <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e76:	e853 3f00 	ldrex	r3, [r3]
 8006e7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006e90:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e92:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e98:	e841 2300 	strex	r3, r2, [r1]
 8006e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1e4      	bne.n	8006e6e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	3308      	adds	r3, #8
 8006eaa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eae:	e853 3f00 	ldrex	r3, [r3]
 8006eb2:	623b      	str	r3, [r7, #32]
   return(result);
 8006eb4:	6a3b      	ldr	r3, [r7, #32]
 8006eb6:	f023 0301 	bic.w	r3, r3, #1
 8006eba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3308      	adds	r3, #8
 8006ec4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ec8:	633a      	str	r2, [r7, #48]	@ 0x30
 8006eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ecc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ece:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ed0:	e841 2300 	strex	r3, r2, [r1]
 8006ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d1e3      	bne.n	8006ea4 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2220      	movs	r2, #32
 8006ee0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	e853 3f00 	ldrex	r3, [r3]
 8006efc:	60fb      	str	r3, [r7, #12]
   return(result);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f023 0310 	bic.w	r3, r3, #16
 8006f04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	461a      	mov	r2, r3
 8006f0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006f12:	61fb      	str	r3, [r7, #28]
 8006f14:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f16:	69b9      	ldr	r1, [r7, #24]
 8006f18:	69fa      	ldr	r2, [r7, #28]
 8006f1a:	e841 2300 	strex	r3, r2, [r1]
 8006f1e:	617b      	str	r3, [r7, #20]
   return(result);
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d1e4      	bne.n	8006ef0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2202      	movs	r2, #2
 8006f2a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006f2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f30:	4619      	mov	r1, r3
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 f870 	bl	8007018 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006f38:	e03f      	b.n	8006fba <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00e      	beq.n	8006f64 <HAL_UART_IRQHandler+0x5a8>
 8006f46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d008      	beq.n	8006f64 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006f5a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 ff32 	bl	8007dc6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f62:	e02d      	b.n	8006fc0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006f64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d00e      	beq.n	8006f8e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006f70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d008      	beq.n	8006f8e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d01c      	beq.n	8006fbe <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	4798      	blx	r3
    }
    return;
 8006f8c:	e017      	b.n	8006fbe <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d012      	beq.n	8006fc0 <HAL_UART_IRQHandler+0x604>
 8006f9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00c      	beq.n	8006fc0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 fee3 	bl	8007d72 <UART_EndTransmit_IT>
    return;
 8006fac:	e008      	b.n	8006fc0 <HAL_UART_IRQHandler+0x604>
      return;
 8006fae:	bf00      	nop
 8006fb0:	e006      	b.n	8006fc0 <HAL_UART_IRQHandler+0x604>
    return;
 8006fb2:	bf00      	nop
 8006fb4:	e004      	b.n	8006fc0 <HAL_UART_IRQHandler+0x604>
      return;
 8006fb6:	bf00      	nop
 8006fb8:	e002      	b.n	8006fc0 <HAL_UART_IRQHandler+0x604>
      return;
 8006fba:	bf00      	nop
 8006fbc:	e000      	b.n	8006fc0 <HAL_UART_IRQHandler+0x604>
    return;
 8006fbe:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006fc0:	37e8      	adds	r7, #232	@ 0xe8
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	bf00      	nop

08006fc8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b083      	sub	sp, #12
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006fe4:	bf00      	nop
 8006fe6:	370c      	adds	r7, #12
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006ff8:	bf00      	nop
 8006ffa:	370c      	adds	r7, #12
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr

08007004 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800700c:	bf00      	nop
 800700e:	370c      	adds	r7, #12
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007018:	b480      	push	{r7}
 800701a:	b083      	sub	sp, #12
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	460b      	mov	r3, r1
 8007022:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007024:	bf00      	nop
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr

08007030 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007034:	b08a      	sub	sp, #40	@ 0x28
 8007036:	af00      	add	r7, sp, #0
 8007038:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800703a:	2300      	movs	r3, #0
 800703c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	689a      	ldr	r2, [r3, #8]
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	691b      	ldr	r3, [r3, #16]
 8007048:	431a      	orrs	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	695b      	ldr	r3, [r3, #20]
 800704e:	431a      	orrs	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	69db      	ldr	r3, [r3, #28]
 8007054:	4313      	orrs	r3, r2
 8007056:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	4b9e      	ldr	r3, [pc, #632]	@ (80072d8 <UART_SetConfig+0x2a8>)
 8007060:	4013      	ands	r3, r2
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	6812      	ldr	r2, [r2, #0]
 8007066:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007068:	430b      	orrs	r3, r1
 800706a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	68da      	ldr	r2, [r3, #12]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	430a      	orrs	r2, r1
 8007080:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	699b      	ldr	r3, [r3, #24]
 8007086:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a93      	ldr	r2, [pc, #588]	@ (80072dc <UART_SetConfig+0x2ac>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d004      	beq.n	800709c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6a1b      	ldr	r3, [r3, #32]
 8007096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007098:	4313      	orrs	r3, r2
 800709a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070ac:	430a      	orrs	r2, r1
 80070ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a8a      	ldr	r2, [pc, #552]	@ (80072e0 <UART_SetConfig+0x2b0>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d126      	bne.n	8007108 <UART_SetConfig+0xd8>
 80070ba:	4b8a      	ldr	r3, [pc, #552]	@ (80072e4 <UART_SetConfig+0x2b4>)
 80070bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070c0:	f003 0303 	and.w	r3, r3, #3
 80070c4:	2b03      	cmp	r3, #3
 80070c6:	d81b      	bhi.n	8007100 <UART_SetConfig+0xd0>
 80070c8:	a201      	add	r2, pc, #4	@ (adr r2, 80070d0 <UART_SetConfig+0xa0>)
 80070ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ce:	bf00      	nop
 80070d0:	080070e1 	.word	0x080070e1
 80070d4:	080070f1 	.word	0x080070f1
 80070d8:	080070e9 	.word	0x080070e9
 80070dc:	080070f9 	.word	0x080070f9
 80070e0:	2301      	movs	r3, #1
 80070e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070e6:	e0ab      	b.n	8007240 <UART_SetConfig+0x210>
 80070e8:	2302      	movs	r3, #2
 80070ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070ee:	e0a7      	b.n	8007240 <UART_SetConfig+0x210>
 80070f0:	2304      	movs	r3, #4
 80070f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070f6:	e0a3      	b.n	8007240 <UART_SetConfig+0x210>
 80070f8:	2308      	movs	r3, #8
 80070fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070fe:	e09f      	b.n	8007240 <UART_SetConfig+0x210>
 8007100:	2310      	movs	r3, #16
 8007102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007106:	e09b      	b.n	8007240 <UART_SetConfig+0x210>
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a76      	ldr	r2, [pc, #472]	@ (80072e8 <UART_SetConfig+0x2b8>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d138      	bne.n	8007184 <UART_SetConfig+0x154>
 8007112:	4b74      	ldr	r3, [pc, #464]	@ (80072e4 <UART_SetConfig+0x2b4>)
 8007114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007118:	f003 030c 	and.w	r3, r3, #12
 800711c:	2b0c      	cmp	r3, #12
 800711e:	d82d      	bhi.n	800717c <UART_SetConfig+0x14c>
 8007120:	a201      	add	r2, pc, #4	@ (adr r2, 8007128 <UART_SetConfig+0xf8>)
 8007122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007126:	bf00      	nop
 8007128:	0800715d 	.word	0x0800715d
 800712c:	0800717d 	.word	0x0800717d
 8007130:	0800717d 	.word	0x0800717d
 8007134:	0800717d 	.word	0x0800717d
 8007138:	0800716d 	.word	0x0800716d
 800713c:	0800717d 	.word	0x0800717d
 8007140:	0800717d 	.word	0x0800717d
 8007144:	0800717d 	.word	0x0800717d
 8007148:	08007165 	.word	0x08007165
 800714c:	0800717d 	.word	0x0800717d
 8007150:	0800717d 	.word	0x0800717d
 8007154:	0800717d 	.word	0x0800717d
 8007158:	08007175 	.word	0x08007175
 800715c:	2300      	movs	r3, #0
 800715e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007162:	e06d      	b.n	8007240 <UART_SetConfig+0x210>
 8007164:	2302      	movs	r3, #2
 8007166:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800716a:	e069      	b.n	8007240 <UART_SetConfig+0x210>
 800716c:	2304      	movs	r3, #4
 800716e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007172:	e065      	b.n	8007240 <UART_SetConfig+0x210>
 8007174:	2308      	movs	r3, #8
 8007176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800717a:	e061      	b.n	8007240 <UART_SetConfig+0x210>
 800717c:	2310      	movs	r3, #16
 800717e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007182:	e05d      	b.n	8007240 <UART_SetConfig+0x210>
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a58      	ldr	r2, [pc, #352]	@ (80072ec <UART_SetConfig+0x2bc>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d125      	bne.n	80071da <UART_SetConfig+0x1aa>
 800718e:	4b55      	ldr	r3, [pc, #340]	@ (80072e4 <UART_SetConfig+0x2b4>)
 8007190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007194:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007198:	2b30      	cmp	r3, #48	@ 0x30
 800719a:	d016      	beq.n	80071ca <UART_SetConfig+0x19a>
 800719c:	2b30      	cmp	r3, #48	@ 0x30
 800719e:	d818      	bhi.n	80071d2 <UART_SetConfig+0x1a2>
 80071a0:	2b20      	cmp	r3, #32
 80071a2:	d00a      	beq.n	80071ba <UART_SetConfig+0x18a>
 80071a4:	2b20      	cmp	r3, #32
 80071a6:	d814      	bhi.n	80071d2 <UART_SetConfig+0x1a2>
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d002      	beq.n	80071b2 <UART_SetConfig+0x182>
 80071ac:	2b10      	cmp	r3, #16
 80071ae:	d008      	beq.n	80071c2 <UART_SetConfig+0x192>
 80071b0:	e00f      	b.n	80071d2 <UART_SetConfig+0x1a2>
 80071b2:	2300      	movs	r3, #0
 80071b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071b8:	e042      	b.n	8007240 <UART_SetConfig+0x210>
 80071ba:	2302      	movs	r3, #2
 80071bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071c0:	e03e      	b.n	8007240 <UART_SetConfig+0x210>
 80071c2:	2304      	movs	r3, #4
 80071c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071c8:	e03a      	b.n	8007240 <UART_SetConfig+0x210>
 80071ca:	2308      	movs	r3, #8
 80071cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071d0:	e036      	b.n	8007240 <UART_SetConfig+0x210>
 80071d2:	2310      	movs	r3, #16
 80071d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071d8:	e032      	b.n	8007240 <UART_SetConfig+0x210>
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a3f      	ldr	r2, [pc, #252]	@ (80072dc <UART_SetConfig+0x2ac>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d12a      	bne.n	800723a <UART_SetConfig+0x20a>
 80071e4:	4b3f      	ldr	r3, [pc, #252]	@ (80072e4 <UART_SetConfig+0x2b4>)
 80071e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071ea:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80071ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071f2:	d01a      	beq.n	800722a <UART_SetConfig+0x1fa>
 80071f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071f8:	d81b      	bhi.n	8007232 <UART_SetConfig+0x202>
 80071fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071fe:	d00c      	beq.n	800721a <UART_SetConfig+0x1ea>
 8007200:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007204:	d815      	bhi.n	8007232 <UART_SetConfig+0x202>
 8007206:	2b00      	cmp	r3, #0
 8007208:	d003      	beq.n	8007212 <UART_SetConfig+0x1e2>
 800720a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800720e:	d008      	beq.n	8007222 <UART_SetConfig+0x1f2>
 8007210:	e00f      	b.n	8007232 <UART_SetConfig+0x202>
 8007212:	2300      	movs	r3, #0
 8007214:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007218:	e012      	b.n	8007240 <UART_SetConfig+0x210>
 800721a:	2302      	movs	r3, #2
 800721c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007220:	e00e      	b.n	8007240 <UART_SetConfig+0x210>
 8007222:	2304      	movs	r3, #4
 8007224:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007228:	e00a      	b.n	8007240 <UART_SetConfig+0x210>
 800722a:	2308      	movs	r3, #8
 800722c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007230:	e006      	b.n	8007240 <UART_SetConfig+0x210>
 8007232:	2310      	movs	r3, #16
 8007234:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007238:	e002      	b.n	8007240 <UART_SetConfig+0x210>
 800723a:	2310      	movs	r3, #16
 800723c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a25      	ldr	r2, [pc, #148]	@ (80072dc <UART_SetConfig+0x2ac>)
 8007246:	4293      	cmp	r3, r2
 8007248:	f040 808a 	bne.w	8007360 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800724c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007250:	2b08      	cmp	r3, #8
 8007252:	d824      	bhi.n	800729e <UART_SetConfig+0x26e>
 8007254:	a201      	add	r2, pc, #4	@ (adr r2, 800725c <UART_SetConfig+0x22c>)
 8007256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800725a:	bf00      	nop
 800725c:	08007281 	.word	0x08007281
 8007260:	0800729f 	.word	0x0800729f
 8007264:	08007289 	.word	0x08007289
 8007268:	0800729f 	.word	0x0800729f
 800726c:	0800728f 	.word	0x0800728f
 8007270:	0800729f 	.word	0x0800729f
 8007274:	0800729f 	.word	0x0800729f
 8007278:	0800729f 	.word	0x0800729f
 800727c:	08007297 	.word	0x08007297
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007280:	f7fd fc5e 	bl	8004b40 <HAL_RCC_GetPCLK1Freq>
 8007284:	61f8      	str	r0, [r7, #28]
        break;
 8007286:	e010      	b.n	80072aa <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007288:	4b19      	ldr	r3, [pc, #100]	@ (80072f0 <UART_SetConfig+0x2c0>)
 800728a:	61fb      	str	r3, [r7, #28]
        break;
 800728c:	e00d      	b.n	80072aa <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800728e:	f7fd fbbf 	bl	8004a10 <HAL_RCC_GetSysClockFreq>
 8007292:	61f8      	str	r0, [r7, #28]
        break;
 8007294:	e009      	b.n	80072aa <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007296:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800729a:	61fb      	str	r3, [r7, #28]
        break;
 800729c:	e005      	b.n	80072aa <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800729e:	2300      	movs	r3, #0
 80072a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80072a8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80072aa:	69fb      	ldr	r3, [r7, #28]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f000 8109 	beq.w	80074c4 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	685a      	ldr	r2, [r3, #4]
 80072b6:	4613      	mov	r3, r2
 80072b8:	005b      	lsls	r3, r3, #1
 80072ba:	4413      	add	r3, r2
 80072bc:	69fa      	ldr	r2, [r7, #28]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d305      	bcc.n	80072ce <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80072c8:	69fa      	ldr	r2, [r7, #28]
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d912      	bls.n	80072f4 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80072d4:	e0f6      	b.n	80074c4 <UART_SetConfig+0x494>
 80072d6:	bf00      	nop
 80072d8:	efff69f3 	.word	0xefff69f3
 80072dc:	40008000 	.word	0x40008000
 80072e0:	40013800 	.word	0x40013800
 80072e4:	40021000 	.word	0x40021000
 80072e8:	40004400 	.word	0x40004400
 80072ec:	40004800 	.word	0x40004800
 80072f0:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	2200      	movs	r2, #0
 80072f8:	461c      	mov	r4, r3
 80072fa:	4615      	mov	r5, r2
 80072fc:	f04f 0200 	mov.w	r2, #0
 8007300:	f04f 0300 	mov.w	r3, #0
 8007304:	022b      	lsls	r3, r5, #8
 8007306:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800730a:	0222      	lsls	r2, r4, #8
 800730c:	68f9      	ldr	r1, [r7, #12]
 800730e:	6849      	ldr	r1, [r1, #4]
 8007310:	0849      	lsrs	r1, r1, #1
 8007312:	2000      	movs	r0, #0
 8007314:	4688      	mov	r8, r1
 8007316:	4681      	mov	r9, r0
 8007318:	eb12 0a08 	adds.w	sl, r2, r8
 800731c:	eb43 0b09 	adc.w	fp, r3, r9
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	603b      	str	r3, [r7, #0]
 8007328:	607a      	str	r2, [r7, #4]
 800732a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800732e:	4650      	mov	r0, sl
 8007330:	4659      	mov	r1, fp
 8007332:	f7f9 fca9 	bl	8000c88 <__aeabi_uldivmod>
 8007336:	4602      	mov	r2, r0
 8007338:	460b      	mov	r3, r1
 800733a:	4613      	mov	r3, r2
 800733c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007344:	d308      	bcc.n	8007358 <UART_SetConfig+0x328>
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800734c:	d204      	bcs.n	8007358 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	69ba      	ldr	r2, [r7, #24]
 8007354:	60da      	str	r2, [r3, #12]
 8007356:	e0b5      	b.n	80074c4 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800735e:	e0b1      	b.n	80074c4 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	69db      	ldr	r3, [r3, #28]
 8007364:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007368:	d15d      	bne.n	8007426 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800736a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800736e:	2b08      	cmp	r3, #8
 8007370:	d827      	bhi.n	80073c2 <UART_SetConfig+0x392>
 8007372:	a201      	add	r2, pc, #4	@ (adr r2, 8007378 <UART_SetConfig+0x348>)
 8007374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007378:	0800739d 	.word	0x0800739d
 800737c:	080073a5 	.word	0x080073a5
 8007380:	080073ad 	.word	0x080073ad
 8007384:	080073c3 	.word	0x080073c3
 8007388:	080073b3 	.word	0x080073b3
 800738c:	080073c3 	.word	0x080073c3
 8007390:	080073c3 	.word	0x080073c3
 8007394:	080073c3 	.word	0x080073c3
 8007398:	080073bb 	.word	0x080073bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800739c:	f7fd fbd0 	bl	8004b40 <HAL_RCC_GetPCLK1Freq>
 80073a0:	61f8      	str	r0, [r7, #28]
        break;
 80073a2:	e014      	b.n	80073ce <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073a4:	f7fd fbe2 	bl	8004b6c <HAL_RCC_GetPCLK2Freq>
 80073a8:	61f8      	str	r0, [r7, #28]
        break;
 80073aa:	e010      	b.n	80073ce <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073ac:	4b4c      	ldr	r3, [pc, #304]	@ (80074e0 <UART_SetConfig+0x4b0>)
 80073ae:	61fb      	str	r3, [r7, #28]
        break;
 80073b0:	e00d      	b.n	80073ce <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073b2:	f7fd fb2d 	bl	8004a10 <HAL_RCC_GetSysClockFreq>
 80073b6:	61f8      	str	r0, [r7, #28]
        break;
 80073b8:	e009      	b.n	80073ce <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073be:	61fb      	str	r3, [r7, #28]
        break;
 80073c0:	e005      	b.n	80073ce <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 80073c2:	2300      	movs	r3, #0
 80073c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80073cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d077      	beq.n	80074c4 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073d4:	69fb      	ldr	r3, [r7, #28]
 80073d6:	005a      	lsls	r2, r3, #1
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	085b      	lsrs	r3, r3, #1
 80073de:	441a      	add	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80073e8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	2b0f      	cmp	r3, #15
 80073ee:	d916      	bls.n	800741e <UART_SetConfig+0x3ee>
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073f6:	d212      	bcs.n	800741e <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073f8:	69bb      	ldr	r3, [r7, #24]
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	f023 030f 	bic.w	r3, r3, #15
 8007400:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	085b      	lsrs	r3, r3, #1
 8007406:	b29b      	uxth	r3, r3
 8007408:	f003 0307 	and.w	r3, r3, #7
 800740c:	b29a      	uxth	r2, r3
 800740e:	8afb      	ldrh	r3, [r7, #22]
 8007410:	4313      	orrs	r3, r2
 8007412:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	8afa      	ldrh	r2, [r7, #22]
 800741a:	60da      	str	r2, [r3, #12]
 800741c:	e052      	b.n	80074c4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007424:	e04e      	b.n	80074c4 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007426:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800742a:	2b08      	cmp	r3, #8
 800742c:	d827      	bhi.n	800747e <UART_SetConfig+0x44e>
 800742e:	a201      	add	r2, pc, #4	@ (adr r2, 8007434 <UART_SetConfig+0x404>)
 8007430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007434:	08007459 	.word	0x08007459
 8007438:	08007461 	.word	0x08007461
 800743c:	08007469 	.word	0x08007469
 8007440:	0800747f 	.word	0x0800747f
 8007444:	0800746f 	.word	0x0800746f
 8007448:	0800747f 	.word	0x0800747f
 800744c:	0800747f 	.word	0x0800747f
 8007450:	0800747f 	.word	0x0800747f
 8007454:	08007477 	.word	0x08007477
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007458:	f7fd fb72 	bl	8004b40 <HAL_RCC_GetPCLK1Freq>
 800745c:	61f8      	str	r0, [r7, #28]
        break;
 800745e:	e014      	b.n	800748a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007460:	f7fd fb84 	bl	8004b6c <HAL_RCC_GetPCLK2Freq>
 8007464:	61f8      	str	r0, [r7, #28]
        break;
 8007466:	e010      	b.n	800748a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007468:	4b1d      	ldr	r3, [pc, #116]	@ (80074e0 <UART_SetConfig+0x4b0>)
 800746a:	61fb      	str	r3, [r7, #28]
        break;
 800746c:	e00d      	b.n	800748a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800746e:	f7fd facf 	bl	8004a10 <HAL_RCC_GetSysClockFreq>
 8007472:	61f8      	str	r0, [r7, #28]
        break;
 8007474:	e009      	b.n	800748a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007476:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800747a:	61fb      	str	r3, [r7, #28]
        break;
 800747c:	e005      	b.n	800748a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800747e:	2300      	movs	r3, #0
 8007480:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007488:	bf00      	nop
    }

    if (pclk != 0U)
 800748a:	69fb      	ldr	r3, [r7, #28]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d019      	beq.n	80074c4 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	085a      	lsrs	r2, r3, #1
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	441a      	add	r2, r3
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	fbb2 f3f3 	udiv	r3, r2, r3
 80074a2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	2b0f      	cmp	r3, #15
 80074a8:	d909      	bls.n	80074be <UART_SetConfig+0x48e>
 80074aa:	69bb      	ldr	r3, [r7, #24]
 80074ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074b0:	d205      	bcs.n	80074be <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074b2:	69bb      	ldr	r3, [r7, #24]
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	60da      	str	r2, [r3, #12]
 80074bc:	e002      	b.n	80074c4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2200      	movs	r2, #0
 80074c8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80074d0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3728      	adds	r7, #40	@ 0x28
 80074d8:	46bd      	mov	sp, r7
 80074da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074de:	bf00      	nop
 80074e0:	00f42400 	.word	0x00f42400

080074e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074f0:	f003 0308 	and.w	r3, r3, #8
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d00a      	beq.n	800750e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	430a      	orrs	r2, r1
 800750c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007512:	f003 0301 	and.w	r3, r3, #1
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00a      	beq.n	8007530 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	430a      	orrs	r2, r1
 800752e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007534:	f003 0302 	and.w	r3, r3, #2
 8007538:	2b00      	cmp	r3, #0
 800753a:	d00a      	beq.n	8007552 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	430a      	orrs	r2, r1
 8007550:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007556:	f003 0304 	and.w	r3, r3, #4
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00a      	beq.n	8007574 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	430a      	orrs	r2, r1
 8007572:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007578:	f003 0310 	and.w	r3, r3, #16
 800757c:	2b00      	cmp	r3, #0
 800757e:	d00a      	beq.n	8007596 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	430a      	orrs	r2, r1
 8007594:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759a:	f003 0320 	and.w	r3, r3, #32
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00a      	beq.n	80075b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	430a      	orrs	r2, r1
 80075b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d01a      	beq.n	80075fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	430a      	orrs	r2, r1
 80075d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075e2:	d10a      	bne.n	80075fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	430a      	orrs	r2, r1
 80075f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007602:	2b00      	cmp	r3, #0
 8007604:	d00a      	beq.n	800761c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	430a      	orrs	r2, r1
 800761a:	605a      	str	r2, [r3, #4]
  }
}
 800761c:	bf00      	nop
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b098      	sub	sp, #96	@ 0x60
 800762c:	af02      	add	r7, sp, #8
 800762e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007638:	f7fb ff10 	bl	800345c <HAL_GetTick>
 800763c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 0308 	and.w	r3, r3, #8
 8007648:	2b08      	cmp	r3, #8
 800764a:	d12e      	bne.n	80076aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800764c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007650:	9300      	str	r3, [sp, #0]
 8007652:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007654:	2200      	movs	r2, #0
 8007656:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 f88c 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 8007660:	4603      	mov	r3, r0
 8007662:	2b00      	cmp	r3, #0
 8007664:	d021      	beq.n	80076aa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800766e:	e853 3f00 	ldrex	r3, [r3]
 8007672:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007676:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800767a:	653b      	str	r3, [r7, #80]	@ 0x50
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	461a      	mov	r2, r3
 8007682:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007684:	647b      	str	r3, [r7, #68]	@ 0x44
 8007686:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007688:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800768a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800768c:	e841 2300 	strex	r3, r2, [r1]
 8007690:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007694:	2b00      	cmp	r3, #0
 8007696:	d1e6      	bne.n	8007666 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2220      	movs	r2, #32
 800769c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e062      	b.n	8007770 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 0304 	and.w	r3, r3, #4
 80076b4:	2b04      	cmp	r3, #4
 80076b6:	d149      	bne.n	800774c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80076bc:	9300      	str	r3, [sp, #0]
 80076be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076c0:	2200      	movs	r2, #0
 80076c2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f000 f856 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 80076cc:	4603      	mov	r3, r0
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d03c      	beq.n	800774c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076da:	e853 3f00 	ldrex	r3, [r3]
 80076de:	623b      	str	r3, [r7, #32]
   return(result);
 80076e0:	6a3b      	ldr	r3, [r7, #32]
 80076e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	461a      	mov	r2, r3
 80076ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80076f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076f8:	e841 2300 	strex	r3, r2, [r1]
 80076fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007700:	2b00      	cmp	r3, #0
 8007702:	d1e6      	bne.n	80076d2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	3308      	adds	r3, #8
 800770a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	e853 3f00 	ldrex	r3, [r3]
 8007712:	60fb      	str	r3, [r7, #12]
   return(result);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f023 0301 	bic.w	r3, r3, #1
 800771a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	3308      	adds	r3, #8
 8007722:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007724:	61fa      	str	r2, [r7, #28]
 8007726:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007728:	69b9      	ldr	r1, [r7, #24]
 800772a:	69fa      	ldr	r2, [r7, #28]
 800772c:	e841 2300 	strex	r3, r2, [r1]
 8007730:	617b      	str	r3, [r7, #20]
   return(result);
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1e5      	bne.n	8007704 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2220      	movs	r2, #32
 800773c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007748:	2303      	movs	r3, #3
 800774a:	e011      	b.n	8007770 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2220      	movs	r2, #32
 8007750:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2220      	movs	r2, #32
 8007756:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3758      	adds	r7, #88	@ 0x58
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	603b      	str	r3, [r7, #0]
 8007784:	4613      	mov	r3, r2
 8007786:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007788:	e04f      	b.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007790:	d04b      	beq.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007792:	f7fb fe63 	bl	800345c <HAL_GetTick>
 8007796:	4602      	mov	r2, r0
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	1ad3      	subs	r3, r2, r3
 800779c:	69ba      	ldr	r2, [r7, #24]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d302      	bcc.n	80077a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80077a2:	69bb      	ldr	r3, [r7, #24]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e04e      	b.n	800784a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f003 0304 	and.w	r3, r3, #4
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d037      	beq.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	2b80      	cmp	r3, #128	@ 0x80
 80077be:	d034      	beq.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	2b40      	cmp	r3, #64	@ 0x40
 80077c4:	d031      	beq.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	69db      	ldr	r3, [r3, #28]
 80077cc:	f003 0308 	and.w	r3, r3, #8
 80077d0:	2b08      	cmp	r3, #8
 80077d2:	d110      	bne.n	80077f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2208      	movs	r2, #8
 80077da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80077dc:	68f8      	ldr	r0, [r7, #12]
 80077de:	f000 f8ff 	bl	80079e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2208      	movs	r2, #8
 80077e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e029      	b.n	800784a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	69db      	ldr	r3, [r3, #28]
 80077fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007800:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007804:	d111      	bne.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800780e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007810:	68f8      	ldr	r0, [r7, #12]
 8007812:	f000 f8e5 	bl	80079e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2220      	movs	r2, #32
 800781a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2200      	movs	r2, #0
 8007822:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007826:	2303      	movs	r3, #3
 8007828:	e00f      	b.n	800784a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	69da      	ldr	r2, [r3, #28]
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	4013      	ands	r3, r2
 8007834:	68ba      	ldr	r2, [r7, #8]
 8007836:	429a      	cmp	r2, r3
 8007838:	bf0c      	ite	eq
 800783a:	2301      	moveq	r3, #1
 800783c:	2300      	movne	r3, #0
 800783e:	b2db      	uxtb	r3, r3
 8007840:	461a      	mov	r2, r3
 8007842:	79fb      	ldrb	r3, [r7, #7]
 8007844:	429a      	cmp	r2, r3
 8007846:	d0a0      	beq.n	800778a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007848:	2300      	movs	r3, #0
}
 800784a:	4618      	mov	r0, r3
 800784c:	3710      	adds	r7, #16
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
	...

08007854 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b096      	sub	sp, #88	@ 0x58
 8007858:	af00      	add	r7, sp, #0
 800785a:	60f8      	str	r0, [r7, #12]
 800785c:	60b9      	str	r1, [r7, #8]
 800785e:	4613      	mov	r3, r2
 8007860:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	68ba      	ldr	r2, [r7, #8]
 8007866:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	88fa      	ldrh	r2, [r7, #6]
 800786c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2200      	movs	r2, #0
 8007874:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	2222      	movs	r2, #34	@ 0x22
 800787c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007884:	2b00      	cmp	r3, #0
 8007886:	d028      	beq.n	80078da <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800788c:	4a3e      	ldr	r2, [pc, #248]	@ (8007988 <UART_Start_Receive_DMA+0x134>)
 800788e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007894:	4a3d      	ldr	r2, [pc, #244]	@ (800798c <UART_Start_Receive_DMA+0x138>)
 8007896:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800789c:	4a3c      	ldr	r2, [pc, #240]	@ (8007990 <UART_Start_Receive_DMA+0x13c>)
 800789e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078a4:	2200      	movs	r2, #0
 80078a6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	3324      	adds	r3, #36	@ 0x24
 80078b2:	4619      	mov	r1, r3
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078b8:	461a      	mov	r2, r3
 80078ba:	88fb      	ldrh	r3, [r7, #6]
 80078bc:	f7fb ffd4 	bl	8003868 <HAL_DMA_Start_IT>
 80078c0:	4603      	mov	r3, r0
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d009      	beq.n	80078da <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2210      	movs	r2, #16
 80078ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2220      	movs	r2, #32
 80078d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80078d6:	2301      	movs	r3, #1
 80078d8:	e051      	b.n	800797e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	691b      	ldr	r3, [r3, #16]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d018      	beq.n	8007914 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078ea:	e853 3f00 	ldrex	r3, [r3]
 80078ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	461a      	mov	r2, r3
 80078fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007900:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007902:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007904:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007906:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007908:	e841 2300 	strex	r3, r2, [r1]
 800790c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800790e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007910:	2b00      	cmp	r3, #0
 8007912:	d1e6      	bne.n	80078e2 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	3308      	adds	r3, #8
 800791a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800791e:	e853 3f00 	ldrex	r3, [r3]
 8007922:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007926:	f043 0301 	orr.w	r3, r3, #1
 800792a:	653b      	str	r3, [r7, #80]	@ 0x50
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	3308      	adds	r3, #8
 8007932:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007934:	637a      	str	r2, [r7, #52]	@ 0x34
 8007936:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007938:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800793a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800793c:	e841 2300 	strex	r3, r2, [r1]
 8007940:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1e5      	bne.n	8007914 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	3308      	adds	r3, #8
 800794e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	e853 3f00 	ldrex	r3, [r3]
 8007956:	613b      	str	r3, [r7, #16]
   return(result);
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800795e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	3308      	adds	r3, #8
 8007966:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007968:	623a      	str	r2, [r7, #32]
 800796a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796c:	69f9      	ldr	r1, [r7, #28]
 800796e:	6a3a      	ldr	r2, [r7, #32]
 8007970:	e841 2300 	strex	r3, r2, [r1]
 8007974:	61bb      	str	r3, [r7, #24]
   return(result);
 8007976:	69bb      	ldr	r3, [r7, #24]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d1e5      	bne.n	8007948 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800797c:	2300      	movs	r3, #0
}
 800797e:	4618      	mov	r0, r3
 8007980:	3758      	adds	r7, #88	@ 0x58
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}
 8007986:	bf00      	nop
 8007988:	08007b5f 	.word	0x08007b5f
 800798c:	08007c8b 	.word	0x08007c8b
 8007990:	08007cc9 	.word	0x08007cc9

08007994 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007994:	b480      	push	{r7}
 8007996:	b089      	sub	sp, #36	@ 0x24
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	e853 3f00 	ldrex	r3, [r3]
 80079a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80079b0:	61fb      	str	r3, [r7, #28]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	461a      	mov	r2, r3
 80079b8:	69fb      	ldr	r3, [r7, #28]
 80079ba:	61bb      	str	r3, [r7, #24]
 80079bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079be:	6979      	ldr	r1, [r7, #20]
 80079c0:	69ba      	ldr	r2, [r7, #24]
 80079c2:	e841 2300 	strex	r3, r2, [r1]
 80079c6:	613b      	str	r3, [r7, #16]
   return(result);
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d1e6      	bne.n	800799c <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2220      	movs	r2, #32
 80079d2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80079d4:	bf00      	nop
 80079d6:	3724      	adds	r7, #36	@ 0x24
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr

080079e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b095      	sub	sp, #84	@ 0x54
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079f0:	e853 3f00 	ldrex	r3, [r3]
 80079f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	461a      	mov	r2, r3
 8007a04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a06:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a08:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a0e:	e841 2300 	strex	r3, r2, [r1]
 8007a12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d1e6      	bne.n	80079e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	3308      	adds	r3, #8
 8007a20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a22:	6a3b      	ldr	r3, [r7, #32]
 8007a24:	e853 3f00 	ldrex	r3, [r3]
 8007a28:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a2a:	69fb      	ldr	r3, [r7, #28]
 8007a2c:	f023 0301 	bic.w	r3, r3, #1
 8007a30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	3308      	adds	r3, #8
 8007a38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a42:	e841 2300 	strex	r3, r2, [r1]
 8007a46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d1e5      	bne.n	8007a1a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d118      	bne.n	8007a88 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	e853 3f00 	ldrex	r3, [r3]
 8007a62:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	f023 0310 	bic.w	r3, r3, #16
 8007a6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	461a      	mov	r2, r3
 8007a72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a74:	61bb      	str	r3, [r7, #24]
 8007a76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a78:	6979      	ldr	r1, [r7, #20]
 8007a7a:	69ba      	ldr	r2, [r7, #24]
 8007a7c:	e841 2300 	strex	r3, r2, [r1]
 8007a80:	613b      	str	r3, [r7, #16]
   return(result);
 8007a82:	693b      	ldr	r3, [r7, #16]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d1e6      	bne.n	8007a56 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2220      	movs	r2, #32
 8007a8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007a9c:	bf00      	nop
 8007a9e:	3754      	adds	r7, #84	@ 0x54
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b090      	sub	sp, #64	@ 0x40
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f003 0320 	and.w	r3, r3, #32
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d137      	bne.n	8007b34 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007ac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007acc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	3308      	adds	r3, #8
 8007ad2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad6:	e853 3f00 	ldrex	r3, [r3]
 8007ada:	623b      	str	r3, [r7, #32]
   return(result);
 8007adc:	6a3b      	ldr	r3, [r7, #32]
 8007ade:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ae2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	3308      	adds	r3, #8
 8007aea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007aec:	633a      	str	r2, [r7, #48]	@ 0x30
 8007aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007af2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007af4:	e841 2300 	strex	r3, r2, [r1]
 8007af8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d1e5      	bne.n	8007acc <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007b00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	e853 3f00 	ldrex	r3, [r3]
 8007b0c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b14:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b1e:	61fb      	str	r3, [r7, #28]
 8007b20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b22:	69b9      	ldr	r1, [r7, #24]
 8007b24:	69fa      	ldr	r2, [r7, #28]
 8007b26:	e841 2300 	strex	r3, r2, [r1]
 8007b2a:	617b      	str	r3, [r7, #20]
   return(result);
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d1e6      	bne.n	8007b00 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007b32:	e002      	b.n	8007b3a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007b34:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007b36:	f7fb fb7b 	bl	8003230 <HAL_UART_TxCpltCallback>
}
 8007b3a:	bf00      	nop
 8007b3c:	3740      	adds	r7, #64	@ 0x40
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b084      	sub	sp, #16
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b4e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007b50:	68f8      	ldr	r0, [r7, #12]
 8007b52:	f7ff fa39 	bl	8006fc8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b56:	bf00      	nop
 8007b58:	3710      	adds	r7, #16
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}

08007b5e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007b5e:	b580      	push	{r7, lr}
 8007b60:	b09c      	sub	sp, #112	@ 0x70
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b6a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f003 0320 	and.w	r3, r3, #32
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d171      	bne.n	8007c5e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007b7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b8a:	e853 3f00 	ldrex	r3, [r3]
 8007b8e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b96:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007b98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007ba0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ba2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ba6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ba8:	e841 2300 	strex	r3, r2, [r1]
 8007bac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007bae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d1e6      	bne.n	8007b82 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3308      	adds	r3, #8
 8007bba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bbe:	e853 3f00 	ldrex	r3, [r3]
 8007bc2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bc6:	f023 0301 	bic.w	r3, r3, #1
 8007bca:	667b      	str	r3, [r7, #100]	@ 0x64
 8007bcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	3308      	adds	r3, #8
 8007bd2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007bd4:	647a      	str	r2, [r7, #68]	@ 0x44
 8007bd6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bdc:	e841 2300 	strex	r3, r2, [r1]
 8007be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007be2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1e5      	bne.n	8007bb4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007be8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	3308      	adds	r3, #8
 8007bee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf2:	e853 3f00 	ldrex	r3, [r3]
 8007bf6:	623b      	str	r3, [r7, #32]
   return(result);
 8007bf8:	6a3b      	ldr	r3, [r7, #32]
 8007bfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bfe:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	3308      	adds	r3, #8
 8007c06:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007c08:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c10:	e841 2300 	strex	r3, r2, [r1]
 8007c14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d1e5      	bne.n	8007be8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007c1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c1e:	2220      	movs	r2, #32
 8007c20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d118      	bne.n	8007c5e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	e853 3f00 	ldrex	r3, [r3]
 8007c38:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f023 0310 	bic.w	r3, r3, #16
 8007c40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	461a      	mov	r2, r3
 8007c48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c4a:	61fb      	str	r3, [r7, #28]
 8007c4c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4e:	69b9      	ldr	r1, [r7, #24]
 8007c50:	69fa      	ldr	r2, [r7, #28]
 8007c52:	e841 2300 	strex	r3, r2, [r1]
 8007c56:	617b      	str	r3, [r7, #20]
   return(result);
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d1e6      	bne.n	8007c2c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c60:	2200      	movs	r2, #0
 8007c62:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c68:	2b01      	cmp	r3, #1
 8007c6a:	d107      	bne.n	8007c7c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c6e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007c72:	4619      	mov	r1, r3
 8007c74:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007c76:	f7ff f9cf 	bl	8007018 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c7a:	e002      	b.n	8007c82 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007c7c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007c7e:	f7ff f9ad 	bl	8006fdc <HAL_UART_RxCpltCallback>
}
 8007c82:	bf00      	nop
 8007c84:	3770      	adds	r7, #112	@ 0x70
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b084      	sub	sp, #16
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c96:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d109      	bne.n	8007cba <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007cac:	085b      	lsrs	r3, r3, #1
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	68f8      	ldr	r0, [r7, #12]
 8007cb4:	f7ff f9b0 	bl	8007018 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007cb8:	e002      	b.n	8007cc0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007cba:	68f8      	ldr	r0, [r7, #12]
 8007cbc:	f7ff f998 	bl	8006ff0 <HAL_UART_RxHalfCpltCallback>
}
 8007cc0:	bf00      	nop
 8007cc2:	3710      	adds	r7, #16
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}

08007cc8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b086      	sub	sp, #24
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007cda:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ce2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cee:	2b80      	cmp	r3, #128	@ 0x80
 8007cf0:	d109      	bne.n	8007d06 <UART_DMAError+0x3e>
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	2b21      	cmp	r3, #33	@ 0x21
 8007cf6:	d106      	bne.n	8007d06 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8007d00:	6978      	ldr	r0, [r7, #20]
 8007d02:	f7ff fe47 	bl	8007994 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d10:	2b40      	cmp	r3, #64	@ 0x40
 8007d12:	d109      	bne.n	8007d28 <UART_DMAError+0x60>
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2b22      	cmp	r3, #34	@ 0x22
 8007d18:	d106      	bne.n	8007d28 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8007d22:	6978      	ldr	r0, [r7, #20]
 8007d24:	f7ff fe5c 	bl	80079e0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d2e:	f043 0210 	orr.w	r2, r3, #16
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d38:	6978      	ldr	r0, [r7, #20]
 8007d3a:	f7ff f963 	bl	8007004 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d3e:	bf00      	nop
 8007d40:	3718      	adds	r7, #24
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d46:	b580      	push	{r7, lr}
 8007d48:	b084      	sub	sp, #16
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d52:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	f7ff f94d 	bl	8007004 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d6a:	bf00      	nop
 8007d6c:	3710      	adds	r7, #16
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}

08007d72 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007d72:	b580      	push	{r7, lr}
 8007d74:	b088      	sub	sp, #32
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	e853 3f00 	ldrex	r3, [r3]
 8007d86:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d8e:	61fb      	str	r3, [r7, #28]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	461a      	mov	r2, r3
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	61bb      	str	r3, [r7, #24]
 8007d9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9c:	6979      	ldr	r1, [r7, #20]
 8007d9e:	69ba      	ldr	r2, [r7, #24]
 8007da0:	e841 2300 	strex	r3, r2, [r1]
 8007da4:	613b      	str	r3, [r7, #16]
   return(result);
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d1e6      	bne.n	8007d7a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2220      	movs	r2, #32
 8007db0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f7fb fa39 	bl	8003230 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007dbe:	bf00      	nop
 8007dc0:	3720      	adds	r7, #32
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}

08007dc6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007dc6:	b480      	push	{r7}
 8007dc8:	b083      	sub	sp, #12
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007dce:	bf00      	nop
 8007dd0:	370c      	adds	r7, #12
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr
	...

08007ddc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007de0:	4904      	ldr	r1, [pc, #16]	@ (8007df4 <MX_FATFS_Init+0x18>)
 8007de2:	4805      	ldr	r0, [pc, #20]	@ (8007df8 <MX_FATFS_Init+0x1c>)
 8007de4:	f000 f928 	bl	8008038 <FATFS_LinkDriver>
 8007de8:	4603      	mov	r3, r0
 8007dea:	461a      	mov	r2, r3
 8007dec:	4b03      	ldr	r3, [pc, #12]	@ (8007dfc <MX_FATFS_Init+0x20>)
 8007dee:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007df0:	bf00      	nop
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	20000b48 	.word	0x20000b48
 8007df8:	20000038 	.word	0x20000038
 8007dfc:	20000b44 	.word	0x20000b44

08007e00 <USER_initialize>:
};

DSTATUS USER_initialize (
	BYTE pdrv
)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	4603      	mov	r3, r0
 8007e08:	71fb      	strb	r3, [r7, #7]
	uint8_t res;
	res = SD_Init();
 8007e0a:	f7f9 fb25 	bl	8001458 <SD_Init>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	73fb      	strb	r3, [r7, #15]
	if(res)
 8007e12:	7bfb      	ldrb	r3, [r7, #15]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d008      	beq.n	8007e2a <USER_initialize+0x2a>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8007e18:	4b09      	ldr	r3, [pc, #36]	@ (8007e40 <USER_initialize+0x40>)
 8007e1a:	2238      	movs	r2, #56	@ 0x38
 8007e1c:	61da      	str	r2, [r3, #28]
		SPI_TransmitReceive(0xFF);
 8007e1e:	20ff      	movs	r0, #255	@ 0xff
 8007e20:	f7f9 fa9a 	bl	8001358 <SPI_TransmitReceive>
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007e24:	4b06      	ldr	r3, [pc, #24]	@ (8007e40 <USER_initialize+0x40>)
 8007e26:	2200      	movs	r2, #0
 8007e28:	61da      	str	r2, [r3, #28]
	}
	if(res)
 8007e2a:	7bfb      	ldrb	r3, [r7, #15]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d001      	beq.n	8007e34 <USER_initialize+0x34>
		return  STA_NOINIT;
 8007e30:	2301      	movs	r3, #1
 8007e32:	e000      	b.n	8007e36 <USER_initialize+0x36>
	else
		return RES_OK;
 8007e34:	2300      	movs	r3, #0
  /* USER CODE END INIT */
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3710      	adds	r7, #16
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}
 8007e3e:	bf00      	nop
 8007e40:	200003a0 	.word	0x200003a0

08007e44 <USER_status>:

DSTATUS USER_status (
	BYTE pdrv
)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b083      	sub	sp, #12
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	71fb      	strb	r3, [r7, #7]
	switch (pdrv)
 8007e4e:	79fb      	ldrb	r3, [r7, #7]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d002      	beq.n	8007e5a <USER_status+0x16>
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d002      	beq.n	8007e5e <USER_status+0x1a>
 8007e58:	e003      	b.n	8007e62 <USER_status+0x1e>
	{
		case 0 :
			return RES_OK;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	e002      	b.n	8007e64 <USER_status+0x20>
		case 1 :
			return RES_OK;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	e000      	b.n	8007e64 <USER_status+0x20>
		default:
			return STA_NOINIT;
 8007e62:	2301      	movs	r3, #1
	}
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	370c      	adds	r7, #12
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr

08007e70 <USER_read>:
	BYTE pdrv,
	BYTE *buff,
	DWORD sector,
	UINT count
)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60b9      	str	r1, [r7, #8]
 8007e78:	607a      	str	r2, [r7, #4]
 8007e7a:	603b      	str	r3, [r7, #0]
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	73fb      	strb	r3, [r7, #15]
	uint8_t res;
  if(count == 0)
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d101      	bne.n	8007e8a <USER_read+0x1a>
	  return RES_PARERR;
 8007e86:	2304      	movs	r3, #4
 8007e88:	e013      	b.n	8007eb2 <USER_read+0x42>
  switch (pdrv)
 8007e8a:	7bfb      	ldrb	r3, [r7, #15]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d10f      	bne.n	8007eb0 <USER_read+0x40>
  	{
	case 0:
	{
		res=SD_ReadDisk(buff,sector,count);
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	461a      	mov	r2, r3
 8007e96:	6879      	ldr	r1, [r7, #4]
 8007e98:	68b8      	ldr	r0, [r7, #8]
 8007e9a:	f7f9 fc47 	bl	800172c <SD_ReadDisk>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	75fb      	strb	r3, [r7, #23]
		if(res == 0)
 8007ea2:	7dfb      	ldrb	r3, [r7, #23]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d101      	bne.n	8007eac <USER_read+0x3c>
			return RES_OK;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	e002      	b.n	8007eb2 <USER_read+0x42>
		else
			return RES_ERROR;
 8007eac:	2301      	movs	r3, #1
 8007eae:	e000      	b.n	8007eb2 <USER_read+0x42>
	}
	default:
		return RES_ERROR;
 8007eb0:	2301      	movs	r3, #1
  	}
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3718      	adds	r7, #24
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}

08007eba <USER_write>:
	BYTE pdrv,
	const BYTE *buff,
	DWORD sector,
	UINT count
)
{
 8007eba:	b580      	push	{r7, lr}
 8007ebc:	b086      	sub	sp, #24
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	607a      	str	r2, [r7, #4]
 8007ec4:	603b      	str	r3, [r7, #0]
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	73fb      	strb	r3, [r7, #15]
	uint8_t  res;
	if( !count )
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d101      	bne.n	8007ed4 <USER_write+0x1a>
	{
		return RES_PARERR;
 8007ed0:	2304      	movs	r3, #4
 8007ed2:	e013      	b.n	8007efc <USER_write+0x42>
	}
	switch (pdrv)
 8007ed4:	7bfb      	ldrb	r3, [r7, #15]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d10f      	bne.n	8007efa <USER_write+0x40>
	{
		case 0:
			res=SD_WriteDisk((uint8_t *)buff,sector,count);
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	461a      	mov	r2, r3
 8007ee0:	6879      	ldr	r1, [r7, #4]
 8007ee2:	68b8      	ldr	r0, [r7, #8]
 8007ee4:	f7f9 fc7a 	bl	80017dc <SD_WriteDisk>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	75fb      	strb	r3, [r7, #23]
				if(res == 0)
 8007eec:	7dfb      	ldrb	r3, [r7, #23]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d101      	bne.n	8007ef6 <USER_write+0x3c>
					return RES_OK;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	e002      	b.n	8007efc <USER_write+0x42>
				else
					return RES_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e000      	b.n	8007efc <USER_write+0x42>
		default:return RES_ERROR;
 8007efa:	2301      	movs	r3, #1
	}
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3718      	adds	r7, #24
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,
	BYTE cmd,
	void *buff
)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b084      	sub	sp, #16
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	603a      	str	r2, [r7, #0]
 8007f0e:	71fb      	strb	r3, [r7, #7]
 8007f10:	460b      	mov	r3, r1
 8007f12:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
		 switch(cmd)
 8007f14:	79bb      	ldrb	r3, [r7, #6]
 8007f16:	2b03      	cmp	r3, #3
 8007f18:	d837      	bhi.n	8007f8a <USER_ioctl+0x86>
 8007f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f20 <USER_ioctl+0x1c>)
 8007f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f20:	08007f31 	.word	0x08007f31
 8007f24:	08007f7b 	.word	0x08007f7b
 8007f28:	08007f61 	.word	0x08007f61
 8007f2c:	08007f6f 	.word	0x08007f6f
		    {
			    case CTRL_SYNC:
					SD_CS_LOW();
 8007f30:	2200      	movs	r2, #0
 8007f32:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8007f36:	4819      	ldr	r0, [pc, #100]	@ (8007f9c <USER_ioctl+0x98>)
 8007f38:	f7fb ffda 	bl	8003ef0 <HAL_GPIO_WritePin>
					do{
						HAL_Delay(20);
 8007f3c:	2014      	movs	r0, #20
 8007f3e:	f7fb fa99 	bl	8003474 <HAL_Delay>
					}while(SPI_TransmitReceive(0xFF)!=0xFF);
 8007f42:	20ff      	movs	r0, #255	@ 0xff
 8007f44:	f7f9 fa08 	bl	8001358 <SPI_TransmitReceive>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	2bff      	cmp	r3, #255	@ 0xff
 8007f4c:	d1f6      	bne.n	8007f3c <USER_ioctl+0x38>
					res=RES_OK;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	73fb      	strb	r3, [r7, #15]
					SD_CS_HIGH();
 8007f52:	2201      	movs	r2, #1
 8007f54:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8007f58:	4810      	ldr	r0, [pc, #64]	@ (8007f9c <USER_ioctl+0x98>)
 8007f5a:	f7fb ffc9 	bl	8003ef0 <HAL_GPIO_WritePin>
			        break;
 8007f5e:	e017      	b.n	8007f90 <USER_ioctl+0x8c>
			    case GET_SECTOR_SIZE:
			        *(WORD*)buff = 512;
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f66:	801a      	strh	r2, [r3, #0]
			        res = RES_OK;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	73fb      	strb	r3, [r7, #15]
			        break;
 8007f6c:	e010      	b.n	8007f90 <USER_ioctl+0x8c>
			    case GET_BLOCK_SIZE:
			        *(WORD*)buff = 8;
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	2208      	movs	r2, #8
 8007f72:	801a      	strh	r2, [r3, #0]
			        res = RES_OK;
 8007f74:	2300      	movs	r3, #0
 8007f76:	73fb      	strb	r3, [r7, #15]
			        break;
 8007f78:	e00a      	b.n	8007f90 <USER_ioctl+0x8c>
			    case GET_SECTOR_COUNT:
			        *(DWORD*)buff = SD_GetSectorCount();
 8007f7a:	f7f9 fcc3 	bl	8001904 <SD_GetSectorCount>
 8007f7e:	4602      	mov	r2, r0
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	601a      	str	r2, [r3, #0]
			        res = RES_OK;
 8007f84:	2300      	movs	r3, #0
 8007f86:	73fb      	strb	r3, [r7, #15]
			        break;
 8007f88:	e002      	b.n	8007f90 <USER_ioctl+0x8c>
			    default:
			        res = RES_PARERR;
 8007f8a:	2304      	movs	r3, #4
 8007f8c:	73fb      	strb	r3, [r7, #15]
			        break;
 8007f8e:	bf00      	nop
		    }
			return res;
 8007f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3710      	adds	r7, #16
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	48000400 	.word	0x48000400

08007fa0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b087      	sub	sp, #28
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	60b9      	str	r1, [r7, #8]
 8007faa:	4613      	mov	r3, r2
 8007fac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007fb6:	4b1f      	ldr	r3, [pc, #124]	@ (8008034 <FATFS_LinkDriverEx+0x94>)
 8007fb8:	7a5b      	ldrb	r3, [r3, #9]
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d131      	bne.n	8008024 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8008034 <FATFS_LinkDriverEx+0x94>)
 8007fc2:	7a5b      	ldrb	r3, [r3, #9]
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	4b1a      	ldr	r3, [pc, #104]	@ (8008034 <FATFS_LinkDriverEx+0x94>)
 8007fca:	2100      	movs	r1, #0
 8007fcc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007fce:	4b19      	ldr	r3, [pc, #100]	@ (8008034 <FATFS_LinkDriverEx+0x94>)
 8007fd0:	7a5b      	ldrb	r3, [r3, #9]
 8007fd2:	b2db      	uxtb	r3, r3
 8007fd4:	4a17      	ldr	r2, [pc, #92]	@ (8008034 <FATFS_LinkDriverEx+0x94>)
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	4413      	add	r3, r2
 8007fda:	68fa      	ldr	r2, [r7, #12]
 8007fdc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007fde:	4b15      	ldr	r3, [pc, #84]	@ (8008034 <FATFS_LinkDriverEx+0x94>)
 8007fe0:	7a5b      	ldrb	r3, [r3, #9]
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	4b13      	ldr	r3, [pc, #76]	@ (8008034 <FATFS_LinkDriverEx+0x94>)
 8007fe8:	4413      	add	r3, r2
 8007fea:	79fa      	ldrb	r2, [r7, #7]
 8007fec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007fee:	4b11      	ldr	r3, [pc, #68]	@ (8008034 <FATFS_LinkDriverEx+0x94>)
 8007ff0:	7a5b      	ldrb	r3, [r3, #9]
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	1c5a      	adds	r2, r3, #1
 8007ff6:	b2d1      	uxtb	r1, r2
 8007ff8:	4a0e      	ldr	r2, [pc, #56]	@ (8008034 <FATFS_LinkDriverEx+0x94>)
 8007ffa:	7251      	strb	r1, [r2, #9]
 8007ffc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007ffe:	7dbb      	ldrb	r3, [r7, #22]
 8008000:	3330      	adds	r3, #48	@ 0x30
 8008002:	b2da      	uxtb	r2, r3
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	3301      	adds	r3, #1
 800800c:	223a      	movs	r2, #58	@ 0x3a
 800800e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	3302      	adds	r3, #2
 8008014:	222f      	movs	r2, #47	@ 0x2f
 8008016:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	3303      	adds	r3, #3
 800801c:	2200      	movs	r2, #0
 800801e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008020:	2300      	movs	r3, #0
 8008022:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008024:	7dfb      	ldrb	r3, [r7, #23]
}
 8008026:	4618      	mov	r0, r3
 8008028:	371c      	adds	r7, #28
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr
 8008032:	bf00      	nop
 8008034:	20000b4c 	.word	0x20000b4c

08008038 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008042:	2200      	movs	r2, #0
 8008044:	6839      	ldr	r1, [r7, #0]
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f7ff ffaa 	bl	8007fa0 <FATFS_LinkDriverEx>
 800804c:	4603      	mov	r3, r0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3708      	adds	r7, #8
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}
	...

08008058 <malloc>:
 8008058:	4b02      	ldr	r3, [pc, #8]	@ (8008064 <malloc+0xc>)
 800805a:	4601      	mov	r1, r0
 800805c:	6818      	ldr	r0, [r3, #0]
 800805e:	f000 b825 	b.w	80080ac <_malloc_r>
 8008062:	bf00      	nop
 8008064:	20000058 	.word	0x20000058

08008068 <sbrk_aligned>:
 8008068:	b570      	push	{r4, r5, r6, lr}
 800806a:	4e0f      	ldr	r6, [pc, #60]	@ (80080a8 <sbrk_aligned+0x40>)
 800806c:	460c      	mov	r4, r1
 800806e:	6831      	ldr	r1, [r6, #0]
 8008070:	4605      	mov	r5, r0
 8008072:	b911      	cbnz	r1, 800807a <sbrk_aligned+0x12>
 8008074:	f001 fa0c 	bl	8009490 <_sbrk_r>
 8008078:	6030      	str	r0, [r6, #0]
 800807a:	4621      	mov	r1, r4
 800807c:	4628      	mov	r0, r5
 800807e:	f001 fa07 	bl	8009490 <_sbrk_r>
 8008082:	1c43      	adds	r3, r0, #1
 8008084:	d103      	bne.n	800808e <sbrk_aligned+0x26>
 8008086:	f04f 34ff 	mov.w	r4, #4294967295
 800808a:	4620      	mov	r0, r4
 800808c:	bd70      	pop	{r4, r5, r6, pc}
 800808e:	1cc4      	adds	r4, r0, #3
 8008090:	f024 0403 	bic.w	r4, r4, #3
 8008094:	42a0      	cmp	r0, r4
 8008096:	d0f8      	beq.n	800808a <sbrk_aligned+0x22>
 8008098:	1a21      	subs	r1, r4, r0
 800809a:	4628      	mov	r0, r5
 800809c:	f001 f9f8 	bl	8009490 <_sbrk_r>
 80080a0:	3001      	adds	r0, #1
 80080a2:	d1f2      	bne.n	800808a <sbrk_aligned+0x22>
 80080a4:	e7ef      	b.n	8008086 <sbrk_aligned+0x1e>
 80080a6:	bf00      	nop
 80080a8:	20000b58 	.word	0x20000b58

080080ac <_malloc_r>:
 80080ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080b0:	1ccd      	adds	r5, r1, #3
 80080b2:	f025 0503 	bic.w	r5, r5, #3
 80080b6:	3508      	adds	r5, #8
 80080b8:	2d0c      	cmp	r5, #12
 80080ba:	bf38      	it	cc
 80080bc:	250c      	movcc	r5, #12
 80080be:	2d00      	cmp	r5, #0
 80080c0:	4606      	mov	r6, r0
 80080c2:	db01      	blt.n	80080c8 <_malloc_r+0x1c>
 80080c4:	42a9      	cmp	r1, r5
 80080c6:	d904      	bls.n	80080d2 <_malloc_r+0x26>
 80080c8:	230c      	movs	r3, #12
 80080ca:	6033      	str	r3, [r6, #0]
 80080cc:	2000      	movs	r0, #0
 80080ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80081a8 <_malloc_r+0xfc>
 80080d6:	f000 f869 	bl	80081ac <__malloc_lock>
 80080da:	f8d8 3000 	ldr.w	r3, [r8]
 80080de:	461c      	mov	r4, r3
 80080e0:	bb44      	cbnz	r4, 8008134 <_malloc_r+0x88>
 80080e2:	4629      	mov	r1, r5
 80080e4:	4630      	mov	r0, r6
 80080e6:	f7ff ffbf 	bl	8008068 <sbrk_aligned>
 80080ea:	1c43      	adds	r3, r0, #1
 80080ec:	4604      	mov	r4, r0
 80080ee:	d158      	bne.n	80081a2 <_malloc_r+0xf6>
 80080f0:	f8d8 4000 	ldr.w	r4, [r8]
 80080f4:	4627      	mov	r7, r4
 80080f6:	2f00      	cmp	r7, #0
 80080f8:	d143      	bne.n	8008182 <_malloc_r+0xd6>
 80080fa:	2c00      	cmp	r4, #0
 80080fc:	d04b      	beq.n	8008196 <_malloc_r+0xea>
 80080fe:	6823      	ldr	r3, [r4, #0]
 8008100:	4639      	mov	r1, r7
 8008102:	4630      	mov	r0, r6
 8008104:	eb04 0903 	add.w	r9, r4, r3
 8008108:	f001 f9c2 	bl	8009490 <_sbrk_r>
 800810c:	4581      	cmp	r9, r0
 800810e:	d142      	bne.n	8008196 <_malloc_r+0xea>
 8008110:	6821      	ldr	r1, [r4, #0]
 8008112:	1a6d      	subs	r5, r5, r1
 8008114:	4629      	mov	r1, r5
 8008116:	4630      	mov	r0, r6
 8008118:	f7ff ffa6 	bl	8008068 <sbrk_aligned>
 800811c:	3001      	adds	r0, #1
 800811e:	d03a      	beq.n	8008196 <_malloc_r+0xea>
 8008120:	6823      	ldr	r3, [r4, #0]
 8008122:	442b      	add	r3, r5
 8008124:	6023      	str	r3, [r4, #0]
 8008126:	f8d8 3000 	ldr.w	r3, [r8]
 800812a:	685a      	ldr	r2, [r3, #4]
 800812c:	bb62      	cbnz	r2, 8008188 <_malloc_r+0xdc>
 800812e:	f8c8 7000 	str.w	r7, [r8]
 8008132:	e00f      	b.n	8008154 <_malloc_r+0xa8>
 8008134:	6822      	ldr	r2, [r4, #0]
 8008136:	1b52      	subs	r2, r2, r5
 8008138:	d420      	bmi.n	800817c <_malloc_r+0xd0>
 800813a:	2a0b      	cmp	r2, #11
 800813c:	d917      	bls.n	800816e <_malloc_r+0xc2>
 800813e:	1961      	adds	r1, r4, r5
 8008140:	42a3      	cmp	r3, r4
 8008142:	6025      	str	r5, [r4, #0]
 8008144:	bf18      	it	ne
 8008146:	6059      	strne	r1, [r3, #4]
 8008148:	6863      	ldr	r3, [r4, #4]
 800814a:	bf08      	it	eq
 800814c:	f8c8 1000 	streq.w	r1, [r8]
 8008150:	5162      	str	r2, [r4, r5]
 8008152:	604b      	str	r3, [r1, #4]
 8008154:	4630      	mov	r0, r6
 8008156:	f000 f82f 	bl	80081b8 <__malloc_unlock>
 800815a:	f104 000b 	add.w	r0, r4, #11
 800815e:	1d23      	adds	r3, r4, #4
 8008160:	f020 0007 	bic.w	r0, r0, #7
 8008164:	1ac2      	subs	r2, r0, r3
 8008166:	bf1c      	itt	ne
 8008168:	1a1b      	subne	r3, r3, r0
 800816a:	50a3      	strne	r3, [r4, r2]
 800816c:	e7af      	b.n	80080ce <_malloc_r+0x22>
 800816e:	6862      	ldr	r2, [r4, #4]
 8008170:	42a3      	cmp	r3, r4
 8008172:	bf0c      	ite	eq
 8008174:	f8c8 2000 	streq.w	r2, [r8]
 8008178:	605a      	strne	r2, [r3, #4]
 800817a:	e7eb      	b.n	8008154 <_malloc_r+0xa8>
 800817c:	4623      	mov	r3, r4
 800817e:	6864      	ldr	r4, [r4, #4]
 8008180:	e7ae      	b.n	80080e0 <_malloc_r+0x34>
 8008182:	463c      	mov	r4, r7
 8008184:	687f      	ldr	r7, [r7, #4]
 8008186:	e7b6      	b.n	80080f6 <_malloc_r+0x4a>
 8008188:	461a      	mov	r2, r3
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	42a3      	cmp	r3, r4
 800818e:	d1fb      	bne.n	8008188 <_malloc_r+0xdc>
 8008190:	2300      	movs	r3, #0
 8008192:	6053      	str	r3, [r2, #4]
 8008194:	e7de      	b.n	8008154 <_malloc_r+0xa8>
 8008196:	230c      	movs	r3, #12
 8008198:	6033      	str	r3, [r6, #0]
 800819a:	4630      	mov	r0, r6
 800819c:	f000 f80c 	bl	80081b8 <__malloc_unlock>
 80081a0:	e794      	b.n	80080cc <_malloc_r+0x20>
 80081a2:	6005      	str	r5, [r0, #0]
 80081a4:	e7d6      	b.n	8008154 <_malloc_r+0xa8>
 80081a6:	bf00      	nop
 80081a8:	20000b5c 	.word	0x20000b5c

080081ac <__malloc_lock>:
 80081ac:	4801      	ldr	r0, [pc, #4]	@ (80081b4 <__malloc_lock+0x8>)
 80081ae:	f001 b9bc 	b.w	800952a <__retarget_lock_acquire_recursive>
 80081b2:	bf00      	nop
 80081b4:	20000ca0 	.word	0x20000ca0

080081b8 <__malloc_unlock>:
 80081b8:	4801      	ldr	r0, [pc, #4]	@ (80081c0 <__malloc_unlock+0x8>)
 80081ba:	f001 b9b7 	b.w	800952c <__retarget_lock_release_recursive>
 80081be:	bf00      	nop
 80081c0:	20000ca0 	.word	0x20000ca0

080081c4 <_strtol_l.isra.0>:
 80081c4:	2b24      	cmp	r3, #36	@ 0x24
 80081c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081ca:	4686      	mov	lr, r0
 80081cc:	4690      	mov	r8, r2
 80081ce:	d801      	bhi.n	80081d4 <_strtol_l.isra.0+0x10>
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d106      	bne.n	80081e2 <_strtol_l.isra.0+0x1e>
 80081d4:	f001 f97e 	bl	80094d4 <__errno>
 80081d8:	2316      	movs	r3, #22
 80081da:	6003      	str	r3, [r0, #0]
 80081dc:	2000      	movs	r0, #0
 80081de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081e2:	4834      	ldr	r0, [pc, #208]	@ (80082b4 <_strtol_l.isra.0+0xf0>)
 80081e4:	460d      	mov	r5, r1
 80081e6:	462a      	mov	r2, r5
 80081e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081ec:	5d06      	ldrb	r6, [r0, r4]
 80081ee:	f016 0608 	ands.w	r6, r6, #8
 80081f2:	d1f8      	bne.n	80081e6 <_strtol_l.isra.0+0x22>
 80081f4:	2c2d      	cmp	r4, #45	@ 0x2d
 80081f6:	d110      	bne.n	800821a <_strtol_l.isra.0+0x56>
 80081f8:	782c      	ldrb	r4, [r5, #0]
 80081fa:	2601      	movs	r6, #1
 80081fc:	1c95      	adds	r5, r2, #2
 80081fe:	f033 0210 	bics.w	r2, r3, #16
 8008202:	d115      	bne.n	8008230 <_strtol_l.isra.0+0x6c>
 8008204:	2c30      	cmp	r4, #48	@ 0x30
 8008206:	d10d      	bne.n	8008224 <_strtol_l.isra.0+0x60>
 8008208:	782a      	ldrb	r2, [r5, #0]
 800820a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800820e:	2a58      	cmp	r2, #88	@ 0x58
 8008210:	d108      	bne.n	8008224 <_strtol_l.isra.0+0x60>
 8008212:	786c      	ldrb	r4, [r5, #1]
 8008214:	3502      	adds	r5, #2
 8008216:	2310      	movs	r3, #16
 8008218:	e00a      	b.n	8008230 <_strtol_l.isra.0+0x6c>
 800821a:	2c2b      	cmp	r4, #43	@ 0x2b
 800821c:	bf04      	itt	eq
 800821e:	782c      	ldrbeq	r4, [r5, #0]
 8008220:	1c95      	addeq	r5, r2, #2
 8008222:	e7ec      	b.n	80081fe <_strtol_l.isra.0+0x3a>
 8008224:	2b00      	cmp	r3, #0
 8008226:	d1f6      	bne.n	8008216 <_strtol_l.isra.0+0x52>
 8008228:	2c30      	cmp	r4, #48	@ 0x30
 800822a:	bf14      	ite	ne
 800822c:	230a      	movne	r3, #10
 800822e:	2308      	moveq	r3, #8
 8008230:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008234:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008238:	2200      	movs	r2, #0
 800823a:	fbbc f9f3 	udiv	r9, ip, r3
 800823e:	4610      	mov	r0, r2
 8008240:	fb03 ca19 	mls	sl, r3, r9, ip
 8008244:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008248:	2f09      	cmp	r7, #9
 800824a:	d80f      	bhi.n	800826c <_strtol_l.isra.0+0xa8>
 800824c:	463c      	mov	r4, r7
 800824e:	42a3      	cmp	r3, r4
 8008250:	dd1b      	ble.n	800828a <_strtol_l.isra.0+0xc6>
 8008252:	1c57      	adds	r7, r2, #1
 8008254:	d007      	beq.n	8008266 <_strtol_l.isra.0+0xa2>
 8008256:	4581      	cmp	r9, r0
 8008258:	d314      	bcc.n	8008284 <_strtol_l.isra.0+0xc0>
 800825a:	d101      	bne.n	8008260 <_strtol_l.isra.0+0x9c>
 800825c:	45a2      	cmp	sl, r4
 800825e:	db11      	blt.n	8008284 <_strtol_l.isra.0+0xc0>
 8008260:	fb00 4003 	mla	r0, r0, r3, r4
 8008264:	2201      	movs	r2, #1
 8008266:	f815 4b01 	ldrb.w	r4, [r5], #1
 800826a:	e7eb      	b.n	8008244 <_strtol_l.isra.0+0x80>
 800826c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008270:	2f19      	cmp	r7, #25
 8008272:	d801      	bhi.n	8008278 <_strtol_l.isra.0+0xb4>
 8008274:	3c37      	subs	r4, #55	@ 0x37
 8008276:	e7ea      	b.n	800824e <_strtol_l.isra.0+0x8a>
 8008278:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800827c:	2f19      	cmp	r7, #25
 800827e:	d804      	bhi.n	800828a <_strtol_l.isra.0+0xc6>
 8008280:	3c57      	subs	r4, #87	@ 0x57
 8008282:	e7e4      	b.n	800824e <_strtol_l.isra.0+0x8a>
 8008284:	f04f 32ff 	mov.w	r2, #4294967295
 8008288:	e7ed      	b.n	8008266 <_strtol_l.isra.0+0xa2>
 800828a:	1c53      	adds	r3, r2, #1
 800828c:	d108      	bne.n	80082a0 <_strtol_l.isra.0+0xdc>
 800828e:	2322      	movs	r3, #34	@ 0x22
 8008290:	f8ce 3000 	str.w	r3, [lr]
 8008294:	4660      	mov	r0, ip
 8008296:	f1b8 0f00 	cmp.w	r8, #0
 800829a:	d0a0      	beq.n	80081de <_strtol_l.isra.0+0x1a>
 800829c:	1e69      	subs	r1, r5, #1
 800829e:	e006      	b.n	80082ae <_strtol_l.isra.0+0xea>
 80082a0:	b106      	cbz	r6, 80082a4 <_strtol_l.isra.0+0xe0>
 80082a2:	4240      	negs	r0, r0
 80082a4:	f1b8 0f00 	cmp.w	r8, #0
 80082a8:	d099      	beq.n	80081de <_strtol_l.isra.0+0x1a>
 80082aa:	2a00      	cmp	r2, #0
 80082ac:	d1f6      	bne.n	800829c <_strtol_l.isra.0+0xd8>
 80082ae:	f8c8 1000 	str.w	r1, [r8]
 80082b2:	e794      	b.n	80081de <_strtol_l.isra.0+0x1a>
 80082b4:	0800c861 	.word	0x0800c861

080082b8 <_strtol_r>:
 80082b8:	f7ff bf84 	b.w	80081c4 <_strtol_l.isra.0>

080082bc <__cvt>:
 80082bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082c0:	ec57 6b10 	vmov	r6, r7, d0
 80082c4:	2f00      	cmp	r7, #0
 80082c6:	460c      	mov	r4, r1
 80082c8:	4619      	mov	r1, r3
 80082ca:	463b      	mov	r3, r7
 80082cc:	bfbb      	ittet	lt
 80082ce:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80082d2:	461f      	movlt	r7, r3
 80082d4:	2300      	movge	r3, #0
 80082d6:	232d      	movlt	r3, #45	@ 0x2d
 80082d8:	700b      	strb	r3, [r1, #0]
 80082da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082dc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80082e0:	4691      	mov	r9, r2
 80082e2:	f023 0820 	bic.w	r8, r3, #32
 80082e6:	bfbc      	itt	lt
 80082e8:	4632      	movlt	r2, r6
 80082ea:	4616      	movlt	r6, r2
 80082ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80082f0:	d005      	beq.n	80082fe <__cvt+0x42>
 80082f2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80082f6:	d100      	bne.n	80082fa <__cvt+0x3e>
 80082f8:	3401      	adds	r4, #1
 80082fa:	2102      	movs	r1, #2
 80082fc:	e000      	b.n	8008300 <__cvt+0x44>
 80082fe:	2103      	movs	r1, #3
 8008300:	ab03      	add	r3, sp, #12
 8008302:	9301      	str	r3, [sp, #4]
 8008304:	ab02      	add	r3, sp, #8
 8008306:	9300      	str	r3, [sp, #0]
 8008308:	ec47 6b10 	vmov	d0, r6, r7
 800830c:	4653      	mov	r3, sl
 800830e:	4622      	mov	r2, r4
 8008310:	f001 f9aa 	bl	8009668 <_dtoa_r>
 8008314:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008318:	4605      	mov	r5, r0
 800831a:	d119      	bne.n	8008350 <__cvt+0x94>
 800831c:	f019 0f01 	tst.w	r9, #1
 8008320:	d00e      	beq.n	8008340 <__cvt+0x84>
 8008322:	eb00 0904 	add.w	r9, r0, r4
 8008326:	2200      	movs	r2, #0
 8008328:	2300      	movs	r3, #0
 800832a:	4630      	mov	r0, r6
 800832c:	4639      	mov	r1, r7
 800832e:	f7f8 fbcb 	bl	8000ac8 <__aeabi_dcmpeq>
 8008332:	b108      	cbz	r0, 8008338 <__cvt+0x7c>
 8008334:	f8cd 900c 	str.w	r9, [sp, #12]
 8008338:	2230      	movs	r2, #48	@ 0x30
 800833a:	9b03      	ldr	r3, [sp, #12]
 800833c:	454b      	cmp	r3, r9
 800833e:	d31e      	bcc.n	800837e <__cvt+0xc2>
 8008340:	9b03      	ldr	r3, [sp, #12]
 8008342:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008344:	1b5b      	subs	r3, r3, r5
 8008346:	4628      	mov	r0, r5
 8008348:	6013      	str	r3, [r2, #0]
 800834a:	b004      	add	sp, #16
 800834c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008350:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008354:	eb00 0904 	add.w	r9, r0, r4
 8008358:	d1e5      	bne.n	8008326 <__cvt+0x6a>
 800835a:	7803      	ldrb	r3, [r0, #0]
 800835c:	2b30      	cmp	r3, #48	@ 0x30
 800835e:	d10a      	bne.n	8008376 <__cvt+0xba>
 8008360:	2200      	movs	r2, #0
 8008362:	2300      	movs	r3, #0
 8008364:	4630      	mov	r0, r6
 8008366:	4639      	mov	r1, r7
 8008368:	f7f8 fbae 	bl	8000ac8 <__aeabi_dcmpeq>
 800836c:	b918      	cbnz	r0, 8008376 <__cvt+0xba>
 800836e:	f1c4 0401 	rsb	r4, r4, #1
 8008372:	f8ca 4000 	str.w	r4, [sl]
 8008376:	f8da 3000 	ldr.w	r3, [sl]
 800837a:	4499      	add	r9, r3
 800837c:	e7d3      	b.n	8008326 <__cvt+0x6a>
 800837e:	1c59      	adds	r1, r3, #1
 8008380:	9103      	str	r1, [sp, #12]
 8008382:	701a      	strb	r2, [r3, #0]
 8008384:	e7d9      	b.n	800833a <__cvt+0x7e>

08008386 <__exponent>:
 8008386:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008388:	2900      	cmp	r1, #0
 800838a:	bfba      	itte	lt
 800838c:	4249      	neglt	r1, r1
 800838e:	232d      	movlt	r3, #45	@ 0x2d
 8008390:	232b      	movge	r3, #43	@ 0x2b
 8008392:	2909      	cmp	r1, #9
 8008394:	7002      	strb	r2, [r0, #0]
 8008396:	7043      	strb	r3, [r0, #1]
 8008398:	dd29      	ble.n	80083ee <__exponent+0x68>
 800839a:	f10d 0307 	add.w	r3, sp, #7
 800839e:	461d      	mov	r5, r3
 80083a0:	270a      	movs	r7, #10
 80083a2:	461a      	mov	r2, r3
 80083a4:	fbb1 f6f7 	udiv	r6, r1, r7
 80083a8:	fb07 1416 	mls	r4, r7, r6, r1
 80083ac:	3430      	adds	r4, #48	@ 0x30
 80083ae:	f802 4c01 	strb.w	r4, [r2, #-1]
 80083b2:	460c      	mov	r4, r1
 80083b4:	2c63      	cmp	r4, #99	@ 0x63
 80083b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80083ba:	4631      	mov	r1, r6
 80083bc:	dcf1      	bgt.n	80083a2 <__exponent+0x1c>
 80083be:	3130      	adds	r1, #48	@ 0x30
 80083c0:	1e94      	subs	r4, r2, #2
 80083c2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80083c6:	1c41      	adds	r1, r0, #1
 80083c8:	4623      	mov	r3, r4
 80083ca:	42ab      	cmp	r3, r5
 80083cc:	d30a      	bcc.n	80083e4 <__exponent+0x5e>
 80083ce:	f10d 0309 	add.w	r3, sp, #9
 80083d2:	1a9b      	subs	r3, r3, r2
 80083d4:	42ac      	cmp	r4, r5
 80083d6:	bf88      	it	hi
 80083d8:	2300      	movhi	r3, #0
 80083da:	3302      	adds	r3, #2
 80083dc:	4403      	add	r3, r0
 80083de:	1a18      	subs	r0, r3, r0
 80083e0:	b003      	add	sp, #12
 80083e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083e4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80083e8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80083ec:	e7ed      	b.n	80083ca <__exponent+0x44>
 80083ee:	2330      	movs	r3, #48	@ 0x30
 80083f0:	3130      	adds	r1, #48	@ 0x30
 80083f2:	7083      	strb	r3, [r0, #2]
 80083f4:	70c1      	strb	r1, [r0, #3]
 80083f6:	1d03      	adds	r3, r0, #4
 80083f8:	e7f1      	b.n	80083de <__exponent+0x58>
	...

080083fc <_printf_float>:
 80083fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008400:	b08d      	sub	sp, #52	@ 0x34
 8008402:	460c      	mov	r4, r1
 8008404:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008408:	4616      	mov	r6, r2
 800840a:	461f      	mov	r7, r3
 800840c:	4605      	mov	r5, r0
 800840e:	f001 f807 	bl	8009420 <_localeconv_r>
 8008412:	6803      	ldr	r3, [r0, #0]
 8008414:	9304      	str	r3, [sp, #16]
 8008416:	4618      	mov	r0, r3
 8008418:	f7f7 ff2a 	bl	8000270 <strlen>
 800841c:	2300      	movs	r3, #0
 800841e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008420:	f8d8 3000 	ldr.w	r3, [r8]
 8008424:	9005      	str	r0, [sp, #20]
 8008426:	3307      	adds	r3, #7
 8008428:	f023 0307 	bic.w	r3, r3, #7
 800842c:	f103 0208 	add.w	r2, r3, #8
 8008430:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008434:	f8d4 b000 	ldr.w	fp, [r4]
 8008438:	f8c8 2000 	str.w	r2, [r8]
 800843c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008440:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008444:	9307      	str	r3, [sp, #28]
 8008446:	f8cd 8018 	str.w	r8, [sp, #24]
 800844a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800844e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008452:	4b9c      	ldr	r3, [pc, #624]	@ (80086c4 <_printf_float+0x2c8>)
 8008454:	f04f 32ff 	mov.w	r2, #4294967295
 8008458:	f7f8 fb68 	bl	8000b2c <__aeabi_dcmpun>
 800845c:	bb70      	cbnz	r0, 80084bc <_printf_float+0xc0>
 800845e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008462:	4b98      	ldr	r3, [pc, #608]	@ (80086c4 <_printf_float+0x2c8>)
 8008464:	f04f 32ff 	mov.w	r2, #4294967295
 8008468:	f7f8 fb42 	bl	8000af0 <__aeabi_dcmple>
 800846c:	bb30      	cbnz	r0, 80084bc <_printf_float+0xc0>
 800846e:	2200      	movs	r2, #0
 8008470:	2300      	movs	r3, #0
 8008472:	4640      	mov	r0, r8
 8008474:	4649      	mov	r1, r9
 8008476:	f7f8 fb31 	bl	8000adc <__aeabi_dcmplt>
 800847a:	b110      	cbz	r0, 8008482 <_printf_float+0x86>
 800847c:	232d      	movs	r3, #45	@ 0x2d
 800847e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008482:	4a91      	ldr	r2, [pc, #580]	@ (80086c8 <_printf_float+0x2cc>)
 8008484:	4b91      	ldr	r3, [pc, #580]	@ (80086cc <_printf_float+0x2d0>)
 8008486:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800848a:	bf8c      	ite	hi
 800848c:	4690      	movhi	r8, r2
 800848e:	4698      	movls	r8, r3
 8008490:	2303      	movs	r3, #3
 8008492:	6123      	str	r3, [r4, #16]
 8008494:	f02b 0304 	bic.w	r3, fp, #4
 8008498:	6023      	str	r3, [r4, #0]
 800849a:	f04f 0900 	mov.w	r9, #0
 800849e:	9700      	str	r7, [sp, #0]
 80084a0:	4633      	mov	r3, r6
 80084a2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80084a4:	4621      	mov	r1, r4
 80084a6:	4628      	mov	r0, r5
 80084a8:	f000 f9d2 	bl	8008850 <_printf_common>
 80084ac:	3001      	adds	r0, #1
 80084ae:	f040 808d 	bne.w	80085cc <_printf_float+0x1d0>
 80084b2:	f04f 30ff 	mov.w	r0, #4294967295
 80084b6:	b00d      	add	sp, #52	@ 0x34
 80084b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084bc:	4642      	mov	r2, r8
 80084be:	464b      	mov	r3, r9
 80084c0:	4640      	mov	r0, r8
 80084c2:	4649      	mov	r1, r9
 80084c4:	f7f8 fb32 	bl	8000b2c <__aeabi_dcmpun>
 80084c8:	b140      	cbz	r0, 80084dc <_printf_float+0xe0>
 80084ca:	464b      	mov	r3, r9
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	bfbc      	itt	lt
 80084d0:	232d      	movlt	r3, #45	@ 0x2d
 80084d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80084d6:	4a7e      	ldr	r2, [pc, #504]	@ (80086d0 <_printf_float+0x2d4>)
 80084d8:	4b7e      	ldr	r3, [pc, #504]	@ (80086d4 <_printf_float+0x2d8>)
 80084da:	e7d4      	b.n	8008486 <_printf_float+0x8a>
 80084dc:	6863      	ldr	r3, [r4, #4]
 80084de:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80084e2:	9206      	str	r2, [sp, #24]
 80084e4:	1c5a      	adds	r2, r3, #1
 80084e6:	d13b      	bne.n	8008560 <_printf_float+0x164>
 80084e8:	2306      	movs	r3, #6
 80084ea:	6063      	str	r3, [r4, #4]
 80084ec:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80084f0:	2300      	movs	r3, #0
 80084f2:	6022      	str	r2, [r4, #0]
 80084f4:	9303      	str	r3, [sp, #12]
 80084f6:	ab0a      	add	r3, sp, #40	@ 0x28
 80084f8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80084fc:	ab09      	add	r3, sp, #36	@ 0x24
 80084fe:	9300      	str	r3, [sp, #0]
 8008500:	6861      	ldr	r1, [r4, #4]
 8008502:	ec49 8b10 	vmov	d0, r8, r9
 8008506:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800850a:	4628      	mov	r0, r5
 800850c:	f7ff fed6 	bl	80082bc <__cvt>
 8008510:	9b06      	ldr	r3, [sp, #24]
 8008512:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008514:	2b47      	cmp	r3, #71	@ 0x47
 8008516:	4680      	mov	r8, r0
 8008518:	d129      	bne.n	800856e <_printf_float+0x172>
 800851a:	1cc8      	adds	r0, r1, #3
 800851c:	db02      	blt.n	8008524 <_printf_float+0x128>
 800851e:	6863      	ldr	r3, [r4, #4]
 8008520:	4299      	cmp	r1, r3
 8008522:	dd41      	ble.n	80085a8 <_printf_float+0x1ac>
 8008524:	f1aa 0a02 	sub.w	sl, sl, #2
 8008528:	fa5f fa8a 	uxtb.w	sl, sl
 800852c:	3901      	subs	r1, #1
 800852e:	4652      	mov	r2, sl
 8008530:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008534:	9109      	str	r1, [sp, #36]	@ 0x24
 8008536:	f7ff ff26 	bl	8008386 <__exponent>
 800853a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800853c:	1813      	adds	r3, r2, r0
 800853e:	2a01      	cmp	r2, #1
 8008540:	4681      	mov	r9, r0
 8008542:	6123      	str	r3, [r4, #16]
 8008544:	dc02      	bgt.n	800854c <_printf_float+0x150>
 8008546:	6822      	ldr	r2, [r4, #0]
 8008548:	07d2      	lsls	r2, r2, #31
 800854a:	d501      	bpl.n	8008550 <_printf_float+0x154>
 800854c:	3301      	adds	r3, #1
 800854e:	6123      	str	r3, [r4, #16]
 8008550:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008554:	2b00      	cmp	r3, #0
 8008556:	d0a2      	beq.n	800849e <_printf_float+0xa2>
 8008558:	232d      	movs	r3, #45	@ 0x2d
 800855a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800855e:	e79e      	b.n	800849e <_printf_float+0xa2>
 8008560:	9a06      	ldr	r2, [sp, #24]
 8008562:	2a47      	cmp	r2, #71	@ 0x47
 8008564:	d1c2      	bne.n	80084ec <_printf_float+0xf0>
 8008566:	2b00      	cmp	r3, #0
 8008568:	d1c0      	bne.n	80084ec <_printf_float+0xf0>
 800856a:	2301      	movs	r3, #1
 800856c:	e7bd      	b.n	80084ea <_printf_float+0xee>
 800856e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008572:	d9db      	bls.n	800852c <_printf_float+0x130>
 8008574:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008578:	d118      	bne.n	80085ac <_printf_float+0x1b0>
 800857a:	2900      	cmp	r1, #0
 800857c:	6863      	ldr	r3, [r4, #4]
 800857e:	dd0b      	ble.n	8008598 <_printf_float+0x19c>
 8008580:	6121      	str	r1, [r4, #16]
 8008582:	b913      	cbnz	r3, 800858a <_printf_float+0x18e>
 8008584:	6822      	ldr	r2, [r4, #0]
 8008586:	07d0      	lsls	r0, r2, #31
 8008588:	d502      	bpl.n	8008590 <_printf_float+0x194>
 800858a:	3301      	adds	r3, #1
 800858c:	440b      	add	r3, r1
 800858e:	6123      	str	r3, [r4, #16]
 8008590:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008592:	f04f 0900 	mov.w	r9, #0
 8008596:	e7db      	b.n	8008550 <_printf_float+0x154>
 8008598:	b913      	cbnz	r3, 80085a0 <_printf_float+0x1a4>
 800859a:	6822      	ldr	r2, [r4, #0]
 800859c:	07d2      	lsls	r2, r2, #31
 800859e:	d501      	bpl.n	80085a4 <_printf_float+0x1a8>
 80085a0:	3302      	adds	r3, #2
 80085a2:	e7f4      	b.n	800858e <_printf_float+0x192>
 80085a4:	2301      	movs	r3, #1
 80085a6:	e7f2      	b.n	800858e <_printf_float+0x192>
 80085a8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80085ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085ae:	4299      	cmp	r1, r3
 80085b0:	db05      	blt.n	80085be <_printf_float+0x1c2>
 80085b2:	6823      	ldr	r3, [r4, #0]
 80085b4:	6121      	str	r1, [r4, #16]
 80085b6:	07d8      	lsls	r0, r3, #31
 80085b8:	d5ea      	bpl.n	8008590 <_printf_float+0x194>
 80085ba:	1c4b      	adds	r3, r1, #1
 80085bc:	e7e7      	b.n	800858e <_printf_float+0x192>
 80085be:	2900      	cmp	r1, #0
 80085c0:	bfd4      	ite	le
 80085c2:	f1c1 0202 	rsble	r2, r1, #2
 80085c6:	2201      	movgt	r2, #1
 80085c8:	4413      	add	r3, r2
 80085ca:	e7e0      	b.n	800858e <_printf_float+0x192>
 80085cc:	6823      	ldr	r3, [r4, #0]
 80085ce:	055a      	lsls	r2, r3, #21
 80085d0:	d407      	bmi.n	80085e2 <_printf_float+0x1e6>
 80085d2:	6923      	ldr	r3, [r4, #16]
 80085d4:	4642      	mov	r2, r8
 80085d6:	4631      	mov	r1, r6
 80085d8:	4628      	mov	r0, r5
 80085da:	47b8      	blx	r7
 80085dc:	3001      	adds	r0, #1
 80085de:	d12b      	bne.n	8008638 <_printf_float+0x23c>
 80085e0:	e767      	b.n	80084b2 <_printf_float+0xb6>
 80085e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80085e6:	f240 80dd 	bls.w	80087a4 <_printf_float+0x3a8>
 80085ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80085ee:	2200      	movs	r2, #0
 80085f0:	2300      	movs	r3, #0
 80085f2:	f7f8 fa69 	bl	8000ac8 <__aeabi_dcmpeq>
 80085f6:	2800      	cmp	r0, #0
 80085f8:	d033      	beq.n	8008662 <_printf_float+0x266>
 80085fa:	4a37      	ldr	r2, [pc, #220]	@ (80086d8 <_printf_float+0x2dc>)
 80085fc:	2301      	movs	r3, #1
 80085fe:	4631      	mov	r1, r6
 8008600:	4628      	mov	r0, r5
 8008602:	47b8      	blx	r7
 8008604:	3001      	adds	r0, #1
 8008606:	f43f af54 	beq.w	80084b2 <_printf_float+0xb6>
 800860a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800860e:	4543      	cmp	r3, r8
 8008610:	db02      	blt.n	8008618 <_printf_float+0x21c>
 8008612:	6823      	ldr	r3, [r4, #0]
 8008614:	07d8      	lsls	r0, r3, #31
 8008616:	d50f      	bpl.n	8008638 <_printf_float+0x23c>
 8008618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800861c:	4631      	mov	r1, r6
 800861e:	4628      	mov	r0, r5
 8008620:	47b8      	blx	r7
 8008622:	3001      	adds	r0, #1
 8008624:	f43f af45 	beq.w	80084b2 <_printf_float+0xb6>
 8008628:	f04f 0900 	mov.w	r9, #0
 800862c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008630:	f104 0a1a 	add.w	sl, r4, #26
 8008634:	45c8      	cmp	r8, r9
 8008636:	dc09      	bgt.n	800864c <_printf_float+0x250>
 8008638:	6823      	ldr	r3, [r4, #0]
 800863a:	079b      	lsls	r3, r3, #30
 800863c:	f100 8103 	bmi.w	8008846 <_printf_float+0x44a>
 8008640:	68e0      	ldr	r0, [r4, #12]
 8008642:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008644:	4298      	cmp	r0, r3
 8008646:	bfb8      	it	lt
 8008648:	4618      	movlt	r0, r3
 800864a:	e734      	b.n	80084b6 <_printf_float+0xba>
 800864c:	2301      	movs	r3, #1
 800864e:	4652      	mov	r2, sl
 8008650:	4631      	mov	r1, r6
 8008652:	4628      	mov	r0, r5
 8008654:	47b8      	blx	r7
 8008656:	3001      	adds	r0, #1
 8008658:	f43f af2b 	beq.w	80084b2 <_printf_float+0xb6>
 800865c:	f109 0901 	add.w	r9, r9, #1
 8008660:	e7e8      	b.n	8008634 <_printf_float+0x238>
 8008662:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008664:	2b00      	cmp	r3, #0
 8008666:	dc39      	bgt.n	80086dc <_printf_float+0x2e0>
 8008668:	4a1b      	ldr	r2, [pc, #108]	@ (80086d8 <_printf_float+0x2dc>)
 800866a:	2301      	movs	r3, #1
 800866c:	4631      	mov	r1, r6
 800866e:	4628      	mov	r0, r5
 8008670:	47b8      	blx	r7
 8008672:	3001      	adds	r0, #1
 8008674:	f43f af1d 	beq.w	80084b2 <_printf_float+0xb6>
 8008678:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800867c:	ea59 0303 	orrs.w	r3, r9, r3
 8008680:	d102      	bne.n	8008688 <_printf_float+0x28c>
 8008682:	6823      	ldr	r3, [r4, #0]
 8008684:	07d9      	lsls	r1, r3, #31
 8008686:	d5d7      	bpl.n	8008638 <_printf_float+0x23c>
 8008688:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800868c:	4631      	mov	r1, r6
 800868e:	4628      	mov	r0, r5
 8008690:	47b8      	blx	r7
 8008692:	3001      	adds	r0, #1
 8008694:	f43f af0d 	beq.w	80084b2 <_printf_float+0xb6>
 8008698:	f04f 0a00 	mov.w	sl, #0
 800869c:	f104 0b1a 	add.w	fp, r4, #26
 80086a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086a2:	425b      	negs	r3, r3
 80086a4:	4553      	cmp	r3, sl
 80086a6:	dc01      	bgt.n	80086ac <_printf_float+0x2b0>
 80086a8:	464b      	mov	r3, r9
 80086aa:	e793      	b.n	80085d4 <_printf_float+0x1d8>
 80086ac:	2301      	movs	r3, #1
 80086ae:	465a      	mov	r2, fp
 80086b0:	4631      	mov	r1, r6
 80086b2:	4628      	mov	r0, r5
 80086b4:	47b8      	blx	r7
 80086b6:	3001      	adds	r0, #1
 80086b8:	f43f aefb 	beq.w	80084b2 <_printf_float+0xb6>
 80086bc:	f10a 0a01 	add.w	sl, sl, #1
 80086c0:	e7ee      	b.n	80086a0 <_printf_float+0x2a4>
 80086c2:	bf00      	nop
 80086c4:	7fefffff 	.word	0x7fefffff
 80086c8:	0800c965 	.word	0x0800c965
 80086cc:	0800c961 	.word	0x0800c961
 80086d0:	0800c96d 	.word	0x0800c96d
 80086d4:	0800c969 	.word	0x0800c969
 80086d8:	0800c971 	.word	0x0800c971
 80086dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80086de:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80086e2:	4553      	cmp	r3, sl
 80086e4:	bfa8      	it	ge
 80086e6:	4653      	movge	r3, sl
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	4699      	mov	r9, r3
 80086ec:	dc36      	bgt.n	800875c <_printf_float+0x360>
 80086ee:	f04f 0b00 	mov.w	fp, #0
 80086f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086f6:	f104 021a 	add.w	r2, r4, #26
 80086fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80086fc:	9306      	str	r3, [sp, #24]
 80086fe:	eba3 0309 	sub.w	r3, r3, r9
 8008702:	455b      	cmp	r3, fp
 8008704:	dc31      	bgt.n	800876a <_printf_float+0x36e>
 8008706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008708:	459a      	cmp	sl, r3
 800870a:	dc3a      	bgt.n	8008782 <_printf_float+0x386>
 800870c:	6823      	ldr	r3, [r4, #0]
 800870e:	07da      	lsls	r2, r3, #31
 8008710:	d437      	bmi.n	8008782 <_printf_float+0x386>
 8008712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008714:	ebaa 0903 	sub.w	r9, sl, r3
 8008718:	9b06      	ldr	r3, [sp, #24]
 800871a:	ebaa 0303 	sub.w	r3, sl, r3
 800871e:	4599      	cmp	r9, r3
 8008720:	bfa8      	it	ge
 8008722:	4699      	movge	r9, r3
 8008724:	f1b9 0f00 	cmp.w	r9, #0
 8008728:	dc33      	bgt.n	8008792 <_printf_float+0x396>
 800872a:	f04f 0800 	mov.w	r8, #0
 800872e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008732:	f104 0b1a 	add.w	fp, r4, #26
 8008736:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008738:	ebaa 0303 	sub.w	r3, sl, r3
 800873c:	eba3 0309 	sub.w	r3, r3, r9
 8008740:	4543      	cmp	r3, r8
 8008742:	f77f af79 	ble.w	8008638 <_printf_float+0x23c>
 8008746:	2301      	movs	r3, #1
 8008748:	465a      	mov	r2, fp
 800874a:	4631      	mov	r1, r6
 800874c:	4628      	mov	r0, r5
 800874e:	47b8      	blx	r7
 8008750:	3001      	adds	r0, #1
 8008752:	f43f aeae 	beq.w	80084b2 <_printf_float+0xb6>
 8008756:	f108 0801 	add.w	r8, r8, #1
 800875a:	e7ec      	b.n	8008736 <_printf_float+0x33a>
 800875c:	4642      	mov	r2, r8
 800875e:	4631      	mov	r1, r6
 8008760:	4628      	mov	r0, r5
 8008762:	47b8      	blx	r7
 8008764:	3001      	adds	r0, #1
 8008766:	d1c2      	bne.n	80086ee <_printf_float+0x2f2>
 8008768:	e6a3      	b.n	80084b2 <_printf_float+0xb6>
 800876a:	2301      	movs	r3, #1
 800876c:	4631      	mov	r1, r6
 800876e:	4628      	mov	r0, r5
 8008770:	9206      	str	r2, [sp, #24]
 8008772:	47b8      	blx	r7
 8008774:	3001      	adds	r0, #1
 8008776:	f43f ae9c 	beq.w	80084b2 <_printf_float+0xb6>
 800877a:	9a06      	ldr	r2, [sp, #24]
 800877c:	f10b 0b01 	add.w	fp, fp, #1
 8008780:	e7bb      	b.n	80086fa <_printf_float+0x2fe>
 8008782:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008786:	4631      	mov	r1, r6
 8008788:	4628      	mov	r0, r5
 800878a:	47b8      	blx	r7
 800878c:	3001      	adds	r0, #1
 800878e:	d1c0      	bne.n	8008712 <_printf_float+0x316>
 8008790:	e68f      	b.n	80084b2 <_printf_float+0xb6>
 8008792:	9a06      	ldr	r2, [sp, #24]
 8008794:	464b      	mov	r3, r9
 8008796:	4442      	add	r2, r8
 8008798:	4631      	mov	r1, r6
 800879a:	4628      	mov	r0, r5
 800879c:	47b8      	blx	r7
 800879e:	3001      	adds	r0, #1
 80087a0:	d1c3      	bne.n	800872a <_printf_float+0x32e>
 80087a2:	e686      	b.n	80084b2 <_printf_float+0xb6>
 80087a4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80087a8:	f1ba 0f01 	cmp.w	sl, #1
 80087ac:	dc01      	bgt.n	80087b2 <_printf_float+0x3b6>
 80087ae:	07db      	lsls	r3, r3, #31
 80087b0:	d536      	bpl.n	8008820 <_printf_float+0x424>
 80087b2:	2301      	movs	r3, #1
 80087b4:	4642      	mov	r2, r8
 80087b6:	4631      	mov	r1, r6
 80087b8:	4628      	mov	r0, r5
 80087ba:	47b8      	blx	r7
 80087bc:	3001      	adds	r0, #1
 80087be:	f43f ae78 	beq.w	80084b2 <_printf_float+0xb6>
 80087c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087c6:	4631      	mov	r1, r6
 80087c8:	4628      	mov	r0, r5
 80087ca:	47b8      	blx	r7
 80087cc:	3001      	adds	r0, #1
 80087ce:	f43f ae70 	beq.w	80084b2 <_printf_float+0xb6>
 80087d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80087d6:	2200      	movs	r2, #0
 80087d8:	2300      	movs	r3, #0
 80087da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087de:	f7f8 f973 	bl	8000ac8 <__aeabi_dcmpeq>
 80087e2:	b9c0      	cbnz	r0, 8008816 <_printf_float+0x41a>
 80087e4:	4653      	mov	r3, sl
 80087e6:	f108 0201 	add.w	r2, r8, #1
 80087ea:	4631      	mov	r1, r6
 80087ec:	4628      	mov	r0, r5
 80087ee:	47b8      	blx	r7
 80087f0:	3001      	adds	r0, #1
 80087f2:	d10c      	bne.n	800880e <_printf_float+0x412>
 80087f4:	e65d      	b.n	80084b2 <_printf_float+0xb6>
 80087f6:	2301      	movs	r3, #1
 80087f8:	465a      	mov	r2, fp
 80087fa:	4631      	mov	r1, r6
 80087fc:	4628      	mov	r0, r5
 80087fe:	47b8      	blx	r7
 8008800:	3001      	adds	r0, #1
 8008802:	f43f ae56 	beq.w	80084b2 <_printf_float+0xb6>
 8008806:	f108 0801 	add.w	r8, r8, #1
 800880a:	45d0      	cmp	r8, sl
 800880c:	dbf3      	blt.n	80087f6 <_printf_float+0x3fa>
 800880e:	464b      	mov	r3, r9
 8008810:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008814:	e6df      	b.n	80085d6 <_printf_float+0x1da>
 8008816:	f04f 0800 	mov.w	r8, #0
 800881a:	f104 0b1a 	add.w	fp, r4, #26
 800881e:	e7f4      	b.n	800880a <_printf_float+0x40e>
 8008820:	2301      	movs	r3, #1
 8008822:	4642      	mov	r2, r8
 8008824:	e7e1      	b.n	80087ea <_printf_float+0x3ee>
 8008826:	2301      	movs	r3, #1
 8008828:	464a      	mov	r2, r9
 800882a:	4631      	mov	r1, r6
 800882c:	4628      	mov	r0, r5
 800882e:	47b8      	blx	r7
 8008830:	3001      	adds	r0, #1
 8008832:	f43f ae3e 	beq.w	80084b2 <_printf_float+0xb6>
 8008836:	f108 0801 	add.w	r8, r8, #1
 800883a:	68e3      	ldr	r3, [r4, #12]
 800883c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800883e:	1a5b      	subs	r3, r3, r1
 8008840:	4543      	cmp	r3, r8
 8008842:	dcf0      	bgt.n	8008826 <_printf_float+0x42a>
 8008844:	e6fc      	b.n	8008640 <_printf_float+0x244>
 8008846:	f04f 0800 	mov.w	r8, #0
 800884a:	f104 0919 	add.w	r9, r4, #25
 800884e:	e7f4      	b.n	800883a <_printf_float+0x43e>

08008850 <_printf_common>:
 8008850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008854:	4616      	mov	r6, r2
 8008856:	4698      	mov	r8, r3
 8008858:	688a      	ldr	r2, [r1, #8]
 800885a:	690b      	ldr	r3, [r1, #16]
 800885c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008860:	4293      	cmp	r3, r2
 8008862:	bfb8      	it	lt
 8008864:	4613      	movlt	r3, r2
 8008866:	6033      	str	r3, [r6, #0]
 8008868:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800886c:	4607      	mov	r7, r0
 800886e:	460c      	mov	r4, r1
 8008870:	b10a      	cbz	r2, 8008876 <_printf_common+0x26>
 8008872:	3301      	adds	r3, #1
 8008874:	6033      	str	r3, [r6, #0]
 8008876:	6823      	ldr	r3, [r4, #0]
 8008878:	0699      	lsls	r1, r3, #26
 800887a:	bf42      	ittt	mi
 800887c:	6833      	ldrmi	r3, [r6, #0]
 800887e:	3302      	addmi	r3, #2
 8008880:	6033      	strmi	r3, [r6, #0]
 8008882:	6825      	ldr	r5, [r4, #0]
 8008884:	f015 0506 	ands.w	r5, r5, #6
 8008888:	d106      	bne.n	8008898 <_printf_common+0x48>
 800888a:	f104 0a19 	add.w	sl, r4, #25
 800888e:	68e3      	ldr	r3, [r4, #12]
 8008890:	6832      	ldr	r2, [r6, #0]
 8008892:	1a9b      	subs	r3, r3, r2
 8008894:	42ab      	cmp	r3, r5
 8008896:	dc26      	bgt.n	80088e6 <_printf_common+0x96>
 8008898:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800889c:	6822      	ldr	r2, [r4, #0]
 800889e:	3b00      	subs	r3, #0
 80088a0:	bf18      	it	ne
 80088a2:	2301      	movne	r3, #1
 80088a4:	0692      	lsls	r2, r2, #26
 80088a6:	d42b      	bmi.n	8008900 <_printf_common+0xb0>
 80088a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088ac:	4641      	mov	r1, r8
 80088ae:	4638      	mov	r0, r7
 80088b0:	47c8      	blx	r9
 80088b2:	3001      	adds	r0, #1
 80088b4:	d01e      	beq.n	80088f4 <_printf_common+0xa4>
 80088b6:	6823      	ldr	r3, [r4, #0]
 80088b8:	6922      	ldr	r2, [r4, #16]
 80088ba:	f003 0306 	and.w	r3, r3, #6
 80088be:	2b04      	cmp	r3, #4
 80088c0:	bf02      	ittt	eq
 80088c2:	68e5      	ldreq	r5, [r4, #12]
 80088c4:	6833      	ldreq	r3, [r6, #0]
 80088c6:	1aed      	subeq	r5, r5, r3
 80088c8:	68a3      	ldr	r3, [r4, #8]
 80088ca:	bf0c      	ite	eq
 80088cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088d0:	2500      	movne	r5, #0
 80088d2:	4293      	cmp	r3, r2
 80088d4:	bfc4      	itt	gt
 80088d6:	1a9b      	subgt	r3, r3, r2
 80088d8:	18ed      	addgt	r5, r5, r3
 80088da:	2600      	movs	r6, #0
 80088dc:	341a      	adds	r4, #26
 80088de:	42b5      	cmp	r5, r6
 80088e0:	d11a      	bne.n	8008918 <_printf_common+0xc8>
 80088e2:	2000      	movs	r0, #0
 80088e4:	e008      	b.n	80088f8 <_printf_common+0xa8>
 80088e6:	2301      	movs	r3, #1
 80088e8:	4652      	mov	r2, sl
 80088ea:	4641      	mov	r1, r8
 80088ec:	4638      	mov	r0, r7
 80088ee:	47c8      	blx	r9
 80088f0:	3001      	adds	r0, #1
 80088f2:	d103      	bne.n	80088fc <_printf_common+0xac>
 80088f4:	f04f 30ff 	mov.w	r0, #4294967295
 80088f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088fc:	3501      	adds	r5, #1
 80088fe:	e7c6      	b.n	800888e <_printf_common+0x3e>
 8008900:	18e1      	adds	r1, r4, r3
 8008902:	1c5a      	adds	r2, r3, #1
 8008904:	2030      	movs	r0, #48	@ 0x30
 8008906:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800890a:	4422      	add	r2, r4
 800890c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008910:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008914:	3302      	adds	r3, #2
 8008916:	e7c7      	b.n	80088a8 <_printf_common+0x58>
 8008918:	2301      	movs	r3, #1
 800891a:	4622      	mov	r2, r4
 800891c:	4641      	mov	r1, r8
 800891e:	4638      	mov	r0, r7
 8008920:	47c8      	blx	r9
 8008922:	3001      	adds	r0, #1
 8008924:	d0e6      	beq.n	80088f4 <_printf_common+0xa4>
 8008926:	3601      	adds	r6, #1
 8008928:	e7d9      	b.n	80088de <_printf_common+0x8e>
	...

0800892c <_printf_i>:
 800892c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008930:	7e0f      	ldrb	r7, [r1, #24]
 8008932:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008934:	2f78      	cmp	r7, #120	@ 0x78
 8008936:	4691      	mov	r9, r2
 8008938:	4680      	mov	r8, r0
 800893a:	460c      	mov	r4, r1
 800893c:	469a      	mov	sl, r3
 800893e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008942:	d807      	bhi.n	8008954 <_printf_i+0x28>
 8008944:	2f62      	cmp	r7, #98	@ 0x62
 8008946:	d80a      	bhi.n	800895e <_printf_i+0x32>
 8008948:	2f00      	cmp	r7, #0
 800894a:	f000 80d1 	beq.w	8008af0 <_printf_i+0x1c4>
 800894e:	2f58      	cmp	r7, #88	@ 0x58
 8008950:	f000 80b8 	beq.w	8008ac4 <_printf_i+0x198>
 8008954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008958:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800895c:	e03a      	b.n	80089d4 <_printf_i+0xa8>
 800895e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008962:	2b15      	cmp	r3, #21
 8008964:	d8f6      	bhi.n	8008954 <_printf_i+0x28>
 8008966:	a101      	add	r1, pc, #4	@ (adr r1, 800896c <_printf_i+0x40>)
 8008968:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800896c:	080089c5 	.word	0x080089c5
 8008970:	080089d9 	.word	0x080089d9
 8008974:	08008955 	.word	0x08008955
 8008978:	08008955 	.word	0x08008955
 800897c:	08008955 	.word	0x08008955
 8008980:	08008955 	.word	0x08008955
 8008984:	080089d9 	.word	0x080089d9
 8008988:	08008955 	.word	0x08008955
 800898c:	08008955 	.word	0x08008955
 8008990:	08008955 	.word	0x08008955
 8008994:	08008955 	.word	0x08008955
 8008998:	08008ad7 	.word	0x08008ad7
 800899c:	08008a03 	.word	0x08008a03
 80089a0:	08008a91 	.word	0x08008a91
 80089a4:	08008955 	.word	0x08008955
 80089a8:	08008955 	.word	0x08008955
 80089ac:	08008af9 	.word	0x08008af9
 80089b0:	08008955 	.word	0x08008955
 80089b4:	08008a03 	.word	0x08008a03
 80089b8:	08008955 	.word	0x08008955
 80089bc:	08008955 	.word	0x08008955
 80089c0:	08008a99 	.word	0x08008a99
 80089c4:	6833      	ldr	r3, [r6, #0]
 80089c6:	1d1a      	adds	r2, r3, #4
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	6032      	str	r2, [r6, #0]
 80089cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80089d4:	2301      	movs	r3, #1
 80089d6:	e09c      	b.n	8008b12 <_printf_i+0x1e6>
 80089d8:	6833      	ldr	r3, [r6, #0]
 80089da:	6820      	ldr	r0, [r4, #0]
 80089dc:	1d19      	adds	r1, r3, #4
 80089de:	6031      	str	r1, [r6, #0]
 80089e0:	0606      	lsls	r6, r0, #24
 80089e2:	d501      	bpl.n	80089e8 <_printf_i+0xbc>
 80089e4:	681d      	ldr	r5, [r3, #0]
 80089e6:	e003      	b.n	80089f0 <_printf_i+0xc4>
 80089e8:	0645      	lsls	r5, r0, #25
 80089ea:	d5fb      	bpl.n	80089e4 <_printf_i+0xb8>
 80089ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80089f0:	2d00      	cmp	r5, #0
 80089f2:	da03      	bge.n	80089fc <_printf_i+0xd0>
 80089f4:	232d      	movs	r3, #45	@ 0x2d
 80089f6:	426d      	negs	r5, r5
 80089f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089fc:	4858      	ldr	r0, [pc, #352]	@ (8008b60 <_printf_i+0x234>)
 80089fe:	230a      	movs	r3, #10
 8008a00:	e011      	b.n	8008a26 <_printf_i+0xfa>
 8008a02:	6821      	ldr	r1, [r4, #0]
 8008a04:	6833      	ldr	r3, [r6, #0]
 8008a06:	0608      	lsls	r0, r1, #24
 8008a08:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a0c:	d402      	bmi.n	8008a14 <_printf_i+0xe8>
 8008a0e:	0649      	lsls	r1, r1, #25
 8008a10:	bf48      	it	mi
 8008a12:	b2ad      	uxthmi	r5, r5
 8008a14:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a16:	4852      	ldr	r0, [pc, #328]	@ (8008b60 <_printf_i+0x234>)
 8008a18:	6033      	str	r3, [r6, #0]
 8008a1a:	bf14      	ite	ne
 8008a1c:	230a      	movne	r3, #10
 8008a1e:	2308      	moveq	r3, #8
 8008a20:	2100      	movs	r1, #0
 8008a22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a26:	6866      	ldr	r6, [r4, #4]
 8008a28:	60a6      	str	r6, [r4, #8]
 8008a2a:	2e00      	cmp	r6, #0
 8008a2c:	db05      	blt.n	8008a3a <_printf_i+0x10e>
 8008a2e:	6821      	ldr	r1, [r4, #0]
 8008a30:	432e      	orrs	r6, r5
 8008a32:	f021 0104 	bic.w	r1, r1, #4
 8008a36:	6021      	str	r1, [r4, #0]
 8008a38:	d04b      	beq.n	8008ad2 <_printf_i+0x1a6>
 8008a3a:	4616      	mov	r6, r2
 8008a3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a40:	fb03 5711 	mls	r7, r3, r1, r5
 8008a44:	5dc7      	ldrb	r7, [r0, r7]
 8008a46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a4a:	462f      	mov	r7, r5
 8008a4c:	42bb      	cmp	r3, r7
 8008a4e:	460d      	mov	r5, r1
 8008a50:	d9f4      	bls.n	8008a3c <_printf_i+0x110>
 8008a52:	2b08      	cmp	r3, #8
 8008a54:	d10b      	bne.n	8008a6e <_printf_i+0x142>
 8008a56:	6823      	ldr	r3, [r4, #0]
 8008a58:	07df      	lsls	r7, r3, #31
 8008a5a:	d508      	bpl.n	8008a6e <_printf_i+0x142>
 8008a5c:	6923      	ldr	r3, [r4, #16]
 8008a5e:	6861      	ldr	r1, [r4, #4]
 8008a60:	4299      	cmp	r1, r3
 8008a62:	bfde      	ittt	le
 8008a64:	2330      	movle	r3, #48	@ 0x30
 8008a66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a6e:	1b92      	subs	r2, r2, r6
 8008a70:	6122      	str	r2, [r4, #16]
 8008a72:	f8cd a000 	str.w	sl, [sp]
 8008a76:	464b      	mov	r3, r9
 8008a78:	aa03      	add	r2, sp, #12
 8008a7a:	4621      	mov	r1, r4
 8008a7c:	4640      	mov	r0, r8
 8008a7e:	f7ff fee7 	bl	8008850 <_printf_common>
 8008a82:	3001      	adds	r0, #1
 8008a84:	d14a      	bne.n	8008b1c <_printf_i+0x1f0>
 8008a86:	f04f 30ff 	mov.w	r0, #4294967295
 8008a8a:	b004      	add	sp, #16
 8008a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a90:	6823      	ldr	r3, [r4, #0]
 8008a92:	f043 0320 	orr.w	r3, r3, #32
 8008a96:	6023      	str	r3, [r4, #0]
 8008a98:	4832      	ldr	r0, [pc, #200]	@ (8008b64 <_printf_i+0x238>)
 8008a9a:	2778      	movs	r7, #120	@ 0x78
 8008a9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008aa0:	6823      	ldr	r3, [r4, #0]
 8008aa2:	6831      	ldr	r1, [r6, #0]
 8008aa4:	061f      	lsls	r7, r3, #24
 8008aa6:	f851 5b04 	ldr.w	r5, [r1], #4
 8008aaa:	d402      	bmi.n	8008ab2 <_printf_i+0x186>
 8008aac:	065f      	lsls	r7, r3, #25
 8008aae:	bf48      	it	mi
 8008ab0:	b2ad      	uxthmi	r5, r5
 8008ab2:	6031      	str	r1, [r6, #0]
 8008ab4:	07d9      	lsls	r1, r3, #31
 8008ab6:	bf44      	itt	mi
 8008ab8:	f043 0320 	orrmi.w	r3, r3, #32
 8008abc:	6023      	strmi	r3, [r4, #0]
 8008abe:	b11d      	cbz	r5, 8008ac8 <_printf_i+0x19c>
 8008ac0:	2310      	movs	r3, #16
 8008ac2:	e7ad      	b.n	8008a20 <_printf_i+0xf4>
 8008ac4:	4826      	ldr	r0, [pc, #152]	@ (8008b60 <_printf_i+0x234>)
 8008ac6:	e7e9      	b.n	8008a9c <_printf_i+0x170>
 8008ac8:	6823      	ldr	r3, [r4, #0]
 8008aca:	f023 0320 	bic.w	r3, r3, #32
 8008ace:	6023      	str	r3, [r4, #0]
 8008ad0:	e7f6      	b.n	8008ac0 <_printf_i+0x194>
 8008ad2:	4616      	mov	r6, r2
 8008ad4:	e7bd      	b.n	8008a52 <_printf_i+0x126>
 8008ad6:	6833      	ldr	r3, [r6, #0]
 8008ad8:	6825      	ldr	r5, [r4, #0]
 8008ada:	6961      	ldr	r1, [r4, #20]
 8008adc:	1d18      	adds	r0, r3, #4
 8008ade:	6030      	str	r0, [r6, #0]
 8008ae0:	062e      	lsls	r6, r5, #24
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	d501      	bpl.n	8008aea <_printf_i+0x1be>
 8008ae6:	6019      	str	r1, [r3, #0]
 8008ae8:	e002      	b.n	8008af0 <_printf_i+0x1c4>
 8008aea:	0668      	lsls	r0, r5, #25
 8008aec:	d5fb      	bpl.n	8008ae6 <_printf_i+0x1ba>
 8008aee:	8019      	strh	r1, [r3, #0]
 8008af0:	2300      	movs	r3, #0
 8008af2:	6123      	str	r3, [r4, #16]
 8008af4:	4616      	mov	r6, r2
 8008af6:	e7bc      	b.n	8008a72 <_printf_i+0x146>
 8008af8:	6833      	ldr	r3, [r6, #0]
 8008afa:	1d1a      	adds	r2, r3, #4
 8008afc:	6032      	str	r2, [r6, #0]
 8008afe:	681e      	ldr	r6, [r3, #0]
 8008b00:	6862      	ldr	r2, [r4, #4]
 8008b02:	2100      	movs	r1, #0
 8008b04:	4630      	mov	r0, r6
 8008b06:	f7f7 fb63 	bl	80001d0 <memchr>
 8008b0a:	b108      	cbz	r0, 8008b10 <_printf_i+0x1e4>
 8008b0c:	1b80      	subs	r0, r0, r6
 8008b0e:	6060      	str	r0, [r4, #4]
 8008b10:	6863      	ldr	r3, [r4, #4]
 8008b12:	6123      	str	r3, [r4, #16]
 8008b14:	2300      	movs	r3, #0
 8008b16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b1a:	e7aa      	b.n	8008a72 <_printf_i+0x146>
 8008b1c:	6923      	ldr	r3, [r4, #16]
 8008b1e:	4632      	mov	r2, r6
 8008b20:	4649      	mov	r1, r9
 8008b22:	4640      	mov	r0, r8
 8008b24:	47d0      	blx	sl
 8008b26:	3001      	adds	r0, #1
 8008b28:	d0ad      	beq.n	8008a86 <_printf_i+0x15a>
 8008b2a:	6823      	ldr	r3, [r4, #0]
 8008b2c:	079b      	lsls	r3, r3, #30
 8008b2e:	d413      	bmi.n	8008b58 <_printf_i+0x22c>
 8008b30:	68e0      	ldr	r0, [r4, #12]
 8008b32:	9b03      	ldr	r3, [sp, #12]
 8008b34:	4298      	cmp	r0, r3
 8008b36:	bfb8      	it	lt
 8008b38:	4618      	movlt	r0, r3
 8008b3a:	e7a6      	b.n	8008a8a <_printf_i+0x15e>
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	4632      	mov	r2, r6
 8008b40:	4649      	mov	r1, r9
 8008b42:	4640      	mov	r0, r8
 8008b44:	47d0      	blx	sl
 8008b46:	3001      	adds	r0, #1
 8008b48:	d09d      	beq.n	8008a86 <_printf_i+0x15a>
 8008b4a:	3501      	adds	r5, #1
 8008b4c:	68e3      	ldr	r3, [r4, #12]
 8008b4e:	9903      	ldr	r1, [sp, #12]
 8008b50:	1a5b      	subs	r3, r3, r1
 8008b52:	42ab      	cmp	r3, r5
 8008b54:	dcf2      	bgt.n	8008b3c <_printf_i+0x210>
 8008b56:	e7eb      	b.n	8008b30 <_printf_i+0x204>
 8008b58:	2500      	movs	r5, #0
 8008b5a:	f104 0619 	add.w	r6, r4, #25
 8008b5e:	e7f5      	b.n	8008b4c <_printf_i+0x220>
 8008b60:	0800c973 	.word	0x0800c973
 8008b64:	0800c984 	.word	0x0800c984

08008b68 <_scanf_float>:
 8008b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b6c:	b087      	sub	sp, #28
 8008b6e:	4691      	mov	r9, r2
 8008b70:	9303      	str	r3, [sp, #12]
 8008b72:	688b      	ldr	r3, [r1, #8]
 8008b74:	1e5a      	subs	r2, r3, #1
 8008b76:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008b7a:	bf81      	itttt	hi
 8008b7c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008b80:	eb03 0b05 	addhi.w	fp, r3, r5
 8008b84:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008b88:	608b      	strhi	r3, [r1, #8]
 8008b8a:	680b      	ldr	r3, [r1, #0]
 8008b8c:	460a      	mov	r2, r1
 8008b8e:	f04f 0500 	mov.w	r5, #0
 8008b92:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008b96:	f842 3b1c 	str.w	r3, [r2], #28
 8008b9a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008b9e:	4680      	mov	r8, r0
 8008ba0:	460c      	mov	r4, r1
 8008ba2:	bf98      	it	ls
 8008ba4:	f04f 0b00 	movls.w	fp, #0
 8008ba8:	9201      	str	r2, [sp, #4]
 8008baa:	4616      	mov	r6, r2
 8008bac:	46aa      	mov	sl, r5
 8008bae:	462f      	mov	r7, r5
 8008bb0:	9502      	str	r5, [sp, #8]
 8008bb2:	68a2      	ldr	r2, [r4, #8]
 8008bb4:	b15a      	cbz	r2, 8008bce <_scanf_float+0x66>
 8008bb6:	f8d9 3000 	ldr.w	r3, [r9]
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	2b4e      	cmp	r3, #78	@ 0x4e
 8008bbe:	d863      	bhi.n	8008c88 <_scanf_float+0x120>
 8008bc0:	2b40      	cmp	r3, #64	@ 0x40
 8008bc2:	d83b      	bhi.n	8008c3c <_scanf_float+0xd4>
 8008bc4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008bc8:	b2c8      	uxtb	r0, r1
 8008bca:	280e      	cmp	r0, #14
 8008bcc:	d939      	bls.n	8008c42 <_scanf_float+0xda>
 8008bce:	b11f      	cbz	r7, 8008bd8 <_scanf_float+0x70>
 8008bd0:	6823      	ldr	r3, [r4, #0]
 8008bd2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008bd6:	6023      	str	r3, [r4, #0]
 8008bd8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008bdc:	f1ba 0f01 	cmp.w	sl, #1
 8008be0:	f200 8114 	bhi.w	8008e0c <_scanf_float+0x2a4>
 8008be4:	9b01      	ldr	r3, [sp, #4]
 8008be6:	429e      	cmp	r6, r3
 8008be8:	f200 8105 	bhi.w	8008df6 <_scanf_float+0x28e>
 8008bec:	2001      	movs	r0, #1
 8008bee:	b007      	add	sp, #28
 8008bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008bf8:	2a0d      	cmp	r2, #13
 8008bfa:	d8e8      	bhi.n	8008bce <_scanf_float+0x66>
 8008bfc:	a101      	add	r1, pc, #4	@ (adr r1, 8008c04 <_scanf_float+0x9c>)
 8008bfe:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008c02:	bf00      	nop
 8008c04:	08008d4d 	.word	0x08008d4d
 8008c08:	08008bcf 	.word	0x08008bcf
 8008c0c:	08008bcf 	.word	0x08008bcf
 8008c10:	08008bcf 	.word	0x08008bcf
 8008c14:	08008da9 	.word	0x08008da9
 8008c18:	08008d83 	.word	0x08008d83
 8008c1c:	08008bcf 	.word	0x08008bcf
 8008c20:	08008bcf 	.word	0x08008bcf
 8008c24:	08008d5b 	.word	0x08008d5b
 8008c28:	08008bcf 	.word	0x08008bcf
 8008c2c:	08008bcf 	.word	0x08008bcf
 8008c30:	08008bcf 	.word	0x08008bcf
 8008c34:	08008bcf 	.word	0x08008bcf
 8008c38:	08008d17 	.word	0x08008d17
 8008c3c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008c40:	e7da      	b.n	8008bf8 <_scanf_float+0x90>
 8008c42:	290e      	cmp	r1, #14
 8008c44:	d8c3      	bhi.n	8008bce <_scanf_float+0x66>
 8008c46:	a001      	add	r0, pc, #4	@ (adr r0, 8008c4c <_scanf_float+0xe4>)
 8008c48:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008c4c:	08008d07 	.word	0x08008d07
 8008c50:	08008bcf 	.word	0x08008bcf
 8008c54:	08008d07 	.word	0x08008d07
 8008c58:	08008d97 	.word	0x08008d97
 8008c5c:	08008bcf 	.word	0x08008bcf
 8008c60:	08008ca9 	.word	0x08008ca9
 8008c64:	08008ced 	.word	0x08008ced
 8008c68:	08008ced 	.word	0x08008ced
 8008c6c:	08008ced 	.word	0x08008ced
 8008c70:	08008ced 	.word	0x08008ced
 8008c74:	08008ced 	.word	0x08008ced
 8008c78:	08008ced 	.word	0x08008ced
 8008c7c:	08008ced 	.word	0x08008ced
 8008c80:	08008ced 	.word	0x08008ced
 8008c84:	08008ced 	.word	0x08008ced
 8008c88:	2b6e      	cmp	r3, #110	@ 0x6e
 8008c8a:	d809      	bhi.n	8008ca0 <_scanf_float+0x138>
 8008c8c:	2b60      	cmp	r3, #96	@ 0x60
 8008c8e:	d8b1      	bhi.n	8008bf4 <_scanf_float+0x8c>
 8008c90:	2b54      	cmp	r3, #84	@ 0x54
 8008c92:	d07b      	beq.n	8008d8c <_scanf_float+0x224>
 8008c94:	2b59      	cmp	r3, #89	@ 0x59
 8008c96:	d19a      	bne.n	8008bce <_scanf_float+0x66>
 8008c98:	2d07      	cmp	r5, #7
 8008c9a:	d198      	bne.n	8008bce <_scanf_float+0x66>
 8008c9c:	2508      	movs	r5, #8
 8008c9e:	e02f      	b.n	8008d00 <_scanf_float+0x198>
 8008ca0:	2b74      	cmp	r3, #116	@ 0x74
 8008ca2:	d073      	beq.n	8008d8c <_scanf_float+0x224>
 8008ca4:	2b79      	cmp	r3, #121	@ 0x79
 8008ca6:	e7f6      	b.n	8008c96 <_scanf_float+0x12e>
 8008ca8:	6821      	ldr	r1, [r4, #0]
 8008caa:	05c8      	lsls	r0, r1, #23
 8008cac:	d51e      	bpl.n	8008cec <_scanf_float+0x184>
 8008cae:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008cb2:	6021      	str	r1, [r4, #0]
 8008cb4:	3701      	adds	r7, #1
 8008cb6:	f1bb 0f00 	cmp.w	fp, #0
 8008cba:	d003      	beq.n	8008cc4 <_scanf_float+0x15c>
 8008cbc:	3201      	adds	r2, #1
 8008cbe:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008cc2:	60a2      	str	r2, [r4, #8]
 8008cc4:	68a3      	ldr	r3, [r4, #8]
 8008cc6:	3b01      	subs	r3, #1
 8008cc8:	60a3      	str	r3, [r4, #8]
 8008cca:	6923      	ldr	r3, [r4, #16]
 8008ccc:	3301      	adds	r3, #1
 8008cce:	6123      	str	r3, [r4, #16]
 8008cd0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008cd4:	3b01      	subs	r3, #1
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	f8c9 3004 	str.w	r3, [r9, #4]
 8008cdc:	f340 8082 	ble.w	8008de4 <_scanf_float+0x27c>
 8008ce0:	f8d9 3000 	ldr.w	r3, [r9]
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	f8c9 3000 	str.w	r3, [r9]
 8008cea:	e762      	b.n	8008bb2 <_scanf_float+0x4a>
 8008cec:	eb1a 0105 	adds.w	r1, sl, r5
 8008cf0:	f47f af6d 	bne.w	8008bce <_scanf_float+0x66>
 8008cf4:	6822      	ldr	r2, [r4, #0]
 8008cf6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008cfa:	6022      	str	r2, [r4, #0]
 8008cfc:	460d      	mov	r5, r1
 8008cfe:	468a      	mov	sl, r1
 8008d00:	f806 3b01 	strb.w	r3, [r6], #1
 8008d04:	e7de      	b.n	8008cc4 <_scanf_float+0x15c>
 8008d06:	6822      	ldr	r2, [r4, #0]
 8008d08:	0610      	lsls	r0, r2, #24
 8008d0a:	f57f af60 	bpl.w	8008bce <_scanf_float+0x66>
 8008d0e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d12:	6022      	str	r2, [r4, #0]
 8008d14:	e7f4      	b.n	8008d00 <_scanf_float+0x198>
 8008d16:	f1ba 0f00 	cmp.w	sl, #0
 8008d1a:	d10c      	bne.n	8008d36 <_scanf_float+0x1ce>
 8008d1c:	b977      	cbnz	r7, 8008d3c <_scanf_float+0x1d4>
 8008d1e:	6822      	ldr	r2, [r4, #0]
 8008d20:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008d24:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008d28:	d108      	bne.n	8008d3c <_scanf_float+0x1d4>
 8008d2a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008d2e:	6022      	str	r2, [r4, #0]
 8008d30:	f04f 0a01 	mov.w	sl, #1
 8008d34:	e7e4      	b.n	8008d00 <_scanf_float+0x198>
 8008d36:	f1ba 0f02 	cmp.w	sl, #2
 8008d3a:	d050      	beq.n	8008dde <_scanf_float+0x276>
 8008d3c:	2d01      	cmp	r5, #1
 8008d3e:	d002      	beq.n	8008d46 <_scanf_float+0x1de>
 8008d40:	2d04      	cmp	r5, #4
 8008d42:	f47f af44 	bne.w	8008bce <_scanf_float+0x66>
 8008d46:	3501      	adds	r5, #1
 8008d48:	b2ed      	uxtb	r5, r5
 8008d4a:	e7d9      	b.n	8008d00 <_scanf_float+0x198>
 8008d4c:	f1ba 0f01 	cmp.w	sl, #1
 8008d50:	f47f af3d 	bne.w	8008bce <_scanf_float+0x66>
 8008d54:	f04f 0a02 	mov.w	sl, #2
 8008d58:	e7d2      	b.n	8008d00 <_scanf_float+0x198>
 8008d5a:	b975      	cbnz	r5, 8008d7a <_scanf_float+0x212>
 8008d5c:	2f00      	cmp	r7, #0
 8008d5e:	f47f af37 	bne.w	8008bd0 <_scanf_float+0x68>
 8008d62:	6822      	ldr	r2, [r4, #0]
 8008d64:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008d68:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008d6c:	f040 8103 	bne.w	8008f76 <_scanf_float+0x40e>
 8008d70:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008d74:	6022      	str	r2, [r4, #0]
 8008d76:	2501      	movs	r5, #1
 8008d78:	e7c2      	b.n	8008d00 <_scanf_float+0x198>
 8008d7a:	2d03      	cmp	r5, #3
 8008d7c:	d0e3      	beq.n	8008d46 <_scanf_float+0x1de>
 8008d7e:	2d05      	cmp	r5, #5
 8008d80:	e7df      	b.n	8008d42 <_scanf_float+0x1da>
 8008d82:	2d02      	cmp	r5, #2
 8008d84:	f47f af23 	bne.w	8008bce <_scanf_float+0x66>
 8008d88:	2503      	movs	r5, #3
 8008d8a:	e7b9      	b.n	8008d00 <_scanf_float+0x198>
 8008d8c:	2d06      	cmp	r5, #6
 8008d8e:	f47f af1e 	bne.w	8008bce <_scanf_float+0x66>
 8008d92:	2507      	movs	r5, #7
 8008d94:	e7b4      	b.n	8008d00 <_scanf_float+0x198>
 8008d96:	6822      	ldr	r2, [r4, #0]
 8008d98:	0591      	lsls	r1, r2, #22
 8008d9a:	f57f af18 	bpl.w	8008bce <_scanf_float+0x66>
 8008d9e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008da2:	6022      	str	r2, [r4, #0]
 8008da4:	9702      	str	r7, [sp, #8]
 8008da6:	e7ab      	b.n	8008d00 <_scanf_float+0x198>
 8008da8:	6822      	ldr	r2, [r4, #0]
 8008daa:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008dae:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008db2:	d005      	beq.n	8008dc0 <_scanf_float+0x258>
 8008db4:	0550      	lsls	r0, r2, #21
 8008db6:	f57f af0a 	bpl.w	8008bce <_scanf_float+0x66>
 8008dba:	2f00      	cmp	r7, #0
 8008dbc:	f000 80db 	beq.w	8008f76 <_scanf_float+0x40e>
 8008dc0:	0591      	lsls	r1, r2, #22
 8008dc2:	bf58      	it	pl
 8008dc4:	9902      	ldrpl	r1, [sp, #8]
 8008dc6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008dca:	bf58      	it	pl
 8008dcc:	1a79      	subpl	r1, r7, r1
 8008dce:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008dd2:	bf58      	it	pl
 8008dd4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008dd8:	6022      	str	r2, [r4, #0]
 8008dda:	2700      	movs	r7, #0
 8008ddc:	e790      	b.n	8008d00 <_scanf_float+0x198>
 8008dde:	f04f 0a03 	mov.w	sl, #3
 8008de2:	e78d      	b.n	8008d00 <_scanf_float+0x198>
 8008de4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008de8:	4649      	mov	r1, r9
 8008dea:	4640      	mov	r0, r8
 8008dec:	4798      	blx	r3
 8008dee:	2800      	cmp	r0, #0
 8008df0:	f43f aedf 	beq.w	8008bb2 <_scanf_float+0x4a>
 8008df4:	e6eb      	b.n	8008bce <_scanf_float+0x66>
 8008df6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008dfa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008dfe:	464a      	mov	r2, r9
 8008e00:	4640      	mov	r0, r8
 8008e02:	4798      	blx	r3
 8008e04:	6923      	ldr	r3, [r4, #16]
 8008e06:	3b01      	subs	r3, #1
 8008e08:	6123      	str	r3, [r4, #16]
 8008e0a:	e6eb      	b.n	8008be4 <_scanf_float+0x7c>
 8008e0c:	1e6b      	subs	r3, r5, #1
 8008e0e:	2b06      	cmp	r3, #6
 8008e10:	d824      	bhi.n	8008e5c <_scanf_float+0x2f4>
 8008e12:	2d02      	cmp	r5, #2
 8008e14:	d836      	bhi.n	8008e84 <_scanf_float+0x31c>
 8008e16:	9b01      	ldr	r3, [sp, #4]
 8008e18:	429e      	cmp	r6, r3
 8008e1a:	f67f aee7 	bls.w	8008bec <_scanf_float+0x84>
 8008e1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e22:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e26:	464a      	mov	r2, r9
 8008e28:	4640      	mov	r0, r8
 8008e2a:	4798      	blx	r3
 8008e2c:	6923      	ldr	r3, [r4, #16]
 8008e2e:	3b01      	subs	r3, #1
 8008e30:	6123      	str	r3, [r4, #16]
 8008e32:	e7f0      	b.n	8008e16 <_scanf_float+0x2ae>
 8008e34:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e38:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008e3c:	464a      	mov	r2, r9
 8008e3e:	4640      	mov	r0, r8
 8008e40:	4798      	blx	r3
 8008e42:	6923      	ldr	r3, [r4, #16]
 8008e44:	3b01      	subs	r3, #1
 8008e46:	6123      	str	r3, [r4, #16]
 8008e48:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e4c:	fa5f fa8a 	uxtb.w	sl, sl
 8008e50:	f1ba 0f02 	cmp.w	sl, #2
 8008e54:	d1ee      	bne.n	8008e34 <_scanf_float+0x2cc>
 8008e56:	3d03      	subs	r5, #3
 8008e58:	b2ed      	uxtb	r5, r5
 8008e5a:	1b76      	subs	r6, r6, r5
 8008e5c:	6823      	ldr	r3, [r4, #0]
 8008e5e:	05da      	lsls	r2, r3, #23
 8008e60:	d530      	bpl.n	8008ec4 <_scanf_float+0x35c>
 8008e62:	055b      	lsls	r3, r3, #21
 8008e64:	d511      	bpl.n	8008e8a <_scanf_float+0x322>
 8008e66:	9b01      	ldr	r3, [sp, #4]
 8008e68:	429e      	cmp	r6, r3
 8008e6a:	f67f aebf 	bls.w	8008bec <_scanf_float+0x84>
 8008e6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e72:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e76:	464a      	mov	r2, r9
 8008e78:	4640      	mov	r0, r8
 8008e7a:	4798      	blx	r3
 8008e7c:	6923      	ldr	r3, [r4, #16]
 8008e7e:	3b01      	subs	r3, #1
 8008e80:	6123      	str	r3, [r4, #16]
 8008e82:	e7f0      	b.n	8008e66 <_scanf_float+0x2fe>
 8008e84:	46aa      	mov	sl, r5
 8008e86:	46b3      	mov	fp, r6
 8008e88:	e7de      	b.n	8008e48 <_scanf_float+0x2e0>
 8008e8a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008e8e:	6923      	ldr	r3, [r4, #16]
 8008e90:	2965      	cmp	r1, #101	@ 0x65
 8008e92:	f103 33ff 	add.w	r3, r3, #4294967295
 8008e96:	f106 35ff 	add.w	r5, r6, #4294967295
 8008e9a:	6123      	str	r3, [r4, #16]
 8008e9c:	d00c      	beq.n	8008eb8 <_scanf_float+0x350>
 8008e9e:	2945      	cmp	r1, #69	@ 0x45
 8008ea0:	d00a      	beq.n	8008eb8 <_scanf_float+0x350>
 8008ea2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ea6:	464a      	mov	r2, r9
 8008ea8:	4640      	mov	r0, r8
 8008eaa:	4798      	blx	r3
 8008eac:	6923      	ldr	r3, [r4, #16]
 8008eae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008eb2:	3b01      	subs	r3, #1
 8008eb4:	1eb5      	subs	r5, r6, #2
 8008eb6:	6123      	str	r3, [r4, #16]
 8008eb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ebc:	464a      	mov	r2, r9
 8008ebe:	4640      	mov	r0, r8
 8008ec0:	4798      	blx	r3
 8008ec2:	462e      	mov	r6, r5
 8008ec4:	6822      	ldr	r2, [r4, #0]
 8008ec6:	f012 0210 	ands.w	r2, r2, #16
 8008eca:	d001      	beq.n	8008ed0 <_scanf_float+0x368>
 8008ecc:	2000      	movs	r0, #0
 8008ece:	e68e      	b.n	8008bee <_scanf_float+0x86>
 8008ed0:	7032      	strb	r2, [r6, #0]
 8008ed2:	6823      	ldr	r3, [r4, #0]
 8008ed4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008ed8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008edc:	d125      	bne.n	8008f2a <_scanf_float+0x3c2>
 8008ede:	9b02      	ldr	r3, [sp, #8]
 8008ee0:	429f      	cmp	r7, r3
 8008ee2:	d00a      	beq.n	8008efa <_scanf_float+0x392>
 8008ee4:	1bda      	subs	r2, r3, r7
 8008ee6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008eea:	429e      	cmp	r6, r3
 8008eec:	bf28      	it	cs
 8008eee:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008ef2:	4922      	ldr	r1, [pc, #136]	@ (8008f7c <_scanf_float+0x414>)
 8008ef4:	4630      	mov	r0, r6
 8008ef6:	f000 f965 	bl	80091c4 <siprintf>
 8008efa:	9901      	ldr	r1, [sp, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	4640      	mov	r0, r8
 8008f00:	f002 fc7a 	bl	800b7f8 <_strtod_r>
 8008f04:	9b03      	ldr	r3, [sp, #12]
 8008f06:	6821      	ldr	r1, [r4, #0]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f011 0f02 	tst.w	r1, #2
 8008f0e:	ec57 6b10 	vmov	r6, r7, d0
 8008f12:	f103 0204 	add.w	r2, r3, #4
 8008f16:	d015      	beq.n	8008f44 <_scanf_float+0x3dc>
 8008f18:	9903      	ldr	r1, [sp, #12]
 8008f1a:	600a      	str	r2, [r1, #0]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	e9c3 6700 	strd	r6, r7, [r3]
 8008f22:	68e3      	ldr	r3, [r4, #12]
 8008f24:	3301      	adds	r3, #1
 8008f26:	60e3      	str	r3, [r4, #12]
 8008f28:	e7d0      	b.n	8008ecc <_scanf_float+0x364>
 8008f2a:	9b04      	ldr	r3, [sp, #16]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d0e4      	beq.n	8008efa <_scanf_float+0x392>
 8008f30:	9905      	ldr	r1, [sp, #20]
 8008f32:	230a      	movs	r3, #10
 8008f34:	3101      	adds	r1, #1
 8008f36:	4640      	mov	r0, r8
 8008f38:	f7ff f9be 	bl	80082b8 <_strtol_r>
 8008f3c:	9b04      	ldr	r3, [sp, #16]
 8008f3e:	9e05      	ldr	r6, [sp, #20]
 8008f40:	1ac2      	subs	r2, r0, r3
 8008f42:	e7d0      	b.n	8008ee6 <_scanf_float+0x37e>
 8008f44:	f011 0f04 	tst.w	r1, #4
 8008f48:	9903      	ldr	r1, [sp, #12]
 8008f4a:	600a      	str	r2, [r1, #0]
 8008f4c:	d1e6      	bne.n	8008f1c <_scanf_float+0x3b4>
 8008f4e:	681d      	ldr	r5, [r3, #0]
 8008f50:	4632      	mov	r2, r6
 8008f52:	463b      	mov	r3, r7
 8008f54:	4630      	mov	r0, r6
 8008f56:	4639      	mov	r1, r7
 8008f58:	f7f7 fde8 	bl	8000b2c <__aeabi_dcmpun>
 8008f5c:	b128      	cbz	r0, 8008f6a <_scanf_float+0x402>
 8008f5e:	4808      	ldr	r0, [pc, #32]	@ (8008f80 <_scanf_float+0x418>)
 8008f60:	f000 faf4 	bl	800954c <nanf>
 8008f64:	ed85 0a00 	vstr	s0, [r5]
 8008f68:	e7db      	b.n	8008f22 <_scanf_float+0x3ba>
 8008f6a:	4630      	mov	r0, r6
 8008f6c:	4639      	mov	r1, r7
 8008f6e:	f7f7 fe3b 	bl	8000be8 <__aeabi_d2f>
 8008f72:	6028      	str	r0, [r5, #0]
 8008f74:	e7d5      	b.n	8008f22 <_scanf_float+0x3ba>
 8008f76:	2700      	movs	r7, #0
 8008f78:	e62e      	b.n	8008bd8 <_scanf_float+0x70>
 8008f7a:	bf00      	nop
 8008f7c:	0800c995 	.word	0x0800c995
 8008f80:	0800cad6 	.word	0x0800cad6

08008f84 <std>:
 8008f84:	2300      	movs	r3, #0
 8008f86:	b510      	push	{r4, lr}
 8008f88:	4604      	mov	r4, r0
 8008f8a:	e9c0 3300 	strd	r3, r3, [r0]
 8008f8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f92:	6083      	str	r3, [r0, #8]
 8008f94:	8181      	strh	r1, [r0, #12]
 8008f96:	6643      	str	r3, [r0, #100]	@ 0x64
 8008f98:	81c2      	strh	r2, [r0, #14]
 8008f9a:	6183      	str	r3, [r0, #24]
 8008f9c:	4619      	mov	r1, r3
 8008f9e:	2208      	movs	r2, #8
 8008fa0:	305c      	adds	r0, #92	@ 0x5c
 8008fa2:	f000 fa23 	bl	80093ec <memset>
 8008fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8008fdc <std+0x58>)
 8008fa8:	6263      	str	r3, [r4, #36]	@ 0x24
 8008faa:	4b0d      	ldr	r3, [pc, #52]	@ (8008fe0 <std+0x5c>)
 8008fac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008fae:	4b0d      	ldr	r3, [pc, #52]	@ (8008fe4 <std+0x60>)
 8008fb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8008fe8 <std+0x64>)
 8008fb4:	6323      	str	r3, [r4, #48]	@ 0x30
 8008fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8008fec <std+0x68>)
 8008fb8:	6224      	str	r4, [r4, #32]
 8008fba:	429c      	cmp	r4, r3
 8008fbc:	d006      	beq.n	8008fcc <std+0x48>
 8008fbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008fc2:	4294      	cmp	r4, r2
 8008fc4:	d002      	beq.n	8008fcc <std+0x48>
 8008fc6:	33d0      	adds	r3, #208	@ 0xd0
 8008fc8:	429c      	cmp	r4, r3
 8008fca:	d105      	bne.n	8008fd8 <std+0x54>
 8008fcc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fd4:	f000 baa8 	b.w	8009528 <__retarget_lock_init_recursive>
 8008fd8:	bd10      	pop	{r4, pc}
 8008fda:	bf00      	nop
 8008fdc:	08009209 	.word	0x08009209
 8008fe0:	0800922b 	.word	0x0800922b
 8008fe4:	08009263 	.word	0x08009263
 8008fe8:	08009287 	.word	0x08009287
 8008fec:	20000b60 	.word	0x20000b60

08008ff0 <stdio_exit_handler>:
 8008ff0:	4a02      	ldr	r2, [pc, #8]	@ (8008ffc <stdio_exit_handler+0xc>)
 8008ff2:	4903      	ldr	r1, [pc, #12]	@ (8009000 <stdio_exit_handler+0x10>)
 8008ff4:	4803      	ldr	r0, [pc, #12]	@ (8009004 <stdio_exit_handler+0x14>)
 8008ff6:	f000 b869 	b.w	80090cc <_fwalk_sglue>
 8008ffa:	bf00      	nop
 8008ffc:	2000004c 	.word	0x2000004c
 8009000:	0800bbbd 	.word	0x0800bbbd
 8009004:	2000005c 	.word	0x2000005c

08009008 <cleanup_stdio>:
 8009008:	6841      	ldr	r1, [r0, #4]
 800900a:	4b0c      	ldr	r3, [pc, #48]	@ (800903c <cleanup_stdio+0x34>)
 800900c:	4299      	cmp	r1, r3
 800900e:	b510      	push	{r4, lr}
 8009010:	4604      	mov	r4, r0
 8009012:	d001      	beq.n	8009018 <cleanup_stdio+0x10>
 8009014:	f002 fdd2 	bl	800bbbc <_fflush_r>
 8009018:	68a1      	ldr	r1, [r4, #8]
 800901a:	4b09      	ldr	r3, [pc, #36]	@ (8009040 <cleanup_stdio+0x38>)
 800901c:	4299      	cmp	r1, r3
 800901e:	d002      	beq.n	8009026 <cleanup_stdio+0x1e>
 8009020:	4620      	mov	r0, r4
 8009022:	f002 fdcb 	bl	800bbbc <_fflush_r>
 8009026:	68e1      	ldr	r1, [r4, #12]
 8009028:	4b06      	ldr	r3, [pc, #24]	@ (8009044 <cleanup_stdio+0x3c>)
 800902a:	4299      	cmp	r1, r3
 800902c:	d004      	beq.n	8009038 <cleanup_stdio+0x30>
 800902e:	4620      	mov	r0, r4
 8009030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009034:	f002 bdc2 	b.w	800bbbc <_fflush_r>
 8009038:	bd10      	pop	{r4, pc}
 800903a:	bf00      	nop
 800903c:	20000b60 	.word	0x20000b60
 8009040:	20000bc8 	.word	0x20000bc8
 8009044:	20000c30 	.word	0x20000c30

08009048 <global_stdio_init.part.0>:
 8009048:	b510      	push	{r4, lr}
 800904a:	4b0b      	ldr	r3, [pc, #44]	@ (8009078 <global_stdio_init.part.0+0x30>)
 800904c:	4c0b      	ldr	r4, [pc, #44]	@ (800907c <global_stdio_init.part.0+0x34>)
 800904e:	4a0c      	ldr	r2, [pc, #48]	@ (8009080 <global_stdio_init.part.0+0x38>)
 8009050:	601a      	str	r2, [r3, #0]
 8009052:	4620      	mov	r0, r4
 8009054:	2200      	movs	r2, #0
 8009056:	2104      	movs	r1, #4
 8009058:	f7ff ff94 	bl	8008f84 <std>
 800905c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009060:	2201      	movs	r2, #1
 8009062:	2109      	movs	r1, #9
 8009064:	f7ff ff8e 	bl	8008f84 <std>
 8009068:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800906c:	2202      	movs	r2, #2
 800906e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009072:	2112      	movs	r1, #18
 8009074:	f7ff bf86 	b.w	8008f84 <std>
 8009078:	20000c98 	.word	0x20000c98
 800907c:	20000b60 	.word	0x20000b60
 8009080:	08008ff1 	.word	0x08008ff1

08009084 <__sfp_lock_acquire>:
 8009084:	4801      	ldr	r0, [pc, #4]	@ (800908c <__sfp_lock_acquire+0x8>)
 8009086:	f000 ba50 	b.w	800952a <__retarget_lock_acquire_recursive>
 800908a:	bf00      	nop
 800908c:	20000ca1 	.word	0x20000ca1

08009090 <__sfp_lock_release>:
 8009090:	4801      	ldr	r0, [pc, #4]	@ (8009098 <__sfp_lock_release+0x8>)
 8009092:	f000 ba4b 	b.w	800952c <__retarget_lock_release_recursive>
 8009096:	bf00      	nop
 8009098:	20000ca1 	.word	0x20000ca1

0800909c <__sinit>:
 800909c:	b510      	push	{r4, lr}
 800909e:	4604      	mov	r4, r0
 80090a0:	f7ff fff0 	bl	8009084 <__sfp_lock_acquire>
 80090a4:	6a23      	ldr	r3, [r4, #32]
 80090a6:	b11b      	cbz	r3, 80090b0 <__sinit+0x14>
 80090a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090ac:	f7ff bff0 	b.w	8009090 <__sfp_lock_release>
 80090b0:	4b04      	ldr	r3, [pc, #16]	@ (80090c4 <__sinit+0x28>)
 80090b2:	6223      	str	r3, [r4, #32]
 80090b4:	4b04      	ldr	r3, [pc, #16]	@ (80090c8 <__sinit+0x2c>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d1f5      	bne.n	80090a8 <__sinit+0xc>
 80090bc:	f7ff ffc4 	bl	8009048 <global_stdio_init.part.0>
 80090c0:	e7f2      	b.n	80090a8 <__sinit+0xc>
 80090c2:	bf00      	nop
 80090c4:	08009009 	.word	0x08009009
 80090c8:	20000c98 	.word	0x20000c98

080090cc <_fwalk_sglue>:
 80090cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090d0:	4607      	mov	r7, r0
 80090d2:	4688      	mov	r8, r1
 80090d4:	4614      	mov	r4, r2
 80090d6:	2600      	movs	r6, #0
 80090d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80090dc:	f1b9 0901 	subs.w	r9, r9, #1
 80090e0:	d505      	bpl.n	80090ee <_fwalk_sglue+0x22>
 80090e2:	6824      	ldr	r4, [r4, #0]
 80090e4:	2c00      	cmp	r4, #0
 80090e6:	d1f7      	bne.n	80090d8 <_fwalk_sglue+0xc>
 80090e8:	4630      	mov	r0, r6
 80090ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090ee:	89ab      	ldrh	r3, [r5, #12]
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d907      	bls.n	8009104 <_fwalk_sglue+0x38>
 80090f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80090f8:	3301      	adds	r3, #1
 80090fa:	d003      	beq.n	8009104 <_fwalk_sglue+0x38>
 80090fc:	4629      	mov	r1, r5
 80090fe:	4638      	mov	r0, r7
 8009100:	47c0      	blx	r8
 8009102:	4306      	orrs	r6, r0
 8009104:	3568      	adds	r5, #104	@ 0x68
 8009106:	e7e9      	b.n	80090dc <_fwalk_sglue+0x10>

08009108 <_puts_r>:
 8009108:	6a03      	ldr	r3, [r0, #32]
 800910a:	b570      	push	{r4, r5, r6, lr}
 800910c:	6884      	ldr	r4, [r0, #8]
 800910e:	4605      	mov	r5, r0
 8009110:	460e      	mov	r6, r1
 8009112:	b90b      	cbnz	r3, 8009118 <_puts_r+0x10>
 8009114:	f7ff ffc2 	bl	800909c <__sinit>
 8009118:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800911a:	07db      	lsls	r3, r3, #31
 800911c:	d405      	bmi.n	800912a <_puts_r+0x22>
 800911e:	89a3      	ldrh	r3, [r4, #12]
 8009120:	0598      	lsls	r0, r3, #22
 8009122:	d402      	bmi.n	800912a <_puts_r+0x22>
 8009124:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009126:	f000 fa00 	bl	800952a <__retarget_lock_acquire_recursive>
 800912a:	89a3      	ldrh	r3, [r4, #12]
 800912c:	0719      	lsls	r1, r3, #28
 800912e:	d502      	bpl.n	8009136 <_puts_r+0x2e>
 8009130:	6923      	ldr	r3, [r4, #16]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d135      	bne.n	80091a2 <_puts_r+0x9a>
 8009136:	4621      	mov	r1, r4
 8009138:	4628      	mov	r0, r5
 800913a:	f000 f8e7 	bl	800930c <__swsetup_r>
 800913e:	b380      	cbz	r0, 80091a2 <_puts_r+0x9a>
 8009140:	f04f 35ff 	mov.w	r5, #4294967295
 8009144:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009146:	07da      	lsls	r2, r3, #31
 8009148:	d405      	bmi.n	8009156 <_puts_r+0x4e>
 800914a:	89a3      	ldrh	r3, [r4, #12]
 800914c:	059b      	lsls	r3, r3, #22
 800914e:	d402      	bmi.n	8009156 <_puts_r+0x4e>
 8009150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009152:	f000 f9eb 	bl	800952c <__retarget_lock_release_recursive>
 8009156:	4628      	mov	r0, r5
 8009158:	bd70      	pop	{r4, r5, r6, pc}
 800915a:	2b00      	cmp	r3, #0
 800915c:	da04      	bge.n	8009168 <_puts_r+0x60>
 800915e:	69a2      	ldr	r2, [r4, #24]
 8009160:	429a      	cmp	r2, r3
 8009162:	dc17      	bgt.n	8009194 <_puts_r+0x8c>
 8009164:	290a      	cmp	r1, #10
 8009166:	d015      	beq.n	8009194 <_puts_r+0x8c>
 8009168:	6823      	ldr	r3, [r4, #0]
 800916a:	1c5a      	adds	r2, r3, #1
 800916c:	6022      	str	r2, [r4, #0]
 800916e:	7019      	strb	r1, [r3, #0]
 8009170:	68a3      	ldr	r3, [r4, #8]
 8009172:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009176:	3b01      	subs	r3, #1
 8009178:	60a3      	str	r3, [r4, #8]
 800917a:	2900      	cmp	r1, #0
 800917c:	d1ed      	bne.n	800915a <_puts_r+0x52>
 800917e:	2b00      	cmp	r3, #0
 8009180:	da11      	bge.n	80091a6 <_puts_r+0x9e>
 8009182:	4622      	mov	r2, r4
 8009184:	210a      	movs	r1, #10
 8009186:	4628      	mov	r0, r5
 8009188:	f000 f881 	bl	800928e <__swbuf_r>
 800918c:	3001      	adds	r0, #1
 800918e:	d0d7      	beq.n	8009140 <_puts_r+0x38>
 8009190:	250a      	movs	r5, #10
 8009192:	e7d7      	b.n	8009144 <_puts_r+0x3c>
 8009194:	4622      	mov	r2, r4
 8009196:	4628      	mov	r0, r5
 8009198:	f000 f879 	bl	800928e <__swbuf_r>
 800919c:	3001      	adds	r0, #1
 800919e:	d1e7      	bne.n	8009170 <_puts_r+0x68>
 80091a0:	e7ce      	b.n	8009140 <_puts_r+0x38>
 80091a2:	3e01      	subs	r6, #1
 80091a4:	e7e4      	b.n	8009170 <_puts_r+0x68>
 80091a6:	6823      	ldr	r3, [r4, #0]
 80091a8:	1c5a      	adds	r2, r3, #1
 80091aa:	6022      	str	r2, [r4, #0]
 80091ac:	220a      	movs	r2, #10
 80091ae:	701a      	strb	r2, [r3, #0]
 80091b0:	e7ee      	b.n	8009190 <_puts_r+0x88>
	...

080091b4 <puts>:
 80091b4:	4b02      	ldr	r3, [pc, #8]	@ (80091c0 <puts+0xc>)
 80091b6:	4601      	mov	r1, r0
 80091b8:	6818      	ldr	r0, [r3, #0]
 80091ba:	f7ff bfa5 	b.w	8009108 <_puts_r>
 80091be:	bf00      	nop
 80091c0:	20000058 	.word	0x20000058

080091c4 <siprintf>:
 80091c4:	b40e      	push	{r1, r2, r3}
 80091c6:	b510      	push	{r4, lr}
 80091c8:	b09d      	sub	sp, #116	@ 0x74
 80091ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 80091cc:	9002      	str	r0, [sp, #8]
 80091ce:	9006      	str	r0, [sp, #24]
 80091d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80091d4:	480a      	ldr	r0, [pc, #40]	@ (8009200 <siprintf+0x3c>)
 80091d6:	9107      	str	r1, [sp, #28]
 80091d8:	9104      	str	r1, [sp, #16]
 80091da:	490a      	ldr	r1, [pc, #40]	@ (8009204 <siprintf+0x40>)
 80091dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80091e0:	9105      	str	r1, [sp, #20]
 80091e2:	2400      	movs	r4, #0
 80091e4:	a902      	add	r1, sp, #8
 80091e6:	6800      	ldr	r0, [r0, #0]
 80091e8:	9301      	str	r3, [sp, #4]
 80091ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80091ec:	f002 fb66 	bl	800b8bc <_svfiprintf_r>
 80091f0:	9b02      	ldr	r3, [sp, #8]
 80091f2:	701c      	strb	r4, [r3, #0]
 80091f4:	b01d      	add	sp, #116	@ 0x74
 80091f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091fa:	b003      	add	sp, #12
 80091fc:	4770      	bx	lr
 80091fe:	bf00      	nop
 8009200:	20000058 	.word	0x20000058
 8009204:	ffff0208 	.word	0xffff0208

08009208 <__sread>:
 8009208:	b510      	push	{r4, lr}
 800920a:	460c      	mov	r4, r1
 800920c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009210:	f000 f92c 	bl	800946c <_read_r>
 8009214:	2800      	cmp	r0, #0
 8009216:	bfab      	itete	ge
 8009218:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800921a:	89a3      	ldrhlt	r3, [r4, #12]
 800921c:	181b      	addge	r3, r3, r0
 800921e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009222:	bfac      	ite	ge
 8009224:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009226:	81a3      	strhlt	r3, [r4, #12]
 8009228:	bd10      	pop	{r4, pc}

0800922a <__swrite>:
 800922a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800922e:	461f      	mov	r7, r3
 8009230:	898b      	ldrh	r3, [r1, #12]
 8009232:	05db      	lsls	r3, r3, #23
 8009234:	4605      	mov	r5, r0
 8009236:	460c      	mov	r4, r1
 8009238:	4616      	mov	r6, r2
 800923a:	d505      	bpl.n	8009248 <__swrite+0x1e>
 800923c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009240:	2302      	movs	r3, #2
 8009242:	2200      	movs	r2, #0
 8009244:	f000 f900 	bl	8009448 <_lseek_r>
 8009248:	89a3      	ldrh	r3, [r4, #12]
 800924a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800924e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009252:	81a3      	strh	r3, [r4, #12]
 8009254:	4632      	mov	r2, r6
 8009256:	463b      	mov	r3, r7
 8009258:	4628      	mov	r0, r5
 800925a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800925e:	f000 b927 	b.w	80094b0 <_write_r>

08009262 <__sseek>:
 8009262:	b510      	push	{r4, lr}
 8009264:	460c      	mov	r4, r1
 8009266:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800926a:	f000 f8ed 	bl	8009448 <_lseek_r>
 800926e:	1c43      	adds	r3, r0, #1
 8009270:	89a3      	ldrh	r3, [r4, #12]
 8009272:	bf15      	itete	ne
 8009274:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009276:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800927a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800927e:	81a3      	strheq	r3, [r4, #12]
 8009280:	bf18      	it	ne
 8009282:	81a3      	strhne	r3, [r4, #12]
 8009284:	bd10      	pop	{r4, pc}

08009286 <__sclose>:
 8009286:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800928a:	f000 b8cd 	b.w	8009428 <_close_r>

0800928e <__swbuf_r>:
 800928e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009290:	460e      	mov	r6, r1
 8009292:	4614      	mov	r4, r2
 8009294:	4605      	mov	r5, r0
 8009296:	b118      	cbz	r0, 80092a0 <__swbuf_r+0x12>
 8009298:	6a03      	ldr	r3, [r0, #32]
 800929a:	b90b      	cbnz	r3, 80092a0 <__swbuf_r+0x12>
 800929c:	f7ff fefe 	bl	800909c <__sinit>
 80092a0:	69a3      	ldr	r3, [r4, #24]
 80092a2:	60a3      	str	r3, [r4, #8]
 80092a4:	89a3      	ldrh	r3, [r4, #12]
 80092a6:	071a      	lsls	r2, r3, #28
 80092a8:	d501      	bpl.n	80092ae <__swbuf_r+0x20>
 80092aa:	6923      	ldr	r3, [r4, #16]
 80092ac:	b943      	cbnz	r3, 80092c0 <__swbuf_r+0x32>
 80092ae:	4621      	mov	r1, r4
 80092b0:	4628      	mov	r0, r5
 80092b2:	f000 f82b 	bl	800930c <__swsetup_r>
 80092b6:	b118      	cbz	r0, 80092c0 <__swbuf_r+0x32>
 80092b8:	f04f 37ff 	mov.w	r7, #4294967295
 80092bc:	4638      	mov	r0, r7
 80092be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092c0:	6823      	ldr	r3, [r4, #0]
 80092c2:	6922      	ldr	r2, [r4, #16]
 80092c4:	1a98      	subs	r0, r3, r2
 80092c6:	6963      	ldr	r3, [r4, #20]
 80092c8:	b2f6      	uxtb	r6, r6
 80092ca:	4283      	cmp	r3, r0
 80092cc:	4637      	mov	r7, r6
 80092ce:	dc05      	bgt.n	80092dc <__swbuf_r+0x4e>
 80092d0:	4621      	mov	r1, r4
 80092d2:	4628      	mov	r0, r5
 80092d4:	f002 fc72 	bl	800bbbc <_fflush_r>
 80092d8:	2800      	cmp	r0, #0
 80092da:	d1ed      	bne.n	80092b8 <__swbuf_r+0x2a>
 80092dc:	68a3      	ldr	r3, [r4, #8]
 80092de:	3b01      	subs	r3, #1
 80092e0:	60a3      	str	r3, [r4, #8]
 80092e2:	6823      	ldr	r3, [r4, #0]
 80092e4:	1c5a      	adds	r2, r3, #1
 80092e6:	6022      	str	r2, [r4, #0]
 80092e8:	701e      	strb	r6, [r3, #0]
 80092ea:	6962      	ldr	r2, [r4, #20]
 80092ec:	1c43      	adds	r3, r0, #1
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d004      	beq.n	80092fc <__swbuf_r+0x6e>
 80092f2:	89a3      	ldrh	r3, [r4, #12]
 80092f4:	07db      	lsls	r3, r3, #31
 80092f6:	d5e1      	bpl.n	80092bc <__swbuf_r+0x2e>
 80092f8:	2e0a      	cmp	r6, #10
 80092fa:	d1df      	bne.n	80092bc <__swbuf_r+0x2e>
 80092fc:	4621      	mov	r1, r4
 80092fe:	4628      	mov	r0, r5
 8009300:	f002 fc5c 	bl	800bbbc <_fflush_r>
 8009304:	2800      	cmp	r0, #0
 8009306:	d0d9      	beq.n	80092bc <__swbuf_r+0x2e>
 8009308:	e7d6      	b.n	80092b8 <__swbuf_r+0x2a>
	...

0800930c <__swsetup_r>:
 800930c:	b538      	push	{r3, r4, r5, lr}
 800930e:	4b29      	ldr	r3, [pc, #164]	@ (80093b4 <__swsetup_r+0xa8>)
 8009310:	4605      	mov	r5, r0
 8009312:	6818      	ldr	r0, [r3, #0]
 8009314:	460c      	mov	r4, r1
 8009316:	b118      	cbz	r0, 8009320 <__swsetup_r+0x14>
 8009318:	6a03      	ldr	r3, [r0, #32]
 800931a:	b90b      	cbnz	r3, 8009320 <__swsetup_r+0x14>
 800931c:	f7ff febe 	bl	800909c <__sinit>
 8009320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009324:	0719      	lsls	r1, r3, #28
 8009326:	d422      	bmi.n	800936e <__swsetup_r+0x62>
 8009328:	06da      	lsls	r2, r3, #27
 800932a:	d407      	bmi.n	800933c <__swsetup_r+0x30>
 800932c:	2209      	movs	r2, #9
 800932e:	602a      	str	r2, [r5, #0]
 8009330:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009334:	81a3      	strh	r3, [r4, #12]
 8009336:	f04f 30ff 	mov.w	r0, #4294967295
 800933a:	e033      	b.n	80093a4 <__swsetup_r+0x98>
 800933c:	0758      	lsls	r0, r3, #29
 800933e:	d512      	bpl.n	8009366 <__swsetup_r+0x5a>
 8009340:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009342:	b141      	cbz	r1, 8009356 <__swsetup_r+0x4a>
 8009344:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009348:	4299      	cmp	r1, r3
 800934a:	d002      	beq.n	8009352 <__swsetup_r+0x46>
 800934c:	4628      	mov	r0, r5
 800934e:	f000 ff5b 	bl	800a208 <_free_r>
 8009352:	2300      	movs	r3, #0
 8009354:	6363      	str	r3, [r4, #52]	@ 0x34
 8009356:	89a3      	ldrh	r3, [r4, #12]
 8009358:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800935c:	81a3      	strh	r3, [r4, #12]
 800935e:	2300      	movs	r3, #0
 8009360:	6063      	str	r3, [r4, #4]
 8009362:	6923      	ldr	r3, [r4, #16]
 8009364:	6023      	str	r3, [r4, #0]
 8009366:	89a3      	ldrh	r3, [r4, #12]
 8009368:	f043 0308 	orr.w	r3, r3, #8
 800936c:	81a3      	strh	r3, [r4, #12]
 800936e:	6923      	ldr	r3, [r4, #16]
 8009370:	b94b      	cbnz	r3, 8009386 <__swsetup_r+0x7a>
 8009372:	89a3      	ldrh	r3, [r4, #12]
 8009374:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009378:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800937c:	d003      	beq.n	8009386 <__swsetup_r+0x7a>
 800937e:	4621      	mov	r1, r4
 8009380:	4628      	mov	r0, r5
 8009382:	f002 fc69 	bl	800bc58 <__smakebuf_r>
 8009386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800938a:	f013 0201 	ands.w	r2, r3, #1
 800938e:	d00a      	beq.n	80093a6 <__swsetup_r+0x9a>
 8009390:	2200      	movs	r2, #0
 8009392:	60a2      	str	r2, [r4, #8]
 8009394:	6962      	ldr	r2, [r4, #20]
 8009396:	4252      	negs	r2, r2
 8009398:	61a2      	str	r2, [r4, #24]
 800939a:	6922      	ldr	r2, [r4, #16]
 800939c:	b942      	cbnz	r2, 80093b0 <__swsetup_r+0xa4>
 800939e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80093a2:	d1c5      	bne.n	8009330 <__swsetup_r+0x24>
 80093a4:	bd38      	pop	{r3, r4, r5, pc}
 80093a6:	0799      	lsls	r1, r3, #30
 80093a8:	bf58      	it	pl
 80093aa:	6962      	ldrpl	r2, [r4, #20]
 80093ac:	60a2      	str	r2, [r4, #8]
 80093ae:	e7f4      	b.n	800939a <__swsetup_r+0x8e>
 80093b0:	2000      	movs	r0, #0
 80093b2:	e7f7      	b.n	80093a4 <__swsetup_r+0x98>
 80093b4:	20000058 	.word	0x20000058

080093b8 <memmove>:
 80093b8:	4288      	cmp	r0, r1
 80093ba:	b510      	push	{r4, lr}
 80093bc:	eb01 0402 	add.w	r4, r1, r2
 80093c0:	d902      	bls.n	80093c8 <memmove+0x10>
 80093c2:	4284      	cmp	r4, r0
 80093c4:	4623      	mov	r3, r4
 80093c6:	d807      	bhi.n	80093d8 <memmove+0x20>
 80093c8:	1e43      	subs	r3, r0, #1
 80093ca:	42a1      	cmp	r1, r4
 80093cc:	d008      	beq.n	80093e0 <memmove+0x28>
 80093ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093d6:	e7f8      	b.n	80093ca <memmove+0x12>
 80093d8:	4402      	add	r2, r0
 80093da:	4601      	mov	r1, r0
 80093dc:	428a      	cmp	r2, r1
 80093de:	d100      	bne.n	80093e2 <memmove+0x2a>
 80093e0:	bd10      	pop	{r4, pc}
 80093e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80093e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80093ea:	e7f7      	b.n	80093dc <memmove+0x24>

080093ec <memset>:
 80093ec:	4402      	add	r2, r0
 80093ee:	4603      	mov	r3, r0
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d100      	bne.n	80093f6 <memset+0xa>
 80093f4:	4770      	bx	lr
 80093f6:	f803 1b01 	strb.w	r1, [r3], #1
 80093fa:	e7f9      	b.n	80093f0 <memset+0x4>

080093fc <strncmp>:
 80093fc:	b510      	push	{r4, lr}
 80093fe:	b16a      	cbz	r2, 800941c <strncmp+0x20>
 8009400:	3901      	subs	r1, #1
 8009402:	1884      	adds	r4, r0, r2
 8009404:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009408:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800940c:	429a      	cmp	r2, r3
 800940e:	d103      	bne.n	8009418 <strncmp+0x1c>
 8009410:	42a0      	cmp	r0, r4
 8009412:	d001      	beq.n	8009418 <strncmp+0x1c>
 8009414:	2a00      	cmp	r2, #0
 8009416:	d1f5      	bne.n	8009404 <strncmp+0x8>
 8009418:	1ad0      	subs	r0, r2, r3
 800941a:	bd10      	pop	{r4, pc}
 800941c:	4610      	mov	r0, r2
 800941e:	e7fc      	b.n	800941a <strncmp+0x1e>

08009420 <_localeconv_r>:
 8009420:	4800      	ldr	r0, [pc, #0]	@ (8009424 <_localeconv_r+0x4>)
 8009422:	4770      	bx	lr
 8009424:	20000198 	.word	0x20000198

08009428 <_close_r>:
 8009428:	b538      	push	{r3, r4, r5, lr}
 800942a:	4d06      	ldr	r5, [pc, #24]	@ (8009444 <_close_r+0x1c>)
 800942c:	2300      	movs	r3, #0
 800942e:	4604      	mov	r4, r0
 8009430:	4608      	mov	r0, r1
 8009432:	602b      	str	r3, [r5, #0]
 8009434:	f7f8 fdf6 	bl	8002024 <_close>
 8009438:	1c43      	adds	r3, r0, #1
 800943a:	d102      	bne.n	8009442 <_close_r+0x1a>
 800943c:	682b      	ldr	r3, [r5, #0]
 800943e:	b103      	cbz	r3, 8009442 <_close_r+0x1a>
 8009440:	6023      	str	r3, [r4, #0]
 8009442:	bd38      	pop	{r3, r4, r5, pc}
 8009444:	20000c9c 	.word	0x20000c9c

08009448 <_lseek_r>:
 8009448:	b538      	push	{r3, r4, r5, lr}
 800944a:	4d07      	ldr	r5, [pc, #28]	@ (8009468 <_lseek_r+0x20>)
 800944c:	4604      	mov	r4, r0
 800944e:	4608      	mov	r0, r1
 8009450:	4611      	mov	r1, r2
 8009452:	2200      	movs	r2, #0
 8009454:	602a      	str	r2, [r5, #0]
 8009456:	461a      	mov	r2, r3
 8009458:	f7f8 fe0b 	bl	8002072 <_lseek>
 800945c:	1c43      	adds	r3, r0, #1
 800945e:	d102      	bne.n	8009466 <_lseek_r+0x1e>
 8009460:	682b      	ldr	r3, [r5, #0]
 8009462:	b103      	cbz	r3, 8009466 <_lseek_r+0x1e>
 8009464:	6023      	str	r3, [r4, #0]
 8009466:	bd38      	pop	{r3, r4, r5, pc}
 8009468:	20000c9c 	.word	0x20000c9c

0800946c <_read_r>:
 800946c:	b538      	push	{r3, r4, r5, lr}
 800946e:	4d07      	ldr	r5, [pc, #28]	@ (800948c <_read_r+0x20>)
 8009470:	4604      	mov	r4, r0
 8009472:	4608      	mov	r0, r1
 8009474:	4611      	mov	r1, r2
 8009476:	2200      	movs	r2, #0
 8009478:	602a      	str	r2, [r5, #0]
 800947a:	461a      	mov	r2, r3
 800947c:	f7f8 fdb5 	bl	8001fea <_read>
 8009480:	1c43      	adds	r3, r0, #1
 8009482:	d102      	bne.n	800948a <_read_r+0x1e>
 8009484:	682b      	ldr	r3, [r5, #0]
 8009486:	b103      	cbz	r3, 800948a <_read_r+0x1e>
 8009488:	6023      	str	r3, [r4, #0]
 800948a:	bd38      	pop	{r3, r4, r5, pc}
 800948c:	20000c9c 	.word	0x20000c9c

08009490 <_sbrk_r>:
 8009490:	b538      	push	{r3, r4, r5, lr}
 8009492:	4d06      	ldr	r5, [pc, #24]	@ (80094ac <_sbrk_r+0x1c>)
 8009494:	2300      	movs	r3, #0
 8009496:	4604      	mov	r4, r0
 8009498:	4608      	mov	r0, r1
 800949a:	602b      	str	r3, [r5, #0]
 800949c:	f7f8 fdf6 	bl	800208c <_sbrk>
 80094a0:	1c43      	adds	r3, r0, #1
 80094a2:	d102      	bne.n	80094aa <_sbrk_r+0x1a>
 80094a4:	682b      	ldr	r3, [r5, #0]
 80094a6:	b103      	cbz	r3, 80094aa <_sbrk_r+0x1a>
 80094a8:	6023      	str	r3, [r4, #0]
 80094aa:	bd38      	pop	{r3, r4, r5, pc}
 80094ac:	20000c9c 	.word	0x20000c9c

080094b0 <_write_r>:
 80094b0:	b538      	push	{r3, r4, r5, lr}
 80094b2:	4d07      	ldr	r5, [pc, #28]	@ (80094d0 <_write_r+0x20>)
 80094b4:	4604      	mov	r4, r0
 80094b6:	4608      	mov	r0, r1
 80094b8:	4611      	mov	r1, r2
 80094ba:	2200      	movs	r2, #0
 80094bc:	602a      	str	r2, [r5, #0]
 80094be:	461a      	mov	r2, r3
 80094c0:	f7f9 f8cc 	bl	800265c <_write>
 80094c4:	1c43      	adds	r3, r0, #1
 80094c6:	d102      	bne.n	80094ce <_write_r+0x1e>
 80094c8:	682b      	ldr	r3, [r5, #0]
 80094ca:	b103      	cbz	r3, 80094ce <_write_r+0x1e>
 80094cc:	6023      	str	r3, [r4, #0]
 80094ce:	bd38      	pop	{r3, r4, r5, pc}
 80094d0:	20000c9c 	.word	0x20000c9c

080094d4 <__errno>:
 80094d4:	4b01      	ldr	r3, [pc, #4]	@ (80094dc <__errno+0x8>)
 80094d6:	6818      	ldr	r0, [r3, #0]
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	20000058 	.word	0x20000058

080094e0 <__libc_init_array>:
 80094e0:	b570      	push	{r4, r5, r6, lr}
 80094e2:	4d0d      	ldr	r5, [pc, #52]	@ (8009518 <__libc_init_array+0x38>)
 80094e4:	4c0d      	ldr	r4, [pc, #52]	@ (800951c <__libc_init_array+0x3c>)
 80094e6:	1b64      	subs	r4, r4, r5
 80094e8:	10a4      	asrs	r4, r4, #2
 80094ea:	2600      	movs	r6, #0
 80094ec:	42a6      	cmp	r6, r4
 80094ee:	d109      	bne.n	8009504 <__libc_init_array+0x24>
 80094f0:	4d0b      	ldr	r5, [pc, #44]	@ (8009520 <__libc_init_array+0x40>)
 80094f2:	4c0c      	ldr	r4, [pc, #48]	@ (8009524 <__libc_init_array+0x44>)
 80094f4:	f003 f976 	bl	800c7e4 <_init>
 80094f8:	1b64      	subs	r4, r4, r5
 80094fa:	10a4      	asrs	r4, r4, #2
 80094fc:	2600      	movs	r6, #0
 80094fe:	42a6      	cmp	r6, r4
 8009500:	d105      	bne.n	800950e <__libc_init_array+0x2e>
 8009502:	bd70      	pop	{r4, r5, r6, pc}
 8009504:	f855 3b04 	ldr.w	r3, [r5], #4
 8009508:	4798      	blx	r3
 800950a:	3601      	adds	r6, #1
 800950c:	e7ee      	b.n	80094ec <__libc_init_array+0xc>
 800950e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009512:	4798      	blx	r3
 8009514:	3601      	adds	r6, #1
 8009516:	e7f2      	b.n	80094fe <__libc_init_array+0x1e>
 8009518:	0800cc90 	.word	0x0800cc90
 800951c:	0800cc90 	.word	0x0800cc90
 8009520:	0800cc90 	.word	0x0800cc90
 8009524:	0800cc94 	.word	0x0800cc94

08009528 <__retarget_lock_init_recursive>:
 8009528:	4770      	bx	lr

0800952a <__retarget_lock_acquire_recursive>:
 800952a:	4770      	bx	lr

0800952c <__retarget_lock_release_recursive>:
 800952c:	4770      	bx	lr

0800952e <memcpy>:
 800952e:	440a      	add	r2, r1
 8009530:	4291      	cmp	r1, r2
 8009532:	f100 33ff 	add.w	r3, r0, #4294967295
 8009536:	d100      	bne.n	800953a <memcpy+0xc>
 8009538:	4770      	bx	lr
 800953a:	b510      	push	{r4, lr}
 800953c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009540:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009544:	4291      	cmp	r1, r2
 8009546:	d1f9      	bne.n	800953c <memcpy+0xe>
 8009548:	bd10      	pop	{r4, pc}
	...

0800954c <nanf>:
 800954c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009554 <nanf+0x8>
 8009550:	4770      	bx	lr
 8009552:	bf00      	nop
 8009554:	7fc00000 	.word	0x7fc00000

08009558 <quorem>:
 8009558:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800955c:	6903      	ldr	r3, [r0, #16]
 800955e:	690c      	ldr	r4, [r1, #16]
 8009560:	42a3      	cmp	r3, r4
 8009562:	4607      	mov	r7, r0
 8009564:	db7e      	blt.n	8009664 <quorem+0x10c>
 8009566:	3c01      	subs	r4, #1
 8009568:	f101 0814 	add.w	r8, r1, #20
 800956c:	00a3      	lsls	r3, r4, #2
 800956e:	f100 0514 	add.w	r5, r0, #20
 8009572:	9300      	str	r3, [sp, #0]
 8009574:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009578:	9301      	str	r3, [sp, #4]
 800957a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800957e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009582:	3301      	adds	r3, #1
 8009584:	429a      	cmp	r2, r3
 8009586:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800958a:	fbb2 f6f3 	udiv	r6, r2, r3
 800958e:	d32e      	bcc.n	80095ee <quorem+0x96>
 8009590:	f04f 0a00 	mov.w	sl, #0
 8009594:	46c4      	mov	ip, r8
 8009596:	46ae      	mov	lr, r5
 8009598:	46d3      	mov	fp, sl
 800959a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800959e:	b298      	uxth	r0, r3
 80095a0:	fb06 a000 	mla	r0, r6, r0, sl
 80095a4:	0c02      	lsrs	r2, r0, #16
 80095a6:	0c1b      	lsrs	r3, r3, #16
 80095a8:	fb06 2303 	mla	r3, r6, r3, r2
 80095ac:	f8de 2000 	ldr.w	r2, [lr]
 80095b0:	b280      	uxth	r0, r0
 80095b2:	b292      	uxth	r2, r2
 80095b4:	1a12      	subs	r2, r2, r0
 80095b6:	445a      	add	r2, fp
 80095b8:	f8de 0000 	ldr.w	r0, [lr]
 80095bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80095c6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80095ca:	b292      	uxth	r2, r2
 80095cc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80095d0:	45e1      	cmp	r9, ip
 80095d2:	f84e 2b04 	str.w	r2, [lr], #4
 80095d6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80095da:	d2de      	bcs.n	800959a <quorem+0x42>
 80095dc:	9b00      	ldr	r3, [sp, #0]
 80095de:	58eb      	ldr	r3, [r5, r3]
 80095e0:	b92b      	cbnz	r3, 80095ee <quorem+0x96>
 80095e2:	9b01      	ldr	r3, [sp, #4]
 80095e4:	3b04      	subs	r3, #4
 80095e6:	429d      	cmp	r5, r3
 80095e8:	461a      	mov	r2, r3
 80095ea:	d32f      	bcc.n	800964c <quorem+0xf4>
 80095ec:	613c      	str	r4, [r7, #16]
 80095ee:	4638      	mov	r0, r7
 80095f0:	f001 f910 	bl	800a814 <__mcmp>
 80095f4:	2800      	cmp	r0, #0
 80095f6:	db25      	blt.n	8009644 <quorem+0xec>
 80095f8:	4629      	mov	r1, r5
 80095fa:	2000      	movs	r0, #0
 80095fc:	f858 2b04 	ldr.w	r2, [r8], #4
 8009600:	f8d1 c000 	ldr.w	ip, [r1]
 8009604:	fa1f fe82 	uxth.w	lr, r2
 8009608:	fa1f f38c 	uxth.w	r3, ip
 800960c:	eba3 030e 	sub.w	r3, r3, lr
 8009610:	4403      	add	r3, r0
 8009612:	0c12      	lsrs	r2, r2, #16
 8009614:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009618:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800961c:	b29b      	uxth	r3, r3
 800961e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009622:	45c1      	cmp	r9, r8
 8009624:	f841 3b04 	str.w	r3, [r1], #4
 8009628:	ea4f 4022 	mov.w	r0, r2, asr #16
 800962c:	d2e6      	bcs.n	80095fc <quorem+0xa4>
 800962e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009632:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009636:	b922      	cbnz	r2, 8009642 <quorem+0xea>
 8009638:	3b04      	subs	r3, #4
 800963a:	429d      	cmp	r5, r3
 800963c:	461a      	mov	r2, r3
 800963e:	d30b      	bcc.n	8009658 <quorem+0x100>
 8009640:	613c      	str	r4, [r7, #16]
 8009642:	3601      	adds	r6, #1
 8009644:	4630      	mov	r0, r6
 8009646:	b003      	add	sp, #12
 8009648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800964c:	6812      	ldr	r2, [r2, #0]
 800964e:	3b04      	subs	r3, #4
 8009650:	2a00      	cmp	r2, #0
 8009652:	d1cb      	bne.n	80095ec <quorem+0x94>
 8009654:	3c01      	subs	r4, #1
 8009656:	e7c6      	b.n	80095e6 <quorem+0x8e>
 8009658:	6812      	ldr	r2, [r2, #0]
 800965a:	3b04      	subs	r3, #4
 800965c:	2a00      	cmp	r2, #0
 800965e:	d1ef      	bne.n	8009640 <quorem+0xe8>
 8009660:	3c01      	subs	r4, #1
 8009662:	e7ea      	b.n	800963a <quorem+0xe2>
 8009664:	2000      	movs	r0, #0
 8009666:	e7ee      	b.n	8009646 <quorem+0xee>

08009668 <_dtoa_r>:
 8009668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800966c:	69c7      	ldr	r7, [r0, #28]
 800966e:	b097      	sub	sp, #92	@ 0x5c
 8009670:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009674:	ec55 4b10 	vmov	r4, r5, d0
 8009678:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800967a:	9107      	str	r1, [sp, #28]
 800967c:	4681      	mov	r9, r0
 800967e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009680:	9311      	str	r3, [sp, #68]	@ 0x44
 8009682:	b97f      	cbnz	r7, 80096a4 <_dtoa_r+0x3c>
 8009684:	2010      	movs	r0, #16
 8009686:	f7fe fce7 	bl	8008058 <malloc>
 800968a:	4602      	mov	r2, r0
 800968c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009690:	b920      	cbnz	r0, 800969c <_dtoa_r+0x34>
 8009692:	4ba9      	ldr	r3, [pc, #676]	@ (8009938 <_dtoa_r+0x2d0>)
 8009694:	21ef      	movs	r1, #239	@ 0xef
 8009696:	48a9      	ldr	r0, [pc, #676]	@ (800993c <_dtoa_r+0x2d4>)
 8009698:	f002 fb46 	bl	800bd28 <__assert_func>
 800969c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80096a0:	6007      	str	r7, [r0, #0]
 80096a2:	60c7      	str	r7, [r0, #12]
 80096a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80096a8:	6819      	ldr	r1, [r3, #0]
 80096aa:	b159      	cbz	r1, 80096c4 <_dtoa_r+0x5c>
 80096ac:	685a      	ldr	r2, [r3, #4]
 80096ae:	604a      	str	r2, [r1, #4]
 80096b0:	2301      	movs	r3, #1
 80096b2:	4093      	lsls	r3, r2
 80096b4:	608b      	str	r3, [r1, #8]
 80096b6:	4648      	mov	r0, r9
 80096b8:	f000 fe30 	bl	800a31c <_Bfree>
 80096bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80096c0:	2200      	movs	r2, #0
 80096c2:	601a      	str	r2, [r3, #0]
 80096c4:	1e2b      	subs	r3, r5, #0
 80096c6:	bfb9      	ittee	lt
 80096c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80096cc:	9305      	strlt	r3, [sp, #20]
 80096ce:	2300      	movge	r3, #0
 80096d0:	6033      	strge	r3, [r6, #0]
 80096d2:	9f05      	ldr	r7, [sp, #20]
 80096d4:	4b9a      	ldr	r3, [pc, #616]	@ (8009940 <_dtoa_r+0x2d8>)
 80096d6:	bfbc      	itt	lt
 80096d8:	2201      	movlt	r2, #1
 80096da:	6032      	strlt	r2, [r6, #0]
 80096dc:	43bb      	bics	r3, r7
 80096de:	d112      	bne.n	8009706 <_dtoa_r+0x9e>
 80096e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80096e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80096e6:	6013      	str	r3, [r2, #0]
 80096e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80096ec:	4323      	orrs	r3, r4
 80096ee:	f000 855a 	beq.w	800a1a6 <_dtoa_r+0xb3e>
 80096f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80096f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009954 <_dtoa_r+0x2ec>
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	f000 855c 	beq.w	800a1b6 <_dtoa_r+0xb4e>
 80096fe:	f10a 0303 	add.w	r3, sl, #3
 8009702:	f000 bd56 	b.w	800a1b2 <_dtoa_r+0xb4a>
 8009706:	ed9d 7b04 	vldr	d7, [sp, #16]
 800970a:	2200      	movs	r2, #0
 800970c:	ec51 0b17 	vmov	r0, r1, d7
 8009710:	2300      	movs	r3, #0
 8009712:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009716:	f7f7 f9d7 	bl	8000ac8 <__aeabi_dcmpeq>
 800971a:	4680      	mov	r8, r0
 800971c:	b158      	cbz	r0, 8009736 <_dtoa_r+0xce>
 800971e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009720:	2301      	movs	r3, #1
 8009722:	6013      	str	r3, [r2, #0]
 8009724:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009726:	b113      	cbz	r3, 800972e <_dtoa_r+0xc6>
 8009728:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800972a:	4b86      	ldr	r3, [pc, #536]	@ (8009944 <_dtoa_r+0x2dc>)
 800972c:	6013      	str	r3, [r2, #0]
 800972e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009958 <_dtoa_r+0x2f0>
 8009732:	f000 bd40 	b.w	800a1b6 <_dtoa_r+0xb4e>
 8009736:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800973a:	aa14      	add	r2, sp, #80	@ 0x50
 800973c:	a915      	add	r1, sp, #84	@ 0x54
 800973e:	4648      	mov	r0, r9
 8009740:	f001 f988 	bl	800aa54 <__d2b>
 8009744:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009748:	9002      	str	r0, [sp, #8]
 800974a:	2e00      	cmp	r6, #0
 800974c:	d078      	beq.n	8009840 <_dtoa_r+0x1d8>
 800974e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009750:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009754:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009758:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800975c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009760:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009764:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009768:	4619      	mov	r1, r3
 800976a:	2200      	movs	r2, #0
 800976c:	4b76      	ldr	r3, [pc, #472]	@ (8009948 <_dtoa_r+0x2e0>)
 800976e:	f7f6 fd8b 	bl	8000288 <__aeabi_dsub>
 8009772:	a36b      	add	r3, pc, #428	@ (adr r3, 8009920 <_dtoa_r+0x2b8>)
 8009774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009778:	f7f6 ff3e 	bl	80005f8 <__aeabi_dmul>
 800977c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009928 <_dtoa_r+0x2c0>)
 800977e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009782:	f7f6 fd83 	bl	800028c <__adddf3>
 8009786:	4604      	mov	r4, r0
 8009788:	4630      	mov	r0, r6
 800978a:	460d      	mov	r5, r1
 800978c:	f7f6 feca 	bl	8000524 <__aeabi_i2d>
 8009790:	a367      	add	r3, pc, #412	@ (adr r3, 8009930 <_dtoa_r+0x2c8>)
 8009792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009796:	f7f6 ff2f 	bl	80005f8 <__aeabi_dmul>
 800979a:	4602      	mov	r2, r0
 800979c:	460b      	mov	r3, r1
 800979e:	4620      	mov	r0, r4
 80097a0:	4629      	mov	r1, r5
 80097a2:	f7f6 fd73 	bl	800028c <__adddf3>
 80097a6:	4604      	mov	r4, r0
 80097a8:	460d      	mov	r5, r1
 80097aa:	f7f7 f9d5 	bl	8000b58 <__aeabi_d2iz>
 80097ae:	2200      	movs	r2, #0
 80097b0:	4607      	mov	r7, r0
 80097b2:	2300      	movs	r3, #0
 80097b4:	4620      	mov	r0, r4
 80097b6:	4629      	mov	r1, r5
 80097b8:	f7f7 f990 	bl	8000adc <__aeabi_dcmplt>
 80097bc:	b140      	cbz	r0, 80097d0 <_dtoa_r+0x168>
 80097be:	4638      	mov	r0, r7
 80097c0:	f7f6 feb0 	bl	8000524 <__aeabi_i2d>
 80097c4:	4622      	mov	r2, r4
 80097c6:	462b      	mov	r3, r5
 80097c8:	f7f7 f97e 	bl	8000ac8 <__aeabi_dcmpeq>
 80097cc:	b900      	cbnz	r0, 80097d0 <_dtoa_r+0x168>
 80097ce:	3f01      	subs	r7, #1
 80097d0:	2f16      	cmp	r7, #22
 80097d2:	d852      	bhi.n	800987a <_dtoa_r+0x212>
 80097d4:	4b5d      	ldr	r3, [pc, #372]	@ (800994c <_dtoa_r+0x2e4>)
 80097d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80097da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80097e2:	f7f7 f97b 	bl	8000adc <__aeabi_dcmplt>
 80097e6:	2800      	cmp	r0, #0
 80097e8:	d049      	beq.n	800987e <_dtoa_r+0x216>
 80097ea:	3f01      	subs	r7, #1
 80097ec:	2300      	movs	r3, #0
 80097ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80097f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80097f2:	1b9b      	subs	r3, r3, r6
 80097f4:	1e5a      	subs	r2, r3, #1
 80097f6:	bf45      	ittet	mi
 80097f8:	f1c3 0301 	rsbmi	r3, r3, #1
 80097fc:	9300      	strmi	r3, [sp, #0]
 80097fe:	2300      	movpl	r3, #0
 8009800:	2300      	movmi	r3, #0
 8009802:	9206      	str	r2, [sp, #24]
 8009804:	bf54      	ite	pl
 8009806:	9300      	strpl	r3, [sp, #0]
 8009808:	9306      	strmi	r3, [sp, #24]
 800980a:	2f00      	cmp	r7, #0
 800980c:	db39      	blt.n	8009882 <_dtoa_r+0x21a>
 800980e:	9b06      	ldr	r3, [sp, #24]
 8009810:	970d      	str	r7, [sp, #52]	@ 0x34
 8009812:	443b      	add	r3, r7
 8009814:	9306      	str	r3, [sp, #24]
 8009816:	2300      	movs	r3, #0
 8009818:	9308      	str	r3, [sp, #32]
 800981a:	9b07      	ldr	r3, [sp, #28]
 800981c:	2b09      	cmp	r3, #9
 800981e:	d863      	bhi.n	80098e8 <_dtoa_r+0x280>
 8009820:	2b05      	cmp	r3, #5
 8009822:	bfc4      	itt	gt
 8009824:	3b04      	subgt	r3, #4
 8009826:	9307      	strgt	r3, [sp, #28]
 8009828:	9b07      	ldr	r3, [sp, #28]
 800982a:	f1a3 0302 	sub.w	r3, r3, #2
 800982e:	bfcc      	ite	gt
 8009830:	2400      	movgt	r4, #0
 8009832:	2401      	movle	r4, #1
 8009834:	2b03      	cmp	r3, #3
 8009836:	d863      	bhi.n	8009900 <_dtoa_r+0x298>
 8009838:	e8df f003 	tbb	[pc, r3]
 800983c:	2b375452 	.word	0x2b375452
 8009840:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009844:	441e      	add	r6, r3
 8009846:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800984a:	2b20      	cmp	r3, #32
 800984c:	bfc1      	itttt	gt
 800984e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009852:	409f      	lslgt	r7, r3
 8009854:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009858:	fa24 f303 	lsrgt.w	r3, r4, r3
 800985c:	bfd6      	itet	le
 800985e:	f1c3 0320 	rsble	r3, r3, #32
 8009862:	ea47 0003 	orrgt.w	r0, r7, r3
 8009866:	fa04 f003 	lslle.w	r0, r4, r3
 800986a:	f7f6 fe4b 	bl	8000504 <__aeabi_ui2d>
 800986e:	2201      	movs	r2, #1
 8009870:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009874:	3e01      	subs	r6, #1
 8009876:	9212      	str	r2, [sp, #72]	@ 0x48
 8009878:	e776      	b.n	8009768 <_dtoa_r+0x100>
 800987a:	2301      	movs	r3, #1
 800987c:	e7b7      	b.n	80097ee <_dtoa_r+0x186>
 800987e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009880:	e7b6      	b.n	80097f0 <_dtoa_r+0x188>
 8009882:	9b00      	ldr	r3, [sp, #0]
 8009884:	1bdb      	subs	r3, r3, r7
 8009886:	9300      	str	r3, [sp, #0]
 8009888:	427b      	negs	r3, r7
 800988a:	9308      	str	r3, [sp, #32]
 800988c:	2300      	movs	r3, #0
 800988e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009890:	e7c3      	b.n	800981a <_dtoa_r+0x1b2>
 8009892:	2301      	movs	r3, #1
 8009894:	9309      	str	r3, [sp, #36]	@ 0x24
 8009896:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009898:	eb07 0b03 	add.w	fp, r7, r3
 800989c:	f10b 0301 	add.w	r3, fp, #1
 80098a0:	2b01      	cmp	r3, #1
 80098a2:	9303      	str	r3, [sp, #12]
 80098a4:	bfb8      	it	lt
 80098a6:	2301      	movlt	r3, #1
 80098a8:	e006      	b.n	80098b8 <_dtoa_r+0x250>
 80098aa:	2301      	movs	r3, #1
 80098ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80098ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	dd28      	ble.n	8009906 <_dtoa_r+0x29e>
 80098b4:	469b      	mov	fp, r3
 80098b6:	9303      	str	r3, [sp, #12]
 80098b8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80098bc:	2100      	movs	r1, #0
 80098be:	2204      	movs	r2, #4
 80098c0:	f102 0514 	add.w	r5, r2, #20
 80098c4:	429d      	cmp	r5, r3
 80098c6:	d926      	bls.n	8009916 <_dtoa_r+0x2ae>
 80098c8:	6041      	str	r1, [r0, #4]
 80098ca:	4648      	mov	r0, r9
 80098cc:	f000 fce6 	bl	800a29c <_Balloc>
 80098d0:	4682      	mov	sl, r0
 80098d2:	2800      	cmp	r0, #0
 80098d4:	d142      	bne.n	800995c <_dtoa_r+0x2f4>
 80098d6:	4b1e      	ldr	r3, [pc, #120]	@ (8009950 <_dtoa_r+0x2e8>)
 80098d8:	4602      	mov	r2, r0
 80098da:	f240 11af 	movw	r1, #431	@ 0x1af
 80098de:	e6da      	b.n	8009696 <_dtoa_r+0x2e>
 80098e0:	2300      	movs	r3, #0
 80098e2:	e7e3      	b.n	80098ac <_dtoa_r+0x244>
 80098e4:	2300      	movs	r3, #0
 80098e6:	e7d5      	b.n	8009894 <_dtoa_r+0x22c>
 80098e8:	2401      	movs	r4, #1
 80098ea:	2300      	movs	r3, #0
 80098ec:	9307      	str	r3, [sp, #28]
 80098ee:	9409      	str	r4, [sp, #36]	@ 0x24
 80098f0:	f04f 3bff 	mov.w	fp, #4294967295
 80098f4:	2200      	movs	r2, #0
 80098f6:	f8cd b00c 	str.w	fp, [sp, #12]
 80098fa:	2312      	movs	r3, #18
 80098fc:	920c      	str	r2, [sp, #48]	@ 0x30
 80098fe:	e7db      	b.n	80098b8 <_dtoa_r+0x250>
 8009900:	2301      	movs	r3, #1
 8009902:	9309      	str	r3, [sp, #36]	@ 0x24
 8009904:	e7f4      	b.n	80098f0 <_dtoa_r+0x288>
 8009906:	f04f 0b01 	mov.w	fp, #1
 800990a:	f8cd b00c 	str.w	fp, [sp, #12]
 800990e:	465b      	mov	r3, fp
 8009910:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009914:	e7d0      	b.n	80098b8 <_dtoa_r+0x250>
 8009916:	3101      	adds	r1, #1
 8009918:	0052      	lsls	r2, r2, #1
 800991a:	e7d1      	b.n	80098c0 <_dtoa_r+0x258>
 800991c:	f3af 8000 	nop.w
 8009920:	636f4361 	.word	0x636f4361
 8009924:	3fd287a7 	.word	0x3fd287a7
 8009928:	8b60c8b3 	.word	0x8b60c8b3
 800992c:	3fc68a28 	.word	0x3fc68a28
 8009930:	509f79fb 	.word	0x509f79fb
 8009934:	3fd34413 	.word	0x3fd34413
 8009938:	0800c9a7 	.word	0x0800c9a7
 800993c:	0800c9be 	.word	0x0800c9be
 8009940:	7ff00000 	.word	0x7ff00000
 8009944:	0800c972 	.word	0x0800c972
 8009948:	3ff80000 	.word	0x3ff80000
 800994c:	0800cb70 	.word	0x0800cb70
 8009950:	0800ca16 	.word	0x0800ca16
 8009954:	0800c9a3 	.word	0x0800c9a3
 8009958:	0800c971 	.word	0x0800c971
 800995c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009960:	6018      	str	r0, [r3, #0]
 8009962:	9b03      	ldr	r3, [sp, #12]
 8009964:	2b0e      	cmp	r3, #14
 8009966:	f200 80a1 	bhi.w	8009aac <_dtoa_r+0x444>
 800996a:	2c00      	cmp	r4, #0
 800996c:	f000 809e 	beq.w	8009aac <_dtoa_r+0x444>
 8009970:	2f00      	cmp	r7, #0
 8009972:	dd33      	ble.n	80099dc <_dtoa_r+0x374>
 8009974:	4b9c      	ldr	r3, [pc, #624]	@ (8009be8 <_dtoa_r+0x580>)
 8009976:	f007 020f 	and.w	r2, r7, #15
 800997a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800997e:	ed93 7b00 	vldr	d7, [r3]
 8009982:	05f8      	lsls	r0, r7, #23
 8009984:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009988:	ea4f 1427 	mov.w	r4, r7, asr #4
 800998c:	d516      	bpl.n	80099bc <_dtoa_r+0x354>
 800998e:	4b97      	ldr	r3, [pc, #604]	@ (8009bec <_dtoa_r+0x584>)
 8009990:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009994:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009998:	f7f6 ff58 	bl	800084c <__aeabi_ddiv>
 800999c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099a0:	f004 040f 	and.w	r4, r4, #15
 80099a4:	2603      	movs	r6, #3
 80099a6:	4d91      	ldr	r5, [pc, #580]	@ (8009bec <_dtoa_r+0x584>)
 80099a8:	b954      	cbnz	r4, 80099c0 <_dtoa_r+0x358>
 80099aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80099ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099b2:	f7f6 ff4b 	bl	800084c <__aeabi_ddiv>
 80099b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099ba:	e028      	b.n	8009a0e <_dtoa_r+0x3a6>
 80099bc:	2602      	movs	r6, #2
 80099be:	e7f2      	b.n	80099a6 <_dtoa_r+0x33e>
 80099c0:	07e1      	lsls	r1, r4, #31
 80099c2:	d508      	bpl.n	80099d6 <_dtoa_r+0x36e>
 80099c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80099c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80099cc:	f7f6 fe14 	bl	80005f8 <__aeabi_dmul>
 80099d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80099d4:	3601      	adds	r6, #1
 80099d6:	1064      	asrs	r4, r4, #1
 80099d8:	3508      	adds	r5, #8
 80099da:	e7e5      	b.n	80099a8 <_dtoa_r+0x340>
 80099dc:	f000 80af 	beq.w	8009b3e <_dtoa_r+0x4d6>
 80099e0:	427c      	negs	r4, r7
 80099e2:	4b81      	ldr	r3, [pc, #516]	@ (8009be8 <_dtoa_r+0x580>)
 80099e4:	4d81      	ldr	r5, [pc, #516]	@ (8009bec <_dtoa_r+0x584>)
 80099e6:	f004 020f 	and.w	r2, r4, #15
 80099ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80099f6:	f7f6 fdff 	bl	80005f8 <__aeabi_dmul>
 80099fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099fe:	1124      	asrs	r4, r4, #4
 8009a00:	2300      	movs	r3, #0
 8009a02:	2602      	movs	r6, #2
 8009a04:	2c00      	cmp	r4, #0
 8009a06:	f040 808f 	bne.w	8009b28 <_dtoa_r+0x4c0>
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d1d3      	bne.n	80099b6 <_dtoa_r+0x34e>
 8009a0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009a10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	f000 8094 	beq.w	8009b42 <_dtoa_r+0x4da>
 8009a1a:	4b75      	ldr	r3, [pc, #468]	@ (8009bf0 <_dtoa_r+0x588>)
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	4620      	mov	r0, r4
 8009a20:	4629      	mov	r1, r5
 8009a22:	f7f7 f85b 	bl	8000adc <__aeabi_dcmplt>
 8009a26:	2800      	cmp	r0, #0
 8009a28:	f000 808b 	beq.w	8009b42 <_dtoa_r+0x4da>
 8009a2c:	9b03      	ldr	r3, [sp, #12]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	f000 8087 	beq.w	8009b42 <_dtoa_r+0x4da>
 8009a34:	f1bb 0f00 	cmp.w	fp, #0
 8009a38:	dd34      	ble.n	8009aa4 <_dtoa_r+0x43c>
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	4b6d      	ldr	r3, [pc, #436]	@ (8009bf4 <_dtoa_r+0x58c>)
 8009a3e:	2200      	movs	r2, #0
 8009a40:	4629      	mov	r1, r5
 8009a42:	f7f6 fdd9 	bl	80005f8 <__aeabi_dmul>
 8009a46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a4a:	f107 38ff 	add.w	r8, r7, #4294967295
 8009a4e:	3601      	adds	r6, #1
 8009a50:	465c      	mov	r4, fp
 8009a52:	4630      	mov	r0, r6
 8009a54:	f7f6 fd66 	bl	8000524 <__aeabi_i2d>
 8009a58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a5c:	f7f6 fdcc 	bl	80005f8 <__aeabi_dmul>
 8009a60:	4b65      	ldr	r3, [pc, #404]	@ (8009bf8 <_dtoa_r+0x590>)
 8009a62:	2200      	movs	r2, #0
 8009a64:	f7f6 fc12 	bl	800028c <__adddf3>
 8009a68:	4605      	mov	r5, r0
 8009a6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009a6e:	2c00      	cmp	r4, #0
 8009a70:	d16a      	bne.n	8009b48 <_dtoa_r+0x4e0>
 8009a72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a76:	4b61      	ldr	r3, [pc, #388]	@ (8009bfc <_dtoa_r+0x594>)
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f7f6 fc05 	bl	8000288 <__aeabi_dsub>
 8009a7e:	4602      	mov	r2, r0
 8009a80:	460b      	mov	r3, r1
 8009a82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009a86:	462a      	mov	r2, r5
 8009a88:	4633      	mov	r3, r6
 8009a8a:	f7f7 f845 	bl	8000b18 <__aeabi_dcmpgt>
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	f040 8298 	bne.w	8009fc4 <_dtoa_r+0x95c>
 8009a94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a98:	462a      	mov	r2, r5
 8009a9a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009a9e:	f7f7 f81d 	bl	8000adc <__aeabi_dcmplt>
 8009aa2:	bb38      	cbnz	r0, 8009af4 <_dtoa_r+0x48c>
 8009aa4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009aa8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009aac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	f2c0 8157 	blt.w	8009d62 <_dtoa_r+0x6fa>
 8009ab4:	2f0e      	cmp	r7, #14
 8009ab6:	f300 8154 	bgt.w	8009d62 <_dtoa_r+0x6fa>
 8009aba:	4b4b      	ldr	r3, [pc, #300]	@ (8009be8 <_dtoa_r+0x580>)
 8009abc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009ac0:	ed93 7b00 	vldr	d7, [r3]
 8009ac4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	ed8d 7b00 	vstr	d7, [sp]
 8009acc:	f280 80e5 	bge.w	8009c9a <_dtoa_r+0x632>
 8009ad0:	9b03      	ldr	r3, [sp, #12]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	f300 80e1 	bgt.w	8009c9a <_dtoa_r+0x632>
 8009ad8:	d10c      	bne.n	8009af4 <_dtoa_r+0x48c>
 8009ada:	4b48      	ldr	r3, [pc, #288]	@ (8009bfc <_dtoa_r+0x594>)
 8009adc:	2200      	movs	r2, #0
 8009ade:	ec51 0b17 	vmov	r0, r1, d7
 8009ae2:	f7f6 fd89 	bl	80005f8 <__aeabi_dmul>
 8009ae6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009aea:	f7f7 f80b 	bl	8000b04 <__aeabi_dcmpge>
 8009aee:	2800      	cmp	r0, #0
 8009af0:	f000 8266 	beq.w	8009fc0 <_dtoa_r+0x958>
 8009af4:	2400      	movs	r4, #0
 8009af6:	4625      	mov	r5, r4
 8009af8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009afa:	4656      	mov	r6, sl
 8009afc:	ea6f 0803 	mvn.w	r8, r3
 8009b00:	2700      	movs	r7, #0
 8009b02:	4621      	mov	r1, r4
 8009b04:	4648      	mov	r0, r9
 8009b06:	f000 fc09 	bl	800a31c <_Bfree>
 8009b0a:	2d00      	cmp	r5, #0
 8009b0c:	f000 80bd 	beq.w	8009c8a <_dtoa_r+0x622>
 8009b10:	b12f      	cbz	r7, 8009b1e <_dtoa_r+0x4b6>
 8009b12:	42af      	cmp	r7, r5
 8009b14:	d003      	beq.n	8009b1e <_dtoa_r+0x4b6>
 8009b16:	4639      	mov	r1, r7
 8009b18:	4648      	mov	r0, r9
 8009b1a:	f000 fbff 	bl	800a31c <_Bfree>
 8009b1e:	4629      	mov	r1, r5
 8009b20:	4648      	mov	r0, r9
 8009b22:	f000 fbfb 	bl	800a31c <_Bfree>
 8009b26:	e0b0      	b.n	8009c8a <_dtoa_r+0x622>
 8009b28:	07e2      	lsls	r2, r4, #31
 8009b2a:	d505      	bpl.n	8009b38 <_dtoa_r+0x4d0>
 8009b2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b30:	f7f6 fd62 	bl	80005f8 <__aeabi_dmul>
 8009b34:	3601      	adds	r6, #1
 8009b36:	2301      	movs	r3, #1
 8009b38:	1064      	asrs	r4, r4, #1
 8009b3a:	3508      	adds	r5, #8
 8009b3c:	e762      	b.n	8009a04 <_dtoa_r+0x39c>
 8009b3e:	2602      	movs	r6, #2
 8009b40:	e765      	b.n	8009a0e <_dtoa_r+0x3a6>
 8009b42:	9c03      	ldr	r4, [sp, #12]
 8009b44:	46b8      	mov	r8, r7
 8009b46:	e784      	b.n	8009a52 <_dtoa_r+0x3ea>
 8009b48:	4b27      	ldr	r3, [pc, #156]	@ (8009be8 <_dtoa_r+0x580>)
 8009b4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009b50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009b54:	4454      	add	r4, sl
 8009b56:	2900      	cmp	r1, #0
 8009b58:	d054      	beq.n	8009c04 <_dtoa_r+0x59c>
 8009b5a:	4929      	ldr	r1, [pc, #164]	@ (8009c00 <_dtoa_r+0x598>)
 8009b5c:	2000      	movs	r0, #0
 8009b5e:	f7f6 fe75 	bl	800084c <__aeabi_ddiv>
 8009b62:	4633      	mov	r3, r6
 8009b64:	462a      	mov	r2, r5
 8009b66:	f7f6 fb8f 	bl	8000288 <__aeabi_dsub>
 8009b6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009b6e:	4656      	mov	r6, sl
 8009b70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b74:	f7f6 fff0 	bl	8000b58 <__aeabi_d2iz>
 8009b78:	4605      	mov	r5, r0
 8009b7a:	f7f6 fcd3 	bl	8000524 <__aeabi_i2d>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	460b      	mov	r3, r1
 8009b82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b86:	f7f6 fb7f 	bl	8000288 <__aeabi_dsub>
 8009b8a:	3530      	adds	r5, #48	@ 0x30
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	460b      	mov	r3, r1
 8009b90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009b94:	f806 5b01 	strb.w	r5, [r6], #1
 8009b98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b9c:	f7f6 ff9e 	bl	8000adc <__aeabi_dcmplt>
 8009ba0:	2800      	cmp	r0, #0
 8009ba2:	d172      	bne.n	8009c8a <_dtoa_r+0x622>
 8009ba4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ba8:	4911      	ldr	r1, [pc, #68]	@ (8009bf0 <_dtoa_r+0x588>)
 8009baa:	2000      	movs	r0, #0
 8009bac:	f7f6 fb6c 	bl	8000288 <__aeabi_dsub>
 8009bb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009bb4:	f7f6 ff92 	bl	8000adc <__aeabi_dcmplt>
 8009bb8:	2800      	cmp	r0, #0
 8009bba:	f040 80b4 	bne.w	8009d26 <_dtoa_r+0x6be>
 8009bbe:	42a6      	cmp	r6, r4
 8009bc0:	f43f af70 	beq.w	8009aa4 <_dtoa_r+0x43c>
 8009bc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8009bf4 <_dtoa_r+0x58c>)
 8009bca:	2200      	movs	r2, #0
 8009bcc:	f7f6 fd14 	bl	80005f8 <__aeabi_dmul>
 8009bd0:	4b08      	ldr	r3, [pc, #32]	@ (8009bf4 <_dtoa_r+0x58c>)
 8009bd2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bdc:	f7f6 fd0c 	bl	80005f8 <__aeabi_dmul>
 8009be0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009be4:	e7c4      	b.n	8009b70 <_dtoa_r+0x508>
 8009be6:	bf00      	nop
 8009be8:	0800cb70 	.word	0x0800cb70
 8009bec:	0800cb48 	.word	0x0800cb48
 8009bf0:	3ff00000 	.word	0x3ff00000
 8009bf4:	40240000 	.word	0x40240000
 8009bf8:	401c0000 	.word	0x401c0000
 8009bfc:	40140000 	.word	0x40140000
 8009c00:	3fe00000 	.word	0x3fe00000
 8009c04:	4631      	mov	r1, r6
 8009c06:	4628      	mov	r0, r5
 8009c08:	f7f6 fcf6 	bl	80005f8 <__aeabi_dmul>
 8009c0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009c10:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009c12:	4656      	mov	r6, sl
 8009c14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c18:	f7f6 ff9e 	bl	8000b58 <__aeabi_d2iz>
 8009c1c:	4605      	mov	r5, r0
 8009c1e:	f7f6 fc81 	bl	8000524 <__aeabi_i2d>
 8009c22:	4602      	mov	r2, r0
 8009c24:	460b      	mov	r3, r1
 8009c26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c2a:	f7f6 fb2d 	bl	8000288 <__aeabi_dsub>
 8009c2e:	3530      	adds	r5, #48	@ 0x30
 8009c30:	f806 5b01 	strb.w	r5, [r6], #1
 8009c34:	4602      	mov	r2, r0
 8009c36:	460b      	mov	r3, r1
 8009c38:	42a6      	cmp	r6, r4
 8009c3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009c3e:	f04f 0200 	mov.w	r2, #0
 8009c42:	d124      	bne.n	8009c8e <_dtoa_r+0x626>
 8009c44:	4baf      	ldr	r3, [pc, #700]	@ (8009f04 <_dtoa_r+0x89c>)
 8009c46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009c4a:	f7f6 fb1f 	bl	800028c <__adddf3>
 8009c4e:	4602      	mov	r2, r0
 8009c50:	460b      	mov	r3, r1
 8009c52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c56:	f7f6 ff5f 	bl	8000b18 <__aeabi_dcmpgt>
 8009c5a:	2800      	cmp	r0, #0
 8009c5c:	d163      	bne.n	8009d26 <_dtoa_r+0x6be>
 8009c5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c62:	49a8      	ldr	r1, [pc, #672]	@ (8009f04 <_dtoa_r+0x89c>)
 8009c64:	2000      	movs	r0, #0
 8009c66:	f7f6 fb0f 	bl	8000288 <__aeabi_dsub>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	460b      	mov	r3, r1
 8009c6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c72:	f7f6 ff33 	bl	8000adc <__aeabi_dcmplt>
 8009c76:	2800      	cmp	r0, #0
 8009c78:	f43f af14 	beq.w	8009aa4 <_dtoa_r+0x43c>
 8009c7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009c7e:	1e73      	subs	r3, r6, #1
 8009c80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c86:	2b30      	cmp	r3, #48	@ 0x30
 8009c88:	d0f8      	beq.n	8009c7c <_dtoa_r+0x614>
 8009c8a:	4647      	mov	r7, r8
 8009c8c:	e03b      	b.n	8009d06 <_dtoa_r+0x69e>
 8009c8e:	4b9e      	ldr	r3, [pc, #632]	@ (8009f08 <_dtoa_r+0x8a0>)
 8009c90:	f7f6 fcb2 	bl	80005f8 <__aeabi_dmul>
 8009c94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c98:	e7bc      	b.n	8009c14 <_dtoa_r+0x5ac>
 8009c9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009c9e:	4656      	mov	r6, sl
 8009ca0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ca4:	4620      	mov	r0, r4
 8009ca6:	4629      	mov	r1, r5
 8009ca8:	f7f6 fdd0 	bl	800084c <__aeabi_ddiv>
 8009cac:	f7f6 ff54 	bl	8000b58 <__aeabi_d2iz>
 8009cb0:	4680      	mov	r8, r0
 8009cb2:	f7f6 fc37 	bl	8000524 <__aeabi_i2d>
 8009cb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cba:	f7f6 fc9d 	bl	80005f8 <__aeabi_dmul>
 8009cbe:	4602      	mov	r2, r0
 8009cc0:	460b      	mov	r3, r1
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	4629      	mov	r1, r5
 8009cc6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009cca:	f7f6 fadd 	bl	8000288 <__aeabi_dsub>
 8009cce:	f806 4b01 	strb.w	r4, [r6], #1
 8009cd2:	9d03      	ldr	r5, [sp, #12]
 8009cd4:	eba6 040a 	sub.w	r4, r6, sl
 8009cd8:	42a5      	cmp	r5, r4
 8009cda:	4602      	mov	r2, r0
 8009cdc:	460b      	mov	r3, r1
 8009cde:	d133      	bne.n	8009d48 <_dtoa_r+0x6e0>
 8009ce0:	f7f6 fad4 	bl	800028c <__adddf3>
 8009ce4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ce8:	4604      	mov	r4, r0
 8009cea:	460d      	mov	r5, r1
 8009cec:	f7f6 ff14 	bl	8000b18 <__aeabi_dcmpgt>
 8009cf0:	b9c0      	cbnz	r0, 8009d24 <_dtoa_r+0x6bc>
 8009cf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cf6:	4620      	mov	r0, r4
 8009cf8:	4629      	mov	r1, r5
 8009cfa:	f7f6 fee5 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cfe:	b110      	cbz	r0, 8009d06 <_dtoa_r+0x69e>
 8009d00:	f018 0f01 	tst.w	r8, #1
 8009d04:	d10e      	bne.n	8009d24 <_dtoa_r+0x6bc>
 8009d06:	9902      	ldr	r1, [sp, #8]
 8009d08:	4648      	mov	r0, r9
 8009d0a:	f000 fb07 	bl	800a31c <_Bfree>
 8009d0e:	2300      	movs	r3, #0
 8009d10:	7033      	strb	r3, [r6, #0]
 8009d12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009d14:	3701      	adds	r7, #1
 8009d16:	601f      	str	r7, [r3, #0]
 8009d18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	f000 824b 	beq.w	800a1b6 <_dtoa_r+0xb4e>
 8009d20:	601e      	str	r6, [r3, #0]
 8009d22:	e248      	b.n	800a1b6 <_dtoa_r+0xb4e>
 8009d24:	46b8      	mov	r8, r7
 8009d26:	4633      	mov	r3, r6
 8009d28:	461e      	mov	r6, r3
 8009d2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d2e:	2a39      	cmp	r2, #57	@ 0x39
 8009d30:	d106      	bne.n	8009d40 <_dtoa_r+0x6d8>
 8009d32:	459a      	cmp	sl, r3
 8009d34:	d1f8      	bne.n	8009d28 <_dtoa_r+0x6c0>
 8009d36:	2230      	movs	r2, #48	@ 0x30
 8009d38:	f108 0801 	add.w	r8, r8, #1
 8009d3c:	f88a 2000 	strb.w	r2, [sl]
 8009d40:	781a      	ldrb	r2, [r3, #0]
 8009d42:	3201      	adds	r2, #1
 8009d44:	701a      	strb	r2, [r3, #0]
 8009d46:	e7a0      	b.n	8009c8a <_dtoa_r+0x622>
 8009d48:	4b6f      	ldr	r3, [pc, #444]	@ (8009f08 <_dtoa_r+0x8a0>)
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	f7f6 fc54 	bl	80005f8 <__aeabi_dmul>
 8009d50:	2200      	movs	r2, #0
 8009d52:	2300      	movs	r3, #0
 8009d54:	4604      	mov	r4, r0
 8009d56:	460d      	mov	r5, r1
 8009d58:	f7f6 feb6 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d5c:	2800      	cmp	r0, #0
 8009d5e:	d09f      	beq.n	8009ca0 <_dtoa_r+0x638>
 8009d60:	e7d1      	b.n	8009d06 <_dtoa_r+0x69e>
 8009d62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d64:	2a00      	cmp	r2, #0
 8009d66:	f000 80ea 	beq.w	8009f3e <_dtoa_r+0x8d6>
 8009d6a:	9a07      	ldr	r2, [sp, #28]
 8009d6c:	2a01      	cmp	r2, #1
 8009d6e:	f300 80cd 	bgt.w	8009f0c <_dtoa_r+0x8a4>
 8009d72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009d74:	2a00      	cmp	r2, #0
 8009d76:	f000 80c1 	beq.w	8009efc <_dtoa_r+0x894>
 8009d7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009d7e:	9c08      	ldr	r4, [sp, #32]
 8009d80:	9e00      	ldr	r6, [sp, #0]
 8009d82:	9a00      	ldr	r2, [sp, #0]
 8009d84:	441a      	add	r2, r3
 8009d86:	9200      	str	r2, [sp, #0]
 8009d88:	9a06      	ldr	r2, [sp, #24]
 8009d8a:	2101      	movs	r1, #1
 8009d8c:	441a      	add	r2, r3
 8009d8e:	4648      	mov	r0, r9
 8009d90:	9206      	str	r2, [sp, #24]
 8009d92:	f000 fbc1 	bl	800a518 <__i2b>
 8009d96:	4605      	mov	r5, r0
 8009d98:	b166      	cbz	r6, 8009db4 <_dtoa_r+0x74c>
 8009d9a:	9b06      	ldr	r3, [sp, #24]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	dd09      	ble.n	8009db4 <_dtoa_r+0x74c>
 8009da0:	42b3      	cmp	r3, r6
 8009da2:	9a00      	ldr	r2, [sp, #0]
 8009da4:	bfa8      	it	ge
 8009da6:	4633      	movge	r3, r6
 8009da8:	1ad2      	subs	r2, r2, r3
 8009daa:	9200      	str	r2, [sp, #0]
 8009dac:	9a06      	ldr	r2, [sp, #24]
 8009dae:	1af6      	subs	r6, r6, r3
 8009db0:	1ad3      	subs	r3, r2, r3
 8009db2:	9306      	str	r3, [sp, #24]
 8009db4:	9b08      	ldr	r3, [sp, #32]
 8009db6:	b30b      	cbz	r3, 8009dfc <_dtoa_r+0x794>
 8009db8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	f000 80c6 	beq.w	8009f4c <_dtoa_r+0x8e4>
 8009dc0:	2c00      	cmp	r4, #0
 8009dc2:	f000 80c0 	beq.w	8009f46 <_dtoa_r+0x8de>
 8009dc6:	4629      	mov	r1, r5
 8009dc8:	4622      	mov	r2, r4
 8009dca:	4648      	mov	r0, r9
 8009dcc:	f000 fc5c 	bl	800a688 <__pow5mult>
 8009dd0:	9a02      	ldr	r2, [sp, #8]
 8009dd2:	4601      	mov	r1, r0
 8009dd4:	4605      	mov	r5, r0
 8009dd6:	4648      	mov	r0, r9
 8009dd8:	f000 fbb4 	bl	800a544 <__multiply>
 8009ddc:	9902      	ldr	r1, [sp, #8]
 8009dde:	4680      	mov	r8, r0
 8009de0:	4648      	mov	r0, r9
 8009de2:	f000 fa9b 	bl	800a31c <_Bfree>
 8009de6:	9b08      	ldr	r3, [sp, #32]
 8009de8:	1b1b      	subs	r3, r3, r4
 8009dea:	9308      	str	r3, [sp, #32]
 8009dec:	f000 80b1 	beq.w	8009f52 <_dtoa_r+0x8ea>
 8009df0:	9a08      	ldr	r2, [sp, #32]
 8009df2:	4641      	mov	r1, r8
 8009df4:	4648      	mov	r0, r9
 8009df6:	f000 fc47 	bl	800a688 <__pow5mult>
 8009dfa:	9002      	str	r0, [sp, #8]
 8009dfc:	2101      	movs	r1, #1
 8009dfe:	4648      	mov	r0, r9
 8009e00:	f000 fb8a 	bl	800a518 <__i2b>
 8009e04:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e06:	4604      	mov	r4, r0
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	f000 81d8 	beq.w	800a1be <_dtoa_r+0xb56>
 8009e0e:	461a      	mov	r2, r3
 8009e10:	4601      	mov	r1, r0
 8009e12:	4648      	mov	r0, r9
 8009e14:	f000 fc38 	bl	800a688 <__pow5mult>
 8009e18:	9b07      	ldr	r3, [sp, #28]
 8009e1a:	2b01      	cmp	r3, #1
 8009e1c:	4604      	mov	r4, r0
 8009e1e:	f300 809f 	bgt.w	8009f60 <_dtoa_r+0x8f8>
 8009e22:	9b04      	ldr	r3, [sp, #16]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	f040 8097 	bne.w	8009f58 <_dtoa_r+0x8f0>
 8009e2a:	9b05      	ldr	r3, [sp, #20]
 8009e2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	f040 8093 	bne.w	8009f5c <_dtoa_r+0x8f4>
 8009e36:	9b05      	ldr	r3, [sp, #20]
 8009e38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009e3c:	0d1b      	lsrs	r3, r3, #20
 8009e3e:	051b      	lsls	r3, r3, #20
 8009e40:	b133      	cbz	r3, 8009e50 <_dtoa_r+0x7e8>
 8009e42:	9b00      	ldr	r3, [sp, #0]
 8009e44:	3301      	adds	r3, #1
 8009e46:	9300      	str	r3, [sp, #0]
 8009e48:	9b06      	ldr	r3, [sp, #24]
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	9306      	str	r3, [sp, #24]
 8009e4e:	2301      	movs	r3, #1
 8009e50:	9308      	str	r3, [sp, #32]
 8009e52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	f000 81b8 	beq.w	800a1ca <_dtoa_r+0xb62>
 8009e5a:	6923      	ldr	r3, [r4, #16]
 8009e5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e60:	6918      	ldr	r0, [r3, #16]
 8009e62:	f000 fb0d 	bl	800a480 <__hi0bits>
 8009e66:	f1c0 0020 	rsb	r0, r0, #32
 8009e6a:	9b06      	ldr	r3, [sp, #24]
 8009e6c:	4418      	add	r0, r3
 8009e6e:	f010 001f 	ands.w	r0, r0, #31
 8009e72:	f000 8082 	beq.w	8009f7a <_dtoa_r+0x912>
 8009e76:	f1c0 0320 	rsb	r3, r0, #32
 8009e7a:	2b04      	cmp	r3, #4
 8009e7c:	dd73      	ble.n	8009f66 <_dtoa_r+0x8fe>
 8009e7e:	9b00      	ldr	r3, [sp, #0]
 8009e80:	f1c0 001c 	rsb	r0, r0, #28
 8009e84:	4403      	add	r3, r0
 8009e86:	9300      	str	r3, [sp, #0]
 8009e88:	9b06      	ldr	r3, [sp, #24]
 8009e8a:	4403      	add	r3, r0
 8009e8c:	4406      	add	r6, r0
 8009e8e:	9306      	str	r3, [sp, #24]
 8009e90:	9b00      	ldr	r3, [sp, #0]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	dd05      	ble.n	8009ea2 <_dtoa_r+0x83a>
 8009e96:	9902      	ldr	r1, [sp, #8]
 8009e98:	461a      	mov	r2, r3
 8009e9a:	4648      	mov	r0, r9
 8009e9c:	f000 fc4e 	bl	800a73c <__lshift>
 8009ea0:	9002      	str	r0, [sp, #8]
 8009ea2:	9b06      	ldr	r3, [sp, #24]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	dd05      	ble.n	8009eb4 <_dtoa_r+0x84c>
 8009ea8:	4621      	mov	r1, r4
 8009eaa:	461a      	mov	r2, r3
 8009eac:	4648      	mov	r0, r9
 8009eae:	f000 fc45 	bl	800a73c <__lshift>
 8009eb2:	4604      	mov	r4, r0
 8009eb4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d061      	beq.n	8009f7e <_dtoa_r+0x916>
 8009eba:	9802      	ldr	r0, [sp, #8]
 8009ebc:	4621      	mov	r1, r4
 8009ebe:	f000 fca9 	bl	800a814 <__mcmp>
 8009ec2:	2800      	cmp	r0, #0
 8009ec4:	da5b      	bge.n	8009f7e <_dtoa_r+0x916>
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	9902      	ldr	r1, [sp, #8]
 8009eca:	220a      	movs	r2, #10
 8009ecc:	4648      	mov	r0, r9
 8009ece:	f000 fa47 	bl	800a360 <__multadd>
 8009ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ed4:	9002      	str	r0, [sp, #8]
 8009ed6:	f107 38ff 	add.w	r8, r7, #4294967295
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	f000 8177 	beq.w	800a1ce <_dtoa_r+0xb66>
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	220a      	movs	r2, #10
 8009ee6:	4648      	mov	r0, r9
 8009ee8:	f000 fa3a 	bl	800a360 <__multadd>
 8009eec:	f1bb 0f00 	cmp.w	fp, #0
 8009ef0:	4605      	mov	r5, r0
 8009ef2:	dc6f      	bgt.n	8009fd4 <_dtoa_r+0x96c>
 8009ef4:	9b07      	ldr	r3, [sp, #28]
 8009ef6:	2b02      	cmp	r3, #2
 8009ef8:	dc49      	bgt.n	8009f8e <_dtoa_r+0x926>
 8009efa:	e06b      	b.n	8009fd4 <_dtoa_r+0x96c>
 8009efc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009efe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009f02:	e73c      	b.n	8009d7e <_dtoa_r+0x716>
 8009f04:	3fe00000 	.word	0x3fe00000
 8009f08:	40240000 	.word	0x40240000
 8009f0c:	9b03      	ldr	r3, [sp, #12]
 8009f0e:	1e5c      	subs	r4, r3, #1
 8009f10:	9b08      	ldr	r3, [sp, #32]
 8009f12:	42a3      	cmp	r3, r4
 8009f14:	db09      	blt.n	8009f2a <_dtoa_r+0x8c2>
 8009f16:	1b1c      	subs	r4, r3, r4
 8009f18:	9b03      	ldr	r3, [sp, #12]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	f6bf af30 	bge.w	8009d80 <_dtoa_r+0x718>
 8009f20:	9b00      	ldr	r3, [sp, #0]
 8009f22:	9a03      	ldr	r2, [sp, #12]
 8009f24:	1a9e      	subs	r6, r3, r2
 8009f26:	2300      	movs	r3, #0
 8009f28:	e72b      	b.n	8009d82 <_dtoa_r+0x71a>
 8009f2a:	9b08      	ldr	r3, [sp, #32]
 8009f2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009f2e:	9408      	str	r4, [sp, #32]
 8009f30:	1ae3      	subs	r3, r4, r3
 8009f32:	441a      	add	r2, r3
 8009f34:	9e00      	ldr	r6, [sp, #0]
 8009f36:	9b03      	ldr	r3, [sp, #12]
 8009f38:	920d      	str	r2, [sp, #52]	@ 0x34
 8009f3a:	2400      	movs	r4, #0
 8009f3c:	e721      	b.n	8009d82 <_dtoa_r+0x71a>
 8009f3e:	9c08      	ldr	r4, [sp, #32]
 8009f40:	9e00      	ldr	r6, [sp, #0]
 8009f42:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009f44:	e728      	b.n	8009d98 <_dtoa_r+0x730>
 8009f46:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009f4a:	e751      	b.n	8009df0 <_dtoa_r+0x788>
 8009f4c:	9a08      	ldr	r2, [sp, #32]
 8009f4e:	9902      	ldr	r1, [sp, #8]
 8009f50:	e750      	b.n	8009df4 <_dtoa_r+0x78c>
 8009f52:	f8cd 8008 	str.w	r8, [sp, #8]
 8009f56:	e751      	b.n	8009dfc <_dtoa_r+0x794>
 8009f58:	2300      	movs	r3, #0
 8009f5a:	e779      	b.n	8009e50 <_dtoa_r+0x7e8>
 8009f5c:	9b04      	ldr	r3, [sp, #16]
 8009f5e:	e777      	b.n	8009e50 <_dtoa_r+0x7e8>
 8009f60:	2300      	movs	r3, #0
 8009f62:	9308      	str	r3, [sp, #32]
 8009f64:	e779      	b.n	8009e5a <_dtoa_r+0x7f2>
 8009f66:	d093      	beq.n	8009e90 <_dtoa_r+0x828>
 8009f68:	9a00      	ldr	r2, [sp, #0]
 8009f6a:	331c      	adds	r3, #28
 8009f6c:	441a      	add	r2, r3
 8009f6e:	9200      	str	r2, [sp, #0]
 8009f70:	9a06      	ldr	r2, [sp, #24]
 8009f72:	441a      	add	r2, r3
 8009f74:	441e      	add	r6, r3
 8009f76:	9206      	str	r2, [sp, #24]
 8009f78:	e78a      	b.n	8009e90 <_dtoa_r+0x828>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	e7f4      	b.n	8009f68 <_dtoa_r+0x900>
 8009f7e:	9b03      	ldr	r3, [sp, #12]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	46b8      	mov	r8, r7
 8009f84:	dc20      	bgt.n	8009fc8 <_dtoa_r+0x960>
 8009f86:	469b      	mov	fp, r3
 8009f88:	9b07      	ldr	r3, [sp, #28]
 8009f8a:	2b02      	cmp	r3, #2
 8009f8c:	dd1e      	ble.n	8009fcc <_dtoa_r+0x964>
 8009f8e:	f1bb 0f00 	cmp.w	fp, #0
 8009f92:	f47f adb1 	bne.w	8009af8 <_dtoa_r+0x490>
 8009f96:	4621      	mov	r1, r4
 8009f98:	465b      	mov	r3, fp
 8009f9a:	2205      	movs	r2, #5
 8009f9c:	4648      	mov	r0, r9
 8009f9e:	f000 f9df 	bl	800a360 <__multadd>
 8009fa2:	4601      	mov	r1, r0
 8009fa4:	4604      	mov	r4, r0
 8009fa6:	9802      	ldr	r0, [sp, #8]
 8009fa8:	f000 fc34 	bl	800a814 <__mcmp>
 8009fac:	2800      	cmp	r0, #0
 8009fae:	f77f ada3 	ble.w	8009af8 <_dtoa_r+0x490>
 8009fb2:	4656      	mov	r6, sl
 8009fb4:	2331      	movs	r3, #49	@ 0x31
 8009fb6:	f806 3b01 	strb.w	r3, [r6], #1
 8009fba:	f108 0801 	add.w	r8, r8, #1
 8009fbe:	e59f      	b.n	8009b00 <_dtoa_r+0x498>
 8009fc0:	9c03      	ldr	r4, [sp, #12]
 8009fc2:	46b8      	mov	r8, r7
 8009fc4:	4625      	mov	r5, r4
 8009fc6:	e7f4      	b.n	8009fb2 <_dtoa_r+0x94a>
 8009fc8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009fcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	f000 8101 	beq.w	800a1d6 <_dtoa_r+0xb6e>
 8009fd4:	2e00      	cmp	r6, #0
 8009fd6:	dd05      	ble.n	8009fe4 <_dtoa_r+0x97c>
 8009fd8:	4629      	mov	r1, r5
 8009fda:	4632      	mov	r2, r6
 8009fdc:	4648      	mov	r0, r9
 8009fde:	f000 fbad 	bl	800a73c <__lshift>
 8009fe2:	4605      	mov	r5, r0
 8009fe4:	9b08      	ldr	r3, [sp, #32]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d05c      	beq.n	800a0a4 <_dtoa_r+0xa3c>
 8009fea:	6869      	ldr	r1, [r5, #4]
 8009fec:	4648      	mov	r0, r9
 8009fee:	f000 f955 	bl	800a29c <_Balloc>
 8009ff2:	4606      	mov	r6, r0
 8009ff4:	b928      	cbnz	r0, 800a002 <_dtoa_r+0x99a>
 8009ff6:	4b82      	ldr	r3, [pc, #520]	@ (800a200 <_dtoa_r+0xb98>)
 8009ff8:	4602      	mov	r2, r0
 8009ffa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009ffe:	f7ff bb4a 	b.w	8009696 <_dtoa_r+0x2e>
 800a002:	692a      	ldr	r2, [r5, #16]
 800a004:	3202      	adds	r2, #2
 800a006:	0092      	lsls	r2, r2, #2
 800a008:	f105 010c 	add.w	r1, r5, #12
 800a00c:	300c      	adds	r0, #12
 800a00e:	f7ff fa8e 	bl	800952e <memcpy>
 800a012:	2201      	movs	r2, #1
 800a014:	4631      	mov	r1, r6
 800a016:	4648      	mov	r0, r9
 800a018:	f000 fb90 	bl	800a73c <__lshift>
 800a01c:	f10a 0301 	add.w	r3, sl, #1
 800a020:	9300      	str	r3, [sp, #0]
 800a022:	eb0a 030b 	add.w	r3, sl, fp
 800a026:	9308      	str	r3, [sp, #32]
 800a028:	9b04      	ldr	r3, [sp, #16]
 800a02a:	f003 0301 	and.w	r3, r3, #1
 800a02e:	462f      	mov	r7, r5
 800a030:	9306      	str	r3, [sp, #24]
 800a032:	4605      	mov	r5, r0
 800a034:	9b00      	ldr	r3, [sp, #0]
 800a036:	9802      	ldr	r0, [sp, #8]
 800a038:	4621      	mov	r1, r4
 800a03a:	f103 3bff 	add.w	fp, r3, #4294967295
 800a03e:	f7ff fa8b 	bl	8009558 <quorem>
 800a042:	4603      	mov	r3, r0
 800a044:	3330      	adds	r3, #48	@ 0x30
 800a046:	9003      	str	r0, [sp, #12]
 800a048:	4639      	mov	r1, r7
 800a04a:	9802      	ldr	r0, [sp, #8]
 800a04c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a04e:	f000 fbe1 	bl	800a814 <__mcmp>
 800a052:	462a      	mov	r2, r5
 800a054:	9004      	str	r0, [sp, #16]
 800a056:	4621      	mov	r1, r4
 800a058:	4648      	mov	r0, r9
 800a05a:	f000 fbf7 	bl	800a84c <__mdiff>
 800a05e:	68c2      	ldr	r2, [r0, #12]
 800a060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a062:	4606      	mov	r6, r0
 800a064:	bb02      	cbnz	r2, 800a0a8 <_dtoa_r+0xa40>
 800a066:	4601      	mov	r1, r0
 800a068:	9802      	ldr	r0, [sp, #8]
 800a06a:	f000 fbd3 	bl	800a814 <__mcmp>
 800a06e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a070:	4602      	mov	r2, r0
 800a072:	4631      	mov	r1, r6
 800a074:	4648      	mov	r0, r9
 800a076:	920c      	str	r2, [sp, #48]	@ 0x30
 800a078:	9309      	str	r3, [sp, #36]	@ 0x24
 800a07a:	f000 f94f 	bl	800a31c <_Bfree>
 800a07e:	9b07      	ldr	r3, [sp, #28]
 800a080:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a082:	9e00      	ldr	r6, [sp, #0]
 800a084:	ea42 0103 	orr.w	r1, r2, r3
 800a088:	9b06      	ldr	r3, [sp, #24]
 800a08a:	4319      	orrs	r1, r3
 800a08c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a08e:	d10d      	bne.n	800a0ac <_dtoa_r+0xa44>
 800a090:	2b39      	cmp	r3, #57	@ 0x39
 800a092:	d027      	beq.n	800a0e4 <_dtoa_r+0xa7c>
 800a094:	9a04      	ldr	r2, [sp, #16]
 800a096:	2a00      	cmp	r2, #0
 800a098:	dd01      	ble.n	800a09e <_dtoa_r+0xa36>
 800a09a:	9b03      	ldr	r3, [sp, #12]
 800a09c:	3331      	adds	r3, #49	@ 0x31
 800a09e:	f88b 3000 	strb.w	r3, [fp]
 800a0a2:	e52e      	b.n	8009b02 <_dtoa_r+0x49a>
 800a0a4:	4628      	mov	r0, r5
 800a0a6:	e7b9      	b.n	800a01c <_dtoa_r+0x9b4>
 800a0a8:	2201      	movs	r2, #1
 800a0aa:	e7e2      	b.n	800a072 <_dtoa_r+0xa0a>
 800a0ac:	9904      	ldr	r1, [sp, #16]
 800a0ae:	2900      	cmp	r1, #0
 800a0b0:	db04      	blt.n	800a0bc <_dtoa_r+0xa54>
 800a0b2:	9807      	ldr	r0, [sp, #28]
 800a0b4:	4301      	orrs	r1, r0
 800a0b6:	9806      	ldr	r0, [sp, #24]
 800a0b8:	4301      	orrs	r1, r0
 800a0ba:	d120      	bne.n	800a0fe <_dtoa_r+0xa96>
 800a0bc:	2a00      	cmp	r2, #0
 800a0be:	ddee      	ble.n	800a09e <_dtoa_r+0xa36>
 800a0c0:	9902      	ldr	r1, [sp, #8]
 800a0c2:	9300      	str	r3, [sp, #0]
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	4648      	mov	r0, r9
 800a0c8:	f000 fb38 	bl	800a73c <__lshift>
 800a0cc:	4621      	mov	r1, r4
 800a0ce:	9002      	str	r0, [sp, #8]
 800a0d0:	f000 fba0 	bl	800a814 <__mcmp>
 800a0d4:	2800      	cmp	r0, #0
 800a0d6:	9b00      	ldr	r3, [sp, #0]
 800a0d8:	dc02      	bgt.n	800a0e0 <_dtoa_r+0xa78>
 800a0da:	d1e0      	bne.n	800a09e <_dtoa_r+0xa36>
 800a0dc:	07da      	lsls	r2, r3, #31
 800a0de:	d5de      	bpl.n	800a09e <_dtoa_r+0xa36>
 800a0e0:	2b39      	cmp	r3, #57	@ 0x39
 800a0e2:	d1da      	bne.n	800a09a <_dtoa_r+0xa32>
 800a0e4:	2339      	movs	r3, #57	@ 0x39
 800a0e6:	f88b 3000 	strb.w	r3, [fp]
 800a0ea:	4633      	mov	r3, r6
 800a0ec:	461e      	mov	r6, r3
 800a0ee:	3b01      	subs	r3, #1
 800a0f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a0f4:	2a39      	cmp	r2, #57	@ 0x39
 800a0f6:	d04e      	beq.n	800a196 <_dtoa_r+0xb2e>
 800a0f8:	3201      	adds	r2, #1
 800a0fa:	701a      	strb	r2, [r3, #0]
 800a0fc:	e501      	b.n	8009b02 <_dtoa_r+0x49a>
 800a0fe:	2a00      	cmp	r2, #0
 800a100:	dd03      	ble.n	800a10a <_dtoa_r+0xaa2>
 800a102:	2b39      	cmp	r3, #57	@ 0x39
 800a104:	d0ee      	beq.n	800a0e4 <_dtoa_r+0xa7c>
 800a106:	3301      	adds	r3, #1
 800a108:	e7c9      	b.n	800a09e <_dtoa_r+0xa36>
 800a10a:	9a00      	ldr	r2, [sp, #0]
 800a10c:	9908      	ldr	r1, [sp, #32]
 800a10e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a112:	428a      	cmp	r2, r1
 800a114:	d028      	beq.n	800a168 <_dtoa_r+0xb00>
 800a116:	9902      	ldr	r1, [sp, #8]
 800a118:	2300      	movs	r3, #0
 800a11a:	220a      	movs	r2, #10
 800a11c:	4648      	mov	r0, r9
 800a11e:	f000 f91f 	bl	800a360 <__multadd>
 800a122:	42af      	cmp	r7, r5
 800a124:	9002      	str	r0, [sp, #8]
 800a126:	f04f 0300 	mov.w	r3, #0
 800a12a:	f04f 020a 	mov.w	r2, #10
 800a12e:	4639      	mov	r1, r7
 800a130:	4648      	mov	r0, r9
 800a132:	d107      	bne.n	800a144 <_dtoa_r+0xadc>
 800a134:	f000 f914 	bl	800a360 <__multadd>
 800a138:	4607      	mov	r7, r0
 800a13a:	4605      	mov	r5, r0
 800a13c:	9b00      	ldr	r3, [sp, #0]
 800a13e:	3301      	adds	r3, #1
 800a140:	9300      	str	r3, [sp, #0]
 800a142:	e777      	b.n	800a034 <_dtoa_r+0x9cc>
 800a144:	f000 f90c 	bl	800a360 <__multadd>
 800a148:	4629      	mov	r1, r5
 800a14a:	4607      	mov	r7, r0
 800a14c:	2300      	movs	r3, #0
 800a14e:	220a      	movs	r2, #10
 800a150:	4648      	mov	r0, r9
 800a152:	f000 f905 	bl	800a360 <__multadd>
 800a156:	4605      	mov	r5, r0
 800a158:	e7f0      	b.n	800a13c <_dtoa_r+0xad4>
 800a15a:	f1bb 0f00 	cmp.w	fp, #0
 800a15e:	bfcc      	ite	gt
 800a160:	465e      	movgt	r6, fp
 800a162:	2601      	movle	r6, #1
 800a164:	4456      	add	r6, sl
 800a166:	2700      	movs	r7, #0
 800a168:	9902      	ldr	r1, [sp, #8]
 800a16a:	9300      	str	r3, [sp, #0]
 800a16c:	2201      	movs	r2, #1
 800a16e:	4648      	mov	r0, r9
 800a170:	f000 fae4 	bl	800a73c <__lshift>
 800a174:	4621      	mov	r1, r4
 800a176:	9002      	str	r0, [sp, #8]
 800a178:	f000 fb4c 	bl	800a814 <__mcmp>
 800a17c:	2800      	cmp	r0, #0
 800a17e:	dcb4      	bgt.n	800a0ea <_dtoa_r+0xa82>
 800a180:	d102      	bne.n	800a188 <_dtoa_r+0xb20>
 800a182:	9b00      	ldr	r3, [sp, #0]
 800a184:	07db      	lsls	r3, r3, #31
 800a186:	d4b0      	bmi.n	800a0ea <_dtoa_r+0xa82>
 800a188:	4633      	mov	r3, r6
 800a18a:	461e      	mov	r6, r3
 800a18c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a190:	2a30      	cmp	r2, #48	@ 0x30
 800a192:	d0fa      	beq.n	800a18a <_dtoa_r+0xb22>
 800a194:	e4b5      	b.n	8009b02 <_dtoa_r+0x49a>
 800a196:	459a      	cmp	sl, r3
 800a198:	d1a8      	bne.n	800a0ec <_dtoa_r+0xa84>
 800a19a:	2331      	movs	r3, #49	@ 0x31
 800a19c:	f108 0801 	add.w	r8, r8, #1
 800a1a0:	f88a 3000 	strb.w	r3, [sl]
 800a1a4:	e4ad      	b.n	8009b02 <_dtoa_r+0x49a>
 800a1a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a1a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a204 <_dtoa_r+0xb9c>
 800a1ac:	b11b      	cbz	r3, 800a1b6 <_dtoa_r+0xb4e>
 800a1ae:	f10a 0308 	add.w	r3, sl, #8
 800a1b2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a1b4:	6013      	str	r3, [r2, #0]
 800a1b6:	4650      	mov	r0, sl
 800a1b8:	b017      	add	sp, #92	@ 0x5c
 800a1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1be:	9b07      	ldr	r3, [sp, #28]
 800a1c0:	2b01      	cmp	r3, #1
 800a1c2:	f77f ae2e 	ble.w	8009e22 <_dtoa_r+0x7ba>
 800a1c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1c8:	9308      	str	r3, [sp, #32]
 800a1ca:	2001      	movs	r0, #1
 800a1cc:	e64d      	b.n	8009e6a <_dtoa_r+0x802>
 800a1ce:	f1bb 0f00 	cmp.w	fp, #0
 800a1d2:	f77f aed9 	ble.w	8009f88 <_dtoa_r+0x920>
 800a1d6:	4656      	mov	r6, sl
 800a1d8:	9802      	ldr	r0, [sp, #8]
 800a1da:	4621      	mov	r1, r4
 800a1dc:	f7ff f9bc 	bl	8009558 <quorem>
 800a1e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a1e4:	f806 3b01 	strb.w	r3, [r6], #1
 800a1e8:	eba6 020a 	sub.w	r2, r6, sl
 800a1ec:	4593      	cmp	fp, r2
 800a1ee:	ddb4      	ble.n	800a15a <_dtoa_r+0xaf2>
 800a1f0:	9902      	ldr	r1, [sp, #8]
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	220a      	movs	r2, #10
 800a1f6:	4648      	mov	r0, r9
 800a1f8:	f000 f8b2 	bl	800a360 <__multadd>
 800a1fc:	9002      	str	r0, [sp, #8]
 800a1fe:	e7eb      	b.n	800a1d8 <_dtoa_r+0xb70>
 800a200:	0800ca16 	.word	0x0800ca16
 800a204:	0800c99a 	.word	0x0800c99a

0800a208 <_free_r>:
 800a208:	b538      	push	{r3, r4, r5, lr}
 800a20a:	4605      	mov	r5, r0
 800a20c:	2900      	cmp	r1, #0
 800a20e:	d041      	beq.n	800a294 <_free_r+0x8c>
 800a210:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a214:	1f0c      	subs	r4, r1, #4
 800a216:	2b00      	cmp	r3, #0
 800a218:	bfb8      	it	lt
 800a21a:	18e4      	addlt	r4, r4, r3
 800a21c:	f7fd ffc6 	bl	80081ac <__malloc_lock>
 800a220:	4a1d      	ldr	r2, [pc, #116]	@ (800a298 <_free_r+0x90>)
 800a222:	6813      	ldr	r3, [r2, #0]
 800a224:	b933      	cbnz	r3, 800a234 <_free_r+0x2c>
 800a226:	6063      	str	r3, [r4, #4]
 800a228:	6014      	str	r4, [r2, #0]
 800a22a:	4628      	mov	r0, r5
 800a22c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a230:	f7fd bfc2 	b.w	80081b8 <__malloc_unlock>
 800a234:	42a3      	cmp	r3, r4
 800a236:	d908      	bls.n	800a24a <_free_r+0x42>
 800a238:	6820      	ldr	r0, [r4, #0]
 800a23a:	1821      	adds	r1, r4, r0
 800a23c:	428b      	cmp	r3, r1
 800a23e:	bf01      	itttt	eq
 800a240:	6819      	ldreq	r1, [r3, #0]
 800a242:	685b      	ldreq	r3, [r3, #4]
 800a244:	1809      	addeq	r1, r1, r0
 800a246:	6021      	streq	r1, [r4, #0]
 800a248:	e7ed      	b.n	800a226 <_free_r+0x1e>
 800a24a:	461a      	mov	r2, r3
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	b10b      	cbz	r3, 800a254 <_free_r+0x4c>
 800a250:	42a3      	cmp	r3, r4
 800a252:	d9fa      	bls.n	800a24a <_free_r+0x42>
 800a254:	6811      	ldr	r1, [r2, #0]
 800a256:	1850      	adds	r0, r2, r1
 800a258:	42a0      	cmp	r0, r4
 800a25a:	d10b      	bne.n	800a274 <_free_r+0x6c>
 800a25c:	6820      	ldr	r0, [r4, #0]
 800a25e:	4401      	add	r1, r0
 800a260:	1850      	adds	r0, r2, r1
 800a262:	4283      	cmp	r3, r0
 800a264:	6011      	str	r1, [r2, #0]
 800a266:	d1e0      	bne.n	800a22a <_free_r+0x22>
 800a268:	6818      	ldr	r0, [r3, #0]
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	6053      	str	r3, [r2, #4]
 800a26e:	4408      	add	r0, r1
 800a270:	6010      	str	r0, [r2, #0]
 800a272:	e7da      	b.n	800a22a <_free_r+0x22>
 800a274:	d902      	bls.n	800a27c <_free_r+0x74>
 800a276:	230c      	movs	r3, #12
 800a278:	602b      	str	r3, [r5, #0]
 800a27a:	e7d6      	b.n	800a22a <_free_r+0x22>
 800a27c:	6820      	ldr	r0, [r4, #0]
 800a27e:	1821      	adds	r1, r4, r0
 800a280:	428b      	cmp	r3, r1
 800a282:	bf04      	itt	eq
 800a284:	6819      	ldreq	r1, [r3, #0]
 800a286:	685b      	ldreq	r3, [r3, #4]
 800a288:	6063      	str	r3, [r4, #4]
 800a28a:	bf04      	itt	eq
 800a28c:	1809      	addeq	r1, r1, r0
 800a28e:	6021      	streq	r1, [r4, #0]
 800a290:	6054      	str	r4, [r2, #4]
 800a292:	e7ca      	b.n	800a22a <_free_r+0x22>
 800a294:	bd38      	pop	{r3, r4, r5, pc}
 800a296:	bf00      	nop
 800a298:	20000b5c 	.word	0x20000b5c

0800a29c <_Balloc>:
 800a29c:	b570      	push	{r4, r5, r6, lr}
 800a29e:	69c6      	ldr	r6, [r0, #28]
 800a2a0:	4604      	mov	r4, r0
 800a2a2:	460d      	mov	r5, r1
 800a2a4:	b976      	cbnz	r6, 800a2c4 <_Balloc+0x28>
 800a2a6:	2010      	movs	r0, #16
 800a2a8:	f7fd fed6 	bl	8008058 <malloc>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	61e0      	str	r0, [r4, #28]
 800a2b0:	b920      	cbnz	r0, 800a2bc <_Balloc+0x20>
 800a2b2:	4b18      	ldr	r3, [pc, #96]	@ (800a314 <_Balloc+0x78>)
 800a2b4:	4818      	ldr	r0, [pc, #96]	@ (800a318 <_Balloc+0x7c>)
 800a2b6:	216b      	movs	r1, #107	@ 0x6b
 800a2b8:	f001 fd36 	bl	800bd28 <__assert_func>
 800a2bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a2c0:	6006      	str	r6, [r0, #0]
 800a2c2:	60c6      	str	r6, [r0, #12]
 800a2c4:	69e6      	ldr	r6, [r4, #28]
 800a2c6:	68f3      	ldr	r3, [r6, #12]
 800a2c8:	b183      	cbz	r3, 800a2ec <_Balloc+0x50>
 800a2ca:	69e3      	ldr	r3, [r4, #28]
 800a2cc:	68db      	ldr	r3, [r3, #12]
 800a2ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a2d2:	b9b8      	cbnz	r0, 800a304 <_Balloc+0x68>
 800a2d4:	2101      	movs	r1, #1
 800a2d6:	fa01 f605 	lsl.w	r6, r1, r5
 800a2da:	1d72      	adds	r2, r6, #5
 800a2dc:	0092      	lsls	r2, r2, #2
 800a2de:	4620      	mov	r0, r4
 800a2e0:	f001 fd40 	bl	800bd64 <_calloc_r>
 800a2e4:	b160      	cbz	r0, 800a300 <_Balloc+0x64>
 800a2e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a2ea:	e00e      	b.n	800a30a <_Balloc+0x6e>
 800a2ec:	2221      	movs	r2, #33	@ 0x21
 800a2ee:	2104      	movs	r1, #4
 800a2f0:	4620      	mov	r0, r4
 800a2f2:	f001 fd37 	bl	800bd64 <_calloc_r>
 800a2f6:	69e3      	ldr	r3, [r4, #28]
 800a2f8:	60f0      	str	r0, [r6, #12]
 800a2fa:	68db      	ldr	r3, [r3, #12]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d1e4      	bne.n	800a2ca <_Balloc+0x2e>
 800a300:	2000      	movs	r0, #0
 800a302:	bd70      	pop	{r4, r5, r6, pc}
 800a304:	6802      	ldr	r2, [r0, #0]
 800a306:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a30a:	2300      	movs	r3, #0
 800a30c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a310:	e7f7      	b.n	800a302 <_Balloc+0x66>
 800a312:	bf00      	nop
 800a314:	0800c9a7 	.word	0x0800c9a7
 800a318:	0800ca27 	.word	0x0800ca27

0800a31c <_Bfree>:
 800a31c:	b570      	push	{r4, r5, r6, lr}
 800a31e:	69c6      	ldr	r6, [r0, #28]
 800a320:	4605      	mov	r5, r0
 800a322:	460c      	mov	r4, r1
 800a324:	b976      	cbnz	r6, 800a344 <_Bfree+0x28>
 800a326:	2010      	movs	r0, #16
 800a328:	f7fd fe96 	bl	8008058 <malloc>
 800a32c:	4602      	mov	r2, r0
 800a32e:	61e8      	str	r0, [r5, #28]
 800a330:	b920      	cbnz	r0, 800a33c <_Bfree+0x20>
 800a332:	4b09      	ldr	r3, [pc, #36]	@ (800a358 <_Bfree+0x3c>)
 800a334:	4809      	ldr	r0, [pc, #36]	@ (800a35c <_Bfree+0x40>)
 800a336:	218f      	movs	r1, #143	@ 0x8f
 800a338:	f001 fcf6 	bl	800bd28 <__assert_func>
 800a33c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a340:	6006      	str	r6, [r0, #0]
 800a342:	60c6      	str	r6, [r0, #12]
 800a344:	b13c      	cbz	r4, 800a356 <_Bfree+0x3a>
 800a346:	69eb      	ldr	r3, [r5, #28]
 800a348:	6862      	ldr	r2, [r4, #4]
 800a34a:	68db      	ldr	r3, [r3, #12]
 800a34c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a350:	6021      	str	r1, [r4, #0]
 800a352:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a356:	bd70      	pop	{r4, r5, r6, pc}
 800a358:	0800c9a7 	.word	0x0800c9a7
 800a35c:	0800ca27 	.word	0x0800ca27

0800a360 <__multadd>:
 800a360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a364:	690d      	ldr	r5, [r1, #16]
 800a366:	4607      	mov	r7, r0
 800a368:	460c      	mov	r4, r1
 800a36a:	461e      	mov	r6, r3
 800a36c:	f101 0c14 	add.w	ip, r1, #20
 800a370:	2000      	movs	r0, #0
 800a372:	f8dc 3000 	ldr.w	r3, [ip]
 800a376:	b299      	uxth	r1, r3
 800a378:	fb02 6101 	mla	r1, r2, r1, r6
 800a37c:	0c1e      	lsrs	r6, r3, #16
 800a37e:	0c0b      	lsrs	r3, r1, #16
 800a380:	fb02 3306 	mla	r3, r2, r6, r3
 800a384:	b289      	uxth	r1, r1
 800a386:	3001      	adds	r0, #1
 800a388:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a38c:	4285      	cmp	r5, r0
 800a38e:	f84c 1b04 	str.w	r1, [ip], #4
 800a392:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a396:	dcec      	bgt.n	800a372 <__multadd+0x12>
 800a398:	b30e      	cbz	r6, 800a3de <__multadd+0x7e>
 800a39a:	68a3      	ldr	r3, [r4, #8]
 800a39c:	42ab      	cmp	r3, r5
 800a39e:	dc19      	bgt.n	800a3d4 <__multadd+0x74>
 800a3a0:	6861      	ldr	r1, [r4, #4]
 800a3a2:	4638      	mov	r0, r7
 800a3a4:	3101      	adds	r1, #1
 800a3a6:	f7ff ff79 	bl	800a29c <_Balloc>
 800a3aa:	4680      	mov	r8, r0
 800a3ac:	b928      	cbnz	r0, 800a3ba <__multadd+0x5a>
 800a3ae:	4602      	mov	r2, r0
 800a3b0:	4b0c      	ldr	r3, [pc, #48]	@ (800a3e4 <__multadd+0x84>)
 800a3b2:	480d      	ldr	r0, [pc, #52]	@ (800a3e8 <__multadd+0x88>)
 800a3b4:	21ba      	movs	r1, #186	@ 0xba
 800a3b6:	f001 fcb7 	bl	800bd28 <__assert_func>
 800a3ba:	6922      	ldr	r2, [r4, #16]
 800a3bc:	3202      	adds	r2, #2
 800a3be:	f104 010c 	add.w	r1, r4, #12
 800a3c2:	0092      	lsls	r2, r2, #2
 800a3c4:	300c      	adds	r0, #12
 800a3c6:	f7ff f8b2 	bl	800952e <memcpy>
 800a3ca:	4621      	mov	r1, r4
 800a3cc:	4638      	mov	r0, r7
 800a3ce:	f7ff ffa5 	bl	800a31c <_Bfree>
 800a3d2:	4644      	mov	r4, r8
 800a3d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a3d8:	3501      	adds	r5, #1
 800a3da:	615e      	str	r6, [r3, #20]
 800a3dc:	6125      	str	r5, [r4, #16]
 800a3de:	4620      	mov	r0, r4
 800a3e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3e4:	0800ca16 	.word	0x0800ca16
 800a3e8:	0800ca27 	.word	0x0800ca27

0800a3ec <__s2b>:
 800a3ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3f0:	460c      	mov	r4, r1
 800a3f2:	4615      	mov	r5, r2
 800a3f4:	461f      	mov	r7, r3
 800a3f6:	2209      	movs	r2, #9
 800a3f8:	3308      	adds	r3, #8
 800a3fa:	4606      	mov	r6, r0
 800a3fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a400:	2100      	movs	r1, #0
 800a402:	2201      	movs	r2, #1
 800a404:	429a      	cmp	r2, r3
 800a406:	db09      	blt.n	800a41c <__s2b+0x30>
 800a408:	4630      	mov	r0, r6
 800a40a:	f7ff ff47 	bl	800a29c <_Balloc>
 800a40e:	b940      	cbnz	r0, 800a422 <__s2b+0x36>
 800a410:	4602      	mov	r2, r0
 800a412:	4b19      	ldr	r3, [pc, #100]	@ (800a478 <__s2b+0x8c>)
 800a414:	4819      	ldr	r0, [pc, #100]	@ (800a47c <__s2b+0x90>)
 800a416:	21d3      	movs	r1, #211	@ 0xd3
 800a418:	f001 fc86 	bl	800bd28 <__assert_func>
 800a41c:	0052      	lsls	r2, r2, #1
 800a41e:	3101      	adds	r1, #1
 800a420:	e7f0      	b.n	800a404 <__s2b+0x18>
 800a422:	9b08      	ldr	r3, [sp, #32]
 800a424:	6143      	str	r3, [r0, #20]
 800a426:	2d09      	cmp	r5, #9
 800a428:	f04f 0301 	mov.w	r3, #1
 800a42c:	6103      	str	r3, [r0, #16]
 800a42e:	dd16      	ble.n	800a45e <__s2b+0x72>
 800a430:	f104 0909 	add.w	r9, r4, #9
 800a434:	46c8      	mov	r8, r9
 800a436:	442c      	add	r4, r5
 800a438:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a43c:	4601      	mov	r1, r0
 800a43e:	3b30      	subs	r3, #48	@ 0x30
 800a440:	220a      	movs	r2, #10
 800a442:	4630      	mov	r0, r6
 800a444:	f7ff ff8c 	bl	800a360 <__multadd>
 800a448:	45a0      	cmp	r8, r4
 800a44a:	d1f5      	bne.n	800a438 <__s2b+0x4c>
 800a44c:	f1a5 0408 	sub.w	r4, r5, #8
 800a450:	444c      	add	r4, r9
 800a452:	1b2d      	subs	r5, r5, r4
 800a454:	1963      	adds	r3, r4, r5
 800a456:	42bb      	cmp	r3, r7
 800a458:	db04      	blt.n	800a464 <__s2b+0x78>
 800a45a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a45e:	340a      	adds	r4, #10
 800a460:	2509      	movs	r5, #9
 800a462:	e7f6      	b.n	800a452 <__s2b+0x66>
 800a464:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a468:	4601      	mov	r1, r0
 800a46a:	3b30      	subs	r3, #48	@ 0x30
 800a46c:	220a      	movs	r2, #10
 800a46e:	4630      	mov	r0, r6
 800a470:	f7ff ff76 	bl	800a360 <__multadd>
 800a474:	e7ee      	b.n	800a454 <__s2b+0x68>
 800a476:	bf00      	nop
 800a478:	0800ca16 	.word	0x0800ca16
 800a47c:	0800ca27 	.word	0x0800ca27

0800a480 <__hi0bits>:
 800a480:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a484:	4603      	mov	r3, r0
 800a486:	bf36      	itet	cc
 800a488:	0403      	lslcc	r3, r0, #16
 800a48a:	2000      	movcs	r0, #0
 800a48c:	2010      	movcc	r0, #16
 800a48e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a492:	bf3c      	itt	cc
 800a494:	021b      	lslcc	r3, r3, #8
 800a496:	3008      	addcc	r0, #8
 800a498:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a49c:	bf3c      	itt	cc
 800a49e:	011b      	lslcc	r3, r3, #4
 800a4a0:	3004      	addcc	r0, #4
 800a4a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4a6:	bf3c      	itt	cc
 800a4a8:	009b      	lslcc	r3, r3, #2
 800a4aa:	3002      	addcc	r0, #2
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	db05      	blt.n	800a4bc <__hi0bits+0x3c>
 800a4b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a4b4:	f100 0001 	add.w	r0, r0, #1
 800a4b8:	bf08      	it	eq
 800a4ba:	2020      	moveq	r0, #32
 800a4bc:	4770      	bx	lr

0800a4be <__lo0bits>:
 800a4be:	6803      	ldr	r3, [r0, #0]
 800a4c0:	4602      	mov	r2, r0
 800a4c2:	f013 0007 	ands.w	r0, r3, #7
 800a4c6:	d00b      	beq.n	800a4e0 <__lo0bits+0x22>
 800a4c8:	07d9      	lsls	r1, r3, #31
 800a4ca:	d421      	bmi.n	800a510 <__lo0bits+0x52>
 800a4cc:	0798      	lsls	r0, r3, #30
 800a4ce:	bf49      	itett	mi
 800a4d0:	085b      	lsrmi	r3, r3, #1
 800a4d2:	089b      	lsrpl	r3, r3, #2
 800a4d4:	2001      	movmi	r0, #1
 800a4d6:	6013      	strmi	r3, [r2, #0]
 800a4d8:	bf5c      	itt	pl
 800a4da:	6013      	strpl	r3, [r2, #0]
 800a4dc:	2002      	movpl	r0, #2
 800a4de:	4770      	bx	lr
 800a4e0:	b299      	uxth	r1, r3
 800a4e2:	b909      	cbnz	r1, 800a4e8 <__lo0bits+0x2a>
 800a4e4:	0c1b      	lsrs	r3, r3, #16
 800a4e6:	2010      	movs	r0, #16
 800a4e8:	b2d9      	uxtb	r1, r3
 800a4ea:	b909      	cbnz	r1, 800a4f0 <__lo0bits+0x32>
 800a4ec:	3008      	adds	r0, #8
 800a4ee:	0a1b      	lsrs	r3, r3, #8
 800a4f0:	0719      	lsls	r1, r3, #28
 800a4f2:	bf04      	itt	eq
 800a4f4:	091b      	lsreq	r3, r3, #4
 800a4f6:	3004      	addeq	r0, #4
 800a4f8:	0799      	lsls	r1, r3, #30
 800a4fa:	bf04      	itt	eq
 800a4fc:	089b      	lsreq	r3, r3, #2
 800a4fe:	3002      	addeq	r0, #2
 800a500:	07d9      	lsls	r1, r3, #31
 800a502:	d403      	bmi.n	800a50c <__lo0bits+0x4e>
 800a504:	085b      	lsrs	r3, r3, #1
 800a506:	f100 0001 	add.w	r0, r0, #1
 800a50a:	d003      	beq.n	800a514 <__lo0bits+0x56>
 800a50c:	6013      	str	r3, [r2, #0]
 800a50e:	4770      	bx	lr
 800a510:	2000      	movs	r0, #0
 800a512:	4770      	bx	lr
 800a514:	2020      	movs	r0, #32
 800a516:	4770      	bx	lr

0800a518 <__i2b>:
 800a518:	b510      	push	{r4, lr}
 800a51a:	460c      	mov	r4, r1
 800a51c:	2101      	movs	r1, #1
 800a51e:	f7ff febd 	bl	800a29c <_Balloc>
 800a522:	4602      	mov	r2, r0
 800a524:	b928      	cbnz	r0, 800a532 <__i2b+0x1a>
 800a526:	4b05      	ldr	r3, [pc, #20]	@ (800a53c <__i2b+0x24>)
 800a528:	4805      	ldr	r0, [pc, #20]	@ (800a540 <__i2b+0x28>)
 800a52a:	f240 1145 	movw	r1, #325	@ 0x145
 800a52e:	f001 fbfb 	bl	800bd28 <__assert_func>
 800a532:	2301      	movs	r3, #1
 800a534:	6144      	str	r4, [r0, #20]
 800a536:	6103      	str	r3, [r0, #16]
 800a538:	bd10      	pop	{r4, pc}
 800a53a:	bf00      	nop
 800a53c:	0800ca16 	.word	0x0800ca16
 800a540:	0800ca27 	.word	0x0800ca27

0800a544 <__multiply>:
 800a544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a548:	4617      	mov	r7, r2
 800a54a:	690a      	ldr	r2, [r1, #16]
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	429a      	cmp	r2, r3
 800a550:	bfa8      	it	ge
 800a552:	463b      	movge	r3, r7
 800a554:	4689      	mov	r9, r1
 800a556:	bfa4      	itt	ge
 800a558:	460f      	movge	r7, r1
 800a55a:	4699      	movge	r9, r3
 800a55c:	693d      	ldr	r5, [r7, #16]
 800a55e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	6879      	ldr	r1, [r7, #4]
 800a566:	eb05 060a 	add.w	r6, r5, sl
 800a56a:	42b3      	cmp	r3, r6
 800a56c:	b085      	sub	sp, #20
 800a56e:	bfb8      	it	lt
 800a570:	3101      	addlt	r1, #1
 800a572:	f7ff fe93 	bl	800a29c <_Balloc>
 800a576:	b930      	cbnz	r0, 800a586 <__multiply+0x42>
 800a578:	4602      	mov	r2, r0
 800a57a:	4b41      	ldr	r3, [pc, #260]	@ (800a680 <__multiply+0x13c>)
 800a57c:	4841      	ldr	r0, [pc, #260]	@ (800a684 <__multiply+0x140>)
 800a57e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a582:	f001 fbd1 	bl	800bd28 <__assert_func>
 800a586:	f100 0414 	add.w	r4, r0, #20
 800a58a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a58e:	4623      	mov	r3, r4
 800a590:	2200      	movs	r2, #0
 800a592:	4573      	cmp	r3, lr
 800a594:	d320      	bcc.n	800a5d8 <__multiply+0x94>
 800a596:	f107 0814 	add.w	r8, r7, #20
 800a59a:	f109 0114 	add.w	r1, r9, #20
 800a59e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a5a2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a5a6:	9302      	str	r3, [sp, #8]
 800a5a8:	1beb      	subs	r3, r5, r7
 800a5aa:	3b15      	subs	r3, #21
 800a5ac:	f023 0303 	bic.w	r3, r3, #3
 800a5b0:	3304      	adds	r3, #4
 800a5b2:	3715      	adds	r7, #21
 800a5b4:	42bd      	cmp	r5, r7
 800a5b6:	bf38      	it	cc
 800a5b8:	2304      	movcc	r3, #4
 800a5ba:	9301      	str	r3, [sp, #4]
 800a5bc:	9b02      	ldr	r3, [sp, #8]
 800a5be:	9103      	str	r1, [sp, #12]
 800a5c0:	428b      	cmp	r3, r1
 800a5c2:	d80c      	bhi.n	800a5de <__multiply+0x9a>
 800a5c4:	2e00      	cmp	r6, #0
 800a5c6:	dd03      	ble.n	800a5d0 <__multiply+0x8c>
 800a5c8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d055      	beq.n	800a67c <__multiply+0x138>
 800a5d0:	6106      	str	r6, [r0, #16]
 800a5d2:	b005      	add	sp, #20
 800a5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5d8:	f843 2b04 	str.w	r2, [r3], #4
 800a5dc:	e7d9      	b.n	800a592 <__multiply+0x4e>
 800a5de:	f8b1 a000 	ldrh.w	sl, [r1]
 800a5e2:	f1ba 0f00 	cmp.w	sl, #0
 800a5e6:	d01f      	beq.n	800a628 <__multiply+0xe4>
 800a5e8:	46c4      	mov	ip, r8
 800a5ea:	46a1      	mov	r9, r4
 800a5ec:	2700      	movs	r7, #0
 800a5ee:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a5f2:	f8d9 3000 	ldr.w	r3, [r9]
 800a5f6:	fa1f fb82 	uxth.w	fp, r2
 800a5fa:	b29b      	uxth	r3, r3
 800a5fc:	fb0a 330b 	mla	r3, sl, fp, r3
 800a600:	443b      	add	r3, r7
 800a602:	f8d9 7000 	ldr.w	r7, [r9]
 800a606:	0c12      	lsrs	r2, r2, #16
 800a608:	0c3f      	lsrs	r7, r7, #16
 800a60a:	fb0a 7202 	mla	r2, sl, r2, r7
 800a60e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a612:	b29b      	uxth	r3, r3
 800a614:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a618:	4565      	cmp	r5, ip
 800a61a:	f849 3b04 	str.w	r3, [r9], #4
 800a61e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a622:	d8e4      	bhi.n	800a5ee <__multiply+0xaa>
 800a624:	9b01      	ldr	r3, [sp, #4]
 800a626:	50e7      	str	r7, [r4, r3]
 800a628:	9b03      	ldr	r3, [sp, #12]
 800a62a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a62e:	3104      	adds	r1, #4
 800a630:	f1b9 0f00 	cmp.w	r9, #0
 800a634:	d020      	beq.n	800a678 <__multiply+0x134>
 800a636:	6823      	ldr	r3, [r4, #0]
 800a638:	4647      	mov	r7, r8
 800a63a:	46a4      	mov	ip, r4
 800a63c:	f04f 0a00 	mov.w	sl, #0
 800a640:	f8b7 b000 	ldrh.w	fp, [r7]
 800a644:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a648:	fb09 220b 	mla	r2, r9, fp, r2
 800a64c:	4452      	add	r2, sl
 800a64e:	b29b      	uxth	r3, r3
 800a650:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a654:	f84c 3b04 	str.w	r3, [ip], #4
 800a658:	f857 3b04 	ldr.w	r3, [r7], #4
 800a65c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a660:	f8bc 3000 	ldrh.w	r3, [ip]
 800a664:	fb09 330a 	mla	r3, r9, sl, r3
 800a668:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a66c:	42bd      	cmp	r5, r7
 800a66e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a672:	d8e5      	bhi.n	800a640 <__multiply+0xfc>
 800a674:	9a01      	ldr	r2, [sp, #4]
 800a676:	50a3      	str	r3, [r4, r2]
 800a678:	3404      	adds	r4, #4
 800a67a:	e79f      	b.n	800a5bc <__multiply+0x78>
 800a67c:	3e01      	subs	r6, #1
 800a67e:	e7a1      	b.n	800a5c4 <__multiply+0x80>
 800a680:	0800ca16 	.word	0x0800ca16
 800a684:	0800ca27 	.word	0x0800ca27

0800a688 <__pow5mult>:
 800a688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a68c:	4615      	mov	r5, r2
 800a68e:	f012 0203 	ands.w	r2, r2, #3
 800a692:	4607      	mov	r7, r0
 800a694:	460e      	mov	r6, r1
 800a696:	d007      	beq.n	800a6a8 <__pow5mult+0x20>
 800a698:	4c25      	ldr	r4, [pc, #148]	@ (800a730 <__pow5mult+0xa8>)
 800a69a:	3a01      	subs	r2, #1
 800a69c:	2300      	movs	r3, #0
 800a69e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a6a2:	f7ff fe5d 	bl	800a360 <__multadd>
 800a6a6:	4606      	mov	r6, r0
 800a6a8:	10ad      	asrs	r5, r5, #2
 800a6aa:	d03d      	beq.n	800a728 <__pow5mult+0xa0>
 800a6ac:	69fc      	ldr	r4, [r7, #28]
 800a6ae:	b97c      	cbnz	r4, 800a6d0 <__pow5mult+0x48>
 800a6b0:	2010      	movs	r0, #16
 800a6b2:	f7fd fcd1 	bl	8008058 <malloc>
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	61f8      	str	r0, [r7, #28]
 800a6ba:	b928      	cbnz	r0, 800a6c8 <__pow5mult+0x40>
 800a6bc:	4b1d      	ldr	r3, [pc, #116]	@ (800a734 <__pow5mult+0xac>)
 800a6be:	481e      	ldr	r0, [pc, #120]	@ (800a738 <__pow5mult+0xb0>)
 800a6c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a6c4:	f001 fb30 	bl	800bd28 <__assert_func>
 800a6c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6cc:	6004      	str	r4, [r0, #0]
 800a6ce:	60c4      	str	r4, [r0, #12]
 800a6d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a6d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6d8:	b94c      	cbnz	r4, 800a6ee <__pow5mult+0x66>
 800a6da:	f240 2171 	movw	r1, #625	@ 0x271
 800a6de:	4638      	mov	r0, r7
 800a6e0:	f7ff ff1a 	bl	800a518 <__i2b>
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a6ea:	4604      	mov	r4, r0
 800a6ec:	6003      	str	r3, [r0, #0]
 800a6ee:	f04f 0900 	mov.w	r9, #0
 800a6f2:	07eb      	lsls	r3, r5, #31
 800a6f4:	d50a      	bpl.n	800a70c <__pow5mult+0x84>
 800a6f6:	4631      	mov	r1, r6
 800a6f8:	4622      	mov	r2, r4
 800a6fa:	4638      	mov	r0, r7
 800a6fc:	f7ff ff22 	bl	800a544 <__multiply>
 800a700:	4631      	mov	r1, r6
 800a702:	4680      	mov	r8, r0
 800a704:	4638      	mov	r0, r7
 800a706:	f7ff fe09 	bl	800a31c <_Bfree>
 800a70a:	4646      	mov	r6, r8
 800a70c:	106d      	asrs	r5, r5, #1
 800a70e:	d00b      	beq.n	800a728 <__pow5mult+0xa0>
 800a710:	6820      	ldr	r0, [r4, #0]
 800a712:	b938      	cbnz	r0, 800a724 <__pow5mult+0x9c>
 800a714:	4622      	mov	r2, r4
 800a716:	4621      	mov	r1, r4
 800a718:	4638      	mov	r0, r7
 800a71a:	f7ff ff13 	bl	800a544 <__multiply>
 800a71e:	6020      	str	r0, [r4, #0]
 800a720:	f8c0 9000 	str.w	r9, [r0]
 800a724:	4604      	mov	r4, r0
 800a726:	e7e4      	b.n	800a6f2 <__pow5mult+0x6a>
 800a728:	4630      	mov	r0, r6
 800a72a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a72e:	bf00      	nop
 800a730:	0800cb38 	.word	0x0800cb38
 800a734:	0800c9a7 	.word	0x0800c9a7
 800a738:	0800ca27 	.word	0x0800ca27

0800a73c <__lshift>:
 800a73c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a740:	460c      	mov	r4, r1
 800a742:	6849      	ldr	r1, [r1, #4]
 800a744:	6923      	ldr	r3, [r4, #16]
 800a746:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a74a:	68a3      	ldr	r3, [r4, #8]
 800a74c:	4607      	mov	r7, r0
 800a74e:	4691      	mov	r9, r2
 800a750:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a754:	f108 0601 	add.w	r6, r8, #1
 800a758:	42b3      	cmp	r3, r6
 800a75a:	db0b      	blt.n	800a774 <__lshift+0x38>
 800a75c:	4638      	mov	r0, r7
 800a75e:	f7ff fd9d 	bl	800a29c <_Balloc>
 800a762:	4605      	mov	r5, r0
 800a764:	b948      	cbnz	r0, 800a77a <__lshift+0x3e>
 800a766:	4602      	mov	r2, r0
 800a768:	4b28      	ldr	r3, [pc, #160]	@ (800a80c <__lshift+0xd0>)
 800a76a:	4829      	ldr	r0, [pc, #164]	@ (800a810 <__lshift+0xd4>)
 800a76c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a770:	f001 fada 	bl	800bd28 <__assert_func>
 800a774:	3101      	adds	r1, #1
 800a776:	005b      	lsls	r3, r3, #1
 800a778:	e7ee      	b.n	800a758 <__lshift+0x1c>
 800a77a:	2300      	movs	r3, #0
 800a77c:	f100 0114 	add.w	r1, r0, #20
 800a780:	f100 0210 	add.w	r2, r0, #16
 800a784:	4618      	mov	r0, r3
 800a786:	4553      	cmp	r3, sl
 800a788:	db33      	blt.n	800a7f2 <__lshift+0xb6>
 800a78a:	6920      	ldr	r0, [r4, #16]
 800a78c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a790:	f104 0314 	add.w	r3, r4, #20
 800a794:	f019 091f 	ands.w	r9, r9, #31
 800a798:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a79c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a7a0:	d02b      	beq.n	800a7fa <__lshift+0xbe>
 800a7a2:	f1c9 0e20 	rsb	lr, r9, #32
 800a7a6:	468a      	mov	sl, r1
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	6818      	ldr	r0, [r3, #0]
 800a7ac:	fa00 f009 	lsl.w	r0, r0, r9
 800a7b0:	4310      	orrs	r0, r2
 800a7b2:	f84a 0b04 	str.w	r0, [sl], #4
 800a7b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7ba:	459c      	cmp	ip, r3
 800a7bc:	fa22 f20e 	lsr.w	r2, r2, lr
 800a7c0:	d8f3      	bhi.n	800a7aa <__lshift+0x6e>
 800a7c2:	ebac 0304 	sub.w	r3, ip, r4
 800a7c6:	3b15      	subs	r3, #21
 800a7c8:	f023 0303 	bic.w	r3, r3, #3
 800a7cc:	3304      	adds	r3, #4
 800a7ce:	f104 0015 	add.w	r0, r4, #21
 800a7d2:	4560      	cmp	r0, ip
 800a7d4:	bf88      	it	hi
 800a7d6:	2304      	movhi	r3, #4
 800a7d8:	50ca      	str	r2, [r1, r3]
 800a7da:	b10a      	cbz	r2, 800a7e0 <__lshift+0xa4>
 800a7dc:	f108 0602 	add.w	r6, r8, #2
 800a7e0:	3e01      	subs	r6, #1
 800a7e2:	4638      	mov	r0, r7
 800a7e4:	612e      	str	r6, [r5, #16]
 800a7e6:	4621      	mov	r1, r4
 800a7e8:	f7ff fd98 	bl	800a31c <_Bfree>
 800a7ec:	4628      	mov	r0, r5
 800a7ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7f2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	e7c5      	b.n	800a786 <__lshift+0x4a>
 800a7fa:	3904      	subs	r1, #4
 800a7fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a800:	f841 2f04 	str.w	r2, [r1, #4]!
 800a804:	459c      	cmp	ip, r3
 800a806:	d8f9      	bhi.n	800a7fc <__lshift+0xc0>
 800a808:	e7ea      	b.n	800a7e0 <__lshift+0xa4>
 800a80a:	bf00      	nop
 800a80c:	0800ca16 	.word	0x0800ca16
 800a810:	0800ca27 	.word	0x0800ca27

0800a814 <__mcmp>:
 800a814:	690a      	ldr	r2, [r1, #16]
 800a816:	4603      	mov	r3, r0
 800a818:	6900      	ldr	r0, [r0, #16]
 800a81a:	1a80      	subs	r0, r0, r2
 800a81c:	b530      	push	{r4, r5, lr}
 800a81e:	d10e      	bne.n	800a83e <__mcmp+0x2a>
 800a820:	3314      	adds	r3, #20
 800a822:	3114      	adds	r1, #20
 800a824:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a828:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a82c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a830:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a834:	4295      	cmp	r5, r2
 800a836:	d003      	beq.n	800a840 <__mcmp+0x2c>
 800a838:	d205      	bcs.n	800a846 <__mcmp+0x32>
 800a83a:	f04f 30ff 	mov.w	r0, #4294967295
 800a83e:	bd30      	pop	{r4, r5, pc}
 800a840:	42a3      	cmp	r3, r4
 800a842:	d3f3      	bcc.n	800a82c <__mcmp+0x18>
 800a844:	e7fb      	b.n	800a83e <__mcmp+0x2a>
 800a846:	2001      	movs	r0, #1
 800a848:	e7f9      	b.n	800a83e <__mcmp+0x2a>
	...

0800a84c <__mdiff>:
 800a84c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a850:	4689      	mov	r9, r1
 800a852:	4606      	mov	r6, r0
 800a854:	4611      	mov	r1, r2
 800a856:	4648      	mov	r0, r9
 800a858:	4614      	mov	r4, r2
 800a85a:	f7ff ffdb 	bl	800a814 <__mcmp>
 800a85e:	1e05      	subs	r5, r0, #0
 800a860:	d112      	bne.n	800a888 <__mdiff+0x3c>
 800a862:	4629      	mov	r1, r5
 800a864:	4630      	mov	r0, r6
 800a866:	f7ff fd19 	bl	800a29c <_Balloc>
 800a86a:	4602      	mov	r2, r0
 800a86c:	b928      	cbnz	r0, 800a87a <__mdiff+0x2e>
 800a86e:	4b3f      	ldr	r3, [pc, #252]	@ (800a96c <__mdiff+0x120>)
 800a870:	f240 2137 	movw	r1, #567	@ 0x237
 800a874:	483e      	ldr	r0, [pc, #248]	@ (800a970 <__mdiff+0x124>)
 800a876:	f001 fa57 	bl	800bd28 <__assert_func>
 800a87a:	2301      	movs	r3, #1
 800a87c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a880:	4610      	mov	r0, r2
 800a882:	b003      	add	sp, #12
 800a884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a888:	bfbc      	itt	lt
 800a88a:	464b      	movlt	r3, r9
 800a88c:	46a1      	movlt	r9, r4
 800a88e:	4630      	mov	r0, r6
 800a890:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a894:	bfba      	itte	lt
 800a896:	461c      	movlt	r4, r3
 800a898:	2501      	movlt	r5, #1
 800a89a:	2500      	movge	r5, #0
 800a89c:	f7ff fcfe 	bl	800a29c <_Balloc>
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	b918      	cbnz	r0, 800a8ac <__mdiff+0x60>
 800a8a4:	4b31      	ldr	r3, [pc, #196]	@ (800a96c <__mdiff+0x120>)
 800a8a6:	f240 2145 	movw	r1, #581	@ 0x245
 800a8aa:	e7e3      	b.n	800a874 <__mdiff+0x28>
 800a8ac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a8b0:	6926      	ldr	r6, [r4, #16]
 800a8b2:	60c5      	str	r5, [r0, #12]
 800a8b4:	f109 0310 	add.w	r3, r9, #16
 800a8b8:	f109 0514 	add.w	r5, r9, #20
 800a8bc:	f104 0e14 	add.w	lr, r4, #20
 800a8c0:	f100 0b14 	add.w	fp, r0, #20
 800a8c4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a8c8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a8cc:	9301      	str	r3, [sp, #4]
 800a8ce:	46d9      	mov	r9, fp
 800a8d0:	f04f 0c00 	mov.w	ip, #0
 800a8d4:	9b01      	ldr	r3, [sp, #4]
 800a8d6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a8da:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a8de:	9301      	str	r3, [sp, #4]
 800a8e0:	fa1f f38a 	uxth.w	r3, sl
 800a8e4:	4619      	mov	r1, r3
 800a8e6:	b283      	uxth	r3, r0
 800a8e8:	1acb      	subs	r3, r1, r3
 800a8ea:	0c00      	lsrs	r0, r0, #16
 800a8ec:	4463      	add	r3, ip
 800a8ee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a8f2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a8fc:	4576      	cmp	r6, lr
 800a8fe:	f849 3b04 	str.w	r3, [r9], #4
 800a902:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a906:	d8e5      	bhi.n	800a8d4 <__mdiff+0x88>
 800a908:	1b33      	subs	r3, r6, r4
 800a90a:	3b15      	subs	r3, #21
 800a90c:	f023 0303 	bic.w	r3, r3, #3
 800a910:	3415      	adds	r4, #21
 800a912:	3304      	adds	r3, #4
 800a914:	42a6      	cmp	r6, r4
 800a916:	bf38      	it	cc
 800a918:	2304      	movcc	r3, #4
 800a91a:	441d      	add	r5, r3
 800a91c:	445b      	add	r3, fp
 800a91e:	461e      	mov	r6, r3
 800a920:	462c      	mov	r4, r5
 800a922:	4544      	cmp	r4, r8
 800a924:	d30e      	bcc.n	800a944 <__mdiff+0xf8>
 800a926:	f108 0103 	add.w	r1, r8, #3
 800a92a:	1b49      	subs	r1, r1, r5
 800a92c:	f021 0103 	bic.w	r1, r1, #3
 800a930:	3d03      	subs	r5, #3
 800a932:	45a8      	cmp	r8, r5
 800a934:	bf38      	it	cc
 800a936:	2100      	movcc	r1, #0
 800a938:	440b      	add	r3, r1
 800a93a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a93e:	b191      	cbz	r1, 800a966 <__mdiff+0x11a>
 800a940:	6117      	str	r7, [r2, #16]
 800a942:	e79d      	b.n	800a880 <__mdiff+0x34>
 800a944:	f854 1b04 	ldr.w	r1, [r4], #4
 800a948:	46e6      	mov	lr, ip
 800a94a:	0c08      	lsrs	r0, r1, #16
 800a94c:	fa1c fc81 	uxtah	ip, ip, r1
 800a950:	4471      	add	r1, lr
 800a952:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a956:	b289      	uxth	r1, r1
 800a958:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a95c:	f846 1b04 	str.w	r1, [r6], #4
 800a960:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a964:	e7dd      	b.n	800a922 <__mdiff+0xd6>
 800a966:	3f01      	subs	r7, #1
 800a968:	e7e7      	b.n	800a93a <__mdiff+0xee>
 800a96a:	bf00      	nop
 800a96c:	0800ca16 	.word	0x0800ca16
 800a970:	0800ca27 	.word	0x0800ca27

0800a974 <__ulp>:
 800a974:	b082      	sub	sp, #8
 800a976:	ed8d 0b00 	vstr	d0, [sp]
 800a97a:	9a01      	ldr	r2, [sp, #4]
 800a97c:	4b0f      	ldr	r3, [pc, #60]	@ (800a9bc <__ulp+0x48>)
 800a97e:	4013      	ands	r3, r2
 800a980:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a984:	2b00      	cmp	r3, #0
 800a986:	dc08      	bgt.n	800a99a <__ulp+0x26>
 800a988:	425b      	negs	r3, r3
 800a98a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a98e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a992:	da04      	bge.n	800a99e <__ulp+0x2a>
 800a994:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a998:	4113      	asrs	r3, r2
 800a99a:	2200      	movs	r2, #0
 800a99c:	e008      	b.n	800a9b0 <__ulp+0x3c>
 800a99e:	f1a2 0314 	sub.w	r3, r2, #20
 800a9a2:	2b1e      	cmp	r3, #30
 800a9a4:	bfda      	itte	le
 800a9a6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a9aa:	40da      	lsrle	r2, r3
 800a9ac:	2201      	movgt	r2, #1
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	4610      	mov	r0, r2
 800a9b4:	ec41 0b10 	vmov	d0, r0, r1
 800a9b8:	b002      	add	sp, #8
 800a9ba:	4770      	bx	lr
 800a9bc:	7ff00000 	.word	0x7ff00000

0800a9c0 <__b2d>:
 800a9c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9c4:	6906      	ldr	r6, [r0, #16]
 800a9c6:	f100 0814 	add.w	r8, r0, #20
 800a9ca:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a9ce:	1f37      	subs	r7, r6, #4
 800a9d0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a9d4:	4610      	mov	r0, r2
 800a9d6:	f7ff fd53 	bl	800a480 <__hi0bits>
 800a9da:	f1c0 0320 	rsb	r3, r0, #32
 800a9de:	280a      	cmp	r0, #10
 800a9e0:	600b      	str	r3, [r1, #0]
 800a9e2:	491b      	ldr	r1, [pc, #108]	@ (800aa50 <__b2d+0x90>)
 800a9e4:	dc15      	bgt.n	800aa12 <__b2d+0x52>
 800a9e6:	f1c0 0c0b 	rsb	ip, r0, #11
 800a9ea:	fa22 f30c 	lsr.w	r3, r2, ip
 800a9ee:	45b8      	cmp	r8, r7
 800a9f0:	ea43 0501 	orr.w	r5, r3, r1
 800a9f4:	bf34      	ite	cc
 800a9f6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a9fa:	2300      	movcs	r3, #0
 800a9fc:	3015      	adds	r0, #21
 800a9fe:	fa02 f000 	lsl.w	r0, r2, r0
 800aa02:	fa23 f30c 	lsr.w	r3, r3, ip
 800aa06:	4303      	orrs	r3, r0
 800aa08:	461c      	mov	r4, r3
 800aa0a:	ec45 4b10 	vmov	d0, r4, r5
 800aa0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa12:	45b8      	cmp	r8, r7
 800aa14:	bf3a      	itte	cc
 800aa16:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aa1a:	f1a6 0708 	subcc.w	r7, r6, #8
 800aa1e:	2300      	movcs	r3, #0
 800aa20:	380b      	subs	r0, #11
 800aa22:	d012      	beq.n	800aa4a <__b2d+0x8a>
 800aa24:	f1c0 0120 	rsb	r1, r0, #32
 800aa28:	fa23 f401 	lsr.w	r4, r3, r1
 800aa2c:	4082      	lsls	r2, r0
 800aa2e:	4322      	orrs	r2, r4
 800aa30:	4547      	cmp	r7, r8
 800aa32:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800aa36:	bf8c      	ite	hi
 800aa38:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800aa3c:	2200      	movls	r2, #0
 800aa3e:	4083      	lsls	r3, r0
 800aa40:	40ca      	lsrs	r2, r1
 800aa42:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800aa46:	4313      	orrs	r3, r2
 800aa48:	e7de      	b.n	800aa08 <__b2d+0x48>
 800aa4a:	ea42 0501 	orr.w	r5, r2, r1
 800aa4e:	e7db      	b.n	800aa08 <__b2d+0x48>
 800aa50:	3ff00000 	.word	0x3ff00000

0800aa54 <__d2b>:
 800aa54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aa58:	460f      	mov	r7, r1
 800aa5a:	2101      	movs	r1, #1
 800aa5c:	ec59 8b10 	vmov	r8, r9, d0
 800aa60:	4616      	mov	r6, r2
 800aa62:	f7ff fc1b 	bl	800a29c <_Balloc>
 800aa66:	4604      	mov	r4, r0
 800aa68:	b930      	cbnz	r0, 800aa78 <__d2b+0x24>
 800aa6a:	4602      	mov	r2, r0
 800aa6c:	4b23      	ldr	r3, [pc, #140]	@ (800aafc <__d2b+0xa8>)
 800aa6e:	4824      	ldr	r0, [pc, #144]	@ (800ab00 <__d2b+0xac>)
 800aa70:	f240 310f 	movw	r1, #783	@ 0x30f
 800aa74:	f001 f958 	bl	800bd28 <__assert_func>
 800aa78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aa7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aa80:	b10d      	cbz	r5, 800aa86 <__d2b+0x32>
 800aa82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aa86:	9301      	str	r3, [sp, #4]
 800aa88:	f1b8 0300 	subs.w	r3, r8, #0
 800aa8c:	d023      	beq.n	800aad6 <__d2b+0x82>
 800aa8e:	4668      	mov	r0, sp
 800aa90:	9300      	str	r3, [sp, #0]
 800aa92:	f7ff fd14 	bl	800a4be <__lo0bits>
 800aa96:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aa9a:	b1d0      	cbz	r0, 800aad2 <__d2b+0x7e>
 800aa9c:	f1c0 0320 	rsb	r3, r0, #32
 800aaa0:	fa02 f303 	lsl.w	r3, r2, r3
 800aaa4:	430b      	orrs	r3, r1
 800aaa6:	40c2      	lsrs	r2, r0
 800aaa8:	6163      	str	r3, [r4, #20]
 800aaaa:	9201      	str	r2, [sp, #4]
 800aaac:	9b01      	ldr	r3, [sp, #4]
 800aaae:	61a3      	str	r3, [r4, #24]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	bf0c      	ite	eq
 800aab4:	2201      	moveq	r2, #1
 800aab6:	2202      	movne	r2, #2
 800aab8:	6122      	str	r2, [r4, #16]
 800aaba:	b1a5      	cbz	r5, 800aae6 <__d2b+0x92>
 800aabc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800aac0:	4405      	add	r5, r0
 800aac2:	603d      	str	r5, [r7, #0]
 800aac4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800aac8:	6030      	str	r0, [r6, #0]
 800aaca:	4620      	mov	r0, r4
 800aacc:	b003      	add	sp, #12
 800aace:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aad2:	6161      	str	r1, [r4, #20]
 800aad4:	e7ea      	b.n	800aaac <__d2b+0x58>
 800aad6:	a801      	add	r0, sp, #4
 800aad8:	f7ff fcf1 	bl	800a4be <__lo0bits>
 800aadc:	9b01      	ldr	r3, [sp, #4]
 800aade:	6163      	str	r3, [r4, #20]
 800aae0:	3020      	adds	r0, #32
 800aae2:	2201      	movs	r2, #1
 800aae4:	e7e8      	b.n	800aab8 <__d2b+0x64>
 800aae6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aaea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800aaee:	6038      	str	r0, [r7, #0]
 800aaf0:	6918      	ldr	r0, [r3, #16]
 800aaf2:	f7ff fcc5 	bl	800a480 <__hi0bits>
 800aaf6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aafa:	e7e5      	b.n	800aac8 <__d2b+0x74>
 800aafc:	0800ca16 	.word	0x0800ca16
 800ab00:	0800ca27 	.word	0x0800ca27

0800ab04 <__ratio>:
 800ab04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab08:	b085      	sub	sp, #20
 800ab0a:	e9cd 1000 	strd	r1, r0, [sp]
 800ab0e:	a902      	add	r1, sp, #8
 800ab10:	f7ff ff56 	bl	800a9c0 <__b2d>
 800ab14:	9800      	ldr	r0, [sp, #0]
 800ab16:	a903      	add	r1, sp, #12
 800ab18:	ec55 4b10 	vmov	r4, r5, d0
 800ab1c:	f7ff ff50 	bl	800a9c0 <__b2d>
 800ab20:	9b01      	ldr	r3, [sp, #4]
 800ab22:	6919      	ldr	r1, [r3, #16]
 800ab24:	9b00      	ldr	r3, [sp, #0]
 800ab26:	691b      	ldr	r3, [r3, #16]
 800ab28:	1ac9      	subs	r1, r1, r3
 800ab2a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ab2e:	1a9b      	subs	r3, r3, r2
 800ab30:	ec5b ab10 	vmov	sl, fp, d0
 800ab34:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	bfce      	itee	gt
 800ab3c:	462a      	movgt	r2, r5
 800ab3e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ab42:	465a      	movle	r2, fp
 800ab44:	462f      	mov	r7, r5
 800ab46:	46d9      	mov	r9, fp
 800ab48:	bfcc      	ite	gt
 800ab4a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ab4e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ab52:	464b      	mov	r3, r9
 800ab54:	4652      	mov	r2, sl
 800ab56:	4620      	mov	r0, r4
 800ab58:	4639      	mov	r1, r7
 800ab5a:	f7f5 fe77 	bl	800084c <__aeabi_ddiv>
 800ab5e:	ec41 0b10 	vmov	d0, r0, r1
 800ab62:	b005      	add	sp, #20
 800ab64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ab68 <__copybits>:
 800ab68:	3901      	subs	r1, #1
 800ab6a:	b570      	push	{r4, r5, r6, lr}
 800ab6c:	1149      	asrs	r1, r1, #5
 800ab6e:	6914      	ldr	r4, [r2, #16]
 800ab70:	3101      	adds	r1, #1
 800ab72:	f102 0314 	add.w	r3, r2, #20
 800ab76:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ab7a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ab7e:	1f05      	subs	r5, r0, #4
 800ab80:	42a3      	cmp	r3, r4
 800ab82:	d30c      	bcc.n	800ab9e <__copybits+0x36>
 800ab84:	1aa3      	subs	r3, r4, r2
 800ab86:	3b11      	subs	r3, #17
 800ab88:	f023 0303 	bic.w	r3, r3, #3
 800ab8c:	3211      	adds	r2, #17
 800ab8e:	42a2      	cmp	r2, r4
 800ab90:	bf88      	it	hi
 800ab92:	2300      	movhi	r3, #0
 800ab94:	4418      	add	r0, r3
 800ab96:	2300      	movs	r3, #0
 800ab98:	4288      	cmp	r0, r1
 800ab9a:	d305      	bcc.n	800aba8 <__copybits+0x40>
 800ab9c:	bd70      	pop	{r4, r5, r6, pc}
 800ab9e:	f853 6b04 	ldr.w	r6, [r3], #4
 800aba2:	f845 6f04 	str.w	r6, [r5, #4]!
 800aba6:	e7eb      	b.n	800ab80 <__copybits+0x18>
 800aba8:	f840 3b04 	str.w	r3, [r0], #4
 800abac:	e7f4      	b.n	800ab98 <__copybits+0x30>

0800abae <__any_on>:
 800abae:	f100 0214 	add.w	r2, r0, #20
 800abb2:	6900      	ldr	r0, [r0, #16]
 800abb4:	114b      	asrs	r3, r1, #5
 800abb6:	4298      	cmp	r0, r3
 800abb8:	b510      	push	{r4, lr}
 800abba:	db11      	blt.n	800abe0 <__any_on+0x32>
 800abbc:	dd0a      	ble.n	800abd4 <__any_on+0x26>
 800abbe:	f011 011f 	ands.w	r1, r1, #31
 800abc2:	d007      	beq.n	800abd4 <__any_on+0x26>
 800abc4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800abc8:	fa24 f001 	lsr.w	r0, r4, r1
 800abcc:	fa00 f101 	lsl.w	r1, r0, r1
 800abd0:	428c      	cmp	r4, r1
 800abd2:	d10b      	bne.n	800abec <__any_on+0x3e>
 800abd4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800abd8:	4293      	cmp	r3, r2
 800abda:	d803      	bhi.n	800abe4 <__any_on+0x36>
 800abdc:	2000      	movs	r0, #0
 800abde:	bd10      	pop	{r4, pc}
 800abe0:	4603      	mov	r3, r0
 800abe2:	e7f7      	b.n	800abd4 <__any_on+0x26>
 800abe4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800abe8:	2900      	cmp	r1, #0
 800abea:	d0f5      	beq.n	800abd8 <__any_on+0x2a>
 800abec:	2001      	movs	r0, #1
 800abee:	e7f6      	b.n	800abde <__any_on+0x30>

0800abf0 <sulp>:
 800abf0:	b570      	push	{r4, r5, r6, lr}
 800abf2:	4604      	mov	r4, r0
 800abf4:	460d      	mov	r5, r1
 800abf6:	ec45 4b10 	vmov	d0, r4, r5
 800abfa:	4616      	mov	r6, r2
 800abfc:	f7ff feba 	bl	800a974 <__ulp>
 800ac00:	ec51 0b10 	vmov	r0, r1, d0
 800ac04:	b17e      	cbz	r6, 800ac26 <sulp+0x36>
 800ac06:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ac0a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	dd09      	ble.n	800ac26 <sulp+0x36>
 800ac12:	051b      	lsls	r3, r3, #20
 800ac14:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ac18:	2400      	movs	r4, #0
 800ac1a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ac1e:	4622      	mov	r2, r4
 800ac20:	462b      	mov	r3, r5
 800ac22:	f7f5 fce9 	bl	80005f8 <__aeabi_dmul>
 800ac26:	ec41 0b10 	vmov	d0, r0, r1
 800ac2a:	bd70      	pop	{r4, r5, r6, pc}
 800ac2c:	0000      	movs	r0, r0
	...

0800ac30 <_strtod_l>:
 800ac30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac34:	b09f      	sub	sp, #124	@ 0x7c
 800ac36:	460c      	mov	r4, r1
 800ac38:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ac3e:	9005      	str	r0, [sp, #20]
 800ac40:	f04f 0a00 	mov.w	sl, #0
 800ac44:	f04f 0b00 	mov.w	fp, #0
 800ac48:	460a      	mov	r2, r1
 800ac4a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ac4c:	7811      	ldrb	r1, [r2, #0]
 800ac4e:	292b      	cmp	r1, #43	@ 0x2b
 800ac50:	d04a      	beq.n	800ace8 <_strtod_l+0xb8>
 800ac52:	d838      	bhi.n	800acc6 <_strtod_l+0x96>
 800ac54:	290d      	cmp	r1, #13
 800ac56:	d832      	bhi.n	800acbe <_strtod_l+0x8e>
 800ac58:	2908      	cmp	r1, #8
 800ac5a:	d832      	bhi.n	800acc2 <_strtod_l+0x92>
 800ac5c:	2900      	cmp	r1, #0
 800ac5e:	d03b      	beq.n	800acd8 <_strtod_l+0xa8>
 800ac60:	2200      	movs	r2, #0
 800ac62:	920e      	str	r2, [sp, #56]	@ 0x38
 800ac64:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ac66:	782a      	ldrb	r2, [r5, #0]
 800ac68:	2a30      	cmp	r2, #48	@ 0x30
 800ac6a:	f040 80b2 	bne.w	800add2 <_strtod_l+0x1a2>
 800ac6e:	786a      	ldrb	r2, [r5, #1]
 800ac70:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ac74:	2a58      	cmp	r2, #88	@ 0x58
 800ac76:	d16e      	bne.n	800ad56 <_strtod_l+0x126>
 800ac78:	9302      	str	r3, [sp, #8]
 800ac7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac7c:	9301      	str	r3, [sp, #4]
 800ac7e:	ab1a      	add	r3, sp, #104	@ 0x68
 800ac80:	9300      	str	r3, [sp, #0]
 800ac82:	4a8f      	ldr	r2, [pc, #572]	@ (800aec0 <_strtod_l+0x290>)
 800ac84:	9805      	ldr	r0, [sp, #20]
 800ac86:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ac88:	a919      	add	r1, sp, #100	@ 0x64
 800ac8a:	f001 f8e7 	bl	800be5c <__gethex>
 800ac8e:	f010 060f 	ands.w	r6, r0, #15
 800ac92:	4604      	mov	r4, r0
 800ac94:	d005      	beq.n	800aca2 <_strtod_l+0x72>
 800ac96:	2e06      	cmp	r6, #6
 800ac98:	d128      	bne.n	800acec <_strtod_l+0xbc>
 800ac9a:	3501      	adds	r5, #1
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	9519      	str	r5, [sp, #100]	@ 0x64
 800aca0:	930e      	str	r3, [sp, #56]	@ 0x38
 800aca2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	f040 858e 	bne.w	800b7c6 <_strtod_l+0xb96>
 800acaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800acac:	b1cb      	cbz	r3, 800ace2 <_strtod_l+0xb2>
 800acae:	4652      	mov	r2, sl
 800acb0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800acb4:	ec43 2b10 	vmov	d0, r2, r3
 800acb8:	b01f      	add	sp, #124	@ 0x7c
 800acba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acbe:	2920      	cmp	r1, #32
 800acc0:	d1ce      	bne.n	800ac60 <_strtod_l+0x30>
 800acc2:	3201      	adds	r2, #1
 800acc4:	e7c1      	b.n	800ac4a <_strtod_l+0x1a>
 800acc6:	292d      	cmp	r1, #45	@ 0x2d
 800acc8:	d1ca      	bne.n	800ac60 <_strtod_l+0x30>
 800acca:	2101      	movs	r1, #1
 800accc:	910e      	str	r1, [sp, #56]	@ 0x38
 800acce:	1c51      	adds	r1, r2, #1
 800acd0:	9119      	str	r1, [sp, #100]	@ 0x64
 800acd2:	7852      	ldrb	r2, [r2, #1]
 800acd4:	2a00      	cmp	r2, #0
 800acd6:	d1c5      	bne.n	800ac64 <_strtod_l+0x34>
 800acd8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800acda:	9419      	str	r4, [sp, #100]	@ 0x64
 800acdc:	2b00      	cmp	r3, #0
 800acde:	f040 8570 	bne.w	800b7c2 <_strtod_l+0xb92>
 800ace2:	4652      	mov	r2, sl
 800ace4:	465b      	mov	r3, fp
 800ace6:	e7e5      	b.n	800acb4 <_strtod_l+0x84>
 800ace8:	2100      	movs	r1, #0
 800acea:	e7ef      	b.n	800accc <_strtod_l+0x9c>
 800acec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800acee:	b13a      	cbz	r2, 800ad00 <_strtod_l+0xd0>
 800acf0:	2135      	movs	r1, #53	@ 0x35
 800acf2:	a81c      	add	r0, sp, #112	@ 0x70
 800acf4:	f7ff ff38 	bl	800ab68 <__copybits>
 800acf8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800acfa:	9805      	ldr	r0, [sp, #20]
 800acfc:	f7ff fb0e 	bl	800a31c <_Bfree>
 800ad00:	3e01      	subs	r6, #1
 800ad02:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ad04:	2e04      	cmp	r6, #4
 800ad06:	d806      	bhi.n	800ad16 <_strtod_l+0xe6>
 800ad08:	e8df f006 	tbb	[pc, r6]
 800ad0c:	201d0314 	.word	0x201d0314
 800ad10:	14          	.byte	0x14
 800ad11:	00          	.byte	0x00
 800ad12:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ad16:	05e1      	lsls	r1, r4, #23
 800ad18:	bf48      	it	mi
 800ad1a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ad1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad22:	0d1b      	lsrs	r3, r3, #20
 800ad24:	051b      	lsls	r3, r3, #20
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d1bb      	bne.n	800aca2 <_strtod_l+0x72>
 800ad2a:	f7fe fbd3 	bl	80094d4 <__errno>
 800ad2e:	2322      	movs	r3, #34	@ 0x22
 800ad30:	6003      	str	r3, [r0, #0]
 800ad32:	e7b6      	b.n	800aca2 <_strtod_l+0x72>
 800ad34:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ad38:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ad3c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ad40:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ad44:	e7e7      	b.n	800ad16 <_strtod_l+0xe6>
 800ad46:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800aec8 <_strtod_l+0x298>
 800ad4a:	e7e4      	b.n	800ad16 <_strtod_l+0xe6>
 800ad4c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ad50:	f04f 3aff 	mov.w	sl, #4294967295
 800ad54:	e7df      	b.n	800ad16 <_strtod_l+0xe6>
 800ad56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad58:	1c5a      	adds	r2, r3, #1
 800ad5a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad5c:	785b      	ldrb	r3, [r3, #1]
 800ad5e:	2b30      	cmp	r3, #48	@ 0x30
 800ad60:	d0f9      	beq.n	800ad56 <_strtod_l+0x126>
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d09d      	beq.n	800aca2 <_strtod_l+0x72>
 800ad66:	2301      	movs	r3, #1
 800ad68:	2700      	movs	r7, #0
 800ad6a:	9308      	str	r3, [sp, #32]
 800ad6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad6e:	930c      	str	r3, [sp, #48]	@ 0x30
 800ad70:	970b      	str	r7, [sp, #44]	@ 0x2c
 800ad72:	46b9      	mov	r9, r7
 800ad74:	220a      	movs	r2, #10
 800ad76:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ad78:	7805      	ldrb	r5, [r0, #0]
 800ad7a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ad7e:	b2d9      	uxtb	r1, r3
 800ad80:	2909      	cmp	r1, #9
 800ad82:	d928      	bls.n	800add6 <_strtod_l+0x1a6>
 800ad84:	494f      	ldr	r1, [pc, #316]	@ (800aec4 <_strtod_l+0x294>)
 800ad86:	2201      	movs	r2, #1
 800ad88:	f7fe fb38 	bl	80093fc <strncmp>
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	d032      	beq.n	800adf6 <_strtod_l+0x1c6>
 800ad90:	2000      	movs	r0, #0
 800ad92:	462a      	mov	r2, r5
 800ad94:	900a      	str	r0, [sp, #40]	@ 0x28
 800ad96:	464d      	mov	r5, r9
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2a65      	cmp	r2, #101	@ 0x65
 800ad9c:	d001      	beq.n	800ada2 <_strtod_l+0x172>
 800ad9e:	2a45      	cmp	r2, #69	@ 0x45
 800ada0:	d114      	bne.n	800adcc <_strtod_l+0x19c>
 800ada2:	b91d      	cbnz	r5, 800adac <_strtod_l+0x17c>
 800ada4:	9a08      	ldr	r2, [sp, #32]
 800ada6:	4302      	orrs	r2, r0
 800ada8:	d096      	beq.n	800acd8 <_strtod_l+0xa8>
 800adaa:	2500      	movs	r5, #0
 800adac:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800adae:	1c62      	adds	r2, r4, #1
 800adb0:	9219      	str	r2, [sp, #100]	@ 0x64
 800adb2:	7862      	ldrb	r2, [r4, #1]
 800adb4:	2a2b      	cmp	r2, #43	@ 0x2b
 800adb6:	d07a      	beq.n	800aeae <_strtod_l+0x27e>
 800adb8:	2a2d      	cmp	r2, #45	@ 0x2d
 800adba:	d07e      	beq.n	800aeba <_strtod_l+0x28a>
 800adbc:	f04f 0c00 	mov.w	ip, #0
 800adc0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800adc4:	2909      	cmp	r1, #9
 800adc6:	f240 8085 	bls.w	800aed4 <_strtod_l+0x2a4>
 800adca:	9419      	str	r4, [sp, #100]	@ 0x64
 800adcc:	f04f 0800 	mov.w	r8, #0
 800add0:	e0a5      	b.n	800af1e <_strtod_l+0x2ee>
 800add2:	2300      	movs	r3, #0
 800add4:	e7c8      	b.n	800ad68 <_strtod_l+0x138>
 800add6:	f1b9 0f08 	cmp.w	r9, #8
 800adda:	bfd8      	it	le
 800addc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800adde:	f100 0001 	add.w	r0, r0, #1
 800ade2:	bfda      	itte	le
 800ade4:	fb02 3301 	mlale	r3, r2, r1, r3
 800ade8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800adea:	fb02 3707 	mlagt	r7, r2, r7, r3
 800adee:	f109 0901 	add.w	r9, r9, #1
 800adf2:	9019      	str	r0, [sp, #100]	@ 0x64
 800adf4:	e7bf      	b.n	800ad76 <_strtod_l+0x146>
 800adf6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800adf8:	1c5a      	adds	r2, r3, #1
 800adfa:	9219      	str	r2, [sp, #100]	@ 0x64
 800adfc:	785a      	ldrb	r2, [r3, #1]
 800adfe:	f1b9 0f00 	cmp.w	r9, #0
 800ae02:	d03b      	beq.n	800ae7c <_strtod_l+0x24c>
 800ae04:	900a      	str	r0, [sp, #40]	@ 0x28
 800ae06:	464d      	mov	r5, r9
 800ae08:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ae0c:	2b09      	cmp	r3, #9
 800ae0e:	d912      	bls.n	800ae36 <_strtod_l+0x206>
 800ae10:	2301      	movs	r3, #1
 800ae12:	e7c2      	b.n	800ad9a <_strtod_l+0x16a>
 800ae14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae16:	1c5a      	adds	r2, r3, #1
 800ae18:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae1a:	785a      	ldrb	r2, [r3, #1]
 800ae1c:	3001      	adds	r0, #1
 800ae1e:	2a30      	cmp	r2, #48	@ 0x30
 800ae20:	d0f8      	beq.n	800ae14 <_strtod_l+0x1e4>
 800ae22:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ae26:	2b08      	cmp	r3, #8
 800ae28:	f200 84d2 	bhi.w	800b7d0 <_strtod_l+0xba0>
 800ae2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae2e:	900a      	str	r0, [sp, #40]	@ 0x28
 800ae30:	2000      	movs	r0, #0
 800ae32:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae34:	4605      	mov	r5, r0
 800ae36:	3a30      	subs	r2, #48	@ 0x30
 800ae38:	f100 0301 	add.w	r3, r0, #1
 800ae3c:	d018      	beq.n	800ae70 <_strtod_l+0x240>
 800ae3e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ae40:	4419      	add	r1, r3
 800ae42:	910a      	str	r1, [sp, #40]	@ 0x28
 800ae44:	462e      	mov	r6, r5
 800ae46:	f04f 0e0a 	mov.w	lr, #10
 800ae4a:	1c71      	adds	r1, r6, #1
 800ae4c:	eba1 0c05 	sub.w	ip, r1, r5
 800ae50:	4563      	cmp	r3, ip
 800ae52:	dc15      	bgt.n	800ae80 <_strtod_l+0x250>
 800ae54:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ae58:	182b      	adds	r3, r5, r0
 800ae5a:	2b08      	cmp	r3, #8
 800ae5c:	f105 0501 	add.w	r5, r5, #1
 800ae60:	4405      	add	r5, r0
 800ae62:	dc1a      	bgt.n	800ae9a <_strtod_l+0x26a>
 800ae64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae66:	230a      	movs	r3, #10
 800ae68:	fb03 2301 	mla	r3, r3, r1, r2
 800ae6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae6e:	2300      	movs	r3, #0
 800ae70:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ae72:	1c51      	adds	r1, r2, #1
 800ae74:	9119      	str	r1, [sp, #100]	@ 0x64
 800ae76:	7852      	ldrb	r2, [r2, #1]
 800ae78:	4618      	mov	r0, r3
 800ae7a:	e7c5      	b.n	800ae08 <_strtod_l+0x1d8>
 800ae7c:	4648      	mov	r0, r9
 800ae7e:	e7ce      	b.n	800ae1e <_strtod_l+0x1ee>
 800ae80:	2e08      	cmp	r6, #8
 800ae82:	dc05      	bgt.n	800ae90 <_strtod_l+0x260>
 800ae84:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ae86:	fb0e f606 	mul.w	r6, lr, r6
 800ae8a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ae8c:	460e      	mov	r6, r1
 800ae8e:	e7dc      	b.n	800ae4a <_strtod_l+0x21a>
 800ae90:	2910      	cmp	r1, #16
 800ae92:	bfd8      	it	le
 800ae94:	fb0e f707 	mulle.w	r7, lr, r7
 800ae98:	e7f8      	b.n	800ae8c <_strtod_l+0x25c>
 800ae9a:	2b0f      	cmp	r3, #15
 800ae9c:	bfdc      	itt	le
 800ae9e:	230a      	movle	r3, #10
 800aea0:	fb03 2707 	mlale	r7, r3, r7, r2
 800aea4:	e7e3      	b.n	800ae6e <_strtod_l+0x23e>
 800aea6:	2300      	movs	r3, #0
 800aea8:	930a      	str	r3, [sp, #40]	@ 0x28
 800aeaa:	2301      	movs	r3, #1
 800aeac:	e77a      	b.n	800ada4 <_strtod_l+0x174>
 800aeae:	f04f 0c00 	mov.w	ip, #0
 800aeb2:	1ca2      	adds	r2, r4, #2
 800aeb4:	9219      	str	r2, [sp, #100]	@ 0x64
 800aeb6:	78a2      	ldrb	r2, [r4, #2]
 800aeb8:	e782      	b.n	800adc0 <_strtod_l+0x190>
 800aeba:	f04f 0c01 	mov.w	ip, #1
 800aebe:	e7f8      	b.n	800aeb2 <_strtod_l+0x282>
 800aec0:	0800cc4c 	.word	0x0800cc4c
 800aec4:	0800ca80 	.word	0x0800ca80
 800aec8:	7ff00000 	.word	0x7ff00000
 800aecc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aece:	1c51      	adds	r1, r2, #1
 800aed0:	9119      	str	r1, [sp, #100]	@ 0x64
 800aed2:	7852      	ldrb	r2, [r2, #1]
 800aed4:	2a30      	cmp	r2, #48	@ 0x30
 800aed6:	d0f9      	beq.n	800aecc <_strtod_l+0x29c>
 800aed8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800aedc:	2908      	cmp	r1, #8
 800aede:	f63f af75 	bhi.w	800adcc <_strtod_l+0x19c>
 800aee2:	3a30      	subs	r2, #48	@ 0x30
 800aee4:	9209      	str	r2, [sp, #36]	@ 0x24
 800aee6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aee8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800aeea:	f04f 080a 	mov.w	r8, #10
 800aeee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aef0:	1c56      	adds	r6, r2, #1
 800aef2:	9619      	str	r6, [sp, #100]	@ 0x64
 800aef4:	7852      	ldrb	r2, [r2, #1]
 800aef6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800aefa:	f1be 0f09 	cmp.w	lr, #9
 800aefe:	d939      	bls.n	800af74 <_strtod_l+0x344>
 800af00:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800af02:	1a76      	subs	r6, r6, r1
 800af04:	2e08      	cmp	r6, #8
 800af06:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800af0a:	dc03      	bgt.n	800af14 <_strtod_l+0x2e4>
 800af0c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800af0e:	4588      	cmp	r8, r1
 800af10:	bfa8      	it	ge
 800af12:	4688      	movge	r8, r1
 800af14:	f1bc 0f00 	cmp.w	ip, #0
 800af18:	d001      	beq.n	800af1e <_strtod_l+0x2ee>
 800af1a:	f1c8 0800 	rsb	r8, r8, #0
 800af1e:	2d00      	cmp	r5, #0
 800af20:	d14e      	bne.n	800afc0 <_strtod_l+0x390>
 800af22:	9908      	ldr	r1, [sp, #32]
 800af24:	4308      	orrs	r0, r1
 800af26:	f47f aebc 	bne.w	800aca2 <_strtod_l+0x72>
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	f47f aed4 	bne.w	800acd8 <_strtod_l+0xa8>
 800af30:	2a69      	cmp	r2, #105	@ 0x69
 800af32:	d028      	beq.n	800af86 <_strtod_l+0x356>
 800af34:	dc25      	bgt.n	800af82 <_strtod_l+0x352>
 800af36:	2a49      	cmp	r2, #73	@ 0x49
 800af38:	d025      	beq.n	800af86 <_strtod_l+0x356>
 800af3a:	2a4e      	cmp	r2, #78	@ 0x4e
 800af3c:	f47f aecc 	bne.w	800acd8 <_strtod_l+0xa8>
 800af40:	499a      	ldr	r1, [pc, #616]	@ (800b1ac <_strtod_l+0x57c>)
 800af42:	a819      	add	r0, sp, #100	@ 0x64
 800af44:	f001 f9ac 	bl	800c2a0 <__match>
 800af48:	2800      	cmp	r0, #0
 800af4a:	f43f aec5 	beq.w	800acd8 <_strtod_l+0xa8>
 800af4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	2b28      	cmp	r3, #40	@ 0x28
 800af54:	d12e      	bne.n	800afb4 <_strtod_l+0x384>
 800af56:	4996      	ldr	r1, [pc, #600]	@ (800b1b0 <_strtod_l+0x580>)
 800af58:	aa1c      	add	r2, sp, #112	@ 0x70
 800af5a:	a819      	add	r0, sp, #100	@ 0x64
 800af5c:	f001 f9b4 	bl	800c2c8 <__hexnan>
 800af60:	2805      	cmp	r0, #5
 800af62:	d127      	bne.n	800afb4 <_strtod_l+0x384>
 800af64:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800af66:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800af6a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800af6e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800af72:	e696      	b.n	800aca2 <_strtod_l+0x72>
 800af74:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800af76:	fb08 2101 	mla	r1, r8, r1, r2
 800af7a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800af7e:	9209      	str	r2, [sp, #36]	@ 0x24
 800af80:	e7b5      	b.n	800aeee <_strtod_l+0x2be>
 800af82:	2a6e      	cmp	r2, #110	@ 0x6e
 800af84:	e7da      	b.n	800af3c <_strtod_l+0x30c>
 800af86:	498b      	ldr	r1, [pc, #556]	@ (800b1b4 <_strtod_l+0x584>)
 800af88:	a819      	add	r0, sp, #100	@ 0x64
 800af8a:	f001 f989 	bl	800c2a0 <__match>
 800af8e:	2800      	cmp	r0, #0
 800af90:	f43f aea2 	beq.w	800acd8 <_strtod_l+0xa8>
 800af94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af96:	4988      	ldr	r1, [pc, #544]	@ (800b1b8 <_strtod_l+0x588>)
 800af98:	3b01      	subs	r3, #1
 800af9a:	a819      	add	r0, sp, #100	@ 0x64
 800af9c:	9319      	str	r3, [sp, #100]	@ 0x64
 800af9e:	f001 f97f 	bl	800c2a0 <__match>
 800afa2:	b910      	cbnz	r0, 800afaa <_strtod_l+0x37a>
 800afa4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800afa6:	3301      	adds	r3, #1
 800afa8:	9319      	str	r3, [sp, #100]	@ 0x64
 800afaa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800b1c8 <_strtod_l+0x598>
 800afae:	f04f 0a00 	mov.w	sl, #0
 800afb2:	e676      	b.n	800aca2 <_strtod_l+0x72>
 800afb4:	4881      	ldr	r0, [pc, #516]	@ (800b1bc <_strtod_l+0x58c>)
 800afb6:	f000 feaf 	bl	800bd18 <nan>
 800afba:	ec5b ab10 	vmov	sl, fp, d0
 800afbe:	e670      	b.n	800aca2 <_strtod_l+0x72>
 800afc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800afc2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800afc4:	eba8 0303 	sub.w	r3, r8, r3
 800afc8:	f1b9 0f00 	cmp.w	r9, #0
 800afcc:	bf08      	it	eq
 800afce:	46a9      	moveq	r9, r5
 800afd0:	2d10      	cmp	r5, #16
 800afd2:	9309      	str	r3, [sp, #36]	@ 0x24
 800afd4:	462c      	mov	r4, r5
 800afd6:	bfa8      	it	ge
 800afd8:	2410      	movge	r4, #16
 800afda:	f7f5 fa93 	bl	8000504 <__aeabi_ui2d>
 800afde:	2d09      	cmp	r5, #9
 800afe0:	4682      	mov	sl, r0
 800afe2:	468b      	mov	fp, r1
 800afe4:	dc13      	bgt.n	800b00e <_strtod_l+0x3de>
 800afe6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afe8:	2b00      	cmp	r3, #0
 800afea:	f43f ae5a 	beq.w	800aca2 <_strtod_l+0x72>
 800afee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aff0:	dd78      	ble.n	800b0e4 <_strtod_l+0x4b4>
 800aff2:	2b16      	cmp	r3, #22
 800aff4:	dc5f      	bgt.n	800b0b6 <_strtod_l+0x486>
 800aff6:	4972      	ldr	r1, [pc, #456]	@ (800b1c0 <_strtod_l+0x590>)
 800aff8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800affc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b000:	4652      	mov	r2, sl
 800b002:	465b      	mov	r3, fp
 800b004:	f7f5 faf8 	bl	80005f8 <__aeabi_dmul>
 800b008:	4682      	mov	sl, r0
 800b00a:	468b      	mov	fp, r1
 800b00c:	e649      	b.n	800aca2 <_strtod_l+0x72>
 800b00e:	4b6c      	ldr	r3, [pc, #432]	@ (800b1c0 <_strtod_l+0x590>)
 800b010:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b014:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b018:	f7f5 faee 	bl	80005f8 <__aeabi_dmul>
 800b01c:	4682      	mov	sl, r0
 800b01e:	4638      	mov	r0, r7
 800b020:	468b      	mov	fp, r1
 800b022:	f7f5 fa6f 	bl	8000504 <__aeabi_ui2d>
 800b026:	4602      	mov	r2, r0
 800b028:	460b      	mov	r3, r1
 800b02a:	4650      	mov	r0, sl
 800b02c:	4659      	mov	r1, fp
 800b02e:	f7f5 f92d 	bl	800028c <__adddf3>
 800b032:	2d0f      	cmp	r5, #15
 800b034:	4682      	mov	sl, r0
 800b036:	468b      	mov	fp, r1
 800b038:	ddd5      	ble.n	800afe6 <_strtod_l+0x3b6>
 800b03a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b03c:	1b2c      	subs	r4, r5, r4
 800b03e:	441c      	add	r4, r3
 800b040:	2c00      	cmp	r4, #0
 800b042:	f340 8093 	ble.w	800b16c <_strtod_l+0x53c>
 800b046:	f014 030f 	ands.w	r3, r4, #15
 800b04a:	d00a      	beq.n	800b062 <_strtod_l+0x432>
 800b04c:	495c      	ldr	r1, [pc, #368]	@ (800b1c0 <_strtod_l+0x590>)
 800b04e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b052:	4652      	mov	r2, sl
 800b054:	465b      	mov	r3, fp
 800b056:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b05a:	f7f5 facd 	bl	80005f8 <__aeabi_dmul>
 800b05e:	4682      	mov	sl, r0
 800b060:	468b      	mov	fp, r1
 800b062:	f034 040f 	bics.w	r4, r4, #15
 800b066:	d073      	beq.n	800b150 <_strtod_l+0x520>
 800b068:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b06c:	dd49      	ble.n	800b102 <_strtod_l+0x4d2>
 800b06e:	2400      	movs	r4, #0
 800b070:	46a0      	mov	r8, r4
 800b072:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b074:	46a1      	mov	r9, r4
 800b076:	9a05      	ldr	r2, [sp, #20]
 800b078:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800b1c8 <_strtod_l+0x598>
 800b07c:	2322      	movs	r3, #34	@ 0x22
 800b07e:	6013      	str	r3, [r2, #0]
 800b080:	f04f 0a00 	mov.w	sl, #0
 800b084:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b086:	2b00      	cmp	r3, #0
 800b088:	f43f ae0b 	beq.w	800aca2 <_strtod_l+0x72>
 800b08c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b08e:	9805      	ldr	r0, [sp, #20]
 800b090:	f7ff f944 	bl	800a31c <_Bfree>
 800b094:	9805      	ldr	r0, [sp, #20]
 800b096:	4649      	mov	r1, r9
 800b098:	f7ff f940 	bl	800a31c <_Bfree>
 800b09c:	9805      	ldr	r0, [sp, #20]
 800b09e:	4641      	mov	r1, r8
 800b0a0:	f7ff f93c 	bl	800a31c <_Bfree>
 800b0a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b0a6:	9805      	ldr	r0, [sp, #20]
 800b0a8:	f7ff f938 	bl	800a31c <_Bfree>
 800b0ac:	9805      	ldr	r0, [sp, #20]
 800b0ae:	4621      	mov	r1, r4
 800b0b0:	f7ff f934 	bl	800a31c <_Bfree>
 800b0b4:	e5f5      	b.n	800aca2 <_strtod_l+0x72>
 800b0b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0b8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b0bc:	4293      	cmp	r3, r2
 800b0be:	dbbc      	blt.n	800b03a <_strtod_l+0x40a>
 800b0c0:	4c3f      	ldr	r4, [pc, #252]	@ (800b1c0 <_strtod_l+0x590>)
 800b0c2:	f1c5 050f 	rsb	r5, r5, #15
 800b0c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b0ca:	4652      	mov	r2, sl
 800b0cc:	465b      	mov	r3, fp
 800b0ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0d2:	f7f5 fa91 	bl	80005f8 <__aeabi_dmul>
 800b0d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0d8:	1b5d      	subs	r5, r3, r5
 800b0da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b0de:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b0e2:	e78f      	b.n	800b004 <_strtod_l+0x3d4>
 800b0e4:	3316      	adds	r3, #22
 800b0e6:	dba8      	blt.n	800b03a <_strtod_l+0x40a>
 800b0e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0ea:	eba3 0808 	sub.w	r8, r3, r8
 800b0ee:	4b34      	ldr	r3, [pc, #208]	@ (800b1c0 <_strtod_l+0x590>)
 800b0f0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b0f4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b0f8:	4650      	mov	r0, sl
 800b0fa:	4659      	mov	r1, fp
 800b0fc:	f7f5 fba6 	bl	800084c <__aeabi_ddiv>
 800b100:	e782      	b.n	800b008 <_strtod_l+0x3d8>
 800b102:	2300      	movs	r3, #0
 800b104:	4f2f      	ldr	r7, [pc, #188]	@ (800b1c4 <_strtod_l+0x594>)
 800b106:	1124      	asrs	r4, r4, #4
 800b108:	4650      	mov	r0, sl
 800b10a:	4659      	mov	r1, fp
 800b10c:	461e      	mov	r6, r3
 800b10e:	2c01      	cmp	r4, #1
 800b110:	dc21      	bgt.n	800b156 <_strtod_l+0x526>
 800b112:	b10b      	cbz	r3, 800b118 <_strtod_l+0x4e8>
 800b114:	4682      	mov	sl, r0
 800b116:	468b      	mov	fp, r1
 800b118:	492a      	ldr	r1, [pc, #168]	@ (800b1c4 <_strtod_l+0x594>)
 800b11a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b11e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b122:	4652      	mov	r2, sl
 800b124:	465b      	mov	r3, fp
 800b126:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b12a:	f7f5 fa65 	bl	80005f8 <__aeabi_dmul>
 800b12e:	4b26      	ldr	r3, [pc, #152]	@ (800b1c8 <_strtod_l+0x598>)
 800b130:	460a      	mov	r2, r1
 800b132:	400b      	ands	r3, r1
 800b134:	4925      	ldr	r1, [pc, #148]	@ (800b1cc <_strtod_l+0x59c>)
 800b136:	428b      	cmp	r3, r1
 800b138:	4682      	mov	sl, r0
 800b13a:	d898      	bhi.n	800b06e <_strtod_l+0x43e>
 800b13c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b140:	428b      	cmp	r3, r1
 800b142:	bf86      	itte	hi
 800b144:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800b1d0 <_strtod_l+0x5a0>
 800b148:	f04f 3aff 	movhi.w	sl, #4294967295
 800b14c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b150:	2300      	movs	r3, #0
 800b152:	9308      	str	r3, [sp, #32]
 800b154:	e076      	b.n	800b244 <_strtod_l+0x614>
 800b156:	07e2      	lsls	r2, r4, #31
 800b158:	d504      	bpl.n	800b164 <_strtod_l+0x534>
 800b15a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b15e:	f7f5 fa4b 	bl	80005f8 <__aeabi_dmul>
 800b162:	2301      	movs	r3, #1
 800b164:	3601      	adds	r6, #1
 800b166:	1064      	asrs	r4, r4, #1
 800b168:	3708      	adds	r7, #8
 800b16a:	e7d0      	b.n	800b10e <_strtod_l+0x4de>
 800b16c:	d0f0      	beq.n	800b150 <_strtod_l+0x520>
 800b16e:	4264      	negs	r4, r4
 800b170:	f014 020f 	ands.w	r2, r4, #15
 800b174:	d00a      	beq.n	800b18c <_strtod_l+0x55c>
 800b176:	4b12      	ldr	r3, [pc, #72]	@ (800b1c0 <_strtod_l+0x590>)
 800b178:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b17c:	4650      	mov	r0, sl
 800b17e:	4659      	mov	r1, fp
 800b180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b184:	f7f5 fb62 	bl	800084c <__aeabi_ddiv>
 800b188:	4682      	mov	sl, r0
 800b18a:	468b      	mov	fp, r1
 800b18c:	1124      	asrs	r4, r4, #4
 800b18e:	d0df      	beq.n	800b150 <_strtod_l+0x520>
 800b190:	2c1f      	cmp	r4, #31
 800b192:	dd1f      	ble.n	800b1d4 <_strtod_l+0x5a4>
 800b194:	2400      	movs	r4, #0
 800b196:	46a0      	mov	r8, r4
 800b198:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b19a:	46a1      	mov	r9, r4
 800b19c:	9a05      	ldr	r2, [sp, #20]
 800b19e:	2322      	movs	r3, #34	@ 0x22
 800b1a0:	f04f 0a00 	mov.w	sl, #0
 800b1a4:	f04f 0b00 	mov.w	fp, #0
 800b1a8:	6013      	str	r3, [r2, #0]
 800b1aa:	e76b      	b.n	800b084 <_strtod_l+0x454>
 800b1ac:	0800c96e 	.word	0x0800c96e
 800b1b0:	0800cc38 	.word	0x0800cc38
 800b1b4:	0800c966 	.word	0x0800c966
 800b1b8:	0800c99d 	.word	0x0800c99d
 800b1bc:	0800cad6 	.word	0x0800cad6
 800b1c0:	0800cb70 	.word	0x0800cb70
 800b1c4:	0800cb48 	.word	0x0800cb48
 800b1c8:	7ff00000 	.word	0x7ff00000
 800b1cc:	7ca00000 	.word	0x7ca00000
 800b1d0:	7fefffff 	.word	0x7fefffff
 800b1d4:	f014 0310 	ands.w	r3, r4, #16
 800b1d8:	bf18      	it	ne
 800b1da:	236a      	movne	r3, #106	@ 0x6a
 800b1dc:	4ea9      	ldr	r6, [pc, #676]	@ (800b484 <_strtod_l+0x854>)
 800b1de:	9308      	str	r3, [sp, #32]
 800b1e0:	4650      	mov	r0, sl
 800b1e2:	4659      	mov	r1, fp
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	07e7      	lsls	r7, r4, #31
 800b1e8:	d504      	bpl.n	800b1f4 <_strtod_l+0x5c4>
 800b1ea:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b1ee:	f7f5 fa03 	bl	80005f8 <__aeabi_dmul>
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	1064      	asrs	r4, r4, #1
 800b1f6:	f106 0608 	add.w	r6, r6, #8
 800b1fa:	d1f4      	bne.n	800b1e6 <_strtod_l+0x5b6>
 800b1fc:	b10b      	cbz	r3, 800b202 <_strtod_l+0x5d2>
 800b1fe:	4682      	mov	sl, r0
 800b200:	468b      	mov	fp, r1
 800b202:	9b08      	ldr	r3, [sp, #32]
 800b204:	b1b3      	cbz	r3, 800b234 <_strtod_l+0x604>
 800b206:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b20a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b20e:	2b00      	cmp	r3, #0
 800b210:	4659      	mov	r1, fp
 800b212:	dd0f      	ble.n	800b234 <_strtod_l+0x604>
 800b214:	2b1f      	cmp	r3, #31
 800b216:	dd56      	ble.n	800b2c6 <_strtod_l+0x696>
 800b218:	2b34      	cmp	r3, #52	@ 0x34
 800b21a:	bfde      	ittt	le
 800b21c:	f04f 33ff 	movle.w	r3, #4294967295
 800b220:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b224:	4093      	lslle	r3, r2
 800b226:	f04f 0a00 	mov.w	sl, #0
 800b22a:	bfcc      	ite	gt
 800b22c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b230:	ea03 0b01 	andle.w	fp, r3, r1
 800b234:	2200      	movs	r2, #0
 800b236:	2300      	movs	r3, #0
 800b238:	4650      	mov	r0, sl
 800b23a:	4659      	mov	r1, fp
 800b23c:	f7f5 fc44 	bl	8000ac8 <__aeabi_dcmpeq>
 800b240:	2800      	cmp	r0, #0
 800b242:	d1a7      	bne.n	800b194 <_strtod_l+0x564>
 800b244:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b246:	9300      	str	r3, [sp, #0]
 800b248:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b24a:	9805      	ldr	r0, [sp, #20]
 800b24c:	462b      	mov	r3, r5
 800b24e:	464a      	mov	r2, r9
 800b250:	f7ff f8cc 	bl	800a3ec <__s2b>
 800b254:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b256:	2800      	cmp	r0, #0
 800b258:	f43f af09 	beq.w	800b06e <_strtod_l+0x43e>
 800b25c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b25e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b260:	2a00      	cmp	r2, #0
 800b262:	eba3 0308 	sub.w	r3, r3, r8
 800b266:	bfa8      	it	ge
 800b268:	2300      	movge	r3, #0
 800b26a:	9312      	str	r3, [sp, #72]	@ 0x48
 800b26c:	2400      	movs	r4, #0
 800b26e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b272:	9316      	str	r3, [sp, #88]	@ 0x58
 800b274:	46a0      	mov	r8, r4
 800b276:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b278:	9805      	ldr	r0, [sp, #20]
 800b27a:	6859      	ldr	r1, [r3, #4]
 800b27c:	f7ff f80e 	bl	800a29c <_Balloc>
 800b280:	4681      	mov	r9, r0
 800b282:	2800      	cmp	r0, #0
 800b284:	f43f aef7 	beq.w	800b076 <_strtod_l+0x446>
 800b288:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b28a:	691a      	ldr	r2, [r3, #16]
 800b28c:	3202      	adds	r2, #2
 800b28e:	f103 010c 	add.w	r1, r3, #12
 800b292:	0092      	lsls	r2, r2, #2
 800b294:	300c      	adds	r0, #12
 800b296:	f7fe f94a 	bl	800952e <memcpy>
 800b29a:	ec4b ab10 	vmov	d0, sl, fp
 800b29e:	9805      	ldr	r0, [sp, #20]
 800b2a0:	aa1c      	add	r2, sp, #112	@ 0x70
 800b2a2:	a91b      	add	r1, sp, #108	@ 0x6c
 800b2a4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b2a8:	f7ff fbd4 	bl	800aa54 <__d2b>
 800b2ac:	901a      	str	r0, [sp, #104]	@ 0x68
 800b2ae:	2800      	cmp	r0, #0
 800b2b0:	f43f aee1 	beq.w	800b076 <_strtod_l+0x446>
 800b2b4:	9805      	ldr	r0, [sp, #20]
 800b2b6:	2101      	movs	r1, #1
 800b2b8:	f7ff f92e 	bl	800a518 <__i2b>
 800b2bc:	4680      	mov	r8, r0
 800b2be:	b948      	cbnz	r0, 800b2d4 <_strtod_l+0x6a4>
 800b2c0:	f04f 0800 	mov.w	r8, #0
 800b2c4:	e6d7      	b.n	800b076 <_strtod_l+0x446>
 800b2c6:	f04f 32ff 	mov.w	r2, #4294967295
 800b2ca:	fa02 f303 	lsl.w	r3, r2, r3
 800b2ce:	ea03 0a0a 	and.w	sl, r3, sl
 800b2d2:	e7af      	b.n	800b234 <_strtod_l+0x604>
 800b2d4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b2d6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b2d8:	2d00      	cmp	r5, #0
 800b2da:	bfab      	itete	ge
 800b2dc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b2de:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b2e0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b2e2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b2e4:	bfac      	ite	ge
 800b2e6:	18ef      	addge	r7, r5, r3
 800b2e8:	1b5e      	sublt	r6, r3, r5
 800b2ea:	9b08      	ldr	r3, [sp, #32]
 800b2ec:	1aed      	subs	r5, r5, r3
 800b2ee:	4415      	add	r5, r2
 800b2f0:	4b65      	ldr	r3, [pc, #404]	@ (800b488 <_strtod_l+0x858>)
 800b2f2:	3d01      	subs	r5, #1
 800b2f4:	429d      	cmp	r5, r3
 800b2f6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b2fa:	da50      	bge.n	800b39e <_strtod_l+0x76e>
 800b2fc:	1b5b      	subs	r3, r3, r5
 800b2fe:	2b1f      	cmp	r3, #31
 800b300:	eba2 0203 	sub.w	r2, r2, r3
 800b304:	f04f 0101 	mov.w	r1, #1
 800b308:	dc3d      	bgt.n	800b386 <_strtod_l+0x756>
 800b30a:	fa01 f303 	lsl.w	r3, r1, r3
 800b30e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b310:	2300      	movs	r3, #0
 800b312:	9310      	str	r3, [sp, #64]	@ 0x40
 800b314:	18bd      	adds	r5, r7, r2
 800b316:	9b08      	ldr	r3, [sp, #32]
 800b318:	42af      	cmp	r7, r5
 800b31a:	4416      	add	r6, r2
 800b31c:	441e      	add	r6, r3
 800b31e:	463b      	mov	r3, r7
 800b320:	bfa8      	it	ge
 800b322:	462b      	movge	r3, r5
 800b324:	42b3      	cmp	r3, r6
 800b326:	bfa8      	it	ge
 800b328:	4633      	movge	r3, r6
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	bfc2      	ittt	gt
 800b32e:	1aed      	subgt	r5, r5, r3
 800b330:	1af6      	subgt	r6, r6, r3
 800b332:	1aff      	subgt	r7, r7, r3
 800b334:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b336:	2b00      	cmp	r3, #0
 800b338:	dd16      	ble.n	800b368 <_strtod_l+0x738>
 800b33a:	4641      	mov	r1, r8
 800b33c:	9805      	ldr	r0, [sp, #20]
 800b33e:	461a      	mov	r2, r3
 800b340:	f7ff f9a2 	bl	800a688 <__pow5mult>
 800b344:	4680      	mov	r8, r0
 800b346:	2800      	cmp	r0, #0
 800b348:	d0ba      	beq.n	800b2c0 <_strtod_l+0x690>
 800b34a:	4601      	mov	r1, r0
 800b34c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b34e:	9805      	ldr	r0, [sp, #20]
 800b350:	f7ff f8f8 	bl	800a544 <__multiply>
 800b354:	900a      	str	r0, [sp, #40]	@ 0x28
 800b356:	2800      	cmp	r0, #0
 800b358:	f43f ae8d 	beq.w	800b076 <_strtod_l+0x446>
 800b35c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b35e:	9805      	ldr	r0, [sp, #20]
 800b360:	f7fe ffdc 	bl	800a31c <_Bfree>
 800b364:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b366:	931a      	str	r3, [sp, #104]	@ 0x68
 800b368:	2d00      	cmp	r5, #0
 800b36a:	dc1d      	bgt.n	800b3a8 <_strtod_l+0x778>
 800b36c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b36e:	2b00      	cmp	r3, #0
 800b370:	dd23      	ble.n	800b3ba <_strtod_l+0x78a>
 800b372:	4649      	mov	r1, r9
 800b374:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b376:	9805      	ldr	r0, [sp, #20]
 800b378:	f7ff f986 	bl	800a688 <__pow5mult>
 800b37c:	4681      	mov	r9, r0
 800b37e:	b9e0      	cbnz	r0, 800b3ba <_strtod_l+0x78a>
 800b380:	f04f 0900 	mov.w	r9, #0
 800b384:	e677      	b.n	800b076 <_strtod_l+0x446>
 800b386:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b38a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b38e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b392:	35e2      	adds	r5, #226	@ 0xe2
 800b394:	fa01 f305 	lsl.w	r3, r1, r5
 800b398:	9310      	str	r3, [sp, #64]	@ 0x40
 800b39a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b39c:	e7ba      	b.n	800b314 <_strtod_l+0x6e4>
 800b39e:	2300      	movs	r3, #0
 800b3a0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b3a2:	2301      	movs	r3, #1
 800b3a4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b3a6:	e7b5      	b.n	800b314 <_strtod_l+0x6e4>
 800b3a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b3aa:	9805      	ldr	r0, [sp, #20]
 800b3ac:	462a      	mov	r2, r5
 800b3ae:	f7ff f9c5 	bl	800a73c <__lshift>
 800b3b2:	901a      	str	r0, [sp, #104]	@ 0x68
 800b3b4:	2800      	cmp	r0, #0
 800b3b6:	d1d9      	bne.n	800b36c <_strtod_l+0x73c>
 800b3b8:	e65d      	b.n	800b076 <_strtod_l+0x446>
 800b3ba:	2e00      	cmp	r6, #0
 800b3bc:	dd07      	ble.n	800b3ce <_strtod_l+0x79e>
 800b3be:	4649      	mov	r1, r9
 800b3c0:	9805      	ldr	r0, [sp, #20]
 800b3c2:	4632      	mov	r2, r6
 800b3c4:	f7ff f9ba 	bl	800a73c <__lshift>
 800b3c8:	4681      	mov	r9, r0
 800b3ca:	2800      	cmp	r0, #0
 800b3cc:	d0d8      	beq.n	800b380 <_strtod_l+0x750>
 800b3ce:	2f00      	cmp	r7, #0
 800b3d0:	dd08      	ble.n	800b3e4 <_strtod_l+0x7b4>
 800b3d2:	4641      	mov	r1, r8
 800b3d4:	9805      	ldr	r0, [sp, #20]
 800b3d6:	463a      	mov	r2, r7
 800b3d8:	f7ff f9b0 	bl	800a73c <__lshift>
 800b3dc:	4680      	mov	r8, r0
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	f43f ae49 	beq.w	800b076 <_strtod_l+0x446>
 800b3e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b3e6:	9805      	ldr	r0, [sp, #20]
 800b3e8:	464a      	mov	r2, r9
 800b3ea:	f7ff fa2f 	bl	800a84c <__mdiff>
 800b3ee:	4604      	mov	r4, r0
 800b3f0:	2800      	cmp	r0, #0
 800b3f2:	f43f ae40 	beq.w	800b076 <_strtod_l+0x446>
 800b3f6:	68c3      	ldr	r3, [r0, #12]
 800b3f8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	60c3      	str	r3, [r0, #12]
 800b3fe:	4641      	mov	r1, r8
 800b400:	f7ff fa08 	bl	800a814 <__mcmp>
 800b404:	2800      	cmp	r0, #0
 800b406:	da45      	bge.n	800b494 <_strtod_l+0x864>
 800b408:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b40a:	ea53 030a 	orrs.w	r3, r3, sl
 800b40e:	d16b      	bne.n	800b4e8 <_strtod_l+0x8b8>
 800b410:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b414:	2b00      	cmp	r3, #0
 800b416:	d167      	bne.n	800b4e8 <_strtod_l+0x8b8>
 800b418:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b41c:	0d1b      	lsrs	r3, r3, #20
 800b41e:	051b      	lsls	r3, r3, #20
 800b420:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b424:	d960      	bls.n	800b4e8 <_strtod_l+0x8b8>
 800b426:	6963      	ldr	r3, [r4, #20]
 800b428:	b913      	cbnz	r3, 800b430 <_strtod_l+0x800>
 800b42a:	6923      	ldr	r3, [r4, #16]
 800b42c:	2b01      	cmp	r3, #1
 800b42e:	dd5b      	ble.n	800b4e8 <_strtod_l+0x8b8>
 800b430:	4621      	mov	r1, r4
 800b432:	2201      	movs	r2, #1
 800b434:	9805      	ldr	r0, [sp, #20]
 800b436:	f7ff f981 	bl	800a73c <__lshift>
 800b43a:	4641      	mov	r1, r8
 800b43c:	4604      	mov	r4, r0
 800b43e:	f7ff f9e9 	bl	800a814 <__mcmp>
 800b442:	2800      	cmp	r0, #0
 800b444:	dd50      	ble.n	800b4e8 <_strtod_l+0x8b8>
 800b446:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b44a:	9a08      	ldr	r2, [sp, #32]
 800b44c:	0d1b      	lsrs	r3, r3, #20
 800b44e:	051b      	lsls	r3, r3, #20
 800b450:	2a00      	cmp	r2, #0
 800b452:	d06a      	beq.n	800b52a <_strtod_l+0x8fa>
 800b454:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b458:	d867      	bhi.n	800b52a <_strtod_l+0x8fa>
 800b45a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b45e:	f67f ae9d 	bls.w	800b19c <_strtod_l+0x56c>
 800b462:	4b0a      	ldr	r3, [pc, #40]	@ (800b48c <_strtod_l+0x85c>)
 800b464:	4650      	mov	r0, sl
 800b466:	4659      	mov	r1, fp
 800b468:	2200      	movs	r2, #0
 800b46a:	f7f5 f8c5 	bl	80005f8 <__aeabi_dmul>
 800b46e:	4b08      	ldr	r3, [pc, #32]	@ (800b490 <_strtod_l+0x860>)
 800b470:	400b      	ands	r3, r1
 800b472:	4682      	mov	sl, r0
 800b474:	468b      	mov	fp, r1
 800b476:	2b00      	cmp	r3, #0
 800b478:	f47f ae08 	bne.w	800b08c <_strtod_l+0x45c>
 800b47c:	9a05      	ldr	r2, [sp, #20]
 800b47e:	2322      	movs	r3, #34	@ 0x22
 800b480:	6013      	str	r3, [r2, #0]
 800b482:	e603      	b.n	800b08c <_strtod_l+0x45c>
 800b484:	0800cc60 	.word	0x0800cc60
 800b488:	fffffc02 	.word	0xfffffc02
 800b48c:	39500000 	.word	0x39500000
 800b490:	7ff00000 	.word	0x7ff00000
 800b494:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b498:	d165      	bne.n	800b566 <_strtod_l+0x936>
 800b49a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b49c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b4a0:	b35a      	cbz	r2, 800b4fa <_strtod_l+0x8ca>
 800b4a2:	4a9f      	ldr	r2, [pc, #636]	@ (800b720 <_strtod_l+0xaf0>)
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	d12b      	bne.n	800b500 <_strtod_l+0x8d0>
 800b4a8:	9b08      	ldr	r3, [sp, #32]
 800b4aa:	4651      	mov	r1, sl
 800b4ac:	b303      	cbz	r3, 800b4f0 <_strtod_l+0x8c0>
 800b4ae:	4b9d      	ldr	r3, [pc, #628]	@ (800b724 <_strtod_l+0xaf4>)
 800b4b0:	465a      	mov	r2, fp
 800b4b2:	4013      	ands	r3, r2
 800b4b4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b4b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b4bc:	d81b      	bhi.n	800b4f6 <_strtod_l+0x8c6>
 800b4be:	0d1b      	lsrs	r3, r3, #20
 800b4c0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b4c4:	fa02 f303 	lsl.w	r3, r2, r3
 800b4c8:	4299      	cmp	r1, r3
 800b4ca:	d119      	bne.n	800b500 <_strtod_l+0x8d0>
 800b4cc:	4b96      	ldr	r3, [pc, #600]	@ (800b728 <_strtod_l+0xaf8>)
 800b4ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b4d0:	429a      	cmp	r2, r3
 800b4d2:	d102      	bne.n	800b4da <_strtod_l+0x8aa>
 800b4d4:	3101      	adds	r1, #1
 800b4d6:	f43f adce 	beq.w	800b076 <_strtod_l+0x446>
 800b4da:	4b92      	ldr	r3, [pc, #584]	@ (800b724 <_strtod_l+0xaf4>)
 800b4dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b4de:	401a      	ands	r2, r3
 800b4e0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b4e4:	f04f 0a00 	mov.w	sl, #0
 800b4e8:	9b08      	ldr	r3, [sp, #32]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d1b9      	bne.n	800b462 <_strtod_l+0x832>
 800b4ee:	e5cd      	b.n	800b08c <_strtod_l+0x45c>
 800b4f0:	f04f 33ff 	mov.w	r3, #4294967295
 800b4f4:	e7e8      	b.n	800b4c8 <_strtod_l+0x898>
 800b4f6:	4613      	mov	r3, r2
 800b4f8:	e7e6      	b.n	800b4c8 <_strtod_l+0x898>
 800b4fa:	ea53 030a 	orrs.w	r3, r3, sl
 800b4fe:	d0a2      	beq.n	800b446 <_strtod_l+0x816>
 800b500:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b502:	b1db      	cbz	r3, 800b53c <_strtod_l+0x90c>
 800b504:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b506:	4213      	tst	r3, r2
 800b508:	d0ee      	beq.n	800b4e8 <_strtod_l+0x8b8>
 800b50a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b50c:	9a08      	ldr	r2, [sp, #32]
 800b50e:	4650      	mov	r0, sl
 800b510:	4659      	mov	r1, fp
 800b512:	b1bb      	cbz	r3, 800b544 <_strtod_l+0x914>
 800b514:	f7ff fb6c 	bl	800abf0 <sulp>
 800b518:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b51c:	ec53 2b10 	vmov	r2, r3, d0
 800b520:	f7f4 feb4 	bl	800028c <__adddf3>
 800b524:	4682      	mov	sl, r0
 800b526:	468b      	mov	fp, r1
 800b528:	e7de      	b.n	800b4e8 <_strtod_l+0x8b8>
 800b52a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b52e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b532:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b536:	f04f 3aff 	mov.w	sl, #4294967295
 800b53a:	e7d5      	b.n	800b4e8 <_strtod_l+0x8b8>
 800b53c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b53e:	ea13 0f0a 	tst.w	r3, sl
 800b542:	e7e1      	b.n	800b508 <_strtod_l+0x8d8>
 800b544:	f7ff fb54 	bl	800abf0 <sulp>
 800b548:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b54c:	ec53 2b10 	vmov	r2, r3, d0
 800b550:	f7f4 fe9a 	bl	8000288 <__aeabi_dsub>
 800b554:	2200      	movs	r2, #0
 800b556:	2300      	movs	r3, #0
 800b558:	4682      	mov	sl, r0
 800b55a:	468b      	mov	fp, r1
 800b55c:	f7f5 fab4 	bl	8000ac8 <__aeabi_dcmpeq>
 800b560:	2800      	cmp	r0, #0
 800b562:	d0c1      	beq.n	800b4e8 <_strtod_l+0x8b8>
 800b564:	e61a      	b.n	800b19c <_strtod_l+0x56c>
 800b566:	4641      	mov	r1, r8
 800b568:	4620      	mov	r0, r4
 800b56a:	f7ff facb 	bl	800ab04 <__ratio>
 800b56e:	ec57 6b10 	vmov	r6, r7, d0
 800b572:	2200      	movs	r2, #0
 800b574:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b578:	4630      	mov	r0, r6
 800b57a:	4639      	mov	r1, r7
 800b57c:	f7f5 fab8 	bl	8000af0 <__aeabi_dcmple>
 800b580:	2800      	cmp	r0, #0
 800b582:	d06f      	beq.n	800b664 <_strtod_l+0xa34>
 800b584:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b586:	2b00      	cmp	r3, #0
 800b588:	d17a      	bne.n	800b680 <_strtod_l+0xa50>
 800b58a:	f1ba 0f00 	cmp.w	sl, #0
 800b58e:	d158      	bne.n	800b642 <_strtod_l+0xa12>
 800b590:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b592:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b596:	2b00      	cmp	r3, #0
 800b598:	d15a      	bne.n	800b650 <_strtod_l+0xa20>
 800b59a:	4b64      	ldr	r3, [pc, #400]	@ (800b72c <_strtod_l+0xafc>)
 800b59c:	2200      	movs	r2, #0
 800b59e:	4630      	mov	r0, r6
 800b5a0:	4639      	mov	r1, r7
 800b5a2:	f7f5 fa9b 	bl	8000adc <__aeabi_dcmplt>
 800b5a6:	2800      	cmp	r0, #0
 800b5a8:	d159      	bne.n	800b65e <_strtod_l+0xa2e>
 800b5aa:	4630      	mov	r0, r6
 800b5ac:	4639      	mov	r1, r7
 800b5ae:	4b60      	ldr	r3, [pc, #384]	@ (800b730 <_strtod_l+0xb00>)
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	f7f5 f821 	bl	80005f8 <__aeabi_dmul>
 800b5b6:	4606      	mov	r6, r0
 800b5b8:	460f      	mov	r7, r1
 800b5ba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b5be:	9606      	str	r6, [sp, #24]
 800b5c0:	9307      	str	r3, [sp, #28]
 800b5c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b5c6:	4d57      	ldr	r5, [pc, #348]	@ (800b724 <_strtod_l+0xaf4>)
 800b5c8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b5cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5ce:	401d      	ands	r5, r3
 800b5d0:	4b58      	ldr	r3, [pc, #352]	@ (800b734 <_strtod_l+0xb04>)
 800b5d2:	429d      	cmp	r5, r3
 800b5d4:	f040 80b2 	bne.w	800b73c <_strtod_l+0xb0c>
 800b5d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5da:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b5de:	ec4b ab10 	vmov	d0, sl, fp
 800b5e2:	f7ff f9c7 	bl	800a974 <__ulp>
 800b5e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b5ea:	ec51 0b10 	vmov	r0, r1, d0
 800b5ee:	f7f5 f803 	bl	80005f8 <__aeabi_dmul>
 800b5f2:	4652      	mov	r2, sl
 800b5f4:	465b      	mov	r3, fp
 800b5f6:	f7f4 fe49 	bl	800028c <__adddf3>
 800b5fa:	460b      	mov	r3, r1
 800b5fc:	4949      	ldr	r1, [pc, #292]	@ (800b724 <_strtod_l+0xaf4>)
 800b5fe:	4a4e      	ldr	r2, [pc, #312]	@ (800b738 <_strtod_l+0xb08>)
 800b600:	4019      	ands	r1, r3
 800b602:	4291      	cmp	r1, r2
 800b604:	4682      	mov	sl, r0
 800b606:	d942      	bls.n	800b68e <_strtod_l+0xa5e>
 800b608:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b60a:	4b47      	ldr	r3, [pc, #284]	@ (800b728 <_strtod_l+0xaf8>)
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d103      	bne.n	800b618 <_strtod_l+0x9e8>
 800b610:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b612:	3301      	adds	r3, #1
 800b614:	f43f ad2f 	beq.w	800b076 <_strtod_l+0x446>
 800b618:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b728 <_strtod_l+0xaf8>
 800b61c:	f04f 3aff 	mov.w	sl, #4294967295
 800b620:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b622:	9805      	ldr	r0, [sp, #20]
 800b624:	f7fe fe7a 	bl	800a31c <_Bfree>
 800b628:	9805      	ldr	r0, [sp, #20]
 800b62a:	4649      	mov	r1, r9
 800b62c:	f7fe fe76 	bl	800a31c <_Bfree>
 800b630:	9805      	ldr	r0, [sp, #20]
 800b632:	4641      	mov	r1, r8
 800b634:	f7fe fe72 	bl	800a31c <_Bfree>
 800b638:	9805      	ldr	r0, [sp, #20]
 800b63a:	4621      	mov	r1, r4
 800b63c:	f7fe fe6e 	bl	800a31c <_Bfree>
 800b640:	e619      	b.n	800b276 <_strtod_l+0x646>
 800b642:	f1ba 0f01 	cmp.w	sl, #1
 800b646:	d103      	bne.n	800b650 <_strtod_l+0xa20>
 800b648:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	f43f ada6 	beq.w	800b19c <_strtod_l+0x56c>
 800b650:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b700 <_strtod_l+0xad0>
 800b654:	4f35      	ldr	r7, [pc, #212]	@ (800b72c <_strtod_l+0xafc>)
 800b656:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b65a:	2600      	movs	r6, #0
 800b65c:	e7b1      	b.n	800b5c2 <_strtod_l+0x992>
 800b65e:	4f34      	ldr	r7, [pc, #208]	@ (800b730 <_strtod_l+0xb00>)
 800b660:	2600      	movs	r6, #0
 800b662:	e7aa      	b.n	800b5ba <_strtod_l+0x98a>
 800b664:	4b32      	ldr	r3, [pc, #200]	@ (800b730 <_strtod_l+0xb00>)
 800b666:	4630      	mov	r0, r6
 800b668:	4639      	mov	r1, r7
 800b66a:	2200      	movs	r2, #0
 800b66c:	f7f4 ffc4 	bl	80005f8 <__aeabi_dmul>
 800b670:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b672:	4606      	mov	r6, r0
 800b674:	460f      	mov	r7, r1
 800b676:	2b00      	cmp	r3, #0
 800b678:	d09f      	beq.n	800b5ba <_strtod_l+0x98a>
 800b67a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b67e:	e7a0      	b.n	800b5c2 <_strtod_l+0x992>
 800b680:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b708 <_strtod_l+0xad8>
 800b684:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b688:	ec57 6b17 	vmov	r6, r7, d7
 800b68c:	e799      	b.n	800b5c2 <_strtod_l+0x992>
 800b68e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b692:	9b08      	ldr	r3, [sp, #32]
 800b694:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d1c1      	bne.n	800b620 <_strtod_l+0x9f0>
 800b69c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b6a0:	0d1b      	lsrs	r3, r3, #20
 800b6a2:	051b      	lsls	r3, r3, #20
 800b6a4:	429d      	cmp	r5, r3
 800b6a6:	d1bb      	bne.n	800b620 <_strtod_l+0x9f0>
 800b6a8:	4630      	mov	r0, r6
 800b6aa:	4639      	mov	r1, r7
 800b6ac:	f7f5 fb04 	bl	8000cb8 <__aeabi_d2lz>
 800b6b0:	f7f4 ff74 	bl	800059c <__aeabi_l2d>
 800b6b4:	4602      	mov	r2, r0
 800b6b6:	460b      	mov	r3, r1
 800b6b8:	4630      	mov	r0, r6
 800b6ba:	4639      	mov	r1, r7
 800b6bc:	f7f4 fde4 	bl	8000288 <__aeabi_dsub>
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b6c8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b6cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6ce:	ea46 060a 	orr.w	r6, r6, sl
 800b6d2:	431e      	orrs	r6, r3
 800b6d4:	d06f      	beq.n	800b7b6 <_strtod_l+0xb86>
 800b6d6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b710 <_strtod_l+0xae0>)
 800b6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6dc:	f7f5 f9fe 	bl	8000adc <__aeabi_dcmplt>
 800b6e0:	2800      	cmp	r0, #0
 800b6e2:	f47f acd3 	bne.w	800b08c <_strtod_l+0x45c>
 800b6e6:	a30c      	add	r3, pc, #48	@ (adr r3, 800b718 <_strtod_l+0xae8>)
 800b6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b6f0:	f7f5 fa12 	bl	8000b18 <__aeabi_dcmpgt>
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	d093      	beq.n	800b620 <_strtod_l+0x9f0>
 800b6f8:	e4c8      	b.n	800b08c <_strtod_l+0x45c>
 800b6fa:	bf00      	nop
 800b6fc:	f3af 8000 	nop.w
 800b700:	00000000 	.word	0x00000000
 800b704:	bff00000 	.word	0xbff00000
 800b708:	00000000 	.word	0x00000000
 800b70c:	3ff00000 	.word	0x3ff00000
 800b710:	94a03595 	.word	0x94a03595
 800b714:	3fdfffff 	.word	0x3fdfffff
 800b718:	35afe535 	.word	0x35afe535
 800b71c:	3fe00000 	.word	0x3fe00000
 800b720:	000fffff 	.word	0x000fffff
 800b724:	7ff00000 	.word	0x7ff00000
 800b728:	7fefffff 	.word	0x7fefffff
 800b72c:	3ff00000 	.word	0x3ff00000
 800b730:	3fe00000 	.word	0x3fe00000
 800b734:	7fe00000 	.word	0x7fe00000
 800b738:	7c9fffff 	.word	0x7c9fffff
 800b73c:	9b08      	ldr	r3, [sp, #32]
 800b73e:	b323      	cbz	r3, 800b78a <_strtod_l+0xb5a>
 800b740:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b744:	d821      	bhi.n	800b78a <_strtod_l+0xb5a>
 800b746:	a328      	add	r3, pc, #160	@ (adr r3, 800b7e8 <_strtod_l+0xbb8>)
 800b748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b74c:	4630      	mov	r0, r6
 800b74e:	4639      	mov	r1, r7
 800b750:	f7f5 f9ce 	bl	8000af0 <__aeabi_dcmple>
 800b754:	b1a0      	cbz	r0, 800b780 <_strtod_l+0xb50>
 800b756:	4639      	mov	r1, r7
 800b758:	4630      	mov	r0, r6
 800b75a:	f7f5 fa25 	bl	8000ba8 <__aeabi_d2uiz>
 800b75e:	2801      	cmp	r0, #1
 800b760:	bf38      	it	cc
 800b762:	2001      	movcc	r0, #1
 800b764:	f7f4 fece 	bl	8000504 <__aeabi_ui2d>
 800b768:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b76a:	4606      	mov	r6, r0
 800b76c:	460f      	mov	r7, r1
 800b76e:	b9fb      	cbnz	r3, 800b7b0 <_strtod_l+0xb80>
 800b770:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b774:	9014      	str	r0, [sp, #80]	@ 0x50
 800b776:	9315      	str	r3, [sp, #84]	@ 0x54
 800b778:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b77c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b780:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b782:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b786:	1b5b      	subs	r3, r3, r5
 800b788:	9311      	str	r3, [sp, #68]	@ 0x44
 800b78a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b78e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b792:	f7ff f8ef 	bl	800a974 <__ulp>
 800b796:	4650      	mov	r0, sl
 800b798:	ec53 2b10 	vmov	r2, r3, d0
 800b79c:	4659      	mov	r1, fp
 800b79e:	f7f4 ff2b 	bl	80005f8 <__aeabi_dmul>
 800b7a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b7a6:	f7f4 fd71 	bl	800028c <__adddf3>
 800b7aa:	4682      	mov	sl, r0
 800b7ac:	468b      	mov	fp, r1
 800b7ae:	e770      	b.n	800b692 <_strtod_l+0xa62>
 800b7b0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b7b4:	e7e0      	b.n	800b778 <_strtod_l+0xb48>
 800b7b6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b7f0 <_strtod_l+0xbc0>)
 800b7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7bc:	f7f5 f98e 	bl	8000adc <__aeabi_dcmplt>
 800b7c0:	e798      	b.n	800b6f4 <_strtod_l+0xac4>
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	930e      	str	r3, [sp, #56]	@ 0x38
 800b7c6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b7c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b7ca:	6013      	str	r3, [r2, #0]
 800b7cc:	f7ff ba6d 	b.w	800acaa <_strtod_l+0x7a>
 800b7d0:	2a65      	cmp	r2, #101	@ 0x65
 800b7d2:	f43f ab68 	beq.w	800aea6 <_strtod_l+0x276>
 800b7d6:	2a45      	cmp	r2, #69	@ 0x45
 800b7d8:	f43f ab65 	beq.w	800aea6 <_strtod_l+0x276>
 800b7dc:	2301      	movs	r3, #1
 800b7de:	f7ff bba0 	b.w	800af22 <_strtod_l+0x2f2>
 800b7e2:	bf00      	nop
 800b7e4:	f3af 8000 	nop.w
 800b7e8:	ffc00000 	.word	0xffc00000
 800b7ec:	41dfffff 	.word	0x41dfffff
 800b7f0:	94a03595 	.word	0x94a03595
 800b7f4:	3fcfffff 	.word	0x3fcfffff

0800b7f8 <_strtod_r>:
 800b7f8:	4b01      	ldr	r3, [pc, #4]	@ (800b800 <_strtod_r+0x8>)
 800b7fa:	f7ff ba19 	b.w	800ac30 <_strtod_l>
 800b7fe:	bf00      	nop
 800b800:	200000a8 	.word	0x200000a8

0800b804 <__ssputs_r>:
 800b804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b808:	688e      	ldr	r6, [r1, #8]
 800b80a:	461f      	mov	r7, r3
 800b80c:	42be      	cmp	r6, r7
 800b80e:	680b      	ldr	r3, [r1, #0]
 800b810:	4682      	mov	sl, r0
 800b812:	460c      	mov	r4, r1
 800b814:	4690      	mov	r8, r2
 800b816:	d82d      	bhi.n	800b874 <__ssputs_r+0x70>
 800b818:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b81c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b820:	d026      	beq.n	800b870 <__ssputs_r+0x6c>
 800b822:	6965      	ldr	r5, [r4, #20]
 800b824:	6909      	ldr	r1, [r1, #16]
 800b826:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b82a:	eba3 0901 	sub.w	r9, r3, r1
 800b82e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b832:	1c7b      	adds	r3, r7, #1
 800b834:	444b      	add	r3, r9
 800b836:	106d      	asrs	r5, r5, #1
 800b838:	429d      	cmp	r5, r3
 800b83a:	bf38      	it	cc
 800b83c:	461d      	movcc	r5, r3
 800b83e:	0553      	lsls	r3, r2, #21
 800b840:	d527      	bpl.n	800b892 <__ssputs_r+0x8e>
 800b842:	4629      	mov	r1, r5
 800b844:	f7fc fc32 	bl	80080ac <_malloc_r>
 800b848:	4606      	mov	r6, r0
 800b84a:	b360      	cbz	r0, 800b8a6 <__ssputs_r+0xa2>
 800b84c:	6921      	ldr	r1, [r4, #16]
 800b84e:	464a      	mov	r2, r9
 800b850:	f7fd fe6d 	bl	800952e <memcpy>
 800b854:	89a3      	ldrh	r3, [r4, #12]
 800b856:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b85a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b85e:	81a3      	strh	r3, [r4, #12]
 800b860:	6126      	str	r6, [r4, #16]
 800b862:	6165      	str	r5, [r4, #20]
 800b864:	444e      	add	r6, r9
 800b866:	eba5 0509 	sub.w	r5, r5, r9
 800b86a:	6026      	str	r6, [r4, #0]
 800b86c:	60a5      	str	r5, [r4, #8]
 800b86e:	463e      	mov	r6, r7
 800b870:	42be      	cmp	r6, r7
 800b872:	d900      	bls.n	800b876 <__ssputs_r+0x72>
 800b874:	463e      	mov	r6, r7
 800b876:	6820      	ldr	r0, [r4, #0]
 800b878:	4632      	mov	r2, r6
 800b87a:	4641      	mov	r1, r8
 800b87c:	f7fd fd9c 	bl	80093b8 <memmove>
 800b880:	68a3      	ldr	r3, [r4, #8]
 800b882:	1b9b      	subs	r3, r3, r6
 800b884:	60a3      	str	r3, [r4, #8]
 800b886:	6823      	ldr	r3, [r4, #0]
 800b888:	4433      	add	r3, r6
 800b88a:	6023      	str	r3, [r4, #0]
 800b88c:	2000      	movs	r0, #0
 800b88e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b892:	462a      	mov	r2, r5
 800b894:	f000 fdc5 	bl	800c422 <_realloc_r>
 800b898:	4606      	mov	r6, r0
 800b89a:	2800      	cmp	r0, #0
 800b89c:	d1e0      	bne.n	800b860 <__ssputs_r+0x5c>
 800b89e:	6921      	ldr	r1, [r4, #16]
 800b8a0:	4650      	mov	r0, sl
 800b8a2:	f7fe fcb1 	bl	800a208 <_free_r>
 800b8a6:	230c      	movs	r3, #12
 800b8a8:	f8ca 3000 	str.w	r3, [sl]
 800b8ac:	89a3      	ldrh	r3, [r4, #12]
 800b8ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8b2:	81a3      	strh	r3, [r4, #12]
 800b8b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b8b8:	e7e9      	b.n	800b88e <__ssputs_r+0x8a>
	...

0800b8bc <_svfiprintf_r>:
 800b8bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8c0:	4698      	mov	r8, r3
 800b8c2:	898b      	ldrh	r3, [r1, #12]
 800b8c4:	061b      	lsls	r3, r3, #24
 800b8c6:	b09d      	sub	sp, #116	@ 0x74
 800b8c8:	4607      	mov	r7, r0
 800b8ca:	460d      	mov	r5, r1
 800b8cc:	4614      	mov	r4, r2
 800b8ce:	d510      	bpl.n	800b8f2 <_svfiprintf_r+0x36>
 800b8d0:	690b      	ldr	r3, [r1, #16]
 800b8d2:	b973      	cbnz	r3, 800b8f2 <_svfiprintf_r+0x36>
 800b8d4:	2140      	movs	r1, #64	@ 0x40
 800b8d6:	f7fc fbe9 	bl	80080ac <_malloc_r>
 800b8da:	6028      	str	r0, [r5, #0]
 800b8dc:	6128      	str	r0, [r5, #16]
 800b8de:	b930      	cbnz	r0, 800b8ee <_svfiprintf_r+0x32>
 800b8e0:	230c      	movs	r3, #12
 800b8e2:	603b      	str	r3, [r7, #0]
 800b8e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b8e8:	b01d      	add	sp, #116	@ 0x74
 800b8ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8ee:	2340      	movs	r3, #64	@ 0x40
 800b8f0:	616b      	str	r3, [r5, #20]
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8f6:	2320      	movs	r3, #32
 800b8f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b8fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b900:	2330      	movs	r3, #48	@ 0x30
 800b902:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800baa0 <_svfiprintf_r+0x1e4>
 800b906:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b90a:	f04f 0901 	mov.w	r9, #1
 800b90e:	4623      	mov	r3, r4
 800b910:	469a      	mov	sl, r3
 800b912:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b916:	b10a      	cbz	r2, 800b91c <_svfiprintf_r+0x60>
 800b918:	2a25      	cmp	r2, #37	@ 0x25
 800b91a:	d1f9      	bne.n	800b910 <_svfiprintf_r+0x54>
 800b91c:	ebba 0b04 	subs.w	fp, sl, r4
 800b920:	d00b      	beq.n	800b93a <_svfiprintf_r+0x7e>
 800b922:	465b      	mov	r3, fp
 800b924:	4622      	mov	r2, r4
 800b926:	4629      	mov	r1, r5
 800b928:	4638      	mov	r0, r7
 800b92a:	f7ff ff6b 	bl	800b804 <__ssputs_r>
 800b92e:	3001      	adds	r0, #1
 800b930:	f000 80a7 	beq.w	800ba82 <_svfiprintf_r+0x1c6>
 800b934:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b936:	445a      	add	r2, fp
 800b938:	9209      	str	r2, [sp, #36]	@ 0x24
 800b93a:	f89a 3000 	ldrb.w	r3, [sl]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	f000 809f 	beq.w	800ba82 <_svfiprintf_r+0x1c6>
 800b944:	2300      	movs	r3, #0
 800b946:	f04f 32ff 	mov.w	r2, #4294967295
 800b94a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b94e:	f10a 0a01 	add.w	sl, sl, #1
 800b952:	9304      	str	r3, [sp, #16]
 800b954:	9307      	str	r3, [sp, #28]
 800b956:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b95a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b95c:	4654      	mov	r4, sl
 800b95e:	2205      	movs	r2, #5
 800b960:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b964:	484e      	ldr	r0, [pc, #312]	@ (800baa0 <_svfiprintf_r+0x1e4>)
 800b966:	f7f4 fc33 	bl	80001d0 <memchr>
 800b96a:	9a04      	ldr	r2, [sp, #16]
 800b96c:	b9d8      	cbnz	r0, 800b9a6 <_svfiprintf_r+0xea>
 800b96e:	06d0      	lsls	r0, r2, #27
 800b970:	bf44      	itt	mi
 800b972:	2320      	movmi	r3, #32
 800b974:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b978:	0711      	lsls	r1, r2, #28
 800b97a:	bf44      	itt	mi
 800b97c:	232b      	movmi	r3, #43	@ 0x2b
 800b97e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b982:	f89a 3000 	ldrb.w	r3, [sl]
 800b986:	2b2a      	cmp	r3, #42	@ 0x2a
 800b988:	d015      	beq.n	800b9b6 <_svfiprintf_r+0xfa>
 800b98a:	9a07      	ldr	r2, [sp, #28]
 800b98c:	4654      	mov	r4, sl
 800b98e:	2000      	movs	r0, #0
 800b990:	f04f 0c0a 	mov.w	ip, #10
 800b994:	4621      	mov	r1, r4
 800b996:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b99a:	3b30      	subs	r3, #48	@ 0x30
 800b99c:	2b09      	cmp	r3, #9
 800b99e:	d94b      	bls.n	800ba38 <_svfiprintf_r+0x17c>
 800b9a0:	b1b0      	cbz	r0, 800b9d0 <_svfiprintf_r+0x114>
 800b9a2:	9207      	str	r2, [sp, #28]
 800b9a4:	e014      	b.n	800b9d0 <_svfiprintf_r+0x114>
 800b9a6:	eba0 0308 	sub.w	r3, r0, r8
 800b9aa:	fa09 f303 	lsl.w	r3, r9, r3
 800b9ae:	4313      	orrs	r3, r2
 800b9b0:	9304      	str	r3, [sp, #16]
 800b9b2:	46a2      	mov	sl, r4
 800b9b4:	e7d2      	b.n	800b95c <_svfiprintf_r+0xa0>
 800b9b6:	9b03      	ldr	r3, [sp, #12]
 800b9b8:	1d19      	adds	r1, r3, #4
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	9103      	str	r1, [sp, #12]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	bfbb      	ittet	lt
 800b9c2:	425b      	neglt	r3, r3
 800b9c4:	f042 0202 	orrlt.w	r2, r2, #2
 800b9c8:	9307      	strge	r3, [sp, #28]
 800b9ca:	9307      	strlt	r3, [sp, #28]
 800b9cc:	bfb8      	it	lt
 800b9ce:	9204      	strlt	r2, [sp, #16]
 800b9d0:	7823      	ldrb	r3, [r4, #0]
 800b9d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b9d4:	d10a      	bne.n	800b9ec <_svfiprintf_r+0x130>
 800b9d6:	7863      	ldrb	r3, [r4, #1]
 800b9d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9da:	d132      	bne.n	800ba42 <_svfiprintf_r+0x186>
 800b9dc:	9b03      	ldr	r3, [sp, #12]
 800b9de:	1d1a      	adds	r2, r3, #4
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	9203      	str	r2, [sp, #12]
 800b9e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b9e8:	3402      	adds	r4, #2
 800b9ea:	9305      	str	r3, [sp, #20]
 800b9ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bab0 <_svfiprintf_r+0x1f4>
 800b9f0:	7821      	ldrb	r1, [r4, #0]
 800b9f2:	2203      	movs	r2, #3
 800b9f4:	4650      	mov	r0, sl
 800b9f6:	f7f4 fbeb 	bl	80001d0 <memchr>
 800b9fa:	b138      	cbz	r0, 800ba0c <_svfiprintf_r+0x150>
 800b9fc:	9b04      	ldr	r3, [sp, #16]
 800b9fe:	eba0 000a 	sub.w	r0, r0, sl
 800ba02:	2240      	movs	r2, #64	@ 0x40
 800ba04:	4082      	lsls	r2, r0
 800ba06:	4313      	orrs	r3, r2
 800ba08:	3401      	adds	r4, #1
 800ba0a:	9304      	str	r3, [sp, #16]
 800ba0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba10:	4824      	ldr	r0, [pc, #144]	@ (800baa4 <_svfiprintf_r+0x1e8>)
 800ba12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ba16:	2206      	movs	r2, #6
 800ba18:	f7f4 fbda 	bl	80001d0 <memchr>
 800ba1c:	2800      	cmp	r0, #0
 800ba1e:	d036      	beq.n	800ba8e <_svfiprintf_r+0x1d2>
 800ba20:	4b21      	ldr	r3, [pc, #132]	@ (800baa8 <_svfiprintf_r+0x1ec>)
 800ba22:	bb1b      	cbnz	r3, 800ba6c <_svfiprintf_r+0x1b0>
 800ba24:	9b03      	ldr	r3, [sp, #12]
 800ba26:	3307      	adds	r3, #7
 800ba28:	f023 0307 	bic.w	r3, r3, #7
 800ba2c:	3308      	adds	r3, #8
 800ba2e:	9303      	str	r3, [sp, #12]
 800ba30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba32:	4433      	add	r3, r6
 800ba34:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba36:	e76a      	b.n	800b90e <_svfiprintf_r+0x52>
 800ba38:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba3c:	460c      	mov	r4, r1
 800ba3e:	2001      	movs	r0, #1
 800ba40:	e7a8      	b.n	800b994 <_svfiprintf_r+0xd8>
 800ba42:	2300      	movs	r3, #0
 800ba44:	3401      	adds	r4, #1
 800ba46:	9305      	str	r3, [sp, #20]
 800ba48:	4619      	mov	r1, r3
 800ba4a:	f04f 0c0a 	mov.w	ip, #10
 800ba4e:	4620      	mov	r0, r4
 800ba50:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba54:	3a30      	subs	r2, #48	@ 0x30
 800ba56:	2a09      	cmp	r2, #9
 800ba58:	d903      	bls.n	800ba62 <_svfiprintf_r+0x1a6>
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d0c6      	beq.n	800b9ec <_svfiprintf_r+0x130>
 800ba5e:	9105      	str	r1, [sp, #20]
 800ba60:	e7c4      	b.n	800b9ec <_svfiprintf_r+0x130>
 800ba62:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba66:	4604      	mov	r4, r0
 800ba68:	2301      	movs	r3, #1
 800ba6a:	e7f0      	b.n	800ba4e <_svfiprintf_r+0x192>
 800ba6c:	ab03      	add	r3, sp, #12
 800ba6e:	9300      	str	r3, [sp, #0]
 800ba70:	462a      	mov	r2, r5
 800ba72:	4b0e      	ldr	r3, [pc, #56]	@ (800baac <_svfiprintf_r+0x1f0>)
 800ba74:	a904      	add	r1, sp, #16
 800ba76:	4638      	mov	r0, r7
 800ba78:	f7fc fcc0 	bl	80083fc <_printf_float>
 800ba7c:	1c42      	adds	r2, r0, #1
 800ba7e:	4606      	mov	r6, r0
 800ba80:	d1d6      	bne.n	800ba30 <_svfiprintf_r+0x174>
 800ba82:	89ab      	ldrh	r3, [r5, #12]
 800ba84:	065b      	lsls	r3, r3, #25
 800ba86:	f53f af2d 	bmi.w	800b8e4 <_svfiprintf_r+0x28>
 800ba8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba8c:	e72c      	b.n	800b8e8 <_svfiprintf_r+0x2c>
 800ba8e:	ab03      	add	r3, sp, #12
 800ba90:	9300      	str	r3, [sp, #0]
 800ba92:	462a      	mov	r2, r5
 800ba94:	4b05      	ldr	r3, [pc, #20]	@ (800baac <_svfiprintf_r+0x1f0>)
 800ba96:	a904      	add	r1, sp, #16
 800ba98:	4638      	mov	r0, r7
 800ba9a:	f7fc ff47 	bl	800892c <_printf_i>
 800ba9e:	e7ed      	b.n	800ba7c <_svfiprintf_r+0x1c0>
 800baa0:	0800ca82 	.word	0x0800ca82
 800baa4:	0800ca8c 	.word	0x0800ca8c
 800baa8:	080083fd 	.word	0x080083fd
 800baac:	0800b805 	.word	0x0800b805
 800bab0:	0800ca88 	.word	0x0800ca88

0800bab4 <__sflush_r>:
 800bab4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800babc:	0716      	lsls	r6, r2, #28
 800babe:	4605      	mov	r5, r0
 800bac0:	460c      	mov	r4, r1
 800bac2:	d454      	bmi.n	800bb6e <__sflush_r+0xba>
 800bac4:	684b      	ldr	r3, [r1, #4]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	dc02      	bgt.n	800bad0 <__sflush_r+0x1c>
 800baca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bacc:	2b00      	cmp	r3, #0
 800bace:	dd48      	ble.n	800bb62 <__sflush_r+0xae>
 800bad0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bad2:	2e00      	cmp	r6, #0
 800bad4:	d045      	beq.n	800bb62 <__sflush_r+0xae>
 800bad6:	2300      	movs	r3, #0
 800bad8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800badc:	682f      	ldr	r7, [r5, #0]
 800bade:	6a21      	ldr	r1, [r4, #32]
 800bae0:	602b      	str	r3, [r5, #0]
 800bae2:	d030      	beq.n	800bb46 <__sflush_r+0x92>
 800bae4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bae6:	89a3      	ldrh	r3, [r4, #12]
 800bae8:	0759      	lsls	r1, r3, #29
 800baea:	d505      	bpl.n	800baf8 <__sflush_r+0x44>
 800baec:	6863      	ldr	r3, [r4, #4]
 800baee:	1ad2      	subs	r2, r2, r3
 800baf0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800baf2:	b10b      	cbz	r3, 800baf8 <__sflush_r+0x44>
 800baf4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800baf6:	1ad2      	subs	r2, r2, r3
 800baf8:	2300      	movs	r3, #0
 800bafa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bafc:	6a21      	ldr	r1, [r4, #32]
 800bafe:	4628      	mov	r0, r5
 800bb00:	47b0      	blx	r6
 800bb02:	1c43      	adds	r3, r0, #1
 800bb04:	89a3      	ldrh	r3, [r4, #12]
 800bb06:	d106      	bne.n	800bb16 <__sflush_r+0x62>
 800bb08:	6829      	ldr	r1, [r5, #0]
 800bb0a:	291d      	cmp	r1, #29
 800bb0c:	d82b      	bhi.n	800bb66 <__sflush_r+0xb2>
 800bb0e:	4a2a      	ldr	r2, [pc, #168]	@ (800bbb8 <__sflush_r+0x104>)
 800bb10:	40ca      	lsrs	r2, r1
 800bb12:	07d6      	lsls	r6, r2, #31
 800bb14:	d527      	bpl.n	800bb66 <__sflush_r+0xb2>
 800bb16:	2200      	movs	r2, #0
 800bb18:	6062      	str	r2, [r4, #4]
 800bb1a:	04d9      	lsls	r1, r3, #19
 800bb1c:	6922      	ldr	r2, [r4, #16]
 800bb1e:	6022      	str	r2, [r4, #0]
 800bb20:	d504      	bpl.n	800bb2c <__sflush_r+0x78>
 800bb22:	1c42      	adds	r2, r0, #1
 800bb24:	d101      	bne.n	800bb2a <__sflush_r+0x76>
 800bb26:	682b      	ldr	r3, [r5, #0]
 800bb28:	b903      	cbnz	r3, 800bb2c <__sflush_r+0x78>
 800bb2a:	6560      	str	r0, [r4, #84]	@ 0x54
 800bb2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb2e:	602f      	str	r7, [r5, #0]
 800bb30:	b1b9      	cbz	r1, 800bb62 <__sflush_r+0xae>
 800bb32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bb36:	4299      	cmp	r1, r3
 800bb38:	d002      	beq.n	800bb40 <__sflush_r+0x8c>
 800bb3a:	4628      	mov	r0, r5
 800bb3c:	f7fe fb64 	bl	800a208 <_free_r>
 800bb40:	2300      	movs	r3, #0
 800bb42:	6363      	str	r3, [r4, #52]	@ 0x34
 800bb44:	e00d      	b.n	800bb62 <__sflush_r+0xae>
 800bb46:	2301      	movs	r3, #1
 800bb48:	4628      	mov	r0, r5
 800bb4a:	47b0      	blx	r6
 800bb4c:	4602      	mov	r2, r0
 800bb4e:	1c50      	adds	r0, r2, #1
 800bb50:	d1c9      	bne.n	800bae6 <__sflush_r+0x32>
 800bb52:	682b      	ldr	r3, [r5, #0]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d0c6      	beq.n	800bae6 <__sflush_r+0x32>
 800bb58:	2b1d      	cmp	r3, #29
 800bb5a:	d001      	beq.n	800bb60 <__sflush_r+0xac>
 800bb5c:	2b16      	cmp	r3, #22
 800bb5e:	d11e      	bne.n	800bb9e <__sflush_r+0xea>
 800bb60:	602f      	str	r7, [r5, #0]
 800bb62:	2000      	movs	r0, #0
 800bb64:	e022      	b.n	800bbac <__sflush_r+0xf8>
 800bb66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb6a:	b21b      	sxth	r3, r3
 800bb6c:	e01b      	b.n	800bba6 <__sflush_r+0xf2>
 800bb6e:	690f      	ldr	r7, [r1, #16]
 800bb70:	2f00      	cmp	r7, #0
 800bb72:	d0f6      	beq.n	800bb62 <__sflush_r+0xae>
 800bb74:	0793      	lsls	r3, r2, #30
 800bb76:	680e      	ldr	r6, [r1, #0]
 800bb78:	bf08      	it	eq
 800bb7a:	694b      	ldreq	r3, [r1, #20]
 800bb7c:	600f      	str	r7, [r1, #0]
 800bb7e:	bf18      	it	ne
 800bb80:	2300      	movne	r3, #0
 800bb82:	eba6 0807 	sub.w	r8, r6, r7
 800bb86:	608b      	str	r3, [r1, #8]
 800bb88:	f1b8 0f00 	cmp.w	r8, #0
 800bb8c:	dde9      	ble.n	800bb62 <__sflush_r+0xae>
 800bb8e:	6a21      	ldr	r1, [r4, #32]
 800bb90:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bb92:	4643      	mov	r3, r8
 800bb94:	463a      	mov	r2, r7
 800bb96:	4628      	mov	r0, r5
 800bb98:	47b0      	blx	r6
 800bb9a:	2800      	cmp	r0, #0
 800bb9c:	dc08      	bgt.n	800bbb0 <__sflush_r+0xfc>
 800bb9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bba6:	81a3      	strh	r3, [r4, #12]
 800bba8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbb0:	4407      	add	r7, r0
 800bbb2:	eba8 0800 	sub.w	r8, r8, r0
 800bbb6:	e7e7      	b.n	800bb88 <__sflush_r+0xd4>
 800bbb8:	20400001 	.word	0x20400001

0800bbbc <_fflush_r>:
 800bbbc:	b538      	push	{r3, r4, r5, lr}
 800bbbe:	690b      	ldr	r3, [r1, #16]
 800bbc0:	4605      	mov	r5, r0
 800bbc2:	460c      	mov	r4, r1
 800bbc4:	b913      	cbnz	r3, 800bbcc <_fflush_r+0x10>
 800bbc6:	2500      	movs	r5, #0
 800bbc8:	4628      	mov	r0, r5
 800bbca:	bd38      	pop	{r3, r4, r5, pc}
 800bbcc:	b118      	cbz	r0, 800bbd6 <_fflush_r+0x1a>
 800bbce:	6a03      	ldr	r3, [r0, #32]
 800bbd0:	b90b      	cbnz	r3, 800bbd6 <_fflush_r+0x1a>
 800bbd2:	f7fd fa63 	bl	800909c <__sinit>
 800bbd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d0f3      	beq.n	800bbc6 <_fflush_r+0xa>
 800bbde:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bbe0:	07d0      	lsls	r0, r2, #31
 800bbe2:	d404      	bmi.n	800bbee <_fflush_r+0x32>
 800bbe4:	0599      	lsls	r1, r3, #22
 800bbe6:	d402      	bmi.n	800bbee <_fflush_r+0x32>
 800bbe8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbea:	f7fd fc9e 	bl	800952a <__retarget_lock_acquire_recursive>
 800bbee:	4628      	mov	r0, r5
 800bbf0:	4621      	mov	r1, r4
 800bbf2:	f7ff ff5f 	bl	800bab4 <__sflush_r>
 800bbf6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bbf8:	07da      	lsls	r2, r3, #31
 800bbfa:	4605      	mov	r5, r0
 800bbfc:	d4e4      	bmi.n	800bbc8 <_fflush_r+0xc>
 800bbfe:	89a3      	ldrh	r3, [r4, #12]
 800bc00:	059b      	lsls	r3, r3, #22
 800bc02:	d4e1      	bmi.n	800bbc8 <_fflush_r+0xc>
 800bc04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc06:	f7fd fc91 	bl	800952c <__retarget_lock_release_recursive>
 800bc0a:	e7dd      	b.n	800bbc8 <_fflush_r+0xc>

0800bc0c <__swhatbuf_r>:
 800bc0c:	b570      	push	{r4, r5, r6, lr}
 800bc0e:	460c      	mov	r4, r1
 800bc10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc14:	2900      	cmp	r1, #0
 800bc16:	b096      	sub	sp, #88	@ 0x58
 800bc18:	4615      	mov	r5, r2
 800bc1a:	461e      	mov	r6, r3
 800bc1c:	da0d      	bge.n	800bc3a <__swhatbuf_r+0x2e>
 800bc1e:	89a3      	ldrh	r3, [r4, #12]
 800bc20:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bc24:	f04f 0100 	mov.w	r1, #0
 800bc28:	bf14      	ite	ne
 800bc2a:	2340      	movne	r3, #64	@ 0x40
 800bc2c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bc30:	2000      	movs	r0, #0
 800bc32:	6031      	str	r1, [r6, #0]
 800bc34:	602b      	str	r3, [r5, #0]
 800bc36:	b016      	add	sp, #88	@ 0x58
 800bc38:	bd70      	pop	{r4, r5, r6, pc}
 800bc3a:	466a      	mov	r2, sp
 800bc3c:	f000 f848 	bl	800bcd0 <_fstat_r>
 800bc40:	2800      	cmp	r0, #0
 800bc42:	dbec      	blt.n	800bc1e <__swhatbuf_r+0x12>
 800bc44:	9901      	ldr	r1, [sp, #4]
 800bc46:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bc4a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bc4e:	4259      	negs	r1, r3
 800bc50:	4159      	adcs	r1, r3
 800bc52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bc56:	e7eb      	b.n	800bc30 <__swhatbuf_r+0x24>

0800bc58 <__smakebuf_r>:
 800bc58:	898b      	ldrh	r3, [r1, #12]
 800bc5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc5c:	079d      	lsls	r5, r3, #30
 800bc5e:	4606      	mov	r6, r0
 800bc60:	460c      	mov	r4, r1
 800bc62:	d507      	bpl.n	800bc74 <__smakebuf_r+0x1c>
 800bc64:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bc68:	6023      	str	r3, [r4, #0]
 800bc6a:	6123      	str	r3, [r4, #16]
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	6163      	str	r3, [r4, #20]
 800bc70:	b003      	add	sp, #12
 800bc72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc74:	ab01      	add	r3, sp, #4
 800bc76:	466a      	mov	r2, sp
 800bc78:	f7ff ffc8 	bl	800bc0c <__swhatbuf_r>
 800bc7c:	9f00      	ldr	r7, [sp, #0]
 800bc7e:	4605      	mov	r5, r0
 800bc80:	4639      	mov	r1, r7
 800bc82:	4630      	mov	r0, r6
 800bc84:	f7fc fa12 	bl	80080ac <_malloc_r>
 800bc88:	b948      	cbnz	r0, 800bc9e <__smakebuf_r+0x46>
 800bc8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc8e:	059a      	lsls	r2, r3, #22
 800bc90:	d4ee      	bmi.n	800bc70 <__smakebuf_r+0x18>
 800bc92:	f023 0303 	bic.w	r3, r3, #3
 800bc96:	f043 0302 	orr.w	r3, r3, #2
 800bc9a:	81a3      	strh	r3, [r4, #12]
 800bc9c:	e7e2      	b.n	800bc64 <__smakebuf_r+0xc>
 800bc9e:	89a3      	ldrh	r3, [r4, #12]
 800bca0:	6020      	str	r0, [r4, #0]
 800bca2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bca6:	81a3      	strh	r3, [r4, #12]
 800bca8:	9b01      	ldr	r3, [sp, #4]
 800bcaa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bcae:	b15b      	cbz	r3, 800bcc8 <__smakebuf_r+0x70>
 800bcb0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bcb4:	4630      	mov	r0, r6
 800bcb6:	f000 f81d 	bl	800bcf4 <_isatty_r>
 800bcba:	b128      	cbz	r0, 800bcc8 <__smakebuf_r+0x70>
 800bcbc:	89a3      	ldrh	r3, [r4, #12]
 800bcbe:	f023 0303 	bic.w	r3, r3, #3
 800bcc2:	f043 0301 	orr.w	r3, r3, #1
 800bcc6:	81a3      	strh	r3, [r4, #12]
 800bcc8:	89a3      	ldrh	r3, [r4, #12]
 800bcca:	431d      	orrs	r5, r3
 800bccc:	81a5      	strh	r5, [r4, #12]
 800bcce:	e7cf      	b.n	800bc70 <__smakebuf_r+0x18>

0800bcd0 <_fstat_r>:
 800bcd0:	b538      	push	{r3, r4, r5, lr}
 800bcd2:	4d07      	ldr	r5, [pc, #28]	@ (800bcf0 <_fstat_r+0x20>)
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	4604      	mov	r4, r0
 800bcd8:	4608      	mov	r0, r1
 800bcda:	4611      	mov	r1, r2
 800bcdc:	602b      	str	r3, [r5, #0]
 800bcde:	f7f6 f9ad 	bl	800203c <_fstat>
 800bce2:	1c43      	adds	r3, r0, #1
 800bce4:	d102      	bne.n	800bcec <_fstat_r+0x1c>
 800bce6:	682b      	ldr	r3, [r5, #0]
 800bce8:	b103      	cbz	r3, 800bcec <_fstat_r+0x1c>
 800bcea:	6023      	str	r3, [r4, #0]
 800bcec:	bd38      	pop	{r3, r4, r5, pc}
 800bcee:	bf00      	nop
 800bcf0:	20000c9c 	.word	0x20000c9c

0800bcf4 <_isatty_r>:
 800bcf4:	b538      	push	{r3, r4, r5, lr}
 800bcf6:	4d06      	ldr	r5, [pc, #24]	@ (800bd10 <_isatty_r+0x1c>)
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	4604      	mov	r4, r0
 800bcfc:	4608      	mov	r0, r1
 800bcfe:	602b      	str	r3, [r5, #0]
 800bd00:	f7f6 f9ac 	bl	800205c <_isatty>
 800bd04:	1c43      	adds	r3, r0, #1
 800bd06:	d102      	bne.n	800bd0e <_isatty_r+0x1a>
 800bd08:	682b      	ldr	r3, [r5, #0]
 800bd0a:	b103      	cbz	r3, 800bd0e <_isatty_r+0x1a>
 800bd0c:	6023      	str	r3, [r4, #0]
 800bd0e:	bd38      	pop	{r3, r4, r5, pc}
 800bd10:	20000c9c 	.word	0x20000c9c
 800bd14:	00000000 	.word	0x00000000

0800bd18 <nan>:
 800bd18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bd20 <nan+0x8>
 800bd1c:	4770      	bx	lr
 800bd1e:	bf00      	nop
 800bd20:	00000000 	.word	0x00000000
 800bd24:	7ff80000 	.word	0x7ff80000

0800bd28 <__assert_func>:
 800bd28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bd2a:	4614      	mov	r4, r2
 800bd2c:	461a      	mov	r2, r3
 800bd2e:	4b09      	ldr	r3, [pc, #36]	@ (800bd54 <__assert_func+0x2c>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	4605      	mov	r5, r0
 800bd34:	68d8      	ldr	r0, [r3, #12]
 800bd36:	b14c      	cbz	r4, 800bd4c <__assert_func+0x24>
 800bd38:	4b07      	ldr	r3, [pc, #28]	@ (800bd58 <__assert_func+0x30>)
 800bd3a:	9100      	str	r1, [sp, #0]
 800bd3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bd40:	4906      	ldr	r1, [pc, #24]	@ (800bd5c <__assert_func+0x34>)
 800bd42:	462b      	mov	r3, r5
 800bd44:	f000 fba8 	bl	800c498 <fiprintf>
 800bd48:	f000 fbb8 	bl	800c4bc <abort>
 800bd4c:	4b04      	ldr	r3, [pc, #16]	@ (800bd60 <__assert_func+0x38>)
 800bd4e:	461c      	mov	r4, r3
 800bd50:	e7f3      	b.n	800bd3a <__assert_func+0x12>
 800bd52:	bf00      	nop
 800bd54:	20000058 	.word	0x20000058
 800bd58:	0800ca9b 	.word	0x0800ca9b
 800bd5c:	0800caa8 	.word	0x0800caa8
 800bd60:	0800cad6 	.word	0x0800cad6

0800bd64 <_calloc_r>:
 800bd64:	b570      	push	{r4, r5, r6, lr}
 800bd66:	fba1 5402 	umull	r5, r4, r1, r2
 800bd6a:	b934      	cbnz	r4, 800bd7a <_calloc_r+0x16>
 800bd6c:	4629      	mov	r1, r5
 800bd6e:	f7fc f99d 	bl	80080ac <_malloc_r>
 800bd72:	4606      	mov	r6, r0
 800bd74:	b928      	cbnz	r0, 800bd82 <_calloc_r+0x1e>
 800bd76:	4630      	mov	r0, r6
 800bd78:	bd70      	pop	{r4, r5, r6, pc}
 800bd7a:	220c      	movs	r2, #12
 800bd7c:	6002      	str	r2, [r0, #0]
 800bd7e:	2600      	movs	r6, #0
 800bd80:	e7f9      	b.n	800bd76 <_calloc_r+0x12>
 800bd82:	462a      	mov	r2, r5
 800bd84:	4621      	mov	r1, r4
 800bd86:	f7fd fb31 	bl	80093ec <memset>
 800bd8a:	e7f4      	b.n	800bd76 <_calloc_r+0x12>

0800bd8c <rshift>:
 800bd8c:	6903      	ldr	r3, [r0, #16]
 800bd8e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bd92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd96:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bd9a:	f100 0414 	add.w	r4, r0, #20
 800bd9e:	dd45      	ble.n	800be2c <rshift+0xa0>
 800bda0:	f011 011f 	ands.w	r1, r1, #31
 800bda4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bda8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bdac:	d10c      	bne.n	800bdc8 <rshift+0x3c>
 800bdae:	f100 0710 	add.w	r7, r0, #16
 800bdb2:	4629      	mov	r1, r5
 800bdb4:	42b1      	cmp	r1, r6
 800bdb6:	d334      	bcc.n	800be22 <rshift+0x96>
 800bdb8:	1a9b      	subs	r3, r3, r2
 800bdba:	009b      	lsls	r3, r3, #2
 800bdbc:	1eea      	subs	r2, r5, #3
 800bdbe:	4296      	cmp	r6, r2
 800bdc0:	bf38      	it	cc
 800bdc2:	2300      	movcc	r3, #0
 800bdc4:	4423      	add	r3, r4
 800bdc6:	e015      	b.n	800bdf4 <rshift+0x68>
 800bdc8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bdcc:	f1c1 0820 	rsb	r8, r1, #32
 800bdd0:	40cf      	lsrs	r7, r1
 800bdd2:	f105 0e04 	add.w	lr, r5, #4
 800bdd6:	46a1      	mov	r9, r4
 800bdd8:	4576      	cmp	r6, lr
 800bdda:	46f4      	mov	ip, lr
 800bddc:	d815      	bhi.n	800be0a <rshift+0x7e>
 800bdde:	1a9a      	subs	r2, r3, r2
 800bde0:	0092      	lsls	r2, r2, #2
 800bde2:	3a04      	subs	r2, #4
 800bde4:	3501      	adds	r5, #1
 800bde6:	42ae      	cmp	r6, r5
 800bde8:	bf38      	it	cc
 800bdea:	2200      	movcc	r2, #0
 800bdec:	18a3      	adds	r3, r4, r2
 800bdee:	50a7      	str	r7, [r4, r2]
 800bdf0:	b107      	cbz	r7, 800bdf4 <rshift+0x68>
 800bdf2:	3304      	adds	r3, #4
 800bdf4:	1b1a      	subs	r2, r3, r4
 800bdf6:	42a3      	cmp	r3, r4
 800bdf8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bdfc:	bf08      	it	eq
 800bdfe:	2300      	moveq	r3, #0
 800be00:	6102      	str	r2, [r0, #16]
 800be02:	bf08      	it	eq
 800be04:	6143      	streq	r3, [r0, #20]
 800be06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be0a:	f8dc c000 	ldr.w	ip, [ip]
 800be0e:	fa0c fc08 	lsl.w	ip, ip, r8
 800be12:	ea4c 0707 	orr.w	r7, ip, r7
 800be16:	f849 7b04 	str.w	r7, [r9], #4
 800be1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800be1e:	40cf      	lsrs	r7, r1
 800be20:	e7da      	b.n	800bdd8 <rshift+0x4c>
 800be22:	f851 cb04 	ldr.w	ip, [r1], #4
 800be26:	f847 cf04 	str.w	ip, [r7, #4]!
 800be2a:	e7c3      	b.n	800bdb4 <rshift+0x28>
 800be2c:	4623      	mov	r3, r4
 800be2e:	e7e1      	b.n	800bdf4 <rshift+0x68>

0800be30 <__hexdig_fun>:
 800be30:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800be34:	2b09      	cmp	r3, #9
 800be36:	d802      	bhi.n	800be3e <__hexdig_fun+0xe>
 800be38:	3820      	subs	r0, #32
 800be3a:	b2c0      	uxtb	r0, r0
 800be3c:	4770      	bx	lr
 800be3e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800be42:	2b05      	cmp	r3, #5
 800be44:	d801      	bhi.n	800be4a <__hexdig_fun+0x1a>
 800be46:	3847      	subs	r0, #71	@ 0x47
 800be48:	e7f7      	b.n	800be3a <__hexdig_fun+0xa>
 800be4a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800be4e:	2b05      	cmp	r3, #5
 800be50:	d801      	bhi.n	800be56 <__hexdig_fun+0x26>
 800be52:	3827      	subs	r0, #39	@ 0x27
 800be54:	e7f1      	b.n	800be3a <__hexdig_fun+0xa>
 800be56:	2000      	movs	r0, #0
 800be58:	4770      	bx	lr
	...

0800be5c <__gethex>:
 800be5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be60:	b085      	sub	sp, #20
 800be62:	468a      	mov	sl, r1
 800be64:	9302      	str	r3, [sp, #8]
 800be66:	680b      	ldr	r3, [r1, #0]
 800be68:	9001      	str	r0, [sp, #4]
 800be6a:	4690      	mov	r8, r2
 800be6c:	1c9c      	adds	r4, r3, #2
 800be6e:	46a1      	mov	r9, r4
 800be70:	f814 0b01 	ldrb.w	r0, [r4], #1
 800be74:	2830      	cmp	r0, #48	@ 0x30
 800be76:	d0fa      	beq.n	800be6e <__gethex+0x12>
 800be78:	eba9 0303 	sub.w	r3, r9, r3
 800be7c:	f1a3 0b02 	sub.w	fp, r3, #2
 800be80:	f7ff ffd6 	bl	800be30 <__hexdig_fun>
 800be84:	4605      	mov	r5, r0
 800be86:	2800      	cmp	r0, #0
 800be88:	d168      	bne.n	800bf5c <__gethex+0x100>
 800be8a:	49a0      	ldr	r1, [pc, #640]	@ (800c10c <__gethex+0x2b0>)
 800be8c:	2201      	movs	r2, #1
 800be8e:	4648      	mov	r0, r9
 800be90:	f7fd fab4 	bl	80093fc <strncmp>
 800be94:	4607      	mov	r7, r0
 800be96:	2800      	cmp	r0, #0
 800be98:	d167      	bne.n	800bf6a <__gethex+0x10e>
 800be9a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800be9e:	4626      	mov	r6, r4
 800bea0:	f7ff ffc6 	bl	800be30 <__hexdig_fun>
 800bea4:	2800      	cmp	r0, #0
 800bea6:	d062      	beq.n	800bf6e <__gethex+0x112>
 800bea8:	4623      	mov	r3, r4
 800beaa:	7818      	ldrb	r0, [r3, #0]
 800beac:	2830      	cmp	r0, #48	@ 0x30
 800beae:	4699      	mov	r9, r3
 800beb0:	f103 0301 	add.w	r3, r3, #1
 800beb4:	d0f9      	beq.n	800beaa <__gethex+0x4e>
 800beb6:	f7ff ffbb 	bl	800be30 <__hexdig_fun>
 800beba:	fab0 f580 	clz	r5, r0
 800bebe:	096d      	lsrs	r5, r5, #5
 800bec0:	f04f 0b01 	mov.w	fp, #1
 800bec4:	464a      	mov	r2, r9
 800bec6:	4616      	mov	r6, r2
 800bec8:	3201      	adds	r2, #1
 800beca:	7830      	ldrb	r0, [r6, #0]
 800becc:	f7ff ffb0 	bl	800be30 <__hexdig_fun>
 800bed0:	2800      	cmp	r0, #0
 800bed2:	d1f8      	bne.n	800bec6 <__gethex+0x6a>
 800bed4:	498d      	ldr	r1, [pc, #564]	@ (800c10c <__gethex+0x2b0>)
 800bed6:	2201      	movs	r2, #1
 800bed8:	4630      	mov	r0, r6
 800beda:	f7fd fa8f 	bl	80093fc <strncmp>
 800bede:	2800      	cmp	r0, #0
 800bee0:	d13f      	bne.n	800bf62 <__gethex+0x106>
 800bee2:	b944      	cbnz	r4, 800bef6 <__gethex+0x9a>
 800bee4:	1c74      	adds	r4, r6, #1
 800bee6:	4622      	mov	r2, r4
 800bee8:	4616      	mov	r6, r2
 800beea:	3201      	adds	r2, #1
 800beec:	7830      	ldrb	r0, [r6, #0]
 800beee:	f7ff ff9f 	bl	800be30 <__hexdig_fun>
 800bef2:	2800      	cmp	r0, #0
 800bef4:	d1f8      	bne.n	800bee8 <__gethex+0x8c>
 800bef6:	1ba4      	subs	r4, r4, r6
 800bef8:	00a7      	lsls	r7, r4, #2
 800befa:	7833      	ldrb	r3, [r6, #0]
 800befc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bf00:	2b50      	cmp	r3, #80	@ 0x50
 800bf02:	d13e      	bne.n	800bf82 <__gethex+0x126>
 800bf04:	7873      	ldrb	r3, [r6, #1]
 800bf06:	2b2b      	cmp	r3, #43	@ 0x2b
 800bf08:	d033      	beq.n	800bf72 <__gethex+0x116>
 800bf0a:	2b2d      	cmp	r3, #45	@ 0x2d
 800bf0c:	d034      	beq.n	800bf78 <__gethex+0x11c>
 800bf0e:	1c71      	adds	r1, r6, #1
 800bf10:	2400      	movs	r4, #0
 800bf12:	7808      	ldrb	r0, [r1, #0]
 800bf14:	f7ff ff8c 	bl	800be30 <__hexdig_fun>
 800bf18:	1e43      	subs	r3, r0, #1
 800bf1a:	b2db      	uxtb	r3, r3
 800bf1c:	2b18      	cmp	r3, #24
 800bf1e:	d830      	bhi.n	800bf82 <__gethex+0x126>
 800bf20:	f1a0 0210 	sub.w	r2, r0, #16
 800bf24:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bf28:	f7ff ff82 	bl	800be30 <__hexdig_fun>
 800bf2c:	f100 3cff 	add.w	ip, r0, #4294967295
 800bf30:	fa5f fc8c 	uxtb.w	ip, ip
 800bf34:	f1bc 0f18 	cmp.w	ip, #24
 800bf38:	f04f 030a 	mov.w	r3, #10
 800bf3c:	d91e      	bls.n	800bf7c <__gethex+0x120>
 800bf3e:	b104      	cbz	r4, 800bf42 <__gethex+0xe6>
 800bf40:	4252      	negs	r2, r2
 800bf42:	4417      	add	r7, r2
 800bf44:	f8ca 1000 	str.w	r1, [sl]
 800bf48:	b1ed      	cbz	r5, 800bf86 <__gethex+0x12a>
 800bf4a:	f1bb 0f00 	cmp.w	fp, #0
 800bf4e:	bf0c      	ite	eq
 800bf50:	2506      	moveq	r5, #6
 800bf52:	2500      	movne	r5, #0
 800bf54:	4628      	mov	r0, r5
 800bf56:	b005      	add	sp, #20
 800bf58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf5c:	2500      	movs	r5, #0
 800bf5e:	462c      	mov	r4, r5
 800bf60:	e7b0      	b.n	800bec4 <__gethex+0x68>
 800bf62:	2c00      	cmp	r4, #0
 800bf64:	d1c7      	bne.n	800bef6 <__gethex+0x9a>
 800bf66:	4627      	mov	r7, r4
 800bf68:	e7c7      	b.n	800befa <__gethex+0x9e>
 800bf6a:	464e      	mov	r6, r9
 800bf6c:	462f      	mov	r7, r5
 800bf6e:	2501      	movs	r5, #1
 800bf70:	e7c3      	b.n	800befa <__gethex+0x9e>
 800bf72:	2400      	movs	r4, #0
 800bf74:	1cb1      	adds	r1, r6, #2
 800bf76:	e7cc      	b.n	800bf12 <__gethex+0xb6>
 800bf78:	2401      	movs	r4, #1
 800bf7a:	e7fb      	b.n	800bf74 <__gethex+0x118>
 800bf7c:	fb03 0002 	mla	r0, r3, r2, r0
 800bf80:	e7ce      	b.n	800bf20 <__gethex+0xc4>
 800bf82:	4631      	mov	r1, r6
 800bf84:	e7de      	b.n	800bf44 <__gethex+0xe8>
 800bf86:	eba6 0309 	sub.w	r3, r6, r9
 800bf8a:	3b01      	subs	r3, #1
 800bf8c:	4629      	mov	r1, r5
 800bf8e:	2b07      	cmp	r3, #7
 800bf90:	dc0a      	bgt.n	800bfa8 <__gethex+0x14c>
 800bf92:	9801      	ldr	r0, [sp, #4]
 800bf94:	f7fe f982 	bl	800a29c <_Balloc>
 800bf98:	4604      	mov	r4, r0
 800bf9a:	b940      	cbnz	r0, 800bfae <__gethex+0x152>
 800bf9c:	4b5c      	ldr	r3, [pc, #368]	@ (800c110 <__gethex+0x2b4>)
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	21e4      	movs	r1, #228	@ 0xe4
 800bfa2:	485c      	ldr	r0, [pc, #368]	@ (800c114 <__gethex+0x2b8>)
 800bfa4:	f7ff fec0 	bl	800bd28 <__assert_func>
 800bfa8:	3101      	adds	r1, #1
 800bfaa:	105b      	asrs	r3, r3, #1
 800bfac:	e7ef      	b.n	800bf8e <__gethex+0x132>
 800bfae:	f100 0a14 	add.w	sl, r0, #20
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	4655      	mov	r5, sl
 800bfb6:	469b      	mov	fp, r3
 800bfb8:	45b1      	cmp	r9, r6
 800bfba:	d337      	bcc.n	800c02c <__gethex+0x1d0>
 800bfbc:	f845 bb04 	str.w	fp, [r5], #4
 800bfc0:	eba5 050a 	sub.w	r5, r5, sl
 800bfc4:	10ad      	asrs	r5, r5, #2
 800bfc6:	6125      	str	r5, [r4, #16]
 800bfc8:	4658      	mov	r0, fp
 800bfca:	f7fe fa59 	bl	800a480 <__hi0bits>
 800bfce:	016d      	lsls	r5, r5, #5
 800bfd0:	f8d8 6000 	ldr.w	r6, [r8]
 800bfd4:	1a2d      	subs	r5, r5, r0
 800bfd6:	42b5      	cmp	r5, r6
 800bfd8:	dd54      	ble.n	800c084 <__gethex+0x228>
 800bfda:	1bad      	subs	r5, r5, r6
 800bfdc:	4629      	mov	r1, r5
 800bfde:	4620      	mov	r0, r4
 800bfe0:	f7fe fde5 	bl	800abae <__any_on>
 800bfe4:	4681      	mov	r9, r0
 800bfe6:	b178      	cbz	r0, 800c008 <__gethex+0x1ac>
 800bfe8:	1e6b      	subs	r3, r5, #1
 800bfea:	1159      	asrs	r1, r3, #5
 800bfec:	f003 021f 	and.w	r2, r3, #31
 800bff0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bff4:	f04f 0901 	mov.w	r9, #1
 800bff8:	fa09 f202 	lsl.w	r2, r9, r2
 800bffc:	420a      	tst	r2, r1
 800bffe:	d003      	beq.n	800c008 <__gethex+0x1ac>
 800c000:	454b      	cmp	r3, r9
 800c002:	dc36      	bgt.n	800c072 <__gethex+0x216>
 800c004:	f04f 0902 	mov.w	r9, #2
 800c008:	4629      	mov	r1, r5
 800c00a:	4620      	mov	r0, r4
 800c00c:	f7ff febe 	bl	800bd8c <rshift>
 800c010:	442f      	add	r7, r5
 800c012:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c016:	42bb      	cmp	r3, r7
 800c018:	da42      	bge.n	800c0a0 <__gethex+0x244>
 800c01a:	9801      	ldr	r0, [sp, #4]
 800c01c:	4621      	mov	r1, r4
 800c01e:	f7fe f97d 	bl	800a31c <_Bfree>
 800c022:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c024:	2300      	movs	r3, #0
 800c026:	6013      	str	r3, [r2, #0]
 800c028:	25a3      	movs	r5, #163	@ 0xa3
 800c02a:	e793      	b.n	800bf54 <__gethex+0xf8>
 800c02c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c030:	2a2e      	cmp	r2, #46	@ 0x2e
 800c032:	d012      	beq.n	800c05a <__gethex+0x1fe>
 800c034:	2b20      	cmp	r3, #32
 800c036:	d104      	bne.n	800c042 <__gethex+0x1e6>
 800c038:	f845 bb04 	str.w	fp, [r5], #4
 800c03c:	f04f 0b00 	mov.w	fp, #0
 800c040:	465b      	mov	r3, fp
 800c042:	7830      	ldrb	r0, [r6, #0]
 800c044:	9303      	str	r3, [sp, #12]
 800c046:	f7ff fef3 	bl	800be30 <__hexdig_fun>
 800c04a:	9b03      	ldr	r3, [sp, #12]
 800c04c:	f000 000f 	and.w	r0, r0, #15
 800c050:	4098      	lsls	r0, r3
 800c052:	ea4b 0b00 	orr.w	fp, fp, r0
 800c056:	3304      	adds	r3, #4
 800c058:	e7ae      	b.n	800bfb8 <__gethex+0x15c>
 800c05a:	45b1      	cmp	r9, r6
 800c05c:	d8ea      	bhi.n	800c034 <__gethex+0x1d8>
 800c05e:	492b      	ldr	r1, [pc, #172]	@ (800c10c <__gethex+0x2b0>)
 800c060:	9303      	str	r3, [sp, #12]
 800c062:	2201      	movs	r2, #1
 800c064:	4630      	mov	r0, r6
 800c066:	f7fd f9c9 	bl	80093fc <strncmp>
 800c06a:	9b03      	ldr	r3, [sp, #12]
 800c06c:	2800      	cmp	r0, #0
 800c06e:	d1e1      	bne.n	800c034 <__gethex+0x1d8>
 800c070:	e7a2      	b.n	800bfb8 <__gethex+0x15c>
 800c072:	1ea9      	subs	r1, r5, #2
 800c074:	4620      	mov	r0, r4
 800c076:	f7fe fd9a 	bl	800abae <__any_on>
 800c07a:	2800      	cmp	r0, #0
 800c07c:	d0c2      	beq.n	800c004 <__gethex+0x1a8>
 800c07e:	f04f 0903 	mov.w	r9, #3
 800c082:	e7c1      	b.n	800c008 <__gethex+0x1ac>
 800c084:	da09      	bge.n	800c09a <__gethex+0x23e>
 800c086:	1b75      	subs	r5, r6, r5
 800c088:	4621      	mov	r1, r4
 800c08a:	9801      	ldr	r0, [sp, #4]
 800c08c:	462a      	mov	r2, r5
 800c08e:	f7fe fb55 	bl	800a73c <__lshift>
 800c092:	1b7f      	subs	r7, r7, r5
 800c094:	4604      	mov	r4, r0
 800c096:	f100 0a14 	add.w	sl, r0, #20
 800c09a:	f04f 0900 	mov.w	r9, #0
 800c09e:	e7b8      	b.n	800c012 <__gethex+0x1b6>
 800c0a0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c0a4:	42bd      	cmp	r5, r7
 800c0a6:	dd6f      	ble.n	800c188 <__gethex+0x32c>
 800c0a8:	1bed      	subs	r5, r5, r7
 800c0aa:	42ae      	cmp	r6, r5
 800c0ac:	dc34      	bgt.n	800c118 <__gethex+0x2bc>
 800c0ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c0b2:	2b02      	cmp	r3, #2
 800c0b4:	d022      	beq.n	800c0fc <__gethex+0x2a0>
 800c0b6:	2b03      	cmp	r3, #3
 800c0b8:	d024      	beq.n	800c104 <__gethex+0x2a8>
 800c0ba:	2b01      	cmp	r3, #1
 800c0bc:	d115      	bne.n	800c0ea <__gethex+0x28e>
 800c0be:	42ae      	cmp	r6, r5
 800c0c0:	d113      	bne.n	800c0ea <__gethex+0x28e>
 800c0c2:	2e01      	cmp	r6, #1
 800c0c4:	d10b      	bne.n	800c0de <__gethex+0x282>
 800c0c6:	9a02      	ldr	r2, [sp, #8]
 800c0c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c0cc:	6013      	str	r3, [r2, #0]
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	6123      	str	r3, [r4, #16]
 800c0d2:	f8ca 3000 	str.w	r3, [sl]
 800c0d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0d8:	2562      	movs	r5, #98	@ 0x62
 800c0da:	601c      	str	r4, [r3, #0]
 800c0dc:	e73a      	b.n	800bf54 <__gethex+0xf8>
 800c0de:	1e71      	subs	r1, r6, #1
 800c0e0:	4620      	mov	r0, r4
 800c0e2:	f7fe fd64 	bl	800abae <__any_on>
 800c0e6:	2800      	cmp	r0, #0
 800c0e8:	d1ed      	bne.n	800c0c6 <__gethex+0x26a>
 800c0ea:	9801      	ldr	r0, [sp, #4]
 800c0ec:	4621      	mov	r1, r4
 800c0ee:	f7fe f915 	bl	800a31c <_Bfree>
 800c0f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	6013      	str	r3, [r2, #0]
 800c0f8:	2550      	movs	r5, #80	@ 0x50
 800c0fa:	e72b      	b.n	800bf54 <__gethex+0xf8>
 800c0fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d1f3      	bne.n	800c0ea <__gethex+0x28e>
 800c102:	e7e0      	b.n	800c0c6 <__gethex+0x26a>
 800c104:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c106:	2b00      	cmp	r3, #0
 800c108:	d1dd      	bne.n	800c0c6 <__gethex+0x26a>
 800c10a:	e7ee      	b.n	800c0ea <__gethex+0x28e>
 800c10c:	0800ca80 	.word	0x0800ca80
 800c110:	0800ca16 	.word	0x0800ca16
 800c114:	0800cad7 	.word	0x0800cad7
 800c118:	1e6f      	subs	r7, r5, #1
 800c11a:	f1b9 0f00 	cmp.w	r9, #0
 800c11e:	d130      	bne.n	800c182 <__gethex+0x326>
 800c120:	b127      	cbz	r7, 800c12c <__gethex+0x2d0>
 800c122:	4639      	mov	r1, r7
 800c124:	4620      	mov	r0, r4
 800c126:	f7fe fd42 	bl	800abae <__any_on>
 800c12a:	4681      	mov	r9, r0
 800c12c:	117a      	asrs	r2, r7, #5
 800c12e:	2301      	movs	r3, #1
 800c130:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c134:	f007 071f 	and.w	r7, r7, #31
 800c138:	40bb      	lsls	r3, r7
 800c13a:	4213      	tst	r3, r2
 800c13c:	4629      	mov	r1, r5
 800c13e:	4620      	mov	r0, r4
 800c140:	bf18      	it	ne
 800c142:	f049 0902 	orrne.w	r9, r9, #2
 800c146:	f7ff fe21 	bl	800bd8c <rshift>
 800c14a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c14e:	1b76      	subs	r6, r6, r5
 800c150:	2502      	movs	r5, #2
 800c152:	f1b9 0f00 	cmp.w	r9, #0
 800c156:	d047      	beq.n	800c1e8 <__gethex+0x38c>
 800c158:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c15c:	2b02      	cmp	r3, #2
 800c15e:	d015      	beq.n	800c18c <__gethex+0x330>
 800c160:	2b03      	cmp	r3, #3
 800c162:	d017      	beq.n	800c194 <__gethex+0x338>
 800c164:	2b01      	cmp	r3, #1
 800c166:	d109      	bne.n	800c17c <__gethex+0x320>
 800c168:	f019 0f02 	tst.w	r9, #2
 800c16c:	d006      	beq.n	800c17c <__gethex+0x320>
 800c16e:	f8da 3000 	ldr.w	r3, [sl]
 800c172:	ea49 0903 	orr.w	r9, r9, r3
 800c176:	f019 0f01 	tst.w	r9, #1
 800c17a:	d10e      	bne.n	800c19a <__gethex+0x33e>
 800c17c:	f045 0510 	orr.w	r5, r5, #16
 800c180:	e032      	b.n	800c1e8 <__gethex+0x38c>
 800c182:	f04f 0901 	mov.w	r9, #1
 800c186:	e7d1      	b.n	800c12c <__gethex+0x2d0>
 800c188:	2501      	movs	r5, #1
 800c18a:	e7e2      	b.n	800c152 <__gethex+0x2f6>
 800c18c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c18e:	f1c3 0301 	rsb	r3, r3, #1
 800c192:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c194:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c196:	2b00      	cmp	r3, #0
 800c198:	d0f0      	beq.n	800c17c <__gethex+0x320>
 800c19a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c19e:	f104 0314 	add.w	r3, r4, #20
 800c1a2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c1a6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c1aa:	f04f 0c00 	mov.w	ip, #0
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1b4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c1b8:	d01b      	beq.n	800c1f2 <__gethex+0x396>
 800c1ba:	3201      	adds	r2, #1
 800c1bc:	6002      	str	r2, [r0, #0]
 800c1be:	2d02      	cmp	r5, #2
 800c1c0:	f104 0314 	add.w	r3, r4, #20
 800c1c4:	d13c      	bne.n	800c240 <__gethex+0x3e4>
 800c1c6:	f8d8 2000 	ldr.w	r2, [r8]
 800c1ca:	3a01      	subs	r2, #1
 800c1cc:	42b2      	cmp	r2, r6
 800c1ce:	d109      	bne.n	800c1e4 <__gethex+0x388>
 800c1d0:	1171      	asrs	r1, r6, #5
 800c1d2:	2201      	movs	r2, #1
 800c1d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c1d8:	f006 061f 	and.w	r6, r6, #31
 800c1dc:	fa02 f606 	lsl.w	r6, r2, r6
 800c1e0:	421e      	tst	r6, r3
 800c1e2:	d13a      	bne.n	800c25a <__gethex+0x3fe>
 800c1e4:	f045 0520 	orr.w	r5, r5, #32
 800c1e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c1ea:	601c      	str	r4, [r3, #0]
 800c1ec:	9b02      	ldr	r3, [sp, #8]
 800c1ee:	601f      	str	r7, [r3, #0]
 800c1f0:	e6b0      	b.n	800bf54 <__gethex+0xf8>
 800c1f2:	4299      	cmp	r1, r3
 800c1f4:	f843 cc04 	str.w	ip, [r3, #-4]
 800c1f8:	d8d9      	bhi.n	800c1ae <__gethex+0x352>
 800c1fa:	68a3      	ldr	r3, [r4, #8]
 800c1fc:	459b      	cmp	fp, r3
 800c1fe:	db17      	blt.n	800c230 <__gethex+0x3d4>
 800c200:	6861      	ldr	r1, [r4, #4]
 800c202:	9801      	ldr	r0, [sp, #4]
 800c204:	3101      	adds	r1, #1
 800c206:	f7fe f849 	bl	800a29c <_Balloc>
 800c20a:	4681      	mov	r9, r0
 800c20c:	b918      	cbnz	r0, 800c216 <__gethex+0x3ba>
 800c20e:	4b1a      	ldr	r3, [pc, #104]	@ (800c278 <__gethex+0x41c>)
 800c210:	4602      	mov	r2, r0
 800c212:	2184      	movs	r1, #132	@ 0x84
 800c214:	e6c5      	b.n	800bfa2 <__gethex+0x146>
 800c216:	6922      	ldr	r2, [r4, #16]
 800c218:	3202      	adds	r2, #2
 800c21a:	f104 010c 	add.w	r1, r4, #12
 800c21e:	0092      	lsls	r2, r2, #2
 800c220:	300c      	adds	r0, #12
 800c222:	f7fd f984 	bl	800952e <memcpy>
 800c226:	4621      	mov	r1, r4
 800c228:	9801      	ldr	r0, [sp, #4]
 800c22a:	f7fe f877 	bl	800a31c <_Bfree>
 800c22e:	464c      	mov	r4, r9
 800c230:	6923      	ldr	r3, [r4, #16]
 800c232:	1c5a      	adds	r2, r3, #1
 800c234:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c238:	6122      	str	r2, [r4, #16]
 800c23a:	2201      	movs	r2, #1
 800c23c:	615a      	str	r2, [r3, #20]
 800c23e:	e7be      	b.n	800c1be <__gethex+0x362>
 800c240:	6922      	ldr	r2, [r4, #16]
 800c242:	455a      	cmp	r2, fp
 800c244:	dd0b      	ble.n	800c25e <__gethex+0x402>
 800c246:	2101      	movs	r1, #1
 800c248:	4620      	mov	r0, r4
 800c24a:	f7ff fd9f 	bl	800bd8c <rshift>
 800c24e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c252:	3701      	adds	r7, #1
 800c254:	42bb      	cmp	r3, r7
 800c256:	f6ff aee0 	blt.w	800c01a <__gethex+0x1be>
 800c25a:	2501      	movs	r5, #1
 800c25c:	e7c2      	b.n	800c1e4 <__gethex+0x388>
 800c25e:	f016 061f 	ands.w	r6, r6, #31
 800c262:	d0fa      	beq.n	800c25a <__gethex+0x3fe>
 800c264:	4453      	add	r3, sl
 800c266:	f1c6 0620 	rsb	r6, r6, #32
 800c26a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c26e:	f7fe f907 	bl	800a480 <__hi0bits>
 800c272:	42b0      	cmp	r0, r6
 800c274:	dbe7      	blt.n	800c246 <__gethex+0x3ea>
 800c276:	e7f0      	b.n	800c25a <__gethex+0x3fe>
 800c278:	0800ca16 	.word	0x0800ca16

0800c27c <L_shift>:
 800c27c:	f1c2 0208 	rsb	r2, r2, #8
 800c280:	0092      	lsls	r2, r2, #2
 800c282:	b570      	push	{r4, r5, r6, lr}
 800c284:	f1c2 0620 	rsb	r6, r2, #32
 800c288:	6843      	ldr	r3, [r0, #4]
 800c28a:	6804      	ldr	r4, [r0, #0]
 800c28c:	fa03 f506 	lsl.w	r5, r3, r6
 800c290:	432c      	orrs	r4, r5
 800c292:	40d3      	lsrs	r3, r2
 800c294:	6004      	str	r4, [r0, #0]
 800c296:	f840 3f04 	str.w	r3, [r0, #4]!
 800c29a:	4288      	cmp	r0, r1
 800c29c:	d3f4      	bcc.n	800c288 <L_shift+0xc>
 800c29e:	bd70      	pop	{r4, r5, r6, pc}

0800c2a0 <__match>:
 800c2a0:	b530      	push	{r4, r5, lr}
 800c2a2:	6803      	ldr	r3, [r0, #0]
 800c2a4:	3301      	adds	r3, #1
 800c2a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c2aa:	b914      	cbnz	r4, 800c2b2 <__match+0x12>
 800c2ac:	6003      	str	r3, [r0, #0]
 800c2ae:	2001      	movs	r0, #1
 800c2b0:	bd30      	pop	{r4, r5, pc}
 800c2b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2b6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c2ba:	2d19      	cmp	r5, #25
 800c2bc:	bf98      	it	ls
 800c2be:	3220      	addls	r2, #32
 800c2c0:	42a2      	cmp	r2, r4
 800c2c2:	d0f0      	beq.n	800c2a6 <__match+0x6>
 800c2c4:	2000      	movs	r0, #0
 800c2c6:	e7f3      	b.n	800c2b0 <__match+0x10>

0800c2c8 <__hexnan>:
 800c2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2cc:	680b      	ldr	r3, [r1, #0]
 800c2ce:	6801      	ldr	r1, [r0, #0]
 800c2d0:	115e      	asrs	r6, r3, #5
 800c2d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c2d6:	f013 031f 	ands.w	r3, r3, #31
 800c2da:	b087      	sub	sp, #28
 800c2dc:	bf18      	it	ne
 800c2de:	3604      	addne	r6, #4
 800c2e0:	2500      	movs	r5, #0
 800c2e2:	1f37      	subs	r7, r6, #4
 800c2e4:	4682      	mov	sl, r0
 800c2e6:	4690      	mov	r8, r2
 800c2e8:	9301      	str	r3, [sp, #4]
 800c2ea:	f846 5c04 	str.w	r5, [r6, #-4]
 800c2ee:	46b9      	mov	r9, r7
 800c2f0:	463c      	mov	r4, r7
 800c2f2:	9502      	str	r5, [sp, #8]
 800c2f4:	46ab      	mov	fp, r5
 800c2f6:	784a      	ldrb	r2, [r1, #1]
 800c2f8:	1c4b      	adds	r3, r1, #1
 800c2fa:	9303      	str	r3, [sp, #12]
 800c2fc:	b342      	cbz	r2, 800c350 <__hexnan+0x88>
 800c2fe:	4610      	mov	r0, r2
 800c300:	9105      	str	r1, [sp, #20]
 800c302:	9204      	str	r2, [sp, #16]
 800c304:	f7ff fd94 	bl	800be30 <__hexdig_fun>
 800c308:	2800      	cmp	r0, #0
 800c30a:	d151      	bne.n	800c3b0 <__hexnan+0xe8>
 800c30c:	9a04      	ldr	r2, [sp, #16]
 800c30e:	9905      	ldr	r1, [sp, #20]
 800c310:	2a20      	cmp	r2, #32
 800c312:	d818      	bhi.n	800c346 <__hexnan+0x7e>
 800c314:	9b02      	ldr	r3, [sp, #8]
 800c316:	459b      	cmp	fp, r3
 800c318:	dd13      	ble.n	800c342 <__hexnan+0x7a>
 800c31a:	454c      	cmp	r4, r9
 800c31c:	d206      	bcs.n	800c32c <__hexnan+0x64>
 800c31e:	2d07      	cmp	r5, #7
 800c320:	dc04      	bgt.n	800c32c <__hexnan+0x64>
 800c322:	462a      	mov	r2, r5
 800c324:	4649      	mov	r1, r9
 800c326:	4620      	mov	r0, r4
 800c328:	f7ff ffa8 	bl	800c27c <L_shift>
 800c32c:	4544      	cmp	r4, r8
 800c32e:	d952      	bls.n	800c3d6 <__hexnan+0x10e>
 800c330:	2300      	movs	r3, #0
 800c332:	f1a4 0904 	sub.w	r9, r4, #4
 800c336:	f844 3c04 	str.w	r3, [r4, #-4]
 800c33a:	f8cd b008 	str.w	fp, [sp, #8]
 800c33e:	464c      	mov	r4, r9
 800c340:	461d      	mov	r5, r3
 800c342:	9903      	ldr	r1, [sp, #12]
 800c344:	e7d7      	b.n	800c2f6 <__hexnan+0x2e>
 800c346:	2a29      	cmp	r2, #41	@ 0x29
 800c348:	d157      	bne.n	800c3fa <__hexnan+0x132>
 800c34a:	3102      	adds	r1, #2
 800c34c:	f8ca 1000 	str.w	r1, [sl]
 800c350:	f1bb 0f00 	cmp.w	fp, #0
 800c354:	d051      	beq.n	800c3fa <__hexnan+0x132>
 800c356:	454c      	cmp	r4, r9
 800c358:	d206      	bcs.n	800c368 <__hexnan+0xa0>
 800c35a:	2d07      	cmp	r5, #7
 800c35c:	dc04      	bgt.n	800c368 <__hexnan+0xa0>
 800c35e:	462a      	mov	r2, r5
 800c360:	4649      	mov	r1, r9
 800c362:	4620      	mov	r0, r4
 800c364:	f7ff ff8a 	bl	800c27c <L_shift>
 800c368:	4544      	cmp	r4, r8
 800c36a:	d936      	bls.n	800c3da <__hexnan+0x112>
 800c36c:	f1a8 0204 	sub.w	r2, r8, #4
 800c370:	4623      	mov	r3, r4
 800c372:	f853 1b04 	ldr.w	r1, [r3], #4
 800c376:	f842 1f04 	str.w	r1, [r2, #4]!
 800c37a:	429f      	cmp	r7, r3
 800c37c:	d2f9      	bcs.n	800c372 <__hexnan+0xaa>
 800c37e:	1b3b      	subs	r3, r7, r4
 800c380:	f023 0303 	bic.w	r3, r3, #3
 800c384:	3304      	adds	r3, #4
 800c386:	3401      	adds	r4, #1
 800c388:	3e03      	subs	r6, #3
 800c38a:	42b4      	cmp	r4, r6
 800c38c:	bf88      	it	hi
 800c38e:	2304      	movhi	r3, #4
 800c390:	4443      	add	r3, r8
 800c392:	2200      	movs	r2, #0
 800c394:	f843 2b04 	str.w	r2, [r3], #4
 800c398:	429f      	cmp	r7, r3
 800c39a:	d2fb      	bcs.n	800c394 <__hexnan+0xcc>
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	b91b      	cbnz	r3, 800c3a8 <__hexnan+0xe0>
 800c3a0:	4547      	cmp	r7, r8
 800c3a2:	d128      	bne.n	800c3f6 <__hexnan+0x12e>
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	603b      	str	r3, [r7, #0]
 800c3a8:	2005      	movs	r0, #5
 800c3aa:	b007      	add	sp, #28
 800c3ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3b0:	3501      	adds	r5, #1
 800c3b2:	2d08      	cmp	r5, #8
 800c3b4:	f10b 0b01 	add.w	fp, fp, #1
 800c3b8:	dd06      	ble.n	800c3c8 <__hexnan+0x100>
 800c3ba:	4544      	cmp	r4, r8
 800c3bc:	d9c1      	bls.n	800c342 <__hexnan+0x7a>
 800c3be:	2300      	movs	r3, #0
 800c3c0:	f844 3c04 	str.w	r3, [r4, #-4]
 800c3c4:	2501      	movs	r5, #1
 800c3c6:	3c04      	subs	r4, #4
 800c3c8:	6822      	ldr	r2, [r4, #0]
 800c3ca:	f000 000f 	and.w	r0, r0, #15
 800c3ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c3d2:	6020      	str	r0, [r4, #0]
 800c3d4:	e7b5      	b.n	800c342 <__hexnan+0x7a>
 800c3d6:	2508      	movs	r5, #8
 800c3d8:	e7b3      	b.n	800c342 <__hexnan+0x7a>
 800c3da:	9b01      	ldr	r3, [sp, #4]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d0dd      	beq.n	800c39c <__hexnan+0xd4>
 800c3e0:	f1c3 0320 	rsb	r3, r3, #32
 800c3e4:	f04f 32ff 	mov.w	r2, #4294967295
 800c3e8:	40da      	lsrs	r2, r3
 800c3ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c3ee:	4013      	ands	r3, r2
 800c3f0:	f846 3c04 	str.w	r3, [r6, #-4]
 800c3f4:	e7d2      	b.n	800c39c <__hexnan+0xd4>
 800c3f6:	3f04      	subs	r7, #4
 800c3f8:	e7d0      	b.n	800c39c <__hexnan+0xd4>
 800c3fa:	2004      	movs	r0, #4
 800c3fc:	e7d5      	b.n	800c3aa <__hexnan+0xe2>

0800c3fe <__ascii_mbtowc>:
 800c3fe:	b082      	sub	sp, #8
 800c400:	b901      	cbnz	r1, 800c404 <__ascii_mbtowc+0x6>
 800c402:	a901      	add	r1, sp, #4
 800c404:	b142      	cbz	r2, 800c418 <__ascii_mbtowc+0x1a>
 800c406:	b14b      	cbz	r3, 800c41c <__ascii_mbtowc+0x1e>
 800c408:	7813      	ldrb	r3, [r2, #0]
 800c40a:	600b      	str	r3, [r1, #0]
 800c40c:	7812      	ldrb	r2, [r2, #0]
 800c40e:	1e10      	subs	r0, r2, #0
 800c410:	bf18      	it	ne
 800c412:	2001      	movne	r0, #1
 800c414:	b002      	add	sp, #8
 800c416:	4770      	bx	lr
 800c418:	4610      	mov	r0, r2
 800c41a:	e7fb      	b.n	800c414 <__ascii_mbtowc+0x16>
 800c41c:	f06f 0001 	mvn.w	r0, #1
 800c420:	e7f8      	b.n	800c414 <__ascii_mbtowc+0x16>

0800c422 <_realloc_r>:
 800c422:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c426:	4607      	mov	r7, r0
 800c428:	4614      	mov	r4, r2
 800c42a:	460d      	mov	r5, r1
 800c42c:	b921      	cbnz	r1, 800c438 <_realloc_r+0x16>
 800c42e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c432:	4611      	mov	r1, r2
 800c434:	f7fb be3a 	b.w	80080ac <_malloc_r>
 800c438:	b92a      	cbnz	r2, 800c446 <_realloc_r+0x24>
 800c43a:	f7fd fee5 	bl	800a208 <_free_r>
 800c43e:	4625      	mov	r5, r4
 800c440:	4628      	mov	r0, r5
 800c442:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c446:	f000 f840 	bl	800c4ca <_malloc_usable_size_r>
 800c44a:	4284      	cmp	r4, r0
 800c44c:	4606      	mov	r6, r0
 800c44e:	d802      	bhi.n	800c456 <_realloc_r+0x34>
 800c450:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c454:	d8f4      	bhi.n	800c440 <_realloc_r+0x1e>
 800c456:	4621      	mov	r1, r4
 800c458:	4638      	mov	r0, r7
 800c45a:	f7fb fe27 	bl	80080ac <_malloc_r>
 800c45e:	4680      	mov	r8, r0
 800c460:	b908      	cbnz	r0, 800c466 <_realloc_r+0x44>
 800c462:	4645      	mov	r5, r8
 800c464:	e7ec      	b.n	800c440 <_realloc_r+0x1e>
 800c466:	42b4      	cmp	r4, r6
 800c468:	4622      	mov	r2, r4
 800c46a:	4629      	mov	r1, r5
 800c46c:	bf28      	it	cs
 800c46e:	4632      	movcs	r2, r6
 800c470:	f7fd f85d 	bl	800952e <memcpy>
 800c474:	4629      	mov	r1, r5
 800c476:	4638      	mov	r0, r7
 800c478:	f7fd fec6 	bl	800a208 <_free_r>
 800c47c:	e7f1      	b.n	800c462 <_realloc_r+0x40>

0800c47e <__ascii_wctomb>:
 800c47e:	4603      	mov	r3, r0
 800c480:	4608      	mov	r0, r1
 800c482:	b141      	cbz	r1, 800c496 <__ascii_wctomb+0x18>
 800c484:	2aff      	cmp	r2, #255	@ 0xff
 800c486:	d904      	bls.n	800c492 <__ascii_wctomb+0x14>
 800c488:	228a      	movs	r2, #138	@ 0x8a
 800c48a:	601a      	str	r2, [r3, #0]
 800c48c:	f04f 30ff 	mov.w	r0, #4294967295
 800c490:	4770      	bx	lr
 800c492:	700a      	strb	r2, [r1, #0]
 800c494:	2001      	movs	r0, #1
 800c496:	4770      	bx	lr

0800c498 <fiprintf>:
 800c498:	b40e      	push	{r1, r2, r3}
 800c49a:	b503      	push	{r0, r1, lr}
 800c49c:	4601      	mov	r1, r0
 800c49e:	ab03      	add	r3, sp, #12
 800c4a0:	4805      	ldr	r0, [pc, #20]	@ (800c4b8 <fiprintf+0x20>)
 800c4a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4a6:	6800      	ldr	r0, [r0, #0]
 800c4a8:	9301      	str	r3, [sp, #4]
 800c4aa:	f000 f83f 	bl	800c52c <_vfiprintf_r>
 800c4ae:	b002      	add	sp, #8
 800c4b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c4b4:	b003      	add	sp, #12
 800c4b6:	4770      	bx	lr
 800c4b8:	20000058 	.word	0x20000058

0800c4bc <abort>:
 800c4bc:	b508      	push	{r3, lr}
 800c4be:	2006      	movs	r0, #6
 800c4c0:	f000 f974 	bl	800c7ac <raise>
 800c4c4:	2001      	movs	r0, #1
 800c4c6:	f7f5 fd85 	bl	8001fd4 <_exit>

0800c4ca <_malloc_usable_size_r>:
 800c4ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4ce:	1f18      	subs	r0, r3, #4
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	bfbc      	itt	lt
 800c4d4:	580b      	ldrlt	r3, [r1, r0]
 800c4d6:	18c0      	addlt	r0, r0, r3
 800c4d8:	4770      	bx	lr

0800c4da <__sfputc_r>:
 800c4da:	6893      	ldr	r3, [r2, #8]
 800c4dc:	3b01      	subs	r3, #1
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	b410      	push	{r4}
 800c4e2:	6093      	str	r3, [r2, #8]
 800c4e4:	da08      	bge.n	800c4f8 <__sfputc_r+0x1e>
 800c4e6:	6994      	ldr	r4, [r2, #24]
 800c4e8:	42a3      	cmp	r3, r4
 800c4ea:	db01      	blt.n	800c4f0 <__sfputc_r+0x16>
 800c4ec:	290a      	cmp	r1, #10
 800c4ee:	d103      	bne.n	800c4f8 <__sfputc_r+0x1e>
 800c4f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c4f4:	f7fc becb 	b.w	800928e <__swbuf_r>
 800c4f8:	6813      	ldr	r3, [r2, #0]
 800c4fa:	1c58      	adds	r0, r3, #1
 800c4fc:	6010      	str	r0, [r2, #0]
 800c4fe:	7019      	strb	r1, [r3, #0]
 800c500:	4608      	mov	r0, r1
 800c502:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c506:	4770      	bx	lr

0800c508 <__sfputs_r>:
 800c508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c50a:	4606      	mov	r6, r0
 800c50c:	460f      	mov	r7, r1
 800c50e:	4614      	mov	r4, r2
 800c510:	18d5      	adds	r5, r2, r3
 800c512:	42ac      	cmp	r4, r5
 800c514:	d101      	bne.n	800c51a <__sfputs_r+0x12>
 800c516:	2000      	movs	r0, #0
 800c518:	e007      	b.n	800c52a <__sfputs_r+0x22>
 800c51a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c51e:	463a      	mov	r2, r7
 800c520:	4630      	mov	r0, r6
 800c522:	f7ff ffda 	bl	800c4da <__sfputc_r>
 800c526:	1c43      	adds	r3, r0, #1
 800c528:	d1f3      	bne.n	800c512 <__sfputs_r+0xa>
 800c52a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c52c <_vfiprintf_r>:
 800c52c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c530:	460d      	mov	r5, r1
 800c532:	b09d      	sub	sp, #116	@ 0x74
 800c534:	4614      	mov	r4, r2
 800c536:	4698      	mov	r8, r3
 800c538:	4606      	mov	r6, r0
 800c53a:	b118      	cbz	r0, 800c544 <_vfiprintf_r+0x18>
 800c53c:	6a03      	ldr	r3, [r0, #32]
 800c53e:	b90b      	cbnz	r3, 800c544 <_vfiprintf_r+0x18>
 800c540:	f7fc fdac 	bl	800909c <__sinit>
 800c544:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c546:	07d9      	lsls	r1, r3, #31
 800c548:	d405      	bmi.n	800c556 <_vfiprintf_r+0x2a>
 800c54a:	89ab      	ldrh	r3, [r5, #12]
 800c54c:	059a      	lsls	r2, r3, #22
 800c54e:	d402      	bmi.n	800c556 <_vfiprintf_r+0x2a>
 800c550:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c552:	f7fc ffea 	bl	800952a <__retarget_lock_acquire_recursive>
 800c556:	89ab      	ldrh	r3, [r5, #12]
 800c558:	071b      	lsls	r3, r3, #28
 800c55a:	d501      	bpl.n	800c560 <_vfiprintf_r+0x34>
 800c55c:	692b      	ldr	r3, [r5, #16]
 800c55e:	b99b      	cbnz	r3, 800c588 <_vfiprintf_r+0x5c>
 800c560:	4629      	mov	r1, r5
 800c562:	4630      	mov	r0, r6
 800c564:	f7fc fed2 	bl	800930c <__swsetup_r>
 800c568:	b170      	cbz	r0, 800c588 <_vfiprintf_r+0x5c>
 800c56a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c56c:	07dc      	lsls	r4, r3, #31
 800c56e:	d504      	bpl.n	800c57a <_vfiprintf_r+0x4e>
 800c570:	f04f 30ff 	mov.w	r0, #4294967295
 800c574:	b01d      	add	sp, #116	@ 0x74
 800c576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c57a:	89ab      	ldrh	r3, [r5, #12]
 800c57c:	0598      	lsls	r0, r3, #22
 800c57e:	d4f7      	bmi.n	800c570 <_vfiprintf_r+0x44>
 800c580:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c582:	f7fc ffd3 	bl	800952c <__retarget_lock_release_recursive>
 800c586:	e7f3      	b.n	800c570 <_vfiprintf_r+0x44>
 800c588:	2300      	movs	r3, #0
 800c58a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c58c:	2320      	movs	r3, #32
 800c58e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c592:	f8cd 800c 	str.w	r8, [sp, #12]
 800c596:	2330      	movs	r3, #48	@ 0x30
 800c598:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c748 <_vfiprintf_r+0x21c>
 800c59c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c5a0:	f04f 0901 	mov.w	r9, #1
 800c5a4:	4623      	mov	r3, r4
 800c5a6:	469a      	mov	sl, r3
 800c5a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5ac:	b10a      	cbz	r2, 800c5b2 <_vfiprintf_r+0x86>
 800c5ae:	2a25      	cmp	r2, #37	@ 0x25
 800c5b0:	d1f9      	bne.n	800c5a6 <_vfiprintf_r+0x7a>
 800c5b2:	ebba 0b04 	subs.w	fp, sl, r4
 800c5b6:	d00b      	beq.n	800c5d0 <_vfiprintf_r+0xa4>
 800c5b8:	465b      	mov	r3, fp
 800c5ba:	4622      	mov	r2, r4
 800c5bc:	4629      	mov	r1, r5
 800c5be:	4630      	mov	r0, r6
 800c5c0:	f7ff ffa2 	bl	800c508 <__sfputs_r>
 800c5c4:	3001      	adds	r0, #1
 800c5c6:	f000 80a7 	beq.w	800c718 <_vfiprintf_r+0x1ec>
 800c5ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5cc:	445a      	add	r2, fp
 800c5ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5d0:	f89a 3000 	ldrb.w	r3, [sl]
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	f000 809f 	beq.w	800c718 <_vfiprintf_r+0x1ec>
 800c5da:	2300      	movs	r3, #0
 800c5dc:	f04f 32ff 	mov.w	r2, #4294967295
 800c5e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5e4:	f10a 0a01 	add.w	sl, sl, #1
 800c5e8:	9304      	str	r3, [sp, #16]
 800c5ea:	9307      	str	r3, [sp, #28]
 800c5ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c5f0:	931a      	str	r3, [sp, #104]	@ 0x68
 800c5f2:	4654      	mov	r4, sl
 800c5f4:	2205      	movs	r2, #5
 800c5f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5fa:	4853      	ldr	r0, [pc, #332]	@ (800c748 <_vfiprintf_r+0x21c>)
 800c5fc:	f7f3 fde8 	bl	80001d0 <memchr>
 800c600:	9a04      	ldr	r2, [sp, #16]
 800c602:	b9d8      	cbnz	r0, 800c63c <_vfiprintf_r+0x110>
 800c604:	06d1      	lsls	r1, r2, #27
 800c606:	bf44      	itt	mi
 800c608:	2320      	movmi	r3, #32
 800c60a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c60e:	0713      	lsls	r3, r2, #28
 800c610:	bf44      	itt	mi
 800c612:	232b      	movmi	r3, #43	@ 0x2b
 800c614:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c618:	f89a 3000 	ldrb.w	r3, [sl]
 800c61c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c61e:	d015      	beq.n	800c64c <_vfiprintf_r+0x120>
 800c620:	9a07      	ldr	r2, [sp, #28]
 800c622:	4654      	mov	r4, sl
 800c624:	2000      	movs	r0, #0
 800c626:	f04f 0c0a 	mov.w	ip, #10
 800c62a:	4621      	mov	r1, r4
 800c62c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c630:	3b30      	subs	r3, #48	@ 0x30
 800c632:	2b09      	cmp	r3, #9
 800c634:	d94b      	bls.n	800c6ce <_vfiprintf_r+0x1a2>
 800c636:	b1b0      	cbz	r0, 800c666 <_vfiprintf_r+0x13a>
 800c638:	9207      	str	r2, [sp, #28]
 800c63a:	e014      	b.n	800c666 <_vfiprintf_r+0x13a>
 800c63c:	eba0 0308 	sub.w	r3, r0, r8
 800c640:	fa09 f303 	lsl.w	r3, r9, r3
 800c644:	4313      	orrs	r3, r2
 800c646:	9304      	str	r3, [sp, #16]
 800c648:	46a2      	mov	sl, r4
 800c64a:	e7d2      	b.n	800c5f2 <_vfiprintf_r+0xc6>
 800c64c:	9b03      	ldr	r3, [sp, #12]
 800c64e:	1d19      	adds	r1, r3, #4
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	9103      	str	r1, [sp, #12]
 800c654:	2b00      	cmp	r3, #0
 800c656:	bfbb      	ittet	lt
 800c658:	425b      	neglt	r3, r3
 800c65a:	f042 0202 	orrlt.w	r2, r2, #2
 800c65e:	9307      	strge	r3, [sp, #28]
 800c660:	9307      	strlt	r3, [sp, #28]
 800c662:	bfb8      	it	lt
 800c664:	9204      	strlt	r2, [sp, #16]
 800c666:	7823      	ldrb	r3, [r4, #0]
 800c668:	2b2e      	cmp	r3, #46	@ 0x2e
 800c66a:	d10a      	bne.n	800c682 <_vfiprintf_r+0x156>
 800c66c:	7863      	ldrb	r3, [r4, #1]
 800c66e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c670:	d132      	bne.n	800c6d8 <_vfiprintf_r+0x1ac>
 800c672:	9b03      	ldr	r3, [sp, #12]
 800c674:	1d1a      	adds	r2, r3, #4
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	9203      	str	r2, [sp, #12]
 800c67a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c67e:	3402      	adds	r4, #2
 800c680:	9305      	str	r3, [sp, #20]
 800c682:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c758 <_vfiprintf_r+0x22c>
 800c686:	7821      	ldrb	r1, [r4, #0]
 800c688:	2203      	movs	r2, #3
 800c68a:	4650      	mov	r0, sl
 800c68c:	f7f3 fda0 	bl	80001d0 <memchr>
 800c690:	b138      	cbz	r0, 800c6a2 <_vfiprintf_r+0x176>
 800c692:	9b04      	ldr	r3, [sp, #16]
 800c694:	eba0 000a 	sub.w	r0, r0, sl
 800c698:	2240      	movs	r2, #64	@ 0x40
 800c69a:	4082      	lsls	r2, r0
 800c69c:	4313      	orrs	r3, r2
 800c69e:	3401      	adds	r4, #1
 800c6a0:	9304      	str	r3, [sp, #16]
 800c6a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6a6:	4829      	ldr	r0, [pc, #164]	@ (800c74c <_vfiprintf_r+0x220>)
 800c6a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c6ac:	2206      	movs	r2, #6
 800c6ae:	f7f3 fd8f 	bl	80001d0 <memchr>
 800c6b2:	2800      	cmp	r0, #0
 800c6b4:	d03f      	beq.n	800c736 <_vfiprintf_r+0x20a>
 800c6b6:	4b26      	ldr	r3, [pc, #152]	@ (800c750 <_vfiprintf_r+0x224>)
 800c6b8:	bb1b      	cbnz	r3, 800c702 <_vfiprintf_r+0x1d6>
 800c6ba:	9b03      	ldr	r3, [sp, #12]
 800c6bc:	3307      	adds	r3, #7
 800c6be:	f023 0307 	bic.w	r3, r3, #7
 800c6c2:	3308      	adds	r3, #8
 800c6c4:	9303      	str	r3, [sp, #12]
 800c6c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6c8:	443b      	add	r3, r7
 800c6ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6cc:	e76a      	b.n	800c5a4 <_vfiprintf_r+0x78>
 800c6ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6d2:	460c      	mov	r4, r1
 800c6d4:	2001      	movs	r0, #1
 800c6d6:	e7a8      	b.n	800c62a <_vfiprintf_r+0xfe>
 800c6d8:	2300      	movs	r3, #0
 800c6da:	3401      	adds	r4, #1
 800c6dc:	9305      	str	r3, [sp, #20]
 800c6de:	4619      	mov	r1, r3
 800c6e0:	f04f 0c0a 	mov.w	ip, #10
 800c6e4:	4620      	mov	r0, r4
 800c6e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6ea:	3a30      	subs	r2, #48	@ 0x30
 800c6ec:	2a09      	cmp	r2, #9
 800c6ee:	d903      	bls.n	800c6f8 <_vfiprintf_r+0x1cc>
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d0c6      	beq.n	800c682 <_vfiprintf_r+0x156>
 800c6f4:	9105      	str	r1, [sp, #20]
 800c6f6:	e7c4      	b.n	800c682 <_vfiprintf_r+0x156>
 800c6f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6fc:	4604      	mov	r4, r0
 800c6fe:	2301      	movs	r3, #1
 800c700:	e7f0      	b.n	800c6e4 <_vfiprintf_r+0x1b8>
 800c702:	ab03      	add	r3, sp, #12
 800c704:	9300      	str	r3, [sp, #0]
 800c706:	462a      	mov	r2, r5
 800c708:	4b12      	ldr	r3, [pc, #72]	@ (800c754 <_vfiprintf_r+0x228>)
 800c70a:	a904      	add	r1, sp, #16
 800c70c:	4630      	mov	r0, r6
 800c70e:	f7fb fe75 	bl	80083fc <_printf_float>
 800c712:	4607      	mov	r7, r0
 800c714:	1c78      	adds	r0, r7, #1
 800c716:	d1d6      	bne.n	800c6c6 <_vfiprintf_r+0x19a>
 800c718:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c71a:	07d9      	lsls	r1, r3, #31
 800c71c:	d405      	bmi.n	800c72a <_vfiprintf_r+0x1fe>
 800c71e:	89ab      	ldrh	r3, [r5, #12]
 800c720:	059a      	lsls	r2, r3, #22
 800c722:	d402      	bmi.n	800c72a <_vfiprintf_r+0x1fe>
 800c724:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c726:	f7fc ff01 	bl	800952c <__retarget_lock_release_recursive>
 800c72a:	89ab      	ldrh	r3, [r5, #12]
 800c72c:	065b      	lsls	r3, r3, #25
 800c72e:	f53f af1f 	bmi.w	800c570 <_vfiprintf_r+0x44>
 800c732:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c734:	e71e      	b.n	800c574 <_vfiprintf_r+0x48>
 800c736:	ab03      	add	r3, sp, #12
 800c738:	9300      	str	r3, [sp, #0]
 800c73a:	462a      	mov	r2, r5
 800c73c:	4b05      	ldr	r3, [pc, #20]	@ (800c754 <_vfiprintf_r+0x228>)
 800c73e:	a904      	add	r1, sp, #16
 800c740:	4630      	mov	r0, r6
 800c742:	f7fc f8f3 	bl	800892c <_printf_i>
 800c746:	e7e4      	b.n	800c712 <_vfiprintf_r+0x1e6>
 800c748:	0800ca82 	.word	0x0800ca82
 800c74c:	0800ca8c 	.word	0x0800ca8c
 800c750:	080083fd 	.word	0x080083fd
 800c754:	0800c509 	.word	0x0800c509
 800c758:	0800ca88 	.word	0x0800ca88

0800c75c <_raise_r>:
 800c75c:	291f      	cmp	r1, #31
 800c75e:	b538      	push	{r3, r4, r5, lr}
 800c760:	4605      	mov	r5, r0
 800c762:	460c      	mov	r4, r1
 800c764:	d904      	bls.n	800c770 <_raise_r+0x14>
 800c766:	2316      	movs	r3, #22
 800c768:	6003      	str	r3, [r0, #0]
 800c76a:	f04f 30ff 	mov.w	r0, #4294967295
 800c76e:	bd38      	pop	{r3, r4, r5, pc}
 800c770:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c772:	b112      	cbz	r2, 800c77a <_raise_r+0x1e>
 800c774:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c778:	b94b      	cbnz	r3, 800c78e <_raise_r+0x32>
 800c77a:	4628      	mov	r0, r5
 800c77c:	f000 f830 	bl	800c7e0 <_getpid_r>
 800c780:	4622      	mov	r2, r4
 800c782:	4601      	mov	r1, r0
 800c784:	4628      	mov	r0, r5
 800c786:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c78a:	f000 b817 	b.w	800c7bc <_kill_r>
 800c78e:	2b01      	cmp	r3, #1
 800c790:	d00a      	beq.n	800c7a8 <_raise_r+0x4c>
 800c792:	1c59      	adds	r1, r3, #1
 800c794:	d103      	bne.n	800c79e <_raise_r+0x42>
 800c796:	2316      	movs	r3, #22
 800c798:	6003      	str	r3, [r0, #0]
 800c79a:	2001      	movs	r0, #1
 800c79c:	e7e7      	b.n	800c76e <_raise_r+0x12>
 800c79e:	2100      	movs	r1, #0
 800c7a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c7a4:	4620      	mov	r0, r4
 800c7a6:	4798      	blx	r3
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	e7e0      	b.n	800c76e <_raise_r+0x12>

0800c7ac <raise>:
 800c7ac:	4b02      	ldr	r3, [pc, #8]	@ (800c7b8 <raise+0xc>)
 800c7ae:	4601      	mov	r1, r0
 800c7b0:	6818      	ldr	r0, [r3, #0]
 800c7b2:	f7ff bfd3 	b.w	800c75c <_raise_r>
 800c7b6:	bf00      	nop
 800c7b8:	20000058 	.word	0x20000058

0800c7bc <_kill_r>:
 800c7bc:	b538      	push	{r3, r4, r5, lr}
 800c7be:	4d07      	ldr	r5, [pc, #28]	@ (800c7dc <_kill_r+0x20>)
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	4604      	mov	r4, r0
 800c7c4:	4608      	mov	r0, r1
 800c7c6:	4611      	mov	r1, r2
 800c7c8:	602b      	str	r3, [r5, #0]
 800c7ca:	f7f5 fbf3 	bl	8001fb4 <_kill>
 800c7ce:	1c43      	adds	r3, r0, #1
 800c7d0:	d102      	bne.n	800c7d8 <_kill_r+0x1c>
 800c7d2:	682b      	ldr	r3, [r5, #0]
 800c7d4:	b103      	cbz	r3, 800c7d8 <_kill_r+0x1c>
 800c7d6:	6023      	str	r3, [r4, #0]
 800c7d8:	bd38      	pop	{r3, r4, r5, pc}
 800c7da:	bf00      	nop
 800c7dc:	20000c9c 	.word	0x20000c9c

0800c7e0 <_getpid_r>:
 800c7e0:	f7f5 bbe0 	b.w	8001fa4 <_getpid>

0800c7e4 <_init>:
 800c7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7e6:	bf00      	nop
 800c7e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7ea:	bc08      	pop	{r3}
 800c7ec:	469e      	mov	lr, r3
 800c7ee:	4770      	bx	lr

0800c7f0 <_fini>:
 800c7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7f2:	bf00      	nop
 800c7f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7f6:	bc08      	pop	{r3}
 800c7f8:	469e      	mov	lr, r3
 800c7fa:	4770      	bx	lr
