// Seed: 1546451694
module module_0 (
    output tri1 id_0,
    input  wand id_1
);
  always_latch @(*) if (1) disable id_3;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    input supply0 id_4
    , id_14,
    input supply1 id_5,
    output tri1 id_6,
    output tri id_7,
    output wor id_8,
    input tri0 id_9,
    output wor id_10,
    input wor id_11,
    output tri id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11
  );
  assign modCall_1.id_1 = 0;
  wire id_16, id_17;
  wire id_18;
  assign id_15 = id_17;
  wire id_19;
  wire id_20, id_21;
  generate
    assign id_7 = id_14;
  endgenerate
endmodule
