xst -intstyle ise -ifn "D:/Verilog HDL/Lab7_PCPU/D_Reg.xst" -ofn "D:/Verilog HDL/Lab7_PCPU/D_Reg.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc3s500e-fg320-5 "D_Reg.ngc" D_Reg.ngd  
map -intstyle ise -p xc3s500e-fg320-5 -cm area -ir off -pr off -c 100 -o D_Reg_map.ncd D_Reg.ngd D_Reg.pcf 
par -w -intstyle ise -ol high -t 1 D_Reg_map.ncd D_Reg.ncd D_Reg.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml D_Reg.twx D_Reg.ncd -o D_Reg.twr D_Reg.pcf 
